{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513013197311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513013197312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 12:26:36 2017 " "Processing started: Mon Dec 11 12:26:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513013197312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513013197312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eth4to1sim -c eth4to1sim " "Command: quartus_map --read_settings_files=on --write_settings_files=off eth4to1sim -c eth4to1sim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513013197312 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1513013198044 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1513013198044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programming/eth-4to1/packettable.v 1 1 " "Found 1 design units, including 1 entities, in source file /programming/eth-4to1/packettable.v" { { "Info" "ISGN_ENTITY_NAME" "1 packettable " "Found entity 1: packettable" {  } { { "../packettable.v" "" { Text "D:/programming/eth-4to1/packettable.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513013207204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513013207204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programming/eth-4to1/packetstorage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /programming/eth-4to1/packetstorage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 packetstorage " "Found entity 1: packetstorage" {  } { { "../packetstorage.sv" "" { Text "D:/programming/eth-4to1/packetstorage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513013207205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513013207205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programming/eth-4to1/packetmem.v 1 1 " "Found 1 design units, including 1 entities, in source file /programming/eth-4to1/packetmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 packetmem " "Found entity 1: packetmem" {  } { { "../packetmem.v" "" { Text "D:/programming/eth-4to1/packetmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513013207207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513013207207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programming/eth-4to1/out_node_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /programming/eth-4to1/out_node_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_node_fifo " "Found entity 1: out_node_fifo" {  } { { "../out_node_fifo.v" "" { Text "D:/programming/eth-4to1/out_node_fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513013207208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513013207208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programming/eth-4to1/out_fifo_network.sv 1 1 " "Found 1 design units, including 1 entities, in source file /programming/eth-4to1/out_fifo_network.sv" { { "Info" "ISGN_ENTITY_NAME" "1 out_fifo_network " "Found entity 1: out_fifo_network" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513013207209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513013207209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programming/eth-4to1/in_node_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /programming/eth-4to1/in_node_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_node_fifo " "Found entity 1: in_node_fifo" {  } { { "../in_node_fifo.v" "" { Text "D:/programming/eth-4to1/in_node_fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513013207211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513013207211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programming/eth-4to1/in_fifo_network.sv 1 1 " "Found 1 design units, including 1 entities, in source file /programming/eth-4to1/in_fifo_network.sv" { { "Info" "ISGN_ENTITY_NAME" "1 in_fifo_network " "Found entity 1: in_fifo_network" {  } { { "../in_fifo_network.sv" "" { Text "D:/programming/eth-4to1/in_fifo_network.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513013207212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513013207212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programming/eth-4to1/headercap.sv 1 1 " "Found 1 design units, including 1 entities, in source file /programming/eth-4to1/headercap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 header_capture " "Found entity 1: header_capture" {  } { { "../headercap.sv" "" { Text "D:/programming/eth-4to1/headercap.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513013207214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513013207214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programming/eth-4to1/hardmatchblock.sv 1 1 " "Found 1 design units, including 1 entities, in source file /programming/eth-4to1/hardmatchblock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hardmatchblock " "Found entity 1: hardmatchblock" {  } { { "../hardmatchblock.sv" "" { Text "D:/programming/eth-4to1/hardmatchblock.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513013207216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513013207216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programming/eth-4to1/allrules.v 1 1 " "Found 1 design units, including 1 entities, in source file /programming/eth-4to1/allrules.v" { { "Info" "ISGN_ENTITY_NAME" "1 allrules " "Found entity 1: allrules" {  } { { "../allrules.v" "" { Text "D:/programming/eth-4to1/allrules.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513013207223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513013207223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth4to1sim.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth4to1sim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 eth4to1sim " "Found entity 1: eth4to1sim" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513013207224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513013207224 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eth4to1sim " "Elaborating entity \"eth4to1sim\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1513013207296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packetstorage packetstorage:ps " "Elaborating entity \"packetstorage\" for hierarchy \"packetstorage:ps\"" {  } { { "eth4to1sim.sv" "ps" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513013207313 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_iface packetstorage.sv(32) " "Verilog HDL or VHDL warning at packetstorage.sv(32): object \"out_iface\" assigned a value but never read" {  } { { "../packetstorage.sv" "" { Text "D:/programming/eth-4to1/packetstorage.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513013207315 "|eth4to1sim|packetstorage:ps"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 packetstorage.sv(88) " "Verilog HDL assignment warning at packetstorage.sv(88): truncated value with size 20 to match size of target (19)" {  } { { "../packetstorage.sv" "" { Text "D:/programming/eth-4to1/packetstorage.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513013207315 "|eth4to1sim|packetstorage:ps"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 packetstorage.sv(89) " "Verilog HDL assignment warning at packetstorage.sv(89): truncated value with size 20 to match size of target (19)" {  } { { "../packetstorage.sv" "" { Text "D:/programming/eth-4to1/packetstorage.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513013207315 "|eth4to1sim|packetstorage:ps"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packettable packetstorage:ps\|packettable:PT " "Elaborating entity \"packettable\" for hierarchy \"packetstorage:ps\|packettable:PT\"" {  } { { "../packetstorage.sv" "PT" { Text "D:/programming/eth-4to1/packetstorage.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513013207323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram packetstorage:ps\|packettable:PT\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"packetstorage:ps\|packettable:PT\|altsyncram:altsyncram_component\"" {  } { { "../packettable.v" "altsyncram_component" { Text "D:/programming/eth-4to1/packettable.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513013207357 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "packetstorage:ps\|packettable:PT\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"packetstorage:ps\|packettable:PT\|altsyncram:altsyncram_component\"" {  } { { "../packettable.v" "" { Text "D:/programming/eth-4to1/packettable.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513013207358 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "packetstorage:ps\|packettable:PT\|altsyncram:altsyncram_component " "Instantiated megafunction \"packetstorage:ps\|packettable:PT\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 20 " "Parameter \"width_b\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207358 ""}  } { { "../packettable.v" "" { Text "D:/programming/eth-4to1/packettable.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513013207358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5q22.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5q22.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5q22 " "Found entity 1: altsyncram_5q22" {  } { { "db/altsyncram_5q22.tdf" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/altsyncram_5q22.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513013207405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513013207405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5q22 packetstorage:ps\|packettable:PT\|altsyncram:altsyncram_component\|altsyncram_5q22:auto_generated " "Elaborating entity \"altsyncram_5q22\" for hierarchy \"packetstorage:ps\|packettable:PT\|altsyncram:altsyncram_component\|altsyncram_5q22:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513013207405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packetmem packetstorage:ps\|packetmem:PM " "Elaborating entity \"packetmem\" for hierarchy \"packetstorage:ps\|packetmem:PM\"" {  } { { "../packetstorage.sv" "PM" { Text "D:/programming/eth-4to1/packetstorage.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513013207415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram packetstorage:ps\|packetmem:PM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"packetstorage:ps\|packetmem:PM\|altsyncram:altsyncram_component\"" {  } { { "../packetmem.v" "altsyncram_component" { Text "D:/programming/eth-4to1/packetmem.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513013207424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "packetstorage:ps\|packetmem:PM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"packetstorage:ps\|packetmem:PM\|altsyncram:altsyncram_component\"" {  } { { "../packetmem.v" "" { Text "D:/programming/eth-4to1/packetmem.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513013207425 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "packetstorage:ps\|packetmem:PM\|altsyncram:altsyncram_component " "Instantiated megafunction \"packetstorage:ps\|packetmem:PM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207425 ""}  } { { "../packetmem.v" "" { Text "D:/programming/eth-4to1/packetmem.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513013207425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b732.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b732.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b732 " "Found entity 1: altsyncram_b732" {  } { { "db/altsyncram_b732.tdf" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/altsyncram_b732.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513013207479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513013207479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b732 packetstorage:ps\|packetmem:PM\|altsyncram:altsyncram_component\|altsyncram_b732:auto_generated " "Elaborating entity \"altsyncram_b732\" for hierarchy \"packetstorage:ps\|packetmem:PM\|altsyncram:altsyncram_component\|altsyncram_b732:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513013207479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_fifo_network in_fifo_network:innet " "Elaborating entity \"in_fifo_network\" for hierarchy \"in_fifo_network:innet\"" {  } { { "eth4to1sim.sv" "innet" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513013207483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_node_fifo in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode " "Elaborating entity \"in_node_fifo\" for hierarchy \"in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\"" {  } { { "../in_fifo_network.sv" "genloop\[0\].innode" { Text "D:/programming/eth-4to1/in_fifo_network.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513013207493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component\"" {  } { { "../in_node_fifo.v" "scfifo_component" { Text "D:/programming/eth-4to1/in_node_fifo.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513013207690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component\"" {  } { { "../in_node_fifo.v" "" { Text "D:/programming/eth-4to1/in_node_fifo.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513013207692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component " "Instantiated megafunction \"in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 72 " "Parameter \"lpm_width\" = \"72\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013207692 ""}  } { { "../in_node_fifo.v" "" { Text "D:/programming/eth-4to1/in_node_fifo.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513013207692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_05e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_05e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_05e1 " "Found entity 1: scfifo_05e1" {  } { { "db/scfifo_05e1.tdf" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/scfifo_05e1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513013207733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513013207733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_05e1 in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component\|scfifo_05e1:auto_generated " "Elaborating entity \"scfifo_05e1\" for hierarchy \"in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component\|scfifo_05e1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513013207733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_jsd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_jsd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_jsd1 " "Found entity 1: a_dpfifo_jsd1" {  } { { "db/a_dpfifo_jsd1.tdf" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/a_dpfifo_jsd1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513013207741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513013207741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_jsd1 in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component\|scfifo_05e1:auto_generated\|a_dpfifo_jsd1:dpfifo " "Elaborating entity \"a_dpfifo_jsd1\" for hierarchy \"in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component\|scfifo_05e1:auto_generated\|a_dpfifo_jsd1:dpfifo\"" {  } { { "db/scfifo_05e1.tdf" "dpfifo" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/scfifo_05e1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513013207742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_92s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_92s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_92s1 " "Found entity 1: altsyncram_92s1" {  } { { "db/altsyncram_92s1.tdf" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/altsyncram_92s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513013207798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513013207798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_92s1 in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component\|scfifo_05e1:auto_generated\|a_dpfifo_jsd1:dpfifo\|altsyncram_92s1:FIFOram " "Elaborating entity \"altsyncram_92s1\" for hierarchy \"in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component\|scfifo_05e1:auto_generated\|a_dpfifo_jsd1:dpfifo\|altsyncram_92s1:FIFOram\"" {  } { { "db/a_dpfifo_jsd1.tdf" "FIFOram" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/a_dpfifo_jsd1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513013207798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_am8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_am8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_am8 " "Found entity 1: cmpr_am8" {  } { { "db/cmpr_am8.tdf" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/cmpr_am8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513013207841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513013207841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_am8 in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component\|scfifo_05e1:auto_generated\|a_dpfifo_jsd1:dpfifo\|cmpr_am8:almost_full_comparer " "Elaborating entity \"cmpr_am8\" for hierarchy \"in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component\|scfifo_05e1:auto_generated\|a_dpfifo_jsd1:dpfifo\|cmpr_am8:almost_full_comparer\"" {  } { { "db/a_dpfifo_jsd1.tdf" "almost_full_comparer" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/a_dpfifo_jsd1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513013207841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_am8 in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component\|scfifo_05e1:auto_generated\|a_dpfifo_jsd1:dpfifo\|cmpr_am8:two_comparison " "Elaborating entity \"cmpr_am8\" for hierarchy \"in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component\|scfifo_05e1:auto_generated\|a_dpfifo_jsd1:dpfifo\|cmpr_am8:two_comparison\"" {  } { { "db/a_dpfifo_jsd1.tdf" "two_comparison" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/a_dpfifo_jsd1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513013207843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_l3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_l3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_l3b " "Found entity 1: cntr_l3b" {  } { { "db/cntr_l3b.tdf" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/cntr_l3b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513013207885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513013207885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_l3b in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component\|scfifo_05e1:auto_generated\|a_dpfifo_jsd1:dpfifo\|cntr_l3b:rd_ptr_msb " "Elaborating entity \"cntr_l3b\" for hierarchy \"in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component\|scfifo_05e1:auto_generated\|a_dpfifo_jsd1:dpfifo\|cntr_l3b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_jsd1.tdf" "rd_ptr_msb" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/a_dpfifo_jsd1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513013207885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_247.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_247.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_247 " "Found entity 1: cntr_247" {  } { { "db/cntr_247.tdf" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/cntr_247.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513013207926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513013207926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_247 in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component\|scfifo_05e1:auto_generated\|a_dpfifo_jsd1:dpfifo\|cntr_247:usedw_counter " "Elaborating entity \"cntr_247\" for hierarchy \"in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component\|scfifo_05e1:auto_generated\|a_dpfifo_jsd1:dpfifo\|cntr_247:usedw_counter\"" {  } { { "db/a_dpfifo_jsd1.tdf" "usedw_counter" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/a_dpfifo_jsd1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513013207926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m3b " "Found entity 1: cntr_m3b" {  } { { "db/cntr_m3b.tdf" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/cntr_m3b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513013207966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513013207966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_m3b in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component\|scfifo_05e1:auto_generated\|a_dpfifo_jsd1:dpfifo\|cntr_m3b:wr_ptr " "Elaborating entity \"cntr_m3b\" for hierarchy \"in_fifo_network:innet\|in_node_fifo:genloop\[0\].innode\|scfifo:scfifo_component\|scfifo_05e1:auto_generated\|a_dpfifo_jsd1:dpfifo\|cntr_m3b:wr_ptr\"" {  } { { "db/a_dpfifo_jsd1.tdf" "wr_ptr" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/a_dpfifo_jsd1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513013207966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_fifo_network out_fifo_network:outnet " "Elaborating entity \"out_fifo_network\" for hierarchy \"out_fifo_network:outnet\"" {  } { { "eth4to1sim.sv" "outnet" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513013208559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_node_fifo out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi " "Elaborating entity \"out_node_fifo\" for hierarchy \"out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\"" {  } { { "../out_fifo_network.sv" "genloop\[0\].fi" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513013208567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component\"" {  } { { "../out_node_fifo.v" "scfifo_component" { Text "D:/programming/eth-4to1/out_node_fifo.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513013208753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component\"" {  } { { "../out_node_fifo.v" "" { Text "D:/programming/eth-4to1/out_node_fifo.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513013208755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component " "Instantiated megafunction \"out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013208755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013208755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013208755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013208755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013208755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013208755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013208755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013208755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013208755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513013208755 ""}  } { { "../out_node_fifo.v" "" { Text "D:/programming/eth-4to1/out_node_fifo.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513013208755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2sd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_2sd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2sd1 " "Found entity 1: scfifo_2sd1" {  } { { "db/scfifo_2sd1.tdf" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/scfifo_2sd1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513013208795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513013208795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2sd1 out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component\|scfifo_2sd1:auto_generated " "Elaborating entity \"scfifo_2sd1\" for hierarchy \"out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component\|scfifo_2sd1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513013208795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ljd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ljd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ljd1 " "Found entity 1: a_dpfifo_ljd1" {  } { { "db/a_dpfifo_ljd1.tdf" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/a_dpfifo_ljd1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513013208802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513013208802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ljd1 out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component\|scfifo_2sd1:auto_generated\|a_dpfifo_ljd1:dpfifo " "Elaborating entity \"a_dpfifo_ljd1\" for hierarchy \"out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component\|scfifo_2sd1:auto_generated\|a_dpfifo_ljd1:dpfifo\"" {  } { { "db/scfifo_2sd1.tdf" "dpfifo" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/scfifo_2sd1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513013208803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hbm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hbm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hbm1 " "Found entity 1: altsyncram_hbm1" {  } { { "db/altsyncram_hbm1.tdf" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/altsyncram_hbm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513013208850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513013208850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hbm1 out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component\|scfifo_2sd1:auto_generated\|a_dpfifo_ljd1:dpfifo\|altsyncram_hbm1:FIFOram " "Elaborating entity \"altsyncram_hbm1\" for hierarchy \"out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component\|scfifo_2sd1:auto_generated\|a_dpfifo_ljd1:dpfifo\|altsyncram_hbm1:FIFOram\"" {  } { { "db/a_dpfifo_ljd1.tdf" "FIFOram" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/a_dpfifo_ljd1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513013208850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7m8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7m8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7m8 " "Found entity 1: cmpr_7m8" {  } { { "db/cmpr_7m8.tdf" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/cmpr_7m8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513013208891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513013208891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7m8 out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component\|scfifo_2sd1:auto_generated\|a_dpfifo_ljd1:dpfifo\|cmpr_7m8:almost_full_comparer " "Elaborating entity \"cmpr_7m8\" for hierarchy \"out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component\|scfifo_2sd1:auto_generated\|a_dpfifo_ljd1:dpfifo\|cmpr_7m8:almost_full_comparer\"" {  } { { "db/a_dpfifo_ljd1.tdf" "almost_full_comparer" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/a_dpfifo_ljd1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513013208891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7m8 out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component\|scfifo_2sd1:auto_generated\|a_dpfifo_ljd1:dpfifo\|cmpr_7m8:three_comparison " "Elaborating entity \"cmpr_7m8\" for hierarchy \"out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component\|scfifo_2sd1:auto_generated\|a_dpfifo_ljd1:dpfifo\|cmpr_7m8:three_comparison\"" {  } { { "db/a_dpfifo_ljd1.tdf" "three_comparison" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/a_dpfifo_ljd1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513013208893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i3b " "Found entity 1: cntr_i3b" {  } { { "db/cntr_i3b.tdf" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/cntr_i3b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513013208935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513013208935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i3b out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component\|scfifo_2sd1:auto_generated\|a_dpfifo_ljd1:dpfifo\|cntr_i3b:rd_ptr_msb " "Elaborating entity \"cntr_i3b\" for hierarchy \"out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component\|scfifo_2sd1:auto_generated\|a_dpfifo_ljd1:dpfifo\|cntr_i3b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_ljd1.tdf" "rd_ptr_msb" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/a_dpfifo_ljd1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513013208935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v37.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v37.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v37 " "Found entity 1: cntr_v37" {  } { { "db/cntr_v37.tdf" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/cntr_v37.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513013208976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513013208976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v37 out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component\|scfifo_2sd1:auto_generated\|a_dpfifo_ljd1:dpfifo\|cntr_v37:usedw_counter " "Elaborating entity \"cntr_v37\" for hierarchy \"out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component\|scfifo_2sd1:auto_generated\|a_dpfifo_ljd1:dpfifo\|cntr_v37:usedw_counter\"" {  } { { "db/a_dpfifo_ljd1.tdf" "usedw_counter" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/a_dpfifo_ljd1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513013208976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j3b " "Found entity 1: cntr_j3b" {  } { { "db/cntr_j3b.tdf" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/cntr_j3b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513013209018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513013209018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_j3b out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component\|scfifo_2sd1:auto_generated\|a_dpfifo_ljd1:dpfifo\|cntr_j3b:wr_ptr " "Elaborating entity \"cntr_j3b\" for hierarchy \"out_fifo_network:outnet\|out_node_fifo:genloop\[0\].fi\|scfifo:scfifo_component\|scfifo_2sd1:auto_generated\|a_dpfifo_ljd1:dpfifo\|cntr_j3b:wr_ptr\"" {  } { { "db/a_dpfifo_ljd1.tdf" "wr_ptr" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/a_dpfifo_ljd1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513013209018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hardmatchblock hardmatchblock:pnode_gen\[0\].mb " "Elaborating entity \"hardmatchblock\" for hierarchy \"hardmatchblock:pnode_gen\[0\].mb\"" {  } { { "eth4to1sim.sv" "pnode_gen\[0\].mb" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513013209602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "header_capture hardmatchblock:pnode_gen\[0\].mb\|header_capture:headercap " "Elaborating entity \"header_capture\" for hierarchy \"hardmatchblock:pnode_gen\[0\].mb\|header_capture:headercap\"" {  } { { "../hardmatchblock.sv" "headercap" { Text "D:/programming/eth-4to1/hardmatchblock.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513013209604 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "121 120 headercap.sv(133) " "Verilog HDL assignment warning at headercap.sv(133): truncated value with size 121 to match size of target (120)" {  } { { "../headercap.sv" "" { Text "D:/programming/eth-4to1/headercap.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513013209606 "|eth4to1sim|hardmatchblock:pnode_gen[0].mb|header_capture:headercap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "allrules hardmatchblock:pnode_gen\[0\].mb\|allrules:match " "Elaborating entity \"allrules\" for hierarchy \"hardmatchblock:pnode_gen\[0\].mb\|allrules:match\"" {  } { { "../hardmatchblock.sv" "match" { Text "D:/programming/eth-4to1/hardmatchblock.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513013209606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hardmatchblock hardmatchblock:pnode_gen\[1\].mb " "Elaborating entity \"hardmatchblock\" for hierarchy \"hardmatchblock:pnode_gen\[1\].mb\"" {  } { { "eth4to1sim.sv" "pnode_gen\[1\].mb" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513013209612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hardmatchblock hardmatchblock:pnode_gen\[2\].mb " "Elaborating entity \"hardmatchblock\" for hierarchy \"hardmatchblock:pnode_gen\[2\].mb\"" {  } { { "eth4to1sim.sv" "pnode_gen\[2\].mb" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513013209618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hardmatchblock hardmatchblock:pnode_gen\[3\].mb " "Elaborating entity \"hardmatchblock\" for hierarchy \"hardmatchblock:pnode_gen\[3\].mb\"" {  } { { "eth4to1sim.sv" "pnode_gen\[3\].mb" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513013209624 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "packetstorage:ps\|packettable:PT\|altsyncram:altsyncram_component\|altsyncram_5q22:auto_generated\|q_b\[19\] " "Synthesized away node \"packetstorage:ps\|packettable:PT\|altsyncram:altsyncram_component\|altsyncram_5q22:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_5q22.tdf" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/db/altsyncram_5q22.tdf" 627 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../packettable.v" "" { Text "D:/programming/eth-4to1/packettable.v" 89 0 0 } } { "../packetstorage.sv" "" { Text "D:/programming/eth-4to1/packetstorage.sv" 122 0 0 } } { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513013210141 "|eth4to1sim|packetstorage:ps|packettable:PT|altsyncram:altsyncram_component|altsyncram_5q22:auto_generated|ram_block1a19"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1513013210141 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1513013210141 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[1\]\[2\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[1\]\[2\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513013210933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[1\]\[1\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[1\]\[1\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513013210933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[1\]\[0\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[1\]\[0\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513013210933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[0\]\[7\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[0\]\[7\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513013210933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[0\]\[6\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[0\]\[6\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513013210933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[0\]\[5\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[0\]\[5\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513013210933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[0\]\[4\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[0\]\[4\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513013210933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[0\]\[3\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[0\]\[3\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513013210933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[0\]\[2\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[0\]\[2\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513013210933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[0\]\[1\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[0\]\[1\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513013210933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[0\]\[0\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[0\]\[0\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513013210933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[1\]\[3\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[1\]\[3\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513013210933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[1\]\[4\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[1\]\[4\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513013210933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[1\]\[5\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[1\]\[5\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513013210933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[1\]\[6\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[1\]\[6\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513013210933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[1\]\[7\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[1\]\[7\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513013210933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[2\]\[0\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[2\]\[0\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513013210933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[2\]\[1\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[2\]\[1\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513013210933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[2\]\[2\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[2\]\[2\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513013210933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[2\]\[3\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[2\]\[3\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513013210933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[2\]\[4\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[2\]\[4\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513013210933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[2\]\[5\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[2\]\[5\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513013210933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[2\]\[6\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[2\]\[6\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513013210933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[2\]\[7\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[2\]\[7\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513013210933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[3\]\[0\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[3\]\[0\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513013210933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[3\]\[1\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[3\]\[1\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513013210933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[3\]\[2\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[3\]\[2\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513013210933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[3\]\[3\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[3\]\[3\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513013210933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[3\]\[4\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[3\]\[4\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513013210933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[3\]\[5\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[3\]\[5\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513013210933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[3\]\[6\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[3\]\[6\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513013210933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out_fifo_network:outnet\|fin\[3\]\[7\] " "Converted tri-state buffer \"out_fifo_network:outnet\|fin\[3\]\[7\]\" feeding internal logic into a wire" {  } { { "../out_fifo_network.sv" "" { Text "D:/programming/eth-4to1/out_fifo_network.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1513013210933 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1513013210933 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1513013245200 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513013248463 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1513013249126 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513013249126 ""}
{ "Critical Warning" "WCUT_CUT_VIRTUAL_CLK_PIN_MADE_VIRTUAL" "clock~input " "clock port is fed by virtual pin \"clock~input\"; timing analysis treats input to the clock port as a ripple clock" {  } {  } 1 15725 "clock port is fed by virtual pin \"%1!s!\"; timing analysis treats input to the clock port as a ripple clock" 0 0 "Analysis & Synthesis" 0 -1 1513013249284 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "140 " "Design contains 140 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instream_ready " "Pin \"instream_ready\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 8 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[0\] " "Pin \"sendstream_data\[0\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[1\] " "Pin \"sendstream_data\[1\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[2\] " "Pin \"sendstream_data\[2\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[3\] " "Pin \"sendstream_data\[3\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[4\] " "Pin \"sendstream_data\[4\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[5\] " "Pin \"sendstream_data\[5\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[6\] " "Pin \"sendstream_data\[6\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[7\] " "Pin \"sendstream_data\[7\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[8\] " "Pin \"sendstream_data\[8\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[9\] " "Pin \"sendstream_data\[9\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[10\] " "Pin \"sendstream_data\[10\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[11\] " "Pin \"sendstream_data\[11\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[12\] " "Pin \"sendstream_data\[12\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[13\] " "Pin \"sendstream_data\[13\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[14\] " "Pin \"sendstream_data\[14\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[15\] " "Pin \"sendstream_data\[15\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[16\] " "Pin \"sendstream_data\[16\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[17\] " "Pin \"sendstream_data\[17\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[18\] " "Pin \"sendstream_data\[18\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[19\] " "Pin \"sendstream_data\[19\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[20\] " "Pin \"sendstream_data\[20\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[21\] " "Pin \"sendstream_data\[21\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[22\] " "Pin \"sendstream_data\[22\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[23\] " "Pin \"sendstream_data\[23\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[24\] " "Pin \"sendstream_data\[24\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[25\] " "Pin \"sendstream_data\[25\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[26\] " "Pin \"sendstream_data\[26\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[27\] " "Pin \"sendstream_data\[27\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[28\] " "Pin \"sendstream_data\[28\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[29\] " "Pin \"sendstream_data\[29\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[30\] " "Pin \"sendstream_data\[30\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[31\] " "Pin \"sendstream_data\[31\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[32\] " "Pin \"sendstream_data\[32\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[33\] " "Pin \"sendstream_data\[33\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[34\] " "Pin \"sendstream_data\[34\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[35\] " "Pin \"sendstream_data\[35\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[36\] " "Pin \"sendstream_data\[36\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[37\] " "Pin \"sendstream_data\[37\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[38\] " "Pin \"sendstream_data\[38\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[39\] " "Pin \"sendstream_data\[39\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[40\] " "Pin \"sendstream_data\[40\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[41\] " "Pin \"sendstream_data\[41\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[42\] " "Pin \"sendstream_data\[42\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[43\] " "Pin \"sendstream_data\[43\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[44\] " "Pin \"sendstream_data\[44\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[45\] " "Pin \"sendstream_data\[45\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[46\] " "Pin \"sendstream_data\[46\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[47\] " "Pin \"sendstream_data\[47\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[48\] " "Pin \"sendstream_data\[48\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[49\] " "Pin \"sendstream_data\[49\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[50\] " "Pin \"sendstream_data\[50\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[51\] " "Pin \"sendstream_data\[51\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[52\] " "Pin \"sendstream_data\[52\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[53\] " "Pin \"sendstream_data\[53\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[54\] " "Pin \"sendstream_data\[54\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[55\] " "Pin \"sendstream_data\[55\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[56\] " "Pin \"sendstream_data\[56\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[57\] " "Pin \"sendstream_data\[57\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[58\] " "Pin \"sendstream_data\[58\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[59\] " "Pin \"sendstream_data\[59\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[60\] " "Pin \"sendstream_data\[60\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[61\] " "Pin \"sendstream_data\[61\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[62\] " "Pin \"sendstream_data\[62\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_data\[63\] " "Pin \"sendstream_data\[63\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 10 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_valid " "Pin \"sendstream_valid\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 11 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_sop " "Pin \"sendstream_sop\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 12 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_eop " "Pin \"sendstream_eop\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 13 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_channel\[0\] " "Pin \"sendstream_channel\[0\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 14 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sendstream_channel\[1\] " "Pin \"sendstream_channel\[1\]\" is virtual output pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 14 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_valid " "Pin \"instream_valid\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "clock " "Pin \"clock\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 2 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "reset " "Pin \"reset\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 3 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[0\] " "Pin \"instream_data\[0\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[1\] " "Pin \"instream_data\[1\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[2\] " "Pin \"instream_data\[2\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[3\] " "Pin \"instream_data\[3\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[4\] " "Pin \"instream_data\[4\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[5\] " "Pin \"instream_data\[5\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[6\] " "Pin \"instream_data\[6\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[7\] " "Pin \"instream_data\[7\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[8\] " "Pin \"instream_data\[8\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[9\] " "Pin \"instream_data\[9\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[10\] " "Pin \"instream_data\[10\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[11\] " "Pin \"instream_data\[11\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[12\] " "Pin \"instream_data\[12\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[13\] " "Pin \"instream_data\[13\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[14\] " "Pin \"instream_data\[14\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[15\] " "Pin \"instream_data\[15\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[16\] " "Pin \"instream_data\[16\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[17\] " "Pin \"instream_data\[17\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[18\] " "Pin \"instream_data\[18\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[19\] " "Pin \"instream_data\[19\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[20\] " "Pin \"instream_data\[20\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[21\] " "Pin \"instream_data\[21\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[22\] " "Pin \"instream_data\[22\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[23\] " "Pin \"instream_data\[23\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[24\] " "Pin \"instream_data\[24\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[25\] " "Pin \"instream_data\[25\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[26\] " "Pin \"instream_data\[26\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[27\] " "Pin \"instream_data\[27\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[28\] " "Pin \"instream_data\[28\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[29\] " "Pin \"instream_data\[29\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[30\] " "Pin \"instream_data\[30\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[31\] " "Pin \"instream_data\[31\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[32\] " "Pin \"instream_data\[32\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[33\] " "Pin \"instream_data\[33\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[34\] " "Pin \"instream_data\[34\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[35\] " "Pin \"instream_data\[35\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[36\] " "Pin \"instream_data\[36\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[37\] " "Pin \"instream_data\[37\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[38\] " "Pin \"instream_data\[38\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[39\] " "Pin \"instream_data\[39\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[40\] " "Pin \"instream_data\[40\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[41\] " "Pin \"instream_data\[41\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[42\] " "Pin \"instream_data\[42\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[43\] " "Pin \"instream_data\[43\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[44\] " "Pin \"instream_data\[44\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[45\] " "Pin \"instream_data\[45\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[46\] " "Pin \"instream_data\[46\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[47\] " "Pin \"instream_data\[47\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[48\] " "Pin \"instream_data\[48\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[49\] " "Pin \"instream_data\[49\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[50\] " "Pin \"instream_data\[50\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[51\] " "Pin \"instream_data\[51\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[52\] " "Pin \"instream_data\[52\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[53\] " "Pin \"instream_data\[53\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[54\] " "Pin \"instream_data\[54\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[55\] " "Pin \"instream_data\[55\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[56\] " "Pin \"instream_data\[56\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[57\] " "Pin \"instream_data\[57\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[58\] " "Pin \"instream_data\[58\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[59\] " "Pin \"instream_data\[59\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[60\] " "Pin \"instream_data\[60\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[61\] " "Pin \"instream_data\[61\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[62\] " "Pin \"instream_data\[62\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_data\[63\] " "Pin \"instream_data\[63\]\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 4 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "sendstream_ready " "Pin \"sendstream_ready\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 16 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_eop " "Pin \"instream_eop\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "instream_sop " "Pin \"instream_sop\" is virtual input pin" {  } { { "eth4to1sim.sv" "" { Text "D:/programming/eth-4to1/eth-4to1-sim/eth4to1sim.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1513013249285 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1513013249285 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4173 " "Implemented 4173 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Implemented 0 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1513013249467 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1513013249467 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3770 " "Implemented 3770 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1513013249467 ""} { "Info" "ICUT_CUT_TM_RAMS" "403 " "Implemented 403 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1513013249467 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1513013249467 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "783 " "Peak virtual memory: 783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513013249499 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 12:27:29 2017 " "Processing ended: Mon Dec 11 12:27:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513013249499 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513013249499 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513013249499 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513013249499 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1513013251405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513013251405 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 12:27:30 2017 " "Processing started: Mon Dec 11 12:27:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513013251405 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1513013251405 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off eth4to1sim -c eth4to1sim " "Command: quartus_fit --read_settings_files=off --write_settings_files=off eth4to1sim -c eth4to1sim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1513013251405 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1513013251573 ""}
{ "Info" "0" "" "Project  = eth4to1sim" {  } {  } 0 0 "Project  = eth4to1sim" 0 0 "Fitter" 0 0 1513013251574 ""}
{ "Info" "0" "" "Revision = eth4to1sim" {  } {  } 0 0 "Revision = eth4to1sim" 0 0 "Fitter" 0 0 1513013251574 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1513013251874 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1513013251875 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "eth4to1sim 5SGXEA7N2F45C2 " "Selected device 5SGXEA7N2F45C2 for design \"eth4to1sim\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1513013252899 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513013252970 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513013252970 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1513013254579 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ BB38 " "Pin ~ALTERA_DATA0~ is reserved at location BB38" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/programming/eth-4to1/eth-4to1-sim/" { { 0 { 0 ""} 0 16365 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513013254780 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1513013254780 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1513013254907 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1513013276916 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~CLKENA0 1928 global CLKCTRL_G3 " "clock~CLKENA0 with 1928 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1513013277116 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1513013277116 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1513013277116 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513013277116 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1513013277175 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513013277178 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513013277186 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1513013277192 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1513013277192 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1513013277195 ""}
{ "Info" "ISTA_SDC_FOUND" "eth4to1sim.out.sdc " "Reading SDC File: 'eth4to1sim.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1513013278755 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1513013278890 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1513013278894 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513013278895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513013278895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.200        clock " "   3.200        clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513013278895 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1513013278895 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1513013278991 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1513013278995 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1513013278995 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:25 " "Fitter preparation operations ending: elapsed time is 00:00:25" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513013279198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1513013296563 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1513013300352 ""}
{ "Warning" "WFITAPI_FITAPI_WARNING_WARN_USER_OF_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "19 " "Fitter has implemented the following 19 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Design Software" 0 -1 1513013311007 ""}  } {  } 0 170052 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" 0 0 "Fitter" 0 -1 1513013311007 ""}
{ "Info" "IFITAPI_FITAPI_INFO_INFORM_USER_OF_CARE_PAUSED_READ_EQUIVALENT_LUTRAM_CONVERSION" "19 " "Fitter has implemented the following 19 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Design Software" 0 -1 1513013311007 ""}  } {  } 0 170056 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" 0 0 "Fitter" 0 -1 1513013311007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:14 " "Fitter placement preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513013311007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1513013325440 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1513013335051 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513013335051 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1513013340260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X46_Y59 X57_Y69 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X46_Y59 to location X57_Y69" {  } { { "loc" "" { Generic "D:/programming/eth-4to1/eth-4to1-sim/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X46_Y59 to location X57_Y69"} { { 12 { 0 ""} 46 59 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1513013361772 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1513013361772 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1513013374258 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1513013374258 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1513013374258 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513013374266 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 11.28 " "Total time spent on timing analysis during the Fitter is 11.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1513013378756 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513013378842 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513013379592 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513013379713 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513013380482 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513013383787 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/programming/eth-4to1/eth-4to1-sim/output_files/eth4to1sim.fit.smsg " "Generated suppressed messages file D:/programming/eth-4to1/eth-4to1-sim/output_files/eth4to1sim.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1513013384835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513013386409 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 12:29:46 2017 " "Processing ended: Mon Dec 11 12:29:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513013386409 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:16 " "Elapsed time: 00:02:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513013386409 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:54 " "Total CPU time (on all processors): 00:04:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513013386409 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1513013386409 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1513013388139 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513013388140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 12:29:47 2017 " "Processing started: Mon Dec 11 12:29:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513013388140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1513013388140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off eth4to1sim -c eth4to1sim " "Command: quartus_asm --read_settings_files=off --write_settings_files=off eth4to1sim -c eth4to1sim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1513013388140 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1513013388866 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1513013419642 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1193 " "Peak virtual memory: 1193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513013424575 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 12:30:24 2017 " "Processing ended: Mon Dec 11 12:30:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513013424575 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513013424575 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513013424575 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1513013424575 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1513013426339 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1513013427280 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513013427280 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 12:30:26 2017 " "Processing started: Mon Dec 11 12:30:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513013427280 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513013427280 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta eth4to1sim -c eth4to1sim " "Command: quartus_sta eth4to1sim -c eth4to1sim" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513013427280 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1513013427456 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513013428122 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513013428122 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513013428195 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513013428196 ""}
{ "Info" "ISTA_SDC_FOUND" "eth4to1sim.out.sdc " "Reading SDC File: 'eth4to1sim.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513013430599 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513013430720 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1513013430723 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 85C Model" {  } {  } 0 0 "Analyzing Slow 900mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1513013430736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.209 " "Worst-case setup slack is 0.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513013430804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513013430804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 clock  " "    0.209               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513013430804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513013430804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.141 " "Worst-case hold slack is 0.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513013430818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513013430818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 clock  " "    0.141               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513013430818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513013430818 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513013430821 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513013430823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.781 " "Worst-case minimum pulse width slack is 0.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513013430826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513013430826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.781               0.000 clock  " "    0.781               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513013430826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513013430826 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 0C Model" {  } {  } 0 0 "Analyzing Slow 900mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1513013430875 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513013430950 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513013434539 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513013434886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.417 " "Worst-case setup slack is 0.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513013434924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513013434924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 clock  " "    0.417               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513013434924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513013434924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.237 " "Worst-case hold slack is 0.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513013434938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513013434938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 clock  " "    0.237               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513013434938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513013434938 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513013434940 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513013434943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.752 " "Worst-case minimum pulse width slack is 0.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513013434946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513013434946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.752               0.000 clock  " "    0.752               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513013434946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513013434946 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 85C Model" {  } {  } 0 0 "Analyzing Fast 900mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1513013434997 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513013435328 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513013438730 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513013439078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.171 " "Worst-case setup slack is 1.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513013439094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513013439094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.171               0.000 clock  " "    1.171               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513013439094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513013439094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.086 " "Worst-case hold slack is 0.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513013439110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513013439110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 clock  " "    0.086               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513013439110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513013439110 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513013439112 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513013439114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.809 " "Worst-case minimum pulse width slack is 0.809" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513013439118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513013439118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.809               0.000 clock  " "    0.809               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513013439118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513013439118 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 0C Model" {  } {  } 0 0 "Analyzing Fast 900mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1513013439168 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513013439685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.341 " "Worst-case setup slack is 1.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513013439699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513013439699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.341               0.000 clock  " "    1.341               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513013439699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513013439699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.137 " "Worst-case hold slack is 0.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513013439714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513013439714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 clock  " "    0.137               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513013439714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513013439714 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513013439716 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513013439718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.827 " "Worst-case minimum pulse width slack is 0.827" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513013439721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513013439721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.827               0.000 clock  " "    0.827               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513013439721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513013439721 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513013440266 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513013440274 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1706 " "Peak virtual memory: 1706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513013440382 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 12:30:40 2017 " "Processing ended: Mon Dec 11 12:30:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513013440382 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513013440382 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513013440382 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513013440382 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513013441759 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513013441760 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 12:30:41 2017 " "Processing started: Mon Dec 11 12:30:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513013441760 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1513013441760 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off eth4to1sim -c eth4to1sim " "Command: quartus_eda --read_settings_files=off --write_settings_files=off eth4to1sim -c eth4to1sim" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1513013441760 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1513013442846 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1513013442981 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "eth4to1sim.vo D:/programming/eth-4to1/eth-4to1-sim/simulation/modelsim/ simulation " "Generated file eth4to1sim.vo in folder \"D:/programming/eth-4to1/eth-4to1-sim/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513013444260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "703 " "Peak virtual memory: 703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513013444563 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 12:30:44 2017 " "Processing ended: Mon Dec 11 12:30:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513013444563 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513013444563 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513013444563 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1513013444563 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 48 s " "Quartus Prime Full Compilation was successful. 0 errors, 48 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1513013445492 ""}
