Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
Start time: 17:11:53 on Jun 21,2017
vcom -work lib_VHD /home/floriant/Prj_conception/Design/top/vhd/CORDIC/cell.vhd /home/floriant/Prj_conception/Design/top/vhd/CORDIC/comparator.vhd /home/floriant/Prj_conception/Design/top/vhd/CORDIC/cordic.vhd /home/floriant/Prj_conception/Design/top/vhd/CORDIC/pre_process.vhd /home/floriant/Prj_conception/Design/top/vhd/CORDIC/rom_cordic.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity CELL
-- Compiling architecture A of CELL
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity comparator
-- Compiling architecture rtl_comparator of comparator
-- Compiling entity CORDIC_top
-- Compiling architecture A of CORDIC_top
-- Compiling entity PRE_PROCESS
-- Compiling architecture A of PRE_PROCESS
-- Compiling entity ROM_cordic
-- Compiling architecture A of ROM_cordic
End time: 17:11:53 on Jun 21,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
