// Seed: 2168078376
macromodule module_0 (
    output uwire id_0
);
  assign id_0 = 1;
  wire id_3;
  supply1 id_4, id_5, id_6;
  wire id_7;
  id_8(
      .id_0(id_4), .id_1(id_6)
  );
  assign id_6 = 1;
  wire id_9;
endmodule
module module_1 (
    input tri id_0,
    output tri0 id_1,
    output tri id_2,
    output supply0 id_3,
    input uwire id_4,
    output wor id_5,
    output tri0 id_6,
    output supply1 id_7,
    input supply0 id_8,
    input wire id_9,
    input wire id_10,
    input uwire id_11,
    input supply0 id_12,
    input tri1 id_13,
    input tri1 id_14,
    inout supply1 id_15,
    output wor id_16,
    output uwire id_17
);
  module_0 modCall_1 (id_15);
  assign modCall_1.id_4 = 0;
endmodule
