13:11:02.242 INFO  - Project 'complex_hp' created. You can now create BSPs and application projects targeting this hardware platform. 
13:17:02.867 ERROR - FPGA Configuration failed.Connection to Board Failed


    Failed to connect to Xilinx hw_server. Check if the
    hw_server is running and correct TCP port is used.
 
13:17:21.468 INFO  - FPGA configured successfully with bitstream "C:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/ppm-revamp/Xilinx-Files/Simple/complex/complex_hp/download.bit" 
13:20:15.250 INFO  - FPGA configured successfully with bitstream "C:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/ppm-revamp/Xilinx-Files/Simple/complex/complex_hp/download.bit" 
