--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml VGA_Controller.twx VGA_Controller.ncd -o
VGA_Controller.twr VGA_Controller.pcf

Design file:              VGA_Controller.ncd
Physical constraint file: VGA_Controller.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 428 paths analyzed, 79 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.322ns.
--------------------------------------------------------------------------------

Paths for end point v_count_6 (SLICE_X55Y78.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v_count_4 (FF)
  Destination:          v_count_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.322ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: v_count_4 to v_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y77.XQ      Tcko                  0.591   v_count<4>
                                                       v_count_4
    SLICE_X53Y76.G1      net (fanout=5)        1.090   v_count<4>
    SLICE_X53Y76.Y       Tilo                  0.704   N15
                                                       VGA_Blue_cmp_ge0000211
    SLICE_X53Y76.F3      net (fanout=2)        0.044   N12
    SLICE_X53Y76.X       Tilo                  0.704   N15
                                                       v_count_and0000_SW0
    SLICE_X52Y78.G1      net (fanout=1)        0.411   N15
    SLICE_X52Y78.Y       Tilo                  0.759   v_count_and0000
                                                       v_count_and0000
    SLICE_X55Y78.SR      net (fanout=5)        1.109   v_count_and0000
    SLICE_X55Y78.CLK     Tsrck                 0.910   v_count<6>
                                                       v_count_6
    -------------------------------------------------  ---------------------------
    Total                                      6.322ns (3.668ns logic, 2.654ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               h_count_5 (FF)
  Destination:          v_count_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.286ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: h_count_5 to v_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y78.YQ      Tcko                  0.587   h_count<4>
                                                       h_count_5
    SLICE_X50Y78.G2      net (fanout=6)        0.927   h_count<5>
    SLICE_X50Y78.Y       Tilo                  0.759   v_count_cmp_ge0000
                                                       v_count_cmp_ge00001_SW0
    SLICE_X50Y78.F4      net (fanout=2)        0.042   N13
    SLICE_X50Y78.X       Tilo                  0.759   v_count_cmp_ge0000
                                                       v_count_cmp_ge00001
    SLICE_X52Y78.G2      net (fanout=1)        0.434   v_count_cmp_ge0000
    SLICE_X52Y78.Y       Tilo                  0.759   v_count_and0000
                                                       v_count_and0000
    SLICE_X55Y78.SR      net (fanout=5)        1.109   v_count_and0000
    SLICE_X55Y78.CLK     Tsrck                 0.910   v_count<6>
                                                       v_count_6
    -------------------------------------------------  ---------------------------
    Total                                      6.286ns (3.774ns logic, 2.512ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               h_count_8 (FF)
  Destination:          v_count_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.224ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: h_count_8 to v_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y80.XQ      Tcko                  0.591   h_count<8>
                                                       h_count_8
    SLICE_X50Y78.G4      net (fanout=6)        0.861   h_count<8>
    SLICE_X50Y78.Y       Tilo                  0.759   v_count_cmp_ge0000
                                                       v_count_cmp_ge00001_SW0
    SLICE_X50Y78.F4      net (fanout=2)        0.042   N13
    SLICE_X50Y78.X       Tilo                  0.759   v_count_cmp_ge0000
                                                       v_count_cmp_ge00001
    SLICE_X52Y78.G2      net (fanout=1)        0.434   v_count_cmp_ge0000
    SLICE_X52Y78.Y       Tilo                  0.759   v_count_and0000
                                                       v_count_and0000
    SLICE_X55Y78.SR      net (fanout=5)        1.109   v_count_and0000
    SLICE_X55Y78.CLK     Tsrck                 0.910   v_count<6>
                                                       v_count_6
    -------------------------------------------------  ---------------------------
    Total                                      6.224ns (3.778ns logic, 2.446ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point v_count_7 (SLICE_X55Y78.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v_count_4 (FF)
  Destination:          v_count_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.322ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: v_count_4 to v_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y77.XQ      Tcko                  0.591   v_count<4>
                                                       v_count_4
    SLICE_X53Y76.G1      net (fanout=5)        1.090   v_count<4>
    SLICE_X53Y76.Y       Tilo                  0.704   N15
                                                       VGA_Blue_cmp_ge0000211
    SLICE_X53Y76.F3      net (fanout=2)        0.044   N12
    SLICE_X53Y76.X       Tilo                  0.704   N15
                                                       v_count_and0000_SW0
    SLICE_X52Y78.G1      net (fanout=1)        0.411   N15
    SLICE_X52Y78.Y       Tilo                  0.759   v_count_and0000
                                                       v_count_and0000
    SLICE_X55Y78.SR      net (fanout=5)        1.109   v_count_and0000
    SLICE_X55Y78.CLK     Tsrck                 0.910   v_count<6>
                                                       v_count_7
    -------------------------------------------------  ---------------------------
    Total                                      6.322ns (3.668ns logic, 2.654ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               h_count_5 (FF)
  Destination:          v_count_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.286ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: h_count_5 to v_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y78.YQ      Tcko                  0.587   h_count<4>
                                                       h_count_5
    SLICE_X50Y78.G2      net (fanout=6)        0.927   h_count<5>
    SLICE_X50Y78.Y       Tilo                  0.759   v_count_cmp_ge0000
                                                       v_count_cmp_ge00001_SW0
    SLICE_X50Y78.F4      net (fanout=2)        0.042   N13
    SLICE_X50Y78.X       Tilo                  0.759   v_count_cmp_ge0000
                                                       v_count_cmp_ge00001
    SLICE_X52Y78.G2      net (fanout=1)        0.434   v_count_cmp_ge0000
    SLICE_X52Y78.Y       Tilo                  0.759   v_count_and0000
                                                       v_count_and0000
    SLICE_X55Y78.SR      net (fanout=5)        1.109   v_count_and0000
    SLICE_X55Y78.CLK     Tsrck                 0.910   v_count<6>
                                                       v_count_7
    -------------------------------------------------  ---------------------------
    Total                                      6.286ns (3.774ns logic, 2.512ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               h_count_8 (FF)
  Destination:          v_count_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.224ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: h_count_8 to v_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y80.XQ      Tcko                  0.591   h_count<8>
                                                       h_count_8
    SLICE_X50Y78.G4      net (fanout=6)        0.861   h_count<8>
    SLICE_X50Y78.Y       Tilo                  0.759   v_count_cmp_ge0000
                                                       v_count_cmp_ge00001_SW0
    SLICE_X50Y78.F4      net (fanout=2)        0.042   N13
    SLICE_X50Y78.X       Tilo                  0.759   v_count_cmp_ge0000
                                                       v_count_cmp_ge00001
    SLICE_X52Y78.G2      net (fanout=1)        0.434   v_count_cmp_ge0000
    SLICE_X52Y78.Y       Tilo                  0.759   v_count_and0000
                                                       v_count_and0000
    SLICE_X55Y78.SR      net (fanout=5)        1.109   v_count_and0000
    SLICE_X55Y78.CLK     Tsrck                 0.910   v_count<6>
                                                       v_count_7
    -------------------------------------------------  ---------------------------
    Total                                      6.224ns (3.778ns logic, 2.446ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point v_count_8 (SLICE_X55Y79.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v_count_4 (FF)
  Destination:          v_count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.322ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: v_count_4 to v_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y77.XQ      Tcko                  0.591   v_count<4>
                                                       v_count_4
    SLICE_X53Y76.G1      net (fanout=5)        1.090   v_count<4>
    SLICE_X53Y76.Y       Tilo                  0.704   N15
                                                       VGA_Blue_cmp_ge0000211
    SLICE_X53Y76.F3      net (fanout=2)        0.044   N12
    SLICE_X53Y76.X       Tilo                  0.704   N15
                                                       v_count_and0000_SW0
    SLICE_X52Y78.G1      net (fanout=1)        0.411   N15
    SLICE_X52Y78.Y       Tilo                  0.759   v_count_and0000
                                                       v_count_and0000
    SLICE_X55Y79.SR      net (fanout=5)        1.109   v_count_and0000
    SLICE_X55Y79.CLK     Tsrck                 0.910   v_count<8>
                                                       v_count_8
    -------------------------------------------------  ---------------------------
    Total                                      6.322ns (3.668ns logic, 2.654ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               h_count_5 (FF)
  Destination:          v_count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.286ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: h_count_5 to v_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y78.YQ      Tcko                  0.587   h_count<4>
                                                       h_count_5
    SLICE_X50Y78.G2      net (fanout=6)        0.927   h_count<5>
    SLICE_X50Y78.Y       Tilo                  0.759   v_count_cmp_ge0000
                                                       v_count_cmp_ge00001_SW0
    SLICE_X50Y78.F4      net (fanout=2)        0.042   N13
    SLICE_X50Y78.X       Tilo                  0.759   v_count_cmp_ge0000
                                                       v_count_cmp_ge00001
    SLICE_X52Y78.G2      net (fanout=1)        0.434   v_count_cmp_ge0000
    SLICE_X52Y78.Y       Tilo                  0.759   v_count_and0000
                                                       v_count_and0000
    SLICE_X55Y79.SR      net (fanout=5)        1.109   v_count_and0000
    SLICE_X55Y79.CLK     Tsrck                 0.910   v_count<8>
                                                       v_count_8
    -------------------------------------------------  ---------------------------
    Total                                      6.286ns (3.774ns logic, 2.512ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               h_count_8 (FF)
  Destination:          v_count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.224ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: h_count_8 to v_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y80.XQ      Tcko                  0.591   h_count<8>
                                                       h_count_8
    SLICE_X50Y78.G4      net (fanout=6)        0.861   h_count<8>
    SLICE_X50Y78.Y       Tilo                  0.759   v_count_cmp_ge0000
                                                       v_count_cmp_ge00001_SW0
    SLICE_X50Y78.F4      net (fanout=2)        0.042   N13
    SLICE_X50Y78.X       Tilo                  0.759   v_count_cmp_ge0000
                                                       v_count_cmp_ge00001
    SLICE_X52Y78.G2      net (fanout=1)        0.434   v_count_cmp_ge0000
    SLICE_X52Y78.Y       Tilo                  0.759   v_count_and0000
                                                       v_count_and0000
    SLICE_X55Y79.SR      net (fanout=5)        1.109   v_count_and0000
    SLICE_X55Y79.CLK     Tsrck                 0.910   v_count<8>
                                                       v_count_8
    -------------------------------------------------  ---------------------------
    Total                                      6.224ns (3.778ns logic, 2.446ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point v_count_0 (SLICE_X55Y75.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v_count_0 (FF)
  Destination:          v_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: v_count_0 to v_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y75.XQ      Tcko                  0.473   v_count<0>
                                                       v_count_0
    SLICE_X55Y75.F4      net (fanout=2)        0.333   v_count<0>
    SLICE_X55Y75.CLK     Tckf        (-Th)    -0.801   v_count<0>
                                                       Mcount_v_count_lut<0>_INV_0
                                                       Mcount_v_count_xor<0>
                                                       v_count_0
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (1.274ns logic, 0.333ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Paths for end point h_count_2 (SLICE_X49Y77.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.675ns (requirement - (clock path skew + uncertainty - data path))
  Source:               h_count_2 (FF)
  Destination:          h_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.675ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: h_count_2 to h_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y77.XQ      Tcko                  0.473   h_count<2>
                                                       h_count_2
    SLICE_X49Y77.F3      net (fanout=5)        0.401   h_count<2>
    SLICE_X49Y77.CLK     Tckf        (-Th)    -0.801   h_count<2>
                                                       h_count<2>_rt
                                                       Mcount_h_count_xor<2>
                                                       h_count_2
    -------------------------------------------------  ---------------------------
    Total                                      1.675ns (1.274ns logic, 0.401ns route)
                                                       (76.1% logic, 23.9% route)

--------------------------------------------------------------------------------

Paths for end point v_count_2 (SLICE_X55Y76.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.715ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v_count_2 (FF)
  Destination:          v_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.715ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: v_count_2 to v_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y76.XQ      Tcko                  0.473   v_count<2>
                                                       v_count_2
    SLICE_X55Y76.F1      net (fanout=5)        0.441   v_count<2>
    SLICE_X55Y76.CLK     Tckf        (-Th)    -0.801   v_count<2>
                                                       v_count<2>_rt
                                                       Mcount_v_count_xor<2>
                                                       v_count_2
    -------------------------------------------------  ---------------------------
    Total                                      1.715ns (1.274ns logic, 0.441ns route)
                                                       (74.3% logic, 25.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.404ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.798ns (Tcl)
  Physical resource: h_count<0>/CLK
  Logical resource: h_count_0/CK
  Location pin: SLICE_X49Y76.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.404ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.798ns (Tch)
  Physical resource: h_count<0>/CLK
  Logical resource: h_count_0/CK
  Location pin: SLICE_X49Y76.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.404ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.596ns (626.566MHz) (Tcp)
  Physical resource: h_count<0>/CLK
  Logical resource: h_count_0/CK
  Location pin: SLICE_X49Y76.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.322|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 428 paths, 0 nets, and 82 connections

Design statistics:
   Minimum period:   6.322ns{1}   (Maximum frequency: 158.178MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Apr 12 12:41:19 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4511 MB



