// Seed: 994547167
module module_0;
  id_1(
      .id_0(id_2),
      .id_1(1),
      .id_2(1),
      .id_3(""),
      .id_4(id_2),
      .id_5(1),
      .id_6(id_2),
      .id_7(1),
      .id_8(id_2),
      .id_9(id_2),
      .id_10(1),
      .id_11(id_3),
      .id_12(id_3),
      .id_13(id_2),
      .id_14(1 == 0)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  inout wire id_24;
  input wire id_23;
  inout wire id_22;
  input wire id_21;
  input wire id_20;
  inout wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_22 = id_17;
  assign id_6  = (id_1) * 1'b0;
  module_0();
  supply1 id_25 = 1;
  id_26 :
  assert property (@(posedge id_19 - id_2 - 1 + 1) id_14)
  else begin
    id_7 <= 1'b0;
    id_7 <= 1;
  end
  assign id_6 = 1'b0;
  always @(posedge 1 & 1 ? 1 : id_4 or id_4);
  always @(*) id_13 <= 1'b0;
  assign id_1 = id_19 * 1 - id_17;
endmodule
