vendor_name = ModelSim
source_file = 1, /media/aluno/JARDEL/Projeto_Sistemas_Digitais/Memoria/mem_test.mif
source_file = 1, /media/aluno/JARDEL/Projeto_Sistemas_Digitais/Memoria/memoria.qip
source_file = 1, /media/aluno/JARDEL/Projeto_Sistemas_Digitais/Memoria/memoria.v
source_file = 1, /media/aluno/JARDEL/Projeto_Sistemas_Digitais/Memoria/mem_test.sv
source_file = 1, /media/aluno/JARDEL/Projeto_Sistemas_Digitais/Memoria/Waveform.vwf
source_file = 1, /media/aluno/JARDEL/Projeto_Sistemas_Digitais/Memoria/Waveform1.vwf
source_file = 1, /media/aluno/JARDEL/Projeto_Sistemas_Digitais/Memoria/output_files/decode7seg.sv
source_file = 1, /home/aluno/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/aluno/intelFPGA_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/aluno/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/aluno/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/aluno/intelFPGA_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc
source_file = 1, /home/aluno/intelFPGA_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/aluno/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/aluno/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/aluno/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/aluno/intelFPGA_lite/17.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /media/aluno/JARDEL/Projeto_Sistemas_Digitais/Memoria/db/altsyncram_utn1.tdf
design_name = mem_test
instance = comp, \saida1[0]~output , saida1[0]~output, mem_test, 1
instance = comp, \saida1[1]~output , saida1[1]~output, mem_test, 1
instance = comp, \saida1[2]~output , saida1[2]~output, mem_test, 1
instance = comp, \saida1[3]~output , saida1[3]~output, mem_test, 1
instance = comp, \saida1[4]~output , saida1[4]~output, mem_test, 1
instance = comp, \saida1[5]~output , saida1[5]~output, mem_test, 1
instance = comp, \saida1[6]~output , saida1[6]~output, mem_test, 1
instance = comp, \saida2[0]~output , saida2[0]~output, mem_test, 1
instance = comp, \saida2[1]~output , saida2[1]~output, mem_test, 1
instance = comp, \saida2[2]~output , saida2[2]~output, mem_test, 1
instance = comp, \saida2[3]~output , saida2[3]~output, mem_test, 1
instance = comp, \saida2[4]~output , saida2[4]~output, mem_test, 1
instance = comp, \saida2[5]~output , saida2[5]~output, mem_test, 1
instance = comp, \saida2[6]~output , saida2[6]~output, mem_test, 1
instance = comp, \clock~input , clock~input, mem_test, 1
instance = comp, \clock~inputCLKENA0 , clock~inputCLKENA0, mem_test, 1
instance = comp, \~GND , ~GND, mem_test, 1
instance = comp, \endereco[0]~input , endereco[0]~input, mem_test, 1
instance = comp, \endereco[1]~input , endereco[1]~input, mem_test, 1
instance = comp, \endereco[2]~input , endereco[2]~input, mem_test, 1
instance = comp, \endereco[3]~input , endereco[3]~input, mem_test, 1
instance = comp, \endereco[4]~input , endereco[4]~input, mem_test, 1
instance = comp, \endereco[5]~input , endereco[5]~input, mem_test, 1
instance = comp, \endereco[6]~input , endereco[6]~input, mem_test, 1
instance = comp, \endereco[7]~input , endereco[7]~input, mem_test, 1
instance = comp, \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 , memoria_inst|altsyncram_component|auto_generated|ram_block1a0, mem_test, 1
instance = comp, \dec1|WideOr6~0 , dec1|WideOr6~0, mem_test, 1
instance = comp, \dec1|WideOr5~0 , dec1|WideOr5~0, mem_test, 1
instance = comp, \dec1|WideOr4~0 , dec1|WideOr4~0, mem_test, 1
instance = comp, \dec1|WideOr3~0 , dec1|WideOr3~0, mem_test, 1
instance = comp, \dec1|WideOr2~0 , dec1|WideOr2~0, mem_test, 1
instance = comp, \dec1|WideOr1~0 , dec1|WideOr1~0, mem_test, 1
instance = comp, \dec1|WideOr0~0 , dec1|WideOr0~0, mem_test, 1
instance = comp, \dec2|WideOr6~0 , dec2|WideOr6~0, mem_test, 1
instance = comp, \dec2|WideOr5~0 , dec2|WideOr5~0, mem_test, 1
instance = comp, \dec2|WideOr4~0 , dec2|WideOr4~0, mem_test, 1
instance = comp, \dec2|WideOr3~0 , dec2|WideOr3~0, mem_test, 1
instance = comp, \dec2|WideOr2~0 , dec2|WideOr2~0, mem_test, 1
instance = comp, \dec2|WideOr1~0 , dec2|WideOr1~0, mem_test, 1
instance = comp, \dec2|WideOr0~0 , dec2|WideOr0~0, mem_test, 1
