

================================================================
== Vivado HLS Report for 'heapSort_maxHeapify_noRecurv'
================================================================
* Date:           Fri Jul 09 11:28:07 2021

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        heapSort
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.85|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    1|  1793|    1|  1793|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+------+----------+-----------+-----------+---------+----------+
        |          |   Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name| min |  max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+-----+------+----------+-----------+-----------+---------+----------+
        |- Loop 1  |    0|  1792|   6 ~ 7  |          -|          -| 0 ~ 256 |    no    |
        +----------+-----+------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_2)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / (!tmp_12)
	8  / (tmp_12)
7 --> 
	8  / true
8 --> 
	2  / true
* FSM state operations: 

 <State 1>: 2.61ns
ST_1: p_0 [1/1] 0.00ns
:0  %p_0 = alloca i16

ST_1: endA_read [1/1] 1.04ns
:1  %endA_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %endA)

ST_1: startA_read [1/1] 1.04ns
:2  %startA_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %startA)

ST_1: endA_cast [1/1] 0.00ns
:3  %endA_cast = zext i10 %endA_read to i16

ST_1: startA_cast [1/1] 0.00ns
:4  %startA_cast = zext i8 %startA_read to i16

ST_1: tmp [1/1] 0.00ns
:5  %tmp = zext i8 %startA_read to i32

ST_1: stg_15 [1/1] 1.57ns
:6  store i16 %startA_cast, i16* %p_0

ST_1: stg_16 [1/1] 1.57ns
:7  br label %._crit_edge2


 <State 2>: 4.68ns
ST_2: current [1/1] 0.00ns
._crit_edge2:0  %current = phi i32 [ %tmp, %0 ], [ %current_2, %._crit_edge2.backedge ]

ST_2: i [1/1] 0.00ns
._crit_edge2:1  %i = phi i9 [ 0, %0 ], [ %i_1, %._crit_edge2.backedge ]

ST_2: i_cast [1/1] 0.00ns
._crit_edge2:2  %i_cast = zext i9 %i to i10

ST_2: tmp_2 [1/1] 2.55ns
._crit_edge2:3  %tmp_2 = icmp slt i10 %i_cast, %endA_read

ST_2: empty [1/1] 0.00ns
._crit_edge2:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)

ST_2: i_1 [1/1] 1.79ns
._crit_edge2:5  %i_1 = add i9 %i, 1

ST_2: stg_23 [1/1] 0.00ns
._crit_edge2:6  br i1 %tmp_2, label %_ifconv, label %2

ST_2: tmp_3 [1/1] 0.00ns
_ifconv:1  %tmp_3 = trunc i32 %current to i15

ST_2: tmp_4 [1/1] 0.00ns
_ifconv:2  %tmp_4 = call i16 @_ssdm_op_BitConcatenate.i16.i15.i1(i15 %tmp_3, i1 false)

ST_2: left [1/1] 0.00ns
_ifconv:3  %left = or i16 %tmp_4, 1

ST_2: right [1/1] 1.91ns
_ifconv:4  %right = add i16 2, %tmp_4

ST_2: tmp_5 [1/1] 2.77ns
_ifconv:5  %tmp_5 = icmp slt i16 %left, %endA_cast

ST_2: tmp_6 [1/1] 0.00ns
_ifconv:6  %tmp_6 = sext i32 %current to i64

ST_2: A_addr [1/1] 0.00ns
_ifconv:7  %A_addr = getelementptr [256 x i16]* %A, i64 0, i64 %tmp_6

ST_2: A_load [2/2] 2.71ns
_ifconv:8  %A_load = load i16* %A_addr, align 2

ST_2: tmp_7 [1/1] 0.00ns
_ifconv:9  %tmp_7 = sext i16 %left to i64

ST_2: A_addr_1 [1/1] 0.00ns
_ifconv:10  %A_addr_1 = getelementptr [256 x i16]* %A, i64 0, i64 %tmp_7

ST_2: A_load_1 [2/2] 2.71ns
_ifconv:11  %A_load_1 = load i16* %A_addr_1, align 2

ST_2: tmp_s [1/1] 2.77ns
_ifconv:16  %tmp_s = icmp slt i16 %right, %endA_cast

ST_2: stg_36 [1/1] 0.00ns
:0  ret void


 <State 3>: 6.85ns
ST_3: A_load [1/2] 2.71ns
_ifconv:8  %A_load = load i16* %A_addr, align 2

ST_3: A_load_1 [1/2] 2.71ns
_ifconv:11  %A_load_1 = load i16* %A_addr_1, align 2

ST_3: tmp_8 [1/1] 2.77ns
_ifconv:12  %tmp_8 = icmp slt i16 %A_load, %A_load_1

ST_3: current_3 [1/1] 0.00ns (grouped into LUT with out node current_1)
_ifconv:13  %current_3 = sext i16 %left to i32

ST_3: p_current [1/1] 0.00ns (grouped into LUT with out node current_1)
_ifconv:14  %p_current = select i1 %tmp_8, i32 %current_3, i32 %current

ST_3: current_1 [1/1] 1.37ns (out node of the LUT)
_ifconv:15  %current_1 = select i1 %tmp_5, i32 %p_current, i32 %current


 <State 4>: 2.71ns
ST_4: tmp_9 [1/1] 0.00ns
_ifconv:17  %tmp_9 = sext i32 %current_1 to i64

ST_4: A_addr_2 [1/1] 0.00ns
_ifconv:18  %A_addr_2 = getelementptr [256 x i16]* %A, i64 0, i64 %tmp_9

ST_4: A_load_2 [2/2] 2.71ns
_ifconv:19  %A_load_2 = load i16* %A_addr_2, align 2

ST_4: tmp_1 [1/1] 0.00ns
_ifconv:20  %tmp_1 = sext i16 %right to i64

ST_4: A_addr_3 [1/1] 0.00ns
_ifconv:21  %A_addr_3 = getelementptr [256 x i16]* %A, i64 0, i64 %tmp_1

ST_4: A_load_3 [2/2] 2.71ns
_ifconv:22  %A_load_3 = load i16* %A_addr_3, align 2


 <State 5>: 6.85ns
ST_5: A_load_2 [1/2] 2.71ns
_ifconv:19  %A_load_2 = load i16* %A_addr_2, align 2

ST_5: A_load_3 [1/2] 2.71ns
_ifconv:22  %A_load_3 = load i16* %A_addr_3, align 2

ST_5: tmp_10 [1/1] 2.77ns
_ifconv:23  %tmp_10 = icmp slt i16 %A_load_2, %A_load_3

ST_5: current_4 [1/1] 0.00ns (grouped into LUT with out node current_2)
_ifconv:24  %current_4 = sext i16 %right to i32

ST_5: p_current_1 [1/1] 0.00ns (grouped into LUT with out node current_2)
_ifconv:25  %p_current_1 = select i1 %tmp_10, i32 %current_4, i32 %current_1

ST_5: current_2 [1/1] 1.37ns (out node of the LUT)
_ifconv:26  %current_2 = select i1 %tmp_s, i32 %p_current_1, i32 %current_1


 <State 6>: 2.93ns
ST_6: p_0_load [1/1] 0.00ns
_ifconv:0  %p_0_load = load i16* %p_0

ST_6: tmp_11 [1/1] 0.00ns
_ifconv:27  %tmp_11 = sext i16 %p_0_load to i32

ST_6: tmp_12 [1/1] 2.93ns
_ifconv:28  %tmp_12 = icmp eq i32 %current_2, %tmp_11

ST_6: stg_58 [1/1] 0.00ns
_ifconv:29  br i1 %tmp_12, label %._crit_edge2.backedge, label %1

ST_6: tmp_13 [1/1] 0.00ns
:0  %tmp_13 = sext i32 %current_2 to i64

ST_6: A_addr_4 [1/1] 0.00ns
:1  %A_addr_4 = getelementptr [256 x i16]* %A, i64 0, i64 %tmp_13

ST_6: temp [2/2] 2.71ns
:2  %temp = load i16* %A_addr_4, align 2

ST_6: tmp_14 [1/1] 0.00ns
:3  %tmp_14 = sext i16 %p_0_load to i64

ST_6: A_addr_5 [1/1] 0.00ns
:4  %A_addr_5 = getelementptr [256 x i16]* %A, i64 0, i64 %tmp_14

ST_6: A_load_5 [2/2] 2.71ns
:5  %A_load_5 = load i16* %A_addr_5, align 2

ST_6: tmp_15 [1/1] 0.00ns
:8  %tmp_15 = trunc i32 %current_2 to i16

ST_6: stg_66 [1/1] 1.57ns
:9  store i16 %tmp_15, i16* %p_0


 <State 7>: 5.42ns
ST_7: temp [1/2] 2.71ns
:2  %temp = load i16* %A_addr_4, align 2

ST_7: A_load_5 [1/2] 2.71ns
:5  %A_load_5 = load i16* %A_addr_5, align 2

ST_7: stg_69 [1/1] 2.71ns
:6  store i16 %A_load_5, i16* %A_addr_4, align 2


 <State 8>: 2.71ns
ST_8: stg_70 [1/1] 2.71ns
:7  store i16 %temp, i16* %A_addr_5, align 2

ST_8: stg_71 [1/1] 0.00ns
:10  br label %._crit_edge2.backedge

ST_8: stg_72 [1/1] 0.00ns
._crit_edge2.backedge:0  br label %._crit_edge2



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
