[2025-09-17 18:11:03] START suite=cs trace=classification_phase0_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase0_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 4112565 heartbeat IPC: 2.432 cumulative IPC: 2.432 (Simulation time: 00 hr 00 min 46 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 6246118 heartbeat IPC: 4.687 cumulative IPC: 3.202 (Simulation time: 00 hr 01 min 13 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 6246118 cumulative IPC: 3.202 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 6246118 cumulative IPC: 3.202 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 18187511 heartbeat IPC: 0.8374 cumulative IPC: 0.8374 (Simulation time: 00 hr 02 min 34 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 30932342 heartbeat IPC: 0.7846 cumulative IPC: 0.8102 (Simulation time: 00 hr 03 min 51 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 44289901 heartbeat IPC: 0.7486 cumulative IPC: 0.7886 (Simulation time: 00 hr 05 min 15 sec)
Heartbeat CPU 0 instructions: 60000016 cycles: 58087031 heartbeat IPC: 0.7248 cumulative IPC: 0.7716 (Simulation time: 00 hr 06 min 27 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 70770969 heartbeat IPC: 0.7884 cumulative IPC: 0.7749 (Simulation time: 00 hr 07 min 47 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 83376477 heartbeat IPC: 0.7933 cumulative IPC: 0.7779 (Simulation time: 00 hr 09 min 01 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 95903431 heartbeat IPC: 0.7983 cumulative IPC: 0.7808 (Simulation time: 00 hr 10 min 10 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase0_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000018 cycles: 108342180 heartbeat IPC: 0.8039 cumulative IPC: 0.7836 (Simulation time: 00 hr 11 min 19 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 123454824 heartbeat IPC: 0.6617 cumulative IPC: 0.7679 (Simulation time: 00 hr 12 min 49 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 132396956 cumulative IPC: 0.7553 (Simulation time: 00 hr 14 min 11 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 132396956 cumulative IPC: 0.7553 (Simulation time: 00 hr 14 min 11 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase0_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7553 instructions: 100000002 cycles: 132396956
CPU 0 Branch Prediction Accuracy: 99.86% MPKI: 0.00568 Average ROB Occupancy at Mispredict: 3.568e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00181
BRANCH_INDIRECT: 0.00298
BRANCH_CONDITIONAL: 0.00089
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 622234
LQ_STALL: 5761
SQ_STALL: 149683


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 125.8783
REPLAY_LOAD: 70.762634
NON_REPLAY_LOAD: 17.03776

== Total ==
ADDR_TRANS: 133431
REPLAY_LOAD: 317795
NON_REPLAY_LOAD: 171008

== Counts ==
ADDR_TRANS: 1060
REPLAY_LOAD: 4491
NON_REPLAY_LOAD: 10037

cpu0->cpu0_STLB TOTAL        ACCESS:     603489 HIT:     422624 MISS:     180865 MSHR_MERGE:          3
cpu0->cpu0_STLB LOAD         ACCESS:     603489 HIT:     422624 MISS:     180865 MSHR_MERGE:          3
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 156.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1381422 HIT:     447186 MISS:     934236 MSHR_MERGE:      24501
cpu0->cpu0_L2C LOAD         ACCESS:     672067 HIT:     180348 MISS:     491719 MSHR_MERGE:        676
cpu0->cpu0_L2C RFO          ACCESS:      49196 HIT:      35477 MISS:      13719 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     193411 HIT:      81016 MISS:     112395 MSHR_MERGE:      23825
cpu0->cpu0_L2C WRITE        ACCESS:      69664 HIT:      69283 MISS:        381 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     397084 HIT:      81062 MISS:     316022 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     139586 ISSUED:     139586 USEFUL:      40520 USELESS:      18880
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 79.05 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5993649 HIT:    5982326 MISS:      11323 MSHR_MERGE:       3694
cpu0->cpu0_L1I LOAD         ACCESS:    5993649 HIT:    5982326 MISS:      11323 MSHR_MERGE:       3694
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 106.4 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   10932543 HIT:    9488316 MISS:    1444227 MSHR_MERGE:     279680
cpu0->cpu0_L1D LOAD         ACCESS:    8852923 HIT:    8014976 MISS:     837947 MSHR_MERGE:     173508
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     211252 HIT:     141337 MISS:      69915 MSHR_MERGE:      16088
cpu0->cpu0_L1D WRITE        ACCESS:    1447875 HIT:    1308994 MISS:     138881 MSHR_MERGE:      89684
cpu0->cpu0_L1D TRANSLATION  ACCESS:     420493 HIT:      23009 MISS:     397484 MSHR_MERGE:        400
cpu0->cpu0_L1D PREFETCH REQUESTED:     220275 ISSUED:     211252 USEFUL:      32328 USELESS:      21091
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 65.74 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5015562 HIT:    5013317 MISS:       2245 MSHR_MERGE:       1314
cpu0->cpu0_ITLB LOAD         ACCESS:    5015562 HIT:    5013317 MISS:       2245 MSHR_MERGE:       1314
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 296.2 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   10261969 HIT:    9541820 MISS:     720149 MSHR_MERGE:     117591
cpu0->cpu0_DTLB LOAD         ACCESS:   10261969 HIT:    9541820 MISS:     720149 MSHR_MERGE:     117591
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 50.68 cycles
cpu0->LLC TOTAL        ACCESS:     930998 HIT:     307542 MISS:     623456 MSHR_MERGE:         30
cpu0->LLC LOAD         ACCESS:     491043 HIT:     144823 MISS:     346220 MSHR_MERGE:          2
cpu0->LLC RFO          ACCESS:      13719 HIT:        369 MISS:      13350 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      88570 HIT:      23121 MISS:      65449 MSHR_MERGE:         28
cpu0->LLC WRITE        ACCESS:      21644 HIT:      21544 MISS:        100 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     316022 HIT:     117685 MISS:     198337 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 91.51 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      23915
  ROW_BUFFER_MISS:     599411
  AVG DBUS CONGESTED CYCLE: 5.973
Channel 0 WQ ROW_BUFFER_HIT:       5205
  ROW_BUFFER_MISS:      15502
  FULL:          0
Channel 0 REFRESHES ISSUED:      11033

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       295792        51830        45549        66029
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1089         6415        11884        31169
  STLB miss resolved @ L2C                0         2851        22503        27611        81315
  STLB miss resolved @ LLC                0         2476        15946        54197        80562
  STLB miss resolved @ MEM                0         1204        12968        61366       177540

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                335           21          289           22          458
---------------------------------------------------------------
  STLB miss resolved @ L1D                2            1            1           11          168
  STLB miss resolved @ L2C                2            0            0            2           11
  STLB miss resolved @ LLC                1            1            2           16           53
  STLB miss resolved @ MEM               18            4            9           54         1002
[2025-09-17 18:25:15] END   suite=cs trace=classification_phase0_core3 (rc=0)
