// Seed: 3332622835
module module_0 (
    output wor id_0,
    input uwire id_1,
    input wire id_2,
    input wor id_3,
    input tri id_4,
    input uwire id_5,
    output tri0 id_6,
    input wor id_7
    , id_30,
    output tri id_8,
    input tri id_9,
    input wand id_10,
    output wire id_11,
    output tri1 id_12,
    input tri0 id_13,
    output wire id_14,
    input tri id_15,
    output tri0 id_16,
    input tri id_17,
    output tri1 id_18,
    input supply1 id_19,
    output uwire id_20,
    input wor id_21,
    input wor id_22,
    output wand id_23,
    input supply1 id_24,
    input wor id_25,
    output supply1 id_26,
    output tri0 id_27,
    input wor id_28
);
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1
    , id_28,
    input wor id_2,
    input supply0 id_3,
    input supply0 id_4
    , id_29,
    input supply1 id_5,
    output supply1 id_6,
    input tri0 id_7,
    input uwire id_8,
    output wand id_9,
    output tri1 id_10,
    input supply0 id_11,
    input tri0 id_12,
    inout wire id_13,
    output wire id_14,
    output wire id_15,
    input wire id_16,
    input wire id_17,
    input uwire id_18,
    input uwire id_19,
    input tri id_20,
    output tri id_21,
    output tri0 id_22,
    output tri1 id_23,
    output tri0 id_24,
    output tri0 id_25,
    output supply1 id_26
);
  assign id_13 = 1'b0;
  module_0(
      id_25,
      id_5,
      id_5,
      id_20,
      id_18,
      id_2,
      id_23,
      id_17,
      id_22,
      id_3,
      id_5,
      id_13,
      id_26,
      id_5,
      id_14,
      id_4,
      id_10,
      id_20,
      id_23,
      id_19,
      id_22,
      id_17,
      id_13,
      id_14,
      id_0,
      id_20,
      id_10,
      id_6,
      id_0
  );
endmodule
