<?xml version="1.0" encoding="UTF-8"?>
<messageFile name="verimsg" fid="3590" alias="verim" vendor="Lattice Semiconductor Corporation" stamp="20131126">
  <description text="this message file contains message for verific package" />
  <!-- owner of this message file -->
  <owner text="lse" />
  <messages>
<msg type="Status" text="$$selaborating module '$$s'. VERI-9000" uid="9000"/> 
<msg type="Status" text="$$sall ports in concatenation should have the same direction. VERI-1000" uid="1000"/> 
<msg type="Error" text="$$sassign statement not supported for synthesis. VERI-1001" uid="1001"/> 
<msg type="Status" text="$$scannot access memory $$s directly. VERI-1002" uid="1002"/> 
<msg type="Status" text="$$scannot assign to memory $$s directly. VERI-1006" uid="1006"/> 
<msg type="Status" text="$$scannot assign to $$s. VERI-1008" uid="1008"/> 
<msg type="Status" text="$$scannot find port $$s on this module. VERI-1010" uid="1010"/> 
<msg type="Status" text="$$scannot index into non-array $$s. VERI-1011" uid="1011"/> 
<msg type="Status" text="$$scannot open file $$s. VERI-1012" uid="1012"/>  
<msg type="Status" text="$$scannot re-define predefined macro $$s. VERI-1014" uid="1014"/> 
<msg type="Status" text="$$scannot set both range and type on function declaration. VERI-1015" uid="1015"/> 
<msg type="Status" text="$$scannot undefine predefined macro $$s. VERI-1016" uid="1016"/> 
<msg type="Status" text="$$sdeassign statement not supported for synthesis. VERI-1019" uid="1019"/> 
<msg type="Status" text="$$sedge illegal in combinational table : $$s. VERI-1022" uid="1022"/> 
<msg type="Status" text="$$s`else without `if. VERI-1023" uid="1023"/> 
<msg type="Status" text="$$s`elsif without `if. VERI-1024" uid="1024"/> 
<msg type="Status" text="$$sempty table will create an empty box UDP. VERI-1025" uid="1025"/> 
<msg type="Status" text="$$s`endif without `if. VERI-1026" uid="1026"/> 
<msg type="Status" text="$$sevent trigger ignored. VERI-1029" uid="1029"/> 
<msg type="Status" text="$$sforce statement not supported for synthesis. VERI-1031" uid="1031"/> 
<msg type="Status" text="$$sillegal character in binary number. VERI-1038" uid="1038"/> 
<msg type="Status" text="$$sillegal character in decimal number. VERI-1039" uid="1039"/> 
<msg type="Status" text="$$sillegal character in octal number. VERI-1040" uid="1040"/> 
<msg type="Status" text="$$sillegal character $$s in UDP table. VERI-1041" uid="1041"/> 
<msg type="Status" text="$$sillegal hexadecimal number. VERI-1043" uid="1043"/> 
<msg type="Status" text="$$sillegal port-expression. VERI-1048" uid="1048"/> 
<msg type="Status" text="$$s/* in comment. VERI-1049" uid="1049"/> 
<msg type="Status" text="$$sincorrect number of inputs for table entry : $$s. VERI-1052" uid="1052"/> 
<msg type="Status" text="$$sincorrect number of macro arguments. VERI-1053" uid="1053"/> 
<msg type="Status" text="$$sincorrect output field length found in table : $$s. VERI-1054" uid="1054"/> 
<msg type="Status" text="$$sincorrect use of predefined macro $$s. Expected $$s. VERI-1055" uid="1055"/> 
<msg type="Status" text="$$s'initial' construct ignored. VERI-1060" uid="1060"/> 
<msg type="Status" text="$$sloop count limit exceeded condition is never false. VERI-1066" uid="1066"/> 
<msg type="Status" text="$$smissing arguments for macro $$s. VERI-1067" uid="1067"/> 
<msg type="Status" text="$$smissing compiler directive. VERI-1068" uid="1068"/> 
<msg type="Status" text="$$smissing 'present state' field in sequential table : $$s. VERI-1069" uid="1069"/> 
<msg type="Status" text="$$snear $$s : illegal character in macro parameter. VERI-1076" uid="1076"/> 
<msg type="Status" text="$$snear $$s : illegal macro parameter. VERI-1077" uid="1077"/> 
<msg type="Status" text="$$sneed at least one output and one input to this gate. VERI-1078" uid="1078"/> 
<msg type="Status" text="$$sneed $$d terminals to this gate. VERI-1079" uid="1079"/> 
<msg type="Status" text="$$sno support for instantiation of gate $$s. VERI-1083" uid="1083"/> 
<msg type="Status" text="$$sno support for multiple terminals on pullup/down sources. VERI-1087" uid="1087"/> 
<msg type="Status" text="$$snot supported use of real number. VERI-1090" uid="1090"/> 
<msg type="Status" text="$$sparallel (fork-join) block ignored. VERI-1092" uid="1092"/> 
<msg type="Status" text="$$sparameter $$s depends on uninitialized variable. VERI-1094" uid="1094"/> 
<msg type="Status" text="$$spart-select has a negative or zero size. VERI-1095" uid="1095"/> 
<msg type="Error" text="$$spart-select of memory $$s is not allowed. VERI-1096" uid="1096"/> 
<msg type="Status" text="$$spresent state ':' output field separator misplaced : $$s. VERI-1099" uid="1099"/> 
<msg type="Status" text="$$srange index cannot be a real number. VERI-1101" uid="1101"/> 
<msg type="Status" text="$$srange index cannot contain 'x' or 'z'. VERI-1102" uid="1102"/> 
<msg type="Status" text="$$srange index value is not constant. VERI-1103" uid="1103"/> 
<msg type="Status" text="$$srelease statement not supported for synthesis. VERI-1104" uid="1104"/> 
<msg type="Status" text="$$srepetition multiplier contains x. VERI-1105" uid="1105"/> 
<msg type="Status" text="$$srepetition multiplier is not constant. VERI-1106" uid="1106"/> 
<msg type="Status" text="$$srepetition multiplier must be positive. VERI-1107" uid="1107"/> 
<msg type="Status" text="$$s$$s cannot be used in expression. VERI-1112" uid="1112"/> 
<msg type="Status" text="$$ssequential table entry found in combinational table : $$s. VERI-1113" uid="1113"/> 
<msg type="Status" text="$$s$$s in port-expression is not a port. VERI-1115" uid="1115"/> 
<msg type="Status" text="$$s$$s is already defined. VERI-1119" uid="1119"/> 
<msg type="Status" text="$$s$$s is not a function. VERI-1120" uid="1120"/> 
<msg type="Status" text="$$s$$s is not a genvar. VERI-1121" uid="1121"/> 
<msg type="Status" text="$$s$$s is not a memory. VERI-1122" uid="1122"/> 
<msg type="Status" text="$$s$$s is not an array of vectors. VERI-1123" uid="1123"/> 
<msg type="Status" text="$$s$$s is not an event. VERI-1124" uid="1124"/> 
<msg type="Status" text="$$s$$s is not a task. VERI-1126" uid="1126"/> 
<msg type="Status" text="$$s$$s is not a task or block. VERI-1127" uid="1127"/> 
<msg type="Status" text="$$s$$s needs $$d dimensions. VERI-1131" uid="1131"/> 
<msg type="Status" text="$$sunexpected EOF. VERI-1138" uid="1138"/> 
<msg type="Status" text="$$ssynthesis of 'real' values is not supported. VERI-1139" uid="1139"/> 
<msg type="Status" text="$$ssystem call $$s expects one argument. VERI-1140" uid="1140"/> 
<msg type="Status" text="$$ssystem function call $$s not supported. VERI-1141" uid="1141"/> 
<msg type="Status" text="$$ssystem task $$s ignored for synthesis. VERI-1142" uid="1142"/> 
<msg type="Status" text="$$ssystem timing check ignored. VERI-1143" uid="1143"/> 
<msg type="Status" text="$$stable entry without ':' IO separator : $$s. VERI-1144" uid="1144"/> 
<msg type="Status" text="$$stask call outside of sequential construct is not allowed. VERI-1145" uid="1145"/> 
<msg type="Status" text="$$stoo many actuals in instantiation. VERI-1148" uid="1148"/> 
<msg type="Status" text="$$stoo many macro arguments. VERI-1149" uid="1149"/> 
<msg type="Status" text="$$sunexpected EOF : missing `endif. VERI-1154" uid="1154"/> 
<msg type="Status" text="$$suse of events is not supported event ignored. VERI-1157" uid="1157"/> 
<msg type="Status" text="$$suse of undefined macro $$s. VERI-1158" uid="1158"/> 
<msg type="Status" text="$$svalue for parameter $$s is not constant. VERI-1159" uid="1159"/> 
<msg type="Status" text="$$swait statement ignored. VERI-1160" uid="1160"/> 
<msg type="Status" text="$$sport connections cannot be mixed ordered and named. VERI-1162" uid="1162"/>  
<msg type="Status" text="$$sunknown nettype $$s ignored. VERI-1163" uid="1163"/> 
<msg type="Status" text="$$sunknown unconnected_drive $$s ignored. VERI-1164" uid="1164"/> 
<msg type="Status" text="$$strailing ordered association ignored in unknown module instantiation. VERI-1168" uid="1168"/> 
<msg type="Status" text="$$smemory size is larger than 2**$$d bits. VERI-1170" uid="1170"/> 
<msg type="Status" text="$$sport $$s is not defined. VERI-1171" uid="1171"/> 
<msg type="Status" text="$$sexternal reference $$s remains unresolved. VERI-1172" uid="1172"/>  
<msg type="Status" text="$$sindexing (of $$s) is not allowed in a constant expression. VERI-1178" uid="1178"/> 
<msg type="Status" text="$$sconstant is not allowed here. VERI-1180" uid="1180"/> 
<msg type="Status" text="$$sfunction call $$s is not allowed here. VERI-1181" uid="1181"/> 
<msg type="Status" text="$$ssystem function call $$s is not allowed here. VERI-1183" uid="1183"/> 
<msg type="Status" text="$$s*/ outside comment. VERI-1189" uid="1189"/> 
<msg type="Status" text="$$svariable $$s is too small to store all FSM states. FSM not extracted. VERI-1193" uid="1193"/> 
<msg type="Status" text="$$sfunction/task declaration not allowed inside generate loop. VERI-1198" uid="1198"/> 
<msg type="Status" text="$$sparameter declaration becomes local in $$s with formal parameter declaration list. VERI-1199" uid="1199"/> 
<msg type="Status" text="$$s'ifdef/'ifndef block exceeds nesting limit of $$d. VERI-1200" uid="1200"/> 
<msg type="Status" text="$$sunmatched $$s translate/synthesis off pragma found; matching pair with same keywords is required. VERI-1201" uid="1201"/>  
<msg type="Status" text="$$sblock comment was not closed. VERI-1202" uid="1202"/> 
<msg type="Status" text="$$sprevious syntax error may be due to incorrect attribute placement. VERI-1205" uid="1205"/> 
<msg type="Status" text="$$sinstantiating unknown empty module $$s. VERI-1207" uid="1207"/> 
<msg type="Status" text="$$sliteral value truncated to fit in $$d bits. VERI-1208" uid="1208"/> 
<msg type="Status" text="$$sexpression size $$d truncated to fit in target size $$d. VERI-1209" uid="1209"/> 
<msg type="Status" text="$$svariable $$s is too small to store FSM state $$d. FSM not extracted. VERI-1213" uid="1213"/> 
<msg type="Status" text="$$sindex $$d is out of range [$$d:$$d] for $$s. VERI-1216" uid="1216"/> 
<msg type="Status" text="$$susing initial value of $$s since it is never assigned. VERI-1220" uid="1220"/> 
<msg type="Status" text="$$s$$s should be on the sensitivity list. VERI-1221" uid="1221"/> 
<msg type="Status" text="$$sedge of vector $$s is only sensitive to the LSB. VERI-1222" uid="1222"/> 
<msg type="Status" text="$$sconstant expression cannot contain a hierarchical identifier. VERI-1223" uid="1223"/>  
<msg type="Status" text="$$sfunctions cannot contain non-blocking assignments. VERI-1224" uid="1224"/>  
<msg type="Status" text="$$sfunctions cannot enable tasks. VERI-1225" uid="1225"/>  
<msg type="Status" text="$$sfunctions cannot contain time-controlled statements. VERI-1226" uid="1226"/>  
<msg type="Status" text="$$smodule $$s is not yet analyzed. VERI-1227" uid="1227"/> 
<msg type="Status" text="$$smacro $$s causes infinite loop. VERI-1228" uid="1228"/> 
<msg type="Status" text="$$snon-static generate-for loop. Unroll failed. VERI-1241" uid="1241"/> 
<msg type="Status" text="$$spremature EOF found in $$s section. VERI-1242" uid="1242"/> 
<msg type="Status" text="$$soperator $$s is only allowed in a $$s. VERI-1243" uid="1243"/> 
<msg type="Status" text="$$sstack overflow on recursion via $$s. VERI-1244" uid="1244"/> 
<msg type="Status" text="$$scannot open include file $$s. VERI-1245" uid="1245"/>  
<msg type="Status" text="$$s$$s does not accept dimensions. VERI-1246" uid="1246"/> 
<msg type="Status" text="$$ssigning ignored on type $$s. VERI-1248" uid="1248"/> 
<msg type="Status" text="$$s$$s statement is illegal here. VERI-1250" uid="1250"/> 
<msg type="Status" text="$$sabsolute path name not allowed for &lt;&gt; include files. VERI-1251" uid="1251"/> 
<msg type="Status" text="$$smismatch in closing label $$s expected $$s. VERI-1252" uid="1252"/> 
<msg type="Status" text="$$scannot have packed dimensions of unpacked type $$s. VERI-1256" uid="1256"/> 
<msg type="Status" text="$$sthe actual is illegally connected to inout/output port of module '$$s', instance '$$s' . VERI-1257" uid="1257"/> 
<msg type="Status" text="$$sthe actual is illegally connected to inout/output port of gate '$$s'. VERI-1258" uid="1258"/> 
<msg type="Status" text="$$sX or Z in value for 2-state enum $$s is not allowed. VERI-1259" uid="1259"/> 
<msg type="Status" text="$$scannot create implicit enum value for $$s since previous value contains X or Z. VERI-1260" uid="1260"/> 
<msg type="Status" text="$$ssize mismatch in enum definition for literal '$$s'. VERI-1263" uid="1263"/> 
<msg type="Status" text="$$sport $$s is not connected on $$s call $$s. VERI-1266" uid="1266"/>       
<msg type="Status" text="$$sargument of $$s should be an identifier. VERI-1267" uid="1267"/>       
<msg type="Status" text="$$sdimension for $$s is out of bounds. VERI-1268" uid="1268"/>            
<msg type="Status" text="$$s$$s is not supported for static elaboration. VERI-1269" uid="1269"/>   
<msg type="Status" text="$$sconcatenation member label not yet supported label ignored. VERI-1270" uid="1270"/> 
<msg type="Status" text="$$scannot operate on uninitialized genvar. VERI-1271" uid="1271"/>      
<msg type="Status" text="$$sstatement outside sequential area is not supported for synthesis. VERI-1272" uid="1272"/> 
<msg type="Status" text="$$shierarchical name $$s into function or task is not supported for synthesis. VERI-1273" uid="1273"/> 
<msg type="Status" text="$$sformal port $$s expects a modport or interface instance actual. VERI-1274" uid="1274"/>  
<msg type="Status" text="$$sformal port $$s of type $$s does not match with actual type $$s. VERI-1276" uid="1276"/>  
<msg type="Status" text="$$sexpression not allowed on $$s statement for $$s. VERI-1277" uid="1277"/>  
<msg type="Status" text="$$s$$s statement for $$s expects an expression. VERI-1278" uid="1278"/>  
<msg type="Status" text="$$smultiple event control statements not supported for synthesis. VERI-1279" uid="1279"/>  
<msg type="Status" text="$$sexternal disable constructs not supported for synthesis. VERI-1280" uid="1280"/>  
<msg type="Status" text="$$s$$s is not a type. VERI-1281" uid="1281"/>  
<msg type="Status" text="$$sloop count limit exceeded forever never breaks. VERI-1282" uid="1282"/>  
<msg type="Status" text="$$sexternal reference $$s not supported for static elaboration. VERI-1283" uid="1283"/> 
<msg type="Status" text="$$svalue $$G is out of range. VERI-1284" uid="1284"/>  
<msg type="Status" text="$$sexpression cannot be negative. VERI-1285" uid="1285"/>  
<msg type="Status" text="$$sunknown qualifier $$s in `default_discipline $$s ignored. VERI-1286" uid="1286"/>  
<msg type="Status" text="$$s$$s attribute of nature is already declared. VERI-1287" uid="1287"/>  
<msg type="Status" text="$$sincompatible number of unpacked dimensions in instantiation. VERI-1290" uid="1290"/>  
<msg type="Status" text="$$sunpacked dimension mismatch between formal and actual. VERI-1293" uid="1293"/>  
<msg type="Status" text="$$sempty port in module declaration. VERI-1294" uid="1294"/>  
<msg type="Status" text="$$smacro $$s redefined. VERI-1295" uid="1295"/>  
<msg type="Status" text="$$scycle range must be ascending. VERI-1297" uid="1297"/>  
<msg type="Status" text="$$sclock for system call '$$s' missing in this context. VERI-1298" uid="1298"/>  
<msg type="Status" text="$$ssystem call $$s not allowed in this dialect. Use System Verilog mode. VERI-1299" uid="1299"/>  
<msg type="Status" text="$$sprefix of method $$s should be a $$s. VERI-1301" uid="1301"/>  
<msg type="Status" text="$$smethod $$s not supported for synthesis. VERI-1302" uid="1302"/>  
<msg type="Status" text="$$sreturn value of subprogram call $$s is ignored. VERI-1303" uid="1303"/>  
<msg type="Status" text="$$sno support for actual union/struct/enum types yet. VERI-1307" uid="1307"/>  
<msg type="Status" text="$$soperator $$s is not allowed in $$s. VERI-1311" uid="1311"/>  
<msg type="Status" text="$$sinvalid use of void function $$s. VERI-1312" uid="1312"/>  
<msg type="Status" text="$$sautomatic variable not allowed in module. VERI-1314" uid="1314"/>  
<msg type="Status" text="$$sproperty instance $$s is not allowed in sequence expression. VERI-1315" uid="1315"/>  
<msg type="Status" text="$$sduplicate member values in enum definition for enum literal $$s. VERI-1319" uid="1319"/>  
<msg type="Status" text="$$sconcatenation with unsized literal will interpret as 32 bits. VERI-1320" uid="1320"/>  
<msg type="Status" text="$$sevent expression is not allowed here. VERI-1321" uid="1321"/>  
<msg type="Status" text="$$sprefix of assignment pattern must be a data type. VERI-1322" uid="1322"/>  
<msg type="Status" text="$$sinstance '$$s' already declared in the bind target scope. VERI-1323" uid="1323"/>  
<msg type="Status" text="$$sillegal circular dependency found through $$s. VERI-1324" uid="1324"/>  
<msg type="Status" text="$$snon-net port $$s cannot be of mode $$s. VERI-1325" uid="1325"/>  
<msg type="Status" text="$$sthis feature is not yet supported. VERI-1327" uid="1327"/>  
<msg type="Status" text="$$sanalyzing included file $$s. VERI-1328" uid="1328"/> 
<msg type="Status" text="$$s$$s is not an instance of $$s. VERI-1332" uid="1332"/> 
<msg type="Status" text="$$s$$s is not yet supported for synthesis. VERI-1333" uid="1333"/>  
<msg type="Status" text="$$sillegal left hand side of with clause. VERI-1334" uid="1334"/>  
<msg type="Status" text="$$s$$s in always_comb/always_latch is not allowed. VERI-1335" uid="1335"/>  
<msg type="Status" text="$$sunpacked member $$s is not allowed in packed struct/union. VERI-1336" uid="1336"/>  
<msg type="Status" text="$$szero or negative value for size. VERI-1343" uid="1343"/>  
<msg type="Status" text="$$senumeration range must be a non-negative integer value. VERI-1344" uid="1344"/>  
<msg type="Status" text="$$salias bit length $$d differs from actual bit length $$d. VERI-1345" uid="1345"/>  
<msg type="Status" text="$$sonly [expr1:expr2] syntax is allowed for packed ranges of types. VERI-1346" uid="1346"/>  
<msg type="Status" text="$$sconcatenation member label not allowed in multiple assignment pattern. VERI-1347" uid="1347"/>  
<msg type="Status" text="$$scannot assign $$s type to $$s type. VERI-1349" uid="1349"/>  
<msg type="Status" text="$$sillegal concat label for $$s. VERI-1351" uid="1351"/>  
<msg type="Status" text="$$stoo many indices into $$s. VERI-1352" uid="1352"/>  
<msg type="Status" text="$$signoring -incdir options for this library declaration. VERI-1355" uid="1355"/>  
<msg type="Status" text="$$scannot format $$s $$s to standard absolute path form. VERI-1356" uid="1356"/>  
<msg type="Status" text="$$scomparing file $$s to library pattern $$s: did not match. VERI-1357" uid="1357"/>  
<msg type="Status" text="$$scomparing file $$s to library pattern $$s: matched library $$s. VERI-1358" uid="1358"/>  
<msg type="Status" text="$$soperator overloading is not supported yet. VERI-1361" uid="1361"/>  
<msg type="Status" text="$$ssequence match items ignored for synthesis. VERI-1364" uid="1364"/>  
<msg type="Status" text="$$smultiple configuration default clauses are not allowed. VERI-1366" uid="1366"/>  
<msg type="Status" text="$$sconfiguration cell clause cannot contain a cell library and a liblist. VERI-1368" uid="1368"/>  
<msg type="Status" text="$$sillegal recursive design specified through configuration $$s. VERI-1369" uid="1369"/>  
<msg type="Status" text="$$s$$s not allowed in this dialect. Use v2k mode. VERI-1373" uid="1373"/>  
<msg type="Status" text="$$sillegal format specifier $$c for $$s. VERI-1375" uid="1375"/>  
<msg type="Status" text="$$smissing or empty argument against format specification for $$s. VERI-1376" uid="1376"/>  
<msg type="Status" text="$$sbit-select or part-select is not allowed in a $$s statement for non-net $$s. VERI-1377" uid="1377"/>  
<msg type="Status" text="$$s$$s was previously declared as type. VERI-1379" uid="1379"/>  
<msg type="Status" text="$$sdeclarations not allowed in unnamed block. VERI-1380" uid="1380"/>  
<msg type="Status" text="$$scannot select $$s inside $$s due to dimension mismatch. VERI-1381" uid="1381"/>  
<msg type="Status" text="$$sillegal initial value of $$s port $$s for $$s $$s ignored. VERI-1382" uid="1382"/>  
<msg type="Status" text="$$sindexed range expression contains whitespace between $$s and :. VERI-1383" uid="1383"/>  
<msg type="Status" text="$$s$$s not allowed in this dialect. Use system verilog mode. VERI-1385" uid="1385"/>  
<msg type="Status" text="$$snumber of loop variables in the FOREACH loop are more than the array dimensions. VERI-1386" uid="1386"/>  
<msg type="Status" text="$$sUDP primitive $$s does not have a table. VERI-1387" uid="1387"/>  
<msg type="Status" text="$$sillegal use of `uselib directive : cannot mix lib with file|dir|libext. VERI-1388" uid="1388"/>  
<msg type="Status" text="$$s$$s is visible via multiple package imports. VERI-1390" uid="1390"/>  
<msg type="Status" text="$$sclocking block signal $$s can be driven only with a non-blocking assignment. VERI-1391" uid="1391"/>  
<msg type="Status" text="$$s$$s was forward declared as $$s type not as $$s. VERI-1392" uid="1392"/>  
<msg type="Status" text="$$sforward typedef $$s was not defined in the scope where it is declared. VERI-1394" uid="1394"/>  
<msg type="Status" text="$$sillegal reference to automatic variable $$s. VERI-1398" uid="1398"/>  
<msg type="Status" text="$$sparameter connections cannot be mixed ordered and named. VERI-1400" uid="1400"/>  
<msg type="Status" text="$$sdecimal constant $$s is too large, using $$d instead. VERI-1401" uid="1401"/>  
<msg type="Status" text="$$smultiple overrides for parameter $$s. VERI-1402" uid="1402"/>  
<msg type="Status" text="$$s$$s expects at least $$d arguments. VERI-1403" uid="1403"/>  
<msg type="Status" text="$$s$$s expects at most $$d arguments. VERI-1404" uid="1404"/>  
<msg type="Status" text="$$snotifier variable $$s must be a single bit register. VERI-1405" uid="1405"/>  
<msg type="Status" text="$$spart-select $$s is not allowed in declaration. VERI-1406" uid="1406"/>  
<msg type="Status" text="$$sparallel path description may only have single input terminal descriptor and single output terminal descriptor. VERI-1408" uid="1408"/>  
<msg type="Status" text="$$stop-level design unit $$s specified more than once, ignoring $$s of library $$s. VERI-1409" uid="1409"/>  
<msg type="Status" text="$$san object or type with name $$s already exists in Covergroup scope. VERI-1410" uid="1410"/>  
<msg type="Status" text="$$skeyword '$$s' is not allowed here in this mode of verilog. VERI-1411" uid="1411"/>  
<msg type="Status" text="$$s$$s in compilation scope are not allowed. VERI-1413" uid="1413"/>  
<msg type="Status" text="$$sassignment pattern is illegal for use with $$s port $$s. VERI-1418" uid="1418"/>  
<msg type="Status" text="$$senum data type cannot be used with $$s operator. VERI-1420" uid="1420"/>  
<msg type="Status" text="$$sinvalid operator $$s in assignment to enum. VERI-1421" uid="1421"/>  
<msg type="Status" text="$$sillegal cast operation. VERI-1422" uid="1422"/>  
<msg type="Status" text="$$snew expression can only be assigned to a class/covergroup handle/dynamic array. VERI-1423" uid="1423"/>  
<msg type="Status" text="$$sargument should be dynamic array. VERI-1424" uid="1424"/>  
<msg type="Status" text="$$suse '{index : value} syntax in associative array literal. VERI-1426" uid="1426"/>  
<msg type="Status" text="$$snumber of elements does not match with the type. VERI-1427" uid="1427"/>  
<msg type="Status" text="$$sillegal context for streaming operator. VERI-1428" uid="1428"/>  
<msg type="Status" text="$$sillegal stream expression. VERI-1429" uid="1429"/>  
<msg type="Status" text="$$sillegal enumeration base type. VERI-1430" uid="1430"/>  
<msg type="Status" text="$$sreal/integral value required for parameter $$s. VERI-1431" uid="1431"/>  
<msg type="Status" text="$$sdimension $$d of $$s cannot have data type. VERI-1432" uid="1432"/>  
<msg type="Status" text="$$sillegal empty dimension $$d of $$s. VERI-1433" uid="1433"/>  
<msg type="Status" text="$$s$ in dimension $$d for $$s. VERI-1434" uid="1434"/>  
<msg type="Status" text="$$sassigning a $$s type to a string requires a cast. VERI-1437" uid="1437"/>  
<msg type="Status" text="$$scannot assign a string to $$s type. VERI-1438" uid="1438"/>  
<msg type="Status" text="$$sillegal reference to $$s. VERI-1443" uid="1443"/>  
<msg type="Status" text="$$sillegal usage of signing with unpacked struct/union type. VERI-1444" uid="1444"/>  
<msg type="Status" text="$$sevent expressions must result in a singular type. VERI-1445" uid="1445"/>  
<msg type="Status" text="$$sillegal data type for udp register $$s. VERI-1447" uid="1447"/>  
<msg type="Status" text="$$sillegal data type for udp port $$s. VERI-1448" uid="1448"/>  
<msg type="Status" text="$$s$$s cannot be declared within UDP $$s. VERI-1449" uid="1449"/>  
<msg type="Status" text="$$ssecond argument of $$s should be a memory name. VERI-1451" uid="1451"/>  
<msg type="Status" text="$$sport $$s is not connected to this instance. VERI-1453" uid="1453"/>  
<msg type="Status" text="$$ssame genvar $$s cannot control this nested for generate loop. VERI-1454" uid="1454"/>  
<msg type="Status" text="$$sactual and formal for a ref must be equivalent types. VERI-1455" uid="1455"/>  
<msg type="Status" text="$$sfield $$s of packed struct/union may not be declared rand or randc. VERI-1456" uid="1456"/>  
<msg type="Status" text="$$sinvalid data type for random variable $$s. VERI-1457" uid="1457"/>  
<msg type="Status" text="$$sillegal argument in $$s, require $$s. VERI-1459" uid="1459"/>  
<msg type="Status" text="$$scyclic reference to SVA $$s $$s. VERI-1460" uid="1460"/>  
<msg type="Status" text="$$saliasing can be done only on net types. VERI-1461" uid="1461"/>  
<msg type="Status" text="$$snets connected in alias statement must be type compatible. VERI-1462" uid="1462"/>  
<msg type="Status" text="$$sassignment under multiple single edges is not supported for synthesis. VERI-1466" uid="1466"/>  
<msg type="Status" text="$$swidth does not match, stream larger than $$s. VERI-1467" uid="1467"/>  
<msg type="Status" text="$$sno loop index variable found in foreach statement. VERI-1469" uid="1469"/>  
<msg type="Status" text="$$sforeach statement on associative/dynamic array is not supported. VERI-1470" uid="1470"/>  
<msg type="Status" text="$$sunknown version specifier string $$s, `begin_keywords ignored. VERI-1471" uid="1471"/> 
<msg type="Status" text="$$s`end_keywords without `begin_keywords. VERI-1472" uid="1472"/> 
<msg type="Status" text="$$sunmatched `begin_keywords directive in compilation unit. VERI-1473" uid="1473"/> 
<msg type="Status" text="$$s$$s is not a valid constant function call. VERI-1474" uid="1474"/>       
<msg type="Status" text="$$selements of $$s cannot be mixed ordered and named. VERI-1476" uid="1476"/>  
<msg type="Status" text="$$smore than one default value found in literal. VERI-1477" uid="1477"/>  
<msg type="Status" text="$$ssome element(s) in $$s is missing. VERI-1478" uid="1478"/>  
<msg type="Status" text="$$sexpression has $$d elements expected $$d. VERI-1479" uid="1479"/>  
<msg type="Status" text="$$sout of range index label for array literal. VERI-1480" uid="1480"/>  
<msg type="Status" text="$$sassignment pattern key $$s is already covered. VERI-1481" uid="1481"/>  
<msg type="Status" text="$$sAnalyzing Verilog file $$s. VERI-1482" uid="1482"/>  
<msg type="Status" text="$$sVerilog file $$s ignored due to errors. VERI-1483" uid="1483"/>  
<msg type="Status" text="$$sAnalyzing Verilog flavor PSL file $$s. VERI-1484" uid="1484"/>  
<msg type="Status" text="$$sVerilog flavor PSL file $$s ignored due to errors. VERI-1485" uid="1485"/>  
<msg type="Status" text="$$smodule $$s in library $$s is not yet analyzed. VERI-1486" uid="1486"/>  
<msg type="Status" text="$$sPSL unit $$s cannot be elaborated by itself. VERI-1487" uid="1487"/>  
<msg type="Status" text="$$sReading Verilog file $$s. VERI-1488" uid="1488"/>  
<msg type="Status" text="$$s      Resolving module $$s. VERI-1489" uid="1489"/>  
<msg type="Status" text="$$sPretty printing module $$s to file $$s. VERI-1490" uid="1490"/>  
<msg type="Status" text="$$sPretty printing all modules in library $$s to file $$s. VERI-1491" uid="1491"/>  
<msg type="Status" text="$$sPretty printing all modules in all libraries to file $$s. VERI-1492" uid="1492"/>  
<msg type="Status" text="$$sThe library $$s was not found. VERI-1493" uid="1493"/>  
<msg type="Status" text="$$sNo library search path could be found.  Please set a search path to where module can be saved. VERI-1494" uid="1494"/>  
<msg type="Status" text="$$sSave failed due to mkdir failure. VERI-1495" uid="1495"/>  
<msg type="Status" text="$$sIgnoring elaborated Verilog module which cannot be saved $$s.$$s. VERI-1496" uid="1496"/>  
<msg type="Status" text="$$sThe module $$s was not found in library $$s. VERI-1497" uid="1497"/>  
<msg type="Status" text="$$s$$s does not contain a known Verilog parse-tree format. VERI-1498" uid="1498"/>  
<msg type="Status" text="$$s$$s was created using an incompatible version_number, backward compatibility is not supported yet. VERI-1499" uid="1499"/>  
<msg type="Status" text="$$s$$s was previously created using a PSL-enabled Verilog analyzer, since the current Verilog analyzer is not PSL-enabled, there is a high probability that a restore error will occur due to unknown PSL constructs. VERI-1500" uid="1500"/>  
<msg type="Status" text="$$s$$s was previously created using a AMS-enabled Verilog analyzer, since the current Verilog analyzer is not AMS-enabled, there is a high probability that a restore error will occur due to unknown AMS constructs. VERI-1501" uid="1501"/>  
<msg type="Status" text="$$s$$s was previously created using a System Verilog-enabled Verilog analyzer, since the current Verilog analyzer is not System Verilog-enabled, there is a high probability that a restore error will occur due to unknown System Verilog constructs. VERI-1502" uid="1502"/>  
<msg type="Status" text="$$sRestoring Verilog parse-tree $$s.$$s from $$s. VERI-1503" uid="1503"/>  
<msg type="Status" text="$$s$$s.$$s failed to restore. VERI-1504" uid="1504"/>  
<msg type="Status" text="$$sVerilog library search path not set cannot restore. VERI-1505" uid="1505"/>  
<msg type="Status" text="$$s$$s does not contain a known VERI parse-tree format. VERI-1506" uid="1506"/>  
<msg type="Status" text="$$sThe path &quot;$$s&quot; does not exist. VERI-1507" uid="1507"/>  
<msg type="Status" text="$$sThe default veri library search path is now &quot;$$s&quot;. VERI-1508" uid="1508"/>  
<msg type="Status" text="$$sThe veri library search path for library &quot;$$s&quot; is now &quot;$$s&quot;. VERI-1509" uid="1509"/>  
<msg type="Status" text="$$sThis parse-tree is too large to be saved. VERI-1510" uid="1510"/>  
<msg type="Status" text="$$sA Verilog parse-tree node is trying to be created from a SaveRestore object that is in save mode!. VERI-1511" uid="1511"/>  
<msg type="Status" text="$$sError from RegisterDependencies. VERI-1512" uid="1512"/>  
<msg type="Status" text="$$sRegistering Dependencies Error: $$s. VERI-1513" uid="1513"/>  
<msg type="Status" text="$$sRegistering Dependencies Error: The $$s '$$s' could not be found during restore. VERI-1514" uid="1514"/>  
<msg type="Status" text="$$s$$s needs to be re-saved since $$s.$$s changed. VERI-1515" uid="1515"/>  
<msg type="Status" text="$$sVerilog reader: User Interrupt. Cleaning up..... VERI-1516" uid="1516"/>  
<msg type="Status" text="$$scannot open verilog file $$s. VERI-1517" uid="1517"/>  
<msg type="Status" text="$$slibrary '$$s' is empty. VERI-1518" uid="1518"/>  
<msg type="Status" text="$$sillegal net data type. VERI-1520" uid="1520"/>  
<msg type="Status" text="$$snet data types must be 4 state. VERI-1521" uid="1521"/>  
<msg type="Status" text="$$s$$s net arrays are not allowed. VERI-1522" uid="1522"/>  
<msg type="Status" text="$$sSaving Verilog parse-tree $$s.$$s into $$s. VERI-1523" uid="1523"/>  
<msg type="Status" text="$$sreturn type of extern method $$s does not match prototype. VERI-1525" uid="1525"/>  
<msg type="Status" text="$$sformal name of extern method $$s does not match prototype. VERI-1526" uid="1526"/>  
<msg type="Status" text="$$sformal type of extern method $$s does not match prototype. VERI-1527" uid="1527"/>  
<msg type="Status" text="$$sdefault value of $$s is not allowed in extern method definition. VERI-1528" uid="1528"/>  
<msg type="Status" text="$$sformal count of extern method $$s does not match prototype. VERI-1529" uid="1529"/>  
<msg type="Status" text="$$scompiler directive $$s is not allowed here. VERI-1531" uid="1531"/>  
<msg type="Status" text="$$sclass does not expect any parameter. VERI-1532" uid="1532"/>  
<msg type="Status" text="$$sclass $$s does not have a parameter named $$s. VERI-1533" uid="1533"/>  
<msg type="Status" text="$$stoo many parameters for class instance. VERI-1534" uid="1534"/>  
<msg type="Status" text="$$slocal variable $$s referenced in expression where it does not flow. VERI-1537" uid="1537"/>  
<msg type="Status" text="$$sillegal reference to $$s $$s. VERI-1538" uid="1538"/>  
<msg type="Status" text="$$smethod $$s is not allowed in disable iff condition. VERI-1539" uid="1539"/>  
<msg type="Status" text="$$sexplicit clocking event must be specified for $$s in disable iff condition. VERI-1540" uid="1540"/>  
<msg type="Status" text="$$sillegal context for disable iff. VERI-1541" uid="1541"/>  
<msg type="Status" text="$$sillegal function call with $$s argument in assertion expression. VERI-1542" uid="1542"/>  
<msg type="Status" text="$$sthe application of ended to a sequence $$s to which local variable is being passed should be maximal boolean expression. VERI-1543" uid="1543"/>  
<msg type="Status" text="$$slocal variable $$s can be passed only as entire actual argument to sequence on which ended is applied. VERI-1544" uid="1544"/>  
<msg type="Status" text="$$shierarchical access to local variable $$s is illegal. VERI-1545" uid="1545"/>  
<msg type="Status" text="$$slocal variable passed to formal $$s of sequence $$s to which ended is applied. The local variable does not flow out of the sequence. VERI-1546" uid="1546"/>  
<msg type="Status" text="$$snot operator cannot be applied to recursive property. VERI-1547" uid="1547"/>  
<msg type="Status" text="$$sstatic methods cannot be virtual. VERI-1548" uid="1548"/>  
<msg type="Status" text="$$sillegal reference to non-static $$s from static function. VERI-1549" uid="1549"/>  
<msg type="Status" text="$$sinstance constant $$s cannot be declared static. VERI-1550" uid="1550"/>  
<msg type="Status" text="$$saccess to $$s member $$s from outside a class context is illegal. VERI-1551" uid="1551"/>  
<msg type="Status" text="$$saccess to $$s member $$s from $$s class context is illegal. VERI-1552" uid="1552"/>  
<msg type="Status" text="$$sillegal edge on named event. VERI-1553" uid="1553"/>  
<msg type="Status" text="$$smodule $$s having interface port cannot be elaborated by itself. VERI-1554" uid="1554"/>  
<msg type="Status" text="$$s$$s is an unknown type. VERI-1556" uid="1556"/>  
<msg type="Status" text="$$sstatement label and block identifier are not allowed togetherVERI-1559" uid="1559"/>  
<msg type="Status" text="$$s$$s in final block is illegal. VERI-1560" uid="1560"/>  
<msg type="Status" text="$$sillegal actual arguments passed in recursive property $$s. VERI-1562" uid="1562"/>  
<msg type="Status" text="$$s$$s in always_comb/always_latch/always_ff is not allowed. VERI-1563" uid="1563"/>  
<msg type="Status" text="$$s.* token can only appear at most once in port list. VERI-1565" uid="1565"/>  
<msg type="Status" text="$$snon-net variable cannot be connected to inout port $$s. VERI-1566" uid="1566"/>  
<msg type="Status" text="$$svirtual interface $$s cannot be used as port. VERI-1567" uid="1567"/>  
<msg type="Status" text="$$sunique case has matching case items. VERI-1568" uid="1568"/>  
<msg type="Status" text="$$s$$s statement not allowed within fork..join. VERI-1569" uid="1569"/>  
<msg type="Status" text="$$sillegal SVA sequence/property expression. VERI-1570" uid="1570"/>  
<msg type="Status" text="$$sobject handle as arguments to $$s not valid for synthesis. VERI-1573" uid="1573"/>  
<msg type="Status" text="$$sclass assignment is not synthesizable. VERI-1575" uid="1575"/>  
<msg type="Status" text="$$sinvalid assignment value for genvar $$s. VERI-1577" uid="1577"/>  
<msg type="Status" text="$$ssystem functions/tasks may not be used in a constant function. VERI-1578" uid="1578"/>  
<msg type="Status" text="$$sillegal reference to $$s from static function/task. VERI-1579" uid="1579"/>  
<msg type="Status" text="$$sillegal reference to non-static id $$s from class scope. VERI-1580" uid="1580"/>  
<msg type="Status" text="$$sstep cannot be used in $$s. VERI-1581" uid="1581"/>  
<msg type="Status" text="$$sexpression with variable or undeterminable width as argument to $bits. VERI-1582" uid="1582"/>  
<msg type="Status" text="$$sz value in udp table entry is illegal and will be treated as x. VERI-1583" uid="1583"/>  
<msg type="Status" text="$$sref type port $$s cannot be left unconnected. VERI-1584" uid="1584"/>  
<msg type="Status" text="$$sleft hand side of inside operator is not singular expression. VERI-1585" uid="1585"/>  
<msg type="Status" text="$$snumber of ticks for $past must be 1 or greater. VERI-1586" uid="1586"/>  
<msg type="Status" text="$$ssecond argument of $$s must be a memory. VERI-1587" uid="1587"/>  
<msg type="Status" text="$$sillegal output symbol '$$c' for combinational udp. VERI-1589" uid="1589"/>  
<msg type="Status" text="$$sillegal current state symbol '$$c' for sequential udp. VERI-1590" uid="1590"/>  
<msg type="Status" text="$$sillegal next state symbol '$$c' for sequential udp. VERI-1591" uid="1591"/>  
<msg type="Status" text="$$s$$s $$s in subclass cannot override $$s in superclass. VERI-1593" uid="1593"/>  
<msg type="Status" text="$$sreturn type of $$s in subclass does not match with return type in superclass. VERI-1594" uid="1594"/>  
<msg type="Status" text="$$sport count $$d of $$s in subclass does not match with port count $$d in superclass. VERI-1595" uid="1595"/>  
<msg type="Status" text="$$stype of argument $$s of virtual method $$s does not match with type of argument in superclass. VERI-1596" uid="1596"/>  
<msg type="Status" text="$$sreplacing builtin package '$$s' violates IEEE 1800 LRM. VERI-1597" uid="1597"/>  
<msg type="Status" text="$$scannot have multiple initializations in udp. VERI-1598" uid="1598"/>  
<msg type="Status" text="$$spacked dimension must specify a range. VERI-1599" uid="1599"/>  
<msg type="Status" text="$$stask attached to the sequence cannot have out and inout formal arguments. VERI-1600" uid="1600"/>  
<msg type="Status" text="$$sillegal input symbol '$$c' for udp. VERI-1601" uid="1601"/>  
<msg type="Status" text="$$scannot set both signing and void type on function decl. VERI-1602" uid="1602"/>  
<msg type="Status" text="$$sbinary dump database must be encrypted to secure `protected RTL. VERI-1605" uid="1605"/> 
<msg type="Status" text="$$snon-module variable $$s cannot be initialized at declaration. VERI-1606" uid="1606"/>  
<msg type="Status" text="$$sinvalid declaration of built-in method $$s. VERI-1607" uid="1607"/>  
<msg type="Status" text="$$scannot re-specify direction for signal $$s to $$s because it was specified as input. VERI-1608" uid="1608"/>  
<msg type="Status" text="$$smethod new cannot have return type. VERI-1609" uid="1609"/>  
<msg type="Status" text="$$sinvalid use of virtual keyword for built-in method $$s. VERI-1610" uid="1610"/>  
<msg type="Status" text="$$sname of port declaration in module definition does not match that in extern module. VERI-1611" uid="1611"/>  
<msg type="Status" text="$$sport $$s should exactly match its corresponding port in extern module. VERI-1612" uid="1612"/>  
<msg type="Status" text="$$sactual module definition does not have port $$s. VERI-1613" uid="1613"/>  
<msg type="Status" text="$$sillegal actual value for ref port $$s for $$s. VERI-1614" uid="1614"/>  
<msg type="Status" text="$$sdirection of port $$s does not match that in extern module declaration. VERI-1617" uid="1617"/>  
<msg type="Status" text="$$sa void type may only be used in a tagged union. VERI-1619" uid="1619"/>  
<msg type="Status" text="$$sexpected a system function, not system task $$s. VERI-1620" uid="1620"/>  
<msg type="Status" text="$$sonly one event control is allowed in an always_ff block. VERI-1621" uid="1621"/>  
<msg type="Status" text="$$san always_ff block must have an event control. VERI-1622" uid="1622"/>  
<msg type="Status" text="$$sstatic qualifier for constraint block $$s does not match prototype. VERI-1623" uid="1623"/>  
<msg type="Status" text="$$sweight in randcase is negative. VERI-1624" uid="1624"/>  
<msg type="Status" text="$$sillegal real type expression for coverpoint expression. VERI-1625" uid="1625"/>  
<msg type="Status" text="$$smethod never defined for $$s $$s. VERI-1626" uid="1626"/>  
<msg type="Status" text="$$sport $$s must not be declared to be an array. VERI-1627" uid="1627"/>  
<msg type="Status" text="$$senum member $$s has value that is outside the representable range of the enum. VERI-1628" uid="1628"/>  
<msg type="Status" text="$$senum literal $$s width ($$d) must match enum width ($$d). VERI-1629" uid="1629"/>  
<msg type="Status" text="$$sa distribution expression in constraint must contain at least one random variable. VERI-1631" uid="1631"/>  
<msg type="Status" text="$$srandc variables cannot be used in distribution and solve-before. VERI-1632" uid="1632"/>  
<msg type="Status" text="$$snon rand variable $$s cannot be used in solve before. VERI-1633" uid="1633"/>  
<msg type="Status" text="$$sillegal void cast of task enable $$s. VERI-1634" uid="1634"/>  
<msg type="Status" text="$$sgenvar $$s should be declared within module where it is used. VERI-1637" uid="1637"/> 
<msg type="Status" text="$$srecursive analog function call $$s is not permitted. VERI-1638" uid="1638"/>  
<msg type="Status" text="$$ssecond argument of $$s must be either global or instance. VERI-1639" uid="1639"/>  
<msg type="Status" text="$$scannot access $$s member $$s of class $$s in scope of $$s. VERI-1640" uid="1640"/>  
<msg type="Status" text="$$snull as source expression is not allowed here. VERI-1641" uid="1641"/>  
<msg type="Status" text="$$sdefault clocking specified multiple times. VERI-1642" uid="1642"/>  
<msg type="Status" text="$$sanother default clocking is specified here. VERI-1643" uid="1643"/>  
<msg type="Status" text="$$sunpacked value/target cannot be used in assignment. VERI-1644" uid="1644"/>  
<msg type="Status" text="$$sprefix of randomize is not a class id. VERI-1645" uid="1645"/>  
<msg type="Status" text="$$smember $$s of unpacked structure/union may not be declared rand or randc. VERI-1646" uid="1646"/>  
<msg type="Status" text="$$sillegal argument to dumpvars. VERI-1648" uid="1648"/>  
<msg type="Status" text="$$sprefix $$s of constraint_mode is not the object handle containing constraint block. VERI-1649" uid="1649"/>  
<msg type="Status" text="$$saliasing an individual signal $$s to itself is not allowed. VERI-1650" uid="1650"/>  
<msg type="Status" text="$$smultiple statement function/task without begin/end not supported in this mode of Verilog. VERI-1651" uid="1651"/>  
<msg type="Status" text="$$sincomplete structure literal, no value is specified for field $$s. VERI-1652" uid="1652"/>  
<msg type="Status" text="$$sreference to type $$s through instance $$s is not allowed here. VERI-1653" uid="1653"/>  
<msg type="Status" text="$$sprefix $$s of rand_mode is not a object handle or a variable of type rand or randc. VERI-1655" uid="1655"/>  
<msg type="Status" text="$$scall to access function $$s with repeated argument $$s. VERI-1656" uid="1656"/>  
<msg type="Status" text="$$stype reference expression may not be hierarchical name or elements of dynamic type. VERI-1657" uid="1657"/>  
<msg type="Status" text="$$sinterface type objects cannot be declared within class. VERI-1658" uid="1658"/>  
<msg type="Status" text="$$sunexpected $$s. VERI-1659" uid="1659"/>  
<msg type="Status" text="$$snew timescale value ($$s) conflicts with an existing value. VERI-1660" uid="1660"/>  
<msg type="Status" text="$$serror in timescale or timeprecision statement. &lt;timeprecision&gt; must be at least as precise as &lt;timeunit&gt;. VERI-1661" uid="1661"/>  
<msg type="Status" text="$$s$$s literal not a power of 10. VERI-1662" uid="1662"/>  
<msg type="Status" text="$$sexpected simple identifier as loop variable. VERI-1663" uid="1663"/>  
<msg type="Status" text="$$scast without ' violates IEEE 1800 syntax VERI-1668" uid="1668"/> 
<msg type="Status" text="$$spackage import in class violates IEEE 1800 syntax VERI-1671" uid="1671"/> 
<msg type="Status" text="$$shierarchical name in identifier list violates IEEE 1800 syntax VERI-1672" uid="1672"/> 
<msg type="Status" text="$$senum without type violates IEEE 1800 syntaxVERI-1673" uid="1673"/> 
<msg type="Status" text="$$senum char violates IEEE 1800 syntaxVERI-1674" uid="1674"/> 
<msg type="Status" text="$$sempty loop variable assignment statement violates IEEE 1800 syntaxVERI-1676" uid="1676"/> 
<msg type="Status" text="$$s$$s is not a valid package or class type prefix for '::'. VERI-1677" uid="1677"/>  
<msg type="Status" text="$$sprimitive $$s connection must be a scalar var or net. VERI-1678" uid="1678"/>  
<msg type="Status" text="$$sposedge or negedge on real is illegal. VERI-1679" uid="1679"/>  
<msg type="Status" text="$$smultiple packed dimensions are not allowed in this mode of verilog. VERI-1680" uid="1680"/>  
<msg type="Status" text="$$smodule instantiation of $$s is not allowed in interface $$s. VERI-1681" uid="1681"/>  
<msg type="Status" text="$$ssolve before expression in constraint set violates IEEE 1800 syntaxVERI-1682" uid="1682"/>  
<msg type="Status" text="$$sprefix of array method $$s should not be a $$sVERI-1683" uid="1683"/>  
<msg type="Status" text="$$smultiple definition of $$sVERI-1684" uid="1684"/>  
<msg type="Status" text="$$s$$s is not supported for synthesisVERI-1685" uid="1685"/>  
<msg type="Status" text="$$smultiple exports of $$sVERI-1686" uid="1686"/>  
<msg type="Status" text="$$sdynamic range in assignment not supported for synthesisVERI-1687" uid="1687"/>  
<msg type="Status" text="$$spoorly formed formal for macro definition $$sVERI-1688" uid="1688"/>  
<msg type="Status" text="$$s.* in port not allowed without declaration of extern $$sVERI-1689" uid="1689"/>  
<msg type="Status" text="$$s$$s expressions not allowed in argument of $$s randomize callVERI-1690" uid="1690"/>  
<msg type="Status" text="$$sassert/assume/cover property statement in root scope violates IEEE 1800 syntaxVERI-1691" uid="1691"/>  
<msg type="Status" text="$$sclocked expression not valid in function/task argumentVERI-1692" uid="1692"/> 
<msg type="Status" text="$$sclocked expression not valid in property/sequence argument, violates IEEE 1800 syntaxVERI-1693" uid="1693"/> 
<msg type="Status" text="$$smodport declaration id without direction not allowed, violates IEEE 1800 syntaxVERI-1694" uid="1694"/> 
<msg type="Status" text="$$sopen value range with both bounds as '$' violates IEEE 1800 syntaxVERI-1695" uid="1695"/> 
<msg type="Status" text="$$smissing '{', violates IEEE 1800 syntaxVERI-1697" uid="1697"/> 
<msg type="Status" text="$$sforward declaration of covergroup violates IEEE 1800 syntaxVERI-1698" uid="1698"/>  
<msg type="Status" text="$$salias declaration in program violates IEEE 1800 syntaxVERI-1699" uid="1699"/>  
<msg type="Status" text="$$schar as concat label violates IEEE 1800 syntaxVERI-1700" uid="1700"/>  
<msg type="Status" text="$$susing $$s.$$s in modport violates IEEE 1800 syntax. VERI-1702" uid="1702"/>  
<msg type="Status" text="$$s$$s must be defined as a clocking id. VERI-1703" uid="1703"/>  
<msg type="Status" text="$$smodport port direction mismatch. VERI-1704" uid="1704"/>  
<msg type="Status" text="$$sunexpected &lt;'&gt;, violates IEEE 1800 syntaxVERI-1705" uid="1705"/>  
<msg type="Status" text="$$sunexpected default, violates IEEE 1800 syntaxVERI-1706" uid="1706"/>  
<msg type="Status" text="$$scase statement with no case item violates IEEE 1800 syntax. VERI-1707" uid="1707"/>  
<msg type="Status" text="$$s$$s in select expression violates IEEE 1800 syntaxVERI-1709" uid="1709"/>  
<msg type="Status" text="$$slocal qualifier before constraint declaration violates IEEE 1800 syntaxVERI-1710" uid="1710"/>  
<msg type="Status" text="$$ssolve-before in foreach violates IEEE 1800 syntaxVERI-1711" uid="1711"/>  
<msg type="Status" text="$$sstruct/union/enum as slice size in streaming concatenation violates IEEE 1800 syntaxVERI-1712" uid="1712"/>  
<msg type="Status" text="$$slife times of extern declaration and prototypes do not matchVERI-1713" uid="1713"/> 
<msg type="Status" text="$$sunexpected local, violates IEEE 1800 syntaxVERI-1714" uid="1714"/> 
<msg type="Status" text="$$sillegal call to $$s in constraint blockVERI-1715" uid="1715"/> 
<msg type="Status" text="$$sonly automatic functions allowed in constraint blockVERI-1716" uid="1716"/> 
<msg type="Status" text="$$sonly input and const ref ports allowed in function called from constraint blockVERI-1717" uid="1717"/> 
<msg type="Status" text="$$snew expression can only be assigned to a class/covergroupVERI-1719" uid="1719"/>  
<msg type="Status" text="$$sunexpected final, violates IEEE 1800 syntaxVERI-1720" uid="1720"/> 
<msg type="Status" text="$$ssystem function call as initial value of type parameter violates IEEE 1800 syntaxVERI-1721" uid="1721"/> 
<msg type="Status" text="$$sbracketed constraint block violates IEEE 1800 syntax. VERI-1722" uid="1722"/>  
<msg type="Status" text="$$sdpi task import property 'pure' violates IEEE 1800 syntax. VERI-1723" uid="1723"/>  
<msg type="Status" text="$$sloop statement with empty body is not permitted in this mode of verilog. VERI-1724" uid="1724"/>  
<msg type="Status" text="$$sextern function declaration $$s violates IEEE 1800 syntax. VERI-1726" uid="1726"/>  
<msg type="Status" text="$$swildcard in cross coverage violates IEEE 1800 syntax. VERI-1727" uid="1727"/>  
<msg type="Status" text="$$snon integral type variables are not allowed in constraint declaration. VERI-1728" uid="1728"/>  
<msg type="Status" text="$$s`begin_keywords used to upgrade the language mode. VERI-1729" uid="1729"/>   
<msg type="Status" text="$$s`begin_keywords directives cannot be specified inside a design unit. VERI-1730" uid="1730"/>  
<msg type="Status" text="$$sonly branch/analog net can be assigned in contribution statement. VERI-1731" uid="1731"/>  
<msg type="Status" text="$$sbranch contribution is only allowed in analog domain. VERI-1732" uid="1732"/>  
<msg type="Status" text="$$sempty parameter not allowed in macro definition. VERI-1734" uid="1734"/>  
<msg type="Status" text="$$sencountered duplicate formal name $$s, actual value $$s will be ignored. VERI-1735" uid="1735"/>  
<msg type="Status" text="$$sinstantiation of paramset is not yet supported in elaboration. VERI-1738" uid="1738"/>  
<msg type="Status" text="$$sout-of-block function declaration $$s violates IEEE 1800 semantic. VERI-1740" uid="1740"/>  
<msg type="Status" text="$$spositional notation should not be mixed with other type of notation. VERI-1741" uid="1741"/>  
<msg type="Status" text="$$s$$s delay form with this gate violates IEEE 1364 LRM. VERI-1742" uid="1742"/>  
<msg type="Status" text="$$sempty concatenation not allowed here. VERI-1743" uid="1743"/>  
<msg type="Status" text="$$sillegal expression in type operator. VERI-1744" uid="1744"/> 
<msg type="Status" text="$$sillegal prefix for $$s. VERI-1745" uid="1745"/>  
<msg type="Status" text="$$ssize casting a real expression violates IEEE 1800 LRM. VERI-1746" uid="1746"/>  
<msg type="Status" text="$$s$$s is not valid in branch terminal. VERI-1747" uid="1747"/>  
<msg type="Status" text="$$ssolve id-list before id-list hard violates IEEE 1800 syntax. VERI-1748" uid="1748"/>  
<msg type="Status" text="$$sillegal assignment of structure literals to union. VERI-1750" uid="1750"/>  
<msg type="Status" text="$$sboth strengths required for $$s. VERI-1751" uid="1751"/>  
<msg type="Status" text="$$sunknown pragma '$$s' value '$$s' ignored. VERI-1752" uid="1752"/>  
<msg type="Status" text="$$sassignment sub expression is allowed only in System Verilog mode. VERI-1753" uid="1753"/>  
<msg type="Status" text="$$sunexpected with default, violates IEEE 1800 syntax. VERI-1755" uid="1755"/>  
<msg type="Status" text="$$selaboration system task $$s violates IEEE 1800 syntax. VERI-1756" uid="1756"/>  
<msg type="Status" text="$$smin-typ-max expression in argument violates IEEE 1800 syntax. VERI-1757" uid="1757"/>  
<msg type="Status" text="$$smacro name $$s starting with a number violates Verilog syntax. VERI-1758" uid="1758"/>  
<msg type="Status" text="$$sempty modport port declaration violates IEEE 1800 syntax. VERI-1759" uid="1759"/>  
<msg type="Status" text="$$spacked union contains members of different size. VERI-1760" uid="1760"/>  
<msg type="Status" text="$$ssize mismatch in connection. VERI-1761" uid="1761"/>  
<msg type="Status" text="$$s$$s in enum literal range violates IEEE 1800 syntax. VERI-1762" uid="1762"/>  
<msg type="Status" text="$$sthe sva directive is not sensitive to clock. VERI-1763" uid="1763"/>  
<msg type="Status" text="$$stimeunit/precision declaration with a space before unit violates IEEE 1800 syntax. VERI-1764" uid="1764"/>  
<msg type="Status" text="$$sloop variable declaration without initialization violates IEEE 1800 syntax. VERI-1765" uid="1765"/>  
<msg type="Status" text="$$sedge must be specified for the contextually inferred clock. VERI-1766" uid="1766"/>  
<msg type="Status" text="$$sthe clock flow cannot change in the RHS of $$s operator. VERI-1767" uid="1767"/>  
<msg type="Status" text="$$sillegal access of $$s inside class $$s. VERI-1768" uid="1768"/>  
<msg type="Status" text="$$sempty item in case item list violates IEEE 1364 syntax. VERI-1770" uid="1770"/>  
<msg type="Status" text="$$stype comparison cannot be done with non-type expressions. VERI-1771" uid="1771"/>  
<msg type="Status" text="$$sillegal operator $$s for type operand. VERI-1772" uid="1772"/>  
<msg type="Status" text="$$swhite space between $$s and $$s violates IEEE 1800 syntax. VERI-1773" uid="1773"/>  
<msg type="Status" text="$$sudp table entry $$s conflicts with earlier entry. VERI-1774" uid="1774"/>  
<msg type="Status" text="$$sinvalid edge specification $$s in udp. VERI-1775" uid="1775"/>  
<msg type="Status" text="$$sdirection is not allowed in formal argument of let. VERI-1776" uid="1776"/>  
<msg type="Status" text="$$sinstantiation is not allowed in sequential area except checker instantiation. VERI-1778" uid="1778"/>  
<msg type="Status" text="$$sintra-assignment delay control is not allowed in an assignment to a clocking. VERI-1779" uid="1779"/>  
<msg type="Status" text="$$smultiple dimension interface instance not supported for synthesis. VERI-1780" uid="1780"/>  
<msg type="Status" text="$$sillegal use of parameter $$s with unbounded value. VERI-1781" uid="1781"/>  
<msg type="Status" text="$$sinvalid expression in system call $$s. VERI-1782" uid="1782"/>  
<msg type="Status" text="$$s$$s needs at least $$d arguments. VERI-1783" uid="1783"/>  
<msg type="Status" text="$$sspace between colon and equal in dist operator violates IEEE 1800 syntax. VERI-1784" uid="1784"/>  
<msg type="Status" text="$$sstrength is not allowed in $$s switch. VERI-1785" uid="1785"/>  
<msg type="Status" text="$$sVerilog expression ignored due to errors. VERI-1786" uid="1786"/>  
<msg type="Status" text="$$sonly subroutine call can be used in deferred assertion. VERI-1787" uid="1787"/>  
<msg type="Status" text="$$scontinuing $$s $$s declaration in modport violates IEEE 1800 syntax. VERI-1788" uid="1788"/>  
<msg type="Status" text="$$sonly simple module name as bind target are supported for rtl synthesis. VERI-1789" uid="1789"/>  
<msg type="Status" text="$$sincorrect use of macro $$s, argument '$$s' was not closed. VERI-1790" uid="1790"/>  
<msg type="Status" text="$$sroot scope declaration is not allowed in verilog 95/2K mode. VERI-1791" uid="1791"/>  
<msg type="Status" text="$$sextra braces around constraint expressions violates IEEE 1800 syntax. VERI-1792" uid="1792"/>  
<msg type="Status" text="$$scannot assign to analog net $$s. VERI-1793" uid="1793"/>  
<msg type="Status" text="$$scycle delay in assignment only defined under default clock. VERI-1795" uid="1795"/>  
<msg type="Status" text="$$ssystem function call $$s with non-constant argument is not synthesizable. VERI-1796" uid="1796"/>  
<msg type="Status" text="$$sillegal reference to program variable $$s from outside program block. VERI-1799" uid="1799"/>  
<msg type="Status" text="$$sreferences to the $$s are not allowed in packages. VERI-1800" uid="1800"/>  
<msg type="Status" text="$$srecursive `include via file $$s. VERI-1801" uid="1801"/>  
<msg type="Status" text="$$sprevious error may be due to too many nested include file. VERI-1802" uid="1802"/>  
<msg type="Status" text="$$sillegal blocking assignment of non-program variable $$s. VERI-1804" uid="1804"/>  
<msg type="Status" text="$$sillegal non-blocking assignment of program variable $$s. VERI-1805" uid="1805"/>  
<msg type="Status" text="$$sgenvar $$s is already used in this scope. VERI-1810" uid="1810"/>  
<msg type="Status" text="$$sillegal specify input/output terminal descriptor in PATHPULSE. VERI-1811" uid="1811"/>  
<msg type="Status" text="$$sillegal $$s port in function $$s used in event expression. VERI-1814" uid="1814"/>  
<msg type="Status" text="$$sreal type port is not allowed in this mode of verilog. VERI-1816" uid="1816"/>  
<msg type="Status" text="$$sdigits must follow decimal point in real $$s. VERI-1819" uid="1819"/>  
<msg type="Status" text="$$smodport item $$s must refer to an item in interface $$s. VERI-1821" uid="1821"/>  
<msg type="Status" text="$$stype must be specified for local variable formal argument. VERI-1822" uid="1822"/>  
<msg type="Status" text="$$skeyword local is missing for port item with direction. VERI-1823" uid="1823"/>  
<msg type="Status" text="$$sdefault actual argument for inout/output port $$s is not allowed. VERI-1824" uid="1824"/>  
<msg type="Status" text="$$sillegal type for local variable formal argument. VERI-1825" uid="1825"/>  
<msg type="Status" text="$$sclocking event not allowed in clocking block. VERI-1826" uid="1826"/>  
<msg type="Status" text="$$schecker instance is not allowed in fork-join block. VERI-1827" uid="1827"/>  
<msg type="Status" text="$$schecker cannot be elaborated by itself. VERI-1828" uid="1828"/>  
<msg type="Status" text="$$sempty arguments are allowed only in system verilog. VERI-1829" uid="1829"/>  
<msg type="Status" text="$$sunbounded range is not allowed with $$s operator. VERI-1830" uid="1830"/>  
<msg type="Status" text="$$serror in protected region near $$s. VERI-1831" uid="1831"/>  
<msg type="Status" text="$$s$$s $$s is deprecated in this mode of verilog. VERI-1832" uid="1832"/>  
<msg type="Status" text="$$sPreprocessed output written into file $$s. VERI-1833" uid="1833"/>  
<msg type="Status" text="$$sunknown port direction $$s found for port $$s. Assume input. VERI-1834" uid="1834"/> 
<msg type="Status" text="$$sunknown signal type $$s found for added signal $$s. Assume wire. VERI-1835" uid="1835"/> 
<msg type="Status" text="$$scannot omit port identifier for this declarations. VERI-1836" uid="1836"/>  
<msg type="Status" text="$$smultiple dimension class instance not supported for synthesis. VERI-1838" uid="1838"/>  
<msg type="Status" text="$$sinitial value not honored for array class instance. VERI-1839" uid="1839"/>  
<msg type="Status" text="$$smodport $$s contains interface method, using full interface. VERI-1840" uid="1840"/>  
<msg type="Status" text="$$sthe system function $$s not sensitive to clock. VERI-1841" uid="1841"/>  
<msg type="Status" text="$$signoring incorrect/unknown option: $$s. VERI-1842" uid="1842"/>  
<msg type="Status" text="$$ssystem function call $$s inside abort function should have explicit clock. VERI-1843" uid="1843"/>  
<msg type="Status" text="$$sno clock inferred, multiple event control found. VERI-1844" uid="1844"/>  
<msg type="Status" text="$$sno clock inferred, delay control found. VERI-1845" uid="1845"/>  
<msg type="Status" text="$$sno clock inferred, multiple inferred clock. VERI-1847" uid="1847"/>  
<msg type="Status" text="$$snot converting statement without event control. VERI-1850" uid="1850"/>  
<msg type="Status" text="$$scannot convert, ignoring this statement. VERI-1853" uid="1853"/>  
<msg type="Status" text="$$ssingle event control, no need to convert to explicit state machine. VERI-1854" uid="1854"/>  
<msg type="Status" text="$$s$$s is not assigned in analog event control. VERI-1855" uid="1855"/>  
<msg type="Status" text="$$sinside operator not allowed with casex or casez. VERI-1856" uid="1856"/>  
<msg type="Status" text="$$sevent trigger not yet supported. VERI-1857" uid="1857"/>  
<msg type="Status" text="$$snot converting statement with event control without edged expression. VERI-1858" uid="1858"/>  
<msg type="Status" text="$$sforward typedef $$s is already fully defined. VERI-1860" uid="1860"/>  
<msg type="Status" text="$$suse of $$s #(params) here violates IEEE 1800 syntax. VERI-1861" uid="1861"/>  
<msg type="Status" text="$$s$$s is not a predefined system timing check. VERI-1866" uid="1866"/>  
<msg type="Status" text="$$sfixed width part select is not allowed in verilog 95 mode. VERI-1867" uid="1867"/>  
<msg type="Status" text="$$sillegal use of x or z character in decimal number. VERI-1868" uid="1868"/>  
<msg type="Status" text="$$smultiple definitions of global clocking are not allowed. VERI-1869" uid="1869"/>  
<msg type="Status" text="$$sglobal clocking referenced without declaration. VERI-1870" uid="1870"/>  
<msg type="Status" text="$$smodule $$s having generic interface port cannot be elaborated by itself. VERI-1871" uid="1871"/>  
<msg type="Status" text="$$srand join production control must have at least two production items. VERI-1872" uid="1872"/>  
<msg type="Status" text="$$scompilation unit has not been closed before this analyze call. VERI-1873" uid="1873"/>  
<msg type="Status" text="$$sassignment to non clocking block signal/variable $$s, not allowed in cycle delay intra assignment. VERI-1874" uid="1874"/>  
<msg type="Status" text="$$sidentifier $$s is used before its declaration. VERI-1875" uid="1875"/>  
<msg type="Status" text="$$suse casting to use streaming concatenation with other operators. VERI-1876" uid="1876"/>  
<msg type="Status" text="$$sassertion operator $$s is not yet supported. VERI-1877" uid="1877"/>  
<msg type="Status" text="$$snon consecutive repeat and goto repeat are not supported. VERI-1878" uid="1878"/>  
<msg type="Status" text="$$sinfinite time sequences are not supported. VERI-1879" uid="1879"/>  
<msg type="Status" text="$$sparameterized expression is not supported, use literals. VERI-1880" uid="1880"/>  
<msg type="Status" text="$$slibrary $$s is not present. VERI-1881" uid="1881"/>  
<msg type="Status" text="$$scannot find mapped module $$s, falling back to default evaluation. VERI-1883" uid="1883"/>  
<msg type="Status" text="$$scannot find return_port_name $$s in module $$s, falling back to default evaluation. VERI-1884" uid="1884"/>  
<msg type="Status" text="$$scannot map $$s having output port to module $$s in sequential area. VERI-1885" uid="1885"/>  
<msg type="Status" text="$$scannot map return_port_name of a $$s, falling back to default evaluation. VERI-1886" uid="1886"/>  
<msg type="Status" text="$$sincorrect number of dimensions in instantiation. VERI-1888" uid="1888"/>  
<msg type="Status" text="$$snumber of unpacked dimensions $$d does not match the number of dimensions $$d of VHDL unconstrained array. VERI-1889" uid="1889"/>  
<msg type="Status" text="$$sillegal to define packed dimensions for vhdl unconstrained arrays. VERI-1890" uid="1890"/>  
<msg type="Status" text="$$sillegal actual for event/sequence/property formal $$s. VERI-1891" uid="1891"/>  
<msg type="Status" text="$$signore unsupported data type $$s during package conversion. VERI-1892" uid="1892"/>  
<msg type="Status" text="$$stype $$s is used before its declaration. VERI-1893" uid="1893"/>  
<msg type="Status" text="$$sillegal reference of $$s inside interface $$s. VERI-1894" uid="1894"/>  
<msg type="Status" text="$$stask or function $$s with ref arguments must be automatic. VERI-1895" uid="1895"/>  
<msg type="Status" text="$$sillegal index value for $$s. VERI-1896" uid="1896"/>  
<msg type="Status" text="$$sground $$s should have continuous discipline. VERI-1898" uid="1898"/> 
<msg type="Status" text="$$sbehavior inside always_comb block does not represent combinational logic. VERI-1899" uid="1899"/>  
<msg type="Status" text="$$scannot instantiate object of virtual class $$s. VERI-1900" uid="1900"/>  
<msg type="Status" text="$$srecursive instantiation of property/sequence is not supported. VERI-1901" uid="1901"/>  
<msg type="Status" text="$$sconverting $$s to $$s. VERI-1905" uid="1905"/>  
<msg type="Status" text="$$snet type must be explicitly specified for '$$s' when default_nettype is none. VERI-1906" uid="1906"/>  
<msg type="Status" text="$$scannot create $$s due to mkdir failure. VERI-1909" uid="1909"/>  
<msg type="Status" text="$$sinvalid operator $$s for psl expression. VERI-1910" uid="1910"/>  
<msg type="Status" text="$$scan only use boolean expressions as condition for $$s. VERI-1911" uid="1911"/>  
<msg type="Status" text="$$scannot elaborate PSL unit $$s by itself. VERI-1912" uid="1912"/>  
<msg type="Status" text="$$sillegal instantiation: $$s $$s cannot be instantiated in this way. VERI-1913" uid="1913"/>  
<msg type="Warning" text="$$scase condition never applies due to comparison with x or z. VERI-1017" uid="1017"/> 
<msg type="Warning" text="$$sindex is always out of bounds for array $$s. VERI-1056" uid="1056"/> 
<msg type="Warning" text="$$sinstantiating unknown module $$s. VERI-1063" uid="1063"/> 
<msg type="Error" text="$$sno support for synthesis of mixed edge and level triggers. VERI-1084" uid="1084"/> 
<msg type="Warning" text="$$s$$s was previously declared with a different range. VERI-1136" uid="1136"/> 
<msg type="Warning" text="$$scase condition never applies. VERI-1166" uid="1166"/> 
<msg type="Warning" text="$$sif-condition does not match any sensitivity list edge. VERI-1167" uid="1167"/> 
<msg type="Warning" text="$$sfull_case directive is effective : might cause synthesis - simulation differences. VERI-1173" uid="1173"/> 
<msg type="Warning" text="$$sparallel_case directive is effective : might cause synthesis - simulation differences. VERI-1174" uid="1174"/> 
<msg type="Warning" text="$$s$$s was previously declared without a range. VERI-1203" uid="1203"/> 
<msg type="Warning" text="$$s$$s was previously declared with a range. VERI-1204" uid="1204"/> 
<msg type="Error" text="$$sduplicate module name $$s. VERI-1206" uid="1206"/> 
<msg type="Warning" text="$$sduplicate module name. Overwriting previous definition of $$s. VERI-1206" uid="1206"/> 
<msg type="Warning" text="$$svalue for attribute $$s is not constant. VERI-1211" uid="1211"/> 
<msg type="Warning" text="$$sblock identifier is required on this block. VERI-1212" uid="1212"/>  
<msg type="Warning" text="$$sassignment to input $$sVERI-1214" uid="1214"/> 
<msg type="Warning" text="$$sassignment to constant $$sVERI-1215" uid="1215"/> 
<msg type="Warning" text="$$sindex $$d is out of range [$$d:$$d] for $$s. VERI-1216" uid="8216"/> 
<msg type="Warning" text="$$sillegal defparam $$s in module $$s. VERI-1238" uid="1238"/> 
<msg type="Warning" text="$$sinvalid context for genvar $$s. VERI-1289" uid="1289"/>  
<msg type="Warning" text="$$signoring parameter override for $$s, since it has already been set. VERI-1296" uid="1296"/> 
<msg type="Warning" text="$$s$$s may be used uninitialized in static subprogram $$s and create unintended latch behavior. VERI-1304" uid="1304"/>  
<msg type="Warning" text="$$ssecond declaration of $$s ignored. VERI-1329" uid="1329"/> 
<msg type="Warning" text="$$srange expressions not allowed in hierarchical pathnames. VERI-1338" uid="1338"/>  
<msg type="Warning" text="$$sself-reference to $$s ignored. VERI-1342" uid="1342"/>  
<msg type="Warning" text="$$spolarity not allowed before $$s in edge-sensitive paths. VERI-1360" uid="1360"/>  
<msg type="Warning" text="$$s$$s is already implicitly declared earlier. VERI-1362" uid="1362"/>  
<msg type="Warning" text="$$sredeclaration of ansi port $$s is not allowed. VERI-1372" uid="1372"/>  
<msg type="Warning" text="$$sincorrect number of port association in instantiation of vhdl entity $$s. VERI-1395" uid="1395"/>  
<msg type="Warning" text="$$sbinding vhdl entity $$s does not have port $$s. VERI-1396" uid="1396"/>  
<msg type="Warning" text="$$ssize mismatch in mixed language port association, vhdl port $$s. VERI-1397" uid="1397"/>  
<msg type="Warning" text="$$sattribute target identifier $$s not found in this scope. VERI-1407" uid="1407"/>  
<msg type="Warning" text="$$sexpression should be of type queue or element of queue. VERI-1415" uid="1415"/>  
<msg type="Warning" text="$$sillegal reference to event type. VERI-1458" uid="1458"/>  
<msg type="Warning" text="$$srepeat expression should evaluate to non-negative value. VERI-1561" uid="1561"/>  
<msg type="Warning" text="$$sexpression not valid for synthesis. VERI-1576" uid="1576"/>  
<msg type="Warning" text="$$scannot bind module $$s, mixed language library vl not compiled. VERI-1604" uid="1604"/>  
<msg type="Warning" text="$$sscalared or vectored keyword can be used with vectored data types. VERI-1618" uid="1618"/>  
<msg type="Warning" text="$$sdynamic variables shall not be written with non-blocking assignments. VERI-1635" uid="1635"/>  
<msg type="Warning" text="$$sedge path description violates IEEE 1800 syntaxVERI-1669" uid="1669"/> 
<msg type="Warning" text="$$sargument $$d of task $$s is implicitly defined, violates IEEE 1800 syntaxVERI-1696" uid="1696"/> 
<msg type="Warning" text="$$sparameter declaration inside specify block violates IEEE 1800 syntaxVERI-1701" uid="1701"/>  
<msg type="Warning" text="$$sunexpected $$s, violates IEEE 1800 syntaxVERI-1708" uid="1708"/> 
<msg type="Warning" text="$$sspecparam $$s not allowed here. VERI-1737" uid="1737"/>  
<msg type="Warning" text="$$sloop valiable declaration is not allowed in this mode of verilog. VERI-1739" uid="1739"/>  
<msg type="Warning" text="$$sinitial value of parameter $$s is omitted. VERI-1818" uid="1818"/>  
<msg type="Warning" text="$$signoring non-constant initial value of static variable $$s. VERI-1859" uid="1859"/>  
<msg type="Warning" text="$$sinvalid size of integer constant literal. VERI-1864" uid="1864"/>  
<msg type="Warning" text="$$sonly one terminal allowed as the source or destination of parallel paths. VERI-1865" uid="1865"/>  
<msg type="Warning" text="$$scross language complex defparam, not supported yet. VERI-1887" uid="1887"/>  
<msg type="Info" text="$$scompiling module $$s. VERI-1018" uid="1018"/> 
<msg type="Info" text="$$smodule $$s remains a blackbox, due to errors in its contents. VERI-1073" uid="1073"/> 
<msg type="Info" text="$$sreplacing existing cell $$s. VERI-1108" uid="1108"/> 
<msg type="Info" text="$$sreplacing unknown cell $$s with a valid definition. VERI-1109" uid="1109"/> 
<msg type="Info" text="$$ssee declaration of $$s. VERI-1177" uid="1177"/> 
<msg type="Info" text="$$sgoing to vhdl side to elaborate module $$s. VERI-1231" uid="1231"/> 
<msg type="Info" text="$$sback to verilog to continue elaboration. VERI-1232" uid="1232"/> 
<msg type="Info" text="$$sillegal concurrent assertion in task/function. VERI-1313" uid="1313"/>  
<msg type="Info" text="$$sconcurrent assertion statement not allowed inside a looping statement. VERI-1316" uid="1316"/>  
<msg type="Info" text="$$sassignment operator $$s not allowed outside procedural statements. VERI-1317" uid="1317"/>  
<msg type="Info" text="$$sfirst argument of $$s should be a string. VERI-1450" uid="1450"/>  
<msg type="Info" text="$$sfirst instantiation was done here. VERI-1519" uid="1519"/>  
<msg type="Info" text="$$sconcurrent assertion after timimg control is not allowed. VERI-1535" uid="1535"/>  
<msg type="Info" text="$$sillegal concurrent assertion in action block. VERI-1536" uid="1536"/>  
<msg type="Info" text="$$sthe call to super.new must be the first statement in the constructor. VERI-1571" uid="1571"/>  
<msg type="Info" text="$$smultiple definitions of new in class $$s, taking the first one. VERI-1574" uid="1574"/>  
<msg type="Info" text="$$sfirst argument level of system task $$s must be a positive integer. VERI-1636" uid="1636"/>  
<msg type="Info" text="$$svariable $$s is written by both continuous and procedural assignments. VERI-1647" uid="1647"/>  
<msg type="Info" text="$$sillegal $$s port in function $$s used in procedural continous assignment statement. VERI-1813" uid="1813"/>  
<msg type="Info" text="$$sfirst argument of $$s is invalid, expecting 0, 1 or 2. VERI-1837" uid="1837"/>  
<msg type="Info" text="$$sno clock inferred, event control id used in procedural code. VERI-1846" uid="1846"/>  
<msg type="Info" text="$$smultiple clocking is not yet supported. VERI-1851" uid="1851"/>  
<msg type="Info" text="$$sre-analyze unit $$s since unit $$s is overwritten or removed. VERI-1233" uid="1233"/> 
<msg type="Info" text="$$svariable $$s might have multiple concurrent drivers. VERI-1318" uid="1318"/>  
<msg type="Error" text="$$scannot assign to non-variable $$s. VERI-1007" uid="1007"/> 
<msg type="Error" text="$$sdefault case should appear only once. VERI-1020" uid="1020"/> 
<msg type="Error" text="$$severy UDP port must be a scalar. VERI-1030" uid="1030"/> 
<msg type="Error" text="$$sgenerate case expression is not constant. VERI-1034" uid="1034"/> 
<msg type="Error" text="$$sgenerate case item condition is not constant. VERI-1035" uid="1035"/> 
<msg type="Error" text="$$sgenerate condition is not constant. VERI-1036" uid="1036"/> 
<msg type="Error" text="$$sillegal expression in target. VERI-1042" uid="1042"/> 
<msg type="Error" text="$$sillegal operation with real number. VERI-1044" uid="1044"/> 
<msg type="Error" text="$$sillegal operator for real numbers. VERI-1045" uid="1045"/> 
<msg type="Error" text="$$sillegal operator on integer number. VERI-1046" uid="1046"/> 
<msg type="Error" text="$$sillegal operator on real number. VERI-1047" uid="1047"/> 
<msg type="Error" text="$$sinout ports not allowed on a UDP. VERI-1061" uid="1061"/> 
<msg type="Error" text="$$smixed blocking and non-blocking assignments on $$s is not supported. VERI-1070" uid="1070"/> 
<msg type="Error" text="$$smodule $$s ignored due to previous errors. VERI-1072" uid="1072"/> 
<msg type="Error" text="$$sname-based port connection not allowed in gate-instantiation. VERI-1075" uid="1075"/> 
<msg type="Error" text="$$snon-constant loop condition not supported for $$s. VERI-1080" uid="1080"/> 
<msg type="Error" text="$$sno support for real number in ?: operator. VERI-1089" uid="1089"/> 
<msg type="Error" text="$$soutput or inout not allowed in functions. VERI-1091" uid="1091"/> 
<msg type="Error" text="$$sparameter $$s is not defined in this module. VERI-1093" uid="1093"/> 
<msg type="Error" text="$$s$$s is not valid in an expression. VERI-1130" uid="1130"/> 
<msg type="Error" text="$$ssyntax error near $$s. VERI-1137" uid="1137"/> 
<msg type="Error" text="$$sUDP has no output. VERI-1152" uid="1152"/> 
<msg type="Error" text="$$sunconnected terminal to this gate. VERI-1153" uid="1153"/> 
<msg type="Error" text="$$spart-select direction is opposite from prefix index direction. VERI-1165" uid="1165"/> 
<msg type="Error" text="$$svector size is larger than 2**$$d bits. VERI-1169" uid="1169"/> 
<msg type="Error" text="$$s$$s expects $$d arguments. VERI-1182" uid="1182"/> 
<msg type="Error" text="$$smodule $$s does not have $$d parameters. VERI-1185" uid="1185"/> 
<msg type="Error" text="$$sunknown literal value $$s for parameter $$s ignored. VERI-1186" uid="1186"/> 
<msg type="Error" text="$$s$$s is not a constant. VERI-1188" uid="1188"/> 
<msg type="Warning" text="$$sattempt to divide by 0 returning x. VERI-1190" uid="1190"/> 
<msg type="Error" text="$$sa function must have at least one input. VERI-1192" uid="1192"/> 
<msg type="Error" text="$$sedge descriptors are invalid here. VERI-1194" uid="1194"/> 
<msg type="Error" text="$$sport declaration not allowed in $$s with formal port declaration list. VERI-1197" uid="1197"/> 
<msg type="Error" text="$$sdefparam under generate scope cannot change parameter value outside of hierarchy. VERI-1218" uid="1218"/> 
<msg type="Error" text="$$svalue of $$s depends on itself. VERI-1219" uid="1219"/> 
<msg type="Error" text="$$sillegal recursive design instantiation, instance name $$s. VERI-1236" uid="1236"/> 
<msg type="Error" text="$$sconstant expression required. VERI-1240" uid="1240"/> 
<msg type="Error" text="$$s$$s does not accept an initial value. VERI-1247" uid="1247"/> 
<msg type="Error" text="$$sillegal duplicate name created during elaboration, multiple declarations created for '$$s'. VERI-1253" uid="1253"/>  
<msg type="Error" text="$$soperator $$s not yet supported for synthesis. VERI-1255" uid="1255"/> 
<msg type="Error" text="$$sillegal recursive module instantiation of $$s. VERI-1261" uid="1261"/>  
<msg type="Error" text="$$s$$s is not a parameter. VERI-1262" uid="1262"/> 
<msg type="Error" text="$$s$$s has no port called $$s. VERI-1264" uid="1264"/>                     
<msg type="Error" text="$$sport $$s is already connected. VERI-1265" uid="1265"/>                 
<msg type="Error" text="$$sformal port $$s cannot connect to a modport or interface instance actual. VERI-1275" uid="1275"/>  
<msg type="Error" text="$$smodule $$s is not a $$s unit. VERI-1288" uid="1288"/>  
<msg type="Error" text="$$ssize of the corresponding unpacked dimensions do not match. VERI-1291" uid="1291"/>  
<msg type="Error" text="$$shierarchical branch index should be a constant. VERI-1306" uid="1306"/>  
<msg type="Error" text="$$sactual for type parameter $$s should be a data type. VERI-1309" uid="1309"/>  
<msg type="Error" text="$$s$$s is not a subprogram. VERI-1326" uid="1326"/>  
<msg type="Error" text="$$sillegal select on unpacked structure/union type variable $$s. VERI-1337" uid="1337"/>  
<msg type="Error" text="$$stoo many delays in gate instantiation. VERI-1339" uid="1339"/>  
<msg type="Error" text="$$sillegal context for real expression. VERI-1340" uid="1340"/>  
<msg type="Error" text="$$san enum variable may only be assigned to same enum typed variable or one of its values. VERI-1348" uid="1348"/>  
<msg type="Error" text="$$sincompatible unpacked dimensions in assignment. VERI-1350" uid="1350"/>  
<msg type="Error" text="$$sinvalid target for field:value initialization. VERI-1353" uid="1353"/>  
<msg type="Error" text="$$sfile $$s matched multiple library patterns. VERI-1359" uid="1359"/>  
<msg type="Error" text="$$sconfiguration with multiple designs cannot be instantiated. VERI-1367" uid="1367"/>  
<msg type="Error" text="$$sarray element widths ($$d, $$d) don't match. VERI-1370" uid="1370"/>  
<msg type="Error" text="$$sinconsistent dimension in declaration. VERI-1371" uid="1371"/>  
<msg type="Error" text="$$sincompatible complex type assignment. VERI-1374" uid="1374"/>  
<msg type="Error" text="$$sassignment to const variable $$s. VERI-1378" uid="1378"/>  
<msg type="Error" text="$$sillegal context for $$s. VERI-1384" uid="1384"/>  
<msg type="Error" text="$$scannot index into unpacked base of $$s. VERI-1389" uid="1389"/>  
<msg type="Error" text="$$scannot have packed dimensions of type $$s. VERI-1393" uid="1393"/>  
<msg type="Error" text="$$sautomatic variable $$s cannot be written in this context. VERI-1399" uid="1399"/>  
<msg type="Error" text="$$ssingle value range is not allowed in this mode of verilog. VERI-1412" uid="1412"/>  
<msg type="Error" text="$$sillegal reference to chandle type. VERI-1414" uid="1414"/>  
<msg type="Error" text="$$sillegal concatenation of real expression. VERI-1416" uid="1416"/>  
<msg type="Error" text="$$sillegal concatenation of unpacked value. VERI-1417" uid="1417"/>  
<msg type="Error" text="$$sillegal operand for operator $$s. VERI-1419" uid="1419"/>  
<msg type="Error" text="$$sillegal context for $. VERI-1425" uid="1425"/>  
<msg type="Error" text="$$scannot mix event and non-event types in this operation. VERI-1435" uid="1435"/>  
<msg type="Error" text="$$scannot mix assoc and non-assoc arrays. VERI-1436" uid="1436"/>  
<msg type="Error" text="$$sarrays have different elements. VERI-1439" uid="1439"/>  
<msg type="Error" text="$$sassociative array keys donot match. VERI-1440" uid="1440"/>  
<msg type="Error" text="$$sillegal slicing of associative array. VERI-1441" uid="1441"/>  
<msg type="Error" text="$$sillegal index for associative array. VERI-1442" uid="1442"/>  
<msg type="Error" text="$$sonly genvar can be assigned here. VERI-1446" uid="1446"/>  
<msg type="Error" text="$$selement index $$d into $$s is out of bounds. VERI-1452" uid="1452"/>  
<msg type="Error" text="$$sillegal output port connection to $$s. VERI-1463" uid="1463"/>  
<msg type="Error" text="$$sgenerate loop index $$s is not defined as a genvar. VERI-1465" uid="1465"/>  
<msg type="Error" text="$$sglobal or hierarchical references may not be used in a constant function. VERI-1475" uid="1475"/>  
<msg type="Error" text="$$sillegal index expression. VERI-1524" uid="1524"/>  
<msg type="Error" text="$$scannot select inside $$s using hierarchical reference. VERI-1530" uid="1530"/>  
<msg type="Error" text="$$selements must both be signed or both be unsigned. VERI-1557" uid="1557"/>  
<msg type="Error" text="$$selements must both be 2-state or both be 4-state. VERI-1558" uid="1558"/>  
<msg type="Error" text="$$sall identifiers need to have initial value. VERI-1564" uid="1564"/>  
<msg type="Error" text="$$spositional arguments must occur before named arguments. VERI-1588" uid="1588"/>  
<msg type="Error" text="$$scombinational udp port $$s cannot be reg. VERI-1592" uid="1592"/>  
<msg type="Error" text="$$ssequential udp output port $$s must be reg. VERI-1603" uid="1603"/>  
<msg type="Error" text="$$scombinational udp cannot have initial statement. VERI-1615" uid="1615"/>  
<msg type="Error" text="$$sidentifier $$s is not in udp port list. VERI-1616" uid="1616"/>  
<msg type="Error" text="$$sport has different sizes in different instances of this array. VERI-1654" uid="1654"/>  
<msg type="Error" text="$$sgate instantiation in root scope violates IEEE 1800 syntaxVERI-1670" uid="1670"/> 
<msg type="Error" text="$$sevent type variable $$s not allowed hereVERI-1718" uid="1718"/> 
<msg type="Error" text="$$s$$s expects $$d arguments, violates IEEE 1800 syntax. VERI-1725" uid="1725"/>  
<msg type="Error" text="$$sinconsistent dimension in declaration, allowing under AMS mode. VERI-1733" uid="1733"/>  
<msg type="Error" text="$$sillegal multiconcat expression in target. VERI-1736" uid="1736"/>  
<msg type="Error" text="$$sstrength without assignment is not allowed in net declaration. VERI-1749" uid="1749"/>  
<msg type="Error" text="$$sinvalid initialization in declaration. VERI-1754" uid="1754"/>  
<msg type="Error" text="$$stype identifier $$s used in illegal context. VERI-1769" uid="1769"/>  
<msg type="Error" text="$$sparameter $$s has no actual or default value. VERI-1794" uid="1794"/>  
<msg type="Error" text="$$sreplication is not allowed in unpacked array concatenation. VERI-1797" uid="1797"/>  
<msg type="Error" text="$$swrong element type in unpacked array concatenation. VERI-1798" uid="1798"/>  
<msg type="Error" text="$$sanalog net $$s is not valid in an expression. VERI-1806" uid="1806"/>  
<msg type="Error" text="$$scannot replace genvar expression like genvar_ref[non_const_index]. VERI-1807" uid="1807"/>  
<msg type="Error" text="$$sname conflict during elaboration for $$s. VERI-1808" uid="1808"/>  
<msg type="Error" text="$$sparameter $$s is already connected. VERI-1812" uid="1812"/>  
<msg type="Error" text="$$sdynamic range is not allowed in this mode of verilog. VERI-1815" uid="1815"/>  
<msg type="Error" text="$$sparameter initial value cannot be omitted in this mode of verilog. VERI-1817" uid="1817"/>  
<msg type="Error" text="$$sexpression size is larger than 2**$$d bits. VERI-1820" uid="1820"/>  
<msg type="Error" text="$$sempty parameter assignment not allowed. VERI-1848" uid="1848"/>  
<msg type="Error" text="$$sonly trireg nets can have a charge strength specification. VERI-1862" uid="1862"/>  
<msg type="Error" text="$$smultiple dimensions in gate instantiation ignored. VERI-1863" uid="1863"/>  
<msg type="Error" text="$$sbad operand to set membership operator. VERI-1882" uid="1882"/>  
<msg type="Error" text="$$sdynamic range is not allowed in net declaration. VERI-1897" uid="1897"/>  
<msg type="Error" text="$$swidth of actual $$d differs from width of formal $$d. VERI-1902" uid="1902"/>  
<msg type="Error" text="$$swidth of actual $$d differs from width of formal $$d for port $$s. VERI-1903" uid="1903"/>  
<msg type="Error" text="$$sTBDM: cannot remove $$s having multiple declarations with multiple ids. VERI-1904" uid="1904"/>  
<msg type="Error" text="$$sprevious definition of module $$s is static elaborated, cannot overwrite. VERI-1907" uid="1907"/>  
<msg type="Error" text="$$sno associated actual for formal $$s. VERI-1908" uid="1908"/>  
<msg type="Error" text="$$sVariable id $$s is already declared. VERI-9001" uid="9001"/>
<msg type="Error" text="$$sRegister $$s is already declared as a non-variable. VERI-9002" uid="9002"/>
<msg type="Error" text="$$sRegister $$s is already declared as a variable with type, overriding type. VERI-9003" uid="9003"/>
<msg type="Error" text="$$sPort $$s is already declared as a non-variable. VERI-9004" uid="9004"/> 
<msg type="Error" text="$$sPort $$s is already declared as a port. VERI-9005" uid="9005"/> 
<msg type="Error" text="$$smodule does not expect any parameters. VERI-1071" uid="1071"/> 
<msg type="Error" text="$$sno support for non-constant operation with this operator. VERI-1088" uid="1088"/> 
<msg type="Error" text="$$sport $$s is already defined. VERI-1098" uid="1098"/> 
<msg type="Error" text="$$s$$s is already declared. VERI-1116" uid="1116"/> 
<msg type="Error" text="$$s$$s is not a port. VERI-1125" uid="1125"/> 
<msg type="Error" text="$$s$$s is not declared. VERI-1128" uid="1128"/> 
<msg type="Error" text="$$stoo many parameters for module instance $$s. VERI-1150" uid="1150"/> 
<msg type="Error" text="$$smodule $$s does not have a parameter named $$s. VERI-1184" uid="1184"/> 
<msg type="Error" text="$$s$$s is not declared under prefix $$s. VERI-1187" uid="1187"/> 
<msg type="Error" text="$$s$$s $$s cannot be overwritten. VERI-1196" uid="1196"/> 
<msg type="Error" text="$$sactual bit length $$d differs from formal bit length $$d. VERI-1210" uid="1210"/>  
<msg type="Error" text="$$smodule instantiation should have an instance name. VERI-1229" uid="1229"/>  
<msg type="Warning" text="$$sactual bit length $$d differs from formal bit length $$d for port $$s. VERI-1330" uid="1330"/>  
<msg type="Error" text="$$s$$s is not declared within package $$s. VERI-1331" uid="1331"/>  
<msg type="Error" text="$$srange is not allowed in a prefix. VERI-1363" uid="1363"/>  
<msg type="Error" text="$$sthis type of verilog connection is not supported for vhdl port. VERI-1468" uid="1468"/>  
<msg type="Error" text="$$sprocedural assignment to a non-register $$s is not permitted. VERI-1100" uid="1100"/> 
<msg type="Error" text="$$sUDP output must be the first port. VERI-1151" uid="1151"/> 
<msg type="Error" text="$$sconcurrent assignment to a non-net $$s is not permitted. VERI-1195" uid="1195"/> 
<msg type="Error" text="$$s$$s is declared here. VERI-1310" uid="1310"/>  
<msg type="Error" text="$$sautomatic variable $$s is not allowed in procedural continuous assignments. VERI-1809" uid="1809"/>
<msg type="Error" text="$$smultiple dimensions in $$s instantiation is not allowed in this mode of Verilog. VERI-1960" uid="1960"/>
<msg type="Warning" text="$$spotential always loop found. VERI-1931" uid="1931"/>  
<msg type="Error" text="$$swidth of actual $$d differs from expected width of formal $$d or $$d for port $$s. VERI-2052" uid="2052"/>
<msg type="Error" text="$$sOnly one '@' character is allowed in address specifier. VERI-2062" uid="2062"/>
  </messages>
</messageFile>


  
