## RISC-V SoC Tapeout Journey – VSD India

[![RISC-V](https://img.shields.io/badge/RISC--V-Reference%20SoC-blue)](https://riscv.org/)
[![RTL → GDSII](https://img.shields.io/badge/Flow-RTL%20%E2%86%92%20GDSII-purple)](https://en.wikipedia.org/wiki/GDSII)
[![Tapeout Ready](https://img.shields.io/badge/Goal-Tapeout%20Ready-red)](https://en.wikipedia.org/wiki/Photomask)
[![Made in India](https://img.shields.io/badge/Made%20in-India-green)](https://www.makeinindia.com/)

Welcome to my repository documenting my participation in the VSD RISC-V SoC Tapeout Program.

This repo is a week-by-week record of my learnings, tasks, and milestones as I progress through the complete chip design flow.

🔓 𝑻𝒉𝒆 𝒑𝒓𝒐𝒈𝒓𝒂𝒎 𝒕𝒓𝒂𝒏𝒔𝒇𝒐𝒓𝒎𝒔 𝒂 𝒅𝒆𝒔𝒊𝒈𝒏 𝒇𝒓𝒐𝒎 𝑹𝑻𝑳 𝒄𝒐𝒅𝒆 𝒕𝒐 𝒂 𝒇𝒊𝒏𝒂𝒍 𝑮𝑫𝑺𝑰𝑰 𝒍𝒂𝒚𝒐𝒖𝒕, 𝒕𝒓𝒂𝒗𝒆𝒓𝒔𝒊𝒏𝒈 𝒕𝒉𝒆 𝒄𝒐𝒎𝒑𝒍𝒆𝒕𝒆 𝑺𝒐𝑪 𝒇𝒍𝒐𝒘 — 𝑹𝑻𝑳 𝒅𝒆𝒔𝒊𝒈𝒏, 𝒔𝒚𝒏𝒕𝒉𝒆𝒔𝒊𝒔, 𝒗𝒆𝒓𝒊𝒇𝒊𝒄𝒂𝒕𝒊𝒐𝒏, 𝒂𝒏𝒅 𝒑𝒉𝒚𝒔𝒊𝒄𝒂𝒍 𝒊𝒎𝒑𝒍𝒆𝒎𝒆𝒏𝒕𝒂𝒕𝒊𝒐𝒏 — 𝒆𝒏𝒕𝒊𝒓𝒆𝒍𝒚 𝒘𝒊𝒕𝒉 𝒐𝒑𝒆𝒏-𝒔𝒐𝒖𝒓𝒄𝒆 𝒕𝒐𝒐𝒍𝒔.

## WEEK 0 : Theme- Environment set up and Set up toolchain installations.

**TASK-1:** Installation & Documentation

 System Setup

Install Oracle VirtualBox 

Create VM with:

Ubuntu 20.04+

• 6 GB RAM

• 50 GB HDD

• 4 vCPU

**TASK 2:** Tools to Install

  | Tool                     | Description              | Installation Steps                                    |
|--------------------------|-------------------------|------------------------------------------------------|
| **Yosys**                | Synthesis tool          | • Clone repo, build, and install                     |
| **Icarus Verilog (iverilog)** | Simulator              | • Install via apt                                    |
| **GTKWave**              | Waveform viewer         | • Install via apt                                    |
| **Ngspice**              | Analog circuit simulator | • Download, configure, build, install               |
| **Magic**                | Layout editor           | • Install dependencies → clone → build → install    |
| **OpenLANE**             | RTL to GDSII flow       | • Install dependencies (docker, python, make, etc.) → Verify with `make test` |

