# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_4.srcs/sources_1/imports/Lab4/DISP_7_SEG_LAB4.vhd" \

# Do not sort compile order
nosort
