| Class               | Category      | Extension     | IsaSet        | BaseCode    | Mod       | Reg       | Pattern                                                                                             | Operands
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| AAA                 | DECIMAL       | BASE          | I86           | 37          |           |           | 0x37 not64                                                                                          | REG0=XED_REG_AL:rw:SUPP REG1=XED_REG_AH:rw:SUPP
| AAD                 | DECIMAL       | BASE          | I86           | d5          |           |           | 0xD5 not64 UIMM8()                                                                                  | IMM0:r:b:i8 REG0=XED_REG_AL:rw:SUPP REG1=XED_REG_AH:rw:SUPP
| AAM                 | DECIMAL       | BASE          | I86           | d4          |           |           | 0xD4 not64 UIMM8()                                                                                  | IMM0:r:b:i8 REG0=XED_REG_AL:rw:SUPP REG1=XED_REG_AH:w:SUPP
| AAS                 | DECIMAL       | BASE          | I86           | 3f          |           |           | 0x3F not64                                                                                          | REG0=XED_REG_AL:rw:SUPP REG1=XED_REG_AH:rw:SUPP
| ADC                 | BINARY        | BASE          | I86           | 80          | mm        | 0b010     | 0x80 MOD[mm] MOD!=3 REG[0b010] RM[nnn] MODRM() SIMM8() nolock_prefix                                | MEM0:rw:b IMM0:r:b:i8
| ADC                 | BINARY        | BASE          | I86           | 80          | 0b11      | 0b010     | 0x80 MOD[0b11] MOD=3 REG[0b010] RM[nnn] SIMM8()                                                     | REG0=GPR8_B():rw IMM0:r:b:i8
| ADC                 | BINARY        | BASE          | I86           | 81          | mm        | 0b010     | 0x81 MOD[mm] MOD!=3 REG[0b010] RM[nnn] MODRM() SIMMz() nolock_prefix                                | MEM0:rw:v IMM0:r:z
| ADC                 | BINARY        | BASE          | I86           | 81          | 0b11      | 0b010     | 0x81 MOD[0b11] MOD=3 REG[0b010] RM[nnn] SIMMz()                                                     | REG0=GPRv_B():rw IMM0:r:z
| ADC                 | BINARY        | BASE          | I86           | 82          | mm        | 0b010     | 0x82 MOD[mm] MOD!=3 REG[0b010] RM[nnn] not64 MODRM() SIMM8() nolock_prefix                          | MEM0:rw:b IMM0:r:b:i8
| ADC                 | BINARY        | BASE          | I86           | 82          | 0b11      | 0b010     | 0x82 MOD[0b11] MOD=3 REG[0b010] RM[nnn] not64 SIMM8()                                               | REG0=GPR8_B():rw IMM0:r:b:i8
| ADC                 | BINARY        | BASE          | I86           | 83          | mm        | 0b010     | 0x83 MOD[mm] MOD!=3 REG[0b010] RM[nnn] MODRM() SIMM8() nolock_prefix                                | MEM0:rw:v IMM0:r:b:i8
| ADC                 | BINARY        | BASE          | I86           | 83          | 0b11      | 0b010     | 0x83 MOD[0b11] MOD=3 REG[0b010] RM[nnn] SIMM8()                                                     | REG0=GPRv_B():rw IMM0:r:b:i8
| ADC                 | BINARY        | BASE          | I86           | 10          | mm        | rrr       | 0x10 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix                                          | MEM0:rw:b REG0=GPR8_R():r
| ADC                 | BINARY        | BASE          | I86           | 10          | 0b11      | rrr       | 0x10 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPR8_B():rw REG1=GPR8_R():r
| ADC                 | BINARY        | BASE          | I86           | 11          | mm        | rrr       | 0x11 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix                                          | MEM0:rw:v REG0=GPRv_R():r
| ADC                 | BINARY        | BASE          | I86           | 11          | 0b11      | rrr       | 0x11 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPRv_B():rw REG1=GPRv_R():r
| ADC                 | BINARY        | BASE          | I86           | 12          | mm        | rrr       | 0x12 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                        | REG0=GPR8_R():rw MEM0:r:b
| ADC                 | BINARY        | BASE          | I86           | 12          | 0b11      | rrr       | 0x12 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPR8_R():rw REG1=GPR8_B():r
| ADC                 | BINARY        | BASE          | I86           | 13          | mm        | rrr       | 0x13 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                        | REG0=GPRv_R():rw MEM0:r:v
| ADC                 | BINARY        | BASE          | I86           | 13          | 0b11      | rrr       | 0x13 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPRv_R():rw REG1=GPRv_B():r
| ADC                 | BINARY        | BASE          | I86           | 14          |           |           | 0x14 SIMM8()                                                                                        | REG0=XED_REG_AL:rw:IMPL IMM0:r:b:i8
| ADC                 | BINARY        | BASE          | I86           | 15          |           |           | 0x15 SIMMz()                                                                                        | REG0=OrAX():rw:IMPL IMM0:r:z
| ADC_LOCK            | BINARY        | BASE          | I86           | 80          | mm        | 0b010     | 0x80 MOD[mm] MOD!=3 REG[0b010] RM[nnn] MODRM() SIMM8() lock_prefix                                  | MEM0:rw:b IMM0:r:b:i8
| ADC_LOCK            | BINARY        | BASE          | I86           | 81          | mm        | 0b010     | 0x81 MOD[mm] MOD!=3 REG[0b010] RM[nnn] MODRM() SIMMz() lock_prefix                                  | MEM0:rw:v IMM0:r:z
| ADC_LOCK            | BINARY        | BASE          | I86           | 82          | mm        | 0b010     | 0x82 MOD[mm] MOD!=3 REG[0b010] RM[nnn] not64 MODRM() SIMM8() lock_prefix                            | MEM0:rw:b IMM0:r:b:i8
| ADC_LOCK            | BINARY        | BASE          | I86           | 83          | mm        | 0b010     | 0x83 MOD[mm] MOD!=3 REG[0b010] RM[nnn] MODRM() SIMM8() lock_prefix                                  | MEM0:rw:v IMM0:r:b:i8
| ADC_LOCK            | BINARY        | BASE          | I86           | 10          | mm        | rrr       | 0x10 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix                                            | MEM0:rw:b REG0=GPR8_R():r
| ADC_LOCK            | BINARY        | BASE          | I86           | 11          | mm        | rrr       | 0x11 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix                                            | MEM0:rw:v REG0=GPRv_R():r
| ADD                 | BINARY        | BASE          | I86           | 80          | mm        | 0b000     | 0x80 MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM() SIMM8() nolock_prefix                                | MEM0:rw:b IMM0:r:b:i8
| ADD                 | BINARY        | BASE          | I86           | 80          | 0b11      | 0b000     | 0x80 MOD[0b11] MOD=3 REG[0b000] RM[nnn] SIMM8()                                                     | REG0=GPR8_B():rw IMM0:r:b
| ADD                 | BINARY        | BASE          | I86           | 81          | mm        | 0b000     | 0x81 MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM() SIMMz() nolock_prefix                                | MEM0:rw:v IMM0:r:z
| ADD                 | BINARY        | BASE          | I86           | 81          | 0b11      | 0b000     | 0x81 MOD[0b11] MOD=3 REG[0b000] RM[nnn] SIMMz()                                                     | REG0=GPRv_B():rw IMM0:r:z
| ADD                 | BINARY        | BASE          | I86           | 82          | mm        | 0b000     | 0x82 MOD[mm] MOD!=3 REG[0b000] RM[nnn] not64 MODRM() SIMM8() nolock_prefix                          | MEM0:rw:b IMM0:r:b:i8
| ADD                 | BINARY        | BASE          | I86           | 82          | 0b11      | 0b000     | 0x82 MOD[0b11] MOD=3 REG[0b000] RM[nnn] not64 SIMM8()                                               | REG0=GPR8_B():rw IMM0:r:b:i8
| ADD                 | BINARY        | BASE          | I86           | 83          | mm        | 0b000     | 0x83 MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM() SIMM8() nolock_prefix                                | MEM0:rw:v IMM0:r:b:i8
| ADD                 | BINARY        | BASE          | I86           | 83          | 0b11      | 0b000     | 0x83 MOD[0b11] MOD=3 REG[0b000] RM[nnn] SIMM8()                                                     | REG0=GPRv_B():rw IMM0:r:b:i8
| ADD                 | BINARY        | BASE          | I86           | 00          | mm        | rrr       | 0x00 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix                                          | MEM0:rw:b REG0=GPR8_R():r
| ADD                 | BINARY        | BASE          | I86           | 00          | 0b11      | rrr       | 0x00 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPR8_B():rw REG1=GPR8_R():r
| ADD                 | BINARY        | BASE          | I86           | 01          | mm        | rrr       | 0x01 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix                                          | MEM0:rw:v REG0=GPRv_R():r
| ADD                 | BINARY        | BASE          | I86           | 01          | 0b11      | rrr       | 0x01 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPRv_B():rw REG1=GPRv_R():r
| ADD                 | BINARY        | BASE          | I86           | 02          | mm        | rrr       | 0x02 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                        | REG0=GPR8_R():rw MEM0:r:b
| ADD                 | BINARY        | BASE          | I86           | 02          | 0b11      | rrr       | 0x02 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPR8_R():rw REG1=GPR8_B():r
| ADD                 | BINARY        | BASE          | I86           | 03          | mm        | rrr       | 0x03 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                        | REG0=GPRv_R():rw MEM0:r:v
| ADD                 | BINARY        | BASE          | I86           | 03          | 0b11      | rrr       | 0x03 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPRv_R():rw REG1=GPRv_B():r
| ADD                 | BINARY        | BASE          | I86           | 04          |           |           | 0x04 SIMM8()                                                                                        | REG0=XED_REG_AL:rw:IMPL IMM0:r:b:i8
| ADD                 | BINARY        | BASE          | I86           | 05          |           |           | 0x05 SIMMz()                                                                                        | REG0=OrAX():rw:IMPL IMM0:r:z
| ADD_LOCK            | BINARY        | BASE          | I86           | 80          | mm        | 0b000     | 0x80 MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM() SIMM8() lock_prefix                                  | MEM0:rw:b IMM0:r:b:i8
| ADD_LOCK            | BINARY        | BASE          | I86           | 81          | mm        | 0b000     | 0x81 MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM() SIMMz() lock_prefix                                  | MEM0:rw:v IMM0:r:z
| ADD_LOCK            | BINARY        | BASE          | I86           | 82          | mm        | 0b000     | 0x82 MOD[mm] MOD!=3 REG[0b000] RM[nnn] not64 MODRM() SIMM8() lock_prefix                            | MEM0:rw:b IMM0:r:b:i8
| ADD_LOCK            | BINARY        | BASE          | I86           | 83          | mm        | 0b000     | 0x83 MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM() SIMM8() lock_prefix                                  | MEM0:rw:v IMM0:r:b:i8
| ADD_LOCK            | BINARY        | BASE          | I86           | 00          | mm        | rrr       | 0x00 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix                                            | MEM0:rw:b REG0=GPR8_R():r
| ADD_LOCK            | BINARY        | BASE          | I86           | 01          | mm        | rrr       | 0x01 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix                                            | MEM0:rw:v REG0=GPRv_R():r
| AND                 | LOGICAL       | BASE          | I86           | 80          | mm        | 0b100     | 0x80 MOD[mm] MOD!=3 REG[0b100] RM[nnn] MODRM() UIMM8() nolock_prefix                                | MEM0:rw:b IMM0:r:b
| AND                 | LOGICAL       | BASE          | I86           | 80          | 0b11      | 0b100     | 0x80 MOD[0b11] MOD=3 REG[0b100] RM[nnn] UIMM8()                                                     | REG0=GPR8_B():rw IMM0:r:b
| AND                 | LOGICAL       | BASE          | I86           | 81          | mm        | 0b100     | 0x81 MOD[mm] MOD!=3 REG[0b100] RM[nnn] MODRM() SIMMz() nolock_prefix                                | MEM0:rw:v IMM0:r:z
| AND                 | LOGICAL       | BASE          | I86           | 81          | 0b11      | 0b100     | 0x81 MOD[0b11] MOD=3 REG[0b100] RM[nnn] SIMMz()                                                     | REG0=GPRv_B():rw IMM0:r:z
| AND                 | LOGICAL       | BASE          | I86           | 82          | mm        | 0b100     | 0x82 MOD[mm] MOD!=3 REG[0b100] RM[nnn] not64 MODRM() UIMM8() nolock_prefix                          | MEM0:rw:b IMM0:r:b
| AND                 | LOGICAL       | BASE          | I86           | 82          | 0b11      | 0b100     | 0x82 MOD[0b11] MOD=3 REG[0b100] RM[nnn] not64 UIMM8()                                               | REG0=GPR8_B():rw IMM0:r:b
| AND                 | LOGICAL       | BASE          | I86           | 83          | mm        | 0b100     | 0x83 MOD[mm] MOD!=3 REG[0b100] RM[nnn] MODRM() SIMM8() nolock_prefix                                | MEM0:rw:v IMM0:r:b:i8
| AND                 | LOGICAL       | BASE          | I86           | 83          | 0b11      | 0b100     | 0x83 MOD[0b11] MOD=3 REG[0b100] RM[nnn] SIMM8()                                                     | REG0=GPRv_B():rw IMM0:r:b:i8
| AND                 | LOGICAL       | BASE          | I86           | 20          | mm        | rrr       | 0x20 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix                                          | MEM0:rw:b REG0=GPR8_R():r
| AND                 | LOGICAL       | BASE          | I86           | 20          | 0b11      | rrr       | 0x20 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPR8_B():rw REG1=GPR8_R():r
| AND                 | LOGICAL       | BASE          | I86           | 21          | mm        | rrr       | 0x21 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix                                          | MEM0:rw:v REG0=GPRv_R():r
| AND                 | LOGICAL       | BASE          | I86           | 21          | 0b11      | rrr       | 0x21 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPRv_B():rw REG1=GPRv_R():r
| AND                 | LOGICAL       | BASE          | I86           | 22          | 0b11      | rrr       | 0x22 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPR8_R():rw REG1=GPR8_B():r
| AND                 | LOGICAL       | BASE          | I86           | 22          | mm        | rrr       | 0x22 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                        | REG0=GPR8_R():rw MEM0:r:b
| AND                 | LOGICAL       | BASE          | I86           | 23          | 0b11      | rrr       | 0x23 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPRv_R():rw REG1=GPRv_B():r
| AND                 | LOGICAL       | BASE          | I86           | 23          | mm        | rrr       | 0x23 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                        | REG0=GPRv_R():rw MEM0:r:v
| AND                 | LOGICAL       | BASE          | I86           | 24          |           |           | 0x24 SIMM8()                                                                                        | REG0=XED_REG_AL:rw:IMPL IMM0:r:b:i8
| AND                 | LOGICAL       | BASE          | I86           | 25          |           |           | 0x25 SIMMz()                                                                                        | REG0=OrAX():rw:IMPL IMM0:r:z
| AND_LOCK            | LOGICAL       | BASE          | I86           | 80          | mm        | 0b100     | 0x80 MOD[mm] MOD!=3 REG[0b100] RM[nnn] MODRM() UIMM8() lock_prefix                                  | MEM0:rw:b IMM0:r:b
| AND_LOCK            | LOGICAL       | BASE          | I86           | 81          | mm        | 0b100     | 0x81 MOD[mm] MOD!=3 REG[0b100] RM[nnn] MODRM() SIMMz() lock_prefix                                  | MEM0:rw:v IMM0:r:z
| AND_LOCK            | LOGICAL       | BASE          | I86           | 82          | mm        | 0b100     | 0x82 MOD[mm] MOD!=3 REG[0b100] RM[nnn] not64 MODRM() UIMM8() lock_prefix                            | MEM0:rw:b IMM0:r:b
| AND_LOCK            | LOGICAL       | BASE          | I86           | 83          | mm        | 0b100     | 0x83 MOD[mm] MOD!=3 REG[0b100] RM[nnn] MODRM() SIMM8() lock_prefix                                  | MEM0:rw:v IMM0:r:b:i8
| AND_LOCK            | LOGICAL       | BASE          | I86           | 20          | mm        | rrr       | 0x20 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix                                            | MEM0:rw:b REG0=GPR8_R():r
| AND_LOCK            | LOGICAL       | BASE          | I86           | 21          | mm        | rrr       | 0x21 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix                                            | MEM0:rw:v REG0=GPRv_R():r
| ARPL                | SYSTEM        | BASE          | I286PROTECTED | 63          | mm        | rrr       | 0x63 MOD[mm] MOD!=3 REG[rrr] RM[nnn] not64 MODRM()                                                  | MEM0:rw:w REG0=GPR16_R():r
| ARPL                | SYSTEM        | BASE          | I286PROTECTED | 63          | 0b11      | rrr       | 0x63 MOD[0b11] MOD=3 REG[rrr] RM[nnn] not64                                                         | REG0=GPR16_B():rw REG1=GPR16_R():r
| BOUND               | INTERRUPT     | BASE          | I186          | 62          | mm        | rrr       | 0x62 mode16 no66_prefix  MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                    | REG0=GPRv_R():r MEM0:r:a16
| BOUND               | INTERRUPT     | BASE          | I186          | 62          | mm        | rrr       | 0x62 mode32 66_prefix MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                       | REG0=GPRv_R():r MEM0:r:a16
| BOUND               | INTERRUPT     | BASE          | I186          | 62          | mm        | rrr       | 0x62 mode16 66_prefix  MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                      | REG0=GPRv_R():r MEM0:r:a32
| BOUND               | INTERRUPT     | BASE          | I186          | 62          | mm        | rrr       | 0x62 mode32 no66_prefix  MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                    | REG0=GPRv_R():r MEM0:r:a32
| BSF                 | BITBYTE       | BASE          | I386          | 0f bc       | mm        | rrr       | 0x0F 0xBC MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | REG0=GPRv_R():cw MEM0:r:v
| BSF                 | BITBYTE       | BASE          | I386          | 0f bc       | 0b11      | rrr       | 0x0F 0xBC MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_R():cw REG1=GPRv_B():r
| BSF                 | BITBYTE       | BASE          | I386          | 0f bc       | mm        | rrr       | 0x0F 0xBC not_refining_f3 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                   | REG0=GPRv_R():cw MEM0:r:v
| BSF                 | BITBYTE       | BASE          | I386          | 0f bc       | 0b11      | rrr       | 0x0F 0xBC not_refining_f3 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                          | REG0=GPRv_R():cw REG1=GPRv_B():r
| BSF                 | BITBYTE       | BASE          | I386          | 0f bc       | mm        | rrr       | 0x0F 0xBC refining_f3 TZCNT=0 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                               | REG0=GPRv_R():cw MEM0:r:v
| BSF                 | BITBYTE       | BASE          | I386          | 0f bc       | 0b11      | rrr       | 0x0F 0xBC refining_f3 TZCNT=0 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                      | REG0=GPRv_R():cw REG1=GPRv_B():r
| BSR                 | BITBYTE       | BASE          | I386          | 0f bd       | mm        | rrr       | 0x0F 0xBD  MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                  | REG0=GPRv_R():cw MEM0:r:v
| BSR                 | BITBYTE       | BASE          | I386          | 0f bd       | 0b11      | rrr       | 0x0F 0xBD  MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                         | REG0=GPRv_R():cw REG1=GPRv_B():r
| BSR                 | BITBYTE       | BASE          | I386          | 0f bd       | mm        | rrr       | 0x0F 0xBD not_refining_f3 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                   | REG0=GPRv_R():cw MEM0:r:v
| BSR                 | BITBYTE       | BASE          | I386          | 0f bd       | 0b11      | rrr       | 0x0F 0xBD not_refining_f3 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                          | REG0=GPRv_R():cw REG1=GPRv_B():r
| BSR                 | BITBYTE       | BASE          | I386          | 0f bd       | mm        | rrr       | 0x0F 0xBD  refining_f3 LZCNT=0 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                              | REG0=GPRv_R():cw MEM0:r:v
| BSR                 | BITBYTE       | BASE          | I386          | 0f bd       | 0b11      | rrr       | 0x0F 0xBD  refining_f3 LZCNT=0 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                     | REG0=GPRv_R():cw REG1=GPRv_B():r
| BSWAP               | DATAXFER      | BASE          | I486REAL      | 0f          |           |           | 0x0F 0b1100_1 SRM[rrr]                                                                              | REG0=GPRv_SB():rw
| BT                  | BITBYTE       | BASE          | I386          | 0f ba       | mm        | 0b100     | 0x0F 0xBA MOD[mm] MOD!=3 REG[0b100] RM[nnn] MODRM() UIMM8()                                         | MEM0:r:v IMM0:r:b
| BT                  | BITBYTE       | BASE          | I386          | 0f ba       | 0b11      | 0b100     | 0x0F 0xBA MOD[0b11] MOD=3 REG[0b100] RM[nnn] UIMM8()                                                | REG0=GPRv_B():r IMM0:r:b
| BT                  | BITBYTE       | BASE          | I386          | 0f a3       | mm        | rrr       | 0x0F 0xA3 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | MEM0:r:v REG0=GPRv_R():r
| BT                  | BITBYTE       | BASE          | I386          | 0f a3       | 0b11      | rrr       | 0x0F 0xA3 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_B():r REG1=GPRv_R():r
| BTC                 | BITBYTE       | BASE          | I386          | 0f ba       | mm        | 0b111     | 0x0F 0xBA MOD[mm] MOD!=3 REG[0b111] RM[nnn] MODRM() UIMM8() nolock_prefix                           | MEM0:rw:v IMM0:r:b
| BTC                 | BITBYTE       | BASE          | I386          | 0f ba       | 0b11      | 0b111     | 0x0F 0xBA MOD[0b11] MOD=3 REG[0b111] RM[nnn] UIMM8()                                                | REG0=GPRv_B():rw IMM0:r:b
| BTC                 | BITBYTE       | BASE          | I386          | 0f bb       | mm        | rrr       | 0x0F 0xBB MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix                                     | MEM0:rw:v REG0=GPRv_R():r
| BTC                 | BITBYTE       | BASE          | I386          | 0f bb       | 0b11      | rrr       | 0x0F 0xBB MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_B():rw REG1=GPRv_R():r
| BTC_LOCK            | BITBYTE       | BASE          | I386          | 0f ba       | mm        | 0b111     | 0x0F 0xBA MOD[mm] MOD!=3 REG[0b111] RM[nnn] MODRM() UIMM8() lock_prefix                             | MEM0:rw:v IMM0:r:b
| BTC_LOCK            | BITBYTE       | BASE          | I386          | 0f bb       | mm        | rrr       | 0x0F 0xBB MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix                                       | MEM0:rw:v REG0=GPRv_R():r
| BTR                 | BITBYTE       | BASE          | I386          | 0f ba       | mm        | 0b110     | 0x0F 0xBA MOD[mm] MOD!=3 REG[0b110] RM[nnn] MODRM() UIMM8() nolock_prefix                           | MEM0:rw:v IMM0:r:b
| BTR                 | BITBYTE       | BASE          | I386          | 0f ba       | 0b11      | 0b110     | 0x0F 0xBA MOD[0b11] MOD=3 REG[0b110] RM[nnn] UIMM8()                                                | REG0=GPRv_B():rw IMM0:r:b
| BTR                 | BITBYTE       | BASE          | I386          | 0f b3       | mm        | rrr       | 0x0F 0xB3 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix                                     | MEM0:rw:v REG0=GPRv_R():r
| BTR                 | BITBYTE       | BASE          | I386          | 0f b3       | 0b11      | rrr       | 0x0F 0xB3 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_B():rw REG1=GPRv_R():r
| BTR_LOCK            | BITBYTE       | BASE          | I386          | 0f ba       | mm        | 0b110     | 0x0F 0xBA MOD[mm] MOD!=3 REG[0b110] RM[nnn] MODRM() UIMM8() lock_prefix                             | MEM0:rw:v IMM0:r:b
| BTR_LOCK            | BITBYTE       | BASE          | I386          | 0f b3       | mm        | rrr       | 0x0F 0xB3 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix                                       | MEM0:rw:v REG0=GPRv_R():r
| BTS                 | BITBYTE       | BASE          | I386          | 0f ba       | mm        | 0b101     | 0x0F 0xBA MOD[mm] MOD!=3 REG[0b101] RM[nnn] MODRM() UIMM8() nolock_prefix                           | MEM0:rw:v IMM0:r:b
| BTS                 | BITBYTE       | BASE          | I386          | 0f ba       | 0b11      | 0b101     | 0x0F 0xBA MOD[0b11] MOD=3 REG[0b101] RM[nnn] UIMM8()                                                | REG0=GPRv_B():rw IMM0:r:b
| BTS                 | BITBYTE       | BASE          | I386          | 0f ab       | mm        | rrr       | 0x0F 0xAB MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix                                     | MEM0:rw:v REG0=GPRv_R():r
| BTS                 | BITBYTE       | BASE          | I386          | 0f ab       | 0b11      | rrr       | 0x0F 0xAB MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_B():rw REG1=GPRv_R():r
| BTS_LOCK            | BITBYTE       | BASE          | I386          | 0f ba       | mm        | 0b101     | 0x0F 0xBA MOD[mm] MOD!=3 REG[0b101] RM[nnn] MODRM() UIMM8() lock_prefix                             | MEM0:rw:v IMM0:r:b
| BTS_LOCK            | BITBYTE       | BASE          | I386          | 0f ab       | mm        | rrr       | 0x0F 0xAB MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix                                       | MEM0:rw:v REG0=GPRv_R():r
| CALL_FAR            | CALL          | BASE          | I86           | ff          | mm        | 0b011     | 0xFF MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM()                                                      | MEM0:r:p2 REG0=XED_REG_STACKPUSH:w:spw2:SUPP REG1=rIP():w:SUPP
| CALL_FAR            | CALL          | BASE          | I86           | 9a          |           |           | 0x9A not64 BRDISPz() UIMM16()                                                                       | PTR:r:p IMM0:r:w REG0=XED_REG_STACKPUSH:w:spw2:SUPP REG1=XED_REG_EIP:w:SUPP
| CALL_NEAR           | CALL          | BASE          | I86           | ff          | mm        | 0b010     | 0xFF MOD[mm] MOD!=3 REG[0b010] RM[nnn]  DF64() IMMUNE66_LOOP64() MODRM()                            | MEM0:r:v REG0=XED_REG_STACKPUSH:w:spw:SUPP REG1=rIP():rw:SUPP
| CALL_NEAR           | CALL          | BASE          | I86           | ff          | 0b11      | 0b010     | 0xFF MOD[0b11] MOD=3 REG[0b010] RM[nnn]  DF64() IMMUNE66_LOOP64()                                   | REG0=GPRv_B():r REG1=XED_REG_STACKPUSH:w:spw:SUPP REG2=rIP():rw:SUPP
| CALL_NEAR           | CALL          | BASE          | I86           | e8          |           |           | 0xE8 not64 BRDISPz()                                                                                | RELBR:r:z REG0=XED_REG_STACKPUSH:w:spw:SUPP REG1=XED_REG_EIP:rw:SUPP
| CALL_NEAR           | CALL          | BASE          | I86           | e8          |           |           | 0xE8 mode64  BRDISP32() DF64() FORCE64()                                                            | RELBR:r:d REG0=XED_REG_STACKPUSH:w:spw:SUPP REG1=XED_REG_RIP:rw:SUPP
| CBW                 | CONVERT       | BASE          | I86           | 98          |           |           | 0x98 mode16 no66_prefix                                                                             | REG0=XED_REG_AX:w:SUPP REG1=XED_REG_AL:r:SUPP
| CBW                 | CONVERT       | BASE          | I86           | 98          |           |           | 0x98 mode32 66_prefix                                                                               | REG0=XED_REG_AX:w:SUPP REG1=XED_REG_AL:r:SUPP
| CBW                 | CONVERT       | BASE          | I86           | 98          |           |           | 0x98 mode64 norexw_prefix 66_prefix                                                                 | REG0=XED_REG_AX:w:SUPP REG1=XED_REG_AL:r:SUPP
| CDQ                 | CONVERT       | BASE          | I386          | 99          |           |           | 0x99 mode16 66_prefix                                                                               | REG0=XED_REG_EDX:w:SUPP REG1=XED_REG_EAX:r:SUPP
| CDQ                 | CONVERT       | BASE          | I386          | 99          |           |           | 0x99 mode32 no66_prefix                                                                             | REG0=XED_REG_EDX:w:SUPP REG1=XED_REG_EAX:r:SUPP
| CDQ                 | CONVERT       | BASE          | I386          | 99          |           |           | 0x99 mode64 norexw_prefix no66_prefix                                                               | REG0=XED_REG_EDX:w:SUPP REG1=XED_REG_EAX:r:SUPP
| CLC                 | FLAGOP        | BASE          | I86           | f8          |           |           | 0xF8                                                                                                | 
| CLD                 | FLAGOP        | BASE          | I86           | fc          |           |           | 0xFC                                                                                                | 
| CLI                 | FLAGOP        | BASE          | I86           | fa          |           |           | 0xFA                                                                                                | 
| CLTS                | SYSTEM        | BASE          | I286REAL      | 0f 06       |           |           | 0x0F 0x06                                                                                           | 
| CMC                 | FLAGOP        | BASE          | I86           | f5          |           |           | 0xF5                                                                                                | 
| CMOVB               | CMOV          | BASE          | CMOV          | 0f 42       | mm        | rrr       | 0x0F 0x42 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | REG0=GPRv_R():cw MEM0:r:v
| CMOVB               | CMOV          | BASE          | CMOV          | 0f 42       | 0b11      | rrr       | 0x0F 0x42 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_R():cw REG1=GPRv_B():r
| CMOVBE              | CMOV          | BASE          | CMOV          | 0f 46       | mm        | rrr       | 0x0F 0x46 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | REG0=GPRv_R():cw MEM0:r:v
| CMOVBE              | CMOV          | BASE          | CMOV          | 0f 46       | 0b11      | rrr       | 0x0F 0x46 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_R():cw REG1=GPRv_B():r
| CMOVL               | CMOV          | BASE          | CMOV          | 0f 4c       | mm        | rrr       | 0x0F 0x4C MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | REG0=GPRv_R():cw MEM0:r:v
| CMOVL               | CMOV          | BASE          | CMOV          | 0f 4c       | 0b11      | rrr       | 0x0F 0x4C MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_R():cw REG1=GPRv_B():r
| CMOVLE              | CMOV          | BASE          | CMOV          | 0f 4e       | mm        | rrr       | 0x0F 0x4E MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | REG0=GPRv_R():cw MEM0:r:v
| CMOVLE              | CMOV          | BASE          | CMOV          | 0f 4e       | 0b11      | rrr       | 0x0F 0x4E MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_R():cw REG1=GPRv_B():r
| CMOVNB              | CMOV          | BASE          | CMOV          | 0f 43       | mm        | rrr       | 0x0F 0x43 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | REG0=GPRv_R():cw MEM0:r:v
| CMOVNB              | CMOV          | BASE          | CMOV          | 0f 43       | 0b11      | rrr       | 0x0F 0x43 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_R():cw REG1=GPRv_B():r
| CMOVNBE             | CMOV          | BASE          | CMOV          | 0f 47       | mm        | rrr       | 0x0F 0x47 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | REG0=GPRv_R():cw MEM0:r:v
| CMOVNBE             | CMOV          | BASE          | CMOV          | 0f 47       | 0b11      | rrr       | 0x0F 0x47 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_R():cw REG1=GPRv_B():r
| CMOVNL              | CMOV          | BASE          | CMOV          | 0f 4d       | mm        | rrr       | 0x0F 0x4D MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | REG0=GPRv_R():cw MEM0:r:v
| CMOVNL              | CMOV          | BASE          | CMOV          | 0f 4d       | 0b11      | rrr       | 0x0F 0x4D MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_R():cw REG1=GPRv_B():r
| CMOVNLE             | CMOV          | BASE          | CMOV          | 0f 4f       | mm        | rrr       | 0x0F 0x4F MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | REG0=GPRv_R():cw MEM0:r:v
| CMOVNLE             | CMOV          | BASE          | CMOV          | 0f 4f       | 0b11      | rrr       | 0x0F 0x4F MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_R():cw REG1=GPRv_B():r
| CMOVNO              | CMOV          | BASE          | CMOV          | 0f 41       | mm        | rrr       | 0x0F 0x41 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | REG0=GPRv_R():cw MEM0:r:v
| CMOVNO              | CMOV          | BASE          | CMOV          | 0f 41       | 0b11      | rrr       | 0x0F 0x41 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_R():cw REG1=GPRv_B():r
| CMOVNP              | CMOV          | BASE          | CMOV          | 0f 4b       | mm        | rrr       | 0x0F 0x4B MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | REG0=GPRv_R():cw MEM0:r:v
| CMOVNP              | CMOV          | BASE          | CMOV          | 0f 4b       | 0b11      | rrr       | 0x0F 0x4B MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_R():cw REG1=GPRv_B():r
| CMOVNS              | CMOV          | BASE          | CMOV          | 0f 49       | mm        | rrr       | 0x0F 0x49 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | REG0=GPRv_R():cw MEM0:r:v
| CMOVNS              | CMOV          | BASE          | CMOV          | 0f 49       | 0b11      | rrr       | 0x0F 0x49 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_R():cw REG1=GPRv_B():r
| CMOVNZ              | CMOV          | BASE          | CMOV          | 0f 45       | mm        | rrr       | 0x0F 0x45 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | REG0=GPRv_R():cw MEM0:r:v
| CMOVNZ              | CMOV          | BASE          | CMOV          | 0f 45       | 0b11      | rrr       | 0x0F 0x45 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_R():cw REG1=GPRv_B():r
| CMOVO               | CMOV          | BASE          | CMOV          | 0f 40       | mm        | rrr       | 0x0F 0x40 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | REG0=GPRv_R():cw MEM0:r:v
| CMOVO               | CMOV          | BASE          | CMOV          | 0f 40       | 0b11      | rrr       | 0x0F 0x40 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_R():cw REG1=GPRv_B():r
| CMOVP               | CMOV          | BASE          | CMOV          | 0f 4a       | mm        | rrr       | 0x0F 0x4A MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | REG0=GPRv_R():cw MEM0:r:v
| CMOVP               | CMOV          | BASE          | CMOV          | 0f 4a       | 0b11      | rrr       | 0x0F 0x4A MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_R():cw REG1=GPRv_B():r
| CMOVS               | CMOV          | BASE          | CMOV          | 0f 48       | mm        | rrr       | 0x0F 0x48 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | REG0=GPRv_R():cw MEM0:r:v
| CMOVS               | CMOV          | BASE          | CMOV          | 0f 48       | 0b11      | rrr       | 0x0F 0x48 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_R():cw REG1=GPRv_B():r
| CMOVZ               | CMOV          | BASE          | CMOV          | 0f 44       | mm        | rrr       | 0x0F 0x44 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | REG0=GPRv_R():cw MEM0:r:v
| CMOVZ               | CMOV          | BASE          | CMOV          | 0f 44       | 0b11      | rrr       | 0x0F 0x44 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_R():cw REG1=GPRv_B():r
| CMP                 | BINARY        | BASE          | I86           | 80          | mm        | 0b111     | 0x80 MOD[mm] MOD!=3 REG[0b111] RM[nnn] MODRM() SIMM8()                                              | MEM0:r:b IMM0:r:b:i8
| CMP                 | BINARY        | BASE          | I86           | 80          | 0b11      | 0b111     | 0x80 MOD[0b11] MOD=3 REG[0b111] RM[nnn] SIMM8()                                                     | REG0=GPR8_B():r IMM0:r:b:i8
| CMP                 | BINARY        | BASE          | I86           | 81          | mm        | 0b111     | 0x81 MOD[mm] MOD!=3 REG[0b111] RM[nnn] MODRM() SIMMz()                                              | MEM0:r:v IMM0:r:z
| CMP                 | BINARY        | BASE          | I86           | 81          | 0b11      | 0b111     | 0x81 MOD[0b11] MOD=3 REG[0b111] RM[nnn] SIMMz()                                                     | REG0=GPRv_B():r IMM0:r:z
| CMP                 | BINARY        | BASE          | I86           | 82          | mm        | 0b111     | 0x82 MOD[mm] MOD!=3 REG[0b111] RM[nnn] not64 MODRM() SIMM8()                                        | MEM0:r:b IMM0:r:b:i8
| CMP                 | BINARY        | BASE          | I86           | 82          | 0b11      | 0b111     | 0x82 MOD[0b11] MOD=3 REG[0b111] RM[nnn] not64 SIMM8()                                               | REG0=GPR8_B():r IMM0:r:b:i8
| CMP                 | BINARY        | BASE          | I86           | 83          | mm        | 0b111     | 0x83 MOD[mm] MOD!=3 REG[0b111] RM[nnn] MODRM() SIMM8()                                              | MEM0:r:v IMM0:r:b:i8
| CMP                 | BINARY        | BASE          | I86           | 83          | 0b11      | 0b111     | 0x83 MOD[0b11] MOD=3 REG[0b111] RM[nnn] SIMM8()                                                     | REG0=GPRv_B():r IMM0:r:b:i8
| CMP                 | BINARY        | BASE          | I86           | 38          | mm        | rrr       | 0x38 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                        | MEM0:r:b REG0=GPR8_R():r
| CMP                 | BINARY        | BASE          | I86           | 38          | 0b11      | rrr       | 0x38 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPR8_B():r REG1=GPR8_R():r
| CMP                 | BINARY        | BASE          | I86           | 39          | mm        | rrr       | 0x39 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                        | MEM0:r:v REG0=GPRv_R():r
| CMP                 | BINARY        | BASE          | I86           | 39          | 0b11      | rrr       | 0x39 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPRv_B():r REG1=GPRv_R():r
| CMP                 | BINARY        | BASE          | I86           | 3a          | mm        | rrr       | 0x3A MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                        | REG0=GPR8_R():r MEM0:r:b
| CMP                 | BINARY        | BASE          | I86           | 3a          | 0b11      | rrr       | 0x3A MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPR8_R():r REG1=GPR8_B():r
| CMP                 | BINARY        | BASE          | I86           | 3b          | mm        | rrr       | 0x3B MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                        | REG0=GPRv_R():r MEM0:r:v
| CMP                 | BINARY        | BASE          | I86           | 3b          | 0b11      | rrr       | 0x3B MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPRv_R():r REG1=GPRv_B():r
| CMP                 | BINARY        | BASE          | I86           | 3c          |           |           | 0x3C SIMM8()                                                                                        | REG0=XED_REG_AL:r:IMPL IMM0:r:b:i8
| CMP                 | BINARY        | BASE          | I86           | 3d          |           |           | 0x3D SIMMz()                                                                                        | REG0=OrAX():r:IMPL IMM0:r:z
| CMPSB               | STRINGOP      | BASE          | I86           | a6          |           |           | 0xA6 norep OVERRIDE_SEG0()                                                                          | MEM0:r:SUPP:b BASE0=ArSI():rw:SUPP SEG0=FINAL_DSEG():r:SUPP MEM1:r:SUPP:b BASE1=ArDI():rw:SUPP SEG1=FINAL_ESEG1():r:SUPP
| CMPSD               | STRINGOP      | BASE          | I386          | a7          |           |           | 0xA7 mode16 66_prefix  norep OVERRIDE_SEG0()                                                        | MEM0:r:SUPP:d BASE0=ArSI():rw:SUPP SEG0=FINAL_DSEG():r:SUPP MEM1:r:SUPP:d BASE1=ArDI():rw:SUPP SEG1=FINAL_ESEG1():r:SUPP
| CMPSD               | STRINGOP      | BASE          | I386          | a7          |           |           | 0xA7 mode32 no66_prefix  norep OVERRIDE_SEG0()                                                      | MEM0:r:SUPP:d BASE0=ArSI():rw:SUPP SEG0=FINAL_DSEG():r:SUPP MEM1:r:SUPP:d BASE1=ArDI():rw:SUPP SEG1=FINAL_ESEG1():r:SUPP
| CMPSD               | STRINGOP      | BASE          | I386          | a7          |           |           | 0xA7 mode64 norexw_prefix no66_prefix norep OVERRIDE_SEG0()                                         | MEM0:r:SUPP:d BASE0=ArSI():rw:SUPP SEG0=FINAL_DSEG():r:SUPP MEM1:r:SUPP:d BASE1=ArDI():rw:SUPP SEG1=FINAL_ESEG1():r:SUPP
| CMPSW               | STRINGOP      | BASE          | I86           | a7          |           |           | 0xA7 mode16 no66_prefix   norep OVERRIDE_SEG0()                                                     | MEM0:r:SUPP:w BASE0=ArSI():rw:SUPP SEG0=FINAL_DSEG():r:SUPP MEM1:r:SUPP:w BASE1=ArDI():rw:SUPP SEG1=FINAL_ESEG1():r:SUPP
| CMPSW               | STRINGOP      | BASE          | I86           | a7          |           |           | 0xA7 mode32 66_prefix  norep OVERRIDE_SEG0()                                                        | MEM0:r:SUPP:w BASE0=ArSI():rw:SUPP SEG0=FINAL_DSEG():r:SUPP MEM1:r:SUPP:w BASE1=ArDI():rw:SUPP SEG1=FINAL_ESEG1():r:SUPP
| CMPSW               | STRINGOP      | BASE          | I86           | a7          |           |           | 0xA7 mode64 norexw_prefix 66_prefix  norep OVERRIDE_SEG0()                                          | MEM0:r:SUPP:w BASE0=ArSI():rw:SUPP SEG0=FINAL_DSEG():r:SUPP MEM1:r:SUPP:w BASE1=ArDI():rw:SUPP SEG1=FINAL_ESEG1():r:SUPP
| CMPXCHG             | SEMAPHORE     | BASE          | I486REAL      | 0f b0       | mm        | rrr       | 0x0F 0xB0 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix                                     | MEM0:rcw:b REG0=GPR8_R():r REG1=XED_REG_AL:rcw:SUPP
| CMPXCHG             | SEMAPHORE     | BASE          | I486REAL      | 0f b0       | 0b11      | rrr       | 0x0F 0xB0 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPR8_B():rcw REG1=GPR8_R():r REG2=XED_REG_AL:rcw:SUPP
| CMPXCHG             | SEMAPHORE     | BASE          | I486REAL      | 0f b1       | mm        | rrr       | 0x0F 0xB1 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix                                     | MEM0:rcw:v REG0=GPRv_R():r REG1=OrAX():rcw:SUPP
| CMPXCHG             | SEMAPHORE     | BASE          | I486REAL      | 0f b1       | 0b11      | rrr       | 0x0F 0xB1 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_B():rcw REG1=GPRv_R():r REG2=OrAX():rcw:SUPP
| CMPXCHG_LOCK        | SEMAPHORE     | BASE          | I486REAL      | 0f b0       | mm        | rrr       | 0x0F 0xB0 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix                                       | MEM0:rcw:b REG0=GPR8_R():r REG1=XED_REG_AL:rcw:SUPP
| CMPXCHG_LOCK        | SEMAPHORE     | BASE          | I486REAL      | 0f b1       | mm        | rrr       | 0x0F 0xB1 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix                                       | MEM0:rcw:v REG0=GPRv_R():r REG1=OrAX():rcw:SUPP
| CMPXCHG8B           | SEMAPHORE     | BASE          | PENTIUMREAL   | 0f c7       | mm        | 0b001     | 0x0F 0xC7 MOD[mm] MOD!=3 REG[0b001] RM[nnn] not64 IMMUNE66() MODRM() nolock_prefix                  | MEM0:rcw:q REG0=XED_REG_EDX:rcw:SUPP REG1=XED_REG_EAX:rcw:SUPP REG2=XED_REG_ECX:r:SUPP REG3=XED_REG_EBX:r:SUPP
| CMPXCHG8B           | SEMAPHORE     | BASE          | PENTIUMREAL   | 0f c7       | mm        | 0b001     | 0x0F 0xC7 MOD[mm] MOD!=3 REG[0b001] RM[nnn] mode64 norexw_prefix IMMUNE66() MODRM() nolock_prefix   | MEM0:rcw:q REG0=XED_REG_EDX:rcw:SUPP REG1=XED_REG_EAX:rcw:SUPP REG2=XED_REG_ECX:r:SUPP REG3=XED_REG_EBX:r:SUPP
| CMPXCHG8B_LOCK      | SEMAPHORE     | BASE          | PENTIUMREAL   | 0f c7       | mm        | 0b001     | 0x0F 0xC7 MOD[mm] MOD!=3 REG[0b001] RM[nnn] not64 IMMUNE66() MODRM() lock_prefix                    | MEM0:rcw:q REG0=XED_REG_EDX:rcw:SUPP REG1=XED_REG_EAX:rcw:SUPP REG2=XED_REG_ECX:r:SUPP REG3=XED_REG_EBX:r:SUPP
| CMPXCHG8B_LOCK      | SEMAPHORE     | BASE          | PENTIUMREAL   | 0f c7       | mm        | 0b001     | 0x0F 0xC7 MOD[mm] MOD!=3 REG[0b001] RM[nnn] mode64 norexw_prefix IMMUNE66() MODRM() lock_prefix     | MEM0:rcw:q REG0=XED_REG_EDX:rcw:SUPP REG1=XED_REG_EAX:rcw:SUPP REG2=XED_REG_ECX:r:SUPP REG3=XED_REG_EBX:r:SUPP
| CPUID               | MISC          | BASE          | I486REAL      | 0f a2       |           |           | 0x0F 0xA2                                                                                           | REG0=XED_REG_EAX:rw:SUPP REG1=XED_REG_EBX:w:SUPP REG2=XED_REG_ECX:crw:SUPP REG3=XED_REG_EDX:w:SUPP
| CWD                 | CONVERT       | BASE          | I86           | 99          |           |           | 0x99 mode16  no66_prefix                                                                            | REG0=XED_REG_DX:w:SUPP REG1=XED_REG_AX:r:SUPP
| CWD                 | CONVERT       | BASE          | I86           | 99          |           |           | 0x99 mode32 66_prefix                                                                               | REG0=XED_REG_DX:w:SUPP REG1=XED_REG_AX:r:SUPP
| CWD                 | CONVERT       | BASE          | I86           | 99          |           |           | 0x99 mode64 norexw_prefix 66_prefix                                                                 | REG0=XED_REG_DX:w:SUPP REG1=XED_REG_AX:r:SUPP
| CWDE                | CONVERT       | BASE          | I386          | 98          |           |           | 0x98 mode16 66_prefix                                                                               | REG0=XED_REG_EAX:w:SUPP REG1=XED_REG_AX:r:SUPP
| CWDE                | CONVERT       | BASE          | I386          | 98          |           |           | 0x98 mode32 no66_prefix                                                                             | REG0=XED_REG_EAX:w:SUPP REG1=XED_REG_AX:r:SUPP
| CWDE                | CONVERT       | BASE          | I386          | 98          |           |           | 0x98 mode64 norexw_prefix no66_prefix                                                               | REG0=XED_REG_EAX:w:SUPP REG1=XED_REG_AX:r:SUPP
| DAA                 | DECIMAL       | BASE          | I86           | 27          |           |           | 0x27 not64                                                                                          | REG0=XED_REG_AL:rw:SUPP
| DAS                 | DECIMAL       | BASE          | I86           | 2f          |           |           | 0x2F not64                                                                                          | REG0=XED_REG_AL:rw:SUPP
| DEC                 | BINARY        | BASE          | I86           | fe          | mm        | 0b001     | 0xFE MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM() nolock_prefix                                        | MEM0:rw:b
| DEC                 | BINARY        | BASE          | I86           | fe          | 0b11      | 0b001     | 0xFE MOD[0b11] MOD=3 REG[0b001] RM[nnn]                                                             | REG0=GPR8_B():rw
| DEC                 | BINARY        | BASE          | I86           | ff          | mm        | 0b001     | 0xFF MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM() nolock_prefix                                        | MEM0:rw:v
| DEC                 | BINARY        | BASE          | I86           | ff          | 0b11      | 0b001     | 0xFF MOD[0b11] MOD=3 REG[0b001] RM[nnn]                                                             | REG0=GPRv_B():rw
| DEC                 | BINARY        | BASE          | I86           |             |           |           | 0b0100_1 SRM[rrr] not64                                                                             | REG0=GPRv_SB():rw
| DEC_LOCK            | BINARY        | BASE          | I86           | fe          | mm        | 0b001     | 0xFE MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM() lock_prefix                                          | MEM0:rw:b
| DEC_LOCK            | BINARY        | BASE          | I86           | ff          | mm        | 0b001     | 0xFF MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM() lock_prefix                                          | MEM0:rw:v
| DIV                 | BINARY        | BASE          | I86           | f6          | mm        | 0b110     | 0xF6 MOD[mm] MOD!=3 REG[0b110] RM[nnn] MODRM()                                                      | MEM0:r:b REG0=XED_REG_AX:rw:SUPP
| DIV                 | BINARY        | BASE          | I86           | f6          | 0b11      | 0b110     | 0xF6 MOD[0b11] MOD=3 REG[0b110] RM[nnn]                                                             | REG0=GPR8_B():r REG1=XED_REG_AX:rw:SUPP
| DIV                 | BINARY        | BASE          | I86           | f7          | mm        | 0b110     | 0xF7 MOD[mm] MOD!=3 REG[0b110] RM[nnn] MODRM()                                                      | MEM0:r:v REG0=OrAX():rw:SUPP REG1=OrDX():rw:SUPP
| DIV                 | BINARY        | BASE          | I86           | f7          | 0b11      | 0b110     | 0xF7 MOD[0b11] MOD=3 REG[0b110] RM[nnn]                                                             | REG0=GPRv_B():r REG1=OrAX():rw:SUPP REG2=OrDX():rw:SUPP
| ENTER               | MISC          | BASE          | I186          | c8          |           |           | 0xC8 DF64() UIMM16() UIMM8_1()                                                                      | IMM0:r:w IMM1:r:b REG0=XED_REG_STACKPUSH:w:spw:SUPP REG1=OrBP():rw:SUPP
| HLT                 | SYSTEM        | BASE          | I86           | f4          |           |           | 0xF4                                                                                                | 
| IDIV                | BINARY        | BASE          | I86           | f6          | mm        | 0b111     | 0xF6 MOD[mm] MOD!=3 REG[0b111] RM[nnn] MODRM()                                                      | MEM0:r:b REG0=XED_REG_AX:rw:SUPP
| IDIV                | BINARY        | BASE          | I86           | f6          | 0b11      | 0b111     | 0xF6 MOD[0b11] MOD=3 REG[0b111] RM[nnn]                                                             | REG0=GPR8_B():r REG1=XED_REG_AX:rw:SUPP
| IDIV                | BINARY        | BASE          | I86           | f7          | mm        | 0b111     | 0xF7 MOD[mm] MOD!=3 REG[0b111] RM[nnn] MODRM()                                                      | MEM0:r:v REG0=OrAX():rw:SUPP REG1=OrDX():rw:SUPP
| IDIV                | BINARY        | BASE          | I86           | f7          | 0b11      | 0b111     | 0xF7 MOD[0b11] MOD=3 REG[0b111] RM[nnn]                                                             | REG0=GPRv_B():r REG1=OrAX():rw:SUPP REG2=OrDX():rw:SUPP
| IMUL                | BINARY        | BASE          | I186          | 69          | mm        | rrr       | 0x69 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() SIMMz()                                                | REG0=GPRv_R():w MEM0:r:v IMM0:r:z
| IMUL                | BINARY        | BASE          | I186          | 69          | 0b11      | rrr       | 0x69 MOD[0b11] MOD=3 REG[rrr] RM[nnn] SIMMz()                                                       | REG0=GPRv_R():w REG1=GPRv_B():r IMM0:r:z
| IMUL                | BINARY        | BASE          | I186          | 6b          | mm        | rrr       | 0x6B MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() SIMM8()                                                | REG0=GPRv_R():w MEM0:r:v IMM0:r:b:i8
| IMUL                | BINARY        | BASE          | I186          | 6b          | 0b11      | rrr       | 0x6B MOD[0b11] MOD=3 REG[rrr] RM[nnn] SIMM8()                                                       | REG0=GPRv_R():w REG1=GPRv_B():r IMM0:r:b:i8
| IMUL                | BINARY        | BASE          | I86           | f6          | mm        | 0b101     | 0xF6 MOD[mm] MOD!=3 REG[0b101] RM[nnn] MODRM()                                                      | MEM0:r:b REG0=XED_REG_AL:r:SUPP REG1=XED_REG_AX:w:SUPP
| IMUL                | BINARY        | BASE          | I86           | f6          | 0b11      | 0b101     | 0xF6 MOD[0b11] MOD=3 REG[0b101] RM[nnn]                                                             | REG0=GPR8_B():r REG1=XED_REG_AL:r:SUPP REG2=XED_REG_AX:w:SUPP
| IMUL                | BINARY        | BASE          | I86           | f7          | mm        | 0b101     | 0xF7 MOD[mm] MOD!=3 REG[0b101] RM[nnn] MODRM()                                                      | MEM0:r:v REG0=OrAX():rw:SUPP REG1=OrDX():w:SUPP
| IMUL                | BINARY        | BASE          | I86           | f7          | 0b11      | 0b101     | 0xF7 MOD[0b11] MOD=3 REG[0b101] RM[nnn]                                                             | REG0=GPRv_B():r REG1=OrAX():rw:SUPP REG2=OrDX():w:SUPP
| IMUL                | BINARY        | BASE          | I86           | 0f af       | mm        | rrr       | 0x0F 0xAF MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | REG0=GPRv_R():rw MEM0:r:v
| IMUL                | BINARY        | BASE          | I86           | 0f af       | 0b11      | rrr       | 0x0F 0xAF MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_R():rw REG1=GPRv_B():r
| IN                  | IO            | BASE          | I86           | e4          |           |           | 0xE4 UIMM8()                                                                                        | REG0=XED_REG_AL:w:IMPL IMM0:r:b
| IN                  | IO            | BASE          | I86           | e5          |           |           | 0xE5 UIMM8() IMMUNE_REXW()                                                                          | REG0=OeAX():w:IMPL IMM0:r:b
| IN                  | IO            | BASE          | I86           | ec          |           |           | 0xEC                                                                                                | REG0=XED_REG_AL:w:IMPL REG1=XED_REG_DX:r:IMPL
| IN                  | IO            | BASE          | I86           | ed          |           |           | 0xED IMMUNE_REXW()                                                                                  | REG0=OeAX():w:IMPL REG1=XED_REG_DX:r:IMPL
| INC                 | BINARY        | BASE          | I86           | fe          | mm        | 0b000     | 0xFE MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM() nolock_prefix                                        | MEM0:rw:b
| INC                 | BINARY        | BASE          | I86           | fe          | 0b11      | 0b000     | 0xFE MOD[0b11] MOD=3 REG[0b000] RM[nnn]                                                             | REG0=GPR8_B():rw
| INC                 | BINARY        | BASE          | I86           | ff          | mm        | 0b000     | 0xFF MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM() nolock_prefix                                        | MEM0:rw:v
| INC                 | BINARY        | BASE          | I86           | ff          | 0b11      | 0b000     | 0xFF MOD[0b11] MOD=3 REG[0b000] RM[nnn]                                                             | REG0=GPRv_B():rw
| INC                 | BINARY        | BASE          | I86           |             |           |           | 0b0100_0 SRM[rrr] not64                                                                             | REG0=GPRv_SB():rw
| INC_LOCK            | BINARY        | BASE          | I86           | fe          | mm        | 0b000     | 0xFE MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM() lock_prefix                                          | MEM0:rw:b
| INC_LOCK            | BINARY        | BASE          | I86           | ff          | mm        | 0b000     | 0xFF MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM() lock_prefix                                          | MEM0:rw:v
| INSB                | IOSTRINGOP    | BASE          | I186          | 6c          |           |           | 0x6C norep                                                                                          | MEM0:w:SUPP:b BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_DX:r:SUPP
| INSD                | IOSTRINGOP    | BASE          | I386          | 6d          |           |           | 0x6D mode16 66_prefix  norep                                                                        | MEM0:w:SUPP:d BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_DX:r:SUPP
| INSD                | IOSTRINGOP    | BASE          | I386          | 6d          |           |           | 0x6D mode32 no66_prefix  norep                                                                      | MEM0:w:SUPP:d BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_DX:r:SUPP
| INSD                | IOSTRINGOP    | BASE          | I386          | 6d          |           |           | 0x6D mode64 norexw_prefix no66_prefix  norep                                                        | MEM0:w:SUPP:d BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_DX:r:SUPP
| INSD                | IOSTRINGOP    | BASE          | I386          | 6d          |           |           | 0x6D mode64 rexw_prefix norep                                                                       | MEM0:w:SUPP:d BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_DX:r:SUPP
| INSW                | IOSTRINGOP    | BASE          | I186          | 6d          |           |           | 0x6D mode16 no66_prefix norep                                                                       | MEM0:w:SUPP:w BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_DX:r:SUPP
| INSW                | IOSTRINGOP    | BASE          | I186          | 6d          |           |           | 0x6D mode32 66_prefix  norep                                                                        | MEM0:w:SUPP:w BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_DX:r:SUPP
| INSW                | IOSTRINGOP    | BASE          | I186          | 6d          |           |           | 0x6D mode64 norexw_prefix 66_prefix  norep                                                          | MEM0:w:SUPP:w BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_DX:r:SUPP
| INT                 | INTERRUPT     | BASE          | I86           | cd          |           |           | 0xCD UIMM8()                                                                                        | IMM0:r:b REG0=rIP():w:SUPP
| INT1                | INTERRUPT     | BASE          | I86           | f1          |           |           | 0xF1                                                                                                | REG0=rIP():w:SUPP
| INT3                | INTERRUPT     | BASE          | I86           | cc          |           |           | 0xCC                                                                                                | REG0=rIP():w:SUPP
| INTO                | INTERRUPT     | BASE          | I86           | ce          |           |           | 0xCE not64                                                                                          | REG0=XED_REG_EIP:w:SUPP
| INVD                | SYSTEM        | BASE          | I486REAL      | 0f 08       |           |           | 0x0F 0x08                                                                                           | 
| INVLPG              | SYSTEM        | BASE          | I486REAL      | 0f 01       | mm        | 0b111     | 0x0F 0x01 MOD[mm] MOD!=3 REG[0b111] RM[nnn] MODRM()                                                 | MEM0:r:b
| IRET                | RET           | BASE          | I86           | cf          |           |           | 0xCF mode16 no66_prefix                                                                             | REG0=XED_REG_STACKPOP:r:spw5:SUPP REG1=rIP():w:SUPP
| IRET                | RET           | BASE          | I86           | cf          |           |           | 0xCF mode32 66_prefix                                                                               | REG0=XED_REG_STACKPOP:r:spw5:SUPP REG1=rIP():w:SUPP
| IRET                | RET           | BASE          | I86           | cf          |           |           | 0xCF mode64 norexw_prefix 66_prefix                                                                 | REG0=XED_REG_STACKPOP:r:spw5:SUPP REG1=rIP():w:SUPP
| IRETD               | RET           | BASE          | I386          | cf          |           |           | 0xCF mode16 66_prefix                                                                               | REG0=XED_REG_STACKPOP:r:spw5:SUPP REG1=rIP():w:SUPP
| IRETD               | RET           | BASE          | I386          | cf          |           |           | 0xCF mode32 no66_prefix                                                                             | REG0=XED_REG_STACKPOP:r:spw5:SUPP REG1=rIP():w:SUPP
| IRETD               | RET           | BASE          | I386          | cf          |           |           | 0xCF mode64 norexw_prefix no66_prefix                                                               | REG0=XED_REG_STACKPOP:r:spw5:SUPP REG1=rIP():w:SUPP
| JB                  | COND_BR       | BASE          | I86           | 72          |           |           | 0x72 mode64 FORCE64() BRANCH_HINT() BRDISP8()                                                       | RELBR:r:b:i8 REG0=XED_REG_RIP:rw:SUPP
| JB                  | COND_BR       | BASE          | I86           | 72          |           |           | 0x72 not64 BRANCH_HINT() BRDISP8()                                                                  | RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP
| JB                  | COND_BR       | BASE          | I86           | 0f 82       |           |           | 0x0F 0x82 not64 BRANCH_HINT() BRDISPz()                                                             | RELBR:r:z REG0=XED_REG_EIP:rw:SUPP
| JB                  | COND_BR       | BASE          | I86           | 0f 82       |           |           | 0x0F 0x82 mode64 FORCE64() BRANCH_HINT() BRDISP32()                                                 | RELBR:r:d REG0=XED_REG_RIP:rw:SUPP
| JBE                 | COND_BR       | BASE          | I86           | 76          |           |           | 0x76 mode64 FORCE64() BRANCH_HINT() BRDISP8()                                                       | RELBR:r:b:i8  REG0=XED_REG_RIP:rw:SUPP
| JBE                 | COND_BR       | BASE          | I86           | 76          |           |           | 0x76 not64  BRANCH_HINT() BRDISP8()                                                                 | RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP
| JBE                 | COND_BR       | BASE          | I86           | 0f 86       |           |           | 0x0F 0x86 not64 BRANCH_HINT() BRDISPz()                                                             | RELBR:r:z REG0=XED_REG_EIP:rw:SUPP
| JBE                 | COND_BR       | BASE          | I86           | 0f 86       |           |           | 0x0F 0x86 mode64 FORCE64() BRANCH_HINT() BRDISP32()                                                 | RELBR:r:d REG0=XED_REG_RIP:rw:SUPP
| JCXZ                | COND_BR       | BASE          | I386          | e3          |           |           | 0xE3 eamode16 BRDISP8()                                                                             | RELBR:r:b:i8 REG0=XED_REG_CX:r:SUPP REG1=XED_REG_IP:rw:SUPP
| JECXZ               | COND_BR       | BASE          | I386          | e3          |           |           | 0xE3 eamode32 not64 BRDISP8()                                                                       | RELBR:r:b:i8 REG0=XED_REG_ECX:r:SUPP REG1=XED_REG_EIP:rw:SUPP
| JECXZ               | COND_BR       | BASE          | I386          | e3          |           |           | 0xE3 eamode32 mode64 BRDISP8() FORCE64()                                                            | RELBR:r:b:i8 REG0=XED_REG_ECX:r:SUPP REG1=XED_REG_RIP:rw:SUPP
| JL                  | COND_BR       | BASE          | I86           | 7c          |           |           | 0x7C mode64 FORCE64() BRANCH_HINT() BRDISP8()                                                       | RELBR:r:b:i8 REG0=XED_REG_RIP:rw:SUPP
| JL                  | COND_BR       | BASE          | I86           | 7c          |           |           | 0x7C not64 BRANCH_HINT() BRDISP8()                                                                  | RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP
| JL                  | COND_BR       | BASE          | I86           | 0f 8c       |           |           | 0x0F 0x8C not64 BRANCH_HINT() BRDISPz()                                                             | RELBR:r:z REG0=XED_REG_EIP:rw:SUPP
| JL                  | COND_BR       | BASE          | I86           | 0f 8c       |           |           | 0x0F 0x8C mode64 FORCE64() BRANCH_HINT() BRDISP32()                                                 | RELBR:r:d REG0=XED_REG_RIP:rw:SUPP
| JLE                 | COND_BR       | BASE          | I86           | 7e          |           |           | 0x7E mode64 FORCE64() BRANCH_HINT() BRDISP8()                                                       | RELBR:r:b:i8 REG0=XED_REG_RIP:rw:SUPP
| JLE                 | COND_BR       | BASE          | I86           | 7e          |           |           | 0x7E not64 BRANCH_HINT() BRDISP8()                                                                  | RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP
| JLE                 | COND_BR       | BASE          | I86           | 0f 8e       |           |           | 0x0F 0x8E not64 BRANCH_HINT() BRDISPz()                                                             | RELBR:r:z REG0=XED_REG_EIP:rw:SUPP
| JLE                 | COND_BR       | BASE          | I86           | 0f 8e       |           |           | 0x0F 0x8E mode64 FORCE64() BRANCH_HINT() BRDISP32()                                                 | RELBR:r:d REG0=XED_REG_RIP:rw:SUPP
| JMP                 | UNCOND_BR     | BASE          | I86           | ff          | mm        | 0b100     | 0xFF MOD[mm] MOD!=3 REG[0b100] RM[nnn] DF64() IMMUNE66_LOOP64() MODRM()                             | MEM0:r:v REG0=rIP():w:SUPP
| JMP                 | UNCOND_BR     | BASE          | I86           | ff          | 0b11      | 0b100     | 0xFF MOD[0b11] MOD=3 REG[0b100] RM[nnn] DF64() IMMUNE66_LOOP64()                                    | REG0=GPRv_B():r REG1=rIP():w:SUPP
| JMP                 | UNCOND_BR     | BASE          | I86           | e9          |           |           | 0xE9 not64 BRDISPz()                                                                                | RELBR:r:z REG0=XED_REG_EIP:rw:SUPP
| JMP                 | UNCOND_BR     | BASE          | I86           | e9          |           |           | 0xE9 mode64 FORCE64() BRDISP32()                                                                    | RELBR:r:d REG0=XED_REG_RIP:rw:SUPP
| JMP                 | UNCOND_BR     | BASE          | I86           | eb          |           |           | 0xEB not64 BRDISP8()                                                                                | RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP
| JMP                 | UNCOND_BR     | BASE          | I86           | eb          |           |           | 0xEB mode64 FORCE64() BRDISP8()                                                                     | RELBR:r:b:i8 REG0=XED_REG_RIP:rw:SUPP
| JMP_FAR             | UNCOND_BR     | BASE          | I86           | ff          | mm        | 0b101     | 0xFF MOD[mm] MOD!=3 REG[0b101] RM[nnn] MODRM()                                                      | MEM0:r:p2 REG0=rIP():w:SUPP
| JMP_FAR             | UNCOND_BR     | BASE          | I86           | ea          |           |           | 0xEA not64 BRDISPz() UIMM16()                                                                       | PTR:r:p IMM0:r:w REG0=XED_REG_EIP:w:SUPP
| JNB                 | COND_BR       | BASE          | I86           | 73          |           |           | 0x73 mode64 FORCE64() BRANCH_HINT() BRDISP8()                                                       | RELBR:r:b:i8 REG0=XED_REG_RIP:rw:SUPP
| JNB                 | COND_BR       | BASE          | I86           | 73          |           |           | 0x73 not64 BRANCH_HINT() BRDISP8()                                                                  | RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP
| JNB                 | COND_BR       | BASE          | I86           | 0f 83       |           |           | 0x0F 0x83 not64 BRANCH_HINT() BRDISPz()                                                             | RELBR:r:z REG0=XED_REG_EIP:rw:SUPP
| JNB                 | COND_BR       | BASE          | I86           | 0f 83       |           |           | 0x0F 0x83 mode64 FORCE64() BRANCH_HINT() BRDISP32()                                                 | RELBR:r:d REG0=XED_REG_RIP:rw:SUPP
| JNBE                | COND_BR       | BASE          | I86           | 77          |           |           | 0x77 mode64 FORCE64() BRANCH_HINT() BRDISP8()                                                       | RELBR:r:b:i8 REG0=XED_REG_RIP:rw:SUPP
| JNBE                | COND_BR       | BASE          | I86           | 77          |           |           | 0x77 not64  BRANCH_HINT() BRDISP8()                                                                 | RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP
| JNBE                | COND_BR       | BASE          | I86           | 0f 87       |           |           | 0x0F 0x87 not64 BRANCH_HINT() BRDISPz()                                                             | RELBR:r:z REG0=XED_REG_EIP:rw:SUPP
| JNBE                | COND_BR       | BASE          | I86           | 0f 87       |           |           | 0x0F 0x87 mode64 FORCE64() BRANCH_HINT() BRDISP32()                                                 | RELBR:r:d REG0=XED_REG_RIP:rw:SUPP
| JNL                 | COND_BR       | BASE          | I86           | 7d          |           |           | 0x7D mode64 FORCE64() BRANCH_HINT() BRDISP8()                                                       | RELBR:r:b:i8 REG0=XED_REG_RIP:rw:SUPP
| JNL                 | COND_BR       | BASE          | I86           | 7d          |           |           | 0x7D not64 BRANCH_HINT() BRDISP8()                                                                  | RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP
| JNL                 | COND_BR       | BASE          | I86           | 0f 8d       |           |           | 0x0F 0x8D not64 BRANCH_HINT() BRDISPz()                                                             | RELBR:r:z REG0=XED_REG_EIP:rw:SUPP
| JNL                 | COND_BR       | BASE          | I86           | 0f 8d       |           |           | 0x0F 0x8D mode64 FORCE64() BRANCH_HINT() BRDISP32()                                                 | RELBR:r:d REG0=XED_REG_RIP:rw:SUPP
| JNLE                | COND_BR       | BASE          | I86           | 7f          |           |           | 0x7F mode64 FORCE64() BRANCH_HINT() BRDISP8()                                                       | RELBR:r:b:i8 REG0=XED_REG_RIP:rw:SUPP
| JNLE                | COND_BR       | BASE          | I86           | 7f          |           |           | 0x7F not64 BRANCH_HINT() BRDISP8()                                                                  | RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP
| JNLE                | COND_BR       | BASE          | I86           | 0f 8f       |           |           | 0x0F 0x8F not64 BRANCH_HINT() BRDISPz()                                                             | RELBR:r:z REG0=XED_REG_EIP:rw:SUPP
| JNLE                | COND_BR       | BASE          | I86           | 0f 8f       |           |           | 0x0F 0x8F mode64 FORCE64() BRANCH_HINT() BRDISP32()                                                 | RELBR:r:d REG0=XED_REG_RIP:rw:SUPP
| JNO                 | COND_BR       | BASE          | I86           | 71          |           |           | 0x71 mode64 FORCE64() BRANCH_HINT() BRDISP8()                                                       | RELBR:r:b:i8 REG0=XED_REG_RIP:rw:SUPP
| JNO                 | COND_BR       | BASE          | I86           | 71          |           |           | 0x71 not64 BRANCH_HINT() BRDISP8()                                                                  | RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP
| JNO                 | COND_BR       | BASE          | I86           | 0f 81       |           |           | 0x0F 0x81 not64 BRANCH_HINT() BRDISPz()                                                             | RELBR:r:z REG0=XED_REG_EIP:rw:SUPP
| JNO                 | COND_BR       | BASE          | I86           | 0f 81       |           |           | 0x0F 0x81 mode64 FORCE64() BRANCH_HINT() BRDISP32()                                                 | RELBR:r:d REG0=XED_REG_RIP:rw:SUPP
| JNP                 | COND_BR       | BASE          | I86           | 7b          |           |           | 0x7B mode64 FORCE64() BRANCH_HINT() BRDISP8()                                                       | RELBR:r:b:i8 REG0=XED_REG_RIP:rw:SUPP
| JNP                 | COND_BR       | BASE          | I86           | 7b          |           |           | 0x7B not64  BRANCH_HINT() BRDISP8()                                                                 | RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP
| JNP                 | COND_BR       | BASE          | I86           | 0f 8b       |           |           | 0x0F 0x8B not64 BRANCH_HINT() BRDISPz()                                                             | RELBR:r:z REG0=XED_REG_EIP:rw:SUPP
| JNP                 | COND_BR       | BASE          | I86           | 0f 8b       |           |           | 0x0F 0x8B mode64 FORCE64() BRANCH_HINT() BRDISP32()                                                 | RELBR:r:d REG0=XED_REG_RIP:rw:SUPP
| JNS                 | COND_BR       | BASE          | I86           | 79          |           |           | 0x79 mode64 FORCE64() BRANCH_HINT() BRDISP8()                                                       | RELBR:r:b:i8 REG0=XED_REG_RIP:rw:SUPP
| JNS                 | COND_BR       | BASE          | I86           | 79          |           |           | 0x79 not64  BRANCH_HINT() BRDISP8()                                                                 | RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP
| JNS                 | COND_BR       | BASE          | I86           | 0f 89       |           |           | 0x0F 0x89 not64 BRANCH_HINT() BRDISPz()                                                             | RELBR:r:z REG0=XED_REG_EIP:rw:SUPP
| JNS                 | COND_BR       | BASE          | I86           | 0f 89       |           |           | 0x0F 0x89 mode64 FORCE64() BRANCH_HINT() BRDISP32()                                                 | RELBR:r:d REG0=XED_REG_RIP:rw:SUPP
| JNZ                 | COND_BR       | BASE          | I86           | 75          |           |           | 0x75 mode64 FORCE64() BRANCH_HINT() BRDISP8()                                                       | RELBR:r:b:i8 REG0=XED_REG_RIP:rw:SUPP
| JNZ                 | COND_BR       | BASE          | I86           | 75          |           |           | 0x75 not64  BRANCH_HINT() BRDISP8()                                                                 | RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP
| JNZ                 | COND_BR       | BASE          | I86           | 0f 85       |           |           | 0x0F 0x85 not64 BRANCH_HINT() BRDISPz()                                                             | RELBR:r:z REG0=XED_REG_EIP:rw:SUPP
| JNZ                 | COND_BR       | BASE          | I86           | 0f 85       |           |           | 0x0F 0x85 mode64 FORCE64() BRANCH_HINT() BRDISP32()                                                 | RELBR:r:d REG0=XED_REG_RIP:rw:SUPP
| JO                  | COND_BR       | BASE          | I86           | 70          |           |           | 0x70 mode64 FORCE64() BRANCH_HINT() BRDISP8()                                                       | RELBR:r:b:i8 REG0=XED_REG_RIP:rw:SUPP
| JO                  | COND_BR       | BASE          | I86           | 70          |           |           | 0x70 not64 BRANCH_HINT() BRDISP8()                                                                  | RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP
| JO                  | COND_BR       | BASE          | I86           | 0f 80       |           |           | 0x0F 0x80 mode64 FORCE64() BRANCH_HINT() BRDISP32()                                                 | RELBR:r:d REG0=XED_REG_RIP:rw:SUPP
| JO                  | COND_BR       | BASE          | I86           | 0f 80       |           |           | 0x0F 0x80 not64 BRANCH_HINT() BRDISPz()                                                             | RELBR:r:z REG0=XED_REG_EIP:rw:SUPP
| JP                  | COND_BR       | BASE          | I86           | 7a          |           |           | 0x7A mode64 FORCE64() BRANCH_HINT() BRDISP8()                                                       | RELBR:r:b:i8 REG0=XED_REG_RIP:rw:SUPP
| JP                  | COND_BR       | BASE          | I86           | 7a          |           |           | 0x7A not64  BRANCH_HINT() BRDISP8()                                                                 | RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP
| JP                  | COND_BR       | BASE          | I86           | 0f 8a       |           |           | 0x0F 0x8A not64 BRANCH_HINT() BRDISPz()                                                             | RELBR:r:z REG0=XED_REG_EIP:rw:SUPP
| JP                  | COND_BR       | BASE          | I86           | 0f 8a       |           |           | 0x0F 0x8A mode64 FORCE64() BRANCH_HINT() BRDISP32()                                                 | RELBR:r:d REG0=XED_REG_RIP:rw:SUPP
| JRCXZ               | COND_BR       | BASE          | LONGMODE      | e3          |           |           | 0xE3 eamode64 BRDISP8() FORCE64()                                                                   | RELBR:r:b:i8 REG0=XED_REG_RCX:r:SUPP REG1=XED_REG_RIP:rw:SUPP
| JS                  | COND_BR       | BASE          | I86           | 78          |           |           | 0x78 mode64 FORCE64() BRANCH_HINT() BRDISP8()                                                       | RELBR:r:b:i8 REG0=XED_REG_RIP:rw:SUPP
| JS                  | COND_BR       | BASE          | I86           | 78          |           |           | 0x78 not64  BRANCH_HINT() BRDISP8()                                                                 | RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP
| JS                  | COND_BR       | BASE          | I86           | 0f 88       |           |           | 0x0F 0x88 not64 BRANCH_HINT() BRDISPz()                                                             | RELBR:r:z REG0=XED_REG_EIP:rw:SUPP
| JS                  | COND_BR       | BASE          | I86           | 0f 88       |           |           | 0x0F 0x88 mode64 FORCE64() BRANCH_HINT() BRDISP32()                                                 | RELBR:r:d REG0=XED_REG_RIP:rw:SUPP
| JZ                  | COND_BR       | BASE          | I86           | 74          |           |           | 0x74 mode64 FORCE64() BRANCH_HINT() BRDISP8()                                                       | RELBR:r:b:i8 REG0=XED_REG_RIP:rw:SUPP
| JZ                  | COND_BR       | BASE          | I86           | 74          |           |           | 0x74 not64 BRANCH_HINT() BRDISP8()                                                                  | RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP
| JZ                  | COND_BR       | BASE          | I86           | 0f 84       |           |           | 0x0F 0x84 not64 BRANCH_HINT() BRDISPz()                                                             | RELBR:r:z REG0=XED_REG_EIP:rw:SUPP
| JZ                  | COND_BR       | BASE          | I86           | 0f 84       |           |           | 0x0F 0x84 mode64 FORCE64() BRANCH_HINT() BRDISP32()                                                 | RELBR:r:d REG0=XED_REG_RIP:rw:SUPP
| LAHF                | FLAGOP        | BASE          | LAHF          | 9f          |           |           | 0x9F                                                                                                | REG0=XED_REG_AH:w:SUPP
| LAR                 | SYSTEM        | BASE          | I286PROTECTED | 0f 02       | mm        | rrr       | 0x0F 0x02 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | REG0=GPRv_R():cw MEM0:r:w
| LAR                 | SYSTEM        | BASE          | I286PROTECTED | 0f 02       | 0b11      | rrr       | 0x0F 0x02 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_R():cw REG1=GPRv_B():r
| LDS                 | SEGOP         | BASE          | I86           | c5          | mm        | rrr       | 0xC5 MOD[mm] MOD!=3 REG[rrr] RM[nnn] not64 MODRM()                                                  | REG0=GPRz_R():w MEM0:r:p REG1=XED_REG_DS:w:SUPP
| LEA                 | MISC          | BASE          | I86           | 8d          | mm        | rrr       | 0x8D MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() REMOVE_SEGMENT()                                       | REG0=GPRv_R():w AGEN:r
| LEAVE               | MISC          | BASE          | I186          | c9          |           |           | 0xC9 DF64()                                                                                         | MEM0:r:SUPP:v BASE0=ArBP():r:SUPP SEG0=FINAL_SSEG0():r:SUPP REG0=OrBP():rw:SUPP REG1=OrSP():rw:SUPP
| LES                 | SEGOP         | BASE          | I86           | c4          | mm        | rrr       | 0xC4 MOD[mm] MOD!=3 REG[rrr] RM[nnn] not64 MODRM()                                                  | REG0=GPRz_R():w MEM0:r:p REG1=XED_REG_ES:w:SUPP
| LFS                 | SEGOP         | BASE          | I386          | 0f b4       | mm        | rrr       | 0x0F 0xB4 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | REG0=GPRv_R():w MEM0:r:p2 REG1=XED_REG_FS:w:SUPP
| LGDT                | SYSTEM        | BASE          | I286REAL      | 0f 01       | mm        | 0b010     | 0x0F 0x01 MOD[mm] MOD!=3 REG[0b010]  RM[nnn] mode64 FORCE64() MODRM()                               | MEM0:r:s64 REG0=XED_REG_GDTR:w:SUPP
| LGDT                | SYSTEM        | BASE          | I286REAL      | 0f 01       | mm        | 0b010     | 0x0F 0x01 MOD[mm] MOD!=3 REG[0b010]  RM[nnn] not64 MODRM()                                          | MEM0:r:s REG0=XED_REG_GDTR:w:SUPP
| LGS                 | SEGOP         | BASE          | I386          | 0f b5       | mm        | rrr       | 0x0F 0xB5 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | REG0=GPRv_R():w MEM0:r:p2 REG1=XED_REG_GS:w:SUPP
| LIDT                | SYSTEM        | BASE          | I286REAL      | 0f 01       | mm        | 0b011     | 0x0F 0x01 MOD[mm] MOD!=3 REG[0b011] RM[nnn] mode64 FORCE64() MODRM()                                | MEM0:r:s64 REG0=XED_REG_IDTR:w:SUPP
| LIDT                | SYSTEM        | BASE          | I286REAL      | 0f 01       | mm        | 0b011     | 0x0F 0x01 MOD[mm] MOD!=3 REG[0b011] RM[nnn] not64 MODRM()                                           | MEM0:r:s REG0=XED_REG_IDTR:w:SUPP
| LLDT                | SYSTEM        | BASE          | I286PROTECTED | 0f 00       | mm        | 0b010     | 0x0F 0x00 MOD[mm] MOD!=3 REG[0b010] RM[nnn] MODRM()                                                 | MEM0:r:w REG0=XED_REG_LDTR:w:SUPP
| LLDT                | SYSTEM        | BASE          | I286PROTECTED | 0f 00       | 0b11      | 0b010     | 0x0F 0x00 MOD[0b11] MOD=3 REG[0b010] RM[nnn]                                                        | REG0=GPR16_B():r REG1=XED_REG_LDTR:w:SUPP
| LMSW                | SYSTEM        | BASE          | I286REAL      | 0f 01       | mm        | 0b110     | 0x0F 0x01 MOD[mm] MOD!=3 REG[0b110] RM[nnn] MODRM()                                                 | MEM0:r:w REG0=XED_REG_CR0:w:SUPP
| LMSW                | SYSTEM        | BASE          | I286REAL      | 0f 01       | 0b11      | 0b110     | 0x0F 0x01 MOD[0b11] MOD=3 REG[0b110] RM[nnn]                                                        | REG0=GPR16_B():r REG1=XED_REG_CR0:w:SUPP
| LODSB               | STRINGOP      | BASE          | I86           | ac          |           |           | 0xAC norep OVERRIDE_SEG0()                                                                          | REG0=XED_REG_AL:w:SUPP MEM0:r:SUPP:b BASE0=ArSI():rw:SUPP SEG0=FINAL_DSEG():r:SUPP
| LODSD               | STRINGOP      | BASE          | I386          | ad          |           |           | 0xAD mode16 66_prefix  norep OVERRIDE_SEG0()                                                        | REG0=XED_REG_EAX:w:SUPP MEM0:r:SUPP:d BASE0=ArSI():rw:SUPP SEG0=FINAL_DSEG():r:SUPP
| LODSD               | STRINGOP      | BASE          | I386          | ad          |           |           | 0xAD mode32 no66_prefix  norep OVERRIDE_SEG0()                                                      | REG0=XED_REG_EAX:w:SUPP MEM0:r:SUPP:d BASE0=ArSI():rw:SUPP SEG0=FINAL_DSEG():r:SUPP
| LODSD               | STRINGOP      | BASE          | I386          | ad          |           |           | 0xAD mode64 norexw_prefix no66_prefix  norep OVERRIDE_SEG0()                                        | REG0=XED_REG_EAX:w:SUPP MEM0:r:SUPP:d BASE0=ArSI():rw:SUPP SEG0=FINAL_DSEG():r:SUPP
| LODSW               | STRINGOP      | BASE          | I86           | ad          |           |           | 0xAD mode16 no66_prefix  norep OVERRIDE_SEG0()                                                      | REG0=XED_REG_AX:w:SUPP MEM0:r:SUPP:w BASE0=ArSI():rw:SUPP SEG0=FINAL_DSEG():r:SUPP
| LODSW               | STRINGOP      | BASE          | I86           | ad          |           |           | 0xAD mode32 66_prefix  norep OVERRIDE_SEG0()                                                        | REG0=XED_REG_AX:w:SUPP MEM0:r:SUPP:w BASE0=ArSI():rw:SUPP SEG0=FINAL_DSEG():r:SUPP
| LODSW               | STRINGOP      | BASE          | I86           | ad          |           |           | 0xAD mode64 norexw_prefix 66_prefix  norep OVERRIDE_SEG0()                                          | REG0=XED_REG_AX:w:SUPP MEM0:r:SUPP:w BASE0=ArSI():rw:SUPP SEG0=FINAL_DSEG():r:SUPP
| LOOP                | COND_BR       | BASE          | I86           | e2          |           |           | 0xE2 DF64() BRDISP8() IMMUNE66_LOOP64()                                                             | RELBR:r:b:i8 REG0=ArCX():rw:SUPP REG1=rIP():rw:SUPP
| LOOPE               | COND_BR       | BASE          | I86           | e1          |           |           | 0xE1 MODEP5=1 REP=0 DF64() BRDISP8() IMMUNE66_LOOP64()                                              | RELBR:r:b:i8 REG0=ArCX():rw:SUPP REG1=rIP():rw:SUPP
| LOOPE               | COND_BR       | BASE          | I86           | e1          |           |           | 0xE1 MODEP5=1 REP=3 DF64() BRDISP8() IMMUNE66_LOOP64()                                              | RELBR:r:b:i8 REG0=ArCX():rw:SUPP REG1=rIP():rw:SUPP
| LOOPE               | COND_BR       | BASE          | I86           | e1          |           |           | 0xE1 MODEP5=0       DF64() BRDISP8() IMMUNE66_LOOP64()                                              | RELBR:r:b:i8 REG0=ArCX():rw:SUPP REG1=rIP():rw:SUPP
| LOOPE               | COND_BR       | BASE          | I86           | e0          |           |           | 0xE0 MODEP5=1 REP=3  DF64() BRDISP8() IMMUNE66_LOOP64()                                             | RELBR:r:b:i8 REG0=ArCX():rw:SUPP REG1=rIP():rw:SUPP
| LOOPNE              | COND_BR       | BASE          | I86           | e0          |           |           | 0xE0 MODEP5=1  REP=0  DF64() BRDISP8() IMMUNE66_LOOP64()                                            | RELBR:r:b:i8 REG0=ArCX():rw:SUPP REG1=rIP():rw:SUPP
| LOOPNE              | COND_BR       | BASE          | I86           | e0          |           |           | 0xE0 MODEP5=1  REP=2  DF64() BRDISP8() IMMUNE66_LOOP64()                                            | RELBR:r:b:i8 REG0=ArCX():rw:SUPP REG1=rIP():rw:SUPP
| LOOPNE              | COND_BR       | BASE          | I86           | e0          |           |           | 0xE0 MODEP5=0         DF64() BRDISP8() IMMUNE66_LOOP64()                                            | RELBR:r:b:i8 REG0=ArCX():rw:SUPP REG1=rIP():rw:SUPP
| LOOPNE              | COND_BR       | BASE          | I86           | e1          |           |           | 0xE1 MODEP5=1 REP=2  DF64() BRDISP8() IMMUNE66_LOOP64()                                             | RELBR:r:b:i8 REG0=ArCX():rw:SUPP REG1=rIP():rw:SUPP
| LSL                 | SYSTEM        | BASE          | I286PROTECTED | 0f 03       | mm        | rrr       | 0x0F 0x03 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | REG0=GPRv_R():rw MEM0:r:w
| LSL                 | SYSTEM        | BASE          | I286PROTECTED | 0f 03       | 0b11      | rrr       | 0x0F 0x03 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_R():rw REG1=GPRz_B():r
| LSS                 | SEGOP         | BASE          | I386          | 0f b2       | mm        | rrr       | 0x0F 0xB2 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | REG0=GPRv_R():w MEM0:r:p2 REG1=XED_REG_SS:w:SUPP
| LTR                 | SYSTEM        | BASE          | I286PROTECTED | 0f 00       | mm        | 0b011     | 0x0F 0x00 MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM()                                                 | MEM0:r:w REG0=XED_REG_TR:w:SUPP
| LTR                 | SYSTEM        | BASE          | I286PROTECTED | 0f 00       | 0b11      | 0b011     | 0x0F 0x00 MOD[0b11] MOD=3 REG[0b011] RM[nnn]                                                        | REG0=GPR16_B():r REG1=XED_REG_TR:w:SUPP
| MOV                 | DATAXFER      | BASE          | I86           | c6          | 0b11      | 0b000     | 0xC6 MOD[0b11] MOD=3 REG[0b000] RM[nnn] UIMM8()                                                     | REG0=GPR8_B():w IMM0:r:b
| MOV                 | DATAXFER      | BASE          | I86           | c6          | mm        | 0b000     | 0xC6 MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM() UIMM8()                                              | MEM0:w:b IMM0:r:b
| MOV                 | DATAXFER      | BASE          | I86           | c7          | 0b11      | 0b000     | 0xC7 MOD[0b11] MOD=3 REG[0b000] RM[nnn] SIMMz()                                                     | REG0=GPRv_B():w IMM0:r:z
| MOV                 | DATAXFER      | BASE          | I86           | c7          | mm        | 0b000     | 0xC7 MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM() SIMMz()                                              | MEM0:w:v IMM0:r:z
| MOV                 | DATAXFER      | BASE          | I86           | 88          | 0b11      | rrr       | 0x88 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPR8_B():w REG1=GPR8_R():r
| MOV                 | DATAXFER      | BASE          | I86           | 88          | mm        | rrr       | 0x88 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                        | MEM0:w:b REG0=GPR8_R():r
| MOV                 | DATAXFER      | BASE          | I86           | 89          | mm        | rrr       | 0x89 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                        | MEM0:w:v REG0=GPRv_R():r
| MOV                 | DATAXFER      | BASE          | I86           | 89          | 0b11      | rrr       | 0x89 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPRv_B():w REG1=GPRv_R():r
| MOV                 | DATAXFER      | BASE          | I86           | 8a          | mm        | rrr       | 0x8A MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                        | REG0=GPR8_R():w MEM0:r:b
| MOV                 | DATAXFER      | BASE          | I86           | 8a          | 0b11      | rrr       | 0x8A MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPR8_R():w REG1=GPR8_B():r
| MOV                 | DATAXFER      | BASE          | I86           | 8b          | mm        | rrr       | 0x8B MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                        | REG0=GPRv_R():w MEM0:r:v
| MOV                 | DATAXFER      | BASE          | I86           | 8b          | 0b11      | rrr       | 0x8B MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPRv_R():w REG1=GPRv_B():r
| MOV                 | DATAXFER      | BASE          | I86           | 8c          | mm        | rrr       | 0x8C MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                        | MEM0:w:w REG0=SEG():r
| MOV                 | DATAXFER      | BASE          | I86           | 8c          | 0b11      | rrr       | 0x8C MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPRv_B():w REG1=SEG():r
| MOV                 | DATAXFER      | BASE          | I86           | 8e          | mm        | rrr       | 0x8E MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                        | REG0=SEG_MOV():w MEM0:r:w
| MOV                 | DATAXFER      | BASE          | I86           | 8e          | 0b11      | rrr       | 0x8E MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=SEG_MOV():w REG1=GPR16_B():r
| MOV                 | DATAXFER      | BASE          | I86           | a0          |           |           | 0xA0 MEMDISPv()   OVERRIDE_SEG0()                                                                   | REG0=XED_REG_AL:w:IMPL MEM0:r:b SEG0=FINAL_DSEG():r:SUPP BASE0=XED_REG_INVALID:r:ECOND INDEX=XED_REG_INVALID:r:ECOND
| MOV                 | DATAXFER      | BASE          | I86           | a1          |           |           | 0xA1 MEMDISPv() OVERRIDE_SEG0()                                                                     | REG0=OrAX():w:IMPL MEM0:r:v SEG0=FINAL_DSEG():r:SUPP BASE0=XED_REG_INVALID:r:ECOND INDEX=XED_REG_INVALID:r:ECOND
| MOV                 | DATAXFER      | BASE          | I86           | a2          |           |           | 0xA2 MEMDISPv()  OVERRIDE_SEG0()                                                                    | MEM0:w:b REG0=XED_REG_AL:r:IMPL SEG0=FINAL_DSEG():r:SUPP BASE0=XED_REG_INVALID:r:ECOND INDEX=XED_REG_INVALID:r:ECOND
| MOV                 | DATAXFER      | BASE          | I86           | a3          |           |           | 0xA3 MEMDISPv() OVERRIDE_SEG0()                                                                     | MEM0:w:v REG0=OrAX():r:IMPL  SEG0=FINAL_DSEG():r:SUPP BASE0=XED_REG_INVALID:r:ECOND INDEX=XED_REG_INVALID:r:ECOND
| MOV                 | DATAXFER      | BASE          | I86           |             |           |           | 0b1011_0 SRM[rrr] UIMM8()                                                                           | REG0=GPR8_SB():w IMM0:r:b
| MOV                 | DATAXFER      | BASE          | I86           |             |           |           | 0b1011_1 SRM[rrr] UIMMv()                                                                           | REG0=GPRv_SB():w IMM0:r:v
| MOV_CR              | DATAXFER      | BASE          | I86           | 0f 22       | mm        | rrr       | 0x0F 0x22 MOD[mm] REG[rrr] RM[nnn] CR_WIDTH() not64                                                 | REG0=CR_R():w REG1=GPR32_B():r
| MOV_CR              | DATAXFER      | BASE          | I86           | 0f 22       | mm        | rrr       | 0x0F 0x22 MOD[mm] REG[rrr] RM[nnn] CR_WIDTH() mode64                                                | REG0=CR_R():w REG1=GPR64_B():r
| MOV_CR              | DATAXFER      | BASE          | I86           | 0f 20       | mm        | rrr       | 0x0F 0x20 MOD[mm] REG[rrr] RM[nnn] CR_WIDTH() not64                                                 | REG0=GPR32_B():w REG1=CR_R():r
| MOV_CR              | DATAXFER      | BASE          | I86           | 0f 20       | mm        | rrr       | 0x0F 0x20 MOD[mm] REG[rrr] RM[nnn] CR_WIDTH() mode64                                                | REG0=GPR64_B():w REG1=CR_R():r
| MOV_DR              | DATAXFER      | BASE          | I86           | 0f 23       | mm        | rrr       | 0x0F 0x23 MOD[mm] REG[rrr] RM[nnn] CR_WIDTH() not64                                                 | REG0=DR_R():w REG1=GPR32_B():r
| MOV_DR              | DATAXFER      | BASE          | I86           | 0f 23       | mm        | rrr       | 0x0F 0x23 MOD[mm] REG[rrr] RM[nnn] CR_WIDTH() mode64                                                | REG0=DR_R():w REG1=GPR64_B():r
| MOV_DR              | DATAXFER      | BASE          | I86           | 0f 21       | mm        | rrr       | 0x0F 0x21 MOD[mm] REG[rrr] RM[nnn] CR_WIDTH() not64                                                 | REG0=GPR32_B():w REG1=DR_R():r
| MOV_DR              | DATAXFER      | BASE          | I86           | 0f 21       | mm        | rrr       | 0x0F 0x21 MOD[mm] REG[rrr] RM[nnn] CR_WIDTH() mode64                                                | REG0=GPR64_B():w REG1=DR_R():r
| MOVSB               | STRINGOP      | BASE          | I86           | a4          |           |           | 0xA4 norep OVERRIDE_SEG1()                                                                          | MEM0:w:SUPP:b BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP  MEM1:r:SUPP:b BASE1=ArSI():rw:SUPP SEG1=FINAL_DSEG1():r:SUPP
| MOVSD               | STRINGOP      | BASE          | I386          | a5          |           |           | 0xA5 mode16 66_prefix  norep OVERRIDE_SEG1()                                                        | MEM0:w:SUPP:d BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP MEM1:r:SUPP:d BASE1=ArSI():rw:SUPP SEG1=FINAL_DSEG1():r:SUPP
| MOVSD               | STRINGOP      | BASE          | I386          | a5          |           |           | 0xA5 mode32 no66_prefix  norep OVERRIDE_SEG1()                                                      | MEM0:w:SUPP:d BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP MEM1:r:SUPP:d BASE1=ArSI():rw:SUPP SEG1=FINAL_DSEG1():r:SUPP
| MOVSD               | STRINGOP      | BASE          | I386          | a5          |           |           | 0xA5 mode64 norexw_prefix no66_prefix  norep OVERRIDE_SEG1()                                        | MEM0:w:SUPP:d BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP MEM1:r:SUPP:d BASE1=ArSI():rw:SUPP SEG1=FINAL_DSEG1():r:SUPP
| MOVSW               | STRINGOP      | BASE          | I86           | a5          |           |           | 0xA5 mode16 no66_prefix  norep  OVERRIDE_SEG1()                                                     | MEM0:w:SUPP:w BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP MEM1:r:SUPP:w BASE1=ArSI():rw:SUPP SEG1=FINAL_DSEG1():r:SUPP
| MOVSW               | STRINGOP      | BASE          | I86           | a5          |           |           | 0xA5 mode32 66_prefix  norep  OVERRIDE_SEG1()                                                       | MEM0:w:SUPP:w BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP MEM1:r:SUPP:w BASE1=ArSI():rw:SUPP SEG1=FINAL_DSEG1():r:SUPP
| MOVSW               | STRINGOP      | BASE          | I86           | a5          |           |           | 0xA5 mode64 norexw_prefix 66_prefix  norep  OVERRIDE_SEG1()                                         | MEM0:w:SUPP:w BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP MEM1:r:SUPP:w BASE1=ArSI():rw:SUPP SEG1=FINAL_DSEG1():r:SUPP
| MOVSX               | DATAXFER      | BASE          | I386          | 0f be       | mm        | rrr       | 0x0F 0xBE MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | REG0=GPRv_R():w MEM0:r:b
| MOVSX               | DATAXFER      | BASE          | I386          | 0f be       | 0b11      | rrr       | 0x0F 0xBE MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_R():w REG1=GPR8_B():r
| MOVSX               | DATAXFER      | BASE          | I386          | 0f bf       | mm        | rrr       | 0x0F 0xBF MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | REG0=GPRv_R():w MEM0:r:w
| MOVSX               | DATAXFER      | BASE          | I386          | 0f bf       | 0b11      | rrr       | 0x0F 0xBF MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_R():w REG1=GPR16_B():r
| MOVZX               | DATAXFER      | BASE          | I386          | 0f b6       | mm        | rrr       | 0x0F 0xB6 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | REG0=GPRv_R():w MEM0:r:b
| MOVZX               | DATAXFER      | BASE          | I386          | 0f b6       | 0b11      | rrr       | 0x0F 0xB6 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_R():w REG1=GPR8_B():r
| MOVZX               | DATAXFER      | BASE          | I386          | 0f b7       | mm        | rrr       | 0x0F 0xB7 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | REG0=GPRv_R():w MEM0:r:w
| MOVZX               | DATAXFER      | BASE          | I386          | 0f b7       | 0b11      | rrr       | 0x0F 0xB7 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_R():w REG1=GPR16_B():r
| MUL                 | BINARY        | BASE          | I86           | f6          | mm        | 0b100     | 0xF6 MOD[mm] MOD!=3 REG[0b100] RM[nnn] MODRM()                                                      | MEM0:r:b REG0=XED_REG_AL:r:SUPP REG1=XED_REG_AX:w:SUPP
| MUL                 | BINARY        | BASE          | I86           | f6          | 0b11      | 0b100     | 0xF6 MOD[0b11] MOD=3 REG[0b100] RM[nnn]                                                             | REG0=GPR8_B():r REG1=XED_REG_AL:r:SUPP REG2=XED_REG_AX:w:SUPP
| MUL                 | BINARY        | BASE          | I86           | f7          | mm        | 0b100     | 0xF7 MOD[mm] MOD!=3 REG[0b100] RM[nnn] MODRM()                                                      | MEM0:r:v REG0=OrAX():rw:SUPP REG1=OrDX():w:SUPP
| MUL                 | BINARY        | BASE          | I86           | f7          | 0b11      | 0b100     | 0xF7 MOD[0b11] MOD=3 REG[0b100] RM[nnn]                                                             | REG0=GPRv_B():r REG1=OrAX():rw:SUPP REG2=OrDX():w:SUPP
| NEG                 | BINARY        | BASE          | I86           | f6          | mm        | 0b011     | 0xF6 MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM() nolock_prefix                                        | MEM0:rw:b
| NEG                 | BINARY        | BASE          | I86           | f6          | 0b11      | 0b011     | 0xF6 MOD[0b11] MOD=3 REG[0b011] RM[nnn]                                                             | REG0=GPR8_B():rw
| NEG                 | BINARY        | BASE          | I86           | f7          | mm        | 0b011     | 0xF7 MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM() nolock_prefix                                        | MEM0:rw:v
| NEG                 | BINARY        | BASE          | I86           | f7          | 0b11      | 0b011     | 0xF7 MOD[0b11] MOD=3 REG[0b011] RM[nnn]                                                             | REG0=GPRv_B():rw
| NEG_LOCK            | BINARY        | BASE          | I86           | f6          | mm        | 0b011     | 0xF6 MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM() lock_prefix                                          | MEM0:rw:b
| NEG_LOCK            | BINARY        | BASE          | I86           | f7          | mm        | 0b011     | 0xF7 MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM() lock_prefix                                          | MEM0:rw:v
| NOP                 | NOP           | BASE          | I86           |             |           |           | 0b1001_0 SRM[0b000] SRM=0  not_refining_f3 norexb_prefix                                            | 
| NOP                 | NOP           | BASE          | I86           |             |           |           | 0b1001_0 SRM[0b000] SRM=0  refining_f3 P4=0                                                         | 
| NOP                 | WIDENOP       | BASE          | FAT_NOP       | 0f 18       | 0b11      | 0b000     | 0x0F 0x18 MOD[0b11] MOD=3 REG[0b000] RM[nnn]                                                        | REG0=GPRv_B():r
| NOP                 | WIDENOP       | BASE          | FAT_NOP       | 0f 18       | 0b11      | 0b001     | 0x0F 0x18 MOD[0b11] MOD=3 REG[0b001] RM[nnn]                                                        | REG0=GPRv_B():r
| NOP                 | WIDENOP       | BASE          | FAT_NOP       | 0f 18       | 0b11      | 0b010     | 0x0F 0x18 MOD[0b11] MOD=3 REG[0b010] RM[nnn]                                                        | REG0=GPRv_B():r
| NOP                 | WIDENOP       | BASE          | FAT_NOP       | 0f 18       | 0b11      | 0b011     | 0x0F 0x18 MOD[0b11] MOD=3 REG[0b011] RM[nnn]                                                        | REG0=GPRv_B():r
| NOP                 | WIDENOP       | BASE          | FAT_NOP       | 0f 18       | mm        | 0b100     | 0x0F 0x18 MOD[mm] MOD!=3 REG[0b100] RM[nnn] MODRM()                                                 | MEM0:r:v
| NOP                 | WIDENOP       | BASE          | FAT_NOP       | 0f 18       | 0b11      | 0b100     | 0x0F 0x18 MOD[0b11] MOD=3 REG[0b100] RM[nnn]                                                        | REG0=GPRv_B():r
| NOP                 | WIDENOP       | BASE          | FAT_NOP       | 0f 18       | mm        | 0b101     | 0x0F 0x18 MOD[mm] MOD!=3 REG[0b101] RM[nnn] MODRM()                                                 | MEM0:r:v
| NOP                 | WIDENOP       | BASE          | FAT_NOP       | 0f 18       | 0b11      | 0b101     | 0x0F 0x18 MOD[0b11] MOD=3 REG[0b101] RM[nnn]                                                        | REG0=GPRv_B():r
| NOP                 | WIDENOP       | BASE          | FAT_NOP       | 0f 18       | mm        | 0b110     | 0x0F 0x18 MOD[mm] MOD!=3 REG[0b110] RM[nnn] MODRM()                                                 | MEM0:r:v
| NOP                 | WIDENOP       | BASE          | FAT_NOP       | 0f 18       | 0b11      | 0b110     | 0x0F 0x18 MOD[0b11] MOD=3 REG[0b110] RM[nnn]                                                        | REG0=GPRv_B():r
| NOP                 | WIDENOP       | BASE          | FAT_NOP       | 0f 18       | mm        | 0b111     | 0x0F 0x18 MOD[mm] MOD!=3 REG[0b111] RM[nnn] MODRM()                                                 | MEM0:r:v
| NOP                 | WIDENOP       | BASE          | FAT_NOP       | 0f 18       | 0b11      | 0b111     | 0x0F 0x18 MOD[0b11] MOD=3 REG[0b111] RM[nnn]                                                        | REG0=GPRv_B():r
| NOP                 | WIDENOP       | BASE          | FAT_NOP       | 0f 19       | mm        | rrr       | 0x0F 0x19 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | MEM0:r:v REG0=GPRv_R():r
| NOP                 | WIDENOP       | BASE          | FAT_NOP       | 0f 19       | 0b11      | rrr       | 0x0F 0x19 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_B():r REG1=GPRv_R():r
| NOP                 | WIDENOP       | BASE          | FAT_NOP       | 0f 1a       | mm        | rrr       | 0x0F 0x1A MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | MEM0:r:v REG0=GPRv_R():r
| NOP                 | WIDENOP       | BASE          | FAT_NOP       | 0f 1a       | 0b11      | rrr       | 0x0F 0x1A MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_B():r REG1=GPRv_R():r
| NOP                 | WIDENOP       | BASE          | FAT_NOP       | 0f 1b       | mm        | rrr       | 0x0F 0x1B MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | MEM0:r:v REG0=GPRv_R():r
| NOP                 | WIDENOP       | BASE          | FAT_NOP       | 0f 1b       | 0b11      | rrr       | 0x0F 0x1B MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_B():r REG1=GPRv_R():r
| NOP                 | WIDENOP       | BASE          | FAT_NOP       | 0f 1c       | mm        | rrr       | 0x0F 0x1C MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | MEM0:r:v REG0=GPRv_R():r
| NOP                 | WIDENOP       | BASE          | FAT_NOP       | 0f 1c       | 0b11      | rrr       | 0x0F 0x1C MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_B():r REG1=GPRv_R():r
| NOP                 | WIDENOP       | BASE          | FAT_NOP       | 0f 1d       | mm        | rrr       | 0x0F 0x1D MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | MEM0:r:v REG0=GPRv_R():r
| NOP                 | WIDENOP       | BASE          | FAT_NOP       | 0f 1d       | 0b11      | rrr       | 0x0F 0x1D MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_B():r REG1=GPRv_R():r
| NOP                 | WIDENOP       | BASE          | FAT_NOP       | 0f 1e       | mm        | rrr       | 0x0F 0x1E MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | MEM0:r:v REG0=GPRv_R():r
| NOP                 | WIDENOP       | BASE          | FAT_NOP       | 0f 1e       | 0b11      | rrr       | 0x0F 0x1E MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_B():r REG1=GPRv_R():r
| NOP                 | WIDENOP       | BASE          | FAT_NOP       | 0f 1f       | mm        | rrr       | 0x0F 0x1F MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | MEM0:r:v REG0=GPRv_R():r
| NOP                 | WIDENOP       | BASE          | FAT_NOP       | 0f 1f       | 0b11      | rrr       | 0x0F 0x1F MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_B():r REG1=GPRv_R():r
| NOP                 | WIDENOP       | BASE          | KNC_MISC      | 0f 1f       | mm        | 0b000     | 0x0F 0x1F MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM()                                                 | MEM0:r:v
| NOP                 | WIDENOP       | BASE          | KNC_MISC      | 0f 1f       | 0b11      | 0b000     | 0x0F 0x1F MOD[0b11] MOD=3 REG[0b000] RM[nnn]                                                        | REG0=GPRv_B():r
| NOP                 | WIDENOP       | BASE          | PPRO          | 0f 1e       | 0b11      | 0b111     | 0x0F 0x1E MOD[0b11] MOD=3  REG[0b111] RM[0b010]  f3_refining_prefix CET=0                           | REG0=GPRv_B():r REG1=GPRv_R():r
| NOP                 | WIDENOP       | BASE          | PPRO          | 0f 1e       | 0b11      | 0b111     | 0x0F 0x1E MOD[0b11] MOD=3  REG[0b111] RM[0b011]  f3_refining_prefix CET=0                           | REG0=GPRv_B():r REG1=GPRv_R():r
| NOP                 | WIDENOP       | BASE          | PPRO          | 0f 1e       | 0b11      | 0b001     | 0x0F 0x1E MOD[0b11] MOD=3  REG[0b001] RM[nnn]  f3_refining_prefix W0 CET=0                          | REG0=GPRv_B():r REG1=GPRv_R():r
| NOP                 | WIDENOP       | BASE          | PPRO          | 0f 1e       | 0b11      | 0b001     | 0x0F 0x1E MOD[0b11] MOD=3  REG[0b001] RM[nnn]  f3_refining_prefix W1 mode64  CET=0                  | REG0=GPRv_B():r REG1=GPRv_R():r
| NOP                 | WIDENOP       | BASE          | PPRO          | 0f 1c       | mm        | 0b000     | 0x0F 0x1C MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM() f2_refining_prefix                              | MEM0:r:v REG0=GPRv_R():r
| NOP                 | WIDENOP       | BASE          | PPRO          | 0f 1c       | mm        | 0b000     | 0x0F 0x1C MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM() f3_refining_prefix                              | MEM0:r:v REG0=GPRv_R():r
| NOP                 | WIDENOP       | BASE          | PPRO          | 0f 1c       | mm        | 0b000     | 0x0F 0x1C MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM() osz_refining_prefix                             | MEM0:r:v REG0=GPRv_R():r
| NOP                 | WIDENOP       | BASE          | PPRO          | 0f 1c       | mm        | 0b001     | 0x0F 0x1C MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM()                                                 | MEM0:r:v REG0=GPRv_R():r
| NOP                 | WIDENOP       | BASE          | PPRO          | 0f 1c       | mm        | 0b010     | 0x0F 0x1C MOD[mm] MOD!=3 REG[0b010] RM[nnn] MODRM()                                                 | MEM0:r:v REG0=GPRv_R():r
| NOP                 | WIDENOP       | BASE          | PPRO          | 0f 1c       | mm        | 0b011     | 0x0F 0x1C MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM()                                                 | MEM0:r:v REG0=GPRv_R():r
| NOP                 | WIDENOP       | BASE          | PPRO          | 0f 1c       | mm        | 0b100     | 0x0F 0x1C MOD[mm] MOD!=3 REG[0b100] RM[nnn] MODRM()                                                 | MEM0:r:v REG0=GPRv_R():r
| NOP                 | WIDENOP       | BASE          | PPRO          | 0f 1c       | mm        | 0b101     | 0x0F 0x1C MOD[mm] MOD!=3 REG[0b101] RM[nnn] MODRM()                                                 | MEM0:r:v REG0=GPRv_R():r
| NOP                 | WIDENOP       | BASE          | PPRO          | 0f 1c       | mm        | 0b110     | 0x0F 0x1C MOD[mm] MOD!=3 REG[0b110] RM[nnn] MODRM()                                                 | MEM0:r:v REG0=GPRv_R():r
| NOP                 | WIDENOP       | BASE          | PPRO          | 0f 1c       | mm        | 0b111     | 0x0F 0x1C MOD[mm] MOD!=3 REG[0b111] RM[nnn] MODRM()                                                 | MEM0:r:v REG0=GPRv_R():r
| NOP                 | WIDENOP       | BASE          | PPRO          | 0f 1c       | 0b11      | rrr       | 0x0F 0x1C MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_B():r REG1=GPRv_R():r
| NOP                 | WIDENOP       | BASE          | PPRO          | 0f 1c       | mm        | 0b000     | 0x0F 0x1C MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM() no_refining_prefix CLDEMOTE=0                   | MEM0:r:v REG0=GPRv_R():r
| NOP                 | WIDENOP       | BASE          | PPRO          | 0f 1a       | 0b11      | rrr       | 0x0F 0x1A MPXMODE=1 MOD[0b11] MOD=3 REG[rrr] RM[nnn] no_refining_prefix                             | REG0=GPRv_B():r REG1=GPRv_R():r
| NOP                 | WIDENOP       | BASE          | PPRO          | 0f 1b       | 0b11      | rrr       | 0x0F 0x1B MPXMODE=1 MOD[0b11] MOD=3 REG[rrr] RM[nnn] no_refining_prefix                             | REG0=GPRv_B():r REG1=GPRv_R():r
| NOP                 | WIDENOP       | BASE          | PPRO          | 0f 1b       | 0b11      | rrr       | 0x0F 0x1B MPXMODE=1 MOD[0b11] MOD=3 REG[rrr] RM[nnn] f3_refining_prefix                             | REG0=GPRv_B():r REG1=GPRv_R():r
| NOP                 | WIDENOP       | BASE          | PPRO          | 0f 1a       | 0b11      | rrr       | 0x0F 0x1A MPXMODE=0 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                | REG0=GPRv_B():r REG1=GPRv_R():r
| NOP                 | WIDENOP       | BASE          | PPRO          | 0f 1b       | 0b11      | rrr       | 0x0F 0x1B MPXMODE=0 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                | REG0=GPRv_B():r REG1=GPRv_R():r
| NOP                 | WIDENOP       | BASE          | PPRO          | 0f 1a       | mm        | rrr       | 0x0F 0x1A MPXMODE=0 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                         | REG0=GPRv_B():r MEM0:r:v
| NOP                 | WIDENOP       | BASE          | PPRO          | 0f 1b       | mm        | rrr       | 0x0F 0x1B MPXMODE=0 MOD[mm] MOD!=3 REG[rrr] RM[nnn]  MODRM()                                        | REG0=GPRv_B():r MEM0:r:v
| NOP                 | WIDENOP       | BASE          | PREFETCH_NOP  | 0f 0d       | 0b11      | rrr       | 0x0F 0x0D MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_B():r REG1=GPRv_R():r
| NOT                 | LOGICAL       | BASE          | I86           | f6          | mm        | 0b010     | 0xF6 MOD[mm] MOD!=3 REG[0b010] RM[nnn] MODRM() nolock_prefix                                        | MEM0:rw:b
| NOT                 | LOGICAL       | BASE          | I86           | f6          | 0b11      | 0b010     | 0xF6 MOD[0b11] MOD=3 REG[0b010] RM[nnn]                                                             | REG0=GPR8_B():rw
| NOT                 | LOGICAL       | BASE          | I86           | f7          | mm        | 0b010     | 0xF7 MOD[mm] MOD!=3 REG[0b010] RM[nnn] MODRM() nolock_prefix                                        | MEM0:rw:v
| NOT                 | LOGICAL       | BASE          | I86           | f7          | 0b11      | 0b010     | 0xF7 MOD[0b11] MOD=3 REG[0b010] RM[nnn]                                                             | REG0=GPRv_B():rw
| NOT_LOCK            | LOGICAL       | BASE          | I86           | f6          | mm        | 0b010     | 0xF6 MOD[mm] MOD!=3 REG[0b010] RM[nnn] MODRM() lock_prefix                                          | MEM0:rw:b
| NOT_LOCK            | LOGICAL       | BASE          | I86           | f7          | mm        | 0b010     | 0xF7 MOD[mm] MOD!=3 REG[0b010] RM[nnn] MODRM() lock_prefix                                          | MEM0:rw:v
| OR                  | LOGICAL       | BASE          | I86           | 80          | mm        | 0b001     | 0x80 MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM() SIMM8() nolock_prefix                                | MEM0:rw:b IMM0:r:b:i8
| OR                  | LOGICAL       | BASE          | I86           | 80          | 0b11      | 0b001     | 0x80 MOD[0b11] MOD=3 REG[0b001] RM[nnn] SIMM8()                                                     | REG0=GPR8_B():rw IMM0:r:b:i8
| OR                  | LOGICAL       | BASE          | I86           | 81          | mm        | 0b001     | 0x81 MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM() SIMMz() nolock_prefix                                | MEM0:rw:v IMM0:r:z
| OR                  | LOGICAL       | BASE          | I86           | 81          | 0b11      | 0b001     | 0x81 MOD[0b11] MOD=3 REG[0b001] RM[nnn] SIMMz()                                                     | REG0=GPRv_B():rw IMM0:r:z
| OR                  | LOGICAL       | BASE          | I86           | 82          | mm        | 0b001     | 0x82 MOD[mm] MOD!=3 REG[0b001] RM[nnn] not64 MODRM() SIMM8() nolock_prefix                          | MEM0:rw:b IMM0:r:b:i8
| OR                  | LOGICAL       | BASE          | I86           | 82          | 0b11      | 0b001     | 0x82 MOD[0b11] MOD=3 REG[0b001] RM[nnn] not64 SIMM8()                                               | REG0=GPR8_B():rw IMM0:r:b:i8
| OR                  | LOGICAL       | BASE          | I86           | 83          | mm        | 0b001     | 0x83 MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM() SIMM8() nolock_prefix                                | MEM0:rw:v IMM0:r:b:i8
| OR                  | LOGICAL       | BASE          | I86           | 83          | 0b11      | 0b001     | 0x83 MOD[0b11] MOD=3 REG[0b001] RM[nnn] SIMM8()                                                     | REG0=GPRv_B():rw IMM0:r:b:i8
| OR                  | LOGICAL       | BASE          | I86           | 08          | mm        | rrr       | 0x08 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix                                          | MEM0:rw:b REG0=GPR8_R():r
| OR                  | LOGICAL       | BASE          | I86           | 08          | 0b11      | rrr       | 0x08 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPR8_B():rw REG1=GPR8_R():r
| OR                  | LOGICAL       | BASE          | I86           | 09          | mm        | rrr       | 0x09 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix                                          | MEM0:rw:v REG0=GPRv_R():r
| OR                  | LOGICAL       | BASE          | I86           | 09          | 0b11      | rrr       | 0x09 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPRv_B():rw REG1=GPRv_R():r
| OR                  | LOGICAL       | BASE          | I86           | 0a          | mm        | rrr       | 0x0A MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                        | REG0=GPR8_R():rw MEM0:r:b
| OR                  | LOGICAL       | BASE          | I86           | 0a          | 0b11      | rrr       | 0x0A MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPR8_R():rw REG1=GPR8_B():r
| OR                  | LOGICAL       | BASE          | I86           | 0b          | mm        | rrr       | 0x0B MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                        | REG0=GPRv_R():rw MEM0:r:v
| OR                  | LOGICAL       | BASE          | I86           | 0b          | 0b11      | rrr       | 0x0B MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPRv_R():rw REG1=GPRv_B():r
| OR                  | LOGICAL       | BASE          | I86           | 0c          |           |           | 0x0C UIMM8()                                                                                        | REG0=XED_REG_AL:rw:IMPL IMM0:r:b
| OR                  | LOGICAL       | BASE          | I86           | 0d          |           |           | 0x0D SIMMz()                                                                                        | REG0=OrAX():rw:IMPL IMM0:r:z
| OR_LOCK             | LOGICAL       | BASE          | I86           | 80          | mm        | 0b001     | 0x80 MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM() SIMM8() lock_prefix                                  | MEM0:rw:b IMM0:r:b:i8
| OR_LOCK             | LOGICAL       | BASE          | I86           | 81          | mm        | 0b001     | 0x81 MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM() SIMMz() lock_prefix                                  | MEM0:rw:v IMM0:r:z
| OR_LOCK             | LOGICAL       | BASE          | I86           | 82          | mm        | 0b001     | 0x82 MOD[mm] MOD!=3 REG[0b001] RM[nnn] not64 MODRM() SIMM8() lock_prefix                            | MEM0:rw:b IMM0:r:b:i8
| OR_LOCK             | LOGICAL       | BASE          | I86           | 83          | mm        | 0b001     | 0x83 MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM() SIMM8() lock_prefix                                  | MEM0:rw:v IMM0:r:b:i8
| OR_LOCK             | LOGICAL       | BASE          | I86           | 08          | mm        | rrr       | 0x08 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix                                            | MEM0:rw:b REG0=GPR8_R():r
| OR_LOCK             | LOGICAL       | BASE          | I86           | 09          | mm        | rrr       | 0x09 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix                                            | MEM0:rw:v REG0=GPRv_R():r
| OUT                 | IO            | BASE          | I86           | e6          |           |           | 0xE6 UIMM8()                                                                                        | IMM0:r:b REG0=XED_REG_AL:r:IMPL
| OUT                 | IO            | BASE          | I86           | e7          |           |           | 0xE7 UIMM8() IMMUNE_REXW()                                                                          | IMM0:r:b REG0=OeAX():r:IMPL
| OUT                 | IO            | BASE          | I86           | ee          |           |           | 0xEE                                                                                                | REG0=XED_REG_DX:r:IMPL REG1=XED_REG_AL:r:IMPL
| OUT                 | IO            | BASE          | I86           | ef          |           |           | 0xEF IMMUNE_REXW()                                                                                  | REG0=XED_REG_DX:r:IMPL REG1=OeAX():r:IMPL
| OUTSB               | IOSTRINGOP    | BASE          | I186          | 6e          |           |           | 0x6E norep OVERRIDE_SEG0()                                                                          | REG0=XED_REG_DX:r:SUPP MEM0:r:SUPP:b BASE0=ArSI():rw:SUPP SEG0=FINAL_DSEG():r:SUPP
| OUTSD               | IOSTRINGOP    | BASE          | I386          | 6f          |           |           | 0x6F mode16 66_prefix  norep OVERRIDE_SEG0()                                                        | REG0=XED_REG_DX:r:SUPP MEM0:r:SUPP:d BASE0=ArSI():rw:SUPP SEG0=FINAL_DSEG():r:SUPP
| OUTSD               | IOSTRINGOP    | BASE          | I386          | 6f          |           |           | 0x6F mode32 no66_prefix  norep OVERRIDE_SEG0()                                                      | REG0=XED_REG_DX:r:SUPP MEM0:r:SUPP:d BASE0=ArSI():rw:SUPP SEG0=FINAL_DSEG():r:SUPP
| OUTSD               | IOSTRINGOP    | BASE          | I386          | 6f          |           |           | 0x6F mode64 norexw_prefix no66_prefix  norep OVERRIDE_SEG0()                                        | REG0=XED_REG_DX:r:SUPP MEM0:r:SUPP:d BASE0=ArSI():rw:SUPP SEG0=FINAL_DSEG():r:SUPP
| OUTSD               | IOSTRINGOP    | BASE          | I386          | 6f          |           |           | 0x6F mode64 rexw_prefix  norep OVERRIDE_SEG0()                                                      | REG0=XED_REG_DX:r:SUPP MEM0:r:SUPP:d BASE0=ArSI():rw:SUPP SEG0=FINAL_DSEG():r:SUPP
| OUTSW               | IOSTRINGOP    | BASE          | I186          | 6f          |           |           | 0x6F mode16 no66_prefix norep OVERRIDE_SEG0()                                                       | REG0=XED_REG_DX:r:SUPP MEM0:r:SUPP:w BASE0=ArSI():rw:SUPP SEG0=FINAL_DSEG():r:SUPP
| OUTSW               | IOSTRINGOP    | BASE          | I186          | 6f          |           |           | 0x6F mode32 66_prefix norep OVERRIDE_SEG0()                                                         | REG0=XED_REG_DX:r:SUPP MEM0:r:SUPP:w BASE0=ArSI():rw:SUPP SEG0=FINAL_DSEG():r:SUPP
| OUTSW               | IOSTRINGOP    | BASE          | I186          | 6f          |           |           | 0x6F mode64 norexw_prefix 66_prefix  norep OVERRIDE_SEG0()                                          | REG0=XED_REG_DX:r:SUPP MEM0:r:SUPP:w BASE0=ArSI():rw:SUPP SEG0=FINAL_DSEG():r:SUPP
| POP                 | POP           | BASE          | I86           | 8f          | mm        | 0b000     | 0x8F MOD[mm] MOD!=3 REG[0b000] RM[nnn] DF64() MODRM()                                               | MEM0:w:v REG0=XED_REG_STACKPOP:r:spw:SUPP
| POP                 | POP           | BASE          | I86           | 8f          | 0b11      | 0b000     | 0x8F MOD[0b11] MOD=3 REG[0b000] RM[nnn] DF64()                                                      | REG0=GPRv_B():w REG1=XED_REG_STACKPOP:r:spw:SUPP
| POP                 | POP           | BASE          | I86           | 07          |           |           | 0x07 not64                                                                                          | REG0=XED_REG_ES:w:IMPL REG1=XED_REG_STACKPOP:r:spw:SUPP
| POP                 | POP           | BASE          | I86           | 1f          |           |           | 0x1F not64                                                                                          | REG0=XED_REG_DS:w:IMPL REG1=XED_REG_STACKPOP:r:spw:SUPP
| POP                 | POP           | BASE          | I86           |             |           |           | 0b0101_1 SRM[rrr] DF64()                                                                            | REG0=GPRv_SB():w REG1=XED_REG_STACKPOP:r:spw:SUPP
| POP                 | POP           | BASE          | I86           | 0f a1       |           |           | 0x0F 0xA1 DF64()                                                                                    | REG0=XED_REG_FS:w:IMPL REG1=XED_REG_STACKPOP:r:spw:SUPP
| POP                 | POP           | BASE          | I86           | 0f a9       |           |           | 0x0F 0xA9 DF64()                                                                                    | REG0=XED_REG_GS:w:IMPL REG1=XED_REG_STACKPOP:r:spw:SUPP
| POPA                | POP           | BASE          | I186          | 61          |           |           | 0x61 mode16 no66_prefix                                                                             | REG0=XED_REG_STACKPOP:r:spw8:SUPP REG1=XED_REG_AX:w:SUPP REG2=XED_REG_CX:w:SUPP REG3=XED_REG_DX:w:SUPP REG4=XED_REG_BX:w:SUPP REG5=XED_REG_BP:w:SUPP REG6=XED_REG_SI:w:SUPP REG7=XED_REG_DI:w:SUPP
| POPA                | POP           | BASE          | I186          | 61          |           |           | 0x61 mode32 66_prefix                                                                               | REG0=XED_REG_STACKPOP:r:spw8:SUPP REG1=XED_REG_AX:w:SUPP REG2=XED_REG_CX:w:SUPP REG3=XED_REG_DX:w:SUPP REG4=XED_REG_BX:w:SUPP REG5=XED_REG_BP:w:SUPP REG6=XED_REG_SI:w:SUPP REG7=XED_REG_DI:w:SUPP
| POPAD               | POP           | BASE          | I386          | 61          |           |           | 0x61 mode16 66_prefix                                                                               | REG0=XED_REG_STACKPOP:r:spw8:SUPP REG1=XED_REG_EAX:w:SUPP REG2=XED_REG_ECX:w:SUPP REG3=XED_REG_EDX:w:SUPP REG4=XED_REG_EBX:w:SUPP REG5=XED_REG_EBP:w:SUPP REG6=XED_REG_ESI:w:SUPP REG7=XED_REG_EDI:w:SUPP
| POPAD               | POP           | BASE          | I386          | 61          |           |           | 0x61 mode32 no66_prefix                                                                             | REG0=XED_REG_STACKPOP:r:spw8:SUPP REG1=XED_REG_EAX:w:SUPP REG2=XED_REG_ECX:w:SUPP REG3=XED_REG_EDX:w:SUPP REG4=XED_REG_EBX:w:SUPP REG5=XED_REG_EBP:w:SUPP REG6=XED_REG_ESI:w:SUPP REG7=XED_REG_EDI:w:SUPP
| POPF                | POP           | BASE          | I86           | 9d          |           |           | 0x9D  mode16 no66_prefix                                                                            | REG0=XED_REG_STACKPOP:r:w:SUPP
| POPF                | POP           | BASE          | I86           | 9d          |           |           | 0x9D mode32 66_prefix                                                                               | REG0=XED_REG_STACKPOP:r:w:SUPP
| POPF                | POP           | BASE          | I86           | 9d          |           |           | 0x9D mode64 norexw_prefix 66_prefix                                                                 | REG0=XED_REG_STACKPOP:r:w:SUPP
| POPFD               | POP           | BASE          | I386          | 9d          |           |           | 0x9D mode16 66_prefix                                                                               | REG0=XED_REG_STACKPOP:r:d:SUPP
| POPFD               | POP           | BASE          | I386          | 9d          |           |           | 0x9D mode32 no66_prefix                                                                             | REG0=XED_REG_STACKPOP:r:d:SUPP
| PUSH                | PUSH          | BASE          | I186          | 68          |           |           | 0x68 DF64() SIMMz()                                                                                 | IMM0:r:z REG0=XED_REG_STACKPUSH:w:spw:SUPP
| PUSH                | PUSH          | BASE          | I186          | 6a          |           |           | 0x6A DF64() SIMM8()                                                                                 | IMM0:r:b:i8 REG0=XED_REG_STACKPUSH:w:spw:SUPP
| PUSH                | PUSH          | BASE          | I86           | ff          | mm        | 0b110     | 0xFF MOD[mm] MOD!=3 REG[0b110] RM[nnn] DF64() MODRM()                                               | MEM0:r:v REG0=XED_REG_STACKPUSH:w:spw:SUPP
| PUSH                | PUSH          | BASE          | I86           | ff          | 0b11      | 0b110     | 0xFF MOD[0b11] MOD=3 REG[0b110] RM[nnn] DF64()                                                      | REG0=GPRv_B():r REG1=XED_REG_STACKPUSH:w:spw:SUPP
| PUSH                | PUSH          | BASE          | I86           | 06          |           |           | 0x06 not64                                                                                          | REG0=XED_REG_ES:r:IMPL REG1=XED_REG_STACKPUSH:w:spw:SUPP
| PUSH                | PUSH          | BASE          | I86           | 0e          |           |           | 0x0E not64                                                                                          | REG0=XED_REG_CS:r:IMPL REG1=XED_REG_STACKPUSH:w:spw:SUPP
| PUSH                | PUSH          | BASE          | I86           | 16          |           |           | 0x16 not64                                                                                          | REG0=XED_REG_SS:r:IMPL REG1=XED_REG_STACKPUSH:w:spw:SUPP
| PUSH                | PUSH          | BASE          | I86           | 1e          |           |           | 0x1E not64                                                                                          | REG0=XED_REG_DS:r:IMPL REG1=XED_REG_STACKPUSH:w:spw:SUPP
| PUSH                | PUSH          | BASE          | I86           |             |           |           | 0b0101_0 SRM[rrr] DF64()                                                                            | REG0=GPRv_SB():r REG1=XED_REG_STACKPUSH:w:spw:SUPP
| PUSH                | PUSH          | BASE          | I86           | 0f a0       |           |           | 0x0F 0xA0 DF64()                                                                                    | REG0=XED_REG_FS:r:IMPL REG1=XED_REG_STACKPUSH:w:spw:SUPP
| PUSH                | PUSH          | BASE          | I86           | 0f a8       |           |           | 0x0F 0xA8 DF64()                                                                                    | REG0=XED_REG_GS:r:IMPL REG1=XED_REG_STACKPUSH:w:spw:SUPP
| PUSHA               | PUSH          | BASE          | I186          | 60          |           |           | 0x60 mode16 no66_prefix                                                                             | REG0=XED_REG_STACKPUSH:w:spw8:SUPP REG1=XED_REG_AX:r:SUPP REG2=XED_REG_CX:r:SUPP REG3=XED_REG_DX:r:SUPP REG4=XED_REG_BX:r:SUPP REG5=XED_REG_SP:r:SUPP REG6=XED_REG_BP:r:SUPP REG7=XED_REG_SI:r:SUPP REG8=XED_REG_DI:r:SUPP
| PUSHA               | PUSH          | BASE          | I186          | 60          |           |           | 0x60 mode32 66_prefix                                                                               | REG0=XED_REG_STACKPUSH:w:spw8:SUPP REG1=XED_REG_AX:r:SUPP REG2=XED_REG_CX:r:SUPP REG3=XED_REG_DX:r:SUPP REG4=XED_REG_BX:r:SUPP REG5=XED_REG_SP:r:SUPP REG6=XED_REG_BP:r:SUPP REG7=XED_REG_SI:r:SUPP REG8=XED_REG_DI:r:SUPP
| PUSHAD              | PUSH          | BASE          | I386          | 60          |           |           | 0x60 mode16 66_prefix                                                                               | REG0=XED_REG_STACKPUSH:w:spw8:SUPP REG1=XED_REG_EAX:r:SUPP REG2=XED_REG_ECX:r:SUPP REG3=XED_REG_EDX:r:SUPP REG4=XED_REG_EBX:r:SUPP REG5=XED_REG_ESP:r:SUPP REG6=XED_REG_EBP:r:SUPP REG7=XED_REG_ESI:r:SUPP REG8=XED_REG_EDI:r:SUPP
| PUSHAD              | PUSH          | BASE          | I386          | 60          |           |           | 0x60 mode32 no66_prefix                                                                             | REG0=XED_REG_STACKPUSH:w:spw8:SUPP REG1=XED_REG_EAX:r:SUPP REG2=XED_REG_ECX:r:SUPP REG3=XED_REG_EDX:r:SUPP REG4=XED_REG_EBX:r:SUPP REG5=XED_REG_ESP:r:SUPP REG6=XED_REG_EBP:r:SUPP REG7=XED_REG_ESI:r:SUPP REG8=XED_REG_EDI:r:SUPP
| PUSHF               | PUSH          | BASE          | I86           | 9c          |           |           | 0x9C mode16 no66_prefix                                                                             | REG0=XED_REG_STACKPUSH:w:w:SUPP
| PUSHF               | PUSH          | BASE          | I86           | 9c          |           |           | 0x9C mode32 66_prefix                                                                               | REG0=XED_REG_STACKPUSH:w:w:SUPP
| PUSHF               | PUSH          | BASE          | I86           | 9c          |           |           | 0x9C mode64 norexw_prefix 66_prefix                                                                 | REG0=XED_REG_STACKPUSH:w:w:SUPP
| PUSHFD              | PUSH          | BASE          | I386          | 9c          |           |           | 0x9C mode32 no66_prefix                                                                             | REG0=XED_REG_STACKPUSH:w:d:SUPP
| PUSHFD              | PUSH          | BASE          | I386          | 9c          |           |           | 0x9C mode16 66_prefix                                                                               | REG0=XED_REG_STACKPUSH:w:d:SUPP
| RCL                 | ROTATE        | BASE          | I186          | c0          | mm        | 0b010     | 0xC0 MOD[mm] MOD!=3 REG[0b010] RM[nnn] MODRM() UIMM8()                                              | MEM0:rw:b IMM0:r:b
| RCL                 | ROTATE        | BASE          | I186          | c0          | 0b11      | 0b010     | 0xC0 MOD[0b11] MOD=3 REG[0b010] RM[nnn] UIMM8()                                                     | REG0=GPR8_B():rw IMM0:r:b
| RCL                 | ROTATE        | BASE          | I186          | c1          | mm        | 0b010     | 0xC1 MOD[mm] MOD!=3 REG[0b010] RM[nnn] MODRM() UIMM8()                                              | MEM0:rw:v IMM0:r:b
| RCL                 | ROTATE        | BASE          | I186          | c1          | 0b11      | 0b010     | 0xC1 MOD[0b11] MOD=3 REG[0b010] RM[nnn] UIMM8()                                                     | REG0=GPRv_B():rw IMM0:r:b
| RCL                 | ROTATE        | BASE          | I86           | d0          | mm        | 0b010     | 0xD0 MOD[mm] MOD!=3 REG[0b010] RM[nnn] MODRM() ONE()                                                | MEM0:rw:b IMM0:r:b:IMPL
| RCL                 | ROTATE        | BASE          | I86           | d0          | 0b11      | 0b010     | 0xD0 MOD[0b11] MOD=3 REG[0b010] RM[nnn] ONE()                                                       | REG0=GPR8_B():rw IMM0:r:b:IMPL
| RCL                 | ROTATE        | BASE          | I86           | d1          | mm        | 0b010     | 0xD1 MOD[mm] MOD!=3 REG[0b010] RM[nnn] MODRM() ONE()                                                | MEM0:rw:v IMM0:r:b:IMPL
| RCL                 | ROTATE        | BASE          | I86           | d1          | 0b11      | 0b010     | 0xD1 MOD[0b11] MOD=3 REG[0b010] RM[nnn] ONE()                                                       | REG0=GPRv_B():rw IMM0:r:b:IMPL
| RCL                 | ROTATE        | BASE          | I86           | d2          | mm        | 0b010     | 0xD2 MOD[mm] MOD!=3 REG[0b010] RM[nnn] MODRM()                                                      | MEM0:rw:b REG0=XED_REG_CL:r:IMPL
| RCL                 | ROTATE        | BASE          | I86           | d2          | 0b11      | 0b010     | 0xD2 MOD[0b11] MOD=3 REG[0b010] RM[nnn]                                                             | REG0=GPR8_B():rw REG1=XED_REG_CL:r:IMPL
| RCL                 | ROTATE        | BASE          | I86           | d3          | mm        | 0b010     | 0xD3 MOD[mm] MOD!=3 REG[0b010] RM[nnn] MODRM()                                                      | MEM0:rw:v REG0=XED_REG_CL:r:IMPL
| RCL                 | ROTATE        | BASE          | I86           | d3          | 0b11      | 0b010     | 0xD3 MOD[0b11] MOD=3 REG[0b010] RM[nnn]                                                             | REG0=GPRv_B():rw REG1=XED_REG_CL:r:IMPL
| RCR                 | ROTATE        | BASE          | I186          | c0          | mm        | 0b011     | 0xC0 MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM() UIMM8()                                              | MEM0:rw:b IMM0:r:b
| RCR                 | ROTATE        | BASE          | I186          | c0          | 0b11      | 0b011     | 0xC0 MOD[0b11] MOD=3 REG[0b011] RM[nnn] UIMM8()                                                     | REG0=GPR8_B():rw IMM0:r:b
| RCR                 | ROTATE        | BASE          | I186          | c1          | mm        | 0b011     | 0xC1 MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM() UIMM8()                                              | MEM0:rw:v IMM0:r:b
| RCR                 | ROTATE        | BASE          | I186          | c1          | 0b11      | 0b011     | 0xC1 MOD[0b11] MOD=3 REG[0b011] RM[nnn] UIMM8()                                                     | REG0=GPRv_B():rw IMM0:r:b
| RCR                 | ROTATE        | BASE          | I86           | d0          | mm        | 0b011     | 0xD0 MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM() ONE()                                                | MEM0:rw:b IMM0:r:b:IMPL
| RCR                 | ROTATE        | BASE          | I86           | d0          | 0b11      | 0b011     | 0xD0 MOD[0b11] MOD=3 REG[0b011] RM[nnn] ONE()                                                       | REG0=GPR8_B():rw IMM0:r:b:IMPL
| RCR                 | ROTATE        | BASE          | I86           | d1          | mm        | 0b011     | 0xD1 MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM() ONE()                                                | MEM0:rw:v IMM0:r:b:IMPL
| RCR                 | ROTATE        | BASE          | I86           | d1          | 0b11      | 0b011     | 0xD1 MOD[0b11] MOD=3 REG[0b011] RM[nnn] ONE()                                                       | REG0=GPRv_B():rw IMM0:r:b:IMPL
| RCR                 | ROTATE        | BASE          | I86           | d2          | mm        | 0b011     | 0xD2 MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM()                                                      | MEM0:rw:b REG0=XED_REG_CL:r:IMPL
| RCR                 | ROTATE        | BASE          | I86           | d2          | 0b11      | 0b011     | 0xD2 MOD[0b11] MOD=3 REG[0b011] RM[nnn]                                                             | REG0=GPR8_B():rw REG1=XED_REG_CL:r:IMPL
| RCR                 | ROTATE        | BASE          | I86           | d3          | mm        | 0b011     | 0xD3 MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM()                                                      | MEM0:rw:v REG0=XED_REG_CL:r:IMPL
| RCR                 | ROTATE        | BASE          | I86           | d3          | 0b11      | 0b011     | 0xD3 MOD[0b11] MOD=3 REG[0b011] RM[nnn]                                                             | REG0=GPRv_B():rw REG1=XED_REG_CL:r:IMPL
| RDMSR               | SYSTEM        | BASE          | PENTIUMREAL   | 0f 32       |           |           | 0x0F 0x32                                                                                           | REG0=XED_REG_EAX:w:SUPP REG1=XED_REG_EDX:w:SUPP REG2=XED_REG_ECX:r:SUPP REG3=XED_REG_MSRS:r:SUPP
| RDPMC               | SYSTEM        | BASE          | RDPMC         | 0f 33       |           |           | 0x0F 0x33                                                                                           | REG0=XED_REG_EAX:w:SUPP REG1=XED_REG_EDX:w:SUPP REG2=XED_REG_ECX:r:SUPP REG3=XED_REG_MSRS:r:SUPP
| RDTSC               | SYSTEM        | BASE          | PENTIUMREAL   | 0f 31       |           |           | 0x0F 0x31                                                                                           | REG0=XED_REG_EAX:w:SUPP REG1=XED_REG_EDX:w:SUPP REG2=XED_REG_TSC:r:SUPP
| REP_INSB            | IOSTRINGOP    | BASE          | I186          | 6c          |           |           | 0x6C repe                                                                                           | MEM0:cw:SUPP:b BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_DX:r:SUPP REG1=ArCX():rcw:SUPP
| REP_INSB            | IOSTRINGOP    | BASE          | I186          | 6c          |           |           | 0x6C repne                                                                                          | MEM0:cw:SUPP:b BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_DX:r:SUPP REG1=ArCX():rcw:SUPP
| REP_INSD            | IOSTRINGOP    | BASE          | I386          | 6d          |           |           | 0x6D mode16 66_prefix  repe                                                                         | MEM0:cw:SUPP:d BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_DX:r:SUPP REG1=ArCX():rcw:SUPP
| REP_INSD            | IOSTRINGOP    | BASE          | I386          | 6d          |           |           | 0x6D mode32 no66_prefix  repe                                                                       | MEM0:cw:SUPP:d BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_DX:r:SUPP REG1=ArCX():rcw:SUPP
| REP_INSD            | IOSTRINGOP    | BASE          | I386          | 6d          |           |           | 0x6D mode64 norexw_prefix no66_prefix  repe                                                         | MEM0:cw:SUPP:d BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_DX:r:SUPP REG1=ArCX():rcw:SUPP
| REP_INSD            | IOSTRINGOP    | BASE          | I386          | 6d          |           |           | 0x6D mode64 rexw_prefix  repe                                                                       | MEM0:cw:SUPP:d BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_DX:r:SUPP REG1=ArCX():rcw:SUPP
| REP_INSD            | IOSTRINGOP    | BASE          | I386          | 6d          |           |           | 0x6D mode16 66_prefix  repne                                                                        | MEM0:cw:SUPP:d BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_DX:r:SUPP REG1=ArCX():rcw:SUPP
| REP_INSD            | IOSTRINGOP    | BASE          | I386          | 6d          |           |           | 0x6D mode32 no66_prefix  repne                                                                      | MEM0:cw:SUPP:d BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_DX:r:SUPP REG1=ArCX():rcw:SUPP
| REP_INSD            | IOSTRINGOP    | BASE          | I386          | 6d          |           |           | 0x6D mode64 norexw_prefix no66_prefix  repne                                                        | MEM0:cw:SUPP:d BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_DX:r:SUPP REG1=ArCX():rcw:SUPP
| REP_INSD            | IOSTRINGOP    | BASE          | I386          | 6d          |           |           | 0x6D mode64 rexw_prefix  repne                                                                      | MEM0:cw:SUPP:d BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_DX:r:SUPP REG1=ArCX():rcw:SUPP
| REP_INSW            | IOSTRINGOP    | BASE          | I186          | 6d          |           |           | 0x6D mode16 no66_prefix  repe                                                                       | MEM0:cw:SUPP:w BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_DX:r:SUPP REG1=ArCX():rcw:SUPP
| REP_INSW            | IOSTRINGOP    | BASE          | I186          | 6d          |           |           | 0x6D mode32 66_prefix  repe                                                                         | MEM0:cw:SUPP:w BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_DX:r:SUPP REG1=ArCX():rcw:SUPP
| REP_INSW            | IOSTRINGOP    | BASE          | I186          | 6d          |           |           | 0x6D mode64 norexw_prefix 66_prefix  repe                                                           | MEM0:cw:SUPP:w BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_DX:r:SUPP REG1=ArCX():rcw:SUPP
| REP_INSW            | IOSTRINGOP    | BASE          | I186          | 6d          |           |           | 0x6D mode16 no66_prefix  repne                                                                      | MEM0:cw:SUPP:w BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_DX:r:SUPP REG1=ArCX():rcw:SUPP
| REP_INSW            | IOSTRINGOP    | BASE          | I186          | 6d          |           |           | 0x6D mode32 66_prefix   repne                                                                       | MEM0:cw:SUPP:w BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_DX:r:SUPP REG1=ArCX():rcw:SUPP
| REP_INSW            | IOSTRINGOP    | BASE          | I186          | 6d          |           |           | 0x6D mode64 norexw_prefix 66_prefix  repne                                                          | MEM0:cw:SUPP:w BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_DX:r:SUPP REG1=ArCX():rcw:SUPP
| REP_LODSB           | STRINGOP      | BASE          | I86           | ac          |           |           | 0xAC repe OVERRIDE_SEG0()                                                                           | REG0=XED_REG_AL:cw:SUPP MEM0:cr:SUPP:b BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP
| REP_LODSB           | STRINGOP      | BASE          | I86           | ac          |           |           | 0xAC repne OVERRIDE_SEG0()                                                                          | REG0=XED_REG_AL:cw:SUPP MEM0:cr:SUPP:b BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP
| REP_LODSD           | STRINGOP      | BASE          | I386          | ad          |           |           | 0xAD mode16 66_prefix  repe OVERRIDE_SEG0()                                                         | REG0=XED_REG_EAX:cw:SUPP MEM0:cr:SUPP:d BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP
| REP_LODSD           | STRINGOP      | BASE          | I386          | ad          |           |           | 0xAD mode32 no66_prefix  repe OVERRIDE_SEG0()                                                       | REG0=XED_REG_EAX:cw:SUPP MEM0:cr:SUPP:d BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP
| REP_LODSD           | STRINGOP      | BASE          | I386          | ad          |           |           | 0xAD mode64 norexw_prefix no66_prefix  repe OVERRIDE_SEG0()                                         | REG0=XED_REG_EAX:cw:SUPP MEM0:cr:SUPP:d BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP
| REP_LODSD           | STRINGOP      | BASE          | I386          | ad          |           |           | 0xAD mode16 66_prefix  repne OVERRIDE_SEG0()                                                        | REG0=XED_REG_EAX:cw:SUPP MEM0:cr:SUPP:d BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP
| REP_LODSD           | STRINGOP      | BASE          | I386          | ad          |           |           | 0xAD mode32 no66_prefix  repne OVERRIDE_SEG0()                                                      | REG0=XED_REG_EAX:cw:SUPP MEM0:cr:SUPP:d BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP
| REP_LODSD           | STRINGOP      | BASE          | I386          | ad          |           |           | 0xAD mode64 norexw_prefix no66_prefix  repne OVERRIDE_SEG0()                                        | REG0=XED_REG_EAX:cw:SUPP MEM0:cr:SUPP:d BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP
| REP_LODSW           | STRINGOP      | BASE          | I86           | ad          |           |           | 0xAD mode16 no66_prefix   repe OVERRIDE_SEG0()                                                      | REG0=XED_REG_AX:cw:SUPP MEM0:cr:SUPP:w BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP
| REP_LODSW           | STRINGOP      | BASE          | I86           | ad          |           |           | 0xAD mode32 66_prefix  repe OVERRIDE_SEG0()                                                         | REG0=XED_REG_AX:cw:SUPP MEM0:cr:SUPP:w BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP
| REP_LODSW           | STRINGOP      | BASE          | I86           | ad          |           |           | 0xAD mode64 norexw_prefix 66_prefix  repe OVERRIDE_SEG0()                                           | REG0=XED_REG_AX:cw:SUPP MEM0:cr:SUPP:w BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP
| REP_LODSW           | STRINGOP      | BASE          | I86           | ad          |           |           | 0xAD mode16 no66_prefix   repne OVERRIDE_SEG0()                                                     | REG0=XED_REG_AX:cw:SUPP MEM0:cr:SUPP:w BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP
| REP_LODSW           | STRINGOP      | BASE          | I86           | ad          |           |           | 0xAD mode32 66_prefix  repne OVERRIDE_SEG0()                                                        | REG0=XED_REG_AX:cw:SUPP MEM0:cr:SUPP:w BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP
| REP_LODSW           | STRINGOP      | BASE          | I86           | ad          |           |           | 0xAD mode64 norexw_prefix 66_prefix  repne OVERRIDE_SEG0()                                          | REG0=XED_REG_AX:cw:SUPP MEM0:cr:SUPP:w BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP
| REP_MOVSB           | STRINGOP      | BASE          | I86           | a4          |           |           | 0xA4 repe OVERRIDE_SEG1()                                                                           | MEM0:cw:SUPP:b BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP  MEM1:cr:SUPP:b BASE1=ArSI():rcw:SUPP SEG1=FINAL_DSEG1():r:SUPP REG0=ArCX():rcw:SUPP
| REP_MOVSB           | STRINGOP      | BASE          | I86           | a4          |           |           | 0xA4 repne OVERRIDE_SEG1()                                                                          | MEM0:cw:SUPP:b BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP  MEM1:cr:SUPP:b BASE1=ArSI():rcw:SUPP SEG1=FINAL_DSEG1():r:SUPP REG0=ArCX():rcw:SUPP
| REP_MOVSD           | STRINGOP      | BASE          | I386          | a5          |           |           | 0xA5 mode16 66_prefix  repe OVERRIDE_SEG1()                                                         | MEM0:cw:SUPP:d BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP MEM1:cr:SUPP:d BASE1=ArSI():rcw:SUPP SEG1=FINAL_DSEG1():r:SUPP REG0=ArCX():rcw:SUPP
| REP_MOVSD           | STRINGOP      | BASE          | I386          | a5          |           |           | 0xA5 mode32 no66_prefix  repe OVERRIDE_SEG1()                                                       | MEM0:cw:SUPP:d BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP MEM1:cr:SUPP:d BASE1=ArSI():rcw:SUPP SEG1=FINAL_DSEG1():r:SUPP REG0=ArCX():rcw:SUPP
| REP_MOVSD           | STRINGOP      | BASE          | I386          | a5          |           |           | 0xA5 mode64 norexw_prefix no66_prefix  repe OVERRIDE_SEG1()                                         | MEM0:cw:SUPP:d BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP MEM1:cr:SUPP:d BASE1=ArSI():rcw:SUPP SEG1=FINAL_DSEG1():r:SUPP REG0=ArCX():rcw:SUPP
| REP_MOVSD           | STRINGOP      | BASE          | I386          | a5          |           |           | 0xA5 mode16 66_prefix  repne OVERRIDE_SEG1()                                                        | MEM0:cw:SUPP:d BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP MEM1:cr:SUPP:d BASE1=ArSI():rcw:SUPP SEG1=FINAL_DSEG1():r:SUPP REG0=ArCX():rcw:SUPP
| REP_MOVSD           | STRINGOP      | BASE          | I386          | a5          |           |           | 0xA5 mode32 no66_prefix   repne OVERRIDE_SEG1()                                                     | MEM0:cw:SUPP:d BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP MEM1:cr:SUPP:d BASE1=ArSI():rcw:SUPP SEG1=FINAL_DSEG1():r:SUPP REG0=ArCX():rcw:SUPP
| REP_MOVSD           | STRINGOP      | BASE          | I386          | a5          |           |           | 0xA5 mode64 norexw_prefix no66_prefix  repne OVERRIDE_SEG1()                                        | MEM0:cw:SUPP:d BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP MEM1:cr:SUPP:d BASE1=ArSI():rcw:SUPP SEG1=FINAL_DSEG1():r:SUPP REG0=ArCX():rcw:SUPP
| REP_MOVSW           | STRINGOP      | BASE          | I86           | a5          |           |           | 0xA5 mode16 no66_prefix  repe OVERRIDE_SEG1()                                                       | MEM0:cw:SUPP:w BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP MEM1:cr:SUPP:w BASE1=ArSI():rcw:SUPP SEG1=FINAL_DSEG1():r:SUPP REG0=ArCX():rcw:SUPP
| REP_MOVSW           | STRINGOP      | BASE          | I86           | a5          |           |           | 0xA5 mode32 66_prefix  repe OVERRIDE_SEG1()                                                         | MEM0:cw:SUPP:w BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP MEM1:cr:SUPP:w BASE1=ArSI():rcw:SUPP SEG1=FINAL_DSEG1():r:SUPP REG0=ArCX():rcw:SUPP
| REP_MOVSW           | STRINGOP      | BASE          | I86           | a5          |           |           | 0xA5 mode64 norexw_prefix 66_prefix  repe OVERRIDE_SEG1()                                           | MEM0:cw:SUPP:w BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP MEM1:cr:SUPP:w BASE1=ArSI():rcw:SUPP SEG1=FINAL_DSEG1():r:SUPP REG0=ArCX():rcw:SUPP
| REP_MOVSW           | STRINGOP      | BASE          | I86           | a5          |           |           | 0xA5 mode16 no66_prefix  repne OVERRIDE_SEG1()                                                      | MEM0:cw:SUPP:w BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP MEM1:cr:SUPP:w BASE1=ArSI():rcw:SUPP SEG1=FINAL_DSEG1():r:SUPP REG0=ArCX():rcw:SUPP
| REP_MOVSW           | STRINGOP      | BASE          | I86           | a5          |           |           | 0xA5 mode32 66_prefix  repne OVERRIDE_SEG1()                                                        | MEM0:cw:SUPP:w BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP MEM1:cr:SUPP:w BASE1=ArSI():rcw:SUPP SEG1=FINAL_DSEG1():r:SUPP REG0=ArCX():rcw:SUPP
| REP_MOVSW           | STRINGOP      | BASE          | I86           | a5          |           |           | 0xA5 mode64 norexw_prefix 66_prefix  repne OVERRIDE_SEG1()                                          | MEM0:cw:SUPP:w BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP MEM1:cr:SUPP:w BASE1=ArSI():rcw:SUPP SEG1=FINAL_DSEG1():r:SUPP REG0=ArCX():rcw:SUPP
| REP_OUTSB           | IOSTRINGOP    | BASE          | I186          | 6e          |           |           | 0x6E repe OVERRIDE_SEG0()                                                                           | REG0=XED_REG_DX:r:SUPP MEM0:cr:SUPP:b BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP
| REP_OUTSB           | IOSTRINGOP    | BASE          | I186          | 6e          |           |           | 0x6E repne OVERRIDE_SEG0()                                                                          | REG0=XED_REG_DX:r:SUPP MEM0:cr:SUPP:b BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP
| REP_OUTSD           | IOSTRINGOP    | BASE          | I386          | 6f          |           |           | 0x6F mode16 66_prefix  repe OVERRIDE_SEG0()                                                         | REG0=XED_REG_DX:r:SUPP MEM0:cr:SUPP:d BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP
| REP_OUTSD           | IOSTRINGOP    | BASE          | I386          | 6f          |           |           | 0x6F mode32 no66_prefix  repe OVERRIDE_SEG0()                                                       | REG0=XED_REG_DX:r:SUPP MEM0:cr:SUPP:d BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP
| REP_OUTSD           | IOSTRINGOP    | BASE          | I386          | 6f          |           |           | 0x6F mode64 norexw_prefix no66_prefix  repe OVERRIDE_SEG0()                                         | REG0=XED_REG_DX:r:SUPP MEM0:cr:SUPP:d BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP
| REP_OUTSD           | IOSTRINGOP    | BASE          | I386          | 6f          |           |           | 0x6F mode64 rexw_prefix  repe OVERRIDE_SEG0()                                                       | REG0=XED_REG_DX:r:SUPP MEM0:cr:SUPP:d BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP
| REP_OUTSD           | IOSTRINGOP    | BASE          | I386          | 6f          |           |           | 0x6F mode16 66_prefix  repne OVERRIDE_SEG0()                                                        | REG0=XED_REG_DX:r:SUPP MEM0:cr:SUPP:d BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP
| REP_OUTSD           | IOSTRINGOP    | BASE          | I386          | 6f          |           |           | 0x6F mode32 no66_prefix  repne OVERRIDE_SEG0()                                                      | REG0=XED_REG_DX:r:SUPP MEM0:cr:SUPP:d BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP
| REP_OUTSD           | IOSTRINGOP    | BASE          | I386          | 6f          |           |           | 0x6F mode64 norexw_prefix no66_prefix  repne OVERRIDE_SEG0()                                        | REG0=XED_REG_DX:r:SUPP MEM0:cr:SUPP:d BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP
| REP_OUTSD           | IOSTRINGOP    | BASE          | I386          | 6f          |           |           | 0x6F mode64 rexw_prefix   repne OVERRIDE_SEG0()                                                     | REG0=XED_REG_DX:r:SUPP MEM0:cr:SUPP:d BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP
| REP_OUTSW           | IOSTRINGOP    | BASE          | I186          | 6f          |           |           | 0x6F mode16 no66_prefix  repe OVERRIDE_SEG0()                                                       | REG0=XED_REG_DX:r:SUPP MEM0:cr:SUPP:w BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP
| REP_OUTSW           | IOSTRINGOP    | BASE          | I186          | 6f          |           |           | 0x6F mode32 66_prefix  repe OVERRIDE_SEG0()                                                         | REG0=XED_REG_DX:r:SUPP MEM0:cr:SUPP:w BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP
| REP_OUTSW           | IOSTRINGOP    | BASE          | I186          | 6f          |           |           | 0x6F mode64 norexw_prefix 66_prefix  repe OVERRIDE_SEG0()                                           | REG0=XED_REG_DX:r:SUPP MEM0:cr:SUPP:w BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP
| REP_OUTSW           | IOSTRINGOP    | BASE          | I186          | 6f          |           |           | 0x6F mode16 no66_prefix  repne OVERRIDE_SEG0()                                                      | REG0=XED_REG_DX:r:SUPP MEM0:cr:SUPP:w BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP
| REP_OUTSW           | IOSTRINGOP    | BASE          | I186          | 6f          |           |           | 0x6F mode32 66_prefix  repne OVERRIDE_SEG0()                                                        | REG0=XED_REG_DX:r:SUPP MEM0:cr:SUPP:w BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP
| REP_OUTSW           | IOSTRINGOP    | BASE          | I186          | 6f          |           |           | 0x6F mode64 norexw_prefix 66_prefix  repne OVERRIDE_SEG0()                                          | REG0=XED_REG_DX:r:SUPP MEM0:cr:SUPP:w BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP
| REP_STOSB           | STRINGOP      | BASE          | I86           | aa          |           |           | 0xAA repe                                                                                           | MEM0:cw:SUPP:b BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_AL:r:SUPP REG1=ArCX():rcw:SUPP
| REP_STOSB           | STRINGOP      | BASE          | I86           | aa          |           |           | 0xAA repne                                                                                          | MEM0:cw:SUPP:b BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_AL:r:SUPP REG1=ArCX():rcw:SUPP
| REP_STOSD           | STRINGOP      | BASE          | I386          | ab          |           |           | 0xAB mode16 66_prefix  repe                                                                         | MEM0:cw:SUPP:d BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_EAX:r:SUPP REG1=ArCX():rcw:SUPP
| REP_STOSD           | STRINGOP      | BASE          | I386          | ab          |           |           | 0xAB mode32 no66_prefix  repe                                                                       | MEM0:cw:SUPP:d BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_EAX:r:SUPP REG1=ArCX():rcw:SUPP
| REP_STOSD           | STRINGOP      | BASE          | I386          | ab          |           |           | 0xAB mode64 norexw_prefix no66_prefix  repe                                                         | MEM0:cw:SUPP:d BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_EAX:r:SUPP REG1=ArCX():rcw:SUPP
| REP_STOSD           | STRINGOP      | BASE          | I386          | ab          |           |           | 0xAB mode16 66_prefix  repne                                                                        | MEM0:cw:SUPP:d BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_EAX:r:SUPP REG1=ArCX():rcw:SUPP
| REP_STOSD           | STRINGOP      | BASE          | I386          | ab          |           |           | 0xAB mode32 no66_prefix  repne                                                                      | MEM0:cw:SUPP:d BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_EAX:r:SUPP REG1=ArCX():rcw:SUPP
| REP_STOSD           | STRINGOP      | BASE          | I386          | ab          |           |           | 0xAB mode64 norexw_prefix no66_prefix  repne                                                        | MEM0:cw:SUPP:d BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_EAX:r:SUPP REG1=ArCX():rcw:SUPP
| REP_STOSW           | STRINGOP      | BASE          | I86           | ab          |           |           | 0xAB mode16 no66_prefix  repe                                                                       | MEM0:cw:SUPP:w BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_AX:r:SUPP REG1=ArCX():rcw:SUPP
| REP_STOSW           | STRINGOP      | BASE          | I86           | ab          |           |           | 0xAB mode32 66_prefix  repe                                                                         | MEM0:cw:SUPP:w BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_AX:r:SUPP REG1=ArCX():rcw:SUPP
| REP_STOSW           | STRINGOP      | BASE          | I86           | ab          |           |           | 0xAB mode64 norexw_prefix 66_prefix repe                                                            | MEM0:cw:SUPP:w BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_AX:r:SUPP REG1=ArCX():rcw:SUPP
| REP_STOSW           | STRINGOP      | BASE          | I86           | ab          |           |           | 0xAB mode16 no66_prefix  repne                                                                      | MEM0:cw:SUPP:w BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_AX:r:SUPP REG1=ArCX():rcw:SUPP
| REP_STOSW           | STRINGOP      | BASE          | I86           | ab          |           |           | 0xAB mode32 66_prefix  repne                                                                        | MEM0:cw:SUPP:w BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_AX:r:SUPP REG1=ArCX():rcw:SUPP
| REP_STOSW           | STRINGOP      | BASE          | I86           | ab          |           |           | 0xAB mode64 norexw_prefix 66_prefix  repne                                                          | MEM0:cw:SUPP:w BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_AX:r:SUPP REG1=ArCX():rcw:SUPP
| REPE_CMPSB          | STRINGOP      | BASE          | I86           | a6          |           |           | 0xA6 repe OVERRIDE_SEG0()                                                                           | MEM0:cr:SUPP:b BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP MEM1:cr:SUPP:b BASE1=ArDI():rcw:SUPP SEG1=FINAL_ESEG1():r:SUPP REG0=ArCX():rcw:SUPP
| REPE_CMPSD          | STRINGOP      | BASE          | I386          | a7          |           |           | 0xA7 mode16 66_prefix  repe OVERRIDE_SEG0()                                                         | MEM0:cr:SUPP:d BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP MEM1:cr:SUPP:d BASE1=ArDI():rcw:SUPP SEG1=FINAL_ESEG1():r:SUPP REG0=ArCX():rcw:SUPP
| REPE_CMPSD          | STRINGOP      | BASE          | I386          | a7          |           |           | 0xA7 mode32 no66_prefix  repe OVERRIDE_SEG0()                                                       | MEM0:cr:SUPP:d BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP MEM1:cr:SUPP:d BASE1=ArDI():rcw:SUPP SEG1=FINAL_ESEG1():r:SUPP REG0=ArCX():rcw:SUPP
| REPE_CMPSD          | STRINGOP      | BASE          | I386          | a7          |           |           | 0xA7 mode64 norexw_prefix no66_prefix  repe OVERRIDE_SEG0()                                         | MEM0:cr:SUPP:d BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP MEM1:cr:SUPP:d BASE1=ArDI():rcw:SUPP SEG1=FINAL_ESEG1():r:SUPP REG0=ArCX():rcw:SUPP
| REPE_CMPSW          | STRINGOP      | BASE          | I86           | a7          |           |           | 0xA7 mode16 no66_prefix repe OVERRIDE_SEG0()                                                        | MEM0:cr:SUPP:w BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP MEM1:cr:SUPP:w BASE1=ArDI():rcw:SUPP SEG1=FINAL_ESEG1():r:SUPP REG0=ArCX():rcw:SUPP
| REPE_CMPSW          | STRINGOP      | BASE          | I86           | a7          |           |           | 0xA7 mode32 66_prefix repe OVERRIDE_SEG0()                                                          | MEM0:cr:SUPP:w BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP MEM1:cr:SUPP:w BASE1=ArDI():rcw:SUPP SEG1=FINAL_ESEG1():r:SUPP REG0=ArCX():rcw:SUPP
| REPE_CMPSW          | STRINGOP      | BASE          | I86           | a7          |           |           | 0xA7 mode64 norexw_prefix 66_prefix repe OVERRIDE_SEG0()                                            | MEM0:cr:SUPP:w BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP MEM1:cr:SUPP:w BASE1=ArDI():rcw:SUPP SEG1=FINAL_ESEG1():r:SUPP REG0=ArCX():rcw:SUPP
| REPE_SCASB          | STRINGOP      | BASE          | I86           | ae          |           |           | 0xAE repe                                                                                           | REG0=XED_REG_AL:r:SUPP MEM0:cr:SUPP:b BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG1=ArCX():rcw:SUPP
| REPE_SCASD          | STRINGOP      | BASE          | I386          | af          |           |           | 0xAF mode16 66_prefix  repe                                                                         | REG0=XED_REG_EAX:r:SUPP MEM0:cr:SUPP:d BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG1=ArCX():rcw:SUPP
| REPE_SCASD          | STRINGOP      | BASE          | I386          | af          |           |           | 0xAF mode32 no66_prefix  repe                                                                       | REG0=XED_REG_EAX:r:SUPP MEM0:cr:SUPP:d BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG1=ArCX():rcw:SUPP
| REPE_SCASD          | STRINGOP      | BASE          | I386          | af          |           |           | 0xAF mode64 norexw_prefix no66_prefix repe                                                          | REG0=XED_REG_EAX:r:SUPP MEM0:cr:SUPP:d BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG1=ArCX():rcw:SUPP
| REPE_SCASW          | STRINGOP      | BASE          | I86           | af          |           |           | 0xAF mode16 no66_prefix  repe                                                                       | REG0=XED_REG_AX:r:SUPP MEM0:cr:SUPP:w BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG1=ArCX():rcw:SUPP
| REPE_SCASW          | STRINGOP      | BASE          | I86           | af          |           |           | 0xAF mode32 66_prefix  repe                                                                         | REG0=XED_REG_AX:r:SUPP MEM0:cr:SUPP:w BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG1=ArCX():rcw:SUPP
| REPE_SCASW          | STRINGOP      | BASE          | I86           | af          |           |           | 0xAF mode64 norexw_prefix 66_prefix  repe                                                           | REG0=XED_REG_AX:r:SUPP MEM0:cr:SUPP:w BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG1=ArCX():rcw:SUPP
| REPNE_CMPSB         | STRINGOP      | BASE          | I86           | a6          |           |           | 0xA6 repne OVERRIDE_SEG0()                                                                          | MEM0:cr:SUPP:b BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP MEM1:cr:SUPP:b BASE1=ArDI():rcw:SUPP SEG1=FINAL_ESEG1():r:SUPP REG0=ArCX():rcw:SUPP
| REPNE_CMPSD         | STRINGOP      | BASE          | I386          | a7          |           |           | 0xA7 mode16 66_prefix  repne OVERRIDE_SEG0()                                                        | MEM0:cr:SUPP:d BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP MEM1:cr:SUPP:d BASE1=ArDI():rcw:SUPP SEG1=FINAL_ESEG1():r:SUPP REG0=ArCX():rcw:SUPP
| REPNE_CMPSD         | STRINGOP      | BASE          | I386          | a7          |           |           | 0xA7 mode32 no66_prefix  repne OVERRIDE_SEG0()                                                      | MEM0:cr:SUPP:d BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP MEM1:cr:SUPP:d BASE1=ArDI():rcw:SUPP SEG1=FINAL_ESEG1():r:SUPP REG0=ArCX():rcw:SUPP
| REPNE_CMPSD         | STRINGOP      | BASE          | I386          | a7          |           |           | 0xA7 mode64 norexw_prefix no66_prefix  repne OVERRIDE_SEG0()                                        | MEM0:cr:SUPP:d BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP MEM1:cr:SUPP:d BASE1=ArDI():rcw:SUPP SEG1=FINAL_ESEG1():r:SUPP REG0=ArCX():rcw:SUPP
| REPNE_CMPSW         | STRINGOP      | BASE          | I86           | a7          |           |           | 0xA7 mode16 no66_prefix  repne OVERRIDE_SEG0()                                                      | MEM0:cr:SUPP:w BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP MEM1:cr:SUPP:w BASE1=ArDI():rcw:SUPP SEG1=FINAL_ESEG1():r:SUPP REG0=ArCX():rcw:SUPP
| REPNE_CMPSW         | STRINGOP      | BASE          | I86           | a7          |           |           | 0xA7 mode32 66_prefix  repne OVERRIDE_SEG0()                                                        | MEM0:cr:SUPP:w BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP MEM1:cr:SUPP:w BASE1=ArDI():rcw:SUPP SEG1=FINAL_ESEG1():r:SUPP REG0=ArCX():rcw:SUPP
| REPNE_CMPSW         | STRINGOP      | BASE          | I86           | a7          |           |           | 0xA7 mode64 norexw_prefix 66_prefix  repne OVERRIDE_SEG0()                                          | MEM0:cr:SUPP:w BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP MEM1:cr:SUPP:w BASE1=ArDI():rcw:SUPP SEG1=FINAL_ESEG1():r:SUPP REG0=ArCX():rcw:SUPP
| REPNE_SCASB         | STRINGOP      | BASE          | I86           | ae          |           |           | 0xAE repne                                                                                          | REG0=XED_REG_AL:r:SUPP MEM0:cr:SUPP:b BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG1=ArCX():rcw:SUPP
| REPNE_SCASD         | STRINGOP      | BASE          | I386          | af          |           |           | 0xAF mode16 66_prefix  repne                                                                        | REG0=XED_REG_EAX:r:SUPP MEM0:cr:SUPP:d BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG1=ArCX():rcw:SUPP
| REPNE_SCASD         | STRINGOP      | BASE          | I386          | af          |           |           | 0xAF mode32 no66_prefix  repne                                                                      | REG0=XED_REG_EAX:r:SUPP MEM0:cr:SUPP:d BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG1=ArCX():rcw:SUPP
| REPNE_SCASD         | STRINGOP      | BASE          | I386          | af          |           |           | 0xAF mode64 norexw_prefix no66_prefix  repne                                                        | REG0=XED_REG_EAX:r:SUPP MEM0:cr:SUPP:d BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG1=ArCX():rcw:SUPP
| REPNE_SCASW         | STRINGOP      | BASE          | I86           | af          |           |           | 0xAF mode16 no66_prefix  repne                                                                      | REG0=XED_REG_AX:r:SUPP MEM0:cr:SUPP:w BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG1=ArCX():rcw:SUPP
| REPNE_SCASW         | STRINGOP      | BASE          | I86           | af          |           |           | 0xAF mode32 66_prefix  repne                                                                        | REG0=XED_REG_AX:r:SUPP MEM0:cr:SUPP:w BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG1=ArCX():rcw:SUPP
| REPNE_SCASW         | STRINGOP      | BASE          | I86           | af          |           |           | 0xAF mode64 norexw_prefix 66_prefix  repne                                                          | REG0=XED_REG_AX:r:SUPP MEM0:cr:SUPP:w BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG1=ArCX():rcw:SUPP
| RET_FAR             | RET           | BASE          | I86           | ca          |           |           | 0xCA UIMM16()                                                                                       | IMM0:r:w REG0=XED_REG_STACKPOP:r:spw2:SUPP REG1=rIP():w:SUPP
| RET_FAR             | RET           | BASE          | I86           | cb          |           |           | 0xCB                                                                                                | REG0=XED_REG_STACKPOP:r:spw2:SUPP REG1=rIP():w:SUPP
| RET_NEAR            | RET           | BASE          | I86           | c2          |           |           | 0xC2 DF64() UIMM16() IMMUNE66_LOOP64()                                                              | IMM0:r:w REG0=XED_REG_STACKPOP:r:spw:SUPP REG1=rIP():w:SUPP
| RET_NEAR            | RET           | BASE          | I86           | c3          |           |           | 0xC3 DF64() IMMUNE66_LOOP64()                                                                       | REG0=XED_REG_STACKPOP:r:spw:SUPP REG1=rIP():w:SUPP
| ROL                 | ROTATE        | BASE          | I186          | c0          | mm        | 0b000     | 0xC0 MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM() UIMM8()                                              | MEM0:rw:b IMM0:r:b
| ROL                 | ROTATE        | BASE          | I186          | c0          | 0b11      | 0b000     | 0xC0 MOD[0b11] MOD=3 REG[0b000] RM[nnn] UIMM8()                                                     | REG0=GPR8_B():rw IMM0:r:b
| ROL                 | ROTATE        | BASE          | I186          | c1          | mm        | 0b000     | 0xC1 MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM() UIMM8()                                              | MEM0:rw:v IMM0:r:b
| ROL                 | ROTATE        | BASE          | I186          | c1          | 0b11      | 0b000     | 0xC1 MOD[0b11] MOD=3 REG[0b000] RM[nnn] UIMM8()                                                     | REG0=GPRv_B():rw IMM0:r:b
| ROL                 | ROTATE        | BASE          | I86           | d0          | mm        | 0b000     | 0xD0 MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM()  ONE()                                               | MEM0:rw:b IMM0:r:b:IMPL
| ROL                 | ROTATE        | BASE          | I86           | d0          | 0b11      | 0b000     | 0xD0 MOD[0b11] MOD=3 REG[0b000] RM[nnn] ONE()                                                       | REG0=GPR8_B():rw IMM0:r:b:IMPL
| ROL                 | ROTATE        | BASE          | I86           | d1          | mm        | 0b000     | 0xD1 MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM() ONE()                                                | MEM0:rw:v IMM0:r:b:IMPL
| ROL                 | ROTATE        | BASE          | I86           | d1          | 0b11      | 0b000     | 0xD1 MOD[0b11] MOD=3 REG[0b000] RM[nnn] ONE()                                                       | REG0=GPRv_B():rw IMM0:r:b:IMPL
| ROL                 | ROTATE        | BASE          | I86           | d2          | mm        | 0b000     | 0xD2 MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM()                                                      | MEM0:rw:b REG0=XED_REG_CL:r:IMPL
| ROL                 | ROTATE        | BASE          | I86           | d2          | 0b11      | 0b000     | 0xD2 MOD[0b11] MOD=3 REG[0b000] RM[nnn]                                                             | REG0=GPR8_B():rw REG1=XED_REG_CL:r:IMPL
| ROL                 | ROTATE        | BASE          | I86           | d3          | mm        | 0b000     | 0xD3 MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM()                                                      | MEM0:rw:v REG0=XED_REG_CL:r:IMPL
| ROL                 | ROTATE        | BASE          | I86           | d3          | 0b11      | 0b000     | 0xD3 MOD[0b11] MOD=3 REG[0b000] RM[nnn]                                                             | REG0=GPRv_B():rw REG1=XED_REG_CL:r:IMPL
| ROR                 | ROTATE        | BASE          | I186          | c0          | mm        | 0b001     | 0xC0 MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM() UIMM8()                                              | MEM0:rw:b IMM0:r:b
| ROR                 | ROTATE        | BASE          | I186          | c0          | 0b11      | 0b001     | 0xC0 MOD[0b11] MOD=3 REG[0b001] RM[nnn] UIMM8()                                                     | REG0=GPR8_B():rw IMM0:r:b
| ROR                 | ROTATE        | BASE          | I186          | c1          | 0b11      | 0b001     | 0xC1 MOD[0b11] MOD=3 REG[0b001] RM[nnn] UIMM8()                                                     | REG0=GPRv_B():rw IMM0:r:b
| ROR                 | ROTATE        | BASE          | I186          | c1          | mm        | 0b001     | 0xC1 MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM() UIMM8()                                              | MEM0:rw:v IMM0:r:b
| ROR                 | ROTATE        | BASE          | I86           | d0          | mm        | 0b001     | 0xD0 MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM() ONE()                                                | MEM0:rw:b IMM0:r:b:IMPL
| ROR                 | ROTATE        | BASE          | I86           | d0          | 0b11      | 0b001     | 0xD0 MOD[0b11] MOD=3 REG[0b001] RM[nnn] ONE()                                                       | REG0=GPR8_B():rw IMM0:r:b:IMPL
| ROR                 | ROTATE        | BASE          | I86           | d1          | mm        | 0b001     | 0xD1 MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM() ONE()                                                | MEM0:rw:v IMM0:r:b:IMPL
| ROR                 | ROTATE        | BASE          | I86           | d1          | 0b11      | 0b001     | 0xD1 MOD[0b11] MOD=3 REG[0b001] RM[nnn] ONE()                                                       | REG0=GPRv_B():rw IMM0:r:b:IMPL
| ROR                 | ROTATE        | BASE          | I86           | d2          | mm        | 0b001     | 0xD2 MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM()                                                      | MEM0:rw:b REG0=XED_REG_CL:r:IMPL
| ROR                 | ROTATE        | BASE          | I86           | d2          | 0b11      | 0b001     | 0xD2 MOD[0b11] MOD=3 REG[0b001] RM[nnn]                                                             | REG0=GPR8_B():rw REG1=XED_REG_CL:r:IMPL
| ROR                 | ROTATE        | BASE          | I86           | d3          | mm        | 0b001     | 0xD3 MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM()                                                      | MEM0:rw:v REG0=XED_REG_CL:r:IMPL
| ROR                 | ROTATE        | BASE          | I86           | d3          | 0b11      | 0b001     | 0xD3 MOD[0b11] MOD=3 REG[0b001] RM[nnn]                                                             | REG0=GPRv_B():rw REG1=XED_REG_CL:r:IMPL
| RSM                 | SYSRET        | BASE          | I486          | 0f aa       |           |           | 0x0F 0xAA                                                                                           | REG0=rIP():w:SUPP
| SAHF                | FLAGOP        | BASE          | LAHF          | 9e          |           |           | 0x9E                                                                                                | REG0=XED_REG_AH:r:SUPP
| SALC                | FLAGOP        | BASE          | I86           | d6          |           |           | 0xD6 not64                                                                                          | REG0=XED_REG_AL:w:SUPP
| SAR                 | SHIFT         | BASE          | I186          | c0          | mm        | 0b111     | 0xC0 MOD[mm] MOD!=3 REG[0b111] RM[nnn] MODRM() UIMM8()                                              | MEM0:rw:b IMM0:r:b
| SAR                 | SHIFT         | BASE          | I186          | c0          | 0b11      | 0b111     | 0xC0 MOD[0b11] MOD=3 REG[0b111] RM[nnn] UIMM8()                                                     | REG0=GPR8_B():rw IMM0:r:b
| SAR                 | SHIFT         | BASE          | I186          | c1          | mm        | 0b111     | 0xC1 MOD[mm] MOD!=3 REG[0b111] RM[nnn] MODRM() UIMM8()                                              | MEM0:rw:v IMM0:r:b
| SAR                 | SHIFT         | BASE          | I186          | c1          | 0b11      | 0b111     | 0xC1 MOD[0b11] MOD=3 REG[0b111] RM[nnn] UIMM8()                                                     | REG0=GPRv_B():rw IMM0:r:b
| SAR                 | SHIFT         | BASE          | I86           | d0          | mm        | 0b111     | 0xD0 MOD[mm] MOD!=3 REG[0b111] RM[nnn] MODRM() ONE()                                                | MEM0:rw:b IMM0:r:b:IMPL
| SAR                 | SHIFT         | BASE          | I86           | d0          | 0b11      | 0b111     | 0xD0 MOD[0b11] MOD=3 REG[0b111] RM[nnn] ONE()                                                       | REG0=GPR8_B():rw IMM0:r:b:IMPL
| SAR                 | SHIFT         | BASE          | I86           | d1          | mm        | 0b111     | 0xD1 MOD[mm] MOD!=3 REG[0b111] RM[nnn] MODRM() ONE()                                                | MEM0:rw:v IMM0:r:b:IMPL
| SAR                 | SHIFT         | BASE          | I86           | d1          | 0b11      | 0b111     | 0xD1 MOD[0b11] MOD=3 REG[0b111] RM[nnn] ONE()                                                       | REG0=GPRv_B():rw IMM0:r:b:IMPL
| SAR                 | SHIFT         | BASE          | I86           | d2          | mm        | 0b111     | 0xD2 MOD[mm] MOD!=3 REG[0b111] RM[nnn] MODRM()                                                      | MEM0:rw:b REG0=XED_REG_CL:r:IMPL
| SAR                 | SHIFT         | BASE          | I86           | d2          | 0b11      | 0b111     | 0xD2 MOD[0b11] MOD=3 REG[0b111] RM[nnn]                                                             | REG0=GPR8_B():rw REG1=XED_REG_CL:r:IMPL
| SAR                 | SHIFT         | BASE          | I86           | d3          | mm        | 0b111     | 0xD3 MOD[mm] MOD!=3 REG[0b111] RM[nnn] MODRM()                                                      | MEM0:rw:v REG0=XED_REG_CL:r:IMPL
| SAR                 | SHIFT         | BASE          | I86           | d3          | 0b11      | 0b111     | 0xD3 MOD[0b11] MOD=3 REG[0b111] RM[nnn]                                                             | REG0=GPRv_B():rw REG1=XED_REG_CL:r:IMPL
| SBB                 | BINARY        | BASE          | I86           | 80          | mm        | 0b011     | 0x80 MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM() SIMM8() nolock_prefix                                | MEM0:rw:b IMM0:r:b:i8
| SBB                 | BINARY        | BASE          | I86           | 80          | 0b11      | 0b011     | 0x80 MOD[0b11] MOD=3 REG[0b011] RM[nnn] SIMM8()                                                     | REG0=GPR8_B():rw IMM0:r:b:i8
| SBB                 | BINARY        | BASE          | I86           | 81          | mm        | 0b011     | 0x81 MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM() SIMMz() nolock_prefix                                | MEM0:rw:v IMM0:r:z
| SBB                 | BINARY        | BASE          | I86           | 81          | 0b11      | 0b011     | 0x81 MOD[0b11] MOD=3 REG[0b011] RM[nnn] SIMMz()                                                     | REG0=GPRv_B():rw IMM0:r:z
| SBB                 | BINARY        | BASE          | I86           | 82          | mm        | 0b011     | 0x82 MOD[mm] MOD!=3 REG[0b011] RM[nnn] not64 MODRM() SIMM8() nolock_prefix                          | MEM0:rw:b IMM0:r:b:i8
| SBB                 | BINARY        | BASE          | I86           | 82          | 0b11      | 0b011     | 0x82 MOD[0b11] MOD=3 REG[0b011] RM[nnn] not64 SIMM8()                                               | REG0=GPR8_B():rw IMM0:r:b:i8
| SBB                 | BINARY        | BASE          | I86           | 83          | mm        | 0b011     | 0x83 MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM() SIMM8() nolock_prefix                                | MEM0:rw:v IMM0:r:b:i8
| SBB                 | BINARY        | BASE          | I86           | 83          | 0b11      | 0b011     | 0x83 MOD[0b11] MOD=3 REG[0b011] RM[nnn] SIMM8()                                                     | REG0=GPRv_B():rw IMM0:r:b:i8
| SBB                 | BINARY        | BASE          | I86           | 18          | mm        | rrr       | 0x18 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix                                          | MEM0:rw:b REG0=GPR8_R():r
| SBB                 | BINARY        | BASE          | I86           | 18          | 0b11      | rrr       | 0x18 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPR8_B():rw REG1=GPR8_R():r
| SBB                 | BINARY        | BASE          | I86           | 19          | mm        | rrr       | 0x19 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix                                          | MEM0:rw:v REG0=GPRv_R():r
| SBB                 | BINARY        | BASE          | I86           | 19          | 0b11      | rrr       | 0x19 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPRv_B():rw REG1=GPRv_R():r
| SBB                 | BINARY        | BASE          | I86           | 1a          | 0b11      | rrr       | 0x1A MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPR8_R():rw REG1=GPR8_B():r
| SBB                 | BINARY        | BASE          | I86           | 1a          | mm        | rrr       | 0x1A MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                        | REG0=GPR8_R():rw MEM0:r:b
| SBB                 | BINARY        | BASE          | I86           | 1b          | 0b11      | rrr       | 0x1B MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPRv_R():rw REG1=GPRv_B():r
| SBB                 | BINARY        | BASE          | I86           | 1b          | mm        | rrr       | 0x1B MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                        | REG0=GPRv_R():rw MEM0:r:v
| SBB                 | BINARY        | BASE          | I86           | 1c          |           |           | 0x1C SIMM8()                                                                                        | REG0=XED_REG_AL:rw:IMPL IMM0:r:b:i8
| SBB                 | BINARY        | BASE          | I86           | 1d          |           |           | 0x1D SIMMz()                                                                                        | REG0=OrAX():rw:IMPL IMM0:r:z
| SBB_LOCK            | BINARY        | BASE          | I86           | 80          | mm        | 0b011     | 0x80 MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM() SIMM8() lock_prefix                                  | MEM0:rw:b IMM0:r:b:i8
| SBB_LOCK            | BINARY        | BASE          | I86           | 81          | mm        | 0b011     | 0x81 MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM() SIMMz() lock_prefix                                  | MEM0:rw:v IMM0:r:z
| SBB_LOCK            | BINARY        | BASE          | I86           | 82          | mm        | 0b011     | 0x82 MOD[mm] MOD!=3 REG[0b011] RM[nnn] not64 MODRM() SIMM8() lock_prefix                            | MEM0:rw:b IMM0:r:b:i8
| SBB_LOCK            | BINARY        | BASE          | I86           | 83          | mm        | 0b011     | 0x83 MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM() SIMM8() lock_prefix                                  | MEM0:rw:v IMM0:r:b:i8
| SBB_LOCK            | BINARY        | BASE          | I86           | 18          | mm        | rrr       | 0x18 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix                                            | MEM0:rw:b REG0=GPR8_R():r
| SBB_LOCK            | BINARY        | BASE          | I86           | 19          | mm        | rrr       | 0x19 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix                                            | MEM0:rw:v REG0=GPRv_R():r
| SCASB               | STRINGOP      | BASE          | I86           | ae          |           |           | 0xAE norep                                                                                          | REG0=XED_REG_AL:r:SUPP MEM0:r:SUPP:b BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP
| SCASD               | STRINGOP      | BASE          | I386          | af          |           |           | 0xAF mode16 66_prefix  norep                                                                        | REG0=XED_REG_EAX:r:SUPP MEM0:r:SUPP:d BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP
| SCASD               | STRINGOP      | BASE          | I386          | af          |           |           | 0xAF mode32 no66_prefix  norep                                                                      | REG0=XED_REG_EAX:r:SUPP MEM0:r:SUPP:d BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP
| SCASD               | STRINGOP      | BASE          | I386          | af          |           |           | 0xAF mode64 norexw_prefix no66_prefix norep                                                         | REG0=XED_REG_EAX:r:SUPP MEM0:r:SUPP:d BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP
| SCASW               | STRINGOP      | BASE          | I86           | af          |           |           | 0xAF mode16 no66_prefix  norep                                                                      | REG0=XED_REG_AX:r:SUPP MEM0:r:SUPP:w BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP
| SCASW               | STRINGOP      | BASE          | I86           | af          |           |           | 0xAF mode32 66_prefix  norep                                                                        | REG0=XED_REG_AX:r:SUPP MEM0:r:SUPP:w BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP
| SCASW               | STRINGOP      | BASE          | I86           | af          |           |           | 0xAF mode64 norexw_prefix 66_prefix norep                                                           | REG0=XED_REG_AX:r:SUPP MEM0:r:SUPP:w BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP
| SETB                | SETCC         | BASE          | I386          | 0f 92       | mm        | rrr       | 0x0F 0x92 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | MEM0:w:b
| SETB                | SETCC         | BASE          | I386          | 0f 92       | 0b11      | rrr       | 0x0F 0x92 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPR8_B():w
| SETBE               | SETCC         | BASE          | I386          | 0f 96       | mm        | rrr       | 0x0F 0x96 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | MEM0:w:b
| SETBE               | SETCC         | BASE          | I386          | 0f 96       | 0b11      | rrr       | 0x0F 0x96 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPR8_B():w
| SETL                | SETCC         | BASE          | I386          | 0f 9c       | mm        | rrr       | 0x0F 0x9C MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | MEM0:w:b
| SETL                | SETCC         | BASE          | I386          | 0f 9c       | 0b11      | rrr       | 0x0F 0x9C MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPR8_B():w
| SETLE               | SETCC         | BASE          | I386          | 0f 9e       | mm        | rrr       | 0x0F 0x9E MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | MEM0:w:b
| SETLE               | SETCC         | BASE          | I386          | 0f 9e       | 0b11      | rrr       | 0x0F 0x9E MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPR8_B():w
| SETNB               | SETCC         | BASE          | I386          | 0f 93       | mm        | rrr       | 0x0F 0x93 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | MEM0:w:b
| SETNB               | SETCC         | BASE          | I386          | 0f 93       | 0b11      | rrr       | 0x0F 0x93 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPR8_B():w
| SETNBE              | SETCC         | BASE          | I386          | 0f 97       | mm        | rrr       | 0x0F 0x97 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | MEM0:w:b
| SETNBE              | SETCC         | BASE          | I386          | 0f 97       | 0b11      | rrr       | 0x0F 0x97 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPR8_B():w
| SETNL               | SETCC         | BASE          | I386          | 0f 9d       | mm        | rrr       | 0x0F 0x9D MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | MEM0:w:b
| SETNL               | SETCC         | BASE          | I386          | 0f 9d       | 0b11      | rrr       | 0x0F 0x9D MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPR8_B():w
| SETNLE              | SETCC         | BASE          | I386          | 0f 9f       | mm        | rrr       | 0x0F 0x9F MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | MEM0:w:b
| SETNLE              | SETCC         | BASE          | I386          | 0f 9f       | 0b11      | rrr       | 0x0F 0x9F MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPR8_B():w
| SETNO               | SETCC         | BASE          | I386          | 0f 91       | mm        | rrr       | 0x0F 0x91 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | MEM0:w:b
| SETNO               | SETCC         | BASE          | I386          | 0f 91       | 0b11      | rrr       | 0x0F 0x91 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPR8_B():w
| SETNP               | SETCC         | BASE          | I386          | 0f 9b       | mm        | rrr       | 0x0F 0x9B MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | MEM0:w:b
| SETNP               | SETCC         | BASE          | I386          | 0f 9b       | 0b11      | rrr       | 0x0F 0x9B MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPR8_B():w
| SETNS               | SETCC         | BASE          | I386          | 0f 99       | mm        | rrr       | 0x0F 0x99 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | MEM0:w:b
| SETNS               | SETCC         | BASE          | I386          | 0f 99       | 0b11      | rrr       | 0x0F 0x99 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPR8_B():w
| SETNZ               | SETCC         | BASE          | I386          | 0f 95       | mm        | rrr       | 0x0F 0x95 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | MEM0:w:b
| SETNZ               | SETCC         | BASE          | I386          | 0f 95       | 0b11      | rrr       | 0x0F 0x95 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPR8_B():w
| SETO                | SETCC         | BASE          | I386          | 0f 90       | mm        | rrr       | 0x0F 0x90 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | MEM0:w:b
| SETO                | SETCC         | BASE          | I386          | 0f 90       | 0b11      | rrr       | 0x0F 0x90 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPR8_B():w
| SETP                | SETCC         | BASE          | I386          | 0f 9a       | mm        | rrr       | 0x0F 0x9A MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | MEM0:w:b
| SETP                | SETCC         | BASE          | I386          | 0f 9a       | 0b11      | rrr       | 0x0F 0x9A MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPR8_B():w
| SETS                | SETCC         | BASE          | I386          | 0f 98       | mm        | rrr       | 0x0F 0x98 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | MEM0:w:b
| SETS                | SETCC         | BASE          | I386          | 0f 98       | 0b11      | rrr       | 0x0F 0x98 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPR8_B():w
| SETZ                | SETCC         | BASE          | I386          | 0f 94       | mm        | rrr       | 0x0F 0x94 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | MEM0:w:b
| SETZ                | SETCC         | BASE          | I386          | 0f 94       | 0b11      | rrr       | 0x0F 0x94 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPR8_B():w
| SGDT                | SYSTEM        | BASE          | I286REAL      | 0f 01       | mm        | 0b000     | 0x0F 0x01 MOD[mm] MOD!=3 REG[0b000] RM[nnn] mode64 FORCE64() MODRM()                                | MEM0:w:s64 REG0=XED_REG_GDTR:r:SUPP
| SGDT                | SYSTEM        | BASE          | I286REAL      | 0f 01       | mm        | 0b000     | 0x0F 0x01 MOD[mm] MOD!=3 REG[0b000] RM[nnn] not64 MODRM()                                           | MEM0:w:s REG0=XED_REG_GDTR:r:SUPP
| SHL                 | SHIFT         | BASE          | I186          | c0          | mm        | 0b100     | 0xC0 MOD[mm] MOD!=3 REG[0b100] RM[nnn] MODRM() UIMM8()                                              | MEM0:rw:b IMM0:r:b
| SHL                 | SHIFT         | BASE          | I186          | c0          | 0b11      | 0b100     | 0xC0 MOD[0b11] MOD=3 REG[0b100] RM[nnn] UIMM8()                                                     | REG0=GPR8_B():rw IMM0:r:b
| SHL                 | SHIFT         | BASE          | I186          | c0          | mm        | 0b110     | 0xC0 MOD[mm] MOD!=3 REG[0b110] RM[nnn] MODRM() UIMM8()                                              | MEM0:rw:b IMM0:r:b
| SHL                 | SHIFT         | BASE          | I186          | c0          | 0b11      | 0b110     | 0xC0 MOD[0b11] MOD=3 REG[0b110] RM[nnn] UIMM8()                                                     | REG0=GPR8_B():rw IMM0:r:b
| SHL                 | SHIFT         | BASE          | I186          | c1          | mm        | 0b100     | 0xC1 MOD[mm] MOD!=3 REG[0b100] RM[nnn] MODRM() UIMM8()                                              | MEM0:rw:v IMM0:r:b
| SHL                 | SHIFT         | BASE          | I186          | c1          | 0b11      | 0b100     | 0xC1 MOD[0b11] MOD=3 REG[0b100] RM[nnn] UIMM8()                                                     | REG0=GPRv_B():rw IMM0:r:b
| SHL                 | SHIFT         | BASE          | I186          | c1          | mm        | 0b110     | 0xC1 MOD[mm] MOD!=3 REG[0b110] RM[nnn] MODRM() UIMM8()                                              | MEM0:rw:v IMM0:r:b
| SHL                 | SHIFT         | BASE          | I186          | c1          | 0b11      | 0b110     | 0xC1 MOD[0b11] MOD=3 REG[0b110] RM[nnn] UIMM8()                                                     | REG0=GPRv_B():rw IMM0:r:b
| SHL                 | SHIFT         | BASE          | I86           | d0          | mm        | 0b100     | 0xD0 MOD[mm] MOD!=3 REG[0b100] RM[nnn] MODRM() ONE()                                                | MEM0:rw:b IMM0:r:b:IMPL
| SHL                 | SHIFT         | BASE          | I86           | d0          | 0b11      | 0b100     | 0xD0 MOD[0b11] MOD=3 REG[0b100] RM[nnn] ONE()                                                       | REG0=GPR8_B():rw IMM0:r:b:IMPL
| SHL                 | SHIFT         | BASE          | I86           | d0          | mm        | 0b110     | 0xD0 MOD[mm] MOD!=3 REG[0b110] RM[nnn] MODRM() ONE()                                                | MEM0:rw:b IMM0:r:b:IMPL
| SHL                 | SHIFT         | BASE          | I86           | d0          | 0b11      | 0b110     | 0xD0 MOD[0b11] MOD=3 REG[0b110] RM[nnn] ONE()                                                       | REG0=GPR8_B():rw IMM0:r:b:IMPL
| SHL                 | SHIFT         | BASE          | I86           | d1          | mm        | 0b110     | 0xD1 MOD[mm] MOD!=3 REG[0b110] RM[nnn] MODRM() ONE()                                                | MEM0:rw:v IMM0:r:b:IMPL
| SHL                 | SHIFT         | BASE          | I86           | d1          | 0b11      | 0b110     | 0xD1 MOD[0b11] MOD=3 REG[0b110] RM[nnn] ONE()                                                       | REG0=GPRv_B():rw IMM0:r:b:IMPL
| SHL                 | SHIFT         | BASE          | I86           | d1          | mm        | 0b100     | 0xD1 MOD[mm] MOD!=3 REG[0b100] RM[nnn] MODRM() ONE()                                                | MEM0:rw:v IMM0:r:b:IMPL
| SHL                 | SHIFT         | BASE          | I86           | d1          | 0b11      | 0b100     | 0xD1 MOD[0b11] MOD=3 REG[0b100] RM[nnn] ONE()                                                       | REG0=GPRv_B():rw IMM0:r:b:IMPL
| SHL                 | SHIFT         | BASE          | I86           | d2          | mm        | 0b100     | 0xD2 MOD[mm] MOD!=3 REG[0b100] RM[nnn] MODRM()                                                      | MEM0:rw:b REG0=XED_REG_CL:r:IMPL
| SHL                 | SHIFT         | BASE          | I86           | d2          | 0b11      | 0b100     | 0xD2 MOD[0b11] MOD=3 REG[0b100] RM[nnn]                                                             | REG0=GPR8_B():rw REG1=XED_REG_CL:r:IMPL
| SHL                 | SHIFT         | BASE          | I86           | d2          | mm        | 0b110     | 0xD2 MOD[mm] MOD!=3 REG[0b110] RM[nnn] MODRM()                                                      | MEM0:rw:b REG0=XED_REG_CL:r:IMPL
| SHL                 | SHIFT         | BASE          | I86           | d2          | 0b11      | 0b110     | 0xD2 MOD[0b11] MOD=3 REG[0b110] RM[nnn]                                                             | REG0=GPR8_B():rw REG1=XED_REG_CL:r:IMPL
| SHL                 | SHIFT         | BASE          | I86           | d3          | mm        | 0b100     | 0xD3 MOD[mm] MOD!=3 REG[0b100] RM[nnn] MODRM()                                                      | MEM0:rw:v REG0=XED_REG_CL:r:IMPL
| SHL                 | SHIFT         | BASE          | I86           | d3          | 0b11      | 0b100     | 0xD3 MOD[0b11] MOD=3 REG[0b100] RM[nnn]                                                             | REG0=GPRv_B():rw REG1=XED_REG_CL:r:IMPL
| SHL                 | SHIFT         | BASE          | I86           | d3          | mm        | 0b110     | 0xD3 MOD[mm] MOD!=3 REG[0b110] RM[nnn] MODRM()                                                      | MEM0:rw:v REG0=XED_REG_CL:r:IMPL
| SHL                 | SHIFT         | BASE          | I86           | d3          | 0b11      | 0b110     | 0xD3 MOD[0b11] MOD=3 REG[0b110] RM[nnn]                                                             | REG0=GPRv_B():rw REG1=XED_REG_CL:r:IMPL
| SHLD                | SHIFT         | BASE          | I386          | 0f a4       | mm        | rrr       | 0x0F 0xA4 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() UIMM8()                                           | MEM0:rcw:v REG0=GPRv_R():r IMM0:r:b
| SHLD                | SHIFT         | BASE          | I386          | 0f a4       | 0b11      | rrr       | 0x0F 0xA4 MOD[0b11] MOD=3 REG[rrr] RM[nnn] UIMM8()                                                  | REG0=GPRv_B():rcw REG1=GPRv_R():r IMM0:r:b
| SHLD                | SHIFT         | BASE          | I386          | 0f a5       | mm        | rrr       | 0x0F 0xA5 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | MEM0:rcw:v REG0=GPRv_R():r REG1=XED_REG_CL:r:IMPL
| SHLD                | SHIFT         | BASE          | I386          | 0f a5       | 0b11      | rrr       | 0x0F 0xA5 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_B():rcw REG1=GPRv_R():r REG2=XED_REG_CL:r:IMPL
| SHR                 | SHIFT         | BASE          | I186          | c0          | mm        | 0b101     | 0xC0 MOD[mm] MOD!=3 REG[0b101] RM[nnn] MODRM() UIMM8()                                              | MEM0:rw:b IMM0:r:b
| SHR                 | SHIFT         | BASE          | I186          | c0          | 0b11      | 0b101     | 0xC0 MOD[0b11] MOD=3 REG[0b101] RM[nnn] UIMM8()                                                     | REG0=GPR8_B():rw IMM0:r:b
| SHR                 | SHIFT         | BASE          | I186          | c1          | mm        | 0b101     | 0xC1 MOD[mm] MOD!=3 REG[0b101] RM[nnn] MODRM() UIMM8()                                              | MEM0:rw:v IMM0:r:b
| SHR                 | SHIFT         | BASE          | I186          | c1          | 0b11      | 0b101     | 0xC1 MOD[0b11] MOD=3 REG[0b101] RM[nnn] UIMM8()                                                     | REG0=GPRv_B():rw IMM0:r:b
| SHR                 | SHIFT         | BASE          | I86           | d0          | mm        | 0b101     | 0xD0 MOD[mm] MOD!=3 REG[0b101] RM[nnn] MODRM() ONE()                                                | MEM0:rw:b IMM0:r:b:IMPL
| SHR                 | SHIFT         | BASE          | I86           | d0          | 0b11      | 0b101     | 0xD0 MOD[0b11] MOD=3 REG[0b101] RM[nnn] ONE()                                                       | REG0=GPR8_B():rw IMM0:r:b:IMPL
| SHR                 | SHIFT         | BASE          | I86           | d1          | mm        | 0b101     | 0xD1 MOD[mm] MOD!=3 REG[0b101] RM[nnn] MODRM() ONE()                                                | MEM0:rw:v IMM0:r:b:IMPL
| SHR                 | SHIFT         | BASE          | I86           | d1          | 0b11      | 0b101     | 0xD1 MOD[0b11] MOD=3 REG[0b101] RM[nnn] ONE()                                                       | REG0=GPRv_B():rw IMM0:r:b:IMPL
| SHR                 | SHIFT         | BASE          | I86           | d2          | mm        | 0b101     | 0xD2 MOD[mm] MOD!=3 REG[0b101] RM[nnn] MODRM()                                                      | MEM0:rw:b REG0=XED_REG_CL:r:IMPL
| SHR                 | SHIFT         | BASE          | I86           | d2          | 0b11      | 0b101     | 0xD2 MOD[0b11] MOD=3 REG[0b101] RM[nnn]                                                             | REG0=GPR8_B():rw REG1=XED_REG_CL:r:IMPL
| SHR                 | SHIFT         | BASE          | I86           | d3          | mm        | 0b101     | 0xD3 MOD[mm] MOD!=3 REG[0b101] RM[nnn] MODRM()                                                      | MEM0:rw:v REG0=XED_REG_CL:r:IMPL
| SHR                 | SHIFT         | BASE          | I86           | d3          | 0b11      | 0b101     | 0xD3 MOD[0b11] MOD=3 REG[0b101] RM[nnn]                                                             | REG0=GPRv_B():rw REG1=XED_REG_CL:r:IMPL
| SHRD                | SHIFT         | BASE          | I386          | 0f ac       | mm        | rrr       | 0x0F 0xAC MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() UIMM8()                                           | MEM0:rcw:v REG0=GPRv_R():r IMM0:r:b
| SHRD                | SHIFT         | BASE          | I386          | 0f ac       | 0b11      | rrr       | 0x0F 0xAC MOD[0b11] MOD=3 REG[rrr] RM[nnn] UIMM8()                                                  | REG0=GPRv_B():rcw REG1=GPRv_R():r IMM0:r:b
| SHRD                | SHIFT         | BASE          | I386          | 0f ad       | mm        | rrr       | 0x0F 0xAD MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                   | MEM0:rcw:v REG0=GPRv_R():r REG1=XED_REG_CL:r:IMPL
| SHRD                | SHIFT         | BASE          | I386          | 0f ad       | 0b11      | rrr       | 0x0F 0xAD MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_B():rcw REG1=GPRv_R():r REG2=XED_REG_CL:r:IMPL
| SIDT                | SYSTEM        | BASE          | I286REAL      | 0f 01       | mm        | 0b001     | 0x0F 0x01 MOD[mm] MOD!=3 REG[0b001] RM[nnn] not64 MODRM()                                           | MEM0:w:s REG0=XED_REG_IDTR:r:SUPP
| SIDT                | SYSTEM        | BASE          | I286REAL      | 0f 01       | mm        | 0b001     | 0x0F 0x01 MOD[mm] MOD!=3 REG[0b001] RM[nnn] mode64 FORCE64() MODRM()                                | MEM0:w:s64 REG0=XED_REG_IDTR:r:SUPP
| SLDT                | SYSTEM        | BASE          | I286PROTECTED | 0f 00       | mm        | 0b000     | 0x0F 0x00 MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM()                                                 | MEM0:w:w REG0=XED_REG_LDTR:r:SUPP
| SLDT                | SYSTEM        | BASE          | I286PROTECTED | 0f 00       | 0b11      | 0b000     | 0x0F 0x00 MOD[0b11] MOD=3 REG[0b000] RM[nnn]                                                        | REG0=GPRv_B():w REG1=XED_REG_LDTR:r:SUPP
| SMSW                | SYSTEM        | BASE          | I286REAL      | 0f 01       | mm        | 0b100     | 0x0F 0x01 MOD[mm] MOD!=3 REG[0b100] RM[nnn] MODRM()                                                 | MEM0:w:w REG0=XED_REG_CR0:r:SUPP
| SMSW                | SYSTEM        | BASE          | I286REAL      | 0f 01       | 0b11      | 0b100     | 0x0F 0x01 MOD[0b11] MOD=3 REG[0b100] RM[nnn]                                                        | REG0=GPRv_B():w REG1=XED_REG_CR0:r:SUPP
| STC                 | FLAGOP        | BASE          | I86           | f9          |           |           | 0xF9                                                                                                | 
| STD                 | FLAGOP        | BASE          | I86           | fd          |           |           | 0xFD                                                                                                | 
| STI                 | FLAGOP        | BASE          | I86           | fb          |           |           | 0xFB                                                                                                | 
| STOSB               | STRINGOP      | BASE          | I86           | aa          |           |           | 0xAA norep                                                                                          | MEM0:w:SUPP:b BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_AL:r:SUPP
| STOSD               | STRINGOP      | BASE          | I386          | ab          |           |           | 0xAB mode16 66_prefix  norep                                                                        | MEM0:w:SUPP:d BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_EAX:r:SUPP
| STOSD               | STRINGOP      | BASE          | I386          | ab          |           |           | 0xAB mode32 no66_prefix  norep                                                                      | MEM0:w:SUPP:d BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_EAX:r:SUPP
| STOSD               | STRINGOP      | BASE          | I386          | ab          |           |           | 0xAB mode64 norexw_prefix no66_prefix  norep                                                        | MEM0:w:SUPP:d BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_EAX:r:SUPP
| STOSW               | STRINGOP      | BASE          | I86           | ab          |           |           | 0xAB mode16 no66_prefix  norep                                                                      | MEM0:w:SUPP:w BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_AX:r:SUPP
| STOSW               | STRINGOP      | BASE          | I86           | ab          |           |           | 0xAB mode32 66_prefix  norep                                                                        | MEM0:w:SUPP:w BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_AX:r:SUPP
| STOSW               | STRINGOP      | BASE          | I86           | ab          |           |           | 0xAB mode64 norexw_prefix 66_prefix  norep                                                          | MEM0:w:SUPP:w BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_AX:r:SUPP
| STR                 | SYSTEM        | BASE          | I286PROTECTED | 0f 00       | mm        | 0b001     | 0x0F 0x00 MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM()                                                 | MEM0:w:w REG0=XED_REG_TR:r:SUPP
| STR                 | SYSTEM        | BASE          | I286PROTECTED | 0f 00       | 0b11      | 0b001     | 0x0F 0x00 MOD[0b11] MOD=3 REG[0b001] RM[nnn]                                                        | REG0=GPRv_B():w REG1=XED_REG_TR:r:SUPP
| SUB                 | BINARY        | BASE          | I86           | 80          | mm        | 0b101     | 0x80 MOD[mm] MOD!=3 REG[0b101] RM[nnn] MODRM() SIMM8() nolock_prefix                                | MEM0:rw:b IMM0:r:b:i8
| SUB                 | BINARY        | BASE          | I86           | 80          | 0b11      | 0b101     | 0x80 MOD[0b11] MOD=3 REG[0b101] RM[nnn] SIMM8()                                                     | REG0=GPR8_B():rw IMM0:r:b:i8
| SUB                 | BINARY        | BASE          | I86           | 81          | mm        | 0b101     | 0x81 MOD[mm] MOD!=3 REG[0b101] RM[nnn] MODRM() SIMMz() nolock_prefix                                | MEM0:rw:v IMM0:r:z
| SUB                 | BINARY        | BASE          | I86           | 81          | 0b11      | 0b101     | 0x81 MOD[0b11] MOD=3 REG[0b101] RM[nnn] SIMMz()                                                     | REG0=GPRv_B():rw IMM0:r:z
| SUB                 | BINARY        | BASE          | I86           | 82          | mm        | 0b101     | 0x82 MOD[mm] MOD!=3 REG[0b101] RM[nnn] not64 MODRM() SIMM8() nolock_prefix                          | MEM0:rw:b IMM0:r:b:i8
| SUB                 | BINARY        | BASE          | I86           | 82          | 0b11      | 0b101     | 0x82 MOD[0b11] MOD=3 REG[0b101] RM[nnn] not64 SIMM8()                                               | REG0=GPR8_B():rw IMM0:r:b:i8
| SUB                 | BINARY        | BASE          | I86           | 83          | mm        | 0b101     | 0x83 MOD[mm] MOD!=3 REG[0b101] RM[nnn] MODRM() SIMM8() nolock_prefix                                | MEM0:rw:v IMM0:r:b:i8
| SUB                 | BINARY        | BASE          | I86           | 83          | 0b11      | 0b101     | 0x83 MOD[0b11] MOD=3 REG[0b101] RM[nnn] SIMM8()                                                     | REG0=GPRv_B():rw IMM0:r:b:i8
| SUB                 | BINARY        | BASE          | I86           | 28          | mm        | rrr       | 0x28 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix                                          | MEM0:rw:b REG0=GPR8_R():r
| SUB                 | BINARY        | BASE          | I86           | 28          | 0b11      | rrr       | 0x28 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPR8_B():rw REG1=GPR8_R():r
| SUB                 | BINARY        | BASE          | I86           | 29          | mm        | rrr       | 0x29 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix                                          | MEM0:rw:v REG0=GPRv_R():r
| SUB                 | BINARY        | BASE          | I86           | 29          | 0b11      | rrr       | 0x29 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPRv_B():rw REG1=GPRv_R():r
| SUB                 | BINARY        | BASE          | I86           | 2a          | 0b11      | rrr       | 0x2A MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPR8_R():rw REG1=GPR8_B():r
| SUB                 | BINARY        | BASE          | I86           | 2a          | mm        | rrr       | 0x2A MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                        | REG0=GPR8_R():rw MEM0:r:b
| SUB                 | BINARY        | BASE          | I86           | 2b          | 0b11      | rrr       | 0x2B MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPRv_R():rw REG1=GPRv_B():r
| SUB                 | BINARY        | BASE          | I86           | 2b          | mm        | rrr       | 0x2B MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                        | REG0=GPRv_R():rw MEM0:r:v
| SUB                 | BINARY        | BASE          | I86           | 2c          |           |           | 0x2C SIMM8()                                                                                        | REG0=XED_REG_AL:rw:IMPL IMM0:r:b:i8
| SUB                 | BINARY        | BASE          | I86           | 2d          |           |           | 0x2D SIMMz()                                                                                        | REG0=OrAX():rw:IMPL IMM0:r:z
| SUB_LOCK            | BINARY        | BASE          | I86           | 80          | mm        | 0b101     | 0x80 MOD[mm] MOD!=3 REG[0b101] RM[nnn] MODRM() SIMM8() lock_prefix                                  | MEM0:rw:b IMM0:r:b:i8
| SUB_LOCK            | BINARY        | BASE          | I86           | 81          | mm        | 0b101     | 0x81 MOD[mm] MOD!=3 REG[0b101] RM[nnn] MODRM() SIMMz() lock_prefix                                  | MEM0:rw:v IMM0:r:z
| SUB_LOCK            | BINARY        | BASE          | I86           | 82          | mm        | 0b101     | 0x82 MOD[mm] MOD!=3 REG[0b101] RM[nnn] not64 MODRM() SIMM8() lock_prefix                            | MEM0:rw:b IMM0:r:b:i8
| SUB_LOCK            | BINARY        | BASE          | I86           | 83          | mm        | 0b101     | 0x83 MOD[mm] MOD!=3 REG[0b101] RM[nnn] MODRM() SIMM8() lock_prefix                                  | MEM0:rw:v IMM0:r:b:i8
| SUB_LOCK            | BINARY        | BASE          | I86           | 28          | mm        | rrr       | 0x28 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix                                            | MEM0:rw:b REG0=GPR8_R():r
| SUB_LOCK            | BINARY        | BASE          | I86           | 29          | mm        | rrr       | 0x29 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix                                            | MEM0:rw:v REG0=GPRv_R():r
| SYSCALL_AMD         | SYSCALL       | BASE          | AMD           | 0f 05       |           |           | 0x0F 0x05 not64 IGNORE66()                                                                          | REG0=rIP():w:SUPP
| SYSENTER            | SYSCALL       | BASE          | PPRO          | 0f 34       |           |           | 0x0F 0x34 not64                                                                                     | REG0=XED_REG_EIP:w:SUPP REG1=XED_REG_ESP:w:SUPP
| SYSENTER            | SYSCALL       | BASE          | PPRO          | 0f 34       |           |           | 0x0F 0x34 mode64                                                                                    | REG0=XED_REG_RIP:w:SUPP REG1=XED_REG_RSP:w:SUPP
| SYSEXIT             | SYSRET        | BASE          | PPRO          | 0f 35       |           |           | 0x0F 0x35 not64                                                                                     | REG0=XED_REG_EIP:w:SUPP  REG1=XED_REG_ESP:w:SUPP REG2=XED_REG_ECX:r:SUPP REG3=XED_REG_EDX:r:SUPP
| SYSEXIT             | SYSRET        | BASE          | PPRO          | 0f 35       |           |           | 0x0F 0x35 mode64                                                                                    | REG0=XED_REG_RIP:w:SUPP  REG1=XED_REG_RSP:w:SUPP REG2=XED_REG_RCX:r:SUPP REG3=XED_REG_RDX:r:SUPP
| SYSRET_AMD          | SYSRET        | BASE          | AMD           | 0f 07       |           |           | 0x0F 0x07 not64                                                                                     | REG0=XED_REG_EIP:w:SUPP
| TEST                | LOGICAL       | BASE          | I86           | f6          | mm        | 0b000     | 0xF6 MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM() SIMM8()                                              | MEM0:r:b IMM0:r:b:i8
| TEST                | LOGICAL       | BASE          | I86           | f6          | mm        | 0b001     | 0xF6 MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM() SIMM8()                                              | MEM0:r:b IMM0:r:b:i8
| TEST                | LOGICAL       | BASE          | I86           | f6          | 0b11      | 0b000     | 0xF6 MOD[0b11] MOD=3 REG[0b000] RM[nnn] SIMM8()                                                     | REG0=GPR8_B():r IMM0:r:b:i8
| TEST                | LOGICAL       | BASE          | I86           | f6          | 0b11      | 0b001     | 0xF6 MOD[0b11] MOD=3 REG[0b001] RM[nnn] SIMM8()                                                     | REG0=GPR8_B():r IMM0:r:b:i8
| TEST                | LOGICAL       | BASE          | I86           | f7          | mm        | 0b000     | 0xF7 MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM() SIMMz()                                              | MEM0:r:v IMM0:r:z
| TEST                | LOGICAL       | BASE          | I86           | f7          | mm        | 0b001     | 0xF7 MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM() SIMMz()                                              | MEM0:r:v IMM0:r:z
| TEST                | LOGICAL       | BASE          | I86           | f7          | 0b11      | 0b000     | 0xF7 MOD[0b11] MOD=3 REG[0b000] RM[nnn] SIMMz()                                                     | REG0=GPRv_B():r IMM0:r:z
| TEST                | LOGICAL       | BASE          | I86           | f7          | 0b11      | 0b001     | 0xF7 MOD[0b11] MOD=3 REG[0b001] RM[nnn] SIMMz()                                                     | REG0=GPRv_B():r IMM0:r:z
| TEST                | LOGICAL       | BASE          | I86           | 84          | mm        | rrr       | 0x84 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                        | MEM0:r:b REG0=GPR8_R():r
| TEST                | LOGICAL       | BASE          | I86           | 84          | 0b11      | rrr       | 0x84 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPR8_B():r REG1=GPR8_R():r
| TEST                | LOGICAL       | BASE          | I86           | 85          | mm        | rrr       | 0x85 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                        | MEM0:r:v REG0=GPRv_R():r
| TEST                | LOGICAL       | BASE          | I86           | 85          | 0b11      | rrr       | 0x85 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPRv_B():r REG1=GPRv_R():r
| TEST                | LOGICAL       | BASE          | I86           | a8          |           |           | 0xA8 SIMM8()                                                                                        | REG0=XED_REG_AL:r:IMPL IMM0:r:b:i8
| TEST                | LOGICAL       | BASE          | I86           | a9          |           |           | 0xA9 SIMMz()                                                                                        | REG0=OrAX():r:IMPL IMM0:r:z
| UD0                 | MISC          | BASE          | PPRO          | 0f ff       | mm        | rrr       | 0x0F 0xFF MOD[mm] MOD!=3 REG[rrr] RM[nnn]  MODRM()                                                  | REG0=GPR32_R():r MEM0:r:d
| UD0                 | MISC          | BASE          | PPRO          | 0f ff       | 0b11      | rrr       | 0x0F 0xFF MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPR32_R():r REG1=GPR32_B():r
| UD1                 | MISC          | BASE          | PPRO          | 0f b9       | mm        | rrr       | 0x0F 0xB9 MOD[mm] MOD!=3 REG[rrr] RM[nnn]  MODRM()                                                  | REG0=GPR32_R():r MEM0:r:d
| UD1                 | MISC          | BASE          | PPRO          | 0f b9       | 0b11      | rrr       | 0x0F 0xB9 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPR32_R():r REG1=GPR32_B():r
| UD2                 | MISC          | BASE          | PPRO          | 0f 0b       |           |           | 0x0F 0x0B                                                                                           | 
| VERR                | SYSTEM        | BASE          | I286PROTECTED | 0f 00       | mm        | 0b100     | 0x0F 0x00 MOD[mm] MOD!=3 REG[0b100] RM[nnn] MODRM()                                                 | MEM0:r:w
| VERR                | SYSTEM        | BASE          | I286PROTECTED | 0f 00       | 0b11      | 0b100     | 0x0F 0x00 MOD[0b11] MOD=3 REG[0b100] RM[nnn]                                                        | REG0=GPR16_B():r
| VERW                | SYSTEM        | BASE          | I286PROTECTED | 0f 00       | mm        | 0b101     | 0x0F 0x00 MOD[mm] MOD!=3 REG[0b101] RM[nnn] MODRM()                                                 | MEM0:r:w
| VERW                | SYSTEM        | BASE          | I286PROTECTED | 0f 00       | 0b11      | 0b101     | 0x0F 0x00 MOD[0b11] MOD=3 REG[0b101] RM[nnn]                                                        | REG0=GPR16_B():r
| WBINVD              | SYSTEM        | BASE          | I486REAL      | 0f 09       |           |           | 0x0F 0x09                                                                                           | 
| WBINVD              | SYSTEM        | BASE          | I486REAL      | 0f 09       |           |           | 0x0F 0x09 WBNOINVD=0                                                                                | 
| WBINVD              | SYSTEM        | BASE          | I486REAL      | 0f 09       |           |           | 0x0F 0x09 WBNOINVD=1 REP!=3                                                                         | 
| WRMSR               | SYSTEM        | BASE          | PENTIUMREAL   | 0f 30       |           |           | 0x0F 0x30                                                                                           | REG0=XED_REG_EAX:r:SUPP REG1=XED_REG_EDX:r:SUPP REG2=XED_REG_ECX:r:SUPP REG3=XED_REG_MSRS:w:SUPP
| XADD                | SEMAPHORE     | BASE          | I486REAL      | 0f c0       | mm        | rrr       | 0x0F 0xC0 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix                                     | MEM0:rw:b REG0=GPR8_R():rw
| XADD                | SEMAPHORE     | BASE          | I486REAL      | 0f c0       | 0b11      | rrr       | 0x0F 0xC0 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPR8_B():rw REG1=GPR8_R():rw
| XADD                | SEMAPHORE     | BASE          | I486REAL      | 0f c1       | mm        | rrr       | 0x0F 0xC1 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix                                     | MEM0:rw:v REG0=GPRv_R():rw
| XADD                | SEMAPHORE     | BASE          | I486REAL      | 0f c1       | 0b11      | rrr       | 0x0F 0xC1 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                          | REG0=GPRv_B():rw REG1=GPRv_R():rw
| XADD_LOCK           | SEMAPHORE     | BASE          | I486REAL      | 0f c0       | mm        | rrr       | 0x0F 0xC0 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix                                       | MEM0:rw:b REG0=GPR8_R():rw
| XADD_LOCK           | SEMAPHORE     | BASE          | I486REAL      | 0f c1       | mm        | rrr       | 0x0F 0xC1 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix                                       | MEM0:rw:v REG0=GPRv_R():rw
| XCHG                | DATAXFER      | BASE          | I86           | 86          | mm        | rrr       | 0x86 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix                                            | MEM0:rw:b REG0=GPR8_R():rw
| XCHG                | DATAXFER      | BASE          | I86           | 86          | mm        | rrr       | 0x86 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix                                          | MEM0:rw:b REG0=GPR8_R():rw
| XCHG                | DATAXFER      | BASE          | I86           | 86          | 0b11      | rrr       | 0x86 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPR8_B():rw REG1=GPR8_R():rw
| XCHG                | DATAXFER      | BASE          | I86           | 87          | mm        | rrr       | 0x87 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix                                            | MEM0:rw:v REG0=GPRv_R():rw
| XCHG                | DATAXFER      | BASE          | I86           | 87          | mm        | rrr       | 0x87 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix                                          | MEM0:rw:v REG0=GPRv_R():rw
| XCHG                | DATAXFER      | BASE          | I86           | 87          | 0b11      | rrr       | 0x87 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPRv_B():rw REG1=GPRv_R():rw
| XCHG                | DATAXFER      | BASE          | I86           |             |           |           | 0b1001_0 SRM[rrr] SRM!=0                                                                            | REG0=GPRv_SB():rw REG1=OrAX():rw:IMPL
| XCHG                | DATAXFER      | BASE          | I86           |             |           |           | 0b1001_0 SRM[rrr] SRM=0 not_refining_f3 rexb_prefix                                                 | REG0=GPRv_SB():rw REG1=OrAX():rw:IMPL
| XLAT                | MISC          | BASE          | I86           | d7          |           |           | 0xD7 OVERRIDE_SEG0()                                                                                | MEM0:r:SUPP:b BASE0=ArBX():r:SUPP  INDEX=XED_REG_AL:r:SUPP  REG0=XED_REG_AL:w:SUPP SEG0=FINAL_DSEG():r:SUPP SCALE=1:r:SUPP
| XOR                 | LOGICAL       | BASE          | I86           | 80          | mm        | 0b110     | 0x80 MOD[mm] MOD!=3 REG[0b110] RM[nnn] MODRM() UIMM8() nolock_prefix                                | MEM0:rw:b IMM0:r:b
| XOR                 | LOGICAL       | BASE          | I86           | 80          | 0b11      | 0b110     | 0x80 MOD[0b11] MOD=3 REG[0b110] RM[nnn] UIMM8()                                                     | REG0=GPR8_B():rw IMM0:r:b
| XOR                 | LOGICAL       | BASE          | I86           | 81          | mm        | 0b110     | 0x81 MOD[mm] MOD!=3 REG[0b110] RM[nnn] MODRM() SIMMz() nolock_prefix                                | MEM0:rw:v IMM0:r:z
| XOR                 | LOGICAL       | BASE          | I86           | 81          | 0b11      | 0b110     | 0x81 MOD[0b11] MOD=3 REG[0b110] RM[nnn] SIMMz()                                                     | REG0=GPRv_B():rw IMM0:r:z
| XOR                 | LOGICAL       | BASE          | I86           | 82          | mm        | 0b110     | 0x82 MOD[mm] MOD!=3 REG[0b110] RM[nnn] not64 MODRM() UIMM8() nolock_prefix                          | MEM0:rw:b IMM0:r:b
| XOR                 | LOGICAL       | BASE          | I86           | 82          | 0b11      | 0b110     | 0x82 MOD[0b11] MOD=3 REG[0b110] RM[nnn] not64 UIMM8()                                               | REG0=GPR8_B():rw IMM0:r:b
| XOR                 | LOGICAL       | BASE          | I86           | 83          | mm        | 0b110     | 0x83 MOD[mm] MOD!=3 REG[0b110] RM[nnn] MODRM() SIMM8() nolock_prefix                                | MEM0:rw:v IMM0:r:b:i8
| XOR                 | LOGICAL       | BASE          | I86           | 83          | 0b11      | 0b110     | 0x83 MOD[0b11] MOD=3 REG[0b110] RM[nnn] SIMM8()                                                     | REG0=GPRv_B():rw IMM0:r:b:i8
| XOR                 | LOGICAL       | BASE          | I86           | 30          | mm        | rrr       | 0x30 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix                                          | MEM0:rw:b REG0=GPR8_R():r
| XOR                 | LOGICAL       | BASE          | I86           | 30          | 0b11      | rrr       | 0x30 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPR8_B():rw REG1=GPR8_R():r
| XOR                 | LOGICAL       | BASE          | I86           | 31          | mm        | rrr       | 0x31 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix                                          | MEM0:rw:v REG0=GPRv_R():r
| XOR                 | LOGICAL       | BASE          | I86           | 31          | 0b11      | rrr       | 0x31 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPRv_B():rw REG1=GPRv_R():r
| XOR                 | LOGICAL       | BASE          | I86           | 32          | 0b11      | rrr       | 0x32 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPR8_R():rw REG1=GPR8_B():r
| XOR                 | LOGICAL       | BASE          | I86           | 32          | mm        | rrr       | 0x32 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                        | REG0=GPR8_R():rw MEM0:r:b
| XOR                 | LOGICAL       | BASE          | I86           | 33          | 0b11      | rrr       | 0x33 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                                               | REG0=GPRv_R():rw REG1=GPRv_B():r
| XOR                 | LOGICAL       | BASE          | I86           | 33          | mm        | rrr       | 0x33 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                                                        | REG0=GPRv_R():rw MEM0:r:v
| XOR                 | LOGICAL       | BASE          | I86           | 34          |           |           | 0x34 UIMM8()                                                                                        | REG0=XED_REG_AL:rw:IMPL IMM0:r:b
| XOR                 | LOGICAL       | BASE          | I86           | 35          |           |           | 0x35 SIMMz()                                                                                        | REG0=OrAX():rw:IMPL IMM0:r:z
| XOR_LOCK            | LOGICAL       | BASE          | I86           | 80          | mm        | 0b110     | 0x80 MOD[mm] MOD!=3 REG[0b110] RM[nnn] MODRM() UIMM8() lock_prefix                                  | MEM0:rw:b IMM0:r:b
| XOR_LOCK            | LOGICAL       | BASE          | I86           | 81          | mm        | 0b110     | 0x81 MOD[mm] MOD!=3 REG[0b110] RM[nnn] MODRM() SIMMz() lock_prefix                                  | MEM0:rw:v IMM0:r:z
| XOR_LOCK            | LOGICAL       | BASE          | I86           | 82          | mm        | 0b110     | 0x82 MOD[mm] MOD!=3 REG[0b110] RM[nnn] not64 MODRM() UIMM8() lock_prefix                            | MEM0:rw:b IMM0:r:b
| XOR_LOCK            | LOGICAL       | BASE          | I86           | 83          | mm        | 0b110     | 0x83 MOD[mm] MOD!=3 REG[0b110] RM[nnn] MODRM() SIMM8() lock_prefix                                  | MEM0:rw:v IMM0:r:b:i8
| XOR_LOCK            | LOGICAL       | BASE          | I86           | 30          | mm        | rrr       | 0x30 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix                                            | MEM0:rw:b REG0=GPR8_R():r
| XOR_LOCK            | LOGICAL       | BASE          | I86           | 31          | mm        | rrr       | 0x31 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix                                            | MEM0:rw:v REG0=GPRv_R():r
