{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition " "Info: Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 12 13:28:56 2005 " "Info: Processing started: Wed Jan 12 13:28:56 2005" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --import_settings_files=off --export_settings_files=off hdvb1 -c hdvb1 " "Info: Command: quartus_fit --import_settings_files=off --export_settings_files=off hdvb1 -c hdvb1" {  } {  } 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "hdvb1 EP1C20F324C8 " "Info: Selected device EP1C20F324C8 for design hdvb1" {  } {  } 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation -- Fitter effort may be decreased to reduce compilation time" {  } {  } 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices. " { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C4F324C8 " "Info: Device EP1C4F324C8 is compatible" {  } {  } 2} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12F324C8 " "Info: Device EP1C12F324C8 is compatible" {  } {  } 2}  } {  } 2}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1 MHz " "Info: Assuming a global fmax requirement of 1 MHz" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "txclkoc Global clock in PIN J16 " "Info: Automatically promoted some destinations of signal txclkoc to use Global clock in PIN J16" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "txclkc " "Info: Destination txclkc may be non-global or may not use global clock" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 21 -1 0 } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 12 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "txclkod Global clock in PIN J4 " "Info: Automatically promoted some destinations of signal txclkod to use Global clock in PIN J4" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "txclkd " "Info: Destination txclkd may be non-global or may not use global clock" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 21 -1 0 } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 12 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "rxclkc_p Global clock in PIN J15 " "Info: Automatically promoted signal rxclkc_p to use Global clock in PIN J15" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 13 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "rxclkd_p Global clock in PIN J3 " "Info: Automatically promoted signal rxclkd_p to use Global clock in PIN J3" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 13 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "txclkc2 Global clock " "Info: Automatically promoted some destinations of signal txclkc2 to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[3\] " "Info: Destination smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[3\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[4\] " "Info: Destination smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[4\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[5\] " "Info: Destination smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[5\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[6\] " "Info: Destination smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[6\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[7\] " "Info: Destination smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[7\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[8\] " "Info: Destination smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[8\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[9\] " "Info: Destination smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[9\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[10\] " "Info: Destination smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[10\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[1\] " "Info: Destination smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[1\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[2\] " "Info: Destination smpte_292:U7A\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[2\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 825 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "txclkd2 Global clock " "Info: Automatically promoted some destinations of signal txclkd2 to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[3\] " "Info: Destination smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[3\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[4\] " "Info: Destination smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[4\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[5\] " "Info: Destination smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[5\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[6\] " "Info: Destination smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[6\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[7\] " "Info: Destination smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[7\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[8\] " "Info: Destination smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[8\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[9\] " "Info: Destination smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[9\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[10\] " "Info: Destination smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[10\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[1\] " "Info: Destination smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[1\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[2\] " "Info: Destination smpte_292:U7B\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[2\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 831 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "rxclkc2 Global clock " "Info: Automatically promoted some destinations of signal rxclkc2 to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "rxclkc2 " "Info: Destination rxclkc2 may be non-global or may not use global clock" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 837 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|mux\[5\] " "Info: Destination smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|mux\[5\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|mux\[2\] " "Info: Destination smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|mux\[2\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|mux\[3\] " "Info: Destination smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|mux\[3\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|mux\[4\] " "Info: Destination smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|mux\[4\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|mux\[6\] " "Info: Destination smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|mux\[6\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|mux\[7\] " "Info: Destination smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|mux\[7\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|mux\[8\] " "Info: Destination smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|mux\[8\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|mux\[9\] " "Info: Destination smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|mux\[9\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|mux\[10\] " "Info: Destination smpte_292:U7A\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|mux\[10\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 837 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "rxclkd2 Global clock " "Info: Automatically promoted some destinations of signal rxclkd2 to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "rxclkd2 " "Info: Destination rxclkd2 may be non-global or may not use global clock" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 843 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|mux\[5\] " "Info: Destination smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|mux\[5\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|mux\[2\] " "Info: Destination smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|mux\[2\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|mux\[3\] " "Info: Destination smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|mux\[3\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|mux\[4\] " "Info: Destination smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|mux\[4\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|mux\[6\] " "Info: Destination smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|mux\[6\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|mux\[7\] " "Info: Destination smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|mux\[7\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|mux\[8\] " "Info: Destination smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|mux\[8\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|mux\[9\] " "Info: Destination smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|mux\[9\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|mux\[10\] " "Info: Destination smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_output22:altera_ddr_output_inst22\|altddio_out:altddio_out_component\|mux\[10\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 843 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0}
{ "Info" "IFYGR_FYGR_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Info: Started Fast Input/Output/OE register processing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Info: Finished Fast Input/Output/OE register processing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_START_MAC_SCAN_CHAIN_INFERENCING" "" "Info: Start DSP scan-chain inferencing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Info: Completed DSP scan-chain inferencing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_START_LUT_IO_MAC_RAM_PACKING" "" "Info: Moving registers into I/Os, LUTs, DSP and RAM blocks to improve timing and density" {  } {  } 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0}
{ "Info" "IFYGR_FYGR_FINISH_LUT_IO_MAC_RAM_PACKING" "" "Info: Finished moving registers into I/Os, LUTs, DSP and RAM blocks" {  } {  } 0}
{ "Info" "IFYGR_FYGR_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "81 " "Info: Fitter placement preparation operations ending: elapsed time = 81 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.323 ns register register " "Info: Estimated most critical path is register to register delay of 5.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns channelregs:u2\|Ccrcreg\[3\] 1 REG LAB_X10_Y8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X10_Y8; Fanout = 1; REG Node = 'channelregs:u2\|Ccrcreg\[3\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { channelregs:u2|Ccrcreg[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/channelregs.vhd" 137 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.378 ns) 0.378 ns channelregs:u2\|data_out\[3\]~1321 2 COMB LAB_X10_Y8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.378 ns) = 0.378 ns; Loc. = LAB_X10_Y8; Fanout = 1; COMB Node = 'channelregs:u2\|data_out\[3\]~1321'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "0.378 ns" { channelregs:u2|Ccrcreg[3] channelregs:u2|data_out[3]~1321 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/channelregs.vhd" 61 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.807 ns) + CELL(0.442 ns) 1.627 ns channelregs:u2\|data_out\[3\]~1322 3 COMB LAB_X6_Y8 1 " "Info: 3: + IC(0.807 ns) + CELL(0.442 ns) = 1.627 ns; Loc. = LAB_X6_Y8; Fanout = 1; COMB Node = 'channelregs:u2\|data_out\[3\]~1322'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.249 ns" { channelregs:u2|data_out[3]~1321 channelregs:u2|data_out[3]~1322 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/channelregs.vhd" 61 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.292 ns) 2.203 ns channelregs:u2\|data_out\[3\]~66 4 COMB LAB_X6_Y8 1 " "Info: 4: + IC(0.284 ns) + CELL(0.292 ns) = 2.203 ns; Loc. = LAB_X6_Y8; Fanout = 1; COMB Node = 'channelregs:u2\|data_out\[3\]~66'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "0.576 ns" { channelregs:u2|data_out[3]~1322 channelregs:u2|data_out[3]~66 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/channelregs.vhd" 61 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(-0.014 ns) + CELL(0.590 ns) 2.779 ns data_in\[3\]~454 5 COMB LAB_X6_Y8 1 " "Info: 5: + IC(-0.014 ns) + CELL(0.590 ns) = 2.779 ns; Loc. = LAB_X6_Y8; Fanout = 1; COMB Node = 'data_in\[3\]~454'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "0.576 ns" { channelregs:u2|data_out[3]~66 data_in[3]~454 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 246 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.130 ns) + CELL(0.114 ns) 4.023 ns spi:u1\|Mux~631 6 COMB LAB_X7_Y9 1 " "Info: 6: + IC(1.130 ns) + CELL(0.114 ns) = 4.023 ns; Loc. = LAB_X7_Y9; Fanout = 1; COMB Node = 'spi:u1\|Mux~631'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.244 ns" { data_in[3]~454 spi:u1|Mux~631 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.292 ns) 4.599 ns spi:u1\|Mux~632 7 COMB LAB_X7_Y9 1 " "Info: 7: + IC(0.284 ns) + CELL(0.292 ns) = 4.599 ns; Loc. = LAB_X7_Y9; Fanout = 1; COMB Node = 'spi:u1\|Mux~632'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "0.576 ns" { spi:u1|Mux~631 spi:u1|Mux~632 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(-0.014 ns) + CELL(0.738 ns) 5.323 ns spi:u1\|sdi~reg0 8 REG LAB_X7_Y9 1 " "Info: 8: + IC(-0.014 ns) + CELL(0.738 ns) = 5.323 ns; Loc. = LAB_X7_Y9; Fanout = 1; REG Node = 'spi:u1\|sdi~reg0'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "0.724 ns" { spi:u1|Mux~632 spi:u1|sdi~reg0 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" 114 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.846 ns 53.47 % " "Info: Total cell delay = 2.846 ns ( 53.47 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.477 ns 46.53 % " "Info: Total interconnect delay = 2.477 ns ( 46.53 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "5.323 ns" { channelregs:u2|Ccrcreg[3] channelregs:u2|data_out[3]~1321 channelregs:u2|data_out[3]~1322 channelregs:u2|data_out[3]~66 data_in[3]~454 spi:u1|Mux~631 spi:u1|Mux~632 spi:u1|sdi~reg0 } "NODE_NAME" } } }  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_PLACER_ESTIMATED_PERCENT_ROUTING_RESOURCE_USAGE" "21 " "Info: Estimated interconnect usage is 21% of the available device resources" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "42 " "Info: Fitter placement operations ending: elapsed time = 42 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "54 " "Info: Fitter routing operations ending: elapsed time = 54 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time." {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0}
{ "Warning" "WFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "20 " "Warning: Following 20 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ifclk a permanently disabled " "Info: Pin ifclk has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 49 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ifclk" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { ifclk } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { ifclk } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "pa7_flagd_slcs a permanently disabled " "Info: Pin pa7_flagd_slcs has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 50 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "pa7_flagd_slcs" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { pa7_flagd_slcs } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { pa7_flagd_slcs } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[15\] a permanently disabled " "Info: Pin fd\[15\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[15\]" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { fd[15] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { fd[15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[14\] a permanently disabled " "Info: Pin fd\[14\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[14\]" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { fd[14] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { fd[14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[13\] a permanently disabled " "Info: Pin fd\[13\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[13\]" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { fd[13] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { fd[13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[12\] a permanently disabled " "Info: Pin fd\[12\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[12\]" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { fd[12] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { fd[12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[11\] a permanently disabled " "Info: Pin fd\[11\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[11\]" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { fd[11] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { fd[11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[10\] a permanently disabled " "Info: Pin fd\[10\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[10\]" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { fd[10] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { fd[10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[9\] a permanently disabled " "Info: Pin fd\[9\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[9\]" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { fd[9] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { fd[9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[8\] a permanently disabled " "Info: Pin fd\[8\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[8\]" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { fd[8] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { fd[8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[7\] a permanently disabled " "Info: Pin fd\[7\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[7\]" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { fd[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { fd[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[6\] a permanently disabled " "Info: Pin fd\[6\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[6\]" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { fd[6] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { fd[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[5\] a permanently disabled " "Info: Pin fd\[5\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[5\]" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { fd[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { fd[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[4\] a permanently disabled " "Info: Pin fd\[4\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[4\]" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { fd[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { fd[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[3\] a permanently disabled " "Info: Pin fd\[3\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[3\]" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { fd[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { fd[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[2\] a permanently disabled " "Info: Pin fd\[2\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[2\]" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { fd[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { fd[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[1\] a permanently disabled " "Info: Pin fd\[1\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[1\]" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { fd[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { fd[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[0\] a permanently disabled " "Info: Pin fd\[0\] has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[0\]" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { fd[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { fd[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cd_mutec a permanently disabled " "Info: Pin cd_mutec has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 20 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "cd_mutec" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { cd_mutec } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { cd_mutec } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cd_muted a permanently disabled " "Info: Pin cd_muted has a permanently disabled output enable" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 20 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "cd_muted" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { cd_muted } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { cd_muted } "NODE_NAME" } }  } 0}  } {  } 0}
{ "Warning" "WFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "31 " "Warning: Following 31 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ulcc VCC " "Info: Pin ulcc has VCC driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 27 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ulcc" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { ulcc } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { ulcc } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ulcd VCC " "Info: Pin ulcd has VCC driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 27 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ulcd" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { ulcd } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { ulcd } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fclkc_p GND " "Info: Pin fclkc_p has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 31 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fclkc_p" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { fclkc_p } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { fclkc_p } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fclkc_n GND " "Info: Pin fclkc_n has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 31 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fclkc_n" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { fclkc_n } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { fclkc_n } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fclkd_p GND " "Info: Pin fclkd_p has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 31 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fclkd_p" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { fclkd_p } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { fclkd_p } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fclkd_n GND " "Info: Pin fclkd_n has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 31 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fclkd_n" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { fclkd_n } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { fclkd_n } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "prxclkc GND " "Info: Pin prxclkc has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 37 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxclkc" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { prxclkc } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { prxclkc } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "prxclkd GND " "Info: Pin prxclkd has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 37 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxclkd" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { prxclkd } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { prxclkd } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led2 GND " "Info: Pin led2 has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 45 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "led2" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { led2 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { led2 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rdy\[1\] GND " "Info: Pin rdy\[1\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 51 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rdy\[1\]" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { rdy[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { rdy[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rdy\[0\] GND " "Info: Pin rdy\[0\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 51 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rdy\[0\]" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { rdy[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { rdy[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ifclk GND " "Info: Pin ifclk has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 49 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ifclk" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { ifclk } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { ifclk } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "pa7_flagd_slcs GND " "Info: Pin pa7_flagd_slcs has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 50 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "pa7_flagd_slcs" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { pa7_flagd_slcs } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { pa7_flagd_slcs } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[15\] GND " "Info: Pin fd\[15\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[15\]" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { fd[15] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { fd[15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[14\] GND " "Info: Pin fd\[14\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[14\]" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { fd[14] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { fd[14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[13\] GND " "Info: Pin fd\[13\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[13\]" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { fd[13] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { fd[13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[12\] GND " "Info: Pin fd\[12\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[12\]" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { fd[12] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { fd[12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[11\] GND " "Info: Pin fd\[11\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[11\]" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { fd[11] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { fd[11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[10\] GND " "Info: Pin fd\[10\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[10\]" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { fd[10] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { fd[10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[9\] GND " "Info: Pin fd\[9\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[9\]" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { fd[9] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { fd[9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[8\] GND " "Info: Pin fd\[8\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[8\]" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { fd[8] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { fd[8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[7\] GND " "Info: Pin fd\[7\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[7\]" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { fd[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { fd[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[6\] GND " "Info: Pin fd\[6\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[6\]" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { fd[6] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { fd[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[5\] GND " "Info: Pin fd\[5\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[5\]" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { fd[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { fd[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[4\] GND " "Info: Pin fd\[4\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[4\]" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { fd[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { fd[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[3\] GND " "Info: Pin fd\[3\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[3\]" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { fd[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { fd[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[2\] GND " "Info: Pin fd\[2\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[2\]" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { fd[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { fd[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[1\] GND " "Info: Pin fd\[1\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[1\]" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { fd[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { fd[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[0\] GND " "Info: Pin fd\[0\] has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 53 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[0\]" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { fd[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { fd[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "cd_mutec GND " "Info: Pin cd_mutec has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 20 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "cd_mutec" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { cd_mutec } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { cd_mutec } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "cd_muted GND " "Info: Pin cd_muted has GND driving its datain port" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 20 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "cd_muted" } } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { cd_muted } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { Floorplan "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.fld" "" "" { cd_muted } "NODE_NAME" } }  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 12 13:33:11 2005 " "Info: Processing ended: Wed Jan 12 13:33:11 2005" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:04:15 " "Info: Elapsed time: 00:04:15" {  } {  } 0}  } {  } 0}
