-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity correlator is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    phaseClass_V : IN STD_LOGIC_VECTOR (3 downto 0);
    cor_phaseClass15i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of correlator is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal phaseClass_V_read_read_fu_1070_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp15_fu_1266_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp15_reg_5850 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp22_fu_1282_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp22_reg_5855 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp39_fu_1314_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp39_reg_5860 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp46_fu_1330_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp46_reg_5865 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp63_fu_1362_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp63_reg_5870 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp70_fu_1378_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp70_reg_5875 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp87_fu_1410_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp87_reg_5880 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp94_fu_1426_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp94_reg_5885 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp111_fu_1458_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp111_reg_5890 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp118_fu_1474_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp118_reg_5895 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp135_fu_1506_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp135_reg_5900 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp142_fu_1522_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp142_reg_5905 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp159_fu_1554_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp159_reg_5910 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp166_fu_1570_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp166_reg_5915 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp183_fu_1602_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp183_reg_5920 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp190_fu_1618_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp190_reg_5925 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp207_fu_1650_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp207_reg_5930 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp214_fu_1666_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp214_reg_5935 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp231_fu_1698_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp231_reg_5940 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp238_fu_1714_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp238_reg_5945 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp255_fu_1746_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp255_reg_5950 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp262_fu_1762_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp262_reg_5955 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp279_fu_1794_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp279_reg_5960 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp286_fu_1810_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp286_reg_5965 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp303_fu_1842_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp303_reg_5970 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp310_fu_1858_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp310_reg_5975 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp327_fu_1890_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp327_reg_5980 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp334_fu_1906_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp334_reg_5985 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp351_fu_1938_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp351_reg_5990 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp358_fu_1954_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp358_reg_5995 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp375_fu_1986_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp375_reg_6000 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp382_fu_2002_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp382_reg_6005 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp1_fu_2100_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp1_reg_6010 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp2_fu_2118_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp2_reg_6015 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp6_fu_2128_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp6_reg_6020 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp7_fu_2146_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp7_reg_6025 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp11_fu_2152_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp11_reg_6030 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp12_fu_2158_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp12_reg_6035 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp13_fu_2170_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp13_reg_6040 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp18_fu_2175_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp18_reg_6045 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp19_fu_2181_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp19_reg_6050 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp20_fu_2193_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp20_reg_6055 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp25_fu_2290_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp25_reg_6060 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp26_fu_2308_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp26_reg_6065 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp30_fu_2318_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp30_reg_6070 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp31_fu_2336_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp31_reg_6075 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp35_fu_2342_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp35_reg_6080 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp36_fu_2348_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp36_reg_6085 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp37_fu_2360_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp37_reg_6090 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp42_fu_2365_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp42_reg_6095 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp43_fu_2371_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp43_reg_6100 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp44_fu_2383_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp44_reg_6105 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp49_fu_2480_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp49_reg_6110 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp50_fu_2498_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp50_reg_6115 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp54_fu_2508_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp54_reg_6120 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp55_fu_2526_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp55_reg_6125 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp59_fu_2532_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp59_reg_6130 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp60_fu_2538_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp60_reg_6135 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp61_fu_2550_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp61_reg_6140 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp66_fu_2555_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp66_reg_6145 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp67_fu_2561_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp67_reg_6150 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp68_fu_2573_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp68_reg_6155 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp73_fu_2670_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp73_reg_6160 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp74_fu_2688_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp74_reg_6165 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp78_fu_2698_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp78_reg_6170 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp79_fu_2716_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp79_reg_6175 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp83_fu_2722_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp83_reg_6180 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp84_fu_2728_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp84_reg_6185 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp85_fu_2740_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp85_reg_6190 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp90_fu_2745_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp90_reg_6195 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp91_fu_2751_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp91_reg_6200 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp92_fu_2763_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp92_reg_6205 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp97_fu_2860_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp97_reg_6210 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp98_fu_2878_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp98_reg_6215 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp102_fu_2888_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp102_reg_6220 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp103_fu_2906_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp103_reg_6225 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp107_fu_2912_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp107_reg_6230 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp108_fu_2918_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp108_reg_6235 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp109_fu_2930_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp109_reg_6240 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp114_fu_2935_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp114_reg_6245 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp115_fu_2941_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp115_reg_6250 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp116_fu_2953_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp116_reg_6255 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp121_fu_3050_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp121_reg_6260 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp122_fu_3068_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp122_reg_6265 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp126_fu_3078_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp126_reg_6270 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp127_fu_3096_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp127_reg_6275 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp131_fu_3102_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp131_reg_6280 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp132_fu_3108_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp132_reg_6285 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp133_fu_3120_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp133_reg_6290 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp138_fu_3125_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp138_reg_6295 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp139_fu_3131_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp139_reg_6300 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp140_fu_3143_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp140_reg_6305 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp145_fu_3240_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp145_reg_6310 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp146_fu_3258_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp146_reg_6315 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp150_fu_3268_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp150_reg_6320 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp151_fu_3286_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp151_reg_6325 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp155_fu_3292_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp155_reg_6330 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp156_fu_3298_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp156_reg_6335 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp157_fu_3310_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp157_reg_6340 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp162_fu_3315_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp162_reg_6345 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp163_fu_3321_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp163_reg_6350 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp164_fu_3333_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp164_reg_6355 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp169_fu_3430_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp169_reg_6360 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp170_fu_3448_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp170_reg_6365 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp174_fu_3458_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp174_reg_6370 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp175_fu_3476_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp175_reg_6375 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp179_fu_3482_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp179_reg_6380 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp180_fu_3488_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp180_reg_6385 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp181_fu_3500_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp181_reg_6390 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp186_fu_3505_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp186_reg_6395 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp187_fu_3511_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp187_reg_6400 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp188_fu_3523_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp188_reg_6405 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp193_fu_3620_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp193_reg_6410 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp194_fu_3638_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp194_reg_6415 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp198_fu_3648_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp198_reg_6420 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp199_fu_3666_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp199_reg_6425 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp203_fu_3672_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp203_reg_6430 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp204_fu_3678_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp204_reg_6435 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp205_fu_3690_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp205_reg_6440 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp210_fu_3695_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp210_reg_6445 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp211_fu_3701_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp211_reg_6450 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp212_fu_3713_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp212_reg_6455 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp217_fu_3810_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp217_reg_6460 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp218_fu_3828_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp218_reg_6465 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp222_fu_3838_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp222_reg_6470 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp223_fu_3856_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp223_reg_6475 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp227_fu_3862_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp227_reg_6480 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp228_fu_3868_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp228_reg_6485 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp229_fu_3880_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp229_reg_6490 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp234_fu_3885_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp234_reg_6495 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp235_fu_3891_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp235_reg_6500 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp236_fu_3903_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp236_reg_6505 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp241_fu_4000_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp241_reg_6510 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp242_fu_4018_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp242_reg_6515 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp246_fu_4028_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp246_reg_6520 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp247_fu_4046_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp247_reg_6525 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp251_fu_4052_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp251_reg_6530 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp252_fu_4058_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp252_reg_6535 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp253_fu_4070_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp253_reg_6540 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp258_fu_4075_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp258_reg_6545 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp259_fu_4081_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp259_reg_6550 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp260_fu_4093_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp260_reg_6555 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp265_fu_4190_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp265_reg_6560 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp266_fu_4208_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp266_reg_6565 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp270_fu_4218_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp270_reg_6570 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp271_fu_4236_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp271_reg_6575 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp275_fu_4242_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp275_reg_6580 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp276_fu_4248_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp276_reg_6585 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp277_fu_4260_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp277_reg_6590 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp282_fu_4265_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp282_reg_6595 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp283_fu_4271_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp283_reg_6600 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp284_fu_4283_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp284_reg_6605 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp289_fu_4380_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp289_reg_6610 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp290_fu_4398_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp290_reg_6615 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp294_fu_4408_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp294_reg_6620 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp295_fu_4426_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp295_reg_6625 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp299_fu_4432_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp299_reg_6630 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp300_fu_4438_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp300_reg_6635 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp301_fu_4450_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp301_reg_6640 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp306_fu_4455_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp306_reg_6645 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp307_fu_4461_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp307_reg_6650 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp308_fu_4473_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp308_reg_6655 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp313_fu_4570_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp313_reg_6660 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp314_fu_4588_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp314_reg_6665 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp318_fu_4598_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp318_reg_6670 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp319_fu_4616_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp319_reg_6675 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp323_fu_4622_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp323_reg_6680 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp324_fu_4628_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp324_reg_6685 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp325_fu_4640_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp325_reg_6690 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp330_fu_4645_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp330_reg_6695 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp331_fu_4651_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp331_reg_6700 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp332_fu_4663_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp332_reg_6705 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp337_fu_4760_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp337_reg_6710 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp338_fu_4778_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp338_reg_6715 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp342_fu_4788_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp342_reg_6720 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp343_fu_4806_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp343_reg_6725 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp347_fu_4812_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp347_reg_6730 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp348_fu_4818_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp348_reg_6735 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp349_fu_4830_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp349_reg_6740 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp354_fu_4835_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp354_reg_6745 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp355_fu_4841_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp355_reg_6750 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp356_fu_4853_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp356_reg_6755 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp361_fu_4950_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp361_reg_6760 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp362_fu_4968_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp362_reg_6765 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp366_fu_4978_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp366_reg_6770 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp367_fu_4996_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp367_reg_6775 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp371_fu_5002_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp371_reg_6780 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp372_fu_5008_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp372_reg_6785 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp373_fu_5020_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp373_reg_6790 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp378_fu_5025_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp378_reg_6795 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp379_fu_5031_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp379_reg_6800 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp380_fu_5043_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp380_reg_6805 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_15_s_fu_5061_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal corHelperQPos_V_15_s_fu_5071_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_15_7_fu_5080_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_15_7_fu_5089_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_14_s_fu_5107_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_14_s_fu_5117_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_14_7_fu_5126_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_14_7_fu_5135_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_13_s_fu_5153_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_13_s_fu_5163_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_13_7_fu_5172_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_13_7_fu_5181_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_12_s_fu_5199_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_12_s_fu_5209_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_12_7_fu_5218_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_12_7_fu_5227_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_11_s_fu_5245_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_11_s_fu_5255_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_11_7_fu_5264_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_11_7_fu_5273_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_10_s_fu_5291_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_10_s_fu_5301_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_10_7_fu_5310_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_10_7_fu_5319_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_9_s_fu_5337_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_9_s_fu_5347_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_9_7_fu_5356_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_9_7_fu_5365_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_8_s_fu_5383_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_8_s_fu_5393_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_8_7_fu_5402_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_8_7_fu_5411_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_7_s_fu_5429_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_7_s_fu_5439_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_7_7_fu_5448_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_7_7_fu_5457_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_6_s_fu_5475_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_6_s_fu_5485_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_6_7_fu_5494_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_6_7_fu_5503_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_5_s_fu_5521_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_5_s_fu_5531_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_5_7_fu_5540_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_5_7_fu_5549_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_4_s_fu_5567_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_4_s_fu_5577_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_4_7_fu_5586_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_4_7_fu_5595_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_3_s_fu_5613_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_3_s_fu_5623_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_3_7_fu_5632_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_3_7_fu_5641_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_2_s_fu_5659_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_2_s_fu_5669_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_2_7_fu_5678_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_2_7_fu_5687_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_1_s_fu_5705_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_1_s_fu_5715_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_1_7_fu_5724_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_1_7_fu_5733_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_5_fu_5751_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_5_fu_5761_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_7_fu_5770_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_7_fu_5779_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal resi_V_2_fu_5802_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal resi_V_2_reg_7130 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal resq_V_2_fu_5822_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal resq_V_2_reg_7136 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_01915_s_reg_1076 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_01909_s_reg_1117 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_01903_s_reg_1158 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_01925_s_reg_1199 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp16_fu_1260_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp23_fu_1276_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp40_fu_1308_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp47_fu_1324_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp64_fu_1356_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp71_fu_1372_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp88_fu_1404_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp95_fu_1420_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp112_fu_1452_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp119_fu_1468_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp136_fu_1500_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp143_fu_1516_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp160_fu_1548_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp167_fu_1564_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp184_fu_1596_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp191_fu_1612_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp208_fu_1644_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp215_fu_1660_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp232_fu_1692_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp239_fu_1708_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp256_fu_1740_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp263_fu_1756_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp280_fu_1788_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp287_fu_1804_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp304_fu_1836_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp311_fu_1852_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp328_fu_1884_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp335_fu_1900_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp352_fu_1932_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp359_fu_1948_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp376_fu_1980_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp383_fu_1996_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp4_fu_2112_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp3_fu_2106_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp9_fu_2140_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp8_fu_2134_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp14_fu_2164_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp21_fu_2187_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp28_fu_2302_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp27_fu_2296_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp33_fu_2330_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp32_fu_2324_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp38_fu_2354_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp45_fu_2377_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp52_fu_2492_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp51_fu_2486_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp57_fu_2520_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp56_fu_2514_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp62_fu_2544_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp69_fu_2567_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp76_fu_2682_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp75_fu_2676_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp81_fu_2710_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp80_fu_2704_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp86_fu_2734_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp93_fu_2757_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp100_fu_2872_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp99_fu_2866_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp105_fu_2900_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp104_fu_2894_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp110_fu_2924_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp117_fu_2947_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp124_fu_3062_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp123_fu_3056_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp129_fu_3090_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp128_fu_3084_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp134_fu_3114_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp141_fu_3137_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp148_fu_3252_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp147_fu_3246_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp153_fu_3280_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp152_fu_3274_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp158_fu_3304_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp165_fu_3327_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp172_fu_3442_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp171_fu_3436_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp177_fu_3470_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp176_fu_3464_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp182_fu_3494_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp189_fu_3517_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp196_fu_3632_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp195_fu_3626_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp201_fu_3660_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp200_fu_3654_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp206_fu_3684_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp213_fu_3707_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp220_fu_3822_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp219_fu_3816_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp225_fu_3850_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp224_fu_3844_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp230_fu_3874_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp237_fu_3897_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp244_fu_4012_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp243_fu_4006_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp249_fu_4040_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp248_fu_4034_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp254_fu_4064_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp261_fu_4087_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp268_fu_4202_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp267_fu_4196_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp273_fu_4230_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp272_fu_4224_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp278_fu_4254_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp285_fu_4277_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp292_fu_4392_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp291_fu_4386_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp297_fu_4420_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp296_fu_4414_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp302_fu_4444_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp309_fu_4467_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp316_fu_4582_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp315_fu_4576_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp321_fu_4610_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp320_fu_4604_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp326_fu_4634_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp333_fu_4657_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp340_fu_4772_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp339_fu_4766_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp345_fu_4800_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp344_fu_4794_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp350_fu_4824_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp357_fu_4847_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp364_fu_4962_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp363_fu_4956_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp369_fu_4990_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp368_fu_4984_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp374_fu_5014_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp381_fu_5037_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_5056_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp5_fu_5066_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp10_fu_5076_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp17_fu_5085_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp24_fu_5102_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp29_fu_5112_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp34_fu_5122_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp41_fu_5131_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp48_fu_5148_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp53_fu_5158_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp58_fu_5168_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp65_fu_5177_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp72_fu_5194_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp77_fu_5204_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp82_fu_5214_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp89_fu_5223_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp96_fu_5240_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp101_fu_5250_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp106_fu_5260_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp113_fu_5269_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp120_fu_5286_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp125_fu_5296_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp130_fu_5306_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp137_fu_5315_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp144_fu_5332_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp149_fu_5342_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp154_fu_5352_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp161_fu_5361_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp168_fu_5378_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp173_fu_5388_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp178_fu_5398_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp185_fu_5407_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp192_fu_5424_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp197_fu_5434_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp202_fu_5444_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp209_fu_5453_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp216_fu_5470_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp221_fu_5480_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp226_fu_5490_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp233_fu_5499_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp240_fu_5516_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp245_fu_5526_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp250_fu_5536_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp257_fu_5545_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp264_fu_5562_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp269_fu_5572_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp274_fu_5582_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp281_fu_5591_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp288_fu_5608_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp293_fu_5618_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp298_fu_5628_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp305_fu_5637_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp312_fu_5654_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp317_fu_5664_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp322_fu_5674_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp329_fu_5683_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp336_fu_5700_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp341_fu_5710_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp346_fu_5720_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp353_fu_5729_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp360_fu_5746_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp365_fu_5756_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp370_fu_5766_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp377_fu_5775_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_5784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal resi_V_fu_5790_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal resi_V_1_fu_5796_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal resq_V_fu_5810_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal resq_V_1_fu_5816_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5841_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5836_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal p_Result_s_fu_5830_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_return_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);

    component correlateTop_mul_bkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    correlateTop_mul_bkb_U516 : component correlateTop_mul_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => resi_V_2_reg_7130,
        din1 => resi_V_2_reg_7130,
        ce => ap_const_logic_1,
        dout => grp_fu_5836_p2);

    correlateTop_mul_bkb_U517 : component correlateTop_mul_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => resq_V_2_reg_7136,
        din1 => resq_V_2_reg_7136,
        ce => ap_const_logic_1,
        dout => grp_fu_5841_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    ap_return_preg <= p_Result_s_fu_5830_p3;
                end if; 
            end if;
        end if;
    end process;


    p_01903_s_reg_1158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_7_fu_5779_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_1_7_fu_5733_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_2_7_fu_5687_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_3_7_fu_5641_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_4_7_fu_5595_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_5_7_fu_5549_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_6_7_fu_5503_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_7_7_fu_5457_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_8_7_fu_5411_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_9_7_fu_5365_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_10_7_fu_5319_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_11_7_fu_5273_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_12_7_fu_5227_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_13_7_fu_5181_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_14_7_fu_5135_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_15_7_fu_5089_p2;
            elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
                p_01903_s_reg_1158 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    p_01909_s_reg_1117_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_5_fu_5751_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_1_s_fu_5705_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_2_s_fu_5659_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_3_s_fu_5613_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_4_s_fu_5567_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_5_s_fu_5521_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_6_s_fu_5475_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_7_s_fu_5429_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_8_s_fu_5383_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_9_s_fu_5337_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_10_s_fu_5291_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_11_s_fu_5245_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_12_s_fu_5199_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_13_s_fu_5153_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_14_s_fu_5107_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_15_s_fu_5061_p2;
            elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
                p_01909_s_reg_1117 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    p_01915_s_reg_1076_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_7_fu_5770_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_1_7_fu_5724_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_2_7_fu_5678_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_3_7_fu_5632_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_4_7_fu_5586_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_5_7_fu_5540_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_6_7_fu_5494_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_7_7_fu_5448_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_8_7_fu_5402_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_9_7_fu_5356_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_10_7_fu_5310_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_11_7_fu_5264_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_12_7_fu_5218_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_13_7_fu_5172_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_14_7_fu_5126_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_15_7_fu_5080_p2;
            elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
                p_01915_s_reg_1076 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    p_01925_s_reg_1199_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_5_fu_5761_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_1_s_fu_5715_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_2_s_fu_5669_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_3_s_fu_5623_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_4_s_fu_5577_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_5_s_fu_5531_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_6_s_fu_5485_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_7_s_fu_5439_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_8_s_fu_5393_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_9_s_fu_5347_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_10_s_fu_5301_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_11_s_fu_5255_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_12_s_fu_5209_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_13_s_fu_5163_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_14_s_fu_5117_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_15_s_fu_5071_p2;
            elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
                p_01925_s_reg_1199 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                resi_V_2_reg_7130 <= resi_V_2_fu_5802_p3;
                resq_V_2_reg_7136 <= resq_V_2_fu_5822_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp102_reg_6220 <= tmp102_fu_2888_p2;
                tmp103_reg_6225 <= tmp103_fu_2906_p2;
                tmp107_reg_6230 <= tmp107_fu_2912_p2;
                tmp108_reg_6235 <= tmp108_fu_2918_p2;
                tmp109_reg_6240 <= tmp109_fu_2930_p2;
                tmp114_reg_6245 <= tmp114_fu_2935_p2;
                tmp115_reg_6250 <= tmp115_fu_2941_p2;
                tmp116_reg_6255 <= tmp116_fu_2953_p2;
                tmp97_reg_6210 <= tmp97_fu_2860_p2;
                tmp98_reg_6215 <= tmp98_fu_2878_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                tmp111_reg_5890 <= tmp111_fu_1458_p2;
                tmp118_reg_5895 <= tmp118_fu_1474_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp11_reg_6030 <= tmp11_fu_2152_p2;
                tmp12_reg_6035 <= tmp12_fu_2158_p2;
                tmp13_reg_6040 <= tmp13_fu_2170_p2;
                tmp18_reg_6045 <= tmp18_fu_2175_p2;
                tmp19_reg_6050 <= tmp19_fu_2181_p2;
                tmp1_reg_6010 <= tmp1_fu_2100_p2;
                tmp20_reg_6055 <= tmp20_fu_2193_p2;
                tmp2_reg_6015 <= tmp2_fu_2118_p2;
                tmp6_reg_6020 <= tmp6_fu_2128_p2;
                tmp7_reg_6025 <= tmp7_fu_2146_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp121_reg_6260 <= tmp121_fu_3050_p2;
                tmp122_reg_6265 <= tmp122_fu_3068_p2;
                tmp126_reg_6270 <= tmp126_fu_3078_p2;
                tmp127_reg_6275 <= tmp127_fu_3096_p2;
                tmp131_reg_6280 <= tmp131_fu_3102_p2;
                tmp132_reg_6285 <= tmp132_fu_3108_p2;
                tmp133_reg_6290 <= tmp133_fu_3120_p2;
                tmp138_reg_6295 <= tmp138_fu_3125_p2;
                tmp139_reg_6300 <= tmp139_fu_3131_p2;
                tmp140_reg_6305 <= tmp140_fu_3143_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                tmp135_reg_5900 <= tmp135_fu_1506_p2;
                tmp142_reg_5905 <= tmp142_fu_1522_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp145_reg_6310 <= tmp145_fu_3240_p2;
                tmp146_reg_6315 <= tmp146_fu_3258_p2;
                tmp150_reg_6320 <= tmp150_fu_3268_p2;
                tmp151_reg_6325 <= tmp151_fu_3286_p2;
                tmp155_reg_6330 <= tmp155_fu_3292_p2;
                tmp156_reg_6335 <= tmp156_fu_3298_p2;
                tmp157_reg_6340 <= tmp157_fu_3310_p2;
                tmp162_reg_6345 <= tmp162_fu_3315_p2;
                tmp163_reg_6350 <= tmp163_fu_3321_p2;
                tmp164_reg_6355 <= tmp164_fu_3333_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                tmp159_reg_5910 <= tmp159_fu_1554_p2;
                tmp166_reg_5915 <= tmp166_fu_1570_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                tmp15_reg_5850 <= tmp15_fu_1266_p2;
                tmp22_reg_5855 <= tmp22_fu_1282_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp169_reg_6360 <= tmp169_fu_3430_p2;
                tmp170_reg_6365 <= tmp170_fu_3448_p2;
                tmp174_reg_6370 <= tmp174_fu_3458_p2;
                tmp175_reg_6375 <= tmp175_fu_3476_p2;
                tmp179_reg_6380 <= tmp179_fu_3482_p2;
                tmp180_reg_6385 <= tmp180_fu_3488_p2;
                tmp181_reg_6390 <= tmp181_fu_3500_p2;
                tmp186_reg_6395 <= tmp186_fu_3505_p2;
                tmp187_reg_6400 <= tmp187_fu_3511_p2;
                tmp188_reg_6405 <= tmp188_fu_3523_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                tmp183_reg_5920 <= tmp183_fu_1602_p2;
                tmp190_reg_5925 <= tmp190_fu_1618_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp193_reg_6410 <= tmp193_fu_3620_p2;
                tmp194_reg_6415 <= tmp194_fu_3638_p2;
                tmp198_reg_6420 <= tmp198_fu_3648_p2;
                tmp199_reg_6425 <= tmp199_fu_3666_p2;
                tmp203_reg_6430 <= tmp203_fu_3672_p2;
                tmp204_reg_6435 <= tmp204_fu_3678_p2;
                tmp205_reg_6440 <= tmp205_fu_3690_p2;
                tmp210_reg_6445 <= tmp210_fu_3695_p2;
                tmp211_reg_6450 <= tmp211_fu_3701_p2;
                tmp212_reg_6455 <= tmp212_fu_3713_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                tmp207_reg_5930 <= tmp207_fu_1650_p2;
                tmp214_reg_5935 <= tmp214_fu_1666_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp217_reg_6460 <= tmp217_fu_3810_p2;
                tmp218_reg_6465 <= tmp218_fu_3828_p2;
                tmp222_reg_6470 <= tmp222_fu_3838_p2;
                tmp223_reg_6475 <= tmp223_fu_3856_p2;
                tmp227_reg_6480 <= tmp227_fu_3862_p2;
                tmp228_reg_6485 <= tmp228_fu_3868_p2;
                tmp229_reg_6490 <= tmp229_fu_3880_p2;
                tmp234_reg_6495 <= tmp234_fu_3885_p2;
                tmp235_reg_6500 <= tmp235_fu_3891_p2;
                tmp236_reg_6505 <= tmp236_fu_3903_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                tmp231_reg_5940 <= tmp231_fu_1698_p2;
                tmp238_reg_5945 <= tmp238_fu_1714_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp241_reg_6510 <= tmp241_fu_4000_p2;
                tmp242_reg_6515 <= tmp242_fu_4018_p2;
                tmp246_reg_6520 <= tmp246_fu_4028_p2;
                tmp247_reg_6525 <= tmp247_fu_4046_p2;
                tmp251_reg_6530 <= tmp251_fu_4052_p2;
                tmp252_reg_6535 <= tmp252_fu_4058_p2;
                tmp253_reg_6540 <= tmp253_fu_4070_p2;
                tmp258_reg_6545 <= tmp258_fu_4075_p2;
                tmp259_reg_6550 <= tmp259_fu_4081_p2;
                tmp260_reg_6555 <= tmp260_fu_4093_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                tmp255_reg_5950 <= tmp255_fu_1746_p2;
                tmp262_reg_5955 <= tmp262_fu_1762_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp25_reg_6060 <= tmp25_fu_2290_p2;
                tmp26_reg_6065 <= tmp26_fu_2308_p2;
                tmp30_reg_6070 <= tmp30_fu_2318_p2;
                tmp31_reg_6075 <= tmp31_fu_2336_p2;
                tmp35_reg_6080 <= tmp35_fu_2342_p2;
                tmp36_reg_6085 <= tmp36_fu_2348_p2;
                tmp37_reg_6090 <= tmp37_fu_2360_p2;
                tmp42_reg_6095 <= tmp42_fu_2365_p2;
                tmp43_reg_6100 <= tmp43_fu_2371_p2;
                tmp44_reg_6105 <= tmp44_fu_2383_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp265_reg_6560 <= tmp265_fu_4190_p2;
                tmp266_reg_6565 <= tmp266_fu_4208_p2;
                tmp270_reg_6570 <= tmp270_fu_4218_p2;
                tmp271_reg_6575 <= tmp271_fu_4236_p2;
                tmp275_reg_6580 <= tmp275_fu_4242_p2;
                tmp276_reg_6585 <= tmp276_fu_4248_p2;
                tmp277_reg_6590 <= tmp277_fu_4260_p2;
                tmp282_reg_6595 <= tmp282_fu_4265_p2;
                tmp283_reg_6600 <= tmp283_fu_4271_p2;
                tmp284_reg_6605 <= tmp284_fu_4283_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                tmp279_reg_5960 <= tmp279_fu_1794_p2;
                tmp286_reg_5965 <= tmp286_fu_1810_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp289_reg_6610 <= tmp289_fu_4380_p2;
                tmp290_reg_6615 <= tmp290_fu_4398_p2;
                tmp294_reg_6620 <= tmp294_fu_4408_p2;
                tmp295_reg_6625 <= tmp295_fu_4426_p2;
                tmp299_reg_6630 <= tmp299_fu_4432_p2;
                tmp300_reg_6635 <= tmp300_fu_4438_p2;
                tmp301_reg_6640 <= tmp301_fu_4450_p2;
                tmp306_reg_6645 <= tmp306_fu_4455_p2;
                tmp307_reg_6650 <= tmp307_fu_4461_p2;
                tmp308_reg_6655 <= tmp308_fu_4473_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                tmp303_reg_5970 <= tmp303_fu_1842_p2;
                tmp310_reg_5975 <= tmp310_fu_1858_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp313_reg_6660 <= tmp313_fu_4570_p2;
                tmp314_reg_6665 <= tmp314_fu_4588_p2;
                tmp318_reg_6670 <= tmp318_fu_4598_p2;
                tmp319_reg_6675 <= tmp319_fu_4616_p2;
                tmp323_reg_6680 <= tmp323_fu_4622_p2;
                tmp324_reg_6685 <= tmp324_fu_4628_p2;
                tmp325_reg_6690 <= tmp325_fu_4640_p2;
                tmp330_reg_6695 <= tmp330_fu_4645_p2;
                tmp331_reg_6700 <= tmp331_fu_4651_p2;
                tmp332_reg_6705 <= tmp332_fu_4663_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                tmp327_reg_5980 <= tmp327_fu_1890_p2;
                tmp334_reg_5985 <= tmp334_fu_1906_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp337_reg_6710 <= tmp337_fu_4760_p2;
                tmp338_reg_6715 <= tmp338_fu_4778_p2;
                tmp342_reg_6720 <= tmp342_fu_4788_p2;
                tmp343_reg_6725 <= tmp343_fu_4806_p2;
                tmp347_reg_6730 <= tmp347_fu_4812_p2;
                tmp348_reg_6735 <= tmp348_fu_4818_p2;
                tmp349_reg_6740 <= tmp349_fu_4830_p2;
                tmp354_reg_6745 <= tmp354_fu_4835_p2;
                tmp355_reg_6750 <= tmp355_fu_4841_p2;
                tmp356_reg_6755 <= tmp356_fu_4853_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                tmp351_reg_5990 <= tmp351_fu_1938_p2;
                tmp358_reg_5995 <= tmp358_fu_1954_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp361_reg_6760 <= tmp361_fu_4950_p2;
                tmp362_reg_6765 <= tmp362_fu_4968_p2;
                tmp366_reg_6770 <= tmp366_fu_4978_p2;
                tmp367_reg_6775 <= tmp367_fu_4996_p2;
                tmp371_reg_6780 <= tmp371_fu_5002_p2;
                tmp372_reg_6785 <= tmp372_fu_5008_p2;
                tmp373_reg_6790 <= tmp373_fu_5020_p2;
                tmp378_reg_6795 <= tmp378_fu_5025_p2;
                tmp379_reg_6800 <= tmp379_fu_5031_p2;
                tmp380_reg_6805 <= tmp380_fu_5043_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                tmp375_reg_6000 <= tmp375_fu_1986_p2;
                tmp382_reg_6005 <= tmp382_fu_2002_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                tmp39_reg_5860 <= tmp39_fu_1314_p2;
                tmp46_reg_5865 <= tmp46_fu_1330_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp49_reg_6110 <= tmp49_fu_2480_p2;
                tmp50_reg_6115 <= tmp50_fu_2498_p2;
                tmp54_reg_6120 <= tmp54_fu_2508_p2;
                tmp55_reg_6125 <= tmp55_fu_2526_p2;
                tmp59_reg_6130 <= tmp59_fu_2532_p2;
                tmp60_reg_6135 <= tmp60_fu_2538_p2;
                tmp61_reg_6140 <= tmp61_fu_2550_p2;
                tmp66_reg_6145 <= tmp66_fu_2555_p2;
                tmp67_reg_6150 <= tmp67_fu_2561_p2;
                tmp68_reg_6155 <= tmp68_fu_2573_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                tmp63_reg_5870 <= tmp63_fu_1362_p2;
                tmp70_reg_5875 <= tmp70_fu_1378_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp73_reg_6160 <= tmp73_fu_2670_p2;
                tmp74_reg_6165 <= tmp74_fu_2688_p2;
                tmp78_reg_6170 <= tmp78_fu_2698_p2;
                tmp79_reg_6175 <= tmp79_fu_2716_p2;
                tmp83_reg_6180 <= tmp83_fu_2722_p2;
                tmp84_reg_6185 <= tmp84_fu_2728_p2;
                tmp85_reg_6190 <= tmp85_fu_2740_p2;
                tmp90_reg_6195 <= tmp90_fu_2745_p2;
                tmp91_reg_6200 <= tmp91_fu_2751_p2;
                tmp92_reg_6205 <= tmp92_fu_2763_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                tmp87_reg_5880 <= tmp87_fu_1410_p2;
                tmp94_reg_5885 <= tmp94_fu_1426_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (not((ap_const_boolean_1 = ap_const_boolean_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_assign_proc : process(ap_CS_fsm_state7, p_Result_s_fu_5830_p3, ap_return_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ap_return <= p_Result_s_fu_5830_p3;
        else 
            ap_return <= ap_return_preg;
        end if; 
    end process;

    corHelperINeg_V_10_7_fu_5310_p2 <= std_logic_vector(unsigned(tmp133_reg_6290) + unsigned(tmp130_fu_5306_p2));
    corHelperINeg_V_11_7_fu_5264_p2 <= std_logic_vector(unsigned(tmp109_reg_6240) + unsigned(tmp106_fu_5260_p2));
    corHelperINeg_V_12_7_fu_5218_p2 <= std_logic_vector(unsigned(tmp85_reg_6190) + unsigned(tmp82_fu_5214_p2));
    corHelperINeg_V_13_7_fu_5172_p2 <= std_logic_vector(unsigned(tmp61_reg_6140) + unsigned(tmp58_fu_5168_p2));
    corHelperINeg_V_14_7_fu_5126_p2 <= std_logic_vector(unsigned(tmp37_reg_6090) + unsigned(tmp34_fu_5122_p2));
    corHelperINeg_V_15_7_fu_5080_p2 <= std_logic_vector(unsigned(tmp13_reg_6040) + unsigned(tmp10_fu_5076_p2));
    corHelperINeg_V_1_7_fu_5724_p2 <= std_logic_vector(unsigned(tmp349_reg_6740) + unsigned(tmp346_fu_5720_p2));
    corHelperINeg_V_2_7_fu_5678_p2 <= std_logic_vector(unsigned(tmp325_reg_6690) + unsigned(tmp322_fu_5674_p2));
    corHelperINeg_V_3_7_fu_5632_p2 <= std_logic_vector(unsigned(tmp301_reg_6640) + unsigned(tmp298_fu_5628_p2));
    corHelperINeg_V_4_7_fu_5586_p2 <= std_logic_vector(unsigned(tmp277_reg_6590) + unsigned(tmp274_fu_5582_p2));
    corHelperINeg_V_5_7_fu_5540_p2 <= std_logic_vector(unsigned(tmp253_reg_6540) + unsigned(tmp250_fu_5536_p2));
    corHelperINeg_V_6_7_fu_5494_p2 <= std_logic_vector(unsigned(tmp229_reg_6490) + unsigned(tmp226_fu_5490_p2));
    corHelperINeg_V_7_7_fu_5448_p2 <= std_logic_vector(unsigned(tmp205_reg_6440) + unsigned(tmp202_fu_5444_p2));
    corHelperINeg_V_7_fu_5770_p2 <= std_logic_vector(unsigned(tmp373_reg_6790) + unsigned(tmp370_fu_5766_p2));
    corHelperINeg_V_8_7_fu_5402_p2 <= std_logic_vector(unsigned(tmp181_reg_6390) + unsigned(tmp178_fu_5398_p2));
    corHelperINeg_V_9_7_fu_5356_p2 <= std_logic_vector(unsigned(tmp157_reg_6340) + unsigned(tmp154_fu_5352_p2));
    corHelperIPos_V_10_s_fu_5291_p2 <= std_logic_vector(unsigned(tmp122_reg_6265) + unsigned(tmp120_fu_5286_p2));
    corHelperIPos_V_11_s_fu_5245_p2 <= std_logic_vector(unsigned(tmp98_reg_6215) + unsigned(tmp96_fu_5240_p2));
    corHelperIPos_V_12_s_fu_5199_p2 <= std_logic_vector(unsigned(tmp74_reg_6165) + unsigned(tmp72_fu_5194_p2));
    corHelperIPos_V_13_s_fu_5153_p2 <= std_logic_vector(unsigned(tmp50_reg_6115) + unsigned(tmp48_fu_5148_p2));
    corHelperIPos_V_14_s_fu_5107_p2 <= std_logic_vector(unsigned(tmp26_reg_6065) + unsigned(tmp24_fu_5102_p2));
    corHelperIPos_V_15_s_fu_5061_p2 <= std_logic_vector(unsigned(tmp2_reg_6015) + unsigned(tmp_fu_5056_p2));
    corHelperIPos_V_1_s_fu_5705_p2 <= std_logic_vector(unsigned(tmp338_reg_6715) + unsigned(tmp336_fu_5700_p2));
    corHelperIPos_V_2_s_fu_5659_p2 <= std_logic_vector(unsigned(tmp314_reg_6665) + unsigned(tmp312_fu_5654_p2));
    corHelperIPos_V_3_s_fu_5613_p2 <= std_logic_vector(unsigned(tmp290_reg_6615) + unsigned(tmp288_fu_5608_p2));
    corHelperIPos_V_4_s_fu_5567_p2 <= std_logic_vector(unsigned(tmp266_reg_6565) + unsigned(tmp264_fu_5562_p2));
    corHelperIPos_V_5_fu_5751_p2 <= std_logic_vector(unsigned(tmp362_reg_6765) + unsigned(tmp360_fu_5746_p2));
    corHelperIPos_V_5_s_fu_5521_p2 <= std_logic_vector(unsigned(tmp242_reg_6515) + unsigned(tmp240_fu_5516_p2));
    corHelperIPos_V_6_s_fu_5475_p2 <= std_logic_vector(unsigned(tmp218_reg_6465) + unsigned(tmp216_fu_5470_p2));
    corHelperIPos_V_7_s_fu_5429_p2 <= std_logic_vector(unsigned(tmp194_reg_6415) + unsigned(tmp192_fu_5424_p2));
    corHelperIPos_V_8_s_fu_5383_p2 <= std_logic_vector(unsigned(tmp170_reg_6365) + unsigned(tmp168_fu_5378_p2));
    corHelperIPos_V_9_s_fu_5337_p2 <= std_logic_vector(unsigned(tmp146_reg_6315) + unsigned(tmp144_fu_5332_p2));
    corHelperQNeg_V_10_7_fu_5319_p2 <= std_logic_vector(unsigned(tmp140_reg_6305) + unsigned(tmp137_fu_5315_p2));
    corHelperQNeg_V_11_7_fu_5273_p2 <= std_logic_vector(unsigned(tmp116_reg_6255) + unsigned(tmp113_fu_5269_p2));
    corHelperQNeg_V_12_7_fu_5227_p2 <= std_logic_vector(unsigned(tmp92_reg_6205) + unsigned(tmp89_fu_5223_p2));
    corHelperQNeg_V_13_7_fu_5181_p2 <= std_logic_vector(unsigned(tmp68_reg_6155) + unsigned(tmp65_fu_5177_p2));
    corHelperQNeg_V_14_7_fu_5135_p2 <= std_logic_vector(unsigned(tmp44_reg_6105) + unsigned(tmp41_fu_5131_p2));
    corHelperQNeg_V_15_7_fu_5089_p2 <= std_logic_vector(unsigned(tmp20_reg_6055) + unsigned(tmp17_fu_5085_p2));
    corHelperQNeg_V_1_7_fu_5733_p2 <= std_logic_vector(unsigned(tmp356_reg_6755) + unsigned(tmp353_fu_5729_p2));
    corHelperQNeg_V_2_7_fu_5687_p2 <= std_logic_vector(unsigned(tmp332_reg_6705) + unsigned(tmp329_fu_5683_p2));
    corHelperQNeg_V_3_7_fu_5641_p2 <= std_logic_vector(unsigned(tmp308_reg_6655) + unsigned(tmp305_fu_5637_p2));
    corHelperQNeg_V_4_7_fu_5595_p2 <= std_logic_vector(unsigned(tmp284_reg_6605) + unsigned(tmp281_fu_5591_p2));
    corHelperQNeg_V_5_7_fu_5549_p2 <= std_logic_vector(unsigned(tmp260_reg_6555) + unsigned(tmp257_fu_5545_p2));
    corHelperQNeg_V_6_7_fu_5503_p2 <= std_logic_vector(unsigned(tmp236_reg_6505) + unsigned(tmp233_fu_5499_p2));
    corHelperQNeg_V_7_7_fu_5457_p2 <= std_logic_vector(unsigned(tmp212_reg_6455) + unsigned(tmp209_fu_5453_p2));
    corHelperQNeg_V_7_fu_5779_p2 <= std_logic_vector(unsigned(tmp380_reg_6805) + unsigned(tmp377_fu_5775_p2));
    corHelperQNeg_V_8_7_fu_5411_p2 <= std_logic_vector(unsigned(tmp188_reg_6405) + unsigned(tmp185_fu_5407_p2));
    corHelperQNeg_V_9_7_fu_5365_p2 <= std_logic_vector(unsigned(tmp164_reg_6355) + unsigned(tmp161_fu_5361_p2));
    corHelperQPos_V_10_s_fu_5301_p2 <= std_logic_vector(unsigned(tmp127_reg_6275) + unsigned(tmp125_fu_5296_p2));
    corHelperQPos_V_11_s_fu_5255_p2 <= std_logic_vector(unsigned(tmp103_reg_6225) + unsigned(tmp101_fu_5250_p2));
    corHelperQPos_V_12_s_fu_5209_p2 <= std_logic_vector(unsigned(tmp79_reg_6175) + unsigned(tmp77_fu_5204_p2));
    corHelperQPos_V_13_s_fu_5163_p2 <= std_logic_vector(unsigned(tmp55_reg_6125) + unsigned(tmp53_fu_5158_p2));
    corHelperQPos_V_14_s_fu_5117_p2 <= std_logic_vector(unsigned(tmp31_reg_6075) + unsigned(tmp29_fu_5112_p2));
    corHelperQPos_V_15_s_fu_5071_p2 <= std_logic_vector(unsigned(tmp7_reg_6025) + unsigned(tmp5_fu_5066_p2));
    corHelperQPos_V_1_s_fu_5715_p2 <= std_logic_vector(unsigned(tmp343_reg_6725) + unsigned(tmp341_fu_5710_p2));
    corHelperQPos_V_2_s_fu_5669_p2 <= std_logic_vector(unsigned(tmp319_reg_6675) + unsigned(tmp317_fu_5664_p2));
    corHelperQPos_V_3_s_fu_5623_p2 <= std_logic_vector(unsigned(tmp295_reg_6625) + unsigned(tmp293_fu_5618_p2));
    corHelperQPos_V_4_s_fu_5577_p2 <= std_logic_vector(unsigned(tmp271_reg_6575) + unsigned(tmp269_fu_5572_p2));
    corHelperQPos_V_5_fu_5761_p2 <= std_logic_vector(unsigned(tmp367_reg_6775) + unsigned(tmp365_fu_5756_p2));
    corHelperQPos_V_5_s_fu_5531_p2 <= std_logic_vector(unsigned(tmp247_reg_6525) + unsigned(tmp245_fu_5526_p2));
    corHelperQPos_V_6_s_fu_5485_p2 <= std_logic_vector(unsigned(tmp223_reg_6475) + unsigned(tmp221_fu_5480_p2));
    corHelperQPos_V_7_s_fu_5439_p2 <= std_logic_vector(unsigned(tmp199_reg_6425) + unsigned(tmp197_fu_5434_p2));
    corHelperQPos_V_8_s_fu_5393_p2 <= std_logic_vector(unsigned(tmp175_reg_6375) + unsigned(tmp173_fu_5388_p2));
    corHelperQPos_V_9_s_fu_5347_p2 <= std_logic_vector(unsigned(tmp151_reg_6325) + unsigned(tmp149_fu_5342_p2));
    p_Result_s_fu_5830_p3 <= (grp_fu_5841_p2 & grp_fu_5836_p2);
    phaseClass_V_read_read_fu_1070_p2 <= phaseClass_V;
    resi_V_1_fu_5796_p2 <= std_logic_vector(unsigned(p_01915_s_reg_1076) - unsigned(p_01909_s_reg_1117));
    resi_V_2_fu_5802_p3 <= 
        resi_V_fu_5790_p2 when (tmp_s_fu_5784_p2(0) = '1') else 
        resi_V_1_fu_5796_p2;
    resi_V_fu_5790_p2 <= std_logic_vector(unsigned(p_01909_s_reg_1117) - unsigned(p_01915_s_reg_1076));
    resq_V_1_fu_5816_p2 <= std_logic_vector(unsigned(p_01903_s_reg_1158) - unsigned(p_01925_s_reg_1199));
    resq_V_2_fu_5822_p3 <= 
        resq_V_fu_5810_p2 when (tmp_s_fu_5784_p2(0) = '1') else 
        resq_V_1_fu_5816_p2;
    resq_V_fu_5810_p2 <= std_logic_vector(unsigned(p_01925_s_reg_1199) - unsigned(p_01903_s_reg_1158));
    tmp100_fu_2872_p2 <= std_logic_vector(unsigned(cor_phaseClass11i_V_6) + unsigned(cor_phaseClass11i_V_3));
    tmp101_fu_5250_p2 <= std_logic_vector(unsigned(tmp102_reg_6220) + unsigned(cor_phaseClass11q_V_13));
    tmp102_fu_2888_p2 <= std_logic_vector(unsigned(cor_phaseClass11q_V_14) + unsigned(cor_phaseClass11q_V_9));
    tmp103_fu_2906_p2 <= std_logic_vector(unsigned(tmp105_fu_2900_p2) + unsigned(tmp104_fu_2894_p2));
    tmp104_fu_2894_p2 <= std_logic_vector(unsigned(cor_phaseClass11q_V_8) + unsigned(cor_phaseClass11q_V_7));
    tmp105_fu_2900_p2 <= std_logic_vector(unsigned(cor_phaseClass11q_V_6) + unsigned(cor_phaseClass11q_V_3));
    tmp106_fu_5260_p2 <= std_logic_vector(unsigned(tmp108_reg_6235) + unsigned(tmp107_reg_6230));
    tmp107_fu_2912_p2 <= std_logic_vector(unsigned(cor_phaseClass11i_V_12) + unsigned(cor_phaseClass11i_V_15));
    tmp108_fu_2918_p2 <= std_logic_vector(unsigned(cor_phaseClass11i_V_11) + unsigned(cor_phaseClass11i_V_10));
    tmp109_fu_2930_p2 <= std_logic_vector(unsigned(tmp111_reg_5890) + unsigned(tmp110_fu_2924_p2));
    tmp10_fu_5076_p2 <= std_logic_vector(unsigned(tmp12_reg_6035) + unsigned(tmp11_reg_6030));
    tmp110_fu_2924_p2 <= std_logic_vector(unsigned(cor_phaseClass11i_V_5) + unsigned(cor_phaseClass11i_V_4));
    tmp111_fu_1458_p2 <= std_logic_vector(unsigned(tmp112_fu_1452_p2) + unsigned(cor_phaseClass11i_V_2));
    tmp112_fu_1452_p2 <= std_logic_vector(unsigned(cor_phaseClass11i_V_1) + unsigned(cor_phaseClass11i_V_s));
    tmp113_fu_5269_p2 <= std_logic_vector(unsigned(tmp115_reg_6250) + unsigned(tmp114_reg_6245));
    tmp114_fu_2935_p2 <= std_logic_vector(unsigned(cor_phaseClass11q_V_12) + unsigned(cor_phaseClass11q_V_15));
    tmp115_fu_2941_p2 <= std_logic_vector(unsigned(cor_phaseClass11q_V_11) + unsigned(cor_phaseClass11q_V_10));
    tmp116_fu_2953_p2 <= std_logic_vector(unsigned(tmp118_reg_5895) + unsigned(tmp117_fu_2947_p2));
    tmp117_fu_2947_p2 <= std_logic_vector(unsigned(cor_phaseClass11q_V_5) + unsigned(cor_phaseClass11q_V_4));
    tmp118_fu_1474_p2 <= std_logic_vector(unsigned(tmp119_fu_1468_p2) + unsigned(cor_phaseClass11q_V_2));
    tmp119_fu_1468_p2 <= std_logic_vector(unsigned(cor_phaseClass11q_V_1) + unsigned(cor_phaseClass11q_V_s));
    tmp11_fu_2152_p2 <= std_logic_vector(unsigned(cor_phaseClass15i_V_12) + unsigned(cor_phaseClass15i_V_15));
    tmp120_fu_5286_p2 <= std_logic_vector(unsigned(tmp121_reg_6260) + unsigned(cor_phaseClass10i_V_13));
    tmp121_fu_3050_p2 <= std_logic_vector(unsigned(cor_phaseClass10i_V_14) + unsigned(cor_phaseClass10i_V_9));
    tmp122_fu_3068_p2 <= std_logic_vector(unsigned(tmp124_fu_3062_p2) + unsigned(tmp123_fu_3056_p2));
    tmp123_fu_3056_p2 <= std_logic_vector(unsigned(cor_phaseClass10i_V_8) + unsigned(cor_phaseClass10i_V_7));
    tmp124_fu_3062_p2 <= std_logic_vector(unsigned(cor_phaseClass10i_V_6) + unsigned(cor_phaseClass10i_V_3));
    tmp125_fu_5296_p2 <= std_logic_vector(unsigned(tmp126_reg_6270) + unsigned(cor_phaseClass10q_V_13));
    tmp126_fu_3078_p2 <= std_logic_vector(unsigned(cor_phaseClass10q_V_14) + unsigned(cor_phaseClass10q_V_9));
    tmp127_fu_3096_p2 <= std_logic_vector(unsigned(tmp129_fu_3090_p2) + unsigned(tmp128_fu_3084_p2));
    tmp128_fu_3084_p2 <= std_logic_vector(unsigned(cor_phaseClass10q_V_8) + unsigned(cor_phaseClass10q_V_7));
    tmp129_fu_3090_p2 <= std_logic_vector(unsigned(cor_phaseClass10q_V_6) + unsigned(cor_phaseClass10q_V_3));
    tmp12_fu_2158_p2 <= std_logic_vector(unsigned(cor_phaseClass15i_V_11) + unsigned(cor_phaseClass15i_V_10));
    tmp130_fu_5306_p2 <= std_logic_vector(unsigned(tmp132_reg_6285) + unsigned(tmp131_reg_6280));
    tmp131_fu_3102_p2 <= std_logic_vector(unsigned(cor_phaseClass10i_V_12) + unsigned(cor_phaseClass10i_V_15));
    tmp132_fu_3108_p2 <= std_logic_vector(unsigned(cor_phaseClass10i_V_11) + unsigned(cor_phaseClass10i_V_10));
    tmp133_fu_3120_p2 <= std_logic_vector(unsigned(tmp135_reg_5900) + unsigned(tmp134_fu_3114_p2));
    tmp134_fu_3114_p2 <= std_logic_vector(unsigned(cor_phaseClass10i_V_5) + unsigned(cor_phaseClass10i_V_4));
    tmp135_fu_1506_p2 <= std_logic_vector(unsigned(tmp136_fu_1500_p2) + unsigned(cor_phaseClass10i_V_2));
    tmp136_fu_1500_p2 <= std_logic_vector(unsigned(cor_phaseClass10i_V_1) + unsigned(cor_phaseClass10i_V_s));
    tmp137_fu_5315_p2 <= std_logic_vector(unsigned(tmp139_reg_6300) + unsigned(tmp138_reg_6295));
    tmp138_fu_3125_p2 <= std_logic_vector(unsigned(cor_phaseClass10q_V_12) + unsigned(cor_phaseClass10q_V_15));
    tmp139_fu_3131_p2 <= std_logic_vector(unsigned(cor_phaseClass10q_V_11) + unsigned(cor_phaseClass10q_V_10));
    tmp13_fu_2170_p2 <= std_logic_vector(unsigned(tmp15_reg_5850) + unsigned(tmp14_fu_2164_p2));
    tmp140_fu_3143_p2 <= std_logic_vector(unsigned(tmp142_reg_5905) + unsigned(tmp141_fu_3137_p2));
    tmp141_fu_3137_p2 <= std_logic_vector(unsigned(cor_phaseClass10q_V_5) + unsigned(cor_phaseClass10q_V_4));
    tmp142_fu_1522_p2 <= std_logic_vector(unsigned(tmp143_fu_1516_p2) + unsigned(cor_phaseClass10q_V_2));
    tmp143_fu_1516_p2 <= std_logic_vector(unsigned(cor_phaseClass10q_V_1) + unsigned(cor_phaseClass10q_V_s));
    tmp144_fu_5332_p2 <= std_logic_vector(unsigned(tmp145_reg_6310) + unsigned(cor_phaseClass9i_V_13));
    tmp145_fu_3240_p2 <= std_logic_vector(unsigned(cor_phaseClass9i_V_14) + unsigned(cor_phaseClass9i_V_9));
    tmp146_fu_3258_p2 <= std_logic_vector(unsigned(tmp148_fu_3252_p2) + unsigned(tmp147_fu_3246_p2));
    tmp147_fu_3246_p2 <= std_logic_vector(unsigned(cor_phaseClass9i_V_8) + unsigned(cor_phaseClass9i_V_7));
    tmp148_fu_3252_p2 <= std_logic_vector(unsigned(cor_phaseClass9i_V_6) + unsigned(cor_phaseClass9i_V_3));
    tmp149_fu_5342_p2 <= std_logic_vector(unsigned(tmp150_reg_6320) + unsigned(cor_phaseClass9q_V_13));
    tmp14_fu_2164_p2 <= std_logic_vector(unsigned(cor_phaseClass15i_V_5) + unsigned(cor_phaseClass15i_V_4));
    tmp150_fu_3268_p2 <= std_logic_vector(unsigned(cor_phaseClass9q_V_14) + unsigned(cor_phaseClass9q_V_9));
    tmp151_fu_3286_p2 <= std_logic_vector(unsigned(tmp153_fu_3280_p2) + unsigned(tmp152_fu_3274_p2));
    tmp152_fu_3274_p2 <= std_logic_vector(unsigned(cor_phaseClass9q_V_8) + unsigned(cor_phaseClass9q_V_7));
    tmp153_fu_3280_p2 <= std_logic_vector(unsigned(cor_phaseClass9q_V_6) + unsigned(cor_phaseClass9q_V_3));
    tmp154_fu_5352_p2 <= std_logic_vector(unsigned(tmp156_reg_6335) + unsigned(tmp155_reg_6330));
    tmp155_fu_3292_p2 <= std_logic_vector(unsigned(cor_phaseClass9i_V_12) + unsigned(cor_phaseClass9i_V_15));
    tmp156_fu_3298_p2 <= std_logic_vector(unsigned(cor_phaseClass9i_V_11) + unsigned(cor_phaseClass9i_V_10));
    tmp157_fu_3310_p2 <= std_logic_vector(unsigned(tmp159_reg_5910) + unsigned(tmp158_fu_3304_p2));
    tmp158_fu_3304_p2 <= std_logic_vector(unsigned(cor_phaseClass9i_V_5) + unsigned(cor_phaseClass9i_V_4));
    tmp159_fu_1554_p2 <= std_logic_vector(unsigned(tmp160_fu_1548_p2) + unsigned(cor_phaseClass9i_V_2));
    tmp15_fu_1266_p2 <= std_logic_vector(unsigned(tmp16_fu_1260_p2) + unsigned(cor_phaseClass15i_V_2));
    tmp160_fu_1548_p2 <= std_logic_vector(unsigned(cor_phaseClass9i_V_1) + unsigned(cor_phaseClass9i_V_0));
    tmp161_fu_5361_p2 <= std_logic_vector(unsigned(tmp163_reg_6350) + unsigned(tmp162_reg_6345));
    tmp162_fu_3315_p2 <= std_logic_vector(unsigned(cor_phaseClass9q_V_12) + unsigned(cor_phaseClass9q_V_15));
    tmp163_fu_3321_p2 <= std_logic_vector(unsigned(cor_phaseClass9q_V_11) + unsigned(cor_phaseClass9q_V_10));
    tmp164_fu_3333_p2 <= std_logic_vector(unsigned(tmp166_reg_5915) + unsigned(tmp165_fu_3327_p2));
    tmp165_fu_3327_p2 <= std_logic_vector(unsigned(cor_phaseClass9q_V_5) + unsigned(cor_phaseClass9q_V_4));
    tmp166_fu_1570_p2 <= std_logic_vector(unsigned(tmp167_fu_1564_p2) + unsigned(cor_phaseClass9q_V_2));
    tmp167_fu_1564_p2 <= std_logic_vector(unsigned(cor_phaseClass9q_V_1) + unsigned(cor_phaseClass9q_V_0));
    tmp168_fu_5378_p2 <= std_logic_vector(unsigned(tmp169_reg_6360) + unsigned(cor_phaseClass8i_V_13));
    tmp169_fu_3430_p2 <= std_logic_vector(unsigned(cor_phaseClass8i_V_14) + unsigned(cor_phaseClass8i_V_9));
    tmp16_fu_1260_p2 <= std_logic_vector(unsigned(cor_phaseClass15i_V_1) + unsigned(cor_phaseClass15i_V_s));
    tmp170_fu_3448_p2 <= std_logic_vector(unsigned(tmp172_fu_3442_p2) + unsigned(tmp171_fu_3436_p2));
    tmp171_fu_3436_p2 <= std_logic_vector(unsigned(cor_phaseClass8i_V_8) + unsigned(cor_phaseClass8i_V_7));
    tmp172_fu_3442_p2 <= std_logic_vector(unsigned(cor_phaseClass8i_V_6) + unsigned(cor_phaseClass8i_V_3));
    tmp173_fu_5388_p2 <= std_logic_vector(unsigned(tmp174_reg_6370) + unsigned(cor_phaseClass8q_V_13));
    tmp174_fu_3458_p2 <= std_logic_vector(unsigned(cor_phaseClass8q_V_14) + unsigned(cor_phaseClass8q_V_9));
    tmp175_fu_3476_p2 <= std_logic_vector(unsigned(tmp177_fu_3470_p2) + unsigned(tmp176_fu_3464_p2));
    tmp176_fu_3464_p2 <= std_logic_vector(unsigned(cor_phaseClass8q_V_8) + unsigned(cor_phaseClass8q_V_7));
    tmp177_fu_3470_p2 <= std_logic_vector(unsigned(cor_phaseClass8q_V_6) + unsigned(cor_phaseClass8q_V_3));
    tmp178_fu_5398_p2 <= std_logic_vector(unsigned(tmp180_reg_6385) + unsigned(tmp179_reg_6380));
    tmp179_fu_3482_p2 <= std_logic_vector(unsigned(cor_phaseClass8i_V_12) + unsigned(cor_phaseClass8i_V_15));
    tmp17_fu_5085_p2 <= std_logic_vector(unsigned(tmp19_reg_6050) + unsigned(tmp18_reg_6045));
    tmp180_fu_3488_p2 <= std_logic_vector(unsigned(cor_phaseClass8i_V_11) + unsigned(cor_phaseClass8i_V_10));
    tmp181_fu_3500_p2 <= std_logic_vector(unsigned(tmp183_reg_5920) + unsigned(tmp182_fu_3494_p2));
    tmp182_fu_3494_p2 <= std_logic_vector(unsigned(cor_phaseClass8i_V_5) + unsigned(cor_phaseClass8i_V_4));
    tmp183_fu_1602_p2 <= std_logic_vector(unsigned(tmp184_fu_1596_p2) + unsigned(cor_phaseClass8i_V_2));
    tmp184_fu_1596_p2 <= std_logic_vector(unsigned(cor_phaseClass8i_V_1) + unsigned(cor_phaseClass8i_V_0));
    tmp185_fu_5407_p2 <= std_logic_vector(unsigned(tmp187_reg_6400) + unsigned(tmp186_reg_6395));
    tmp186_fu_3505_p2 <= std_logic_vector(unsigned(cor_phaseClass8q_V_12) + unsigned(cor_phaseClass8q_V_15));
    tmp187_fu_3511_p2 <= std_logic_vector(unsigned(cor_phaseClass8q_V_11) + unsigned(cor_phaseClass8q_V_10));
    tmp188_fu_3523_p2 <= std_logic_vector(unsigned(tmp190_reg_5925) + unsigned(tmp189_fu_3517_p2));
    tmp189_fu_3517_p2 <= std_logic_vector(unsigned(cor_phaseClass8q_V_5) + unsigned(cor_phaseClass8q_V_4));
    tmp18_fu_2175_p2 <= std_logic_vector(unsigned(cor_phaseClass15q_V_12) + unsigned(cor_phaseClass15q_V_15));
    tmp190_fu_1618_p2 <= std_logic_vector(unsigned(tmp191_fu_1612_p2) + unsigned(cor_phaseClass8q_V_2));
    tmp191_fu_1612_p2 <= std_logic_vector(unsigned(cor_phaseClass8q_V_1) + unsigned(cor_phaseClass8q_V_0));
    tmp192_fu_5424_p2 <= std_logic_vector(unsigned(tmp193_reg_6410) + unsigned(cor_phaseClass7i_V_13));
    tmp193_fu_3620_p2 <= std_logic_vector(unsigned(cor_phaseClass7i_V_14) + unsigned(cor_phaseClass7i_V_9));
    tmp194_fu_3638_p2 <= std_logic_vector(unsigned(tmp196_fu_3632_p2) + unsigned(tmp195_fu_3626_p2));
    tmp195_fu_3626_p2 <= std_logic_vector(unsigned(cor_phaseClass7i_V_8) + unsigned(cor_phaseClass7i_V_7));
    tmp196_fu_3632_p2 <= std_logic_vector(unsigned(cor_phaseClass7i_V_6) + unsigned(cor_phaseClass7i_V_3));
    tmp197_fu_5434_p2 <= std_logic_vector(unsigned(tmp198_reg_6420) + unsigned(cor_phaseClass7q_V_13));
    tmp198_fu_3648_p2 <= std_logic_vector(unsigned(cor_phaseClass7q_V_14) + unsigned(cor_phaseClass7q_V_9));
    tmp199_fu_3666_p2 <= std_logic_vector(unsigned(tmp201_fu_3660_p2) + unsigned(tmp200_fu_3654_p2));
    tmp19_fu_2181_p2 <= std_logic_vector(unsigned(cor_phaseClass15q_V_11) + unsigned(cor_phaseClass15q_V_10));
    tmp1_fu_2100_p2 <= std_logic_vector(unsigned(cor_phaseClass15i_V_14) + unsigned(cor_phaseClass15i_V_9));
    tmp200_fu_3654_p2 <= std_logic_vector(unsigned(cor_phaseClass7q_V_8) + unsigned(cor_phaseClass7q_V_7));
    tmp201_fu_3660_p2 <= std_logic_vector(unsigned(cor_phaseClass7q_V_6) + unsigned(cor_phaseClass7q_V_3));
    tmp202_fu_5444_p2 <= std_logic_vector(unsigned(tmp204_reg_6435) + unsigned(tmp203_reg_6430));
    tmp203_fu_3672_p2 <= std_logic_vector(unsigned(cor_phaseClass7i_V_12) + unsigned(cor_phaseClass7i_V_15));
    tmp204_fu_3678_p2 <= std_logic_vector(unsigned(cor_phaseClass7i_V_11) + unsigned(cor_phaseClass7i_V_10));
    tmp205_fu_3690_p2 <= std_logic_vector(unsigned(tmp207_reg_5930) + unsigned(tmp206_fu_3684_p2));
    tmp206_fu_3684_p2 <= std_logic_vector(unsigned(cor_phaseClass7i_V_5) + unsigned(cor_phaseClass7i_V_4));
    tmp207_fu_1650_p2 <= std_logic_vector(unsigned(tmp208_fu_1644_p2) + unsigned(cor_phaseClass7i_V_2));
    tmp208_fu_1644_p2 <= std_logic_vector(unsigned(cor_phaseClass7i_V_1) + unsigned(cor_phaseClass7i_V_0));
    tmp209_fu_5453_p2 <= std_logic_vector(unsigned(tmp211_reg_6450) + unsigned(tmp210_reg_6445));
    tmp20_fu_2193_p2 <= std_logic_vector(unsigned(tmp22_reg_5855) + unsigned(tmp21_fu_2187_p2));
    tmp210_fu_3695_p2 <= std_logic_vector(unsigned(cor_phaseClass7q_V_12) + unsigned(cor_phaseClass7q_V_15));
    tmp211_fu_3701_p2 <= std_logic_vector(unsigned(cor_phaseClass7q_V_11) + unsigned(cor_phaseClass7q_V_10));
    tmp212_fu_3713_p2 <= std_logic_vector(unsigned(tmp214_reg_5935) + unsigned(tmp213_fu_3707_p2));
    tmp213_fu_3707_p2 <= std_logic_vector(unsigned(cor_phaseClass7q_V_5) + unsigned(cor_phaseClass7q_V_4));
    tmp214_fu_1666_p2 <= std_logic_vector(unsigned(tmp215_fu_1660_p2) + unsigned(cor_phaseClass7q_V_2));
    tmp215_fu_1660_p2 <= std_logic_vector(unsigned(cor_phaseClass7q_V_1) + unsigned(cor_phaseClass7q_V_0));
    tmp216_fu_5470_p2 <= std_logic_vector(unsigned(tmp217_reg_6460) + unsigned(cor_phaseClass6i_V_13));
    tmp217_fu_3810_p2 <= std_logic_vector(unsigned(cor_phaseClass6i_V_14) + unsigned(cor_phaseClass6i_V_9));
    tmp218_fu_3828_p2 <= std_logic_vector(unsigned(tmp220_fu_3822_p2) + unsigned(tmp219_fu_3816_p2));
    tmp219_fu_3816_p2 <= std_logic_vector(unsigned(cor_phaseClass6i_V_8) + unsigned(cor_phaseClass6i_V_7));
    tmp21_fu_2187_p2 <= std_logic_vector(unsigned(cor_phaseClass15q_V_5) + unsigned(cor_phaseClass15q_V_4));
    tmp220_fu_3822_p2 <= std_logic_vector(unsigned(cor_phaseClass6i_V_6) + unsigned(cor_phaseClass6i_V_3));
    tmp221_fu_5480_p2 <= std_logic_vector(unsigned(tmp222_reg_6470) + unsigned(cor_phaseClass6q_V_13));
    tmp222_fu_3838_p2 <= std_logic_vector(unsigned(cor_phaseClass6q_V_14) + unsigned(cor_phaseClass6q_V_9));
    tmp223_fu_3856_p2 <= std_logic_vector(unsigned(tmp225_fu_3850_p2) + unsigned(tmp224_fu_3844_p2));
    tmp224_fu_3844_p2 <= std_logic_vector(unsigned(cor_phaseClass6q_V_8) + unsigned(cor_phaseClass6q_V_7));
    tmp225_fu_3850_p2 <= std_logic_vector(unsigned(cor_phaseClass6q_V_6) + unsigned(cor_phaseClass6q_V_3));
    tmp226_fu_5490_p2 <= std_logic_vector(unsigned(tmp228_reg_6485) + unsigned(tmp227_reg_6480));
    tmp227_fu_3862_p2 <= std_logic_vector(unsigned(cor_phaseClass6i_V_12) + unsigned(cor_phaseClass6i_V_15));
    tmp228_fu_3868_p2 <= std_logic_vector(unsigned(cor_phaseClass6i_V_11) + unsigned(cor_phaseClass6i_V_10));
    tmp229_fu_3880_p2 <= std_logic_vector(unsigned(tmp231_reg_5940) + unsigned(tmp230_fu_3874_p2));
    tmp22_fu_1282_p2 <= std_logic_vector(unsigned(tmp23_fu_1276_p2) + unsigned(cor_phaseClass15q_V_2));
    tmp230_fu_3874_p2 <= std_logic_vector(unsigned(cor_phaseClass6i_V_5) + unsigned(cor_phaseClass6i_V_4));
    tmp231_fu_1698_p2 <= std_logic_vector(unsigned(tmp232_fu_1692_p2) + unsigned(cor_phaseClass6i_V_2));
    tmp232_fu_1692_p2 <= std_logic_vector(unsigned(cor_phaseClass6i_V_1) + unsigned(cor_phaseClass6i_V_0));
    tmp233_fu_5499_p2 <= std_logic_vector(unsigned(tmp235_reg_6500) + unsigned(tmp234_reg_6495));
    tmp234_fu_3885_p2 <= std_logic_vector(unsigned(cor_phaseClass6q_V_12) + unsigned(cor_phaseClass6q_V_15));
    tmp235_fu_3891_p2 <= std_logic_vector(unsigned(cor_phaseClass6q_V_11) + unsigned(cor_phaseClass6q_V_10));
    tmp236_fu_3903_p2 <= std_logic_vector(unsigned(tmp238_reg_5945) + unsigned(tmp237_fu_3897_p2));
    tmp237_fu_3897_p2 <= std_logic_vector(unsigned(cor_phaseClass6q_V_5) + unsigned(cor_phaseClass6q_V_4));
    tmp238_fu_1714_p2 <= std_logic_vector(unsigned(tmp239_fu_1708_p2) + unsigned(cor_phaseClass6q_V_2));
    tmp239_fu_1708_p2 <= std_logic_vector(unsigned(cor_phaseClass6q_V_1) + unsigned(cor_phaseClass6q_V_0));
    tmp23_fu_1276_p2 <= std_logic_vector(unsigned(cor_phaseClass15q_V_1) + unsigned(cor_phaseClass15q_V_s));
    tmp240_fu_5516_p2 <= std_logic_vector(unsigned(tmp241_reg_6510) + unsigned(cor_phaseClass5i_V_13));
    tmp241_fu_4000_p2 <= std_logic_vector(unsigned(cor_phaseClass5i_V_14) + unsigned(cor_phaseClass5i_V_9));
    tmp242_fu_4018_p2 <= std_logic_vector(unsigned(tmp244_fu_4012_p2) + unsigned(tmp243_fu_4006_p2));
    tmp243_fu_4006_p2 <= std_logic_vector(unsigned(cor_phaseClass5i_V_8) + unsigned(cor_phaseClass5i_V_7));
    tmp244_fu_4012_p2 <= std_logic_vector(unsigned(cor_phaseClass5i_V_6) + unsigned(cor_phaseClass5i_V_3));
    tmp245_fu_5526_p2 <= std_logic_vector(unsigned(tmp246_reg_6520) + unsigned(cor_phaseClass5q_V_13));
    tmp246_fu_4028_p2 <= std_logic_vector(unsigned(cor_phaseClass5q_V_14) + unsigned(cor_phaseClass5q_V_9));
    tmp247_fu_4046_p2 <= std_logic_vector(unsigned(tmp249_fu_4040_p2) + unsigned(tmp248_fu_4034_p2));
    tmp248_fu_4034_p2 <= std_logic_vector(unsigned(cor_phaseClass5q_V_8) + unsigned(cor_phaseClass5q_V_7));
    tmp249_fu_4040_p2 <= std_logic_vector(unsigned(cor_phaseClass5q_V_6) + unsigned(cor_phaseClass5q_V_3));
    tmp24_fu_5102_p2 <= std_logic_vector(unsigned(tmp25_reg_6060) + unsigned(cor_phaseClass14i_V_13));
    tmp250_fu_5536_p2 <= std_logic_vector(unsigned(tmp252_reg_6535) + unsigned(tmp251_reg_6530));
    tmp251_fu_4052_p2 <= std_logic_vector(unsigned(cor_phaseClass5i_V_12) + unsigned(cor_phaseClass5i_V_15));
    tmp252_fu_4058_p2 <= std_logic_vector(unsigned(cor_phaseClass5i_V_11) + unsigned(cor_phaseClass5i_V_10));
    tmp253_fu_4070_p2 <= std_logic_vector(unsigned(tmp255_reg_5950) + unsigned(tmp254_fu_4064_p2));
    tmp254_fu_4064_p2 <= std_logic_vector(unsigned(cor_phaseClass5i_V_5) + unsigned(cor_phaseClass5i_V_4));
    tmp255_fu_1746_p2 <= std_logic_vector(unsigned(tmp256_fu_1740_p2) + unsigned(cor_phaseClass5i_V_2));
    tmp256_fu_1740_p2 <= std_logic_vector(unsigned(cor_phaseClass5i_V_1) + unsigned(cor_phaseClass5i_V_0));
    tmp257_fu_5545_p2 <= std_logic_vector(unsigned(tmp259_reg_6550) + unsigned(tmp258_reg_6545));
    tmp258_fu_4075_p2 <= std_logic_vector(unsigned(cor_phaseClass5q_V_12) + unsigned(cor_phaseClass5q_V_15));
    tmp259_fu_4081_p2 <= std_logic_vector(unsigned(cor_phaseClass5q_V_11) + unsigned(cor_phaseClass5q_V_10));
    tmp25_fu_2290_p2 <= std_logic_vector(unsigned(cor_phaseClass14i_V_14) + unsigned(cor_phaseClass14i_V_9));
    tmp260_fu_4093_p2 <= std_logic_vector(unsigned(tmp262_reg_5955) + unsigned(tmp261_fu_4087_p2));
    tmp261_fu_4087_p2 <= std_logic_vector(unsigned(cor_phaseClass5q_V_5) + unsigned(cor_phaseClass5q_V_4));
    tmp262_fu_1762_p2 <= std_logic_vector(unsigned(tmp263_fu_1756_p2) + unsigned(cor_phaseClass5q_V_2));
    tmp263_fu_1756_p2 <= std_logic_vector(unsigned(cor_phaseClass5q_V_1) + unsigned(cor_phaseClass5q_V_0));
    tmp264_fu_5562_p2 <= std_logic_vector(unsigned(tmp265_reg_6560) + unsigned(cor_phaseClass4i_V_13));
    tmp265_fu_4190_p2 <= std_logic_vector(unsigned(cor_phaseClass4i_V_14) + unsigned(cor_phaseClass4i_V_9));
    tmp266_fu_4208_p2 <= std_logic_vector(unsigned(tmp268_fu_4202_p2) + unsigned(tmp267_fu_4196_p2));
    tmp267_fu_4196_p2 <= std_logic_vector(unsigned(cor_phaseClass4i_V_8) + unsigned(cor_phaseClass4i_V_7));
    tmp268_fu_4202_p2 <= std_logic_vector(unsigned(cor_phaseClass4i_V_6) + unsigned(cor_phaseClass4i_V_3));
    tmp269_fu_5572_p2 <= std_logic_vector(unsigned(tmp270_reg_6570) + unsigned(cor_phaseClass4q_V_13));
    tmp26_fu_2308_p2 <= std_logic_vector(unsigned(tmp28_fu_2302_p2) + unsigned(tmp27_fu_2296_p2));
    tmp270_fu_4218_p2 <= std_logic_vector(unsigned(cor_phaseClass4q_V_14) + unsigned(cor_phaseClass4q_V_9));
    tmp271_fu_4236_p2 <= std_logic_vector(unsigned(tmp273_fu_4230_p2) + unsigned(tmp272_fu_4224_p2));
    tmp272_fu_4224_p2 <= std_logic_vector(unsigned(cor_phaseClass4q_V_8) + unsigned(cor_phaseClass4q_V_7));
    tmp273_fu_4230_p2 <= std_logic_vector(unsigned(cor_phaseClass4q_V_6) + unsigned(cor_phaseClass4q_V_3));
    tmp274_fu_5582_p2 <= std_logic_vector(unsigned(tmp276_reg_6585) + unsigned(tmp275_reg_6580));
    tmp275_fu_4242_p2 <= std_logic_vector(unsigned(cor_phaseClass4i_V_12) + unsigned(cor_phaseClass4i_V_15));
    tmp276_fu_4248_p2 <= std_logic_vector(unsigned(cor_phaseClass4i_V_11) + unsigned(cor_phaseClass4i_V_10));
    tmp277_fu_4260_p2 <= std_logic_vector(unsigned(tmp279_reg_5960) + unsigned(tmp278_fu_4254_p2));
    tmp278_fu_4254_p2 <= std_logic_vector(unsigned(cor_phaseClass4i_V_5) + unsigned(cor_phaseClass4i_V_4));
    tmp279_fu_1794_p2 <= std_logic_vector(unsigned(tmp280_fu_1788_p2) + unsigned(cor_phaseClass4i_V_2));
    tmp27_fu_2296_p2 <= std_logic_vector(unsigned(cor_phaseClass14i_V_8) + unsigned(cor_phaseClass14i_V_7));
    tmp280_fu_1788_p2 <= std_logic_vector(unsigned(cor_phaseClass4i_V_1) + unsigned(cor_phaseClass4i_V_0));
    tmp281_fu_5591_p2 <= std_logic_vector(unsigned(tmp283_reg_6600) + unsigned(tmp282_reg_6595));
    tmp282_fu_4265_p2 <= std_logic_vector(unsigned(cor_phaseClass4q_V_12) + unsigned(cor_phaseClass4q_V_15));
    tmp283_fu_4271_p2 <= std_logic_vector(unsigned(cor_phaseClass4q_V_11) + unsigned(cor_phaseClass4q_V_10));
    tmp284_fu_4283_p2 <= std_logic_vector(unsigned(tmp286_reg_5965) + unsigned(tmp285_fu_4277_p2));
    tmp285_fu_4277_p2 <= std_logic_vector(unsigned(cor_phaseClass4q_V_5) + unsigned(cor_phaseClass4q_V_4));
    tmp286_fu_1810_p2 <= std_logic_vector(unsigned(tmp287_fu_1804_p2) + unsigned(cor_phaseClass4q_V_2));
    tmp287_fu_1804_p2 <= std_logic_vector(unsigned(cor_phaseClass4q_V_1) + unsigned(cor_phaseClass4q_V_0));
    tmp288_fu_5608_p2 <= std_logic_vector(unsigned(tmp289_reg_6610) + unsigned(cor_phaseClass3i_V_13));
    tmp289_fu_4380_p2 <= std_logic_vector(unsigned(cor_phaseClass3i_V_14) + unsigned(cor_phaseClass3i_V_9));
    tmp28_fu_2302_p2 <= std_logic_vector(unsigned(cor_phaseClass14i_V_6) + unsigned(cor_phaseClass14i_V_3));
    tmp290_fu_4398_p2 <= std_logic_vector(unsigned(tmp292_fu_4392_p2) + unsigned(tmp291_fu_4386_p2));
    tmp291_fu_4386_p2 <= std_logic_vector(unsigned(cor_phaseClass3i_V_8) + unsigned(cor_phaseClass3i_V_7));
    tmp292_fu_4392_p2 <= std_logic_vector(unsigned(cor_phaseClass3i_V_6) + unsigned(cor_phaseClass3i_V_3));
    tmp293_fu_5618_p2 <= std_logic_vector(unsigned(tmp294_reg_6620) + unsigned(cor_phaseClass3q_V_13));
    tmp294_fu_4408_p2 <= std_logic_vector(unsigned(cor_phaseClass3q_V_14) + unsigned(cor_phaseClass3q_V_9));
    tmp295_fu_4426_p2 <= std_logic_vector(unsigned(tmp297_fu_4420_p2) + unsigned(tmp296_fu_4414_p2));
    tmp296_fu_4414_p2 <= std_logic_vector(unsigned(cor_phaseClass3q_V_8) + unsigned(cor_phaseClass3q_V_7));
    tmp297_fu_4420_p2 <= std_logic_vector(unsigned(cor_phaseClass3q_V_6) + unsigned(cor_phaseClass3q_V_3));
    tmp298_fu_5628_p2 <= std_logic_vector(unsigned(tmp300_reg_6635) + unsigned(tmp299_reg_6630));
    tmp299_fu_4432_p2 <= std_logic_vector(unsigned(cor_phaseClass3i_V_12) + unsigned(cor_phaseClass3i_V_15));
    tmp29_fu_5112_p2 <= std_logic_vector(unsigned(tmp30_reg_6070) + unsigned(cor_phaseClass14q_V_13));
    tmp2_fu_2118_p2 <= std_logic_vector(unsigned(tmp4_fu_2112_p2) + unsigned(tmp3_fu_2106_p2));
    tmp300_fu_4438_p2 <= std_logic_vector(unsigned(cor_phaseClass3i_V_11) + unsigned(cor_phaseClass3i_V_10));
    tmp301_fu_4450_p2 <= std_logic_vector(unsigned(tmp303_reg_5970) + unsigned(tmp302_fu_4444_p2));
    tmp302_fu_4444_p2 <= std_logic_vector(unsigned(cor_phaseClass3i_V_5) + unsigned(cor_phaseClass3i_V_4));
    tmp303_fu_1842_p2 <= std_logic_vector(unsigned(tmp304_fu_1836_p2) + unsigned(cor_phaseClass3i_V_2));
    tmp304_fu_1836_p2 <= std_logic_vector(unsigned(cor_phaseClass3i_V_1) + unsigned(cor_phaseClass3i_V_0));
    tmp305_fu_5637_p2 <= std_logic_vector(unsigned(tmp307_reg_6650) + unsigned(tmp306_reg_6645));
    tmp306_fu_4455_p2 <= std_logic_vector(unsigned(cor_phaseClass3q_V_12) + unsigned(cor_phaseClass3q_V_15));
    tmp307_fu_4461_p2 <= std_logic_vector(unsigned(cor_phaseClass3q_V_11) + unsigned(cor_phaseClass3q_V_10));
    tmp308_fu_4473_p2 <= std_logic_vector(unsigned(tmp310_reg_5975) + unsigned(tmp309_fu_4467_p2));
    tmp309_fu_4467_p2 <= std_logic_vector(unsigned(cor_phaseClass3q_V_5) + unsigned(cor_phaseClass3q_V_4));
    tmp30_fu_2318_p2 <= std_logic_vector(unsigned(cor_phaseClass14q_V_14) + unsigned(cor_phaseClass14q_V_9));
    tmp310_fu_1858_p2 <= std_logic_vector(unsigned(tmp311_fu_1852_p2) + unsigned(cor_phaseClass3q_V_2));
    tmp311_fu_1852_p2 <= std_logic_vector(unsigned(cor_phaseClass3q_V_1) + unsigned(cor_phaseClass3q_V_0));
    tmp312_fu_5654_p2 <= std_logic_vector(unsigned(tmp313_reg_6660) + unsigned(cor_phaseClass2i_V_13));
    tmp313_fu_4570_p2 <= std_logic_vector(unsigned(cor_phaseClass2i_V_14) + unsigned(cor_phaseClass2i_V_9));
    tmp314_fu_4588_p2 <= std_logic_vector(unsigned(tmp316_fu_4582_p2) + unsigned(tmp315_fu_4576_p2));
    tmp315_fu_4576_p2 <= std_logic_vector(unsigned(cor_phaseClass2i_V_8) + unsigned(cor_phaseClass2i_V_7));
    tmp316_fu_4582_p2 <= std_logic_vector(unsigned(cor_phaseClass2i_V_6) + unsigned(cor_phaseClass2i_V_3));
    tmp317_fu_5664_p2 <= std_logic_vector(unsigned(tmp318_reg_6670) + unsigned(cor_phaseClass2q_V_13));
    tmp318_fu_4598_p2 <= std_logic_vector(unsigned(cor_phaseClass2q_V_14) + unsigned(cor_phaseClass2q_V_9));
    tmp319_fu_4616_p2 <= std_logic_vector(unsigned(tmp321_fu_4610_p2) + unsigned(tmp320_fu_4604_p2));
    tmp31_fu_2336_p2 <= std_logic_vector(unsigned(tmp33_fu_2330_p2) + unsigned(tmp32_fu_2324_p2));
    tmp320_fu_4604_p2 <= std_logic_vector(unsigned(cor_phaseClass2q_V_8) + unsigned(cor_phaseClass2q_V_7));
    tmp321_fu_4610_p2 <= std_logic_vector(unsigned(cor_phaseClass2q_V_6) + unsigned(cor_phaseClass2q_V_3));
    tmp322_fu_5674_p2 <= std_logic_vector(unsigned(tmp324_reg_6685) + unsigned(tmp323_reg_6680));
    tmp323_fu_4622_p2 <= std_logic_vector(unsigned(cor_phaseClass2i_V_12) + unsigned(cor_phaseClass2i_V_15));
    tmp324_fu_4628_p2 <= std_logic_vector(unsigned(cor_phaseClass2i_V_11) + unsigned(cor_phaseClass2i_V_10));
    tmp325_fu_4640_p2 <= std_logic_vector(unsigned(tmp327_reg_5980) + unsigned(tmp326_fu_4634_p2));
    tmp326_fu_4634_p2 <= std_logic_vector(unsigned(cor_phaseClass2i_V_5) + unsigned(cor_phaseClass2i_V_4));
    tmp327_fu_1890_p2 <= std_logic_vector(unsigned(tmp328_fu_1884_p2) + unsigned(cor_phaseClass2i_V_2));
    tmp328_fu_1884_p2 <= std_logic_vector(unsigned(cor_phaseClass2i_V_1) + unsigned(cor_phaseClass2i_V_0));
    tmp329_fu_5683_p2 <= std_logic_vector(unsigned(tmp331_reg_6700) + unsigned(tmp330_reg_6695));
    tmp32_fu_2324_p2 <= std_logic_vector(unsigned(cor_phaseClass14q_V_8) + unsigned(cor_phaseClass14q_V_7));
    tmp330_fu_4645_p2 <= std_logic_vector(unsigned(cor_phaseClass2q_V_12) + unsigned(cor_phaseClass2q_V_15));
    tmp331_fu_4651_p2 <= std_logic_vector(unsigned(cor_phaseClass2q_V_11) + unsigned(cor_phaseClass2q_V_10));
    tmp332_fu_4663_p2 <= std_logic_vector(unsigned(tmp334_reg_5985) + unsigned(tmp333_fu_4657_p2));
    tmp333_fu_4657_p2 <= std_logic_vector(unsigned(cor_phaseClass2q_V_5) + unsigned(cor_phaseClass2q_V_4));
    tmp334_fu_1906_p2 <= std_logic_vector(unsigned(tmp335_fu_1900_p2) + unsigned(cor_phaseClass2q_V_2));
    tmp335_fu_1900_p2 <= std_logic_vector(unsigned(cor_phaseClass2q_V_1) + unsigned(cor_phaseClass2q_V_0));
    tmp336_fu_5700_p2 <= std_logic_vector(unsigned(tmp337_reg_6710) + unsigned(cor_phaseClass1i_V_13));
    tmp337_fu_4760_p2 <= std_logic_vector(unsigned(cor_phaseClass1i_V_14) + unsigned(cor_phaseClass1i_V_9));
    tmp338_fu_4778_p2 <= std_logic_vector(unsigned(tmp340_fu_4772_p2) + unsigned(tmp339_fu_4766_p2));
    tmp339_fu_4766_p2 <= std_logic_vector(unsigned(cor_phaseClass1i_V_8) + unsigned(cor_phaseClass1i_V_7));
    tmp33_fu_2330_p2 <= std_logic_vector(unsigned(cor_phaseClass14q_V_6) + unsigned(cor_phaseClass14q_V_3));
    tmp340_fu_4772_p2 <= std_logic_vector(unsigned(cor_phaseClass1i_V_6) + unsigned(cor_phaseClass1i_V_3));
    tmp341_fu_5710_p2 <= std_logic_vector(unsigned(tmp342_reg_6720) + unsigned(cor_phaseClass1q_V_13));
    tmp342_fu_4788_p2 <= std_logic_vector(unsigned(cor_phaseClass1q_V_14) + unsigned(cor_phaseClass1q_V_9));
    tmp343_fu_4806_p2 <= std_logic_vector(unsigned(tmp345_fu_4800_p2) + unsigned(tmp344_fu_4794_p2));
    tmp344_fu_4794_p2 <= std_logic_vector(unsigned(cor_phaseClass1q_V_8) + unsigned(cor_phaseClass1q_V_7));
    tmp345_fu_4800_p2 <= std_logic_vector(unsigned(cor_phaseClass1q_V_6) + unsigned(cor_phaseClass1q_V_3));
    tmp346_fu_5720_p2 <= std_logic_vector(unsigned(tmp348_reg_6735) + unsigned(tmp347_reg_6730));
    tmp347_fu_4812_p2 <= std_logic_vector(unsigned(cor_phaseClass1i_V_12) + unsigned(cor_phaseClass1i_V_15));
    tmp348_fu_4818_p2 <= std_logic_vector(unsigned(cor_phaseClass1i_V_11) + unsigned(cor_phaseClass1i_V_10));
    tmp349_fu_4830_p2 <= std_logic_vector(unsigned(tmp351_reg_5990) + unsigned(tmp350_fu_4824_p2));
    tmp34_fu_5122_p2 <= std_logic_vector(unsigned(tmp36_reg_6085) + unsigned(tmp35_reg_6080));
    tmp350_fu_4824_p2 <= std_logic_vector(unsigned(cor_phaseClass1i_V_5) + unsigned(cor_phaseClass1i_V_4));
    tmp351_fu_1938_p2 <= std_logic_vector(unsigned(tmp352_fu_1932_p2) + unsigned(cor_phaseClass1i_V_2));
    tmp352_fu_1932_p2 <= std_logic_vector(unsigned(cor_phaseClass1i_V_1) + unsigned(cor_phaseClass1i_V_0));
    tmp353_fu_5729_p2 <= std_logic_vector(unsigned(tmp355_reg_6750) + unsigned(tmp354_reg_6745));
    tmp354_fu_4835_p2 <= std_logic_vector(unsigned(cor_phaseClass1q_V_12) + unsigned(cor_phaseClass1q_V_15));
    tmp355_fu_4841_p2 <= std_logic_vector(unsigned(cor_phaseClass1q_V_11) + unsigned(cor_phaseClass1q_V_10));
    tmp356_fu_4853_p2 <= std_logic_vector(unsigned(tmp358_reg_5995) + unsigned(tmp357_fu_4847_p2));
    tmp357_fu_4847_p2 <= std_logic_vector(unsigned(cor_phaseClass1q_V_5) + unsigned(cor_phaseClass1q_V_4));
    tmp358_fu_1954_p2 <= std_logic_vector(unsigned(tmp359_fu_1948_p2) + unsigned(cor_phaseClass1q_V_2));
    tmp359_fu_1948_p2 <= std_logic_vector(unsigned(cor_phaseClass1q_V_1) + unsigned(cor_phaseClass1q_V_0));
    tmp35_fu_2342_p2 <= std_logic_vector(unsigned(cor_phaseClass14i_V_12) + unsigned(cor_phaseClass14i_V_15));
    tmp360_fu_5746_p2 <= std_logic_vector(unsigned(tmp361_reg_6760) + unsigned(cor_phaseClass0i_V_13));
    tmp361_fu_4950_p2 <= std_logic_vector(unsigned(cor_phaseClass0i_V_14) + unsigned(cor_phaseClass0i_V_9));
    tmp362_fu_4968_p2 <= std_logic_vector(unsigned(tmp364_fu_4962_p2) + unsigned(tmp363_fu_4956_p2));
    tmp363_fu_4956_p2 <= std_logic_vector(unsigned(cor_phaseClass0i_V_8) + unsigned(cor_phaseClass0i_V_7));
    tmp364_fu_4962_p2 <= std_logic_vector(unsigned(cor_phaseClass0i_V_6) + unsigned(cor_phaseClass0i_V_3));
    tmp365_fu_5756_p2 <= std_logic_vector(unsigned(tmp366_reg_6770) + unsigned(cor_phaseClass0q_V_13));
    tmp366_fu_4978_p2 <= std_logic_vector(unsigned(cor_phaseClass0q_V_14) + unsigned(cor_phaseClass0q_V_9));
    tmp367_fu_4996_p2 <= std_logic_vector(unsigned(tmp369_fu_4990_p2) + unsigned(tmp368_fu_4984_p2));
    tmp368_fu_4984_p2 <= std_logic_vector(unsigned(cor_phaseClass0q_V_8) + unsigned(cor_phaseClass0q_V_7));
    tmp369_fu_4990_p2 <= std_logic_vector(unsigned(cor_phaseClass0q_V_6) + unsigned(cor_phaseClass0q_V_3));
    tmp36_fu_2348_p2 <= std_logic_vector(unsigned(cor_phaseClass14i_V_11) + unsigned(cor_phaseClass14i_V_10));
    tmp370_fu_5766_p2 <= std_logic_vector(unsigned(tmp372_reg_6785) + unsigned(tmp371_reg_6780));
    tmp371_fu_5002_p2 <= std_logic_vector(unsigned(cor_phaseClass0i_V_12) + unsigned(cor_phaseClass0i_V_15));
    tmp372_fu_5008_p2 <= std_logic_vector(unsigned(cor_phaseClass0i_V_11) + unsigned(cor_phaseClass0i_V_10));
    tmp373_fu_5020_p2 <= std_logic_vector(unsigned(tmp375_reg_6000) + unsigned(tmp374_fu_5014_p2));
    tmp374_fu_5014_p2 <= std_logic_vector(unsigned(cor_phaseClass0i_V_5) + unsigned(cor_phaseClass0i_V_4));
    tmp375_fu_1986_p2 <= std_logic_vector(unsigned(tmp376_fu_1980_p2) + unsigned(cor_phaseClass0i_V_2));
    tmp376_fu_1980_p2 <= std_logic_vector(unsigned(cor_phaseClass0i_V_1) + unsigned(cor_phaseClass0i_V_0));
    tmp377_fu_5775_p2 <= std_logic_vector(unsigned(tmp379_reg_6800) + unsigned(tmp378_reg_6795));
    tmp378_fu_5025_p2 <= std_logic_vector(unsigned(cor_phaseClass0q_V_12) + unsigned(cor_phaseClass0q_V_15));
    tmp379_fu_5031_p2 <= std_logic_vector(unsigned(cor_phaseClass0q_V_11) + unsigned(cor_phaseClass0q_V_10));
    tmp37_fu_2360_p2 <= std_logic_vector(unsigned(tmp39_reg_5860) + unsigned(tmp38_fu_2354_p2));
    tmp380_fu_5043_p2 <= std_logic_vector(unsigned(tmp382_reg_6005) + unsigned(tmp381_fu_5037_p2));
    tmp381_fu_5037_p2 <= std_logic_vector(unsigned(cor_phaseClass0q_V_5) + unsigned(cor_phaseClass0q_V_4));
    tmp382_fu_2002_p2 <= std_logic_vector(unsigned(tmp383_fu_1996_p2) + unsigned(cor_phaseClass0q_V_2));
    tmp383_fu_1996_p2 <= std_logic_vector(unsigned(cor_phaseClass0q_V_1) + unsigned(cor_phaseClass0q_V_0));
    tmp38_fu_2354_p2 <= std_logic_vector(unsigned(cor_phaseClass14i_V_5) + unsigned(cor_phaseClass14i_V_4));
    tmp39_fu_1314_p2 <= std_logic_vector(unsigned(tmp40_fu_1308_p2) + unsigned(cor_phaseClass14i_V_2));
    tmp3_fu_2106_p2 <= std_logic_vector(unsigned(cor_phaseClass15i_V_8) + unsigned(cor_phaseClass15i_V_7));
    tmp40_fu_1308_p2 <= std_logic_vector(unsigned(cor_phaseClass14i_V_1) + unsigned(cor_phaseClass14i_V_s));
    tmp41_fu_5131_p2 <= std_logic_vector(unsigned(tmp43_reg_6100) + unsigned(tmp42_reg_6095));
    tmp42_fu_2365_p2 <= std_logic_vector(unsigned(cor_phaseClass14q_V_12) + unsigned(cor_phaseClass14q_V_15));
    tmp43_fu_2371_p2 <= std_logic_vector(unsigned(cor_phaseClass14q_V_11) + unsigned(cor_phaseClass14q_V_10));
    tmp44_fu_2383_p2 <= std_logic_vector(unsigned(tmp46_reg_5865) + unsigned(tmp45_fu_2377_p2));
    tmp45_fu_2377_p2 <= std_logic_vector(unsigned(cor_phaseClass14q_V_5) + unsigned(cor_phaseClass14q_V_4));
    tmp46_fu_1330_p2 <= std_logic_vector(unsigned(tmp47_fu_1324_p2) + unsigned(cor_phaseClass14q_V_2));
    tmp47_fu_1324_p2 <= std_logic_vector(unsigned(cor_phaseClass14q_V_1) + unsigned(cor_phaseClass14q_V_s));
    tmp48_fu_5148_p2 <= std_logic_vector(unsigned(tmp49_reg_6110) + unsigned(cor_phaseClass13i_V_13));
    tmp49_fu_2480_p2 <= std_logic_vector(unsigned(cor_phaseClass13i_V_14) + unsigned(cor_phaseClass13i_V_9));
    tmp4_fu_2112_p2 <= std_logic_vector(unsigned(cor_phaseClass15i_V_6) + unsigned(cor_phaseClass15i_V_3));
    tmp50_fu_2498_p2 <= std_logic_vector(unsigned(tmp52_fu_2492_p2) + unsigned(tmp51_fu_2486_p2));
    tmp51_fu_2486_p2 <= std_logic_vector(unsigned(cor_phaseClass13i_V_8) + unsigned(cor_phaseClass13i_V_7));
    tmp52_fu_2492_p2 <= std_logic_vector(unsigned(cor_phaseClass13i_V_6) + unsigned(cor_phaseClass13i_V_3));
    tmp53_fu_5158_p2 <= std_logic_vector(unsigned(tmp54_reg_6120) + unsigned(cor_phaseClass13q_V_13));
    tmp54_fu_2508_p2 <= std_logic_vector(unsigned(cor_phaseClass13q_V_14) + unsigned(cor_phaseClass13q_V_9));
    tmp55_fu_2526_p2 <= std_logic_vector(unsigned(tmp57_fu_2520_p2) + unsigned(tmp56_fu_2514_p2));
    tmp56_fu_2514_p2 <= std_logic_vector(unsigned(cor_phaseClass13q_V_8) + unsigned(cor_phaseClass13q_V_7));
    tmp57_fu_2520_p2 <= std_logic_vector(unsigned(cor_phaseClass13q_V_6) + unsigned(cor_phaseClass13q_V_3));
    tmp58_fu_5168_p2 <= std_logic_vector(unsigned(tmp60_reg_6135) + unsigned(tmp59_reg_6130));
    tmp59_fu_2532_p2 <= std_logic_vector(unsigned(cor_phaseClass13i_V_12) + unsigned(cor_phaseClass13i_V_15));
    tmp5_fu_5066_p2 <= std_logic_vector(unsigned(tmp6_reg_6020) + unsigned(cor_phaseClass15q_V_13));
    tmp60_fu_2538_p2 <= std_logic_vector(unsigned(cor_phaseClass13i_V_11) + unsigned(cor_phaseClass13i_V_10));
    tmp61_fu_2550_p2 <= std_logic_vector(unsigned(tmp63_reg_5870) + unsigned(tmp62_fu_2544_p2));
    tmp62_fu_2544_p2 <= std_logic_vector(unsigned(cor_phaseClass13i_V_5) + unsigned(cor_phaseClass13i_V_4));
    tmp63_fu_1362_p2 <= std_logic_vector(unsigned(tmp64_fu_1356_p2) + unsigned(cor_phaseClass13i_V_2));
    tmp64_fu_1356_p2 <= std_logic_vector(unsigned(cor_phaseClass13i_V_1) + unsigned(cor_phaseClass13i_V_s));
    tmp65_fu_5177_p2 <= std_logic_vector(unsigned(tmp67_reg_6150) + unsigned(tmp66_reg_6145));
    tmp66_fu_2555_p2 <= std_logic_vector(unsigned(cor_phaseClass13q_V_12) + unsigned(cor_phaseClass13q_V_15));
    tmp67_fu_2561_p2 <= std_logic_vector(unsigned(cor_phaseClass13q_V_11) + unsigned(cor_phaseClass13q_V_10));
    tmp68_fu_2573_p2 <= std_logic_vector(unsigned(tmp70_reg_5875) + unsigned(tmp69_fu_2567_p2));
    tmp69_fu_2567_p2 <= std_logic_vector(unsigned(cor_phaseClass13q_V_5) + unsigned(cor_phaseClass13q_V_4));
    tmp6_fu_2128_p2 <= std_logic_vector(unsigned(cor_phaseClass15q_V_14) + unsigned(cor_phaseClass15q_V_9));
    tmp70_fu_1378_p2 <= std_logic_vector(unsigned(tmp71_fu_1372_p2) + unsigned(cor_phaseClass13q_V_2));
    tmp71_fu_1372_p2 <= std_logic_vector(unsigned(cor_phaseClass13q_V_1) + unsigned(cor_phaseClass13q_V_s));
    tmp72_fu_5194_p2 <= std_logic_vector(unsigned(tmp73_reg_6160) + unsigned(cor_phaseClass12i_V_13));
    tmp73_fu_2670_p2 <= std_logic_vector(unsigned(cor_phaseClass12i_V_14) + unsigned(cor_phaseClass12i_V_9));
    tmp74_fu_2688_p2 <= std_logic_vector(unsigned(tmp76_fu_2682_p2) + unsigned(tmp75_fu_2676_p2));
    tmp75_fu_2676_p2 <= std_logic_vector(unsigned(cor_phaseClass12i_V_8) + unsigned(cor_phaseClass12i_V_7));
    tmp76_fu_2682_p2 <= std_logic_vector(unsigned(cor_phaseClass12i_V_6) + unsigned(cor_phaseClass12i_V_3));
    tmp77_fu_5204_p2 <= std_logic_vector(unsigned(tmp78_reg_6170) + unsigned(cor_phaseClass12q_V_13));
    tmp78_fu_2698_p2 <= std_logic_vector(unsigned(cor_phaseClass12q_V_14) + unsigned(cor_phaseClass12q_V_9));
    tmp79_fu_2716_p2 <= std_logic_vector(unsigned(tmp81_fu_2710_p2) + unsigned(tmp80_fu_2704_p2));
    tmp7_fu_2146_p2 <= std_logic_vector(unsigned(tmp9_fu_2140_p2) + unsigned(tmp8_fu_2134_p2));
    tmp80_fu_2704_p2 <= std_logic_vector(unsigned(cor_phaseClass12q_V_8) + unsigned(cor_phaseClass12q_V_7));
    tmp81_fu_2710_p2 <= std_logic_vector(unsigned(cor_phaseClass12q_V_6) + unsigned(cor_phaseClass12q_V_3));
    tmp82_fu_5214_p2 <= std_logic_vector(unsigned(tmp84_reg_6185) + unsigned(tmp83_reg_6180));
    tmp83_fu_2722_p2 <= std_logic_vector(unsigned(cor_phaseClass12i_V_12) + unsigned(cor_phaseClass12i_V_15));
    tmp84_fu_2728_p2 <= std_logic_vector(unsigned(cor_phaseClass12i_V_11) + unsigned(cor_phaseClass12i_V_10));
    tmp85_fu_2740_p2 <= std_logic_vector(unsigned(tmp87_reg_5880) + unsigned(tmp86_fu_2734_p2));
    tmp86_fu_2734_p2 <= std_logic_vector(unsigned(cor_phaseClass12i_V_5) + unsigned(cor_phaseClass12i_V_4));
    tmp87_fu_1410_p2 <= std_logic_vector(unsigned(tmp88_fu_1404_p2) + unsigned(cor_phaseClass12i_V_2));
    tmp88_fu_1404_p2 <= std_logic_vector(unsigned(cor_phaseClass12i_V_1) + unsigned(cor_phaseClass12i_V_s));
    tmp89_fu_5223_p2 <= std_logic_vector(unsigned(tmp91_reg_6200) + unsigned(tmp90_reg_6195));
    tmp8_fu_2134_p2 <= std_logic_vector(unsigned(cor_phaseClass15q_V_8) + unsigned(cor_phaseClass15q_V_7));
    tmp90_fu_2745_p2 <= std_logic_vector(unsigned(cor_phaseClass12q_V_12) + unsigned(cor_phaseClass12q_V_15));
    tmp91_fu_2751_p2 <= std_logic_vector(unsigned(cor_phaseClass12q_V_11) + unsigned(cor_phaseClass12q_V_10));
    tmp92_fu_2763_p2 <= std_logic_vector(unsigned(tmp94_reg_5885) + unsigned(tmp93_fu_2757_p2));
    tmp93_fu_2757_p2 <= std_logic_vector(unsigned(cor_phaseClass12q_V_5) + unsigned(cor_phaseClass12q_V_4));
    tmp94_fu_1426_p2 <= std_logic_vector(unsigned(tmp95_fu_1420_p2) + unsigned(cor_phaseClass12q_V_2));
    tmp95_fu_1420_p2 <= std_logic_vector(unsigned(cor_phaseClass12q_V_1) + unsigned(cor_phaseClass12q_V_s));
    tmp96_fu_5240_p2 <= std_logic_vector(unsigned(tmp97_reg_6210) + unsigned(cor_phaseClass11i_V_13));
    tmp97_fu_2860_p2 <= std_logic_vector(unsigned(cor_phaseClass11i_V_14) + unsigned(cor_phaseClass11i_V_9));
    tmp98_fu_2878_p2 <= std_logic_vector(unsigned(tmp100_fu_2872_p2) + unsigned(tmp99_fu_2866_p2));
    tmp99_fu_2866_p2 <= std_logic_vector(unsigned(cor_phaseClass11i_V_8) + unsigned(cor_phaseClass11i_V_7));
    tmp9_fu_2140_p2 <= std_logic_vector(unsigned(cor_phaseClass15q_V_6) + unsigned(cor_phaseClass15q_V_3));
    tmp_fu_5056_p2 <= std_logic_vector(unsigned(tmp1_reg_6010) + unsigned(cor_phaseClass15i_V_13));
    tmp_s_fu_5784_p2 <= "1" when (signed(p_01909_s_reg_1117) > signed(p_01915_s_reg_1076)) else "0";
end behav;
