#!/usr/bin/env python3
"""
FPGA ãƒªã‚»ãƒƒãƒˆç›´å¾Œã®åˆæœŸå€¤ç¢ºèªãƒ†ã‚¹ãƒˆ
"""

import serial
import time
import struct

# Protocol constants (updated for current FPGA behavior)
SOF_HOST_TO_DEVICE = 0xA5
SOF_DEVICE_TO_HOST_ACTUAL = 0xAD  # Current FPGA implementation
CMD_READ = 0xA0
STATUS_OK_ACTUAL = 0x80  # Current FPGA implementation

def calculate_crc8(data: bytes) -> int:
    """Calculate CRC8 with polynomial 0x07"""
    crc = 0x00
    for byte in data:
        crc ^= byte
        for _ in range(8):
            if crc & 0x80:
                crc = (crc << 1) ^ 0x07
            else:
                crc = crc << 1
            crc &= 0xFF
    return crc

def read_register(ser: serial.Serial, addr: int) -> int:
    """Read from register and return value"""
    # Build command frame
    frame = bytearray()
    frame.append(SOF_HOST_TO_DEVICE)
    frame.append(CMD_READ)
    frame.extend(struct.pack('<I', addr))  # Address (little-endian)
    
    # Calculate and append CRC
    crc = calculate_crc8(frame[1:])  # Exclude SOF
    frame.append(crc)
    
    # Send frame
    print(f"ğŸ“¤ èª­ã¿å‡ºã—ãƒªã‚¯ã‚¨ã‚¹ãƒˆ (0x{addr:08X}): {' '.join([f'{b:02X}' for b in frame])}")
    ser.write(frame)
    time.sleep(0.1)
    
    # Receive response
    response = bytearray()
    for _ in range(20):  # Wait up to 2 seconds
        if ser.in_waiting > 0:
            response.extend(ser.read(ser.in_waiting))
            if len(response) >= 8:
                break
        time.sleep(0.1)
    
    if response and len(response) >= 8:
        print(f"ğŸ“¥ å¿œç­”: {' '.join([f'{b:02X}' for b in response])}")
        if response[0] == SOF_DEVICE_TO_HOST_ACTUAL and response[1] == STATUS_OK_ACTUAL:
            # Extract data from response (bytes 3-6 in little-endian)
            data_bytes = response[3:7]
            value = struct.unpack('<I', data_bytes)[0]
            print(f"âœ… èª­ã¿å‡ºã—æˆåŠŸ: 0x{addr:08X} = 0x{value:08X}")
            return value
        else:
            print(f"âŒ å¿œç­”ã‚¨ãƒ©ãƒ¼: SOF=0x{response[0]:02X}, STATUS=0x{response[1]:02X}")
    else:
        print("âŒ å¿œç­”ãªã—")
    return None

def main():
    """FPGAåˆæœŸå€¤ãƒ†ã‚¹ãƒˆã®ãƒ¡ã‚¤ãƒ³é–¢æ•°"""
    print("ğŸ” FPGA ãƒªã‚»ãƒƒãƒˆç›´å¾Œã®åˆæœŸå€¤ç¢ºèªãƒ†ã‚¹ãƒˆ")
    print("=" * 60)
    print("âš ï¸ ã“ã®ãƒ†ã‚¹ãƒˆã¯FPGAãŒãƒªã‚»ãƒƒãƒˆç›´å¾Œã§ã‚ã‚‹ã“ã¨ã‚’å‰æã¨ã—ã¦ã„ã¾ã™")
    print("   (ã‚·ã‚¹ãƒ†ãƒ ãƒªã‚»ãƒƒãƒˆå¾Œã€æ›¸ãè¾¼ã¿æ“ä½œã‚’å®Ÿè¡Œã—ã¦ã„ãªã„çŠ¶æ…‹)")
    print()
    
    try:
        ser = serial.Serial("COM3", 115200, timeout=1)
        time.sleep(0.1)
        print("âœ… COM3ã«æ¥ç¶šã—ã¾ã—ãŸ\n")
        
        # Test addresses
        test_addresses = [
            0x00001020,  # REG_TEST_0
            0x00001024,  # REG_TEST_1 
            0x00001028,  # REG_TEST_2
            0x0000102C,  # REG_TEST_3
        ]
        
        # æœŸå¾…ã•ã‚Œã‚‹åˆæœŸå€¤ (RTLã‚³ãƒ¼ãƒ‰ã‹ã‚‰)
        expected_values = [
            0xDEADBEEF,  # test_reg_0
            0x12345678,  # test_reg_1
            0xABCDEF00,  # test_reg_2
            0x00000000,  # test_reg_3
        ]
        
        print("ğŸ“‹ ãƒ¬ã‚¸ã‚¹ã‚¿åˆæœŸå€¤ç¢ºèª:")
        print("-" * 50)
        
        actual_values = []
        for addr, expected in zip(test_addresses, expected_values):
            actual = read_register(ser, addr)
            actual_values.append(actual)
            
            if actual is not None:
                if actual == expected:
                    print(f"ğŸ¯ ä¸€è‡´: 0x{addr:08X} = 0x{actual:08X} (RTLä»•æ§˜é€šã‚Š)")
                else:
                    print(f"âš ï¸  ä¸ä¸€è‡´: 0x{addr:08X} = 0x{actual:08X} (æœŸå¾…: 0x{expected:08X})")
            print()
            time.sleep(0.2)
        
        print("ğŸ“Š åˆ†æçµæœ:")
        print("-" * 30)
        
        # ãƒ‘ã‚¿ãƒ¼ãƒ³åˆ†æ
        if all(v is not None for v in actual_values):
            print("ğŸ” èª­ã¿å‡ºã•ã‚ŒãŸå€¤ã®ãƒ‘ã‚¿ãƒ¼ãƒ³åˆ†æ:")
            for i, (addr, value) in enumerate(zip(test_addresses, actual_values)):
                print(f"  0x{addr:08X}: 0x{value:08X}")
                
                # ãƒã‚¤ãƒˆåˆ†è§£
                bytes_le = [(value >> (8*j)) & 0xFF for j in range(4)]
                print(f"    ãƒã‚¤ãƒˆåˆ†è§£ (LE): {' '.join([f'{b:02X}' for b in bytes_le])}")
                
                # å›ºå®šéƒ¨åˆ†ã®ç¢ºèª
                if i == 0:
                    base_pattern = value & 0xFFFFFF00  # ä¸‹ä½8ãƒ“ãƒƒãƒˆé™¤ã
                    print(f"    å›ºå®šéƒ¨åˆ†: 0x{base_pattern:08X}")
                else:
                    current_base = value & 0xFFFFFF00
                    if current_base == base_pattern:
                        print(f"    å›ºå®šéƒ¨åˆ†ä¸€è‡´: 0x{current_base:08X}")
                    else:
                        print(f"    å›ºå®šéƒ¨åˆ†ä¸ä¸€è‡´: 0x{current_base:08X}")
                
                print(f"    ã‚«ã‚¦ãƒ³ã‚¿éƒ¨åˆ†: 0x{value & 0xFF:02X}")
                print()
                
            # RTLåˆæœŸå€¤ã¨ã®æ¯”è¼ƒ
            matches_rtl = sum(1 for a, e in zip(actual_values, expected_values) if a == e)
            print(f"ğŸ“ˆ RTLä»•æ§˜ã¨ã®ä¸€è‡´ç‡: {matches_rtl}/{len(expected_values)} ({100*matches_rtl/len(expected_values):.1f}%)")
            
            if matches_rtl == 0:
                print("ğŸš¨ ç¾åœ¨ã®FPGAã«ã¯RTLã‚³ãƒ¼ãƒ‰ã¨ç•°ãªã‚‹ãƒãƒ¼ã‚¸ãƒ§ãƒ³ãŒå®Ÿè£…ã•ã‚Œã¦ã„ã‚‹å¯èƒ½æ€§ãŒã‚ã‚Šã¾ã™")
            elif matches_rtl < len(expected_values):
                print("âš ï¸  éƒ¨åˆ†çš„ã«ç•°ãªã‚‹å®Ÿè£…ã¾ãŸã¯ãƒ†ã‚¹ãƒˆãƒ‘ã‚¿ãƒ¼ãƒ³ãŒæ··å…¥ã—ã¦ã„ã‚‹å¯èƒ½æ€§ãŒã‚ã‚Šã¾ã™")
            else:
                print("âœ… RTLä»•æ§˜é€šã‚Šã®å®Ÿè£…ã§ã™")
        
        ser.close()
        print("\nğŸ”Œ UARTæ¥ç¶šã‚’çµ‚äº†ã—ã¾ã—ãŸ")
        
    except Exception as e:
        print(f"âŒ ã‚¨ãƒ©ãƒ¼: {e}")

if __name__ == "__main__":
    main()