m255
K3
13
cModel Technology
Z0 dC:\Users\wswil\Documents\02-Uni\Year 4\Module Notes\ELEC373 - Dig Syst Design\Assignment 1\Verilog\tx_bit_counter\simulation\qsim
vtx_bit_counter
Z1 IOBcAEn0baEjWlBWWA@4>K3
Z2 VFGWBU?Zj7goY2R=Jl<]WY3
Z3 dC:\Users\wswil\Documents\02_Uni\Year 4\Module Notes\ELEC373 - Dig Syst Design\Assignment 1\Verilog\tx_bit_counter\simulation\qsim
Z4 w1700945212
Z5 8tx_bit_counter.vo
Z6 Ftx_bit_counter.vo
L0 31
Z7 OV;L;10.1d;51
r1
31
Z8 !s90 -work|work|tx_bit_counter.vo|
Z9 o-work work -O0
!i10b 1
Z10 !s100 Uo?n2XZa>0CW?WH:;k?zG0
!s85 0
Z11 !s108 1700945214.764000
Z12 !s107 tx_bit_counter.vo|
!s101 -O0
vtx_bit_counter_vlg_check_tst
!i10b 1
Z13 !s100 C<L]]``O@nF^Ki<DdbEZS3
Z14 IneS]K8HBHIjjeNXhP=e5k1
Z15 VOcgoC:>d_>LV57M^GJHoE0
R3
Z16 w1700945209
Z17 8tx_bit_counter.vt
Z18 Ftx_bit_counter.vt
L0 61
R7
r1
!s85 0
31
Z19 !s108 1700945214.884000
Z20 !s107 tx_bit_counter.vt|
Z21 !s90 -work|work|tx_bit_counter.vt|
!s101 -O0
R9
vtx_bit_counter_vlg_sample_tst
!i10b 1
Z22 !s100 :PC2mO^XGQoQXe8=gQiRY1
Z23 I`:QfklM26K26d;^a:2T2M2
Z24 V>NDizaSh0`9ZC5OZcZb9B2
R3
R16
R17
R18
L0 29
R7
r1
!s85 0
31
R19
R20
R21
!s101 -O0
R9
vtx_bit_counter_vlg_vec_tst
!i10b 1
!s100 XAaNCZH`Oa6zn[>JOLG4o1
Io=N2UEmo6^lZAfW;C?`RR2
Z25 VIS:Md;Gg8:[=RC>8QLkJD2
R3
R16
R17
R18
Z26 L0 156
R7
r1
!s85 0
31
R19
R20
R21
!s101 -O0
R9
