`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 10.03.2025 21:46:18
// Design Name: 
// Module Name: Display
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module Display(
        input basys_clock,
        input [15:0] oled_data,
        output [6:0] x,
        output [5:0] y,
        output [7:0] JB
    );
    
    wire clock_6p25MHz;
    Clock slow_clock_6p25MHz (basys_clock, 7, clock_6p25MHz);
    
    wire fb, sending_pixel, sample_pixel;
    
    wire [12:0] pixel_index;
    Pixel_Coordinates coords(pixel_index, x, y);
    
    Oled_Display oled (
        .clk(clock_6p25MHz), 
        .reset(0), 
        .frame_begin(fb), 
        .sending_pixels(sending_pixel),
        .sample_pixel(sample_pixel), 
        .pixel_index(pixel_index),
        .pixel_data(oled_data), 
        .cs(JB[0]), 
        .sdin(JB[1]), 
        .sclk(JB[3]), 
        .d_cn(JB[4]), 
        .resn(JB[5]), 
        .vccen(JB[6]),
        .pmoden(JB[7])
    );
endmodule
