transcript to asim_log
createdesign Timestamp C:/Quartus_Proyects/Timestamp/simulation/activehdl
opendesign -a Timestamp.adf
waveformmode ASDB
alib  vhdl_libs/altera_vhdl
amap altera vhdl_libs/altera_vhdl
acom -strict93 -dbg -work altera c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_syn_attributes.vhd
acom -strict93 -dbg -work altera c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_standard_functions.vhd
acom -strict93 -dbg -work altera c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/alt_dspbuilder_package.vhd
acom -strict93 -dbg -work altera c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_europa_support_lib.vhd
acom -strict93 -dbg -work altera c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_primitives_components.vhd
acom -strict93 -dbg -work altera c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_primitives.vhd

alib  vhdl_libs/lpm_vhdl
amap lpm vhdl_libs/lpm_vhdl
acom -strict93 -dbg -work lpm c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/220pack.vhd
acom -strict93 -dbg -work lpm c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd

alib  vhdl_libs/sgate_vhdl
amap sgate vhdl_libs/sgate_vhdl
acom -strict93 -dbg -work sgate c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate_pack.vhd
acom -strict93 -dbg -work sgate c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd

alib  vhdl_libs/altera_mf_vhdl
amap altera_mf vhdl_libs/altera_mf_vhdl
acom -strict93 -dbg -work altera_mf c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf_components.vhd
acom -strict93 -dbg -work altera_mf c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_mf.vhd

alib  vhdl_libs/altera_lnsim_vhdl
amap altera_lnsim vhdl_libs/altera_lnsim_vhdl
alog  -sv2k5 -dbg -msg 0 -work altera_lnsim c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv
acom -strict93 -dbg -work altera_lnsim c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim_components.vhd

alib  vhdl_libs/cycloneive_vhdl
amap cycloneive vhdl_libs/cycloneive_vhdl
acom -strict93 -dbg -work cycloneive c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/cycloneive_atoms.vhd
acom -strict93 -dbg -work cycloneive c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/cycloneive_components.vhd

addfile -c -auto C:/Quartus_Proyects/Timestamp/db/pll_400mhz_altpll.v
addfile -c -auto C:/My_Designs/Timestamp/Timestamp/Timestamp/src/AFFD.vhd
addfile -c -auto C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FFD_N.vhd
addfile -c -auto C:/Quartus_Proyects/PLL_400MHZ/PLL_400MHZ.vhd
addfile -c -auto C:/My_Designs/Timestamp/Timestamp/Timestamp/src/restador_n.vhd
addfile -c -auto C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Zero_Count.vhd
addfile -c -auto C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Timestamp.vhd
addfile -c -auto C:/My_Designs/Timestamp/Timestamp/Timestamp/src/TDC.vhd
addfile -c -auto C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Synchronizer.vhd
addfile -c -auto C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Shift_Left.vhd
addfile -c -auto C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Regs.vhd
addfile -c -auto C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Global_P.vhd
addfile -c -auto C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Reg_N.vhd
addfile -c -auto C:/My_Designs/Timestamp/Timestamp/Timestamp/src/PLL.vhd
addfile -c -auto C:/My_Designs/Timestamp/Timestamp/Timestamp/src/mux_2a1.vhd
addfile -c -auto C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FReg.vhd
addfile -c -auto C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Fine_Counter.vhd
addfile -c -auto C:/My_Designs/Timestamp/Timestamp/Timestamp/src/FFD.vhd
addfile -c -auto C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Counter_N.vhd
addfile -c -auto C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Coarse_Counter.vhd
addfile -c -auto C:/My_Designs/Timestamp/Timestamp/Timestamp/src/Carry_Chain_N.vhd

