
TemplateProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c2e0  08000188  08000188  00008188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .init_array   00000004  0800c468  0800c468  00014468  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .fini_array   00000004  0800c46c  0800c46c  0001446c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .data         00000224  20000000  0800c470  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00000414  20000224  20000224  00018224  2**2
                  ALLOC
  6 ._user_heap_stack 00000400  20000638  20000638  00018224  2**0
                  ALLOC
  7 .ARM.attributes 0000002f  00000000  00000000  00018224  2**0
                  CONTENTS, READONLY
  8 .debug_info   0000b8ab  00000000  00000000  00018253  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000190d  00000000  00000000  00023afe  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000480e  00000000  00000000  0002540b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000268  00000000  00000000  00029c20  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00003577  00000000  00000000  00029e88  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00003cb7  00000000  00000000  0002d3ff  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .comment      00000030  00000000  00000000  000310b6  2**0
                  CONTENTS, READONLY
 15 .debug_frame  000026a8  00000000  00000000  000310e8  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000020  00000000  00000000  00033790  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	f240 2424 	movw	r4, #548	; 0x224
 800018e:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8000192:	7823      	ldrb	r3, [r4, #0]
 8000194:	b963      	cbnz	r3, 80001b0 <__do_global_dtors_aux+0x28>
 8000196:	f240 0000 	movw	r0, #0
 800019a:	f2c0 0000 	movt	r0, #0
 800019e:	b128      	cbz	r0, 80001ac <__do_global_dtors_aux+0x24>
 80001a0:	f24c 4050 	movw	r0, #50256	; 0xc450
 80001a4:	f6c0 0000 	movt	r0, #2048	; 0x800
 80001a8:	f3af 8000 	nop.w
 80001ac:	2101      	movs	r1, #1
 80001ae:	7021      	strb	r1, [r4, #0]
 80001b0:	bd10      	pop	{r4, pc}
 80001b2:	bf00      	nop

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	f240 0300 	movw	r3, #0
 80001ba:	f2c0 0300 	movt	r3, #0
 80001be:	b14b      	cbz	r3, 80001d4 <frame_dummy+0x20>
 80001c0:	f24c 4050 	movw	r0, #50256	; 0xc450
 80001c4:	f240 2128 	movw	r1, #552	; 0x228
 80001c8:	f6c0 0000 	movt	r0, #2048	; 0x800
 80001cc:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80001d0:	f3af 8000 	nop.w
 80001d4:	f240 2024 	movw	r0, #548	; 0x224
 80001d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80001dc:	6801      	ldr	r1, [r0, #0]
 80001de:	b129      	cbz	r1, 80001ec <frame_dummy+0x38>
 80001e0:	f240 0300 	movw	r3, #0
 80001e4:	f2c0 0300 	movt	r3, #0
 80001e8:	b103      	cbz	r3, 80001ec <frame_dummy+0x38>
 80001ea:	4798      	blx	r3
 80001ec:	bd08      	pop	{r3, pc}
 80001ee:	bf00      	nop

080001f0 <ADC_IRQHandler>:
  * @param  None
  * @retval None
  * @services ADC
  */
void ADC_IRQHandler(void)
{
 80001f0:	b580      	push	{r7, lr}
 80001f2:	b082      	sub	sp, #8
 80001f4:	af00      	add	r7, sp, #0
	uint16_t result = 0;
 80001f6:	f04f 0300 	mov.w	r3, #0
 80001fa:	80fb      	strh	r3, [r7, #6]
	// Check interrupt source - ADC1, ADC2 or ADC3
	if(ADC_GetITStatus(ADC1, ADC_IT_EOC) != (u16)RESET)
 80001fc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000200:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000204:	f240 2105 	movw	r1, #517	; 0x205
 8000208:	f007 f85a 	bl	80072c0 <ADC_GetITStatus>
 800020c:	4603      	mov	r3, r0
 800020e:	2b00      	cmp	r3, #0
 8000210:	d01e      	beq.n	8000250 <ADC_IRQHandler+0x60>
	{
		// Channel 1
		// Get conversion result
		result = ADC_GetConversionValue(ADC1);
 8000212:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000216:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800021a:	f006 fde7 	bl	8006dec <ADC_GetConversionValue>
 800021e:	4603      	mov	r3, r0
 8000220:	80fb      	strh	r3, [r7, #6]
		// Store value
		AIN0 = result;
 8000222:	f240 4360 	movw	r3, #1120	; 0x460
 8000226:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800022a:	88fa      	ldrh	r2, [r7, #6]
 800022c:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
		// Clear flag
		ADC_ClearFlag(ADC1, ADC_FLAG_EOC);
 8000230:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000234:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000238:	f04f 0102 	mov.w	r1, #2
 800023c:	f007 f830 	bl	80072a0 <ADC_ClearFlag>
		// Clear interrupt
		ADC_ClearITPendingBit(ADC1, ADC_IT_EOC);
 8000240:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000244:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000248:	f240 2105 	movw	r1, #517	; 0x205
 800024c:	f007 f86e 	bl	800732c <ADC_ClearITPendingBit>
	}
	if(ADC_GetITStatus(ADC2, ADC_IT_EOC) != (u16)RESET)
 8000250:	f44f 5004 	mov.w	r0, #8448	; 0x2100
 8000254:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000258:	f240 2105 	movw	r1, #517	; 0x205
 800025c:	f007 f830 	bl	80072c0 <ADC_GetITStatus>
 8000260:	4603      	mov	r3, r0
 8000262:	2b00      	cmp	r3, #0
 8000264:	d01e      	beq.n	80002a4 <ADC_IRQHandler+0xb4>
	{
		// Channel 2
		// Get conversion result
		result = ADC_GetConversionValue(ADC2);
 8000266:	f44f 5004 	mov.w	r0, #8448	; 0x2100
 800026a:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800026e:	f006 fdbd 	bl	8006dec <ADC_GetConversionValue>
 8000272:	4603      	mov	r3, r0
 8000274:	80fb      	strh	r3, [r7, #6]
		// Store value
		AIN2 = result;
 8000276:	f240 4360 	movw	r3, #1120	; 0x460
 800027a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800027e:	88fa      	ldrh	r2, [r7, #6]
 8000280:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
		// Clear flag
		ADC_ClearFlag(ADC2, ADC_FLAG_EOC);
 8000284:	f44f 5004 	mov.w	r0, #8448	; 0x2100
 8000288:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800028c:	f04f 0102 	mov.w	r1, #2
 8000290:	f007 f806 	bl	80072a0 <ADC_ClearFlag>
		// Clear interrupt
		ADC_ClearITPendingBit(ADC2, ADC_IT_EOC);
 8000294:	f44f 5004 	mov.w	r0, #8448	; 0x2100
 8000298:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800029c:	f240 2105 	movw	r1, #517	; 0x205
 80002a0:	f007 f844 	bl	800732c <ADC_ClearITPendingBit>
	}
	if(ADC_GetITStatus(ADC3, ADC_IT_EOC) != (u16)RESET)
 80002a4:	f44f 5008 	mov.w	r0, #8704	; 0x2200
 80002a8:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80002ac:	f240 2105 	movw	r1, #517	; 0x205
 80002b0:	f007 f806 	bl	80072c0 <ADC_GetITStatus>
 80002b4:	4603      	mov	r3, r0
 80002b6:	2b00      	cmp	r3, #0
 80002b8:	d01e      	beq.n	80002f8 <ADC_IRQHandler+0x108>
	{
		// Channel 3
		// Get conversion result
		result = ADC_GetConversionValue(ADC3);
 80002ba:	f44f 5008 	mov.w	r0, #8704	; 0x2200
 80002be:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80002c2:	f006 fd93 	bl	8006dec <ADC_GetConversionValue>
 80002c6:	4603      	mov	r3, r0
 80002c8:	80fb      	strh	r3, [r7, #6]
		// Store value
		AIN3 = result;
 80002ca:	f240 4360 	movw	r3, #1120	; 0x460
 80002ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80002d2:	88fa      	ldrh	r2, [r7, #6]
 80002d4:	f8a3 208a 	strh.w	r2, [r3, #138]	; 0x8a
		// Clear flag
		ADC_ClearFlag(ADC3, ADC_FLAG_EOC);
 80002d8:	f44f 5008 	mov.w	r0, #8704	; 0x2200
 80002dc:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80002e0:	f04f 0102 	mov.w	r1, #2
 80002e4:	f006 ffdc 	bl	80072a0 <ADC_ClearFlag>
		// Clear interrupt
		ADC_ClearITPendingBit(ADC3, ADC_IT_EOC);
 80002e8:	f44f 5008 	mov.w	r0, #8704	; 0x2200
 80002ec:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80002f0:	f240 2105 	movw	r1, #517	; 0x205
 80002f4:	f007 f81a 	bl	800732c <ADC_ClearITPendingBit>
	}
}
 80002f8:	f107 0708 	add.w	r7, r7, #8
 80002fc:	46bd      	mov	sp, r7
 80002fe:	bd80      	pop	{r7, pc}

08000300 <I2C2_EV_IRQHandler>:
  * @param  None
  * @retval None
  * @services I2C 2
  */
void I2C2_EV_IRQHandler(void)
{
 8000300:	b480      	push	{r7}
 8000302:	af00      	add	r7, sp, #0
	// Clear all events
}
 8000304:	46bd      	mov	sp, r7
 8000306:	bc80      	pop	{r7}
 8000308:	4770      	bx	lr
 800030a:	bf00      	nop

0800030c <I2C2_ER_IRQHandler>:
  * @param  None
  * @retval None
  * @services I2C 2 error
  */
void I2C2_ER_IRQHandler(void)
{
 800030c:	b580      	push	{r7, lr}
 800030e:	af00      	add	r7, sp, #0
	I2C_ClearFlag(I2C2, I2C_FLAG_TIMEOUT | I2C_FLAG_PECERR | I2C_FLAG_OVR | I2C_FLAG_AF | I2C_FLAG_ARLO | I2C_FLAG_BERR);
 8000310:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8000314:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000318:	f44f 41be 	mov.w	r1, #24320	; 0x5f00
 800031c:	f2c1 0100 	movt	r1, #4096	; 0x1000
 8000320:	f008 fb6c 	bl	80089fc <I2C_ClearFlag>
}
 8000324:	bd80      	pop	{r7, pc}
 8000326:	bf00      	nop

08000328 <DMA1_Stream6_IRQHandler>:
  * @param  None
  * @retval None
  * @services DMA1 stream 6
  */
void DMA1_Stream6_IRQHandler(void)
{
 8000328:	b580      	push	{r7, lr}
 800032a:	af00      	add	r7, sp, #0
	DMA_ClearITPendingBit(DMA1_Stream6, DMA_IT_TC);
 800032c:	f246 00a0 	movw	r0, #24736	; 0x60a0
 8000330:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000334:	f04f 0110 	mov.w	r1, #16
 8000338:	f007 fbea 	bl	8007b10 <DMA_ClearITPendingBit>
}
 800033c:	bd80      	pop	{r7, pc}
 800033e:	bf00      	nop

08000340 <DMA1_Stream4_IRQHandler>:
  * @param  None
  * @retval None
  * @services DMA1 stream 4
  */
void DMA1_Stream4_IRQHandler(void)
{
 8000340:	b580      	push	{r7, lr}
 8000342:	af00      	add	r7, sp, #0
	// Clear GPS is sending data
	GPS_SENDING = 0;
 8000344:	f240 6330 	movw	r3, #1584	; 0x630
 8000348:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800034c:	781a      	ldrb	r2, [r3, #0]
 800034e:	f36f 1245 	bfc	r2, #5, #1
 8000352:	701a      	strb	r2, [r3, #0]
	DMA_ClearITPendingBit(DMA1_Stream4, DMA_IT_TC);
 8000354:	f246 0070 	movw	r0, #24688	; 0x6070
 8000358:	f2c4 0002 	movt	r0, #16386	; 0x4002
 800035c:	f04f 0110 	mov.w	r1, #16
 8000360:	f007 fbd6 	bl	8007b10 <DMA_ClearITPendingBit>
	DMA_ITConfig(DMA_USART3, DMA_IT_TC, DISABLE);
 8000364:	f246 0070 	movw	r0, #24688	; 0x6070
 8000368:	f2c4 0002 	movt	r0, #16386	; 0x4002
 800036c:	f04f 0110 	mov.w	r1, #16
 8000370:	f04f 0200 	mov.w	r2, #0
 8000374:	f007 fb30 	bl	80079d8 <DMA_ITConfig>
}
 8000378:	bd80      	pop	{r7, pc}
 800037a:	bf00      	nop

0800037c <DMA1_Stream3_IRQHandler>:
  * @param  None
  * @retval None
  * @services DMA1 stream 3
  */
void DMA1_Stream3_IRQHandler(void)
{
 800037c:	b580      	push	{r7, lr}
 800037e:	af00      	add	r7, sp, #0
	// Disable interrupts
	DMA_ITConfig(DMA1_Stream3, DMA_IT_TC | DMA_IT_DME | DMA_IT_FE, DISABLE);
 8000380:	f246 0058 	movw	r0, #24664	; 0x6058
 8000384:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000388:	f04f 0192 	mov.w	r1, #146	; 0x92
 800038c:	f04f 0200 	mov.w	r2, #0
 8000390:	f007 fb22 	bl	80079d8 <DMA_ITConfig>
	/* Send I2Cx STOP Condition */
	I2C_GenerateSTOP(I2C2, ENABLE);
 8000394:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8000398:	f2c4 0000 	movt	r0, #16384	; 0x4000
 800039c:	f04f 0101 	mov.w	r1, #1
 80003a0:	f008 f802 	bl	80083a8 <I2C_GenerateSTOP>

	/* Disable DMA RX Channel */
	DMA_Cmd(DMA_I2C2_RX, DISABLE);
 80003a4:	f246 0058 	movw	r0, #24664	; 0x6058
 80003a8:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80003ac:	f04f 0100 	mov.w	r1, #0
 80003b0:	f007 f994 	bl	80076dc <DMA_Cmd>

	/* Wait until I2Cx_DMA_STREAM_RX disabled or time out */
	while (DMA_GetCmdStatus(DMA_I2C2_RX)!= DISABLE)
 80003b4:	bf00      	nop
 80003b6:	f246 0058 	movw	r0, #24664	; 0x6058
 80003ba:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80003be:	f007 fa65 	bl	800788c <DMA_GetCmdStatus>
 80003c2:	4603      	mov	r3, r0
 80003c4:	2b00      	cmp	r3, #0
 80003c6:	d1f6      	bne.n	80003b6 <DMA1_Stream3_IRQHandler+0x3a>
	{}
	/* Disable I2C DMA request */
	I2C_DMACmd(I2C2,DISABLE);
 80003c8:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 80003cc:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80003d0:	f04f 0100 	mov.w	r1, #0
 80003d4:	f008 f9fc 	bl	80087d0 <I2C_DMACmd>
	DMA_ClearITPendingBit(DMA1_Stream3, DMA_IT_TC);
 80003d8:	f246 0058 	movw	r0, #24664	; 0x6058
 80003dc:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80003e0:	f04f 0110 	mov.w	r1, #16
 80003e4:	f007 fb94 	bl	8007b10 <DMA_ClearITPendingBit>
	// Set flag to mark has data
	COPYI2C = 1;
 80003e8:	f240 6330 	movw	r3, #1584	; 0x630
 80003ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003f0:	781a      	ldrb	r2, [r3, #0]
 80003f2:	f042 0201 	orr.w	r2, r2, #1
 80003f6:	701a      	strb	r2, [r3, #0]
	// Clear receive in progress
	I2C2_WAITINGDATA = 0;
 80003f8:	f240 6330 	movw	r3, #1584	; 0x630
 80003fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000400:	781a      	ldrb	r2, [r3, #0]
 8000402:	f36f 02c3 	bfc	r2, #3, #1
 8000406:	701a      	strb	r2, [r3, #0]
}
 8000408:	bd80      	pop	{r7, pc}
 800040a:	bf00      	nop

0800040c <TIM4_IRQHandler>:
  * @param  None
  * @retval None
  * @services TIM4
  */
void TIM4_IRQHandler(void)
{
 800040c:	b580      	push	{r7, lr}
 800040e:	b082      	sub	sp, #8
 8000410:	af00      	add	r7, sp, #0
	uint32_t dataTemp = 0;
 8000412:	f04f 0300 	mov.w	r3, #0
 8000416:	603b      	str	r3, [r7, #0]
	uint32_t result = 0;
 8000418:	f04f 0300 	mov.w	r3, #0
 800041c:	607b      	str	r3, [r7, #4]
	if((TIM4->SR & TIM_FLAG_CC1) != (u16)RESET)
 800041e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000422:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000426:	8a1b      	ldrh	r3, [r3, #16]
 8000428:	b29b      	uxth	r3, r3
 800042a:	f003 0302 	and.w	r3, r3, #2
 800042e:	2b00      	cmp	r3, #0
 8000430:	d06e      	beq.n	8000510 <TIM4_IRQHandler+0x104>
	{
		// CC on channel 1
		dataTemp = TIM_GetCapture1(TIM4);
 8000432:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000436:	f2c4 0000 	movt	r0, #16384	; 0x4000
 800043a:	f00a fb99 	bl	800ab70 <TIM_GetCapture1>
 800043e:	6038      	str	r0, [r7, #0]
		// Calculate time
		// Check value
		if(dataTemp > TIM4_IC1_PreviousValue)
 8000440:	f240 2398 	movw	r3, #664	; 0x298
 8000444:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000448:	681b      	ldr	r3, [r3, #0]
 800044a:	683a      	ldr	r2, [r7, #0]
 800044c:	429a      	cmp	r2, r3
 800044e:	d908      	bls.n	8000462 <TIM4_IRQHandler+0x56>
		{
			result = dataTemp - TIM4_IC1_PreviousValue;
 8000450:	f240 2398 	movw	r3, #664	; 0x298
 8000454:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000458:	681b      	ldr	r3, [r3, #0]
 800045a:	683a      	ldr	r2, [r7, #0]
 800045c:	1ad3      	subs	r3, r2, r3
 800045e:	607b      	str	r3, [r7, #4]
 8000460:	e00a      	b.n	8000478 <TIM4_IRQHandler+0x6c>
		}
		else
		{
			result = (TIM4_PERIOD - TIM4_IC1_PreviousValue) + dataTemp;
 8000462:	f240 2398 	movw	r3, #664	; 0x298
 8000466:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	683a      	ldr	r2, [r7, #0]
 800046e:	1ad2      	subs	r2, r2, r3
 8000470:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000474:	18d3      	adds	r3, r2, r3
 8000476:	607b      	str	r3, [r7, #4]
		}
		// Check input polarity
		if(GPIO_ReadInputDataBit(GPIOD, GPIO_Pin_12) != 0)
 8000478:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 800047c:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000480:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000484:	f007 fd14 	bl	8007eb0 <GPIO_ReadInputDataBit>
 8000488:	4603      	mov	r3, r0
 800048a:	2b00      	cmp	r3, #0
 800048c:	d006      	beq.n	800049c <TIM4_IRQHandler+0x90>
		{
			// Input is not 0, transition from low to high
			TIM4_IC1_LowWidth = result;
 800048e:	f240 239c 	movw	r3, #668	; 0x29c
 8000492:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000496:	687a      	ldr	r2, [r7, #4]
 8000498:	601a      	str	r2, [r3, #0]
 800049a:	e032      	b.n	8000502 <TIM4_IRQHandler+0xf6>
		}
		else
		{
			// Else transition from high to low
			TIM4_IC1_HighWidth = result;
 800049c:	f240 23a0 	movw	r3, #672	; 0x2a0
 80004a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004a4:	687a      	ldr	r2, [r7, #4]
 80004a6:	601a      	str	r2, [r3, #0]
			PWMIN_1 = (uint16_t)TIM4_IC1_HighWidth;
 80004a8:	f240 23a0 	movw	r3, #672	; 0x2a0
 80004ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004b0:	681b      	ldr	r3, [r3, #0]
 80004b2:	b29a      	uxth	r2, r3
 80004b4:	f240 4360 	movw	r3, #1120	; 0x460
 80004b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004bc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
			if(PWM_PASSTHROUGH)
 80004c0:	f240 6330 	movw	r3, #1584	; 0x630
 80004c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004c8:	781b      	ldrb	r3, [r3, #0]
 80004ca:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80004ce:	b2db      	uxtb	r3, r3
 80004d0:	2b00      	cmp	r3, #0
 80004d2:	d016      	beq.n	8000502 <TIM4_IRQHandler+0xf6>
			{
				TIM_SetCompare1(TIM2, PWMIN_1);
 80004d4:	f240 4360 	movw	r3, #1120	; 0x460
 80004d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004dc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80004e0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80004e4:	4619      	mov	r1, r3
 80004e6:	f009 ff1f 	bl	800a328 <TIM_SetCompare1>
				PWMOUT_1 = PWMIN_1;
 80004ea:	f240 4360 	movw	r3, #1120	; 0x460
 80004ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004f2:	f8b3 205a 	ldrh.w	r2, [r3, #90]	; 0x5a
 80004f6:	f240 4360 	movw	r3, #1120	; 0x460
 80004fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004fe:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
			}
		}
		TIM4_IC1_PreviousValue = dataTemp;
 8000502:	f240 2398 	movw	r3, #664	; 0x298
 8000506:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800050a:	683a      	ldr	r2, [r7, #0]
 800050c:	601a      	str	r2, [r3, #0]
 800050e:	e169      	b.n	80007e4 <TIM4_IRQHandler+0x3d8>
	}

	else if((TIM4->SR & TIM_FLAG_CC2) != (u16)RESET)
 8000510:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000514:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000518:	8a1b      	ldrh	r3, [r3, #16]
 800051a:	b29b      	uxth	r3, r3
 800051c:	f003 0304 	and.w	r3, r3, #4
 8000520:	2b00      	cmp	r3, #0
 8000522:	d06e      	beq.n	8000602 <TIM4_IRQHandler+0x1f6>
	{
		// CC on channel 2
		dataTemp = TIM_GetCapture2(TIM4);
 8000524:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000528:	f2c4 0000 	movt	r0, #16384	; 0x4000
 800052c:	f00a fb2c 	bl	800ab88 <TIM_GetCapture2>
 8000530:	6038      	str	r0, [r7, #0]
		// Calculate time
		// Check value
		if(dataTemp > TIM4_IC2_PreviousValue)
 8000532:	f240 23a4 	movw	r3, #676	; 0x2a4
 8000536:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	683a      	ldr	r2, [r7, #0]
 800053e:	429a      	cmp	r2, r3
 8000540:	d908      	bls.n	8000554 <TIM4_IRQHandler+0x148>
		{
			result = dataTemp - TIM4_IC2_PreviousValue;
 8000542:	f240 23a4 	movw	r3, #676	; 0x2a4
 8000546:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	683a      	ldr	r2, [r7, #0]
 800054e:	1ad3      	subs	r3, r2, r3
 8000550:	607b      	str	r3, [r7, #4]
 8000552:	e00a      	b.n	800056a <TIM4_IRQHandler+0x15e>
		}
		else
		{
			result = (TIM4_PERIOD - TIM4_IC2_PreviousValue) + dataTemp;
 8000554:	f240 23a4 	movw	r3, #676	; 0x2a4
 8000558:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	683a      	ldr	r2, [r7, #0]
 8000560:	1ad2      	subs	r2, r2, r3
 8000562:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000566:	18d3      	adds	r3, r2, r3
 8000568:	607b      	str	r3, [r7, #4]
		}
		// Check input polarity
		if(GPIO_ReadInputDataBit(GPIOD, GPIO_Pin_13) != 0)
 800056a:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 800056e:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000572:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000576:	f007 fc9b 	bl	8007eb0 <GPIO_ReadInputDataBit>
 800057a:	4603      	mov	r3, r0
 800057c:	2b00      	cmp	r3, #0
 800057e:	d006      	beq.n	800058e <TIM4_IRQHandler+0x182>
		{
			// Input is not 0, transition from low to high
			TIM4_IC2_LowWidth = result;
 8000580:	f240 23a8 	movw	r3, #680	; 0x2a8
 8000584:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000588:	687a      	ldr	r2, [r7, #4]
 800058a:	601a      	str	r2, [r3, #0]
 800058c:	e032      	b.n	80005f4 <TIM4_IRQHandler+0x1e8>
		}
		else
		{
			// Else transition from high to low
			TIM4_IC2_HighWidth = result;
 800058e:	f240 23ac 	movw	r3, #684	; 0x2ac
 8000592:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000596:	687a      	ldr	r2, [r7, #4]
 8000598:	601a      	str	r2, [r3, #0]
			PWMIN_2 = (uint16_t)TIM4_IC2_HighWidth;
 800059a:	f240 23ac 	movw	r3, #684	; 0x2ac
 800059e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	b29a      	uxth	r2, r3
 80005a6:	f240 4360 	movw	r3, #1120	; 0x460
 80005aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005ae:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
			if(PWM_PASSTHROUGH)
 80005b2:	f240 6330 	movw	r3, #1584	; 0x630
 80005b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005ba:	781b      	ldrb	r3, [r3, #0]
 80005bc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80005c0:	b2db      	uxtb	r3, r3
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d016      	beq.n	80005f4 <TIM4_IRQHandler+0x1e8>
			{
				TIM_SetCompare2(TIM2, PWMIN_2);
 80005c6:	f240 4360 	movw	r3, #1120	; 0x460
 80005ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005ce:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80005d2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80005d6:	4619      	mov	r1, r3
 80005d8:	f009 feb4 	bl	800a344 <TIM_SetCompare2>
				PWMOUT_2 = PWMIN_2;
 80005dc:	f240 4360 	movw	r3, #1120	; 0x460
 80005e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005e4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80005e8:	f240 4360 	movw	r3, #1120	; 0x460
 80005ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005f0:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e
			}
		}
		TIM4_IC2_PreviousValue = dataTemp;
 80005f4:	f240 23a4 	movw	r3, #676	; 0x2a4
 80005f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005fc:	683a      	ldr	r2, [r7, #0]
 80005fe:	601a      	str	r2, [r3, #0]
 8000600:	e0f0      	b.n	80007e4 <TIM4_IRQHandler+0x3d8>
	}

	else if((TIM4->SR & TIM_FLAG_CC3) != (u16)RESET)
 8000602:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000606:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800060a:	8a1b      	ldrh	r3, [r3, #16]
 800060c:	b29b      	uxth	r3, r3
 800060e:	f003 0308 	and.w	r3, r3, #8
 8000612:	2b00      	cmp	r3, #0
 8000614:	d06e      	beq.n	80006f4 <TIM4_IRQHandler+0x2e8>
	{
		// CC on channel 3
		dataTemp = TIM_GetCapture3(TIM4);
 8000616:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800061a:	f2c4 0000 	movt	r0, #16384	; 0x4000
 800061e:	f00a fabf 	bl	800aba0 <TIM_GetCapture3>
 8000622:	6038      	str	r0, [r7, #0]
		// Calculate time
		// Check value
		if(dataTemp > TIM4_IC3_PreviousValue)
 8000624:	f240 23b0 	movw	r3, #688	; 0x2b0
 8000628:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	683a      	ldr	r2, [r7, #0]
 8000630:	429a      	cmp	r2, r3
 8000632:	d908      	bls.n	8000646 <TIM4_IRQHandler+0x23a>
		{
			result = dataTemp - TIM4_IC3_PreviousValue;
 8000634:	f240 23b0 	movw	r3, #688	; 0x2b0
 8000638:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	683a      	ldr	r2, [r7, #0]
 8000640:	1ad3      	subs	r3, r2, r3
 8000642:	607b      	str	r3, [r7, #4]
 8000644:	e00a      	b.n	800065c <TIM4_IRQHandler+0x250>
		}
		else
		{
			result = (TIM4_PERIOD - TIM4_IC3_PreviousValue) + dataTemp;
 8000646:	f240 23b0 	movw	r3, #688	; 0x2b0
 800064a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	683a      	ldr	r2, [r7, #0]
 8000652:	1ad2      	subs	r2, r2, r3
 8000654:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000658:	18d3      	adds	r3, r2, r3
 800065a:	607b      	str	r3, [r7, #4]
		}
		// Check input polarity
		if(GPIO_ReadInputDataBit(GPIOD, GPIO_Pin_14) != 0)
 800065c:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8000660:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000664:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000668:	f007 fc22 	bl	8007eb0 <GPIO_ReadInputDataBit>
 800066c:	4603      	mov	r3, r0
 800066e:	2b00      	cmp	r3, #0
 8000670:	d006      	beq.n	8000680 <TIM4_IRQHandler+0x274>
		{
			// Input is not 0, transition from low to high
			TIM4_IC3_LowWidth = result;
 8000672:	f240 23b4 	movw	r3, #692	; 0x2b4
 8000676:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800067a:	687a      	ldr	r2, [r7, #4]
 800067c:	601a      	str	r2, [r3, #0]
 800067e:	e032      	b.n	80006e6 <TIM4_IRQHandler+0x2da>
		}
		else
		{
			// Else transition from high to low
			TIM4_IC3_HighWidth = result;
 8000680:	f240 23b8 	movw	r3, #696	; 0x2b8
 8000684:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000688:	687a      	ldr	r2, [r7, #4]
 800068a:	601a      	str	r2, [r3, #0]
			PWMIN_4 = (uint16_t)TIM4_IC3_HighWidth;
 800068c:	f240 23b8 	movw	r3, #696	; 0x2b8
 8000690:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	b29a      	uxth	r2, r3
 8000698:	f240 4360 	movw	r3, #1120	; 0x460
 800069c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006a0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
			if(PWM_PASSTHROUGH)
 80006a4:	f240 6330 	movw	r3, #1584	; 0x630
 80006a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006ac:	781b      	ldrb	r3, [r3, #0]
 80006ae:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80006b2:	b2db      	uxtb	r3, r3
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d016      	beq.n	80006e6 <TIM4_IRQHandler+0x2da>
			{
				TIM_SetCompare4(TIM2, PWMIN_4);
 80006b8:	f240 4360 	movw	r3, #1120	; 0x460
 80006bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006c0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80006c4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80006c8:	4619      	mov	r1, r3
 80006ca:	f009 fe57 	bl	800a37c <TIM_SetCompare4>
				PWMOUT_4 = PWMIN_4;
 80006ce:	f240 4360 	movw	r3, #1120	; 0x460
 80006d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006d6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80006da:	f240 4360 	movw	r3, #1120	; 0x460
 80006de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006e2:	f8a3 2072 	strh.w	r2, [r3, #114]	; 0x72
			}
		}
		TIM4_IC3_PreviousValue = dataTemp;
 80006e6:	f240 23b0 	movw	r3, #688	; 0x2b0
 80006ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006ee:	683a      	ldr	r2, [r7, #0]
 80006f0:	601a      	str	r2, [r3, #0]
 80006f2:	e077      	b.n	80007e4 <TIM4_IRQHandler+0x3d8>
	}

	else if((TIM4->SR & TIM_FLAG_CC4) != (u16)RESET)
 80006f4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80006f8:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80006fc:	8a1b      	ldrh	r3, [r3, #16]
 80006fe:	b29b      	uxth	r3, r3
 8000700:	f003 0310 	and.w	r3, r3, #16
 8000704:	2b00      	cmp	r3, #0
 8000706:	d06d      	beq.n	80007e4 <TIM4_IRQHandler+0x3d8>
	{
		// CC on channel 4
		dataTemp = TIM_GetCapture4(TIM4);
 8000708:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800070c:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000710:	f00a fa52 	bl	800abb8 <TIM_GetCapture4>
 8000714:	6038      	str	r0, [r7, #0]
		// Calculate time
		// Check value
		if(dataTemp > TIM4_IC4_PreviousValue)
 8000716:	f240 23bc 	movw	r3, #700	; 0x2bc
 800071a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	683a      	ldr	r2, [r7, #0]
 8000722:	429a      	cmp	r2, r3
 8000724:	d908      	bls.n	8000738 <TIM4_IRQHandler+0x32c>
		{
			result = dataTemp - TIM4_IC4_PreviousValue;
 8000726:	f240 23bc 	movw	r3, #700	; 0x2bc
 800072a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	683a      	ldr	r2, [r7, #0]
 8000732:	1ad3      	subs	r3, r2, r3
 8000734:	607b      	str	r3, [r7, #4]
 8000736:	e00a      	b.n	800074e <TIM4_IRQHandler+0x342>
		}
		else
		{
			result = (TIM4_PERIOD - TIM4_IC4_PreviousValue) + dataTemp;
 8000738:	f240 23bc 	movw	r3, #700	; 0x2bc
 800073c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	683a      	ldr	r2, [r7, #0]
 8000744:	1ad2      	subs	r2, r2, r3
 8000746:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800074a:	18d3      	adds	r3, r2, r3
 800074c:	607b      	str	r3, [r7, #4]
		}
		// Check input polarity
		if(GPIO_ReadInputDataBit(GPIOD, GPIO_Pin_15) != 0)
 800074e:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8000752:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000756:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800075a:	f007 fba9 	bl	8007eb0 <GPIO_ReadInputDataBit>
 800075e:	4603      	mov	r3, r0
 8000760:	2b00      	cmp	r3, #0
 8000762:	d006      	beq.n	8000772 <TIM4_IRQHandler+0x366>
		{
			// Input is not 0, transition from low to high
			TIM4_IC4_LowWidth = result;
 8000764:	f240 23c0 	movw	r3, #704	; 0x2c0
 8000768:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800076c:	687a      	ldr	r2, [r7, #4]
 800076e:	601a      	str	r2, [r3, #0]
 8000770:	e032      	b.n	80007d8 <TIM4_IRQHandler+0x3cc>
		}
		else
		{
			// Else transition from high to low
			TIM4_IC4_HighWidth = result;
 8000772:	f240 23c4 	movw	r3, #708	; 0x2c4
 8000776:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800077a:	687a      	ldr	r2, [r7, #4]
 800077c:	601a      	str	r2, [r3, #0]
			PWMIN_3 = (uint16_t)TIM4_IC4_HighWidth;
 800077e:	f240 23c4 	movw	r3, #708	; 0x2c4
 8000782:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	b29a      	uxth	r2, r3
 800078a:	f240 4360 	movw	r3, #1120	; 0x460
 800078e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000792:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
			if(PWM_PASSTHROUGH)
 8000796:	f240 6330 	movw	r3, #1584	; 0x630
 800079a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80007a4:	b2db      	uxtb	r3, r3
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d016      	beq.n	80007d8 <TIM4_IRQHandler+0x3cc>
			{
				TIM_SetCompare3(TIM2, PWMIN_3);
 80007aa:	f240 4360 	movw	r3, #1120	; 0x460
 80007ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007b2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80007b6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80007ba:	4619      	mov	r1, r3
 80007bc:	f009 fdd0 	bl	800a360 <TIM_SetCompare3>
				PWMOUT_3 = PWMIN_3;
 80007c0:	f240 4360 	movw	r3, #1120	; 0x460
 80007c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007c8:	f8b3 205e 	ldrh.w	r2, [r3, #94]	; 0x5e
 80007cc:	f240 4360 	movw	r3, #1120	; 0x460
 80007d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007d4:	f8a3 2070 	strh.w	r2, [r3, #112]	; 0x70
			}
		}
		TIM4_IC4_PreviousValue = dataTemp;
 80007d8:	f240 23bc 	movw	r3, #700	; 0x2bc
 80007dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007e0:	683a      	ldr	r2, [r7, #0]
 80007e2:	601a      	str	r2, [r3, #0]
	}
}
 80007e4:	f107 0708 	add.w	r7, r7, #8
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bd80      	pop	{r7, pc}

080007ec <TIM8_CC_IRQHandler>:

void TIM8_CC_IRQHandler(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b082      	sub	sp, #8
 80007f0:	af00      	add	r7, sp, #0
	uint32_t dataTemp = 0;
 80007f2:	f04f 0300 	mov.w	r3, #0
 80007f6:	603b      	str	r3, [r7, #0]
	uint32_t result = 0;
 80007f8:	f04f 0300 	mov.w	r3, #0
 80007fc:	607b      	str	r3, [r7, #4]
	if((TIM8->SR & TIM_FLAG_CC1) != (u16)RESET)
 80007fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000802:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000806:	8a1b      	ldrh	r3, [r3, #16]
 8000808:	b29b      	uxth	r3, r3
 800080a:	f003 0302 	and.w	r3, r3, #2
 800080e:	2b00      	cmp	r3, #0
 8000810:	d070      	beq.n	80008f4 <TIM8_CC_IRQHandler+0x108>
	{
		// CC on channel 1
		dataTemp = TIM_GetCapture1(TIM8);
 8000812:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000816:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800081a:	f00a f9a9 	bl	800ab70 <TIM_GetCapture1>
 800081e:	6038      	str	r0, [r7, #0]
		// Calculate time
		// Check value
		if(dataTemp > TIM8_IC1_PreviousValue)
 8000820:	f240 23c8 	movw	r3, #712	; 0x2c8
 8000824:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	683a      	ldr	r2, [r7, #0]
 800082c:	429a      	cmp	r2, r3
 800082e:	d908      	bls.n	8000842 <TIM8_CC_IRQHandler+0x56>
		{
			result = dataTemp - TIM8_IC1_PreviousValue;
 8000830:	f240 23c8 	movw	r3, #712	; 0x2c8
 8000834:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	683a      	ldr	r2, [r7, #0]
 800083c:	1ad3      	subs	r3, r2, r3
 800083e:	607b      	str	r3, [r7, #4]
 8000840:	e00a      	b.n	8000858 <TIM8_CC_IRQHandler+0x6c>
		}
		else
		{
			result = (TIM8_PERIOD - TIM8_IC1_PreviousValue) + dataTemp;
 8000842:	f240 23c8 	movw	r3, #712	; 0x2c8
 8000846:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	683a      	ldr	r2, [r7, #0]
 800084e:	1ad2      	subs	r2, r2, r3
 8000850:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000854:	18d3      	adds	r3, r2, r3
 8000856:	607b      	str	r3, [r7, #4]
		}
		// Check input polarity
		if(GPIO_ReadInputDataBit(GPIOC, GPIO_Pin_6) != 0)
 8000858:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800085c:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000860:	f04f 0140 	mov.w	r1, #64	; 0x40
 8000864:	f007 fb24 	bl	8007eb0 <GPIO_ReadInputDataBit>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d006      	beq.n	800087c <TIM8_CC_IRQHandler+0x90>
		{
			// Input is not 0, transition from low to high
			TIM8_IC1_LowWidth = result;
 800086e:	f240 23cc 	movw	r3, #716	; 0x2cc
 8000872:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000876:	687a      	ldr	r2, [r7, #4]
 8000878:	601a      	str	r2, [r3, #0]
 800087a:	e034      	b.n	80008e6 <TIM8_CC_IRQHandler+0xfa>
		}
		else
		{
			// Else transition from high to low
			TIM8_IC1_HighWidth = result;
 800087c:	f240 23d0 	movw	r3, #720	; 0x2d0
 8000880:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000884:	687a      	ldr	r2, [r7, #4]
 8000886:	601a      	str	r2, [r3, #0]
			PWMIN_5 = (uint16_t)TIM8_IC1_HighWidth;
 8000888:	f240 23d0 	movw	r3, #720	; 0x2d0
 800088c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	b29a      	uxth	r2, r3
 8000894:	f240 4360 	movw	r3, #1120	; 0x460
 8000898:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800089c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
			if(PWM_PASSTHROUGH)
 80008a0:	f240 6330 	movw	r3, #1584	; 0x630
 80008a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008a8:	781b      	ldrb	r3, [r3, #0]
 80008aa:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80008ae:	b2db      	uxtb	r3, r3
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d018      	beq.n	80008e6 <TIM8_CC_IRQHandler+0xfa>
			{
				TIM_SetCompare1(TIM3, PWMIN_5);
 80008b4:	f240 4360 	movw	r3, #1120	; 0x460
 80008b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008bc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80008c0:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80008c4:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80008c8:	4619      	mov	r1, r3
 80008ca:	f009 fd2d 	bl	800a328 <TIM_SetCompare1>
				PWMOUT_5 = PWMIN_5;
 80008ce:	f240 4360 	movw	r3, #1120	; 0x460
 80008d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008d6:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 80008da:	f240 4360 	movw	r3, #1120	; 0x460
 80008de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008e2:	f8a3 2074 	strh.w	r2, [r3, #116]	; 0x74
			}
		}
		TIM8_IC1_PreviousValue = dataTemp;
 80008e6:	f240 23c8 	movw	r3, #712	; 0x2c8
 80008ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008ee:	683a      	ldr	r2, [r7, #0]
 80008f0:	601a      	str	r2, [r3, #0]
 80008f2:	e16f      	b.n	8000bd4 <TIM8_CC_IRQHandler+0x3e8>
	}
	else if((TIM8->SR & TIM_FLAG_CC2) != (u16)RESET)
 80008f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008f8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80008fc:	8a1b      	ldrh	r3, [r3, #16]
 80008fe:	b29b      	uxth	r3, r3
 8000900:	f003 0304 	and.w	r3, r3, #4
 8000904:	2b00      	cmp	r3, #0
 8000906:	d070      	beq.n	80009ea <TIM8_CC_IRQHandler+0x1fe>
	{
		// CC on channel 2
		dataTemp = TIM_GetCapture2(TIM8);
 8000908:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800090c:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000910:	f00a f93a 	bl	800ab88 <TIM_GetCapture2>
 8000914:	6038      	str	r0, [r7, #0]
		// Calculate time
		// Check value
		if(dataTemp > TIM8_IC2_PreviousValue)
 8000916:	f240 23d4 	movw	r3, #724	; 0x2d4
 800091a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	683a      	ldr	r2, [r7, #0]
 8000922:	429a      	cmp	r2, r3
 8000924:	d908      	bls.n	8000938 <TIM8_CC_IRQHandler+0x14c>
		{
			result = dataTemp - TIM8_IC2_PreviousValue;
 8000926:	f240 23d4 	movw	r3, #724	; 0x2d4
 800092a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	683a      	ldr	r2, [r7, #0]
 8000932:	1ad3      	subs	r3, r2, r3
 8000934:	607b      	str	r3, [r7, #4]
 8000936:	e00a      	b.n	800094e <TIM8_CC_IRQHandler+0x162>
		}
		else
		{
			result = (TIM8_PERIOD - TIM8_IC2_PreviousValue) + dataTemp;
 8000938:	f240 23d4 	movw	r3, #724	; 0x2d4
 800093c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	683a      	ldr	r2, [r7, #0]
 8000944:	1ad2      	subs	r2, r2, r3
 8000946:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800094a:	18d3      	adds	r3, r2, r3
 800094c:	607b      	str	r3, [r7, #4]
		}
		// Check input polarity
		if(GPIO_ReadInputDataBit(GPIOC, GPIO_Pin_7) != 0)
 800094e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000952:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000956:	f04f 0180 	mov.w	r1, #128	; 0x80
 800095a:	f007 faa9 	bl	8007eb0 <GPIO_ReadInputDataBit>
 800095e:	4603      	mov	r3, r0
 8000960:	2b00      	cmp	r3, #0
 8000962:	d006      	beq.n	8000972 <TIM8_CC_IRQHandler+0x186>
		{
			// Input is not 0, transition from low to high
			TIM8_IC2_LowWidth = result;
 8000964:	f240 23d8 	movw	r3, #728	; 0x2d8
 8000968:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800096c:	687a      	ldr	r2, [r7, #4]
 800096e:	601a      	str	r2, [r3, #0]
 8000970:	e034      	b.n	80009dc <TIM8_CC_IRQHandler+0x1f0>
		}
		else
		{
			// Else transition from high to low
			TIM8_IC2_HighWidth = result;
 8000972:	f240 23dc 	movw	r3, #732	; 0x2dc
 8000976:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800097a:	687a      	ldr	r2, [r7, #4]
 800097c:	601a      	str	r2, [r3, #0]
			PWMIN_6 = (uint16_t)TIM8_IC2_HighWidth;
 800097e:	f240 23dc 	movw	r3, #732	; 0x2dc
 8000982:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	b29a      	uxth	r2, r3
 800098a:	f240 4360 	movw	r3, #1120	; 0x460
 800098e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000992:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
			if(PWM_PASSTHROUGH)
 8000996:	f240 6330 	movw	r3, #1584	; 0x630
 800099a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800099e:	781b      	ldrb	r3, [r3, #0]
 80009a0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80009a4:	b2db      	uxtb	r3, r3
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d018      	beq.n	80009dc <TIM8_CC_IRQHandler+0x1f0>
			{
				TIM_SetCompare2(TIM3, PWMIN_6);
 80009aa:	f240 4360 	movw	r3, #1120	; 0x460
 80009ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80009b2:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 80009b6:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80009ba:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80009be:	4619      	mov	r1, r3
 80009c0:	f009 fcc0 	bl	800a344 <TIM_SetCompare2>
				PWMOUT_6 = PWMIN_6;
 80009c4:	f240 4360 	movw	r3, #1120	; 0x460
 80009c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80009cc:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 80009d0:	f240 4360 	movw	r3, #1120	; 0x460
 80009d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80009d8:	f8a3 2076 	strh.w	r2, [r3, #118]	; 0x76
			}
		}
		TIM8_IC2_PreviousValue = dataTemp;
 80009dc:	f240 23d4 	movw	r3, #724	; 0x2d4
 80009e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80009e4:	683a      	ldr	r2, [r7, #0]
 80009e6:	601a      	str	r2, [r3, #0]
 80009e8:	e0f4      	b.n	8000bd4 <TIM8_CC_IRQHandler+0x3e8>
	}

	else if((TIM8->SR & TIM_FLAG_CC3) != (u16)RESET)
 80009ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80009ee:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80009f2:	8a1b      	ldrh	r3, [r3, #16]
 80009f4:	b29b      	uxth	r3, r3
 80009f6:	f003 0308 	and.w	r3, r3, #8
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d070      	beq.n	8000ae0 <TIM8_CC_IRQHandler+0x2f4>
	{
		// CC on channel 3
		dataTemp = TIM_GetCapture3(TIM8);
 80009fe:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000a02:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000a06:	f00a f8cb 	bl	800aba0 <TIM_GetCapture3>
 8000a0a:	6038      	str	r0, [r7, #0]
		// Calculate time
		// Check value
		if(dataTemp > TIM8_IC3_PreviousValue)
 8000a0c:	f240 23e0 	movw	r3, #736	; 0x2e0
 8000a10:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	683a      	ldr	r2, [r7, #0]
 8000a18:	429a      	cmp	r2, r3
 8000a1a:	d908      	bls.n	8000a2e <TIM8_CC_IRQHandler+0x242>
		{
			result = dataTemp - TIM8_IC3_PreviousValue;
 8000a1c:	f240 23e0 	movw	r3, #736	; 0x2e0
 8000a20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	683a      	ldr	r2, [r7, #0]
 8000a28:	1ad3      	subs	r3, r2, r3
 8000a2a:	607b      	str	r3, [r7, #4]
 8000a2c:	e00a      	b.n	8000a44 <TIM8_CC_IRQHandler+0x258>
		}
		else
		{
			result = (TIM8_PERIOD - TIM8_IC3_PreviousValue) + dataTemp;
 8000a2e:	f240 23e0 	movw	r3, #736	; 0x2e0
 8000a32:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	683a      	ldr	r2, [r7, #0]
 8000a3a:	1ad2      	subs	r2, r2, r3
 8000a3c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000a40:	18d3      	adds	r3, r2, r3
 8000a42:	607b      	str	r3, [r7, #4]
		}
		// Check input polarity
		if(GPIO_ReadInputDataBit(GPIOC, GPIO_Pin_8) != 0)
 8000a44:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000a48:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000a4c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a50:	f007 fa2e 	bl	8007eb0 <GPIO_ReadInputDataBit>
 8000a54:	4603      	mov	r3, r0
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d006      	beq.n	8000a68 <TIM8_CC_IRQHandler+0x27c>
		{
			// Input is not 0, transition from low to high
			TIM8_IC3_LowWidth = result;
 8000a5a:	f240 23e4 	movw	r3, #740	; 0x2e4
 8000a5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a62:	687a      	ldr	r2, [r7, #4]
 8000a64:	601a      	str	r2, [r3, #0]
 8000a66:	e034      	b.n	8000ad2 <TIM8_CC_IRQHandler+0x2e6>
		}
		else
		{
			// Else transition from high to low
			TIM8_IC3_HighWidth = result;
 8000a68:	f240 23e8 	movw	r3, #744	; 0x2e8
 8000a6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a70:	687a      	ldr	r2, [r7, #4]
 8000a72:	601a      	str	r2, [r3, #0]
			PWMIN_7 = (uint16_t)TIM8_IC3_HighWidth;
 8000a74:	f240 23e8 	movw	r3, #744	; 0x2e8
 8000a78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	b29a      	uxth	r2, r3
 8000a80:	f240 4360 	movw	r3, #1120	; 0x460
 8000a84:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a88:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
			if(PWM_PASSTHROUGH)
 8000a8c:	f240 6330 	movw	r3, #1584	; 0x630
 8000a90:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a94:	781b      	ldrb	r3, [r3, #0]
 8000a96:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000a9a:	b2db      	uxtb	r3, r3
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d018      	beq.n	8000ad2 <TIM8_CC_IRQHandler+0x2e6>
			{
				TIM_SetCompare3(TIM3, PWMIN_7);
 8000aa0:	f240 4360 	movw	r3, #1120	; 0x460
 8000aa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000aa8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8000aac:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000ab0:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	f009 fc53 	bl	800a360 <TIM_SetCompare3>
				PWMOUT_7 = PWMIN_7;
 8000aba:	f240 4360 	movw	r3, #1120	; 0x460
 8000abe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ac2:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 8000ac6:	f240 4360 	movw	r3, #1120	; 0x460
 8000aca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ace:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78
			}
		}
		TIM8_IC3_PreviousValue = dataTemp;
 8000ad2:	f240 23e0 	movw	r3, #736	; 0x2e0
 8000ad6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ada:	683a      	ldr	r2, [r7, #0]
 8000adc:	601a      	str	r2, [r3, #0]
 8000ade:	e079      	b.n	8000bd4 <TIM8_CC_IRQHandler+0x3e8>
	}

	else if((TIM8->SR & TIM_FLAG_CC4) != (u16)RESET)
 8000ae0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ae4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000ae8:	8a1b      	ldrh	r3, [r3, #16]
 8000aea:	b29b      	uxth	r3, r3
 8000aec:	f003 0310 	and.w	r3, r3, #16
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d06f      	beq.n	8000bd4 <TIM8_CC_IRQHandler+0x3e8>
	{
		// CC on channel 4
		dataTemp = TIM_GetCapture4(TIM8);
 8000af4:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000af8:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000afc:	f00a f85c 	bl	800abb8 <TIM_GetCapture4>
 8000b00:	6038      	str	r0, [r7, #0]
		// Calculate time
		// Check value
		if(dataTemp > TIM8_IC4_PreviousValue)
 8000b02:	f240 23ec 	movw	r3, #748	; 0x2ec
 8000b06:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	683a      	ldr	r2, [r7, #0]
 8000b0e:	429a      	cmp	r2, r3
 8000b10:	d908      	bls.n	8000b24 <TIM8_CC_IRQHandler+0x338>
		{
			result = dataTemp - TIM8_IC4_PreviousValue;
 8000b12:	f240 23ec 	movw	r3, #748	; 0x2ec
 8000b16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	683a      	ldr	r2, [r7, #0]
 8000b1e:	1ad3      	subs	r3, r2, r3
 8000b20:	607b      	str	r3, [r7, #4]
 8000b22:	e00a      	b.n	8000b3a <TIM8_CC_IRQHandler+0x34e>
		}
		else
		{
			result = (TIM8_PERIOD - TIM8_IC4_PreviousValue) + dataTemp;
 8000b24:	f240 23ec 	movw	r3, #748	; 0x2ec
 8000b28:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	683a      	ldr	r2, [r7, #0]
 8000b30:	1ad2      	subs	r2, r2, r3
 8000b32:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000b36:	18d3      	adds	r3, r2, r3
 8000b38:	607b      	str	r3, [r7, #4]
		}
		// Check input polarity
		if(GPIO_ReadInputDataBit(GPIOC, GPIO_Pin_9) != 0)
 8000b3a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000b3e:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000b42:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b46:	f007 f9b3 	bl	8007eb0 <GPIO_ReadInputDataBit>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d006      	beq.n	8000b5e <TIM8_CC_IRQHandler+0x372>
		{
			// Input is not 0, transition from low to high
			TIM8_IC4_LowWidth = result;
 8000b50:	f240 23f0 	movw	r3, #752	; 0x2f0
 8000b54:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b58:	687a      	ldr	r2, [r7, #4]
 8000b5a:	601a      	str	r2, [r3, #0]
 8000b5c:	e034      	b.n	8000bc8 <TIM8_CC_IRQHandler+0x3dc>
		}
		else
		{
			// Else transition from high to low
			TIM8_IC4_HighWidth = result;
 8000b5e:	f240 23f4 	movw	r3, #756	; 0x2f4
 8000b62:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b66:	687a      	ldr	r2, [r7, #4]
 8000b68:	601a      	str	r2, [r3, #0]
			PWMIN_8 = (uint16_t)TIM8_IC4_HighWidth;
 8000b6a:	f240 23f4 	movw	r3, #756	; 0x2f4
 8000b6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	b29a      	uxth	r2, r3
 8000b76:	f240 4360 	movw	r3, #1120	; 0x460
 8000b7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b7e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
			if(PWM_PASSTHROUGH)
 8000b82:	f240 6330 	movw	r3, #1584	; 0x630
 8000b86:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000b90:	b2db      	uxtb	r3, r3
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d018      	beq.n	8000bc8 <TIM8_CC_IRQHandler+0x3dc>
			{
				TIM_SetCompare4(TIM3, PWMIN_8);
 8000b96:	f240 4360 	movw	r3, #1120	; 0x460
 8000b9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b9e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8000ba2:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000ba6:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000baa:	4619      	mov	r1, r3
 8000bac:	f009 fbe6 	bl	800a37c <TIM_SetCompare4>
				PWMOUT_8 = PWMIN_8;
 8000bb0:	f240 4360 	movw	r3, #1120	; 0x460
 8000bb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000bb8:	f8b3 2068 	ldrh.w	r2, [r3, #104]	; 0x68
 8000bbc:	f240 4360 	movw	r3, #1120	; 0x460
 8000bc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000bc4:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
			}
		}
		TIM8_IC4_PreviousValue = dataTemp;
 8000bc8:	f240 23ec 	movw	r3, #748	; 0x2ec
 8000bcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000bd0:	683a      	ldr	r2, [r7, #0]
 8000bd2:	601a      	str	r2, [r3, #0]
	}
}
 8000bd4:	f107 0708 	add.w	r7, r7, #8
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd80      	pop	{r7, pc}

08000bdc <TIM8_TRG_COM_TIM14_IRQHandler>:
  * @param  None
  * @retval None
  * @services TIM14
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
	//Check trigger event
	if((TIM14->SR & TIM_FLAG_Update) != (u16)RESET)
 8000be0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000be4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000be8:	8a1b      	ldrh	r3, [r3, #16]
 8000bea:	b29b      	uxth	r3, r3
 8000bec:	f003 0301 	and.w	r3, r3, #1
 8000bf0:	b2db      	uxtb	r3, r3
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	f000 80bc 	beq.w	8000d70 <TIM8_TRG_COM_TIM14_IRQHandler+0x194>
	{
		TIM_ClearFlag(TIM14, TIM_FLAG_Update);
 8000bf8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000bfc:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000c00:	f04f 0101 	mov.w	r1, #1
 8000c04:	f00a f960 	bl	800aec8 <TIM_ClearFlag>

		if(ADC_ENABLED)
 8000c08:	f240 6330 	movw	r3, #1584	; 0x630
 8000c0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c10:	785b      	ldrb	r3, [r3, #1]
 8000c12:	f003 0308 	and.w	r3, r3, #8
 8000c16:	b2db      	uxtb	r3, r3
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d02b      	beq.n	8000c74 <TIM8_TRG_COM_TIM14_IRQHandler+0x98>
		{
			ADC_TriggerTimer++;
 8000c1c:	f240 23f8 	movw	r3, #760	; 0x2f8
 8000c20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	f103 0201 	add.w	r2, r3, #1
 8000c2a:	f240 23f8 	movw	r3, #760	; 0x2f8
 8000c2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c32:	601a      	str	r2, [r3, #0]
			if(ADC_TriggerTimer > 100)
 8000c34:	f240 23f8 	movw	r3, #760	; 0x2f8
 8000c38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	2b64      	cmp	r3, #100	; 0x64
 8000c40:	d918      	bls.n	8000c74 <TIM8_TRG_COM_TIM14_IRQHandler+0x98>
			{
				ADC_TriggerTimer = 0;
 8000c42:	f240 23f8 	movw	r3, #760	; 0x2f8
 8000c46:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c4a:	f04f 0200 	mov.w	r2, #0
 8000c4e:	601a      	str	r2, [r3, #0]
	        	ADC_SoftwareStartConv(ADC1);
 8000c50:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000c54:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000c58:	f006 f822 	bl	8006ca0 <ADC_SoftwareStartConv>
	        	ADC_SoftwareStartConv(ADC2);
 8000c5c:	f44f 5004 	mov.w	r0, #8448	; 0x2100
 8000c60:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000c64:	f006 f81c 	bl	8006ca0 <ADC_SoftwareStartConv>
	        	ADC_SoftwareStartConv(ADC3);
 8000c68:	f44f 5008 	mov.w	r0, #8704	; 0x2200
 8000c6c:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000c70:	f006 f816 	bl	8006ca0 <ADC_SoftwareStartConv>
			}
		}

		if(EXTSENS_INIT_DONE)
 8000c74:	f240 6330 	movw	r3, #1584	; 0x630
 8000c78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c7c:	785b      	ldrb	r3, [r3, #1]
 8000c7e:	f003 0301 	and.w	r3, r3, #1
 8000c82:	b2db      	uxtb	r3, r3
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d067      	beq.n	8000d58 <TIM8_TRG_COM_TIM14_IRQHandler+0x17c>
		{
			// Check power sensor
			PS_PollTimer++;
 8000c88:	f240 2364 	movw	r3, #612	; 0x264
 8000c8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	f103 0201 	add.w	r2, r3, #1
 8000c96:	f240 2364 	movw	r3, #612	; 0x264
 8000c9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c9e:	601a      	str	r2, [r3, #0]
			if(PS_PollTimer > PS_POLLTIME)
 8000ca0:	f240 2364 	movw	r3, #612	; 0x264
 8000ca4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000cae:	dd12      	ble.n	8000cd6 <TIM8_TRG_COM_TIM14_IRQHandler+0xfa>
			{
				PS_PollTimer = 0;
 8000cb0:	f240 2364 	movw	r3, #612	; 0x264
 8000cb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cb8:	f04f 0200 	mov.w	r2, #0
 8000cbc:	601a      	str	r2, [r3, #0]
				if(!PSBUSY)
 8000cbe:	f240 6330 	movw	r3, #1584	; 0x630
 8000cc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cc6:	781b      	ldrb	r3, [r3, #0]
 8000cc8:	f003 0302 	and.w	r3, r3, #2
 8000ccc:	b2db      	uxtb	r3, r3
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d101      	bne.n	8000cd6 <TIM8_TRG_COM_TIM14_IRQHandler+0xfa>
				{
					PSRequestData();
 8000cd2:	f003 ff65 	bl	8004ba0 <PSRequestData>
				}
			}
			// Check I2C sensors
			I2C2_PollTimer++;
 8000cd6:	f240 237c 	movw	r3, #636	; 0x27c
 8000cda:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	f103 0201 	add.w	r2, r3, #1
 8000ce4:	f240 237c 	movw	r3, #636	; 0x27c
 8000ce8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cec:	601a      	str	r2, [r3, #0]
			if(I2C2_PollTimer > I2C2_POLLTIME)
 8000cee:	f240 237c 	movw	r3, #636	; 0x27c
 8000cf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	2b64      	cmp	r3, #100	; 0x64
 8000cfa:	dd2d      	ble.n	8000d58 <TIM8_TRG_COM_TIM14_IRQHandler+0x17c>
			{
				I2C2_PollTimer = I2C2_POLLTIME;
 8000cfc:	f240 237c 	movw	r3, #636	; 0x27c
 8000d00:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d04:	f04f 0264 	mov.w	r2, #100	; 0x64
 8000d08:	601a      	str	r2, [r3, #0]
				if(!I2C2_WAITINGDATA && I2C2_INITDONE)
 8000d0a:	f240 6330 	movw	r3, #1584	; 0x630
 8000d0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d12:	781b      	ldrb	r3, [r3, #0]
 8000d14:	f003 0308 	and.w	r3, r3, #8
 8000d18:	b2db      	uxtb	r3, r3
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d11c      	bne.n	8000d58 <TIM8_TRG_COM_TIM14_IRQHandler+0x17c>
 8000d1e:	f240 6330 	movw	r3, #1584	; 0x630
 8000d22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	f003 0310 	and.w	r3, r3, #16
 8000d2c:	b2db      	uxtb	r3, r3
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d012      	beq.n	8000d58 <TIM8_TRG_COM_TIM14_IRQHandler+0x17c>
				{
					I2C2_PollTimer = 0;
 8000d32:	f240 237c 	movw	r3, #636	; 0x27c
 8000d36:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d3a:	f04f 0200 	mov.w	r2, #0
 8000d3e:	601a      	str	r2, [r3, #0]
					masterReceive_beginDMA(MPU6000_ADDRESS, 59, I2C2_DMABufRX, 22);
 8000d40:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8000d44:	f04f 013b 	mov.w	r1, #59	; 0x3b
 8000d48:	f240 529c 	movw	r2, #1436	; 0x59c
 8000d4c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000d50:	f04f 0316 	mov.w	r3, #22
 8000d54:	f004 fee2 	bl	8005b1c <masterReceive_beginDMA>
				}
			}
		}
		// Toggle LED
		LED_RUN_TOGGLE;
 8000d58:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8000d5c:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000d60:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d64:	f007 f93e 	bl	8007fe4 <GPIO_ToggleBits>
		// Call MODBUS timer function
		MODBUS_Timer();
 8000d68:	f003 fa3e 	bl	80041e8 <MODBUS_Timer>
		// Call PS timer
		PS_Timer();
 8000d6c:	f003 fe8e 	bl	8004a8c <PS_Timer>
	}
}
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop

08000d74 <TIM1_CC_IRQHandler>:
  * @brief  This function handles TIM1 capture compare interrupt request.
  * @param  None
  * @retval None
  */
void TIM1_CC_IRQHandler(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	af00      	add	r7, sp, #0
	//check what triggered event
	if((TIM1->SR & TIM_FLAG_CC1) != (u16)RESET)
 8000d78:	f04f 0300 	mov.w	r3, #0
 8000d7c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000d80:	8a1b      	ldrh	r3, [r3, #16]
 8000d82:	b29b      	uxth	r3, r3
 8000d84:	f003 0302 	and.w	r3, r3, #2
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d00c      	beq.n	8000da6 <TIM1_CC_IRQHandler+0x32>
	{
		//read IC1 value
		TIM1CaptureValue1 = TIM_GetCapture1(TIM1);
 8000d8c:	f04f 0000 	mov.w	r0, #0
 8000d90:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000d94:	f009 feec 	bl	800ab70 <TIM_GetCapture1>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	461a      	mov	r2, r3
 8000d9c:	f240 2388 	movw	r3, #648	; 0x288
 8000da0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000da4:	601a      	str	r2, [r3, #0]
	}
	if((TIM1->SR & TIM_FLAG_CC2) != (u16)RESET)
 8000da6:	f04f 0300 	mov.w	r3, #0
 8000daa:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000dae:	8a1b      	ldrh	r3, [r3, #16]
 8000db0:	b29b      	uxth	r3, r3
 8000db2:	f003 0304 	and.w	r3, r3, #4
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d00c      	beq.n	8000dd4 <TIM1_CC_IRQHandler+0x60>
	{
		//read IC2 value
		TIM1CaptureValue2 = TIM_GetCapture2(TIM1);
 8000dba:	f04f 0000 	mov.w	r0, #0
 8000dbe:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000dc2:	f009 fee1 	bl	800ab88 <TIM_GetCapture2>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	461a      	mov	r2, r3
 8000dca:	f240 238c 	movw	r3, #652	; 0x28c
 8000dce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000dd2:	601a      	str	r2, [r3, #0]
	}
	if((TIM1->SR & TIM_FLAG_CC3) != (u16)RESET)
 8000dd4:	f04f 0300 	mov.w	r3, #0
 8000dd8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000ddc:	8a1b      	ldrh	r3, [r3, #16]
 8000dde:	b29b      	uxth	r3, r3
 8000de0:	f003 0308 	and.w	r3, r3, #8
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d00c      	beq.n	8000e02 <TIM1_CC_IRQHandler+0x8e>
	{
		//read IC3 value
		TIM1CaptureValue3 = TIM_GetCapture3(TIM1);
 8000de8:	f04f 0000 	mov.w	r0, #0
 8000dec:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000df0:	f009 fed6 	bl	800aba0 <TIM_GetCapture3>
 8000df4:	4603      	mov	r3, r0
 8000df6:	461a      	mov	r2, r3
 8000df8:	f240 2390 	movw	r3, #656	; 0x290
 8000dfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e00:	601a      	str	r2, [r3, #0]
	}
	if((TIM1->SR & TIM_FLAG_CC4) != (u16)RESET)
 8000e02:	f04f 0300 	mov.w	r3, #0
 8000e06:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000e0a:	8a1b      	ldrh	r3, [r3, #16]
 8000e0c:	b29b      	uxth	r3, r3
 8000e0e:	f003 0310 	and.w	r3, r3, #16
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d00c      	beq.n	8000e30 <TIM1_CC_IRQHandler+0xbc>
	{
		//read IC4 value
		TIM1CaptureValue4 = TIM_GetCapture4(TIM1);
 8000e16:	f04f 0000 	mov.w	r0, #0
 8000e1a:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000e1e:	f009 fecb 	bl	800abb8 <TIM_GetCapture4>
 8000e22:	4603      	mov	r3, r0
 8000e24:	461a      	mov	r2, r3
 8000e26:	f240 2394 	movw	r3, #660	; 0x294
 8000e2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e2e:	601a      	str	r2, [r3, #0]
	}

}
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	bf00      	nop

08000e34 <USART1_IRQHandler>:
  * @brief  This function handles USART1 interrupt request.
  * @param  None
  * @retval None
  */
void USART1_IRQHandler(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0
//	int iData = 0;
	if ((USART1->SR & USART_FLAG_RXNE) != (u16)RESET)	//if new data in
 8000e38:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e3c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000e40:	881b      	ldrh	r3, [r3, #0]
 8000e42:	b29b      	uxth	r3, r3
 8000e44:	f003 0320 	and.w	r3, r3, #32
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d00a      	beq.n	8000e62 <USART1_IRQHandler+0x2e>
	{
		PowerSensorCommProcess((uint8_t) USART_ReceiveData(USART1));
 8000e4c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000e50:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000e54:	f00a fe04 	bl	800ba60 <USART_ReceiveData>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	b2db      	uxtb	r3, r3
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	f003 ff89 	bl	8004d74 <PowerSensorCommProcess>
	}

	if((USART1->SR & USART_FLAG_TC) != (u16)RESET)	//if transfer complete
 8000e62:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e66:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000e6a:	881b      	ldrh	r3, [r3, #0]
 8000e6c:	b29b      	uxth	r3, r3
 8000e6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d019      	beq.n	8000eaa <USART1_IRQHandler+0x76>
	{
		// Disable transfer complete interrupt
		USART_ITConfig(USART1, USART_IT_TC, DISABLE);
 8000e76:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000e7a:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000e7e:	f240 6126 	movw	r1, #1574	; 0x626
 8000e82:	f04f 0200 	mov.w	r2, #0
 8000e86:	f00a ff81 	bl	800bd8c <USART_ITConfig>
		// Send CRC
		USART_SendData(USART1, 0x6d);
 8000e8a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000e8e:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000e92:	f04f 016d 	mov.w	r1, #109	; 0x6d
 8000e96:	f00a fdcf 	bl	800ba38 <USART_SendData>
		// Clear interrupt flag
		USART_ClearFlag(USART1, USART_FLAG_TC);
 8000e9a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000e9e:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000ea2:	f04f 0140 	mov.w	r1, #64	; 0x40
 8000ea6:	f00a ffe3 	bl	800be70 <USART_ClearFlag>
	}
}
 8000eaa:	bd80      	pop	{r7, pc}

08000eac <USART2_IRQHandler>:
  * @brief  This function handles USART2 interrupt request.
  * @param  None
  * @retval None
  */
void USART2_IRQHandler(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
	unsigned int i = 0;
 8000eb2:	f04f 0300 	mov.w	r3, #0
 8000eb6:	607b      	str	r3, [r7, #4]
	if ((USART2->SR & USART_FLAG_RXNE) != (u16)RESET)	//if new data in
 8000eb8:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8000ebc:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000ec0:	881b      	ldrh	r3, [r3, #0]
 8000ec2:	b29b      	uxth	r3, r3
 8000ec4:	f003 0320 	and.w	r3, r3, #32
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d00a      	beq.n	8000ee2 <USART2_IRQHandler+0x36>
	{
		i = USART_ReceiveData(USART2);
 8000ecc:	f44f 4088 	mov.w	r0, #17408	; 0x4400
 8000ed0:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000ed4:	f00a fdc4 	bl	800ba60 <USART_ReceiveData>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	607b      	str	r3, [r7, #4]
		// Call MODBUS receive function
		MODBUS_ProcessData(i);
 8000edc:	6878      	ldr	r0, [r7, #4]
 8000ede:	f003 fa85 	bl	80043ec <MODBUS_ProcessData>

		//transferDMA(UART2DMAbuffer);
	}

	if((USART2->SR & USART_FLAG_TC) != (u16)RESET)	//if transfer complete
 8000ee2:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8000ee6:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000eea:	881b      	ldrh	r3, [r3, #0]
 8000eec:	b29b      	uxth	r3, r3
 8000eee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d00b      	beq.n	8000f0e <USART2_IRQHandler+0x62>
	{
		// Clear TC
		USART2->SR = USART2->SR & !USART_FLAG_TC;
 8000ef6:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8000efa:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000efe:	881b      	ldrh	r3, [r3, #0]
 8000f00:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8000f04:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000f08:	f04f 0200 	mov.w	r2, #0
 8000f0c:	801a      	strh	r2, [r3, #0]
	}
}
 8000f0e:	f107 0708 	add.w	r7, r7, #8
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop

08000f18 <USART3_IRQHandler>:
  * @brief  This function handles USART3 interrupt request.
  * @param  None
  * @retval None
  */
void USART3_IRQHandler(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0
	int iData = 0;
 8000f1e:	f04f 0300 	mov.w	r3, #0
 8000f22:	607b      	str	r3, [r7, #4]
	if ((USART3->SR & USART_FLAG_RXNE) != (u16)RESET)	//if new data in
 8000f24:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 8000f28:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000f2c:	881b      	ldrh	r3, [r3, #0]
 8000f2e:	b29b      	uxth	r3, r3
 8000f30:	f003 0320 	and.w	r3, r3, #32
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d00c      	beq.n	8000f52 <USART3_IRQHandler+0x3a>
	{
		iData = USART_ReceiveData(USART3);
 8000f38:	f44f 4090 	mov.w	r0, #18432	; 0x4800
 8000f3c:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000f40:	f00a fd8e 	bl	800ba60 <USART_ReceiveData>
 8000f44:	4603      	mov	r3, r0
 8000f46:	607b      	str	r3, [r7, #4]
		GPS_ReceiveProcess((uint8_t)iData);
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	b2db      	uxtb	r3, r3
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f000 fc83 	bl	8001858 <GPS_ReceiveProcess>
		//USART_SendData(USART2, iData);
	}

	if((USART3->SR & USART_FLAG_TC) != (u16)RESET)	//if transfer complete
 8000f52:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 8000f56:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000f5a:	881b      	ldrh	r3, [r3, #0]
 8000f5c:	b29b      	uxth	r3, r3
 8000f5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d00b      	beq.n	8000f7e <USART3_IRQHandler+0x66>
		}
		*/
		//else clear TC
		//else
		{
			USART3->SR = USART3->SR & !USART_FLAG_TC;
 8000f66:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 8000f6a:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000f6e:	881b      	ldrh	r3, [r3, #0]
 8000f70:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 8000f74:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8000f78:	f04f 0200 	mov.w	r2, #0
 8000f7c:	801a      	strh	r2, [r3, #0]
		}
	}
}
 8000f7e:	f107 0708 	add.w	r7, r7, #8
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop

08000f88 <NVIC_EnableInterrupts>:
 *      Author: Jure
 */
#include "allinclude.h"

void NVIC_EnableInterrupts(FunctionalState newState)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b084      	sub	sp, #16
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	4603      	mov	r3, r0
 8000f90:	71fb      	strb	r3, [r7, #7]
	//interrupt controller
	NVIC_InitTypeDef NVCInitStructure;
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_0);
 8000f92:	f44f 60e0 	mov.w	r0, #1792	; 0x700
 8000f96:	f005 fb29 	bl	80065ec <NVIC_PriorityGroupConfig>
	//init ADC interrupt
	//set IRQ channel
	NVCInitStructure.NVIC_IRQChannel = ADC_IRQn;
 8000f9a:	f04f 0312 	mov.w	r3, #18
 8000f9e:	733b      	strb	r3, [r7, #12]
	//set priority 0 - 15
	NVCInitStructure.NVIC_IRQChannelPreemptionPriority = 15;
 8000fa0:	f04f 030f 	mov.w	r3, #15
 8000fa4:	737b      	strb	r3, [r7, #13]
	//set priority 0 - 15
	NVCInitStructure.NVIC_IRQChannelSubPriority = 15;
 8000fa6:	f04f 030f 	mov.w	r3, #15
 8000faa:	73bb      	strb	r3, [r7, #14]
	//enable IRQ channel
	NVCInitStructure.NVIC_IRQChannelCmd = newState;
 8000fac:	79fb      	ldrb	r3, [r7, #7]
 8000fae:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&NVCInitStructure);
 8000fb0:	f107 030c 	add.w	r3, r7, #12
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f005 fb2d 	bl	8006614 <NVIC_Init>

	//init USART1 interrupt
	//set IRQ channel
	NVCInitStructure.NVIC_IRQChannel = USART1_IRQn;
 8000fba:	f04f 0325 	mov.w	r3, #37	; 0x25
 8000fbe:	733b      	strb	r3, [r7, #12]
	//set priority 0 - 15
	NVCInitStructure.NVIC_IRQChannelPreemptionPriority = 15;
 8000fc0:	f04f 030f 	mov.w	r3, #15
 8000fc4:	737b      	strb	r3, [r7, #13]
	//set priority 0 - 15
	NVCInitStructure.NVIC_IRQChannelSubPriority = 15;
 8000fc6:	f04f 030f 	mov.w	r3, #15
 8000fca:	73bb      	strb	r3, [r7, #14]
	//enable IRQ channel
	NVCInitStructure.NVIC_IRQChannelCmd = newState;
 8000fcc:	79fb      	ldrb	r3, [r7, #7]
 8000fce:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&NVCInitStructure);
 8000fd0:	f107 030c 	add.w	r3, r7, #12
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f005 fb1d 	bl	8006614 <NVIC_Init>

	//init USART2 interrupt
	//set IRQ channel
	NVCInitStructure.NVIC_IRQChannel = USART2_IRQn;
 8000fda:	f04f 0326 	mov.w	r3, #38	; 0x26
 8000fde:	733b      	strb	r3, [r7, #12]
	//set priority 0 - 15
	NVCInitStructure.NVIC_IRQChannelPreemptionPriority = 15;
 8000fe0:	f04f 030f 	mov.w	r3, #15
 8000fe4:	737b      	strb	r3, [r7, #13]
	//set priority 0 - 15
	NVCInitStructure.NVIC_IRQChannelSubPriority = 15;
 8000fe6:	f04f 030f 	mov.w	r3, #15
 8000fea:	73bb      	strb	r3, [r7, #14]
	//enable IRQ channel
	NVCInitStructure.NVIC_IRQChannelCmd = newState;
 8000fec:	79fb      	ldrb	r3, [r7, #7]
 8000fee:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&NVCInitStructure);
 8000ff0:	f107 030c 	add.w	r3, r7, #12
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f005 fb0d 	bl	8006614 <NVIC_Init>

	//init USART3 interrupt
	//set IRQ channel
	NVCInitStructure.NVIC_IRQChannel = USART3_IRQn;
 8000ffa:	f04f 0327 	mov.w	r3, #39	; 0x27
 8000ffe:	733b      	strb	r3, [r7, #12]
	//set priority 0 - 15
	NVCInitStructure.NVIC_IRQChannelPreemptionPriority = 15;
 8001000:	f04f 030f 	mov.w	r3, #15
 8001004:	737b      	strb	r3, [r7, #13]
	//set priority 0 - 15
	NVCInitStructure.NVIC_IRQChannelSubPriority = 15;
 8001006:	f04f 030f 	mov.w	r3, #15
 800100a:	73bb      	strb	r3, [r7, #14]
	//enable IRQ channel
	NVCInitStructure.NVIC_IRQChannelCmd = newState;
 800100c:	79fb      	ldrb	r3, [r7, #7]
 800100e:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&NVCInitStructure);
 8001010:	f107 030c 	add.w	r3, r7, #12
 8001014:	4618      	mov	r0, r3
 8001016:	f005 fafd 	bl	8006614 <NVIC_Init>

	//init DMA1 stream3 interrupt
	//set IRQ channel
	NVCInitStructure.NVIC_IRQChannel = DMA1_Stream3_IRQn;
 800101a:	f04f 030e 	mov.w	r3, #14
 800101e:	733b      	strb	r3, [r7, #12]
	//set priority 0 - 15
	NVCInitStructure.NVIC_IRQChannelPreemptionPriority = 15;
 8001020:	f04f 030f 	mov.w	r3, #15
 8001024:	737b      	strb	r3, [r7, #13]
	//set priority 0 - 15
	NVCInitStructure.NVIC_IRQChannelSubPriority = 15;
 8001026:	f04f 030f 	mov.w	r3, #15
 800102a:	73bb      	strb	r3, [r7, #14]
	//enable IRQ channel
	NVCInitStructure.NVIC_IRQChannelCmd = newState;
 800102c:	79fb      	ldrb	r3, [r7, #7]
 800102e:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&NVCInitStructure);
 8001030:	f107 030c 	add.w	r3, r7, #12
 8001034:	4618      	mov	r0, r3
 8001036:	f005 faed 	bl	8006614 <NVIC_Init>

	//init DMA1 stream4 interrupt
	//set IRQ channel
	NVCInitStructure.NVIC_IRQChannel = DMA1_Stream4_IRQn;
 800103a:	f04f 030f 	mov.w	r3, #15
 800103e:	733b      	strb	r3, [r7, #12]
	//set priority 0 - 15
	NVCInitStructure.NVIC_IRQChannelPreemptionPriority = 15;
 8001040:	f04f 030f 	mov.w	r3, #15
 8001044:	737b      	strb	r3, [r7, #13]
	//set priority 0 - 15
	NVCInitStructure.NVIC_IRQChannelSubPriority = 15;
 8001046:	f04f 030f 	mov.w	r3, #15
 800104a:	73bb      	strb	r3, [r7, #14]
	//enable IRQ channel
	NVCInitStructure.NVIC_IRQChannelCmd = newState;
 800104c:	79fb      	ldrb	r3, [r7, #7]
 800104e:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&NVCInitStructure);
 8001050:	f107 030c 	add.w	r3, r7, #12
 8001054:	4618      	mov	r0, r3
 8001056:	f005 fadd 	bl	8006614 <NVIC_Init>

	//init DMA1 stream6 interrupt
	//set IRQ channel
	NVCInitStructure.NVIC_IRQChannel = DMA1_Stream6_IRQn;
 800105a:	f04f 0311 	mov.w	r3, #17
 800105e:	733b      	strb	r3, [r7, #12]
	//set priority 0 - 15
	NVCInitStructure.NVIC_IRQChannelPreemptionPriority = 15;
 8001060:	f04f 030f 	mov.w	r3, #15
 8001064:	737b      	strb	r3, [r7, #13]
	//set priority 0 - 15
	NVCInitStructure.NVIC_IRQChannelSubPriority = 15;
 8001066:	f04f 030f 	mov.w	r3, #15
 800106a:	73bb      	strb	r3, [r7, #14]
	//enable IRQ channel
	NVCInitStructure.NVIC_IRQChannelCmd = newState;
 800106c:	79fb      	ldrb	r3, [r7, #7]
 800106e:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&NVCInitStructure);
 8001070:	f107 030c 	add.w	r3, r7, #12
 8001074:	4618      	mov	r0, r3
 8001076:	f005 facd 	bl	8006614 <NVIC_Init>

	//init TIM4 interrupt
	//set IRQ channel
	NVCInitStructure.NVIC_IRQChannel = TIM4_IRQn;
 800107a:	f04f 031e 	mov.w	r3, #30
 800107e:	733b      	strb	r3, [r7, #12]
	//set priority 0 - 15
	NVCInitStructure.NVIC_IRQChannelPreemptionPriority = 15;
 8001080:	f04f 030f 	mov.w	r3, #15
 8001084:	737b      	strb	r3, [r7, #13]
	//set priority 0 - 15
	NVCInitStructure.NVIC_IRQChannelSubPriority = 15;
 8001086:	f04f 030f 	mov.w	r3, #15
 800108a:	73bb      	strb	r3, [r7, #14]
	//enable IRQ channel
	NVCInitStructure.NVIC_IRQChannelCmd = newState;
 800108c:	79fb      	ldrb	r3, [r7, #7]
 800108e:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&NVCInitStructure);
 8001090:	f107 030c 	add.w	r3, r7, #12
 8001094:	4618      	mov	r0, r3
 8001096:	f005 fabd 	bl	8006614 <NVIC_Init>

	//init TIM8 interrupt
	//set IRQ channel
	NVCInitStructure.NVIC_IRQChannel = TIM8_CC_IRQn;
 800109a:	f04f 032e 	mov.w	r3, #46	; 0x2e
 800109e:	733b      	strb	r3, [r7, #12]
	//set priority 0 - 15
	NVCInitStructure.NVIC_IRQChannelPreemptionPriority = 15;
 80010a0:	f04f 030f 	mov.w	r3, #15
 80010a4:	737b      	strb	r3, [r7, #13]
	//set priority 0 - 15
	NVCInitStructure.NVIC_IRQChannelSubPriority = 15;
 80010a6:	f04f 030f 	mov.w	r3, #15
 80010aa:	73bb      	strb	r3, [r7, #14]
	//enable IRQ channel
	NVCInitStructure.NVIC_IRQChannelCmd = newState;
 80010ac:	79fb      	ldrb	r3, [r7, #7]
 80010ae:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&NVCInitStructure);
 80010b0:	f107 030c 	add.w	r3, r7, #12
 80010b4:	4618      	mov	r0, r3
 80010b6:	f005 faad 	bl	8006614 <NVIC_Init>

	//init TIM14 interrupt
	//set IRQ channel
	NVCInitStructure.NVIC_IRQChannel = TIM8_TRG_COM_TIM14_IRQn;
 80010ba:	f04f 032d 	mov.w	r3, #45	; 0x2d
 80010be:	733b      	strb	r3, [r7, #12]
	//set priority 0 - 15
	NVCInitStructure.NVIC_IRQChannelPreemptionPriority = 15;
 80010c0:	f04f 030f 	mov.w	r3, #15
 80010c4:	737b      	strb	r3, [r7, #13]
	//set priority 0 - 15
	NVCInitStructure.NVIC_IRQChannelSubPriority = 15;
 80010c6:	f04f 030f 	mov.w	r3, #15
 80010ca:	73bb      	strb	r3, [r7, #14]
	//enable IRQ channel
	NVCInitStructure.NVIC_IRQChannelCmd = newState;
 80010cc:	79fb      	ldrb	r3, [r7, #7]
 80010ce:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&NVCInitStructure);
 80010d0:	f107 030c 	add.w	r3, r7, #12
 80010d4:	4618      	mov	r0, r3
 80010d6:	f005 fa9d 	bl	8006614 <NVIC_Init>

	//init I2C2 interrupt
	//set IRQ channel
	NVCInitStructure.NVIC_IRQChannel = I2C2_EV_IRQn;
 80010da:	f04f 0321 	mov.w	r3, #33	; 0x21
 80010de:	733b      	strb	r3, [r7, #12]
	//set priority 0 - 15
	NVCInitStructure.NVIC_IRQChannelPreemptionPriority = 15;
 80010e0:	f04f 030f 	mov.w	r3, #15
 80010e4:	737b      	strb	r3, [r7, #13]
	//set priority 0 - 15
	NVCInitStructure.NVIC_IRQChannelSubPriority = 15;
 80010e6:	f04f 030f 	mov.w	r3, #15
 80010ea:	73bb      	strb	r3, [r7, #14]
	//enable IRQ channel
	NVCInitStructure.NVIC_IRQChannelCmd = newState;
 80010ec:	79fb      	ldrb	r3, [r7, #7]
 80010ee:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&NVCInitStructure);
 80010f0:	f107 030c 	add.w	r3, r7, #12
 80010f4:	4618      	mov	r0, r3
 80010f6:	f005 fa8d 	bl	8006614 <NVIC_Init>

	if(newState)
 80010fa:	79fb      	ldrb	r3, [r7, #7]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d008      	beq.n	8001112 <NVIC_EnableInterrupts+0x18a>
	{
		SYSTEM_INTERRUPTS_ON = 1;
 8001100:	f240 6330 	movw	r3, #1584	; 0x630
 8001104:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001108:	785a      	ldrb	r2, [r3, #1]
 800110a:	f042 0202 	orr.w	r2, r2, #2
 800110e:	705a      	strb	r2, [r3, #1]
 8001110:	e007      	b.n	8001122 <NVIC_EnableInterrupts+0x19a>
	}
	else
	{
		SYSTEM_INTERRUPTS_ON = 0;
 8001112:	f240 6330 	movw	r3, #1584	; 0x630
 8001116:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800111a:	785a      	ldrb	r2, [r3, #1]
 800111c:	f36f 0241 	bfc	r2, #1, #1
 8001120:	705a      	strb	r2, [r3, #1]
	}
}
 8001122:	f107 0710 	add.w	r7, r7, #16
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop

0800112c <extPeripheralInit>:

void extPeripheralInit(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	af00      	add	r7, sp, #0
	// Wait some time
	Delaynus(50000);
 8001130:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001134:	f000 f892 	bl	800125c <Delaynus>
	// Set LED OK = 1
	LED_OK_OFF;
 8001138:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 800113c:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001140:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001144:	f04f 0200 	mov.w	r2, #0
 8001148:	f006 ff26 	bl	8007f98 <GPIO_WriteBit>
	// Short delay
	Delaynus(50000);
 800114c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001150:	f000 f884 	bl	800125c <Delaynus>
	// Set LED OK = 0
	LED_OK_ON;
 8001154:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8001158:	f2c4 0002 	movt	r0, #16386	; 0x4002
 800115c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001160:	f04f 0201 	mov.w	r2, #1
 8001164:	f006 ff18 	bl	8007f98 <GPIO_WriteBit>
	// Do a long delay, ca. 1 sec
	Delaynus(1000000);
 8001168:	f244 2040 	movw	r0, #16960	; 0x4240
 800116c:	f2c0 000f 	movt	r0, #15
 8001170:	f000 f874 	bl	800125c <Delaynus>
	// set PS busy
	PSBUSY = 1;
 8001174:	f240 6330 	movw	r3, #1584	; 0x630
 8001178:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800117c:	781a      	ldrb	r2, [r3, #0]
 800117e:	f042 0202 	orr.w	r2, r2, #2
 8001182:	701a      	strb	r2, [r3, #0]
	// Set I0 current for sensor
	PSSetI0();
 8001184:	f003 fd46 	bl	8004c14 <PSSetI0>
	LED_OK_OFF;
 8001188:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 800118c:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001190:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001194:	f04f 0200 	mov.w	r2, #0
 8001198:	f006 fefe 	bl	8007f98 <GPIO_WriteBit>
	// Short delay
	Delaynus(50000);
 800119c:	f24c 3050 	movw	r0, #50000	; 0xc350
 80011a0:	f000 f85c 	bl	800125c <Delaynus>
	// Set LED OK = 0
	LED_OK_ON;
 80011a4:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 80011a8:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80011ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011b0:	f04f 0201 	mov.w	r2, #1
 80011b4:	f006 fef0 	bl	8007f98 <GPIO_WriteBit>
	// Reset PS
	PSReset();
 80011b8:	f003 fd5c 	bl	8004c74 <PSReset>
	LED_OK_OFF;
 80011bc:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 80011c0:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80011c4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011c8:	f04f 0200 	mov.w	r2, #0
 80011cc:	f006 fee4 	bl	8007f98 <GPIO_WriteBit>
	// Long delay
	Delaynus(2000000);
 80011d0:	f248 4080 	movw	r0, #33920	; 0x8480
 80011d4:	f2c0 001e 	movt	r0, #30
 80011d8:	f000 f840 	bl	800125c <Delaynus>
	// Set LED OK = 0
	LED_OK_ON;
 80011dc:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 80011e0:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80011e4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011e8:	f04f 0201 	mov.w	r2, #1
 80011ec:	f006 fed4 	bl	8007f98 <GPIO_WriteBit>
	// Reset PS busy
	PSBUSY = 0;
 80011f0:	f240 6330 	movw	r3, #1584	; 0x630
 80011f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011f8:	781a      	ldrb	r2, [r3, #0]
 80011fa:	f36f 0241 	bfc	r2, #1, #1
 80011fe:	701a      	strb	r2, [r3, #0]
	// Configure GPS
	GPSSetDataOutput();
 8001200:	f000 f9dc 	bl	80015bc <GPSSetDataOutput>
	LED_OK_OFF;
 8001204:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8001208:	f2c4 0002 	movt	r0, #16386	; 0x4002
 800120c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001210:	f04f 0200 	mov.w	r2, #0
 8001214:	f006 fec0 	bl	8007f98 <GPIO_WriteBit>
	// Short delay
	Delaynus(50000);
 8001218:	f24c 3050 	movw	r0, #50000	; 0xc350
 800121c:	f000 f81e 	bl	800125c <Delaynus>
	// Set LED OK = 0
	LED_OK_ON;
 8001220:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8001224:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001228:	f44f 7100 	mov.w	r1, #512	; 0x200
 800122c:	f04f 0201 	mov.w	r2, #1
 8001230:	f006 feb2 	bl	8007f98 <GPIO_WriteBit>
	// Disable interrupts before configuring I2C
	NVIC_EnableInterrupts(DISABLE);
 8001234:	f04f 0000 	mov.w	r0, #0
 8001238:	f7ff fea6 	bl	8000f88 <NVIC_EnableInterrupts>
	// Configure I2C sensors
	sensorInit();
 800123c:	f003 ff38 	bl	80050b0 <sensorInit>
	// Mark sensors initiated
	EXTSENS_INIT_DONE = 1;
 8001240:	f240 6330 	movw	r3, #1584	; 0x630
 8001244:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001248:	785a      	ldrb	r2, [r3, #1]
 800124a:	f042 0201 	orr.w	r2, r2, #1
 800124e:	705a      	strb	r2, [r3, #1]
	// Reenable interrupts
	NVIC_EnableInterrupts(ENABLE);
 8001250:	f04f 0001 	mov.w	r0, #1
 8001254:	f7ff fe98 	bl	8000f88 <NVIC_EnableInterrupts>
}
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop

0800125c <Delaynus>:
 * Input          :nus
 * Output         : None
 * Return         : None
 */
void Delaynus(vu32 nus)
{
 800125c:	b480      	push	{r7}
 800125e:	b085      	sub	sp, #20
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
    u8 nCount;

    while (nus--)
 8001264:	e00a      	b.n	800127c <Delaynus+0x20>
    {
        for (nCount = 6; nCount != 0; nCount--);
 8001266:	f04f 0306 	mov.w	r3, #6
 800126a:	73fb      	strb	r3, [r7, #15]
 800126c:	e003      	b.n	8001276 <Delaynus+0x1a>
 800126e:	7bfb      	ldrb	r3, [r7, #15]
 8001270:	f103 33ff 	add.w	r3, r3, #4294967295
 8001274:	73fb      	strb	r3, [r7, #15]
 8001276:	7bfb      	ldrb	r3, [r7, #15]
 8001278:	2b00      	cmp	r3, #0
 800127a:	d1f8      	bne.n	800126e <Delaynus+0x12>
 */
void Delaynus(vu32 nus)
{
    u8 nCount;

    while (nus--)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	2b00      	cmp	r3, #0
 8001280:	bf0c      	ite	eq
 8001282:	2200      	moveq	r2, #0
 8001284:	2201      	movne	r2, #1
 8001286:	b2d2      	uxtb	r2, r2
 8001288:	f103 33ff 	add.w	r3, r3, #4294967295
 800128c:	607b      	str	r3, [r7, #4]
 800128e:	2a00      	cmp	r2, #0
 8001290:	d1e9      	bne.n	8001266 <Delaynus+0xa>
    {
        for (nCount = 6; nCount != 0; nCount--);
    }
}
 8001292:	f107 0714 	add.w	r7, r7, #20
 8001296:	46bd      	mov	sp, r7
 8001298:	bc80      	pop	{r7}
 800129a:	4770      	bx	lr

0800129c <transferDMA_USART2>:

void transferDMA_USART2(uint8_t *data, int length)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b092      	sub	sp, #72	; 0x48
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
 80012a4:	6039      	str	r1, [r7, #0]
	DMA_InitTypeDef DMAInitStructure;
	// Configure USART2 DMA
	//deinit DMA channel
	DMA_DeInit(DMA_USART2);
 80012a6:	f246 00a0 	movw	r0, #24736	; 0x60a0
 80012aa:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80012ae:	f006 f855 	bl	800735c <DMA_DeInit>
	//set init structure
	//channel to use
	DMAInitStructure.DMA_Channel = DMA_Channel_4;
 80012b2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80012b6:	60fb      	str	r3, [r7, #12]
	//peripheral data address
	DMAInitStructure.DMA_PeripheralBaseAddr = (uint32_t)&USART2->DR;//    USART2_DR_ADDRESS;
 80012b8:	f244 4304 	movw	r3, #17412	; 0x4404
 80012bc:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80012c0:	613b      	str	r3, [r7, #16]
	// DMA buffer address
	DMAInitStructure.DMA_Memory0BaseAddr = (uint32_t)data;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	617b      	str	r3, [r7, #20]
	DMAInitStructure.DMA_DIR = DMA_DIR_MemoryToPeripheral;
 80012c6:	f04f 0340 	mov.w	r3, #64	; 0x40
 80012ca:	61bb      	str	r3, [r7, #24]
	DMAInitStructure.DMA_BufferSize = length;
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	61fb      	str	r3, [r7, #28]
	DMAInitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 80012d0:	f04f 0300 	mov.w	r3, #0
 80012d4:	623b      	str	r3, [r7, #32]
	DMAInitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 80012d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012da:	627b      	str	r3, [r7, #36]	; 0x24
	DMAInitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 80012dc:	f04f 0300 	mov.w	r3, #0
 80012e0:	62bb      	str	r3, [r7, #40]	; 0x28
	DMAInitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 80012e2:	f04f 0300 	mov.w	r3, #0
 80012e6:	62fb      	str	r3, [r7, #44]	; 0x2c
	DMAInitStructure.DMA_Mode = DMA_Mode_Normal;
 80012e8:	f04f 0300 	mov.w	r3, #0
 80012ec:	633b      	str	r3, [r7, #48]	; 0x30
	DMAInitStructure.DMA_Priority = DMA_Priority_Low;
 80012ee:	f04f 0300 	mov.w	r3, #0
 80012f2:	637b      	str	r3, [r7, #52]	; 0x34
	DMAInitStructure.DMA_FIFOMode = DMA_FIFOMode_Enable;
 80012f4:	f04f 0304 	mov.w	r3, #4
 80012f8:	63bb      	str	r3, [r7, #56]	; 0x38
	DMAInitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_Full;
 80012fa:	f04f 0303 	mov.w	r3, #3
 80012fe:	63fb      	str	r3, [r7, #60]	; 0x3c
	DMAInitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 8001300:	f04f 0300 	mov.w	r3, #0
 8001304:	643b      	str	r3, [r7, #64]	; 0x40
	DMAInitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 8001306:	f04f 0300 	mov.w	r3, #0
 800130a:	647b      	str	r3, [r7, #68]	; 0x44
	//configure peripheral
	DMA_Init(DMA_USART2, &DMAInitStructure);
 800130c:	f246 00a0 	movw	r0, #24736	; 0x60a0
 8001310:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001314:	f107 030c 	add.w	r3, r7, #12
 8001318:	4619      	mov	r1, r3
 800131a:	f006 f941 	bl	80075a0 <DMA_Init>

	//Enable DMA1 stream 0 - USART2 TX
	DMA_Cmd(DMA_USART2, ENABLE);
 800131e:	f246 00a0 	movw	r0, #24736	; 0x60a0
 8001322:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001326:	f04f 0101 	mov.w	r1, #1
 800132a:	f006 f9d7 	bl	80076dc <DMA_Cmd>
	//configure to use DMA
	USART_DMACmd(USART2, USART_DMAReq_Tx, ENABLE);
 800132e:	f44f 4088 	mov.w	r0, #17408	; 0x4400
 8001332:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8001336:	f04f 0180 	mov.w	r1, #128	; 0x80
 800133a:	f04f 0201 	mov.w	r2, #1
 800133e:	f00a fd01 	bl	800bd44 <USART_DMACmd>
}
 8001342:	f107 0748 	add.w	r7, r7, #72	; 0x48
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop

0800134c <transferDMA_USART3>:

void transferDMA_USART3(uint8_t *data, int length)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b092      	sub	sp, #72	; 0x48
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
 8001354:	6039      	str	r1, [r7, #0]
	DMA_InitTypeDef DMAInitStructure;
	// Configure USART3 DMA
	//deinit DMA channel
	DMA_DeInit(DMA_USART3);
 8001356:	f246 0070 	movw	r0, #24688	; 0x6070
 800135a:	f2c4 0002 	movt	r0, #16386	; 0x4002
 800135e:	f005 fffd 	bl	800735c <DMA_DeInit>
	//set init structure
	//channel to use
	DMAInitStructure.DMA_Channel = DMA_Channel_7;
 8001362:	f04f 6360 	mov.w	r3, #234881024	; 0xe000000
 8001366:	60fb      	str	r3, [r7, #12]
	//peripheral data address
	DMAInitStructure.DMA_PeripheralBaseAddr = (uint32_t)&USART3->DR;//    USART3_DR_ADDRESS;
 8001368:	f644 0304 	movw	r3, #18436	; 0x4804
 800136c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8001370:	613b      	str	r3, [r7, #16]
	// DMA buffer address
	DMAInitStructure.DMA_Memory0BaseAddr = (uint32_t)data;
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	617b      	str	r3, [r7, #20]
	DMAInitStructure.DMA_DIR = DMA_DIR_MemoryToPeripheral;
 8001376:	f04f 0340 	mov.w	r3, #64	; 0x40
 800137a:	61bb      	str	r3, [r7, #24]
	DMAInitStructure.DMA_BufferSize = length;
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	61fb      	str	r3, [r7, #28]
	DMAInitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8001380:	f04f 0300 	mov.w	r3, #0
 8001384:	623b      	str	r3, [r7, #32]
	DMAInitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8001386:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800138a:	627b      	str	r3, [r7, #36]	; 0x24
	DMAInitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 800138c:	f04f 0300 	mov.w	r3, #0
 8001390:	62bb      	str	r3, [r7, #40]	; 0x28
	DMAInitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 8001392:	f04f 0300 	mov.w	r3, #0
 8001396:	62fb      	str	r3, [r7, #44]	; 0x2c
	DMAInitStructure.DMA_Mode = DMA_Mode_Normal;
 8001398:	f04f 0300 	mov.w	r3, #0
 800139c:	633b      	str	r3, [r7, #48]	; 0x30
	DMAInitStructure.DMA_Priority = DMA_Priority_Low;
 800139e:	f04f 0300 	mov.w	r3, #0
 80013a2:	637b      	str	r3, [r7, #52]	; 0x34
	DMAInitStructure.DMA_FIFOMode = DMA_FIFOMode_Enable;
 80013a4:	f04f 0304 	mov.w	r3, #4
 80013a8:	63bb      	str	r3, [r7, #56]	; 0x38
	DMAInitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_Full;
 80013aa:	f04f 0303 	mov.w	r3, #3
 80013ae:	63fb      	str	r3, [r7, #60]	; 0x3c
	DMAInitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 80013b0:	f04f 0300 	mov.w	r3, #0
 80013b4:	643b      	str	r3, [r7, #64]	; 0x40
	DMAInitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 80013b6:	f04f 0300 	mov.w	r3, #0
 80013ba:	647b      	str	r3, [r7, #68]	; 0x44
	//configure peripheral
	DMA_Init(DMA_USART3, &DMAInitStructure);
 80013bc:	f246 0070 	movw	r0, #24688	; 0x6070
 80013c0:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80013c4:	f107 030c 	add.w	r3, r7, #12
 80013c8:	4619      	mov	r1, r3
 80013ca:	f006 f8e9 	bl	80075a0 <DMA_Init>

	//Enable DMA1 stream 4 - USART3 TX
	DMA_Cmd(DMA_USART3, ENABLE);
 80013ce:	f246 0070 	movw	r0, #24688	; 0x6070
 80013d2:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80013d6:	f04f 0101 	mov.w	r1, #1
 80013da:	f006 f97f 	bl	80076dc <DMA_Cmd>
	//configure to use DMA
	USART_DMACmd(USART3, USART_DMAReq_Tx, ENABLE);
 80013de:	f44f 4090 	mov.w	r0, #18432	; 0x4800
 80013e2:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80013e6:	f04f 0180 	mov.w	r1, #128	; 0x80
 80013ea:	f04f 0201 	mov.w	r2, #1
 80013ee:	f00a fca9 	bl	800bd44 <USART_DMACmd>
	// Configure end of transfer interrupt
	DMA_ITConfig(DMA_USART3, DMA_IT_TC, ENABLE);
 80013f2:	f246 0070 	movw	r0, #24688	; 0x6070
 80013f6:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80013fa:	f04f 0110 	mov.w	r1, #16
 80013fe:	f04f 0201 	mov.w	r2, #1
 8001402:	f006 fae9 	bl	80079d8 <DMA_ITConfig>
}
 8001406:	f107 0748 	add.w	r7, r7, #72	; 0x48
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop

08001410 <GPSStopOutput>:
uint8_t GPS_Digits_Count = 0;
// Flag variable
Flag GPSFlag;

void GPSStopOutput(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b084      	sub	sp, #16
 8001414:	af00      	add	r7, sp, #0
	int numbytes = 0;
 8001416:	f04f 0300 	mov.w	r3, #0
 800141a:	60fb      	str	r3, [r7, #12]
	int i = 0;
 800141c:	f04f 0300 	mov.w	r3, #0
 8001420:	60bb      	str	r3, [r7, #8]
	uint8_t checksum = 0;
 8001422:	f04f 0300 	mov.w	r3, #0
 8001426:	71fb      	strb	r3, [r7, #7]
	// Mark GPS is sending data
	GPS_SENDING = 1;
 8001428:	f240 6330 	movw	r3, #1584	; 0x630
 800142c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001430:	781a      	ldrb	r2, [r3, #0]
 8001432:	f042 0220 	orr.w	r2, r2, #32
 8001436:	701a      	strb	r2, [r3, #0]
	// Fill data
	GPS_DataBuffer[0] = '$';	// Preamble, $ sign
 8001438:	f240 3314 	movw	r3, #788	; 0x314
 800143c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001440:	f04f 0224 	mov.w	r2, #36	; 0x24
 8001444:	701a      	strb	r2, [r3, #0]
	GPS_DataBuffer[1] = 'P';
 8001446:	f240 3314 	movw	r3, #788	; 0x314
 800144a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800144e:	f04f 0250 	mov.w	r2, #80	; 0x50
 8001452:	705a      	strb	r2, [r3, #1]
	GPS_DataBuffer[2] = 'M';
 8001454:	f240 3314 	movw	r3, #788	; 0x314
 8001458:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800145c:	f04f 024d 	mov.w	r2, #77	; 0x4d
 8001460:	709a      	strb	r2, [r3, #2]
	GPS_DataBuffer[3] = 'T';
 8001462:	f240 3314 	movw	r3, #788	; 0x314
 8001466:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800146a:	f04f 0254 	mov.w	r2, #84	; 0x54
 800146e:	70da      	strb	r2, [r3, #3]
	GPS_DataBuffer[4] = 'K';
 8001470:	f240 3314 	movw	r3, #788	; 0x314
 8001474:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001478:	f04f 024b 	mov.w	r2, #75	; 0x4b
 800147c:	711a      	strb	r2, [r3, #4]
	GPS_DataBuffer[5] = '3';
 800147e:	f240 3314 	movw	r3, #788	; 0x314
 8001482:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001486:	f04f 0233 	mov.w	r2, #51	; 0x33
 800148a:	715a      	strb	r2, [r3, #5]
	GPS_DataBuffer[6] = '1';
 800148c:	f240 3314 	movw	r3, #788	; 0x314
 8001490:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001494:	f04f 0231 	mov.w	r2, #49	; 0x31
 8001498:	719a      	strb	r2, [r3, #6]
	GPS_DataBuffer[7] = '4';
 800149a:	f240 3314 	movw	r3, #788	; 0x314
 800149e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014a2:	f04f 0234 	mov.w	r2, #52	; 0x34
 80014a6:	71da      	strb	r2, [r3, #7]
	numbytes = 8;
 80014a8:	f04f 0308 	mov.w	r3, #8
 80014ac:	60fb      	str	r3, [r7, #12]
	for(i = 0; i < 19; i++)
 80014ae:	f04f 0300 	mov.w	r3, #0
 80014b2:	60bb      	str	r3, [r7, #8]
 80014b4:	e01a      	b.n	80014ec <GPSStopOutput+0xdc>
	{
		GPS_DataBuffer[numbytes] = ',';
 80014b6:	f240 3314 	movw	r3, #788	; 0x314
 80014ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014be:	68fa      	ldr	r2, [r7, #12]
 80014c0:	189b      	adds	r3, r3, r2
 80014c2:	f04f 022c 	mov.w	r2, #44	; 0x2c
 80014c6:	701a      	strb	r2, [r3, #0]
		GPS_DataBuffer[numbytes + 1] = '0';
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	f103 0201 	add.w	r2, r3, #1
 80014ce:	f240 3314 	movw	r3, #788	; 0x314
 80014d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014d6:	f04f 0130 	mov.w	r1, #48	; 0x30
 80014da:	5499      	strb	r1, [r3, r2]
		numbytes += 2;
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	f103 0302 	add.w	r3, r3, #2
 80014e2:	60fb      	str	r3, [r7, #12]
	GPS_DataBuffer[4] = 'K';
	GPS_DataBuffer[5] = '3';
	GPS_DataBuffer[6] = '1';
	GPS_DataBuffer[7] = '4';
	numbytes = 8;
	for(i = 0; i < 19; i++)
 80014e4:	68bb      	ldr	r3, [r7, #8]
 80014e6:	f103 0301 	add.w	r3, r3, #1
 80014ea:	60bb      	str	r3, [r7, #8]
 80014ec:	68bb      	ldr	r3, [r7, #8]
 80014ee:	2b12      	cmp	r3, #18
 80014f0:	dde1      	ble.n	80014b6 <GPSStopOutput+0xa6>
	{
		GPS_DataBuffer[numbytes] = ',';
		GPS_DataBuffer[numbytes + 1] = '0';
		numbytes += 2;
	}
	GPS_DataBuffer[numbytes] = '*';
 80014f2:	f240 3314 	movw	r3, #788	; 0x314
 80014f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014fa:	68fa      	ldr	r2, [r7, #12]
 80014fc:	189b      	adds	r3, r3, r2
 80014fe:	f04f 022a 	mov.w	r2, #42	; 0x2a
 8001502:	701a      	strb	r2, [r3, #0]
	numbytes++;
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	f103 0301 	add.w	r3, r3, #1
 800150a:	60fb      	str	r3, [r7, #12]
	checksum = GPS_CalculateChecksum(GPS_DataBuffer, 1, 46);
 800150c:	f240 3014 	movw	r0, #788	; 0x314
 8001510:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001514:	f04f 0101 	mov.w	r1, #1
 8001518:	f04f 022e 	mov.w	r2, #46	; 0x2e
 800151c:	f000 f95c 	bl	80017d8 <GPS_CalculateChecksum>
 8001520:	4603      	mov	r3, r0
 8001522:	71fb      	strb	r3, [r7, #7]
	// Convert number to ASCII
	GPS_DataBuffer[numbytes] = GPS_GetChar(checksum, SET);
 8001524:	79fb      	ldrb	r3, [r7, #7]
 8001526:	4618      	mov	r0, r3
 8001528:	f04f 0101 	mov.w	r1, #1
 800152c:	f000 f92a 	bl	8001784 <GPS_GetChar>
 8001530:	4603      	mov	r3, r0
 8001532:	461a      	mov	r2, r3
 8001534:	f240 3314 	movw	r3, #788	; 0x314
 8001538:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800153c:	68f9      	ldr	r1, [r7, #12]
 800153e:	185b      	adds	r3, r3, r1
 8001540:	701a      	strb	r2, [r3, #0]
	numbytes++;
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	f103 0301 	add.w	r3, r3, #1
 8001548:	60fb      	str	r3, [r7, #12]
	GPS_DataBuffer[numbytes] = GPS_GetChar(checksum, RESET);
 800154a:	79fb      	ldrb	r3, [r7, #7]
 800154c:	4618      	mov	r0, r3
 800154e:	f04f 0100 	mov.w	r1, #0
 8001552:	f000 f917 	bl	8001784 <GPS_GetChar>
 8001556:	4603      	mov	r3, r0
 8001558:	461a      	mov	r2, r3
 800155a:	f240 3314 	movw	r3, #788	; 0x314
 800155e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001562:	68f9      	ldr	r1, [r7, #12]
 8001564:	185b      	adds	r3, r3, r1
 8001566:	701a      	strb	r2, [r3, #0]
	numbytes++;
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	f103 0301 	add.w	r3, r3, #1
 800156e:	60fb      	str	r3, [r7, #12]
	GPS_DataBuffer[numbytes] = 0x0d;	// ASCII <CR>
 8001570:	f240 3314 	movw	r3, #788	; 0x314
 8001574:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001578:	68fa      	ldr	r2, [r7, #12]
 800157a:	189b      	adds	r3, r3, r2
 800157c:	f04f 020d 	mov.w	r2, #13
 8001580:	701a      	strb	r2, [r3, #0]
	numbytes++;
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	f103 0301 	add.w	r3, r3, #1
 8001588:	60fb      	str	r3, [r7, #12]
	GPS_DataBuffer[numbytes] = 0x0a;	// ASCII <LF>
 800158a:	f240 3314 	movw	r3, #788	; 0x314
 800158e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001592:	68fa      	ldr	r2, [r7, #12]
 8001594:	189b      	adds	r3, r3, r2
 8001596:	f04f 020a 	mov.w	r2, #10
 800159a:	701a      	strb	r2, [r3, #0]
	numbytes++;
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	f103 0301 	add.w	r3, r3, #1
 80015a2:	60fb      	str	r3, [r7, #12]

	// Send to DMA
	transferDMA_USART3(GPS_DataBuffer, numbytes);
 80015a4:	f240 3014 	movw	r0, #788	; 0x314
 80015a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80015ac:	68f9      	ldr	r1, [r7, #12]
 80015ae:	f7ff fecd 	bl	800134c <transferDMA_USART3>
}
 80015b2:	f107 0710 	add.w	r7, r7, #16
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop

080015bc <GPSSetDataOutput>:

void GPSSetDataOutput(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b084      	sub	sp, #16
 80015c0:	af00      	add	r7, sp, #0
	int numbytes = 0;
 80015c2:	f04f 0300 	mov.w	r3, #0
 80015c6:	60fb      	str	r3, [r7, #12]
	int i = 0;
 80015c8:	f04f 0300 	mov.w	r3, #0
 80015cc:	60bb      	str	r3, [r7, #8]
	uint8_t checksum = 0;
 80015ce:	f04f 0300 	mov.w	r3, #0
 80015d2:	71fb      	strb	r3, [r7, #7]
	// Mark GPS is sending data
	GPS_SENDING = 1;
 80015d4:	f240 6330 	movw	r3, #1584	; 0x630
 80015d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015dc:	781a      	ldrb	r2, [r3, #0]
 80015de:	f042 0220 	orr.w	r2, r2, #32
 80015e2:	701a      	strb	r2, [r3, #0]
	// Fill data
	GPS_DataBuffer[0] = '$';	// Preamble, $ sign
 80015e4:	f240 3314 	movw	r3, #788	; 0x314
 80015e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015ec:	f04f 0224 	mov.w	r2, #36	; 0x24
 80015f0:	701a      	strb	r2, [r3, #0]
	GPS_DataBuffer[1] = 'P';
 80015f2:	f240 3314 	movw	r3, #788	; 0x314
 80015f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015fa:	f04f 0250 	mov.w	r2, #80	; 0x50
 80015fe:	705a      	strb	r2, [r3, #1]
	GPS_DataBuffer[2] = 'M';
 8001600:	f240 3314 	movw	r3, #788	; 0x314
 8001604:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001608:	f04f 024d 	mov.w	r2, #77	; 0x4d
 800160c:	709a      	strb	r2, [r3, #2]
	GPS_DataBuffer[3] = 'T';
 800160e:	f240 3314 	movw	r3, #788	; 0x314
 8001612:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001616:	f04f 0254 	mov.w	r2, #84	; 0x54
 800161a:	70da      	strb	r2, [r3, #3]
	GPS_DataBuffer[4] = 'K';
 800161c:	f240 3314 	movw	r3, #788	; 0x314
 8001620:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001624:	f04f 024b 	mov.w	r2, #75	; 0x4b
 8001628:	711a      	strb	r2, [r3, #4]
	GPS_DataBuffer[5] = '3';
 800162a:	f240 3314 	movw	r3, #788	; 0x314
 800162e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001632:	f04f 0233 	mov.w	r2, #51	; 0x33
 8001636:	715a      	strb	r2, [r3, #5]
	GPS_DataBuffer[6] = '1';
 8001638:	f240 3314 	movw	r3, #788	; 0x314
 800163c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001640:	f04f 0231 	mov.w	r2, #49	; 0x31
 8001644:	719a      	strb	r2, [r3, #6]
	GPS_DataBuffer[7] = '4';
 8001646:	f240 3314 	movw	r3, #788	; 0x314
 800164a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800164e:	f04f 0234 	mov.w	r2, #52	; 0x34
 8001652:	71da      	strb	r2, [r3, #7]
	numbytes = 8;
 8001654:	f04f 0308 	mov.w	r3, #8
 8001658:	60fb      	str	r3, [r7, #12]
	for(i = 0; i < 19; i++)
 800165a:	f04f 0300 	mov.w	r3, #0
 800165e:	60bb      	str	r3, [r7, #8]
 8001660:	e01a      	b.n	8001698 <GPSSetDataOutput+0xdc>
	{
		GPS_DataBuffer[numbytes] = ',';
 8001662:	f240 3314 	movw	r3, #788	; 0x314
 8001666:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800166a:	68fa      	ldr	r2, [r7, #12]
 800166c:	189b      	adds	r3, r3, r2
 800166e:	f04f 022c 	mov.w	r2, #44	; 0x2c
 8001672:	701a      	strb	r2, [r3, #0]
		GPS_DataBuffer[numbytes + 1] = '0';
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	f103 0201 	add.w	r2, r3, #1
 800167a:	f240 3314 	movw	r3, #788	; 0x314
 800167e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001682:	f04f 0130 	mov.w	r1, #48	; 0x30
 8001686:	5499      	strb	r1, [r3, r2]
		numbytes += 2;
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	f103 0302 	add.w	r3, r3, #2
 800168e:	60fb      	str	r3, [r7, #12]
	GPS_DataBuffer[4] = 'K';
	GPS_DataBuffer[5] = '3';
	GPS_DataBuffer[6] = '1';
	GPS_DataBuffer[7] = '4';
	numbytes = 8;
	for(i = 0; i < 19; i++)
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	f103 0301 	add.w	r3, r3, #1
 8001696:	60bb      	str	r3, [r7, #8]
 8001698:	68bb      	ldr	r3, [r7, #8]
 800169a:	2b12      	cmp	r3, #18
 800169c:	dde1      	ble.n	8001662 <GPSSetDataOutput+0xa6>
		GPS_DataBuffer[numbytes] = ',';
		GPS_DataBuffer[numbytes + 1] = '0';
		numbytes += 2;
	}
	// Set GGA to 1
	GPS_DataBuffer[15] = '1';
 800169e:	f240 3314 	movw	r3, #788	; 0x314
 80016a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016a6:	f04f 0231 	mov.w	r2, #49	; 0x31
 80016aa:	73da      	strb	r2, [r3, #15]
	// Set RMC to 1
	GPS_DataBuffer[11] = '1';
 80016ac:	f240 3314 	movw	r3, #788	; 0x314
 80016b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016b4:	f04f 0231 	mov.w	r2, #49	; 0x31
 80016b8:	72da      	strb	r2, [r3, #11]
	GPS_DataBuffer[numbytes] = '*';
 80016ba:	f240 3314 	movw	r3, #788	; 0x314
 80016be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016c2:	68fa      	ldr	r2, [r7, #12]
 80016c4:	189b      	adds	r3, r3, r2
 80016c6:	f04f 022a 	mov.w	r2, #42	; 0x2a
 80016ca:	701a      	strb	r2, [r3, #0]
	numbytes++;
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	f103 0301 	add.w	r3, r3, #1
 80016d2:	60fb      	str	r3, [r7, #12]
	checksum = GPS_CalculateChecksum(GPS_DataBuffer, 1, 46);
 80016d4:	f240 3014 	movw	r0, #788	; 0x314
 80016d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80016dc:	f04f 0101 	mov.w	r1, #1
 80016e0:	f04f 022e 	mov.w	r2, #46	; 0x2e
 80016e4:	f000 f878 	bl	80017d8 <GPS_CalculateChecksum>
 80016e8:	4603      	mov	r3, r0
 80016ea:	71fb      	strb	r3, [r7, #7]
	// Convert number to ASCII
	GPS_DataBuffer[numbytes] = GPS_GetChar(checksum, SET);
 80016ec:	79fb      	ldrb	r3, [r7, #7]
 80016ee:	4618      	mov	r0, r3
 80016f0:	f04f 0101 	mov.w	r1, #1
 80016f4:	f000 f846 	bl	8001784 <GPS_GetChar>
 80016f8:	4603      	mov	r3, r0
 80016fa:	461a      	mov	r2, r3
 80016fc:	f240 3314 	movw	r3, #788	; 0x314
 8001700:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001704:	68f9      	ldr	r1, [r7, #12]
 8001706:	185b      	adds	r3, r3, r1
 8001708:	701a      	strb	r2, [r3, #0]
	numbytes++;
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	f103 0301 	add.w	r3, r3, #1
 8001710:	60fb      	str	r3, [r7, #12]
	GPS_DataBuffer[numbytes] = GPS_GetChar(checksum, RESET);
 8001712:	79fb      	ldrb	r3, [r7, #7]
 8001714:	4618      	mov	r0, r3
 8001716:	f04f 0100 	mov.w	r1, #0
 800171a:	f000 f833 	bl	8001784 <GPS_GetChar>
 800171e:	4603      	mov	r3, r0
 8001720:	461a      	mov	r2, r3
 8001722:	f240 3314 	movw	r3, #788	; 0x314
 8001726:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800172a:	68f9      	ldr	r1, [r7, #12]
 800172c:	185b      	adds	r3, r3, r1
 800172e:	701a      	strb	r2, [r3, #0]
	numbytes++;
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	f103 0301 	add.w	r3, r3, #1
 8001736:	60fb      	str	r3, [r7, #12]
	GPS_DataBuffer[numbytes] = 0x0d;	// ASCII <CR>
 8001738:	f240 3314 	movw	r3, #788	; 0x314
 800173c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001740:	68fa      	ldr	r2, [r7, #12]
 8001742:	189b      	adds	r3, r3, r2
 8001744:	f04f 020d 	mov.w	r2, #13
 8001748:	701a      	strb	r2, [r3, #0]
	numbytes++;
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	f103 0301 	add.w	r3, r3, #1
 8001750:	60fb      	str	r3, [r7, #12]
	GPS_DataBuffer[numbytes] = 0x0a;	// ASCII <LF>
 8001752:	f240 3314 	movw	r3, #788	; 0x314
 8001756:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800175a:	68fa      	ldr	r2, [r7, #12]
 800175c:	189b      	adds	r3, r3, r2
 800175e:	f04f 020a 	mov.w	r2, #10
 8001762:	701a      	strb	r2, [r3, #0]
	numbytes++;
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	f103 0301 	add.w	r3, r3, #1
 800176a:	60fb      	str	r3, [r7, #12]

	// Send to DMA
	transferDMA_USART3(GPS_DataBuffer, numbytes);
 800176c:	f240 3014 	movw	r0, #788	; 0x314
 8001770:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001774:	68f9      	ldr	r1, [r7, #12]
 8001776:	f7ff fde9 	bl	800134c <transferDMA_USART3>
}
 800177a:	f107 0710 	add.w	r7, r7, #16
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop

08001784 <GPS_GetChar>:

uint8_t GPS_GetChar(uint8_t data, FlagStatus part)
{
 8001784:	b480      	push	{r7}
 8001786:	b085      	sub	sp, #20
 8001788:	af00      	add	r7, sp, #0
 800178a:	4602      	mov	r2, r0
 800178c:	460b      	mov	r3, r1
 800178e:	71fa      	strb	r2, [r7, #7]
 8001790:	71bb      	strb	r3, [r7, #6]
	uint8_t character = 0;
 8001792:	f04f 0300 	mov.w	r3, #0
 8001796:	73fb      	strb	r3, [r7, #15]
	// Part = SET -> get upper 4 bits, RESET -> get lower 4 bits
	if(part)
 8001798:	79bb      	ldrb	r3, [r7, #6]
 800179a:	2b00      	cmp	r3, #0
 800179c:	d004      	beq.n	80017a8 <GPS_GetChar+0x24>
	{
		// Upper 4 bits
		character = (data >> 4) & 0x0F;
 800179e:	79fb      	ldrb	r3, [r7, #7]
 80017a0:	ea4f 1313 	mov.w	r3, r3, lsr #4
 80017a4:	73fb      	strb	r3, [r7, #15]
 80017a6:	e003      	b.n	80017b0 <GPS_GetChar+0x2c>
	}
	else
	{
		character = data & 0x0F;
 80017a8:	79fb      	ldrb	r3, [r7, #7]
 80017aa:	f003 030f 	and.w	r3, r3, #15
 80017ae:	73fb      	strb	r3, [r7, #15]
	}
	if(character < 10)
 80017b0:	7bfb      	ldrb	r3, [r7, #15]
 80017b2:	2b09      	cmp	r3, #9
 80017b4:	d804      	bhi.n	80017c0 <GPS_GetChar+0x3c>
	{
		// Result = x + 48
		character = character + 48;
 80017b6:	7bfb      	ldrb	r3, [r7, #15]
 80017b8:	f103 0330 	add.w	r3, r3, #48	; 0x30
 80017bc:	73fb      	strb	r3, [r7, #15]
 80017be:	e003      	b.n	80017c8 <GPS_GetChar+0x44>
	}
	else
	{
		// Result = x -10 + 65 = x + 55
		character = character + 55;
 80017c0:	7bfb      	ldrb	r3, [r7, #15]
 80017c2:	f103 0337 	add.w	r3, r3, #55	; 0x37
 80017c6:	73fb      	strb	r3, [r7, #15]
	}
	return character;
 80017c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	f107 0714 	add.w	r7, r7, #20
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bc80      	pop	{r7}
 80017d4:	4770      	bx	lr
 80017d6:	bf00      	nop

080017d8 <GPS_CalculateChecksum>:

uint8_t GPS_CalculateChecksum(uint8_t *data, int startByte, int dataCount)
{
 80017d8:	b480      	push	{r7}
 80017da:	b087      	sub	sp, #28
 80017dc:	af00      	add	r7, sp, #0
 80017de:	60f8      	str	r0, [r7, #12]
 80017e0:	60b9      	str	r1, [r7, #8]
 80017e2:	607a      	str	r2, [r7, #4]
	int i = 0;
 80017e4:	f04f 0300 	mov.w	r3, #0
 80017e8:	617b      	str	r3, [r7, #20]
	uint8_t checksum = GPS_DataBuffer[startByte];
 80017ea:	f240 3314 	movw	r3, #788	; 0x314
 80017ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017f2:	68ba      	ldr	r2, [r7, #8]
 80017f4:	189b      	adds	r3, r3, r2
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	74fb      	strb	r3, [r7, #19]
	for(i = startByte + 1; i < dataCount; i++)
 80017fa:	68bb      	ldr	r3, [r7, #8]
 80017fc:	f103 0301 	add.w	r3, r3, #1
 8001800:	617b      	str	r3, [r7, #20]
 8001802:	e00d      	b.n	8001820 <GPS_CalculateChecksum+0x48>
	{
		checksum = checksum ^ GPS_DataBuffer[i];
 8001804:	f240 3314 	movw	r3, #788	; 0x314
 8001808:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800180c:	697a      	ldr	r2, [r7, #20]
 800180e:	189b      	adds	r3, r3, r2
 8001810:	781a      	ldrb	r2, [r3, #0]
 8001812:	7cfb      	ldrb	r3, [r7, #19]
 8001814:	4053      	eors	r3, r2
 8001816:	74fb      	strb	r3, [r7, #19]

uint8_t GPS_CalculateChecksum(uint8_t *data, int startByte, int dataCount)
{
	int i = 0;
	uint8_t checksum = GPS_DataBuffer[startByte];
	for(i = startByte + 1; i < dataCount; i++)
 8001818:	697b      	ldr	r3, [r7, #20]
 800181a:	f103 0301 	add.w	r3, r3, #1
 800181e:	617b      	str	r3, [r7, #20]
 8001820:	697a      	ldr	r2, [r7, #20]
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	429a      	cmp	r2, r3
 8001826:	dbed      	blt.n	8001804 <GPS_CalculateChecksum+0x2c>
	{
		checksum = checksum ^ GPS_DataBuffer[i];
	}
	return checksum;
 8001828:	7cfb      	ldrb	r3, [r7, #19]
}
 800182a:	4618      	mov	r0, r3
 800182c:	f107 071c 	add.w	r7, r7, #28
 8001830:	46bd      	mov	sp, r7
 8001832:	bc80      	pop	{r7}
 8001834:	4770      	bx	lr
 8001836:	bf00      	nop

08001838 <GPS_CharToByte>:

uint8_t GPS_CharToByte(uint8_t data)
{
 8001838:	b480      	push	{r7}
 800183a:	b083      	sub	sp, #12
 800183c:	af00      	add	r7, sp, #0
 800183e:	4603      	mov	r3, r0
 8001840:	71fb      	strb	r3, [r7, #7]
	// Data is a number 0 - 9 in ASCII
	// To get value, remove 48 from data
	return data - 48;
 8001842:	79fb      	ldrb	r3, [r7, #7]
 8001844:	f1a3 0330 	sub.w	r3, r3, #48	; 0x30
 8001848:	b2db      	uxtb	r3, r3
}
 800184a:	4618      	mov	r0, r3
 800184c:	f107 070c 	add.w	r7, r7, #12
 8001850:	46bd      	mov	sp, r7
 8001852:	bc80      	pop	{r7}
 8001854:	4770      	bx	lr
 8001856:	bf00      	nop

08001858 <GPS_ReceiveProcess>:

void GPS_ReceiveProcess(uint8_t data)
{
 8001858:	b590      	push	{r4, r7, lr}
 800185a:	b085      	sub	sp, #20
 800185c:	af00      	add	r7, sp, #0
 800185e:	4603      	mov	r3, r0
 8001860:	71fb      	strb	r3, [r7, #7]
	uint16_t temp = 0;
 8001862:	f04f 0300 	mov.w	r3, #0
 8001866:	81fb      	strh	r3, [r7, #14]
	// Check that we are not sending data. If we are, do not mess with the buffer
	if(!GPS_SENDING)
 8001868:	f240 6330 	movw	r3, #1584	; 0x630
 800186c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	f003 0320 	and.w	r3, r3, #32
 8001876:	b2db      	uxtb	r3, r3
 8001878:	2b00      	cmp	r3, #0
 800187a:	f041 81ac 	bne.w	8002bd6 <GPS_ReceiveProcess+0x137e>
	{
		switch(GPS_ProcesState)
 800187e:	f240 2340 	movw	r3, #576	; 0x240
 8001882:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	2b03      	cmp	r3, #3
 800188a:	f201 8197 	bhi.w	8002bbc <GPS_ReceiveProcess+0x1364>
 800188e:	a201      	add	r2, pc, #4	; (adr r2, 8001894 <GPS_ReceiveProcess+0x3c>)
 8001890:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001894:	080018a5 	.word	0x080018a5
 8001898:	08001917 	.word	0x08001917
 800189c:	080022ad 	.word	0x080022ad
 80018a0:	08002b77 	.word	0x08002b77
		{
			case GPS_WAITINGSTART:
			{
				if(data == '$')
 80018a4:	79fb      	ldrb	r3, [r7, #7]
 80018a6:	2b24      	cmp	r3, #36	; 0x24
 80018a8:	f041 8190 	bne.w	8002bcc <GPS_ReceiveProcess+0x1374>
				{
					GPS_ProcesState = GPS_RECEIVE_NUMBER;
 80018ac:	f240 2340 	movw	r3, #576	; 0x240
 80018b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018b4:	f04f 0201 	mov.w	r2, #1
 80018b8:	701a      	strb	r2, [r3, #0]
					GPS_NextData = GPS_NEXTDATA_DATACODE;
 80018ba:	f240 2341 	movw	r3, #577	; 0x241
 80018be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018c2:	f04f 0213 	mov.w	r2, #19
 80018c6:	701a      	strb	r2, [r3, #0]
					// Go to next data
					GPS_Digits[0] = 0;
 80018c8:	f240 3304 	movw	r3, #772	; 0x304
 80018cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018d0:	f04f 0200 	mov.w	r2, #0
 80018d4:	701a      	strb	r2, [r3, #0]
					GPS_Digits[1] = 0;
 80018d6:	f240 3304 	movw	r3, #772	; 0x304
 80018da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018de:	f04f 0200 	mov.w	r2, #0
 80018e2:	705a      	strb	r2, [r3, #1]
					GPS_Digits_Count = 0;
 80018e4:	f240 2349 	movw	r3, #585	; 0x249
 80018e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018ec:	f04f 0200 	mov.w	r2, #0
 80018f0:	701a      	strb	r2, [r3, #0]
					GPSFLAG_CR_RECEIVED = 0;
 80018f2:	f240 23fc 	movw	r3, #764	; 0x2fc
 80018f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018fa:	781a      	ldrb	r2, [r3, #0]
 80018fc:	f36f 1245 	bfc	r2, #5, #1
 8001900:	701a      	strb	r2, [r3, #0]
					GPSFLAG_CHECKSUM_RESET = 1;
 8001902:	f240 23fc 	movw	r3, #764	; 0x2fc
 8001906:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800190a:	781a      	ldrb	r2, [r3, #0]
 800190c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001910:	701a      	strb	r2, [r3, #0]
				}
				break;
 8001912:	f001 b95b 	b.w	8002bcc <GPS_ReceiveProcess+0x1374>
			}
			case GPS_RECEIVE_NUMBER:
			{
				if(data == ',')
 8001916:	79fb      	ldrb	r3, [r7, #7]
 8001918:	2b2c      	cmp	r3, #44	; 0x2c
 800191a:	f040 83d6 	bne.w	80020ca <GPS_ReceiveProcess+0x872>
				{
					// Store data and go to next data
					switch(GPS_NextData)
 800191e:	f240 2341 	movw	r3, #577	; 0x241
 8001922:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	2b13      	cmp	r3, #19
 800192a:	f200 83b0 	bhi.w	800208e <GPS_ReceiveProcess+0x836>
 800192e:	a201      	add	r2, pc, #4	; (adr r2, 8001934 <GPS_ReceiveProcess+0xdc>)
 8001930:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001934:	08001e09 	.word	0x08001e09
 8001938:	08001d3b 	.word	0x08001d3b
 800193c:	08001e97 	.word	0x08001e97
 8001940:	08001edf 	.word	0x08001edf
 8001944:	08001ad1 	.word	0x08001ad1
 8001948:	08001b41 	.word	0x08001b41
 800194c:	08001be9 	.word	0x08001be9
 8001950:	08001c5b 	.word	0x08001c5b
 8001954:	08001fb7 	.word	0x08001fb7
 8001958:	08001fff 	.word	0x08001fff
 800195c:	08001d0f 	.word	0x08001d0f
 8001960:	08002047 	.word	0x08002047
 8001964:	0800208f 	.word	0x0800208f
 8001968:	08001a67 	.word	0x08001a67
 800196c:	08001f27 	.word	0x08001f27
 8001970:	08001f6f 	.word	0x08001f6f
 8001974:	0800208f 	.word	0x0800208f
 8001978:	0800208f 	.word	0x0800208f
 800197c:	0800208f 	.word	0x0800208f
 8001980:	08001985 	.word	0x08001985
					{
						case GPS_NEXTDATA_DATACODE:
						{
							// Go to next data
							GPS_NextData = GPS_NEXTDATA_TIME;
 8001984:	f240 2341 	movw	r3, #577	; 0x241
 8001988:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800198c:	f04f 0200 	mov.w	r2, #0
 8001990:	701a      	strb	r2, [r3, #0]
							GPS_Digits_Count = 0;
 8001992:	f240 2349 	movw	r3, #585	; 0x249
 8001996:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800199a:	f04f 0200 	mov.w	r2, #0
 800199e:	701a      	strb	r2, [r3, #0]
							if((GPS_Digits[2] == 'G') && (GPS_Digits[3] == 'G') && (GPS_Digits[4] == 'A'))
 80019a0:	f240 3304 	movw	r3, #772	; 0x304
 80019a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019a8:	789b      	ldrb	r3, [r3, #2]
 80019aa:	2b47      	cmp	r3, #71	; 0x47
 80019ac:	d11e      	bne.n	80019ec <GPS_ReceiveProcess+0x194>
 80019ae:	f240 3304 	movw	r3, #772	; 0x304
 80019b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019b6:	78db      	ldrb	r3, [r3, #3]
 80019b8:	2b47      	cmp	r3, #71	; 0x47
 80019ba:	d117      	bne.n	80019ec <GPS_ReceiveProcess+0x194>
 80019bc:	f240 3304 	movw	r3, #772	; 0x304
 80019c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019c4:	791b      	ldrb	r3, [r3, #4]
 80019c6:	2b41      	cmp	r3, #65	; 0x41
 80019c8:	d110      	bne.n	80019ec <GPS_ReceiveProcess+0x194>
							{
								GPSFLAG_GGA = 1;
 80019ca:	f240 23fc 	movw	r3, #764	; 0x2fc
 80019ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019d2:	781a      	ldrb	r2, [r3, #0]
 80019d4:	f042 0208 	orr.w	r2, r2, #8
 80019d8:	701a      	strb	r2, [r3, #0]
								GPSFLAG_RMC = 0;
 80019da:	f240 23fc 	movw	r3, #764	; 0x2fc
 80019de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019e2:	781a      	ldrb	r2, [r3, #0]
 80019e4:	f36f 1204 	bfc	r2, #4, #1
 80019e8:	701a      	strb	r2, [r3, #0]
 80019ea:	e03b      	b.n	8001a64 <GPS_ReceiveProcess+0x20c>
							}
							else if((GPS_Digits[2] == 'R') && (GPS_Digits[3] == 'M') && (GPS_Digits[4] == 'C'))
 80019ec:	f240 3304 	movw	r3, #772	; 0x304
 80019f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019f4:	789b      	ldrb	r3, [r3, #2]
 80019f6:	2b52      	cmp	r3, #82	; 0x52
 80019f8:	d11e      	bne.n	8001a38 <GPS_ReceiveProcess+0x1e0>
 80019fa:	f240 3304 	movw	r3, #772	; 0x304
 80019fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a02:	78db      	ldrb	r3, [r3, #3]
 8001a04:	2b4d      	cmp	r3, #77	; 0x4d
 8001a06:	d117      	bne.n	8001a38 <GPS_ReceiveProcess+0x1e0>
 8001a08:	f240 3304 	movw	r3, #772	; 0x304
 8001a0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a10:	791b      	ldrb	r3, [r3, #4]
 8001a12:	2b43      	cmp	r3, #67	; 0x43
 8001a14:	d110      	bne.n	8001a38 <GPS_ReceiveProcess+0x1e0>
							{
								GPSFLAG_GGA = 0;
 8001a16:	f240 23fc 	movw	r3, #764	; 0x2fc
 8001a1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a1e:	781a      	ldrb	r2, [r3, #0]
 8001a20:	f36f 02c3 	bfc	r2, #3, #1
 8001a24:	701a      	strb	r2, [r3, #0]
								GPSFLAG_RMC = 1;
 8001a26:	f240 23fc 	movw	r3, #764	; 0x2fc
 8001a2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a2e:	781a      	ldrb	r2, [r3, #0]
 8001a30:	f042 0210 	orr.w	r2, r2, #16
 8001a34:	701a      	strb	r2, [r3, #0]
 8001a36:	e015      	b.n	8001a64 <GPS_ReceiveProcess+0x20c>
							}
							else
							{
								// Else sentence not supported
								GPS_NextData = GPS_NEXTDATA_VOID;
 8001a38:	f240 2341 	movw	r3, #577	; 0x241
 8001a3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a40:	f04f 0215 	mov.w	r2, #21
 8001a44:	701a      	strb	r2, [r3, #0]
								GPS_ProcesState = GPS_WAITINGSTART;
 8001a46:	f240 2340 	movw	r3, #576	; 0x240
 8001a4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a4e:	f04f 0200 	mov.w	r2, #0
 8001a52:	701a      	strb	r2, [r3, #0]
								GPS_Digits_Count = 0;
 8001a54:	f240 2349 	movw	r3, #585	; 0x249
 8001a58:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a5c:	f04f 0200 	mov.w	r2, #0
 8001a60:	701a      	strb	r2, [r3, #0]
							}
							break;
 8001a62:	e314      	b.n	800208e <GPS_ReceiveProcess+0x836>
 8001a64:	e313      	b.n	800208e <GPS_ReceiveProcess+0x836>
						}
						case GPS_NEXTDATA_STATUS:
						{
							// A=valid, V=invalid
							if(GPS_Digits[0] == 'V')
 8001a66:	f240 3304 	movw	r3, #772	; 0x304
 8001a6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a6e:	781b      	ldrb	r3, [r3, #0]
 8001a70:	2b56      	cmp	r3, #86	; 0x56
 8001a72:	d10f      	bne.n	8001a94 <GPS_ReceiveProcess+0x23c>
							{
								// GPS_VALID bit 15: 0=invalid, 1=valid
								GPS_VALID_T = GPS_VALID_T & ~0x8000;
 8001a74:	f240 3358 	movw	r3, #856	; 0x358
 8001a78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a7c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001a7e:	ea4f 4343 	mov.w	r3, r3, lsl #17
 8001a82:	ea4f 4353 	mov.w	r3, r3, lsr #17
 8001a86:	b29a      	uxth	r2, r3
 8001a88:	f240 3358 	movw	r3, #856	; 0x358
 8001a8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a90:	84da      	strh	r2, [r3, #38]	; 0x26
 8001a92:	e00e      	b.n	8001ab2 <GPS_ReceiveProcess+0x25a>
							}
							else
							{
								GPS_VALID_T = GPS_VALID_T | 0x8000;
 8001a94:	f240 3358 	movw	r3, #856	; 0x358
 8001a98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a9c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001a9e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001aa2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001aa6:	b29a      	uxth	r2, r3
 8001aa8:	f240 3358 	movw	r3, #856	; 0x358
 8001aac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ab0:	84da      	strh	r2, [r3, #38]	; 0x26
							}
							// Go to next data
							GPS_NextData = GPS_NEXTDATA_LATITUDE;
 8001ab2:	f240 2341 	movw	r3, #577	; 0x241
 8001ab6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001aba:	f04f 0202 	mov.w	r2, #2
 8001abe:	701a      	strb	r2, [r3, #0]
							GPS_Digits_Count = 0;
 8001ac0:	f240 2349 	movw	r3, #585	; 0x249
 8001ac4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ac8:	f04f 0200 	mov.w	r2, #0
 8001acc:	701a      	strb	r2, [r3, #0]
							break;
 8001ace:	e2de      	b.n	800208e <GPS_ReceiveProcess+0x836>
						}
						// Case data received N/S
						case GPS_NEXTDATA_NS:
						{
							// GPS_NS_EW, bit0: N=0,S=1; bit1:E=0,W=1
							if(GPS_Digits[0] == 'N')
 8001ad0:	f240 3304 	movw	r3, #772	; 0x304
 8001ad4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ad8:	781b      	ldrb	r3, [r3, #0]
 8001ada:	2b4e      	cmp	r3, #78	; 0x4e
 8001adc:	d10d      	bne.n	8001afa <GPS_ReceiveProcess+0x2a2>
							{
								GPS_NS_EW_T = GPS_NS_EW_T & ~0x0001;
 8001ade:	f240 3358 	movw	r3, #856	; 0x358
 8001ae2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ae6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001ae8:	f023 0301 	bic.w	r3, r3, #1
 8001aec:	b29a      	uxth	r2, r3
 8001aee:	f240 3358 	movw	r3, #856	; 0x358
 8001af2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001af6:	849a      	strh	r2, [r3, #36]	; 0x24
 8001af8:	e00c      	b.n	8001b14 <GPS_ReceiveProcess+0x2bc>
							}
							else
							{
								GPS_NS_EW_T = GPS_NS_EW_T | 0x0001;
 8001afa:	f240 3358 	movw	r3, #856	; 0x358
 8001afe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b02:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001b04:	f043 0301 	orr.w	r3, r3, #1
 8001b08:	b29a      	uxth	r2, r3
 8001b0a:	f240 3358 	movw	r3, #856	; 0x358
 8001b0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b12:	849a      	strh	r2, [r3, #36]	; 0x24
							}
							// Go to next data
							GPS_NextData = GPS_NEXTDATA_LONGITUDE;
 8001b14:	f240 2341 	movw	r3, #577	; 0x241
 8001b18:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b1c:	f04f 0203 	mov.w	r2, #3
 8001b20:	701a      	strb	r2, [r3, #0]
							GPS_ProcesState = GPS_RECEIVE_NUMBER;
 8001b22:	f240 2340 	movw	r3, #576	; 0x240
 8001b26:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b2a:	f04f 0201 	mov.w	r2, #1
 8001b2e:	701a      	strb	r2, [r3, #0]
							GPS_Digits_Count = 0;
 8001b30:	f240 2349 	movw	r3, #585	; 0x249
 8001b34:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b38:	f04f 0200 	mov.w	r2, #0
 8001b3c:	701a      	strb	r2, [r3, #0]
							break;
 8001b3e:	e2a6      	b.n	800208e <GPS_ReceiveProcess+0x836>
						}
						case GPS_NEXTDATA_EW:
						{
							// GPS_NS_EW, bit0: N=0,S=1; bit1:E=0,W=1
							if(GPS_Digits[0] == 'E')
 8001b40:	f240 3304 	movw	r3, #772	; 0x304
 8001b44:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b48:	781b      	ldrb	r3, [r3, #0]
 8001b4a:	2b45      	cmp	r3, #69	; 0x45
 8001b4c:	d10d      	bne.n	8001b6a <GPS_ReceiveProcess+0x312>
							{
								GPS_NS_EW_T = GPS_NS_EW_T & ~0x0002;
 8001b4e:	f240 3358 	movw	r3, #856	; 0x358
 8001b52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b56:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001b58:	f023 0302 	bic.w	r3, r3, #2
 8001b5c:	b29a      	uxth	r2, r3
 8001b5e:	f240 3358 	movw	r3, #856	; 0x358
 8001b62:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b66:	849a      	strh	r2, [r3, #36]	; 0x24
 8001b68:	e00c      	b.n	8001b84 <GPS_ReceiveProcess+0x32c>
							}
							else
							{
								GPS_NS_EW_T = GPS_NS_EW_T | 0x0002;
 8001b6a:	f240 3358 	movw	r3, #856	; 0x358
 8001b6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b72:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001b74:	f043 0302 	orr.w	r3, r3, #2
 8001b78:	b29a      	uxth	r2, r3
 8001b7a:	f240 3358 	movw	r3, #856	; 0x358
 8001b7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b82:	849a      	strh	r2, [r3, #36]	; 0x24
							}
							// Go to next data
							if(GPSFLAG_GGA)
 8001b84:	f240 23fc 	movw	r3, #764	; 0x2fc
 8001b88:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b8c:	781b      	ldrb	r3, [r3, #0]
 8001b8e:	f003 0308 	and.w	r3, r3, #8
 8001b92:	b2db      	uxtb	r3, r3
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d007      	beq.n	8001ba8 <GPS_ReceiveProcess+0x350>
							{
								GPS_NextData = GPS_NEXTDATA_FIXVALID;
 8001b98:	f240 2341 	movw	r3, #577	; 0x241
 8001b9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ba0:	f04f 0206 	mov.w	r2, #6
 8001ba4:	701a      	strb	r2, [r3, #0]
 8001ba6:	e010      	b.n	8001bca <GPS_ReceiveProcess+0x372>
							}
							else if(GPSFLAG_RMC)
 8001ba8:	f240 23fc 	movw	r3, #764	; 0x2fc
 8001bac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bb0:	781b      	ldrb	r3, [r3, #0]
 8001bb2:	f003 0310 	and.w	r3, r3, #16
 8001bb6:	b2db      	uxtb	r3, r3
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d006      	beq.n	8001bca <GPS_ReceiveProcess+0x372>
							{
								GPS_NextData = GPS_NEXTDATA_SPEED;
 8001bbc:	f240 2341 	movw	r3, #577	; 0x241
 8001bc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bc4:	f04f 020e 	mov.w	r2, #14
 8001bc8:	701a      	strb	r2, [r3, #0]
							}
							GPS_ProcesState = GPS_RECEIVE_NUMBER;
 8001bca:	f240 2340 	movw	r3, #576	; 0x240
 8001bce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bd2:	f04f 0201 	mov.w	r2, #1
 8001bd6:	701a      	strb	r2, [r3, #0]
							GPS_Digits_Count = 0;
 8001bd8:	f240 2349 	movw	r3, #585	; 0x249
 8001bdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001be0:	f04f 0200 	mov.w	r2, #0
 8001be4:	701a      	strb	r2, [r3, #0]
							break;
 8001be6:	e252      	b.n	800208e <GPS_ReceiveProcess+0x836>
						}
						case GPS_NEXTDATA_FIXVALID:
						{
							// GPS_VALID bits 0 - 4
							// Clear lower 4 bits
							GPS_VALID_T = GPS_VALID_T & 0xFFF0;
 8001be8:	f240 3358 	movw	r3, #856	; 0x358
 8001bec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bf0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001bf2:	f023 030f 	bic.w	r3, r3, #15
 8001bf6:	b29a      	uxth	r2, r3
 8001bf8:	f240 3358 	movw	r3, #856	; 0x358
 8001bfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c00:	84da      	strh	r2, [r3, #38]	; 0x26
							GPS_VALID_T = GPS_VALID_T | ((GPS_Digits[0] - 48) & 0x0F);
 8001c02:	f240 3358 	movw	r3, #856	; 0x358
 8001c06:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c0a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001c0c:	b29a      	uxth	r2, r3
 8001c0e:	f240 3304 	movw	r3, #772	; 0x304
 8001c12:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	f003 030f 	and.w	r3, r3, #15
 8001c1c:	b29b      	uxth	r3, r3
 8001c1e:	4313      	orrs	r3, r2
 8001c20:	b29b      	uxth	r3, r3
 8001c22:	b29a      	uxth	r2, r3
 8001c24:	f240 3358 	movw	r3, #856	; 0x358
 8001c28:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c2c:	84da      	strh	r2, [r3, #38]	; 0x26
							// Go to next data
							GPS_ProcesState = GPS_RECEIVE_NUMBER;
 8001c2e:	f240 2340 	movw	r3, #576	; 0x240
 8001c32:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c36:	f04f 0201 	mov.w	r2, #1
 8001c3a:	701a      	strb	r2, [r3, #0]
							GPS_NextData = GPS_NEXTDATA_NUMSAT;
 8001c3c:	f240 2341 	movw	r3, #577	; 0x241
 8001c40:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c44:	f04f 0207 	mov.w	r2, #7
 8001c48:	701a      	strb	r2, [r3, #0]
							GPS_Digits_Count = 0;
 8001c4a:	f240 2349 	movw	r3, #585	; 0x249
 8001c4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c52:	f04f 0200 	mov.w	r2, #0
 8001c56:	701a      	strb	r2, [r3, #0]
							break;
 8001c58:	e219      	b.n	800208e <GPS_ReceiveProcess+0x836>
						}
						case GPS_NEXTDATA_NUMSAT:
						{
							temp = 1;
 8001c5a:	f04f 0301 	mov.w	r3, #1
 8001c5e:	81fb      	strh	r3, [r7, #14]
							GPS_SATSTATUS_T = 0;
 8001c60:	f240 3358 	movw	r3, #856	; 0x358
 8001c64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c68:	f04f 0200 	mov.w	r2, #0
 8001c6c:	829a      	strh	r2, [r3, #20]
							do
							{
								GPS_Digits_Count--;
 8001c6e:	f240 2349 	movw	r3, #585	; 0x249
 8001c72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	f103 33ff 	add.w	r3, r3, #4294967295
 8001c7c:	b2da      	uxtb	r2, r3
 8001c7e:	f240 2349 	movw	r3, #585	; 0x249
 8001c82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c86:	701a      	strb	r2, [r3, #0]
								GPS_SATSTATUS_T = GPS_SATSTATUS_T + (GPS_Digits[GPS_Digits_Count] - 48) * temp;
 8001c88:	f240 3358 	movw	r3, #856	; 0x358
 8001c8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c90:	8a9a      	ldrh	r2, [r3, #20]
 8001c92:	f240 2349 	movw	r3, #585	; 0x249
 8001c96:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c9a:	781b      	ldrb	r3, [r3, #0]
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	f240 3304 	movw	r3, #772	; 0x304
 8001ca2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ca6:	5c5b      	ldrb	r3, [r3, r1]
 8001ca8:	f1a3 0330 	sub.w	r3, r3, #48	; 0x30
 8001cac:	b29b      	uxth	r3, r3
 8001cae:	89f9      	ldrh	r1, [r7, #14]
 8001cb0:	fb01 f303 	mul.w	r3, r1, r3
 8001cb4:	b29b      	uxth	r3, r3
 8001cb6:	18d3      	adds	r3, r2, r3
 8001cb8:	b29a      	uxth	r2, r3
 8001cba:	f240 3358 	movw	r3, #856	; 0x358
 8001cbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001cc2:	829a      	strh	r2, [r3, #20]
								temp = temp * 10;
 8001cc4:	89fb      	ldrh	r3, [r7, #14]
 8001cc6:	461a      	mov	r2, r3
 8001cc8:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8001ccc:	18d3      	adds	r3, r2, r3
 8001cce:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001cd2:	81fb      	strh	r3, [r7, #14]
							}
							while(GPS_Digits_Count > 0);
 8001cd4:	f240 2349 	movw	r3, #585	; 0x249
 8001cd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001cdc:	781b      	ldrb	r3, [r3, #0]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d1c5      	bne.n	8001c6e <GPS_ReceiveProcess+0x416>
							// Go to next data
							GPS_ProcesState = GPS_RECEIVE_NUMBER;
 8001ce2:	f240 2340 	movw	r3, #576	; 0x240
 8001ce6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001cea:	f04f 0201 	mov.w	r2, #1
 8001cee:	701a      	strb	r2, [r3, #0]
							GPS_NextData = GPS_NEXTDATA_HDOP;
 8001cf0:	f240 2341 	movw	r3, #577	; 0x241
 8001cf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001cf8:	f04f 0208 	mov.w	r2, #8
 8001cfc:	701a      	strb	r2, [r3, #0]
							GPS_Digits_Count = 0;
 8001cfe:	f240 2349 	movw	r3, #585	; 0x249
 8001d02:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d06:	f04f 0200 	mov.w	r2, #0
 8001d0a:	701a      	strb	r2, [r3, #0]
							break;
 8001d0c:	e1bf      	b.n	800208e <GPS_ReceiveProcess+0x836>
						}
						case GPS_NEXTDATA_M1:
						{
							// Go to next data
							GPS_ProcesState = GPS_RECEIVE_NUMBER;
 8001d0e:	f240 2340 	movw	r3, #576	; 0x240
 8001d12:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d16:	f04f 0201 	mov.w	r2, #1
 8001d1a:	701a      	strb	r2, [r3, #0]
							GPS_NextData = GPS_NEXTDATA_GG;
 8001d1c:	f240 2341 	movw	r3, #577	; 0x241
 8001d20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d24:	f04f 020b 	mov.w	r2, #11
 8001d28:	701a      	strb	r2, [r3, #0]
							GPS_Digits_Count = 0;
 8001d2a:	f240 2349 	movw	r3, #585	; 0x249
 8001d2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d32:	f04f 0200 	mov.w	r2, #0
 8001d36:	701a      	strb	r2, [r3, #0]
							break;
 8001d38:	e1a9      	b.n	800208e <GPS_ReceiveProcess+0x836>
						}
						case GPS_NEXTDATA_DATE:
						{
							// Store received date
							// Store day
							GPS_DAY_T = ((GPS_Digits[0] - 48) * 10) + (GPS_Digits[1] - 48);
 8001d3a:	f240 3304 	movw	r3, #772	; 0x304
 8001d3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d42:	781b      	ldrb	r3, [r3, #0]
 8001d44:	461a      	mov	r2, r3
 8001d46:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8001d4a:	18d3      	adds	r3, r2, r3
 8001d4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001d50:	b29a      	uxth	r2, r3
 8001d52:	f240 3304 	movw	r3, #772	; 0x304
 8001d56:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d5a:	785b      	ldrb	r3, [r3, #1]
 8001d5c:	18d3      	adds	r3, r2, r3
 8001d5e:	b29b      	uxth	r3, r3
 8001d60:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 8001d64:	b29a      	uxth	r2, r3
 8001d66:	f240 3358 	movw	r3, #856	; 0x358
 8001d6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d6e:	83da      	strh	r2, [r3, #30]
							// Store month
							GPS_MONTH_T = ((GPS_Digits[2] - 48) * 10) + (GPS_Digits[3] - 48);
 8001d70:	f240 3304 	movw	r3, #772	; 0x304
 8001d74:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d78:	789b      	ldrb	r3, [r3, #2]
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8001d80:	18d3      	adds	r3, r2, r3
 8001d82:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001d86:	b29a      	uxth	r2, r3
 8001d88:	f240 3304 	movw	r3, #772	; 0x304
 8001d8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d90:	78db      	ldrb	r3, [r3, #3]
 8001d92:	18d3      	adds	r3, r2, r3
 8001d94:	b29b      	uxth	r3, r3
 8001d96:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 8001d9a:	b29a      	uxth	r2, r3
 8001d9c:	f240 3358 	movw	r3, #856	; 0x358
 8001da0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001da4:	841a      	strh	r2, [r3, #32]
							// Store year
							GPS_YEAR_T = ((GPS_Digits[4] - 48) * 10) + (GPS_Digits[5] - 48);
 8001da6:	f240 3304 	movw	r3, #772	; 0x304
 8001daa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001dae:	791b      	ldrb	r3, [r3, #4]
 8001db0:	461a      	mov	r2, r3
 8001db2:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8001db6:	18d3      	adds	r3, r2, r3
 8001db8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001dbc:	b29a      	uxth	r2, r3
 8001dbe:	f240 3304 	movw	r3, #772	; 0x304
 8001dc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001dc6:	795b      	ldrb	r3, [r3, #5]
 8001dc8:	18d3      	adds	r3, r2, r3
 8001dca:	b29b      	uxth	r3, r3
 8001dcc:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 8001dd0:	b29a      	uxth	r2, r3
 8001dd2:	f240 3358 	movw	r3, #856	; 0x358
 8001dd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001dda:	845a      	strh	r2, [r3, #34]	; 0x22
							// Go to next data
							GPS_ProcesState = GPS_WAITFOREND;
 8001ddc:	f240 2340 	movw	r3, #576	; 0x240
 8001de0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001de4:	f04f 0203 	mov.w	r2, #3
 8001de8:	701a      	strb	r2, [r3, #0]
							GPS_NextData = GPS_NEXTDATA_VOID;
 8001dea:	f240 2341 	movw	r3, #577	; 0x241
 8001dee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001df2:	f04f 0215 	mov.w	r2, #21
 8001df6:	701a      	strb	r2, [r3, #0]
							GPS_Digits_Count = 0;
 8001df8:	f240 2349 	movw	r3, #585	; 0x249
 8001dfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e00:	f04f 0200 	mov.w	r2, #0
 8001e04:	701a      	strb	r2, [r3, #0]
							break;
 8001e06:	e142      	b.n	800208e <GPS_ReceiveProcess+0x836>
						}
						case GPS_NEXTDATA_TIME:
						{
							// Store received time
							// Store hours
							GPS_HOURS_T = 0;
 8001e08:	f240 3358 	movw	r3, #856	; 0x358
 8001e0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e10:	f04f 0200 	mov.w	r2, #0
 8001e14:	82da      	strh	r2, [r3, #22]
							// Store minutes
							GPS_MINUTES_T = 0;
 8001e16:	f240 3358 	movw	r3, #856	; 0x358
 8001e1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e1e:	f04f 0200 	mov.w	r2, #0
 8001e22:	831a      	strh	r2, [r3, #24]
							// Store seconds
							GPS_SECONDS_T = 0;
 8001e24:	f240 3358 	movw	r3, #856	; 0x358
 8001e28:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e2c:	f04f 0200 	mov.w	r2, #0
 8001e30:	835a      	strh	r2, [r3, #26]
							// Go to next data
							if(GPSFLAG_GGA)
 8001e32:	f240 23fc 	movw	r3, #764	; 0x2fc
 8001e36:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e3a:	781b      	ldrb	r3, [r3, #0]
 8001e3c:	f003 0308 	and.w	r3, r3, #8
 8001e40:	b2db      	uxtb	r3, r3
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d007      	beq.n	8001e56 <GPS_ReceiveProcess+0x5fe>
							{
								GPS_NextData = GPS_NEXTDATA_LATITUDE;
 8001e46:	f240 2341 	movw	r3, #577	; 0x241
 8001e4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e4e:	f04f 0202 	mov.w	r2, #2
 8001e52:	701a      	strb	r2, [r3, #0]
 8001e54:	e010      	b.n	8001e78 <GPS_ReceiveProcess+0x620>
							}
							else if(GPSFLAG_RMC)
 8001e56:	f240 23fc 	movw	r3, #764	; 0x2fc
 8001e5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e5e:	781b      	ldrb	r3, [r3, #0]
 8001e60:	f003 0310 	and.w	r3, r3, #16
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d006      	beq.n	8001e78 <GPS_ReceiveProcess+0x620>
							{
								GPS_NextData = GPS_NEXTDATA_STATUS;
 8001e6a:	f240 2341 	movw	r3, #577	; 0x241
 8001e6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e72:	f04f 020d 	mov.w	r2, #13
 8001e76:	701a      	strb	r2, [r3, #0]
							}
							GPS_ProcesState = GPS_RECEIVE_NUMBER;
 8001e78:	f240 2340 	movw	r3, #576	; 0x240
 8001e7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e80:	f04f 0201 	mov.w	r2, #1
 8001e84:	701a      	strb	r2, [r3, #0]
							GPS_Digits_Count = 0;
 8001e86:	f240 2349 	movw	r3, #585	; 0x249
 8001e8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e8e:	f04f 0200 	mov.w	r2, #0
 8001e92:	701a      	strb	r2, [r3, #0]
							break;
 8001e94:	e0fb      	b.n	800208e <GPS_ReceiveProcess+0x836>
						}
						case GPS_NEXTDATA_LATITUDE:
						{
							// Store received latitude
							// Latitude =0 - 90 = 0 - 5.400 minutes
							GPS_LATITUDE_T = 0;
 8001e96:	f240 3358 	movw	r3, #856	; 0x358
 8001e9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e9e:	f04f 0200 	mov.w	r2, #0
 8001ea2:	801a      	strh	r2, [r3, #0]
							GPS_LATITUDE_FRAC_T = 0;
 8001ea4:	f240 3358 	movw	r3, #856	; 0x358
 8001ea8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001eac:	f04f 0200 	mov.w	r2, #0
 8001eb0:	805a      	strh	r2, [r3, #2]
							// Go to next data
							GPS_NextData = GPS_NEXTDATA_NS;
 8001eb2:	f240 2341 	movw	r3, #577	; 0x241
 8001eb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001eba:	f04f 0204 	mov.w	r2, #4
 8001ebe:	701a      	strb	r2, [r3, #0]
							GPS_ProcesState = GPS_RECEIVE_NUMBER;
 8001ec0:	f240 2340 	movw	r3, #576	; 0x240
 8001ec4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ec8:	f04f 0201 	mov.w	r2, #1
 8001ecc:	701a      	strb	r2, [r3, #0]
							GPS_Digits_Count = 0;
 8001ece:	f240 2349 	movw	r3, #585	; 0x249
 8001ed2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ed6:	f04f 0200 	mov.w	r2, #0
 8001eda:	701a      	strb	r2, [r3, #0]
							break;
 8001edc:	e0d7      	b.n	800208e <GPS_ReceiveProcess+0x836>
						}
						case GPS_NEXTDATA_LONGITUDE:
						{
							// Store received longitude
							// Latitude =0 - 180 = 0 - 10.800 minutes
							GPS_LONGITUDE_T = 0;
 8001ede:	f240 3358 	movw	r3, #856	; 0x358
 8001ee2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ee6:	f04f 0200 	mov.w	r2, #0
 8001eea:	809a      	strh	r2, [r3, #4]
							GPS_LONGITUDE_FRAC_T = 0;
 8001eec:	f240 3358 	movw	r3, #856	; 0x358
 8001ef0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ef4:	f04f 0200 	mov.w	r2, #0
 8001ef8:	80da      	strh	r2, [r3, #6]
							// Go to next data
							GPS_NextData = GPS_NEXTDATA_EW;
 8001efa:	f240 2341 	movw	r3, #577	; 0x241
 8001efe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f02:	f04f 0205 	mov.w	r2, #5
 8001f06:	701a      	strb	r2, [r3, #0]
							GPS_ProcesState = GPS_RECEIVE_NUMBER;
 8001f08:	f240 2340 	movw	r3, #576	; 0x240
 8001f0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f10:	f04f 0201 	mov.w	r2, #1
 8001f14:	701a      	strb	r2, [r3, #0]
							GPS_Digits_Count = 0;
 8001f16:	f240 2349 	movw	r3, #585	; 0x249
 8001f1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f1e:	f04f 0200 	mov.w	r2, #0
 8001f22:	701a      	strb	r2, [r3, #0]
							break;
 8001f24:	e0b3      	b.n	800208e <GPS_ReceiveProcess+0x836>
						}
						case GPS_NEXTDATA_SPEED:
						{
							GPS_SPEED_T = 0;
 8001f26:	f240 3358 	movw	r3, #856	; 0x358
 8001f2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f2e:	f04f 0200 	mov.w	r2, #0
 8001f32:	819a      	strh	r2, [r3, #12]
							GPS_SPEED_FRAC_T = 0;
 8001f34:	f240 3358 	movw	r3, #856	; 0x358
 8001f38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f3c:	f04f 0200 	mov.w	r2, #0
 8001f40:	81da      	strh	r2, [r3, #14]
							// Go to next data
							GPS_NextData = GPS_NEXTDATA_HEADING;
 8001f42:	f240 2341 	movw	r3, #577	; 0x241
 8001f46:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f4a:	f04f 020f 	mov.w	r2, #15
 8001f4e:	701a      	strb	r2, [r3, #0]
							GPS_ProcesState = GPS_RECEIVE_NUMBER;
 8001f50:	f240 2340 	movw	r3, #576	; 0x240
 8001f54:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f58:	f04f 0201 	mov.w	r2, #1
 8001f5c:	701a      	strb	r2, [r3, #0]
							GPS_Digits_Count = 0;
 8001f5e:	f240 2349 	movw	r3, #585	; 0x249
 8001f62:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f66:	f04f 0200 	mov.w	r2, #0
 8001f6a:	701a      	strb	r2, [r3, #0]
							break;
 8001f6c:	e08f      	b.n	800208e <GPS_ReceiveProcess+0x836>
						}
						case GPS_NEXTDATA_HEADING:
						{
							GPS_TRACKANGLE_T = 0;
 8001f6e:	f240 3358 	movw	r3, #856	; 0x358
 8001f72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f76:	f04f 0200 	mov.w	r2, #0
 8001f7a:	821a      	strh	r2, [r3, #16]
							GPS_TRACKANGLE_FRAC_T = 0;
 8001f7c:	f240 3358 	movw	r3, #856	; 0x358
 8001f80:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f84:	f04f 0200 	mov.w	r2, #0
 8001f88:	825a      	strh	r2, [r3, #18]
							// Go to next data
							GPS_NextData = GPS_NEXTDATA_DATE;
 8001f8a:	f240 2341 	movw	r3, #577	; 0x241
 8001f8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f92:	f04f 0201 	mov.w	r2, #1
 8001f96:	701a      	strb	r2, [r3, #0]
							GPS_ProcesState = GPS_RECEIVE_NUMBER;
 8001f98:	f240 2340 	movw	r3, #576	; 0x240
 8001f9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fa0:	f04f 0201 	mov.w	r2, #1
 8001fa4:	701a      	strb	r2, [r3, #0]
							GPS_Digits_Count = 0;
 8001fa6:	f240 2349 	movw	r3, #585	; 0x249
 8001faa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fae:	f04f 0200 	mov.w	r2, #0
 8001fb2:	701a      	strb	r2, [r3, #0]
							break;
 8001fb4:	e06b      	b.n	800208e <GPS_ReceiveProcess+0x836>
						}
						case GPS_NEXTDATA_HDOP:
						{
							GPS_HDOP_T = 0;
 8001fb6:	f240 3358 	movw	r3, #856	; 0x358
 8001fba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fbe:	f04f 0200 	mov.w	r2, #0
 8001fc2:	851a      	strh	r2, [r3, #40]	; 0x28
							GPS_HDOP_FRAC_T = 0;
 8001fc4:	f240 3358 	movw	r3, #856	; 0x358
 8001fc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fcc:	f04f 0200 	mov.w	r2, #0
 8001fd0:	855a      	strh	r2, [r3, #42]	; 0x2a
							// Go to next data
							GPS_NextData = GPS_NEXTDATA_ALTITUDE;
 8001fd2:	f240 2341 	movw	r3, #577	; 0x241
 8001fd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fda:	f04f 0209 	mov.w	r2, #9
 8001fde:	701a      	strb	r2, [r3, #0]
							GPS_ProcesState = GPS_RECEIVE_NUMBER;
 8001fe0:	f240 2340 	movw	r3, #576	; 0x240
 8001fe4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fe8:	f04f 0201 	mov.w	r2, #1
 8001fec:	701a      	strb	r2, [r3, #0]
							GPS_Digits_Count = 0;
 8001fee:	f240 2349 	movw	r3, #585	; 0x249
 8001ff2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ff6:	f04f 0200 	mov.w	r2, #0
 8001ffa:	701a      	strb	r2, [r3, #0]
							break;
 8001ffc:	e047      	b.n	800208e <GPS_ReceiveProcess+0x836>
						}
						case GPS_NEXTDATA_ALTITUDE:
						{
							GPS_ALTITUDE_T = 0;
 8001ffe:	f240 3358 	movw	r3, #856	; 0x358
 8002002:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002006:	f04f 0200 	mov.w	r2, #0
 800200a:	811a      	strh	r2, [r3, #8]
							GPS_ALTITUDE_FRAC_T = 0;
 800200c:	f240 3358 	movw	r3, #856	; 0x358
 8002010:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002014:	f04f 0200 	mov.w	r2, #0
 8002018:	815a      	strh	r2, [r3, #10]
							// Go to next data
							GPS_NextData = GPS_NEXTDATA_M1;
 800201a:	f240 2341 	movw	r3, #577	; 0x241
 800201e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002022:	f04f 020a 	mov.w	r2, #10
 8002026:	701a      	strb	r2, [r3, #0]
							GPS_ProcesState = GPS_RECEIVE_NUMBER;
 8002028:	f240 2340 	movw	r3, #576	; 0x240
 800202c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002030:	f04f 0201 	mov.w	r2, #1
 8002034:	701a      	strb	r2, [r3, #0]
							GPS_Digits_Count = 0;
 8002036:	f240 2349 	movw	r3, #585	; 0x249
 800203a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800203e:	f04f 0200 	mov.w	r2, #0
 8002042:	701a      	strb	r2, [r3, #0]
							break;
 8002044:	e023      	b.n	800208e <GPS_ReceiveProcess+0x836>
						}
						case GPS_NEXTDATA_GG:
						{
							GPS_GG_T = 0;
 8002046:	f240 3358 	movw	r3, #856	; 0x358
 800204a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800204e:	f04f 0200 	mov.w	r2, #0
 8002052:	859a      	strh	r2, [r3, #44]	; 0x2c
							GPS_GG_FRAC_T = 0;
 8002054:	f240 3358 	movw	r3, #856	; 0x358
 8002058:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800205c:	f04f 0200 	mov.w	r2, #0
 8002060:	85da      	strh	r2, [r3, #46]	; 0x2e
							// Go to next data
							GPS_NextData = GPS_NEXTDATA_VOID;
 8002062:	f240 2341 	movw	r3, #577	; 0x241
 8002066:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800206a:	f04f 0215 	mov.w	r2, #21
 800206e:	701a      	strb	r2, [r3, #0]
							GPS_ProcesState = GPS_WAITFOREND;
 8002070:	f240 2340 	movw	r3, #576	; 0x240
 8002074:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002078:	f04f 0203 	mov.w	r2, #3
 800207c:	701a      	strb	r2, [r3, #0]
							GPS_Digits_Count = 0;
 800207e:	f240 2349 	movw	r3, #585	; 0x249
 8002082:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002086:	f04f 0200 	mov.w	r2, #0
 800208a:	701a      	strb	r2, [r3, #0]
							break;
 800208c:	bf00      	nop
						}
					}
					GPS_Digits[0] = 0;
 800208e:	f240 3304 	movw	r3, #772	; 0x304
 8002092:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002096:	f04f 0200 	mov.w	r2, #0
 800209a:	701a      	strb	r2, [r3, #0]
					GPS_Digits[1] = 0;
 800209c:	f240 3304 	movw	r3, #772	; 0x304
 80020a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020a4:	f04f 0200 	mov.w	r2, #0
 80020a8:	705a      	strb	r2, [r3, #1]
					GPS_Digits[2] = 0;
 80020aa:	f240 3304 	movw	r3, #772	; 0x304
 80020ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020b2:	f04f 0200 	mov.w	r2, #0
 80020b6:	709a      	strb	r2, [r3, #2]
					GPS_Digits[3] = 0;
 80020b8:	f240 3304 	movw	r3, #772	; 0x304
 80020bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020c0:	f04f 0200 	mov.w	r2, #0
 80020c4:	70da      	strb	r2, [r3, #3]
				else
				{
					GPS_Digits[GPS_Digits_Count] = data;
					GPS_Digits_Count++;
				}
				break;
 80020c6:	f000 bd83 	b.w	8002bd0 <GPS_ReceiveProcess+0x1378>
					GPS_Digits[0] = 0;
					GPS_Digits[1] = 0;
					GPS_Digits[2] = 0;
					GPS_Digits[3] = 0;
				}
				else if(data == '.')
 80020ca:	79fb      	ldrb	r3, [r7, #7]
 80020cc:	2b2e      	cmp	r3, #46	; 0x2e
 80020ce:	d116      	bne.n	80020fe <GPS_ReceiveProcess+0x8a6>
				{
					// Go to receiving fraction part
					GPS_ProcesState = GPS_RECEIVE_NUMFRAC;
 80020d0:	f240 2340 	movw	r3, #576	; 0x240
 80020d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020d8:	f04f 0202 	mov.w	r2, #2
 80020dc:	701a      	strb	r2, [r3, #0]
					GPS_DataTemp_Count = 0;
 80020de:	f240 2348 	movw	r3, #584	; 0x248
 80020e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020e6:	f04f 0200 	mov.w	r2, #0
 80020ea:	701a      	strb	r2, [r3, #0]
					GPS_DataTemp = 0;
 80020ec:	f240 2346 	movw	r3, #582	; 0x246
 80020f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020f4:	f04f 0200 	mov.w	r2, #0
 80020f8:	801a      	strh	r2, [r3, #0]
				else
				{
					GPS_Digits[GPS_Digits_Count] = data;
					GPS_Digits_Count++;
				}
				break;
 80020fa:	f000 bd69 	b.w	8002bd0 <GPS_ReceiveProcess+0x1378>
					// Go to receiving fraction part
					GPS_ProcesState = GPS_RECEIVE_NUMFRAC;
					GPS_DataTemp_Count = 0;
					GPS_DataTemp = 0;
				}
				else if(data == 0x0D)
 80020fe:	79fb      	ldrb	r3, [r7, #7]
 8002100:	2b0d      	cmp	r3, #13
 8002102:	d109      	bne.n	8002118 <GPS_ReceiveProcess+0x8c0>
				{
					// CR
					GPSFLAG_CR_RECEIVED = 1;
 8002104:	f240 23fc 	movw	r3, #764	; 0x2fc
 8002108:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800210c:	781a      	ldrb	r2, [r3, #0]
 800210e:	f042 0220 	orr.w	r2, r2, #32
 8002112:	701a      	strb	r2, [r3, #0]
				else
				{
					GPS_Digits[GPS_Digits_Count] = data;
					GPS_Digits_Count++;
				}
				break;
 8002114:	f000 bd5c 	b.w	8002bd0 <GPS_ReceiveProcess+0x1378>
				else if(data == 0x0D)
				{
					// CR
					GPSFLAG_CR_RECEIVED = 1;
				}
				else if(data == 0x0A)
 8002118:	79fb      	ldrb	r3, [r7, #7]
 800211a:	2b0a      	cmp	r3, #10
 800211c:	d17b      	bne.n	8002216 <GPS_ReceiveProcess+0x9be>
				{
					// LF
					if(GPSFLAG_CR_RECEIVED)
 800211e:	f240 23fc 	movw	r3, #764	; 0x2fc
 8002122:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	f003 0320 	and.w	r3, r3, #32
 800212c:	b2db      	uxtb	r3, r3
 800212e:	2b00      	cmp	r3, #0
 8002130:	f000 854e 	beq.w	8002bd0 <GPS_ReceiveProcess+0x1378>
					{
						// GPS_Digits[0] = high char;
						// GPS_Digits[1] = low char;
						// Check that data is OK
						if((GPS_Digits[0] == GPS_GetChar(GPS_Checksum_Save, SET))&&(GPS_Digits[1] == GPS_GetChar(GPS_Checksum_Save, RESET)))
 8002134:	f240 3304 	movw	r3, #772	; 0x304
 8002138:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800213c:	781c      	ldrb	r4, [r3, #0]
 800213e:	f240 2343 	movw	r3, #579	; 0x243
 8002142:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002146:	781b      	ldrb	r3, [r3, #0]
 8002148:	4618      	mov	r0, r3
 800214a:	f04f 0101 	mov.w	r1, #1
 800214e:	f7ff fb19 	bl	8001784 <GPS_GetChar>
 8002152:	4603      	mov	r3, r0
 8002154:	429c      	cmp	r4, r3
 8002156:	d13a      	bne.n	80021ce <GPS_ReceiveProcess+0x976>
 8002158:	f240 3304 	movw	r3, #772	; 0x304
 800215c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002160:	785c      	ldrb	r4, [r3, #1]
 8002162:	f240 2343 	movw	r3, #579	; 0x243
 8002166:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800216a:	781b      	ldrb	r3, [r3, #0]
 800216c:	4618      	mov	r0, r3
 800216e:	f04f 0100 	mov.w	r1, #0
 8002172:	f7ff fb07 	bl	8001784 <GPS_GetChar>
 8002176:	4603      	mov	r3, r0
 8002178:	429c      	cmp	r4, r3
 800217a:	d128      	bne.n	80021ce <GPS_ReceiveProcess+0x976>
						{
							// Data is OK, store
							for(temp = 0; temp < 24; temp++)
 800217c:	f04f 0300 	mov.w	r3, #0
 8002180:	81fb      	strh	r3, [r7, #14]
 8002182:	e013      	b.n	80021ac <GPS_ReceiveProcess+0x954>
							{
								MODBUSReg[temp + 2] = GPS_RECDATA[temp];
 8002184:	89fb      	ldrh	r3, [r7, #14]
 8002186:	f103 0202 	add.w	r2, r3, #2
 800218a:	89f9      	ldrh	r1, [r7, #14]
 800218c:	f240 3358 	movw	r3, #856	; 0x358
 8002190:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002194:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 8002198:	f240 4360 	movw	r3, #1120	; 0x460
 800219c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021a0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
						// GPS_Digits[1] = low char;
						// Check that data is OK
						if((GPS_Digits[0] == GPS_GetChar(GPS_Checksum_Save, SET))&&(GPS_Digits[1] == GPS_GetChar(GPS_Checksum_Save, RESET)))
						{
							// Data is OK, store
							for(temp = 0; temp < 24; temp++)
 80021a4:	89fb      	ldrh	r3, [r7, #14]
 80021a6:	f103 0301 	add.w	r3, r3, #1
 80021aa:	81fb      	strh	r3, [r7, #14]
 80021ac:	89fb      	ldrh	r3, [r7, #14]
 80021ae:	2b17      	cmp	r3, #23
 80021b0:	d9e8      	bls.n	8002184 <GPS_ReceiveProcess+0x92c>
							{
								MODBUSReg[temp + 2] = GPS_RECDATA[temp];
							}
							// Mark GPS OK
							SCR2 = SCR2 | SCR2_GPSOK;
 80021b2:	f240 4360 	movw	r3, #1120	; 0x460
 80021b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021ba:	885b      	ldrh	r3, [r3, #2]
 80021bc:	f043 0320 	orr.w	r3, r3, #32
 80021c0:	b29a      	uxth	r2, r3
 80021c2:	f240 4360 	movw	r3, #1120	; 0x460
 80021c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021ca:	805a      	strh	r2, [r3, #2]
 80021cc:	e00c      	b.n	80021e8 <GPS_ReceiveProcess+0x990>
							*/
						}
						else
						{
							// Mark GPS NOT OK
							SCR2 = SCR2 & ~SCR2_GPSOK;
 80021ce:	f240 4360 	movw	r3, #1120	; 0x460
 80021d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021d6:	885b      	ldrh	r3, [r3, #2]
 80021d8:	f023 0320 	bic.w	r3, r3, #32
 80021dc:	b29a      	uxth	r2, r3
 80021de:	f240 4360 	movw	r3, #1120	; 0x460
 80021e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021e6:	805a      	strh	r2, [r3, #2]
						}
						GPS_NextData = GPS_NEXTDATA_VOID;
 80021e8:	f240 2341 	movw	r3, #577	; 0x241
 80021ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021f0:	f04f 0215 	mov.w	r2, #21
 80021f4:	701a      	strb	r2, [r3, #0]
						GPS_ProcesState = GPS_WAITINGSTART;
 80021f6:	f240 2340 	movw	r3, #576	; 0x240
 80021fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021fe:	f04f 0200 	mov.w	r2, #0
 8002202:	701a      	strb	r2, [r3, #0]
						GPS_Digits_Count = 0;
 8002204:	f240 2349 	movw	r3, #585	; 0x249
 8002208:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800220c:	f04f 0200 	mov.w	r2, #0
 8002210:	701a      	strb	r2, [r3, #0]
				else
				{
					GPS_Digits[GPS_Digits_Count] = data;
					GPS_Digits_Count++;
				}
				break;
 8002212:	f000 bcdd 	b.w	8002bd0 <GPS_ReceiveProcess+0x1378>
						GPS_NextData = GPS_NEXTDATA_VOID;
						GPS_ProcesState = GPS_WAITINGSTART;
						GPS_Digits_Count = 0;
					}
				}
				else if(data == '$')
 8002216:	79fb      	ldrb	r3, [r7, #7]
 8002218:	2b24      	cmp	r3, #36	; 0x24
 800221a:	d12c      	bne.n	8002276 <GPS_ReceiveProcess+0xa1e>
				{
					GPS_ProcesState = GPS_RECEIVE_NUMBER;
 800221c:	f240 2340 	movw	r3, #576	; 0x240
 8002220:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002224:	f04f 0201 	mov.w	r2, #1
 8002228:	701a      	strb	r2, [r3, #0]
					GPS_NextData = GPS_NEXTDATA_DATACODE;
 800222a:	f240 2341 	movw	r3, #577	; 0x241
 800222e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002232:	f04f 0213 	mov.w	r2, #19
 8002236:	701a      	strb	r2, [r3, #0]
					// Go to next data
					GPS_Digits[0] = 0;
 8002238:	f240 3304 	movw	r3, #772	; 0x304
 800223c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002240:	f04f 0200 	mov.w	r2, #0
 8002244:	701a      	strb	r2, [r3, #0]
					GPS_Digits[1] = 0;
 8002246:	f240 3304 	movw	r3, #772	; 0x304
 800224a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800224e:	f04f 0200 	mov.w	r2, #0
 8002252:	705a      	strb	r2, [r3, #1]
					GPS_Digits_Count = 0;
 8002254:	f240 2349 	movw	r3, #585	; 0x249
 8002258:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800225c:	f04f 0200 	mov.w	r2, #0
 8002260:	701a      	strb	r2, [r3, #0]
					GPSFLAG_CR_RECEIVED = 0;
 8002262:	f240 23fc 	movw	r3, #764	; 0x2fc
 8002266:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800226a:	781a      	ldrb	r2, [r3, #0]
 800226c:	f36f 1245 	bfc	r2, #5, #1
 8002270:	701a      	strb	r2, [r3, #0]
				else
				{
					GPS_Digits[GPS_Digits_Count] = data;
					GPS_Digits_Count++;
				}
				break;
 8002272:	f000 bcad 	b.w	8002bd0 <GPS_ReceiveProcess+0x1378>
					GPS_Digits_Count = 0;
					GPSFLAG_CR_RECEIVED = 0;
				}
				else
				{
					GPS_Digits[GPS_Digits_Count] = data;
 8002276:	f240 2349 	movw	r3, #585	; 0x249
 800227a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800227e:	781b      	ldrb	r3, [r3, #0]
 8002280:	461a      	mov	r2, r3
 8002282:	f240 3304 	movw	r3, #772	; 0x304
 8002286:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800228a:	79f9      	ldrb	r1, [r7, #7]
 800228c:	5499      	strb	r1, [r3, r2]
					GPS_Digits_Count++;
 800228e:	f240 2349 	movw	r3, #585	; 0x249
 8002292:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002296:	781b      	ldrb	r3, [r3, #0]
 8002298:	f103 0301 	add.w	r3, r3, #1
 800229c:	b2da      	uxtb	r2, r3
 800229e:	f240 2349 	movw	r3, #585	; 0x249
 80022a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022a6:	701a      	strb	r2, [r3, #0]
				}
				break;
 80022a8:	f000 bc92 	b.w	8002bd0 <GPS_ReceiveProcess+0x1378>
			}
			case GPS_RECEIVE_NUMFRAC:
			{
				if(data == ',')
 80022ac:	79fb      	ldrb	r3, [r7, #7]
 80022ae:	2b2c      	cmp	r3, #44	; 0x2c
 80022b0:	f040 83de 	bne.w	8002a70 <GPS_ReceiveProcess+0x1218>
				{
					// Store data and go to next data
					switch(GPS_NextData)
 80022b4:	f240 2341 	movw	r3, #577	; 0x241
 80022b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022bc:	781b      	ldrb	r3, [r3, #0]
 80022be:	2b13      	cmp	r3, #19
 80022c0:	f200 83b9 	bhi.w	8002a36 <GPS_ReceiveProcess+0x11de>
 80022c4:	a201      	add	r2, pc, #4	; (adr r2, 80022cc <GPS_ReceiveProcess+0xa74>)
 80022c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022ca:	bf00      	nop
 80022cc:	0800231d 	.word	0x0800231d
 80022d0:	08002a0b 	.word	0x08002a0b
 80022d4:	08002437 	.word	0x08002437
 80022d8:	08002513 	.word	0x08002513
 80022dc:	08002a0b 	.word	0x08002a0b
 80022e0:	08002a0b 	.word	0x08002a0b
 80022e4:	08002a0b 	.word	0x08002a0b
 80022e8:	08002a0b 	.word	0x08002a0b
 80022ec:	080027b3 	.word	0x080027b3
 80022f0:	0800287b 	.word	0x0800287b
 80022f4:	08002a0b 	.word	0x08002a0b
 80022f8:	08002943 	.word	0x08002943
 80022fc:	08002a37 	.word	0x08002a37
 8002300:	08002a0b 	.word	0x08002a0b
 8002304:	08002623 	.word	0x08002623
 8002308:	080026eb 	.word	0x080026eb
 800230c:	08002a37 	.word	0x08002a37
 8002310:	08002a37 	.word	0x08002a37
 8002314:	08002a37 	.word	0x08002a37
 8002318:	08002a0b 	.word	0x08002a0b
						// Case data received is time
						case GPS_NEXTDATA_TIME:
						{
							// Store received time
							// Store hours
							GPS_HOURS_T = ((GPS_Digits[0] - 48) * 10) + (GPS_Digits[1] - 48);
 800231c:	f240 3304 	movw	r3, #772	; 0x304
 8002320:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002324:	781b      	ldrb	r3, [r3, #0]
 8002326:	461a      	mov	r2, r3
 8002328:	ea4f 0282 	mov.w	r2, r2, lsl #2
 800232c:	18d3      	adds	r3, r2, r3
 800232e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002332:	b29a      	uxth	r2, r3
 8002334:	f240 3304 	movw	r3, #772	; 0x304
 8002338:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800233c:	785b      	ldrb	r3, [r3, #1]
 800233e:	18d3      	adds	r3, r2, r3
 8002340:	b29b      	uxth	r3, r3
 8002342:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 8002346:	b29a      	uxth	r2, r3
 8002348:	f240 3358 	movw	r3, #856	; 0x358
 800234c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002350:	82da      	strh	r2, [r3, #22]
							// Store minutes
							GPS_MINUTES_T = ((GPS_Digits[2] - 48) * 10) + (GPS_Digits[3] - 48);
 8002352:	f240 3304 	movw	r3, #772	; 0x304
 8002356:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800235a:	789b      	ldrb	r3, [r3, #2]
 800235c:	461a      	mov	r2, r3
 800235e:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8002362:	18d3      	adds	r3, r2, r3
 8002364:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002368:	b29a      	uxth	r2, r3
 800236a:	f240 3304 	movw	r3, #772	; 0x304
 800236e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002372:	78db      	ldrb	r3, [r3, #3]
 8002374:	18d3      	adds	r3, r2, r3
 8002376:	b29b      	uxth	r3, r3
 8002378:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 800237c:	b29a      	uxth	r2, r3
 800237e:	f240 3358 	movw	r3, #856	; 0x358
 8002382:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002386:	831a      	strh	r2, [r3, #24]
							// Store seconds
							GPS_SECONDS_T = ((GPS_Digits[4] - 48) * 10) + (GPS_Digits[5] - 48);
 8002388:	f240 3304 	movw	r3, #772	; 0x304
 800238c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002390:	791b      	ldrb	r3, [r3, #4]
 8002392:	461a      	mov	r2, r3
 8002394:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8002398:	18d3      	adds	r3, r2, r3
 800239a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800239e:	b29a      	uxth	r2, r3
 80023a0:	f240 3304 	movw	r3, #772	; 0x304
 80023a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023a8:	795b      	ldrb	r3, [r3, #5]
 80023aa:	18d3      	adds	r3, r2, r3
 80023ac:	b29b      	uxth	r3, r3
 80023ae:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 80023b2:	b29a      	uxth	r2, r3
 80023b4:	f240 3358 	movw	r3, #856	; 0x358
 80023b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023bc:	835a      	strh	r2, [r3, #26]
							// Store milliseconds
							GPS_MILISECONDS_T = GPS_DataTemp;
 80023be:	f240 2346 	movw	r3, #582	; 0x246
 80023c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023c6:	881a      	ldrh	r2, [r3, #0]
 80023c8:	f240 3358 	movw	r3, #856	; 0x358
 80023cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023d0:	839a      	strh	r2, [r3, #28]
							// Go to next data
							if(GPSFLAG_GGA)
 80023d2:	f240 23fc 	movw	r3, #764	; 0x2fc
 80023d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023da:	781b      	ldrb	r3, [r3, #0]
 80023dc:	f003 0308 	and.w	r3, r3, #8
 80023e0:	b2db      	uxtb	r3, r3
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d007      	beq.n	80023f6 <GPS_ReceiveProcess+0xb9e>
							{
								GPS_NextData = GPS_NEXTDATA_LATITUDE;
 80023e6:	f240 2341 	movw	r3, #577	; 0x241
 80023ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023ee:	f04f 0202 	mov.w	r2, #2
 80023f2:	701a      	strb	r2, [r3, #0]
 80023f4:	e010      	b.n	8002418 <GPS_ReceiveProcess+0xbc0>
							}
							else if(GPSFLAG_RMC)
 80023f6:	f240 23fc 	movw	r3, #764	; 0x2fc
 80023fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023fe:	781b      	ldrb	r3, [r3, #0]
 8002400:	f003 0310 	and.w	r3, r3, #16
 8002404:	b2db      	uxtb	r3, r3
 8002406:	2b00      	cmp	r3, #0
 8002408:	d006      	beq.n	8002418 <GPS_ReceiveProcess+0xbc0>
							{
								GPS_NextData = GPS_NEXTDATA_STATUS;
 800240a:	f240 2341 	movw	r3, #577	; 0x241
 800240e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002412:	f04f 020d 	mov.w	r2, #13
 8002416:	701a      	strb	r2, [r3, #0]
							}
							GPS_ProcesState = GPS_RECEIVE_NUMBER;
 8002418:	f240 2340 	movw	r3, #576	; 0x240
 800241c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002420:	f04f 0201 	mov.w	r2, #1
 8002424:	701a      	strb	r2, [r3, #0]
							GPS_Digits_Count = 0;
 8002426:	f240 2349 	movw	r3, #585	; 0x249
 800242a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800242e:	f04f 0200 	mov.w	r2, #0
 8002432:	701a      	strb	r2, [r3, #0]
							break;
 8002434:	e2ff      	b.n	8002a36 <GPS_ReceiveProcess+0x11de>
						}
						case GPS_NEXTDATA_LATITUDE:
						{
							// Store received latitude
							// Latitude =0 - 90 = 0 - 5.400 minutes
							GPS_LATITUDE_T = ((GPS_Digits[0] - 48) * 10) + (GPS_Digits[1] - 48);
 8002436:	f240 3304 	movw	r3, #772	; 0x304
 800243a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800243e:	781b      	ldrb	r3, [r3, #0]
 8002440:	461a      	mov	r2, r3
 8002442:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8002446:	18d3      	adds	r3, r2, r3
 8002448:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800244c:	b29a      	uxth	r2, r3
 800244e:	f240 3304 	movw	r3, #772	; 0x304
 8002452:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002456:	785b      	ldrb	r3, [r3, #1]
 8002458:	18d3      	adds	r3, r2, r3
 800245a:	b29b      	uxth	r3, r3
 800245c:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 8002460:	b29a      	uxth	r2, r3
 8002462:	f240 3358 	movw	r3, #856	; 0x358
 8002466:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800246a:	801a      	strh	r2, [r3, #0]
							GPS_LATITUDE_T = GPS_LATITUDE_T * 60;
 800246c:	f240 3358 	movw	r3, #856	; 0x358
 8002470:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002474:	881b      	ldrh	r3, [r3, #0]
 8002476:	461a      	mov	r2, r3
 8002478:	ea4f 1202 	mov.w	r2, r2, lsl #4
 800247c:	1ad3      	subs	r3, r2, r3
 800247e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002482:	b29a      	uxth	r2, r3
 8002484:	f240 3358 	movw	r3, #856	; 0x358
 8002488:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800248c:	801a      	strh	r2, [r3, #0]
							GPS_LATITUDE_T = GPS_LATITUDE_T + (((GPS_Digits[2] - 48) * 10) + (GPS_Digits[3] - 48));
 800248e:	f240 3358 	movw	r3, #856	; 0x358
 8002492:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002496:	881a      	ldrh	r2, [r3, #0]
 8002498:	f240 3304 	movw	r3, #772	; 0x304
 800249c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024a0:	789b      	ldrb	r3, [r3, #2]
 80024a2:	4619      	mov	r1, r3
 80024a4:	ea4f 0181 	mov.w	r1, r1, lsl #2
 80024a8:	18cb      	adds	r3, r1, r3
 80024aa:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80024ae:	b299      	uxth	r1, r3
 80024b0:	f240 3304 	movw	r3, #772	; 0x304
 80024b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024b8:	78db      	ldrb	r3, [r3, #3]
 80024ba:	18cb      	adds	r3, r1, r3
 80024bc:	b29b      	uxth	r3, r3
 80024be:	18d3      	adds	r3, r2, r3
 80024c0:	b29b      	uxth	r3, r3
 80024c2:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 80024c6:	b29a      	uxth	r2, r3
 80024c8:	f240 3358 	movw	r3, #856	; 0x358
 80024cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024d0:	801a      	strh	r2, [r3, #0]
							GPS_LATITUDE_FRAC_T = GPS_DataTemp;
 80024d2:	f240 2346 	movw	r3, #582	; 0x246
 80024d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024da:	881a      	ldrh	r2, [r3, #0]
 80024dc:	f240 3358 	movw	r3, #856	; 0x358
 80024e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024e4:	805a      	strh	r2, [r3, #2]
							// Go to next data
							GPS_NextData = GPS_NEXTDATA_NS;
 80024e6:	f240 2341 	movw	r3, #577	; 0x241
 80024ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024ee:	f04f 0204 	mov.w	r2, #4
 80024f2:	701a      	strb	r2, [r3, #0]
							GPS_ProcesState = GPS_RECEIVE_NUMBER;
 80024f4:	f240 2340 	movw	r3, #576	; 0x240
 80024f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024fc:	f04f 0201 	mov.w	r2, #1
 8002500:	701a      	strb	r2, [r3, #0]
							GPS_Digits_Count = 0;
 8002502:	f240 2349 	movw	r3, #585	; 0x249
 8002506:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800250a:	f04f 0200 	mov.w	r2, #0
 800250e:	701a      	strb	r2, [r3, #0]
							break;
 8002510:	e291      	b.n	8002a36 <GPS_ReceiveProcess+0x11de>
						}
						case GPS_NEXTDATA_LONGITUDE:
						{
							// Store received longitude
							// Latitude =0 - 180 = 0 - 10.800 minutes
							GPS_LONGITUDE_T = ((GPS_Digits[0] - 48) * 100) + ((GPS_Digits[1] - 48) * 10) + (GPS_Digits[2] - 48);
 8002512:	f240 3304 	movw	r3, #772	; 0x304
 8002516:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800251a:	781b      	ldrb	r3, [r3, #0]
 800251c:	461a      	mov	r2, r3
 800251e:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8002522:	18d3      	adds	r3, r2, r3
 8002524:	461a      	mov	r2, r3
 8002526:	ea4f 0182 	mov.w	r1, r2, lsl #2
 800252a:	461a      	mov	r2, r3
 800252c:	460b      	mov	r3, r1
 800252e:	18d3      	adds	r3, r2, r3
 8002530:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002534:	b29a      	uxth	r2, r3
 8002536:	f240 3304 	movw	r3, #772	; 0x304
 800253a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800253e:	785b      	ldrb	r3, [r3, #1]
 8002540:	4619      	mov	r1, r3
 8002542:	ea4f 0181 	mov.w	r1, r1, lsl #2
 8002546:	18cb      	adds	r3, r1, r3
 8002548:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800254c:	b29b      	uxth	r3, r3
 800254e:	18d3      	adds	r3, r2, r3
 8002550:	b29a      	uxth	r2, r3
 8002552:	f240 3304 	movw	r3, #772	; 0x304
 8002556:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800255a:	789b      	ldrb	r3, [r3, #2]
 800255c:	18d3      	adds	r3, r2, r3
 800255e:	b29b      	uxth	r3, r3
 8002560:	f5a3 53a6 	sub.w	r3, r3, #5312	; 0x14c0
 8002564:	f1a3 0310 	sub.w	r3, r3, #16
 8002568:	b29a      	uxth	r2, r3
 800256a:	f240 3358 	movw	r3, #856	; 0x358
 800256e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002572:	809a      	strh	r2, [r3, #4]
							GPS_LONGITUDE_T = GPS_LONGITUDE_T * 180;
 8002574:	f240 3358 	movw	r3, #856	; 0x358
 8002578:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800257c:	889b      	ldrh	r3, [r3, #4]
 800257e:	461a      	mov	r2, r3
 8002580:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8002584:	18d3      	adds	r3, r2, r3
 8002586:	461a      	mov	r2, r3
 8002588:	ea4f 1202 	mov.w	r2, r2, lsl #4
 800258c:	1ad3      	subs	r3, r2, r3
 800258e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002592:	b29a      	uxth	r2, r3
 8002594:	f240 3358 	movw	r3, #856	; 0x358
 8002598:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800259c:	809a      	strh	r2, [r3, #4]
							GPS_LONGITUDE_T = GPS_LONGITUDE_T + (((GPS_Digits[3] - 48) * 10) + (GPS_Digits[4] - 48));
 800259e:	f240 3358 	movw	r3, #856	; 0x358
 80025a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025a6:	889a      	ldrh	r2, [r3, #4]
 80025a8:	f240 3304 	movw	r3, #772	; 0x304
 80025ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025b0:	78db      	ldrb	r3, [r3, #3]
 80025b2:	4619      	mov	r1, r3
 80025b4:	ea4f 0181 	mov.w	r1, r1, lsl #2
 80025b8:	18cb      	adds	r3, r1, r3
 80025ba:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80025be:	b299      	uxth	r1, r3
 80025c0:	f240 3304 	movw	r3, #772	; 0x304
 80025c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025c8:	791b      	ldrb	r3, [r3, #4]
 80025ca:	18cb      	adds	r3, r1, r3
 80025cc:	b29b      	uxth	r3, r3
 80025ce:	18d3      	adds	r3, r2, r3
 80025d0:	b29b      	uxth	r3, r3
 80025d2:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 80025d6:	b29a      	uxth	r2, r3
 80025d8:	f240 3358 	movw	r3, #856	; 0x358
 80025dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025e0:	809a      	strh	r2, [r3, #4]
							GPS_LONGITUDE_FRAC_T = GPS_DataTemp;
 80025e2:	f240 2346 	movw	r3, #582	; 0x246
 80025e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025ea:	881a      	ldrh	r2, [r3, #0]
 80025ec:	f240 3358 	movw	r3, #856	; 0x358
 80025f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025f4:	80da      	strh	r2, [r3, #6]
							// Go to next data
							GPS_NextData = GPS_NEXTDATA_EW;
 80025f6:	f240 2341 	movw	r3, #577	; 0x241
 80025fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025fe:	f04f 0205 	mov.w	r2, #5
 8002602:	701a      	strb	r2, [r3, #0]
							GPS_ProcesState = GPS_RECEIVE_NUMBER;
 8002604:	f240 2340 	movw	r3, #576	; 0x240
 8002608:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800260c:	f04f 0201 	mov.w	r2, #1
 8002610:	701a      	strb	r2, [r3, #0]
							GPS_Digits_Count = 0;
 8002612:	f240 2349 	movw	r3, #585	; 0x249
 8002616:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800261a:	f04f 0200 	mov.w	r2, #0
 800261e:	701a      	strb	r2, [r3, #0]
							break;
 8002620:	e209      	b.n	8002a36 <GPS_ReceiveProcess+0x11de>
						}
						case GPS_NEXTDATA_SPEED:
						{
							temp = 1;
 8002622:	f04f 0301 	mov.w	r3, #1
 8002626:	81fb      	strh	r3, [r7, #14]
							GPS_SPEED_T = 0;
 8002628:	f240 3358 	movw	r3, #856	; 0x358
 800262c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002630:	f04f 0200 	mov.w	r2, #0
 8002634:	819a      	strh	r2, [r3, #12]
							do
							{
								GPS_Digits_Count--;
 8002636:	f240 2349 	movw	r3, #585	; 0x249
 800263a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800263e:	781b      	ldrb	r3, [r3, #0]
 8002640:	f103 33ff 	add.w	r3, r3, #4294967295
 8002644:	b2da      	uxtb	r2, r3
 8002646:	f240 2349 	movw	r3, #585	; 0x249
 800264a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800264e:	701a      	strb	r2, [r3, #0]
								GPS_SPEED_T = GPS_SPEED_T + (GPS_Digits[GPS_Digits_Count] - 48) * temp;
 8002650:	f240 3358 	movw	r3, #856	; 0x358
 8002654:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002658:	899a      	ldrh	r2, [r3, #12]
 800265a:	f240 2349 	movw	r3, #585	; 0x249
 800265e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002662:	781b      	ldrb	r3, [r3, #0]
 8002664:	4619      	mov	r1, r3
 8002666:	f240 3304 	movw	r3, #772	; 0x304
 800266a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800266e:	5c5b      	ldrb	r3, [r3, r1]
 8002670:	f1a3 0330 	sub.w	r3, r3, #48	; 0x30
 8002674:	b29b      	uxth	r3, r3
 8002676:	89f9      	ldrh	r1, [r7, #14]
 8002678:	fb01 f303 	mul.w	r3, r1, r3
 800267c:	b29b      	uxth	r3, r3
 800267e:	18d3      	adds	r3, r2, r3
 8002680:	b29a      	uxth	r2, r3
 8002682:	f240 3358 	movw	r3, #856	; 0x358
 8002686:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800268a:	819a      	strh	r2, [r3, #12]
								temp = temp * 10;
 800268c:	89fb      	ldrh	r3, [r7, #14]
 800268e:	461a      	mov	r2, r3
 8002690:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8002694:	18d3      	adds	r3, r2, r3
 8002696:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800269a:	81fb      	strh	r3, [r7, #14]
							}
							while(GPS_Digits_Count > 0);
 800269c:	f240 2349 	movw	r3, #585	; 0x249
 80026a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026a4:	781b      	ldrb	r3, [r3, #0]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d1c5      	bne.n	8002636 <GPS_ReceiveProcess+0xdde>
							GPS_SPEED_FRAC_T = GPS_DataTemp;
 80026aa:	f240 2346 	movw	r3, #582	; 0x246
 80026ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026b2:	881a      	ldrh	r2, [r3, #0]
 80026b4:	f240 3358 	movw	r3, #856	; 0x358
 80026b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026bc:	81da      	strh	r2, [r3, #14]
							// Go to next data
							GPS_NextData = GPS_NEXTDATA_HEADING;
 80026be:	f240 2341 	movw	r3, #577	; 0x241
 80026c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026c6:	f04f 020f 	mov.w	r2, #15
 80026ca:	701a      	strb	r2, [r3, #0]
							GPS_ProcesState = GPS_RECEIVE_NUMBER;
 80026cc:	f240 2340 	movw	r3, #576	; 0x240
 80026d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026d4:	f04f 0201 	mov.w	r2, #1
 80026d8:	701a      	strb	r2, [r3, #0]
							GPS_Digits_Count = 0;
 80026da:	f240 2349 	movw	r3, #585	; 0x249
 80026de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026e2:	f04f 0200 	mov.w	r2, #0
 80026e6:	701a      	strb	r2, [r3, #0]
							break;
 80026e8:	e1a5      	b.n	8002a36 <GPS_ReceiveProcess+0x11de>
						}
						case GPS_NEXTDATA_HEADING:
						{
							temp = 1;
 80026ea:	f04f 0301 	mov.w	r3, #1
 80026ee:	81fb      	strh	r3, [r7, #14]
							GPS_TRACKANGLE_T = 0;
 80026f0:	f240 3358 	movw	r3, #856	; 0x358
 80026f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026f8:	f04f 0200 	mov.w	r2, #0
 80026fc:	821a      	strh	r2, [r3, #16]
							do
							{
								GPS_Digits_Count--;
 80026fe:	f240 2349 	movw	r3, #585	; 0x249
 8002702:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002706:	781b      	ldrb	r3, [r3, #0]
 8002708:	f103 33ff 	add.w	r3, r3, #4294967295
 800270c:	b2da      	uxtb	r2, r3
 800270e:	f240 2349 	movw	r3, #585	; 0x249
 8002712:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002716:	701a      	strb	r2, [r3, #0]
								GPS_TRACKANGLE_T = GPS_TRACKANGLE_T + (GPS_Digits[GPS_Digits_Count] - 48) * temp;
 8002718:	f240 3358 	movw	r3, #856	; 0x358
 800271c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002720:	8a1a      	ldrh	r2, [r3, #16]
 8002722:	f240 2349 	movw	r3, #585	; 0x249
 8002726:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800272a:	781b      	ldrb	r3, [r3, #0]
 800272c:	4619      	mov	r1, r3
 800272e:	f240 3304 	movw	r3, #772	; 0x304
 8002732:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002736:	5c5b      	ldrb	r3, [r3, r1]
 8002738:	f1a3 0330 	sub.w	r3, r3, #48	; 0x30
 800273c:	b29b      	uxth	r3, r3
 800273e:	89f9      	ldrh	r1, [r7, #14]
 8002740:	fb01 f303 	mul.w	r3, r1, r3
 8002744:	b29b      	uxth	r3, r3
 8002746:	18d3      	adds	r3, r2, r3
 8002748:	b29a      	uxth	r2, r3
 800274a:	f240 3358 	movw	r3, #856	; 0x358
 800274e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002752:	821a      	strh	r2, [r3, #16]
								temp = temp * 10;
 8002754:	89fb      	ldrh	r3, [r7, #14]
 8002756:	461a      	mov	r2, r3
 8002758:	ea4f 0282 	mov.w	r2, r2, lsl #2
 800275c:	18d3      	adds	r3, r2, r3
 800275e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002762:	81fb      	strh	r3, [r7, #14]
							}
							while(GPS_Digits_Count > 0);
 8002764:	f240 2349 	movw	r3, #585	; 0x249
 8002768:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800276c:	781b      	ldrb	r3, [r3, #0]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d1c5      	bne.n	80026fe <GPS_ReceiveProcess+0xea6>
							GPS_TRACKANGLE_FRAC_T = GPS_DataTemp;
 8002772:	f240 2346 	movw	r3, #582	; 0x246
 8002776:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800277a:	881a      	ldrh	r2, [r3, #0]
 800277c:	f240 3358 	movw	r3, #856	; 0x358
 8002780:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002784:	825a      	strh	r2, [r3, #18]
							// Go to next data
							GPS_NextData = GPS_NEXTDATA_DATE;
 8002786:	f240 2341 	movw	r3, #577	; 0x241
 800278a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800278e:	f04f 0201 	mov.w	r2, #1
 8002792:	701a      	strb	r2, [r3, #0]
							GPS_ProcesState = GPS_RECEIVE_NUMBER;
 8002794:	f240 2340 	movw	r3, #576	; 0x240
 8002798:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800279c:	f04f 0201 	mov.w	r2, #1
 80027a0:	701a      	strb	r2, [r3, #0]
							GPS_Digits_Count = 0;
 80027a2:	f240 2349 	movw	r3, #585	; 0x249
 80027a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027aa:	f04f 0200 	mov.w	r2, #0
 80027ae:	701a      	strb	r2, [r3, #0]
							break;
 80027b0:	e141      	b.n	8002a36 <GPS_ReceiveProcess+0x11de>
						}
						case GPS_NEXTDATA_HDOP:
						{
							temp = 1;
 80027b2:	f04f 0301 	mov.w	r3, #1
 80027b6:	81fb      	strh	r3, [r7, #14]
							GPS_HDOP_T = 0;
 80027b8:	f240 3358 	movw	r3, #856	; 0x358
 80027bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027c0:	f04f 0200 	mov.w	r2, #0
 80027c4:	851a      	strh	r2, [r3, #40]	; 0x28
							do
							{
								GPS_Digits_Count--;
 80027c6:	f240 2349 	movw	r3, #585	; 0x249
 80027ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027ce:	781b      	ldrb	r3, [r3, #0]
 80027d0:	f103 33ff 	add.w	r3, r3, #4294967295
 80027d4:	b2da      	uxtb	r2, r3
 80027d6:	f240 2349 	movw	r3, #585	; 0x249
 80027da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027de:	701a      	strb	r2, [r3, #0]
								GPS_HDOP_T = GPS_HDOP_T + (GPS_Digits[GPS_Digits_Count] - 48) * temp;
 80027e0:	f240 3358 	movw	r3, #856	; 0x358
 80027e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027e8:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80027ea:	f240 2349 	movw	r3, #585	; 0x249
 80027ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	4619      	mov	r1, r3
 80027f6:	f240 3304 	movw	r3, #772	; 0x304
 80027fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027fe:	5c5b      	ldrb	r3, [r3, r1]
 8002800:	f1a3 0330 	sub.w	r3, r3, #48	; 0x30
 8002804:	b29b      	uxth	r3, r3
 8002806:	89f9      	ldrh	r1, [r7, #14]
 8002808:	fb01 f303 	mul.w	r3, r1, r3
 800280c:	b29b      	uxth	r3, r3
 800280e:	18d3      	adds	r3, r2, r3
 8002810:	b29a      	uxth	r2, r3
 8002812:	f240 3358 	movw	r3, #856	; 0x358
 8002816:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800281a:	851a      	strh	r2, [r3, #40]	; 0x28
								temp = temp * 10;
 800281c:	89fb      	ldrh	r3, [r7, #14]
 800281e:	461a      	mov	r2, r3
 8002820:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8002824:	18d3      	adds	r3, r2, r3
 8002826:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800282a:	81fb      	strh	r3, [r7, #14]
							}
							while(GPS_Digits_Count > 0);
 800282c:	f240 2349 	movw	r3, #585	; 0x249
 8002830:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002834:	781b      	ldrb	r3, [r3, #0]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d1c5      	bne.n	80027c6 <GPS_ReceiveProcess+0xf6e>
							// Limit GPS_DataTemp to 1 decimal place
							GPS_HDOP_FRAC_T = GPS_DataTemp;
 800283a:	f240 2346 	movw	r3, #582	; 0x246
 800283e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002842:	881a      	ldrh	r2, [r3, #0]
 8002844:	f240 3358 	movw	r3, #856	; 0x358
 8002848:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800284c:	855a      	strh	r2, [r3, #42]	; 0x2a
							// Go to next data
							GPS_NextData = GPS_NEXTDATA_ALTITUDE;
 800284e:	f240 2341 	movw	r3, #577	; 0x241
 8002852:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002856:	f04f 0209 	mov.w	r2, #9
 800285a:	701a      	strb	r2, [r3, #0]
							GPS_ProcesState = GPS_RECEIVE_NUMBER;
 800285c:	f240 2340 	movw	r3, #576	; 0x240
 8002860:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002864:	f04f 0201 	mov.w	r2, #1
 8002868:	701a      	strb	r2, [r3, #0]
							GPS_Digits_Count = 0;
 800286a:	f240 2349 	movw	r3, #585	; 0x249
 800286e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002872:	f04f 0200 	mov.w	r2, #0
 8002876:	701a      	strb	r2, [r3, #0]
							break;
 8002878:	e0dd      	b.n	8002a36 <GPS_ReceiveProcess+0x11de>
						}
						case GPS_NEXTDATA_ALTITUDE:
						{
							temp = 1;
 800287a:	f04f 0301 	mov.w	r3, #1
 800287e:	81fb      	strh	r3, [r7, #14]
							GPS_ALTITUDE_T = 0;
 8002880:	f240 3358 	movw	r3, #856	; 0x358
 8002884:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002888:	f04f 0200 	mov.w	r2, #0
 800288c:	811a      	strh	r2, [r3, #8]
							do
							{
								GPS_Digits_Count--;
 800288e:	f240 2349 	movw	r3, #585	; 0x249
 8002892:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002896:	781b      	ldrb	r3, [r3, #0]
 8002898:	f103 33ff 	add.w	r3, r3, #4294967295
 800289c:	b2da      	uxtb	r2, r3
 800289e:	f240 2349 	movw	r3, #585	; 0x249
 80028a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028a6:	701a      	strb	r2, [r3, #0]
								GPS_ALTITUDE_T = GPS_ALTITUDE_T + (GPS_Digits[GPS_Digits_Count] - 48) * temp;
 80028a8:	f240 3358 	movw	r3, #856	; 0x358
 80028ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028b0:	891a      	ldrh	r2, [r3, #8]
 80028b2:	f240 2349 	movw	r3, #585	; 0x249
 80028b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028ba:	781b      	ldrb	r3, [r3, #0]
 80028bc:	4619      	mov	r1, r3
 80028be:	f240 3304 	movw	r3, #772	; 0x304
 80028c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028c6:	5c5b      	ldrb	r3, [r3, r1]
 80028c8:	f1a3 0330 	sub.w	r3, r3, #48	; 0x30
 80028cc:	b29b      	uxth	r3, r3
 80028ce:	89f9      	ldrh	r1, [r7, #14]
 80028d0:	fb01 f303 	mul.w	r3, r1, r3
 80028d4:	b29b      	uxth	r3, r3
 80028d6:	18d3      	adds	r3, r2, r3
 80028d8:	b29a      	uxth	r2, r3
 80028da:	f240 3358 	movw	r3, #856	; 0x358
 80028de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028e2:	811a      	strh	r2, [r3, #8]
								temp = temp * 10;
 80028e4:	89fb      	ldrh	r3, [r7, #14]
 80028e6:	461a      	mov	r2, r3
 80028e8:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80028ec:	18d3      	adds	r3, r2, r3
 80028ee:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80028f2:	81fb      	strh	r3, [r7, #14]
							}
							while(GPS_Digits_Count > 0);
 80028f4:	f240 2349 	movw	r3, #585	; 0x249
 80028f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028fc:	781b      	ldrb	r3, [r3, #0]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d1c5      	bne.n	800288e <GPS_ReceiveProcess+0x1036>
							GPS_ALTITUDE_FRAC_T = GPS_DataTemp;
 8002902:	f240 2346 	movw	r3, #582	; 0x246
 8002906:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800290a:	881a      	ldrh	r2, [r3, #0]
 800290c:	f240 3358 	movw	r3, #856	; 0x358
 8002910:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002914:	815a      	strh	r2, [r3, #10]
							// Go to next data
							GPS_NextData = GPS_NEXTDATA_M1;
 8002916:	f240 2341 	movw	r3, #577	; 0x241
 800291a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800291e:	f04f 020a 	mov.w	r2, #10
 8002922:	701a      	strb	r2, [r3, #0]
							GPS_ProcesState = GPS_RECEIVE_NUMBER;
 8002924:	f240 2340 	movw	r3, #576	; 0x240
 8002928:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800292c:	f04f 0201 	mov.w	r2, #1
 8002930:	701a      	strb	r2, [r3, #0]
							GPS_Digits_Count = 0;
 8002932:	f240 2349 	movw	r3, #585	; 0x249
 8002936:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800293a:	f04f 0200 	mov.w	r2, #0
 800293e:	701a      	strb	r2, [r3, #0]
							break;
 8002940:	e079      	b.n	8002a36 <GPS_ReceiveProcess+0x11de>
						}
						case GPS_NEXTDATA_GG:
						{
							temp = 1;
 8002942:	f04f 0301 	mov.w	r3, #1
 8002946:	81fb      	strh	r3, [r7, #14]
							GPS_GG_T = 0;
 8002948:	f240 3358 	movw	r3, #856	; 0x358
 800294c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002950:	f04f 0200 	mov.w	r2, #0
 8002954:	859a      	strh	r2, [r3, #44]	; 0x2c
							do
							{
								GPS_Digits_Count--;
 8002956:	f240 2349 	movw	r3, #585	; 0x249
 800295a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800295e:	781b      	ldrb	r3, [r3, #0]
 8002960:	f103 33ff 	add.w	r3, r3, #4294967295
 8002964:	b2da      	uxtb	r2, r3
 8002966:	f240 2349 	movw	r3, #585	; 0x249
 800296a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800296e:	701a      	strb	r2, [r3, #0]
								GPS_GG_T = GPS_GG_T + (GPS_Digits[GPS_Digits_Count] - 48) * temp;
 8002970:	f240 3358 	movw	r3, #856	; 0x358
 8002974:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002978:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800297a:	f240 2349 	movw	r3, #585	; 0x249
 800297e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002982:	781b      	ldrb	r3, [r3, #0]
 8002984:	4619      	mov	r1, r3
 8002986:	f240 3304 	movw	r3, #772	; 0x304
 800298a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800298e:	5c5b      	ldrb	r3, [r3, r1]
 8002990:	f1a3 0330 	sub.w	r3, r3, #48	; 0x30
 8002994:	b29b      	uxth	r3, r3
 8002996:	89f9      	ldrh	r1, [r7, #14]
 8002998:	fb01 f303 	mul.w	r3, r1, r3
 800299c:	b29b      	uxth	r3, r3
 800299e:	18d3      	adds	r3, r2, r3
 80029a0:	b29a      	uxth	r2, r3
 80029a2:	f240 3358 	movw	r3, #856	; 0x358
 80029a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029aa:	859a      	strh	r2, [r3, #44]	; 0x2c
								temp = temp * 10;
 80029ac:	89fb      	ldrh	r3, [r7, #14]
 80029ae:	461a      	mov	r2, r3
 80029b0:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80029b4:	18d3      	adds	r3, r2, r3
 80029b6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80029ba:	81fb      	strh	r3, [r7, #14]
							}
							while(GPS_Digits_Count > 0);
 80029bc:	f240 2349 	movw	r3, #585	; 0x249
 80029c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029c4:	781b      	ldrb	r3, [r3, #0]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d1c5      	bne.n	8002956 <GPS_ReceiveProcess+0x10fe>
							GPS_GG_FRAC_T = GPS_DataTemp;
 80029ca:	f240 2346 	movw	r3, #582	; 0x246
 80029ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029d2:	881a      	ldrh	r2, [r3, #0]
 80029d4:	f240 3358 	movw	r3, #856	; 0x358
 80029d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029dc:	85da      	strh	r2, [r3, #46]	; 0x2e
							// Go to next data
							GPS_NextData = GPS_NEXTDATA_VOID;
 80029de:	f240 2341 	movw	r3, #577	; 0x241
 80029e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029e6:	f04f 0215 	mov.w	r2, #21
 80029ea:	701a      	strb	r2, [r3, #0]
							GPS_ProcesState = GPS_WAITFOREND;
 80029ec:	f240 2340 	movw	r3, #576	; 0x240
 80029f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029f4:	f04f 0203 	mov.w	r2, #3
 80029f8:	701a      	strb	r2, [r3, #0]
							GPS_Digits_Count = 0;
 80029fa:	f240 2349 	movw	r3, #585	; 0x249
 80029fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a02:	f04f 0200 	mov.w	r2, #0
 8002a06:	701a      	strb	r2, [r3, #0]
							break;
 8002a08:	e015      	b.n	8002a36 <GPS_ReceiveProcess+0x11de>
						case GPS_NEXTDATA_NUMSAT:
						case GPS_NEXTDATA_M1:
						case GPS_NEXTDATA_DATE:
						{
							// Reset
							GPS_ProcesState = GPS_WAITINGSTART;
 8002a0a:	f240 2340 	movw	r3, #576	; 0x240
 8002a0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a12:	f04f 0200 	mov.w	r2, #0
 8002a16:	701a      	strb	r2, [r3, #0]
							GPS_NextData = GPS_NEXTDATA_VOID;
 8002a18:	f240 2341 	movw	r3, #577	; 0x241
 8002a1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a20:	f04f 0215 	mov.w	r2, #21
 8002a24:	701a      	strb	r2, [r3, #0]
							GPS_Digits_Count = 0;
 8002a26:	f240 2349 	movw	r3, #585	; 0x249
 8002a2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a2e:	f04f 0200 	mov.w	r2, #0
 8002a32:	701a      	strb	r2, [r3, #0]
							break;
 8002a34:	bf00      	nop
						}
					}
					GPS_Digits[0] = 0;
 8002a36:	f240 3304 	movw	r3, #772	; 0x304
 8002a3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a3e:	f04f 0200 	mov.w	r2, #0
 8002a42:	701a      	strb	r2, [r3, #0]
					GPS_Digits[1] = 0;
 8002a44:	f240 3304 	movw	r3, #772	; 0x304
 8002a48:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a4c:	f04f 0200 	mov.w	r2, #0
 8002a50:	705a      	strb	r2, [r3, #1]
					GPS_Digits[2] = 0;
 8002a52:	f240 3304 	movw	r3, #772	; 0x304
 8002a56:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a5a:	f04f 0200 	mov.w	r2, #0
 8002a5e:	709a      	strb	r2, [r3, #2]
					GPS_Digits[3] = 0;
 8002a60:	f240 3304 	movw	r3, #772	; 0x304
 8002a64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a68:	f04f 0200 	mov.w	r2, #0
 8002a6c:	70da      	strb	r2, [r3, #3]
					temp = data - 48;
					GPS_DataTemp = GPS_DataTemp * 10;
					GPS_DataTemp += temp;
					GPS_DataTemp_Count++;
				}
				break;
 8002a6e:	e0b2      	b.n	8002bd6 <GPS_ReceiveProcess+0x137e>
					GPS_Digits[0] = 0;
					GPS_Digits[1] = 0;
					GPS_Digits[2] = 0;
					GPS_Digits[3] = 0;
				}
				else if(data == '$')
 8002a70:	79fb      	ldrb	r3, [r7, #7]
 8002a72:	2b24      	cmp	r3, #36	; 0x24
 8002a74:	d12b      	bne.n	8002ace <GPS_ReceiveProcess+0x1276>
				{
					GPS_ProcesState = GPS_RECEIVE_NUMBER;
 8002a76:	f240 2340 	movw	r3, #576	; 0x240
 8002a7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a7e:	f04f 0201 	mov.w	r2, #1
 8002a82:	701a      	strb	r2, [r3, #0]
					GPS_NextData = GPS_NEXTDATA_DATACODE;
 8002a84:	f240 2341 	movw	r3, #577	; 0x241
 8002a88:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a8c:	f04f 0213 	mov.w	r2, #19
 8002a90:	701a      	strb	r2, [r3, #0]
					// Go to next data
					GPS_Digits[0] = 0;
 8002a92:	f240 3304 	movw	r3, #772	; 0x304
 8002a96:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a9a:	f04f 0200 	mov.w	r2, #0
 8002a9e:	701a      	strb	r2, [r3, #0]
					GPS_Digits[1] = 0;
 8002aa0:	f240 3304 	movw	r3, #772	; 0x304
 8002aa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002aa8:	f04f 0200 	mov.w	r2, #0
 8002aac:	705a      	strb	r2, [r3, #1]
					GPS_Digits_Count = 0;
 8002aae:	f240 2349 	movw	r3, #585	; 0x249
 8002ab2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ab6:	f04f 0200 	mov.w	r2, #0
 8002aba:	701a      	strb	r2, [r3, #0]
					GPSFLAG_CR_RECEIVED = 0;
 8002abc:	f240 23fc 	movw	r3, #764	; 0x2fc
 8002ac0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ac4:	781a      	ldrb	r2, [r3, #0]
 8002ac6:	f36f 1245 	bfc	r2, #5, #1
 8002aca:	701a      	strb	r2, [r3, #0]
					temp = data - 48;
					GPS_DataTemp = GPS_DataTemp * 10;
					GPS_DataTemp += temp;
					GPS_DataTemp_Count++;
				}
				break;
 8002acc:	e083      	b.n	8002bd6 <GPS_ReceiveProcess+0x137e>
					GPS_Digits[0] = 0;
					GPS_Digits[1] = 0;
					GPS_Digits_Count = 0;
					GPSFLAG_CR_RECEIVED = 0;
				}
				else if(data == '*')
 8002ace:	79fb      	ldrb	r3, [r7, #7]
 8002ad0:	2b2a      	cmp	r3, #42	; 0x2a
 8002ad2:	d11f      	bne.n	8002b14 <GPS_ReceiveProcess+0x12bc>
				{
					// Go to next data
					GPS_NextData = GPS_NEXTDATA_CHECKSUM;
 8002ad4:	f240 2341 	movw	r3, #577	; 0x241
 8002ad8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002adc:	f04f 0214 	mov.w	r2, #20
 8002ae0:	701a      	strb	r2, [r3, #0]
					GPS_ProcesState = GPS_RECEIVE_NUMBER;
 8002ae2:	f240 2340 	movw	r3, #576	; 0x240
 8002ae6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002aea:	f04f 0201 	mov.w	r2, #1
 8002aee:	701a      	strb	r2, [r3, #0]
					GPS_Digits_Count = 0;
 8002af0:	f240 2349 	movw	r3, #585	; 0x249
 8002af4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002af8:	f04f 0200 	mov.w	r2, #0
 8002afc:	701a      	strb	r2, [r3, #0]
					// Save checksum
					GPS_Checksum_Save = GPS_Checksum;
 8002afe:	f240 2342 	movw	r3, #578	; 0x242
 8002b02:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b06:	781a      	ldrb	r2, [r3, #0]
 8002b08:	f240 2343 	movw	r3, #579	; 0x243
 8002b0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b10:	701a      	strb	r2, [r3, #0]
					temp = data - 48;
					GPS_DataTemp = GPS_DataTemp * 10;
					GPS_DataTemp += temp;
					GPS_DataTemp_Count++;
				}
				break;
 8002b12:	e060      	b.n	8002bd6 <GPS_ReceiveProcess+0x137e>
					// Save checksum
					GPS_Checksum_Save = GPS_Checksum;
				}
				else
				{
					temp = data - 48;
 8002b14:	79fb      	ldrb	r3, [r7, #7]
 8002b16:	b29b      	uxth	r3, r3
 8002b18:	f1a3 0330 	sub.w	r3, r3, #48	; 0x30
 8002b1c:	81fb      	strh	r3, [r7, #14]
					GPS_DataTemp = GPS_DataTemp * 10;
 8002b1e:	f240 2346 	movw	r3, #582	; 0x246
 8002b22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b26:	881b      	ldrh	r3, [r3, #0]
 8002b28:	461a      	mov	r2, r3
 8002b2a:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8002b2e:	18d3      	adds	r3, r2, r3
 8002b30:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002b34:	b29a      	uxth	r2, r3
 8002b36:	f240 2346 	movw	r3, #582	; 0x246
 8002b3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b3e:	801a      	strh	r2, [r3, #0]
					GPS_DataTemp += temp;
 8002b40:	f240 2346 	movw	r3, #582	; 0x246
 8002b44:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b48:	881a      	ldrh	r2, [r3, #0]
 8002b4a:	89fb      	ldrh	r3, [r7, #14]
 8002b4c:	18d3      	adds	r3, r2, r3
 8002b4e:	b29a      	uxth	r2, r3
 8002b50:	f240 2346 	movw	r3, #582	; 0x246
 8002b54:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b58:	801a      	strh	r2, [r3, #0]
					GPS_DataTemp_Count++;
 8002b5a:	f240 2348 	movw	r3, #584	; 0x248
 8002b5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b62:	781b      	ldrb	r3, [r3, #0]
 8002b64:	f103 0301 	add.w	r3, r3, #1
 8002b68:	b2da      	uxtb	r2, r3
 8002b6a:	f240 2348 	movw	r3, #584	; 0x248
 8002b6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b72:	701a      	strb	r2, [r3, #0]
				}
				break;
 8002b74:	e02f      	b.n	8002bd6 <GPS_ReceiveProcess+0x137e>
			}
			case GPS_WAITFOREND:
			{
				if(data == '*')
 8002b76:	79fb      	ldrb	r3, [r7, #7]
 8002b78:	2b2a      	cmp	r3, #42	; 0x2a
 8002b7a:	d12b      	bne.n	8002bd4 <GPS_ReceiveProcess+0x137c>
				{
					// Go to next data
					GPS_NextData = GPS_NEXTDATA_CHECKSUM;
 8002b7c:	f240 2341 	movw	r3, #577	; 0x241
 8002b80:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b84:	f04f 0214 	mov.w	r2, #20
 8002b88:	701a      	strb	r2, [r3, #0]
					GPS_ProcesState = GPS_RECEIVE_NUMBER;
 8002b8a:	f240 2340 	movw	r3, #576	; 0x240
 8002b8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b92:	f04f 0201 	mov.w	r2, #1
 8002b96:	701a      	strb	r2, [r3, #0]
					GPS_Digits_Count = 0;
 8002b98:	f240 2349 	movw	r3, #585	; 0x249
 8002b9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ba0:	f04f 0200 	mov.w	r2, #0
 8002ba4:	701a      	strb	r2, [r3, #0]
					// Save checksum
					GPS_Checksum_Save = GPS_Checksum;
 8002ba6:	f240 2342 	movw	r3, #578	; 0x242
 8002baa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bae:	781a      	ldrb	r2, [r3, #0]
 8002bb0:	f240 2343 	movw	r3, #579	; 0x243
 8002bb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bb8:	701a      	strb	r2, [r3, #0]
				}
				break;
 8002bba:	e00b      	b.n	8002bd4 <GPS_ReceiveProcess+0x137c>
			}
			default:
			{
				GPS_ProcesState = GPS_WAITINGSTART;
 8002bbc:	f240 2340 	movw	r3, #576	; 0x240
 8002bc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bc4:	f04f 0200 	mov.w	r2, #0
 8002bc8:	701a      	strb	r2, [r3, #0]
				break;
 8002bca:	e004      	b.n	8002bd6 <GPS_ReceiveProcess+0x137e>
					GPS_Digits[1] = 0;
					GPS_Digits_Count = 0;
					GPSFLAG_CR_RECEIVED = 0;
					GPSFLAG_CHECKSUM_RESET = 1;
				}
				break;
 8002bcc:	bf00      	nop
 8002bce:	e002      	b.n	8002bd6 <GPS_ReceiveProcess+0x137e>
				else
				{
					GPS_Digits[GPS_Digits_Count] = data;
					GPS_Digits_Count++;
				}
				break;
 8002bd0:	bf00      	nop
 8002bd2:	e000      	b.n	8002bd6 <GPS_ReceiveProcess+0x137e>
					GPS_ProcesState = GPS_RECEIVE_NUMBER;
					GPS_Digits_Count = 0;
					// Save checksum
					GPS_Checksum_Save = GPS_Checksum;
				}
				break;
 8002bd4:	bf00      	nop
				break;
			}
		}
	}
	// Calculate checksum
	if(GPSFLAG_CHECKSUM_RESET)
 8002bd6:	f240 23fc 	movw	r3, #764	; 0x2fc
 8002bda:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bde:	781b      	ldrb	r3, [r3, #0]
 8002be0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d00d      	beq.n	8002c06 <GPS_ReceiveProcess+0x13ae>
	{
		GPSFLAG_CHECKSUM_RESET = 0;
 8002bea:	f240 23fc 	movw	r3, #764	; 0x2fc
 8002bee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bf2:	781a      	ldrb	r2, [r3, #0]
 8002bf4:	f36f 1286 	bfc	r2, #6, #1
 8002bf8:	701a      	strb	r2, [r3, #0]
		GPS_Checksum = data;
 8002bfa:	f240 2342 	movw	r3, #578	; 0x242
 8002bfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c02:	79fa      	ldrb	r2, [r7, #7]
 8002c04:	701a      	strb	r2, [r3, #0]
	}
	GPS_Checksum = GPS_Checksum^data;
 8002c06:	f240 2342 	movw	r3, #578	; 0x242
 8002c0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c0e:	781a      	ldrb	r2, [r3, #0]
 8002c10:	79fb      	ldrb	r3, [r7, #7]
 8002c12:	4053      	eors	r3, r2
 8002c14:	b2da      	uxtb	r2, r3
 8002c16:	f240 2342 	movw	r3, #578	; 0x242
 8002c1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c1e:	701a      	strb	r2, [r3, #0]
}
 8002c20:	f107 0714 	add.w	r7, r7, #20
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bd90      	pop	{r4, r7, pc}

08002c28 <System_Config>:
 */

#include "allinclude.h"

void System_Config(void)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b0a8      	sub	sp, #160	; 0xa0
 8002c2c:	af00      	add	r7, sp, #0
	//make structure for configuring USART
	USART_InitTypeDef USART_InitStructure;

	// Configure GPIO pins
	/* GPIO Peripheral clock enable */
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8002c2e:	f04f 0001 	mov.w	r0, #1
 8002c32:	f04f 0101 	mov.w	r1, #1
 8002c36:	f006 fad9 	bl	80091ec <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8002c3a:	f04f 0002 	mov.w	r0, #2
 8002c3e:	f04f 0101 	mov.w	r1, #1
 8002c42:	f006 fad3 	bl	80091ec <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8002c46:	f04f 0004 	mov.w	r0, #4
 8002c4a:	f04f 0101 	mov.w	r1, #1
 8002c4e:	f006 facd 	bl	80091ec <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8002c52:	f04f 0008 	mov.w	r0, #8
 8002c56:	f04f 0101 	mov.w	r1, #1
 8002c5a:	f006 fac7 	bl	80091ec <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 8002c5e:	f04f 0010 	mov.w	r0, #16
 8002c62:	f04f 0101 	mov.w	r1, #1
 8002c66:	f006 fac1 	bl	80091ec <RCC_AHB1PeriphClockCmd>

	//GPIO A
	// A4, A5 - DAC output
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4 | GPIO_Pin_5;
 8002c6a:	f04f 0330 	mov.w	r3, #48	; 0x30
 8002c6e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	//set output type
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;	// push/pull
 8002c72:	f04f 0300 	mov.w	r3, #0
 8002c76:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
	//set pull-up
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;
 8002c7a:	f04f 0302 	mov.w	r3, #2
 8002c7e:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	//set pin mode to alternate function
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 8002c82:	f04f 0303 	mov.w	r3, #3
 8002c86:	f887 309c 	strb.w	r3, [r7, #156]	; 0x9c
	//set pin speed
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8002c8a:	f04f 0300 	mov.w	r3, #0
 8002c8e:	f887 309d 	strb.w	r3, [r7, #157]	; 0x9d
	//write mode to selected pins and selected port
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002c92:	f04f 0000 	mov.w	r0, #0
 8002c96:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8002c9a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002c9e:	4619      	mov	r1, r3
 8002ca0:	f005 f824 	bl	8007cec <GPIO_Init>


	// A0 - A3, A6, A7 timer output
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource0, GPIO_AF_TIM2);
 8002ca4:	f04f 0000 	mov.w	r0, #0
 8002ca8:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8002cac:	f04f 0100 	mov.w	r1, #0
 8002cb0:	f04f 0201 	mov.w	r2, #1
 8002cb4:	f005 f9a8 	bl	8008008 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource1, GPIO_AF_TIM2);
 8002cb8:	f04f 0000 	mov.w	r0, #0
 8002cbc:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8002cc0:	f04f 0101 	mov.w	r1, #1
 8002cc4:	f04f 0201 	mov.w	r2, #1
 8002cc8:	f005 f99e 	bl	8008008 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource2, GPIO_AF_TIM2);
 8002ccc:	f04f 0000 	mov.w	r0, #0
 8002cd0:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8002cd4:	f04f 0102 	mov.w	r1, #2
 8002cd8:	f04f 0201 	mov.w	r2, #1
 8002cdc:	f005 f994 	bl	8008008 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource3, GPIO_AF_TIM2);
 8002ce0:	f04f 0000 	mov.w	r0, #0
 8002ce4:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8002ce8:	f04f 0103 	mov.w	r1, #3
 8002cec:	f04f 0201 	mov.w	r2, #1
 8002cf0:	f005 f98a 	bl	8008008 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource6, GPIO_AF_TIM3);
 8002cf4:	f04f 0000 	mov.w	r0, #0
 8002cf8:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8002cfc:	f04f 0106 	mov.w	r1, #6
 8002d00:	f04f 0202 	mov.w	r2, #2
 8002d04:	f005 f980 	bl	8008008 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource7, GPIO_AF_TIM3);
 8002d08:	f04f 0000 	mov.w	r0, #0
 8002d0c:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8002d10:	f04f 0107 	mov.w	r1, #7
 8002d14:	f04f 0202 	mov.w	r2, #2
 8002d18:	f005 f976 	bl	8008008 <GPIO_PinAFConfig>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3 | GPIO_Pin_6 | GPIO_Pin_7;
 8002d1c:	f04f 03cf 	mov.w	r3, #207	; 0xcf
 8002d20:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	//set output type
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;	// push/pull
 8002d24:	f04f 0300 	mov.w	r3, #0
 8002d28:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
	//set pull-up
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;
 8002d2c:	f04f 0302 	mov.w	r3, #2
 8002d30:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	//set pin mode to alternate function
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8002d34:	f04f 0302 	mov.w	r3, #2
 8002d38:	f887 309c 	strb.w	r3, [r7, #156]	; 0x9c
	//set pin speed
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8002d3c:	f04f 0302 	mov.w	r3, #2
 8002d40:	f887 309d 	strb.w	r3, [r7, #157]	; 0x9d
	//write mode to selected pins and selected port
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002d44:	f04f 0000 	mov.w	r0, #0
 8002d48:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8002d4c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002d50:	4619      	mov	r1, r3
 8002d52:	f004 ffcb 	bl	8007cec <GPIO_Init>

	//GPIO B
	//connect pins B0 and B1 to timer output
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource0, GPIO_AF_TIM3);
 8002d56:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002d5a:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8002d5e:	f04f 0100 	mov.w	r1, #0
 8002d62:	f04f 0202 	mov.w	r2, #2
 8002d66:	f005 f94f 	bl	8008008 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource1, GPIO_AF_TIM3);
 8002d6a:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002d6e:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8002d72:	f04f 0101 	mov.w	r1, #1
 8002d76:	f04f 0202 	mov.w	r2, #2
 8002d7a:	f005 f945 	bl	8008008 <GPIO_PinAFConfig>
	//select pins 0 and 1
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1;
 8002d7e:	f04f 0303 	mov.w	r3, #3
 8002d82:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	//set output type
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;	// push/pull
 8002d86:	f04f 0300 	mov.w	r3, #0
 8002d8a:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
	//set pull-up
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;
 8002d8e:	f04f 0302 	mov.w	r3, #2
 8002d92:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	//set pin mode to alternate function
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8002d96:	f04f 0302 	mov.w	r3, #2
 8002d9a:	f887 309c 	strb.w	r3, [r7, #156]	; 0x9c
	//set pin speed
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8002d9e:	f04f 0302 	mov.w	r3, #2
 8002da2:	f887 309d 	strb.w	r3, [r7, #157]	; 0x9d
	//write mode to selected pins and selected port
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002da6:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002daa:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8002dae:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002db2:	4619      	mov	r1, r3
 8002db4:	f004 ff9a 	bl	8007cec <GPIO_Init>

	//connect pins B6 and B7 to USART
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource6, GPIO_AF_USART1);
 8002db8:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002dbc:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8002dc0:	f04f 0106 	mov.w	r1, #6
 8002dc4:	f04f 0207 	mov.w	r2, #7
 8002dc8:	f005 f91e 	bl	8008008 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource7, GPIO_AF_USART1);
 8002dcc:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002dd0:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8002dd4:	f04f 0107 	mov.w	r1, #7
 8002dd8:	f04f 0207 	mov.w	r2, #7
 8002ddc:	f005 f914 	bl	8008008 <GPIO_PinAFConfig>
	//select pins 6 and 7
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7;
 8002de0:	f04f 03c0 	mov.w	r3, #192	; 0xc0
 8002de4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	//set output type
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;	// push/pull
 8002de8:	f04f 0300 	mov.w	r3, #0
 8002dec:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
	//set pull-up
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002df0:	f04f 0300 	mov.w	r3, #0
 8002df4:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	//set pin mode to alternate function
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8002df8:	f04f 0302 	mov.w	r3, #2
 8002dfc:	f887 309c 	strb.w	r3, [r7, #156]	; 0x9c
	//set pin speed
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8002e00:	f04f 0302 	mov.w	r3, #2
 8002e04:	f887 309d 	strb.w	r3, [r7, #157]	; 0x9d
	//write mode to selected pins and selected port
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002e08:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002e0c:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8002e10:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002e14:	4619      	mov	r1, r3
 8002e16:	f004 ff69 	bl	8007cec <GPIO_Init>

	// Connect pins B10 and B11 to I2C 2
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource10, GPIO_AF_I2C2);
 8002e1a:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002e1e:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8002e22:	f04f 010a 	mov.w	r1, #10
 8002e26:	f04f 0204 	mov.w	r2, #4
 8002e2a:	f005 f8ed 	bl	8008008 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource11, GPIO_AF_I2C2);
 8002e2e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002e32:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8002e36:	f04f 010b 	mov.w	r1, #11
 8002e3a:	f04f 0204 	mov.w	r2, #4
 8002e3e:	f005 f8e3 	bl	8008008 <GPIO_PinAFConfig>
	// Select pins 10 and 11
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10 | GPIO_Pin_11;
 8002e42:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002e46:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	//set output type
	GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;	// open drain output
 8002e4a:	f04f 0301 	mov.w	r3, #1
 8002e4e:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
	//set pull-up
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8002e52:	f04f 0301 	mov.w	r3, #1
 8002e56:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	//set pin mode to alternate function
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8002e5a:	f04f 0302 	mov.w	r3, #2
 8002e5e:	f887 309c 	strb.w	r3, [r7, #156]	; 0x9c
	//set pin speed
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8002e62:	f04f 0302 	mov.w	r3, #2
 8002e66:	f887 309d 	strb.w	r3, [r7, #157]	; 0x9d
	//write mode to selected pins and selected port
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002e6a:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002e6e:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8002e72:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002e76:	4619      	mov	r1, r3
 8002e78:	f004 ff38 	bl	8007cec <GPIO_Init>

	//GPIO C
	//connect pins C0, C1, C2, C3 to ADC input
	//select pins 0, 1, 2, 3
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3;
 8002e7c:	f04f 030f 	mov.w	r3, #15
 8002e80:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	//set output type
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;	// push/pull
 8002e84:	f04f 0300 	mov.w	r3, #0
 8002e88:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
	//set pull-up
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002e8c:	f04f 0300 	mov.w	r3, #0
 8002e90:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	//set pin mode to alternate function
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 8002e94:	f04f 0303 	mov.w	r3, #3
 8002e98:	f887 309c 	strb.w	r3, [r7, #156]	; 0x9c
	//set pin speed
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_25MHz;
 8002e9c:	f04f 0301 	mov.w	r3, #1
 8002ea0:	f887 309d 	strb.w	r3, [r7, #157]	; 0x9d
	//write mode to selected pins and selected port
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8002ea4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002ea8:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8002eac:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002eb0:	4619      	mov	r1, r3
 8002eb2:	f004 ff1b 	bl	8007cec <GPIO_Init>

	//connect pins C6, C7, C8, C9 to timer input
	GPIO_PinAFConfig(GPIOC, GPIO_PinSource6, GPIO_AF_TIM8);
 8002eb6:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002eba:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8002ebe:	f04f 0106 	mov.w	r1, #6
 8002ec2:	f04f 0203 	mov.w	r2, #3
 8002ec6:	f005 f89f 	bl	8008008 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOC, GPIO_PinSource7, GPIO_AF_TIM8);
 8002eca:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002ece:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8002ed2:	f04f 0107 	mov.w	r1, #7
 8002ed6:	f04f 0203 	mov.w	r2, #3
 8002eda:	f005 f895 	bl	8008008 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOC, GPIO_PinSource8, GPIO_AF_TIM8);
 8002ede:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002ee2:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8002ee6:	f04f 0108 	mov.w	r1, #8
 8002eea:	f04f 0203 	mov.w	r2, #3
 8002eee:	f005 f88b 	bl	8008008 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOC, GPIO_PinSource9, GPIO_AF_TIM8);
 8002ef2:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002ef6:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8002efa:	f04f 0109 	mov.w	r1, #9
 8002efe:	f04f 0203 	mov.w	r2, #3
 8002f02:	f005 f881 	bl	8008008 <GPIO_PinAFConfig>
	//select pins 0 and 1
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7 | GPIO_Pin_8 | GPIO_Pin_9;
 8002f06:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8002f0a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	//set output type
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;	// push/pull
 8002f0e:	f04f 0300 	mov.w	r3, #0
 8002f12:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
	//set pull-up
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;
 8002f16:	f04f 0302 	mov.w	r3, #2
 8002f1a:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	//set pin mode to alternate function
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8002f1e:	f04f 0302 	mov.w	r3, #2
 8002f22:	f887 309c 	strb.w	r3, [r7, #156]	; 0x9c
	//set pin speed
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8002f26:	f04f 0302 	mov.w	r3, #2
 8002f2a:	f887 309d 	strb.w	r3, [r7, #157]	; 0x9d
	//write mode to selected pins and selected port
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8002f2e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002f32:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8002f36:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002f3a:	4619      	mov	r1, r3
 8002f3c:	f004 fed6 	bl	8007cec <GPIO_Init>

	//connect pins C10 and C11 to USART
	GPIO_PinAFConfig(GPIOC, GPIO_PinSource10, GPIO_AF_USART3);
 8002f40:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002f44:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8002f48:	f04f 010a 	mov.w	r1, #10
 8002f4c:	f04f 0207 	mov.w	r2, #7
 8002f50:	f005 f85a 	bl	8008008 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOC, GPIO_PinSource11, GPIO_AF_USART3);
 8002f54:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002f58:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8002f5c:	f04f 010b 	mov.w	r1, #11
 8002f60:	f04f 0207 	mov.w	r2, #7
 8002f64:	f005 f850 	bl	8008008 <GPIO_PinAFConfig>
	//select pins 10 and 11
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10 | GPIO_Pin_11;
 8002f68:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002f6c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	//set output type
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;	// push/pull
 8002f70:	f04f 0300 	mov.w	r3, #0
 8002f74:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
	//set pull-up
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002f78:	f04f 0300 	mov.w	r3, #0
 8002f7c:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	//set pin mode to alternate function
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8002f80:	f04f 0302 	mov.w	r3, #2
 8002f84:	f887 309c 	strb.w	r3, [r7, #156]	; 0x9c
	//set pin speed
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8002f88:	f04f 0302 	mov.w	r3, #2
 8002f8c:	f887 309d 	strb.w	r3, [r7, #157]	; 0x9d
	//write mode to selected pins and selected port
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8002f90:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002f94:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8002f98:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002f9c:	4619      	mov	r1, r3
 8002f9e:	f004 fea5 	bl	8007cec <GPIO_Init>
	// Set C12 as input
	// Select C12
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;
 8002fa2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002fa6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	//set output type
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;	// push/pull
 8002faa:	f04f 0300 	mov.w	r3, #0
 8002fae:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
	//set pull-up
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002fb2:	f04f 0300 	mov.w	r3, #0
 8002fb6:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	//set pin mode to alternate function
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8002fba:	f04f 0300 	mov.w	r3, #0
 8002fbe:	f887 309c 	strb.w	r3, [r7, #156]	; 0x9c
	//set pin speed
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8002fc2:	f04f 0300 	mov.w	r3, #0
 8002fc6:	f887 309d 	strb.w	r3, [r7, #157]	; 0x9d
	//write mode to selected pins and selected port
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8002fca:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002fce:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8002fd2:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002fd6:	4619      	mov	r1, r3
 8002fd8:	f004 fe88 	bl	8007cec <GPIO_Init>
	// Set C4 as output
	// Select C4
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4;
 8002fdc:	f04f 0310 	mov.w	r3, #16
 8002fe0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	//set output type
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;	// push/pull
 8002fe4:	f04f 0300 	mov.w	r3, #0
 8002fe8:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
	//set pull-up
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;
 8002fec:	f04f 0302 	mov.w	r3, #2
 8002ff0:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	//set pin mode to alternate function
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8002ff4:	f04f 0301 	mov.w	r3, #1
 8002ff8:	f887 309c 	strb.w	r3, [r7, #156]	; 0x9c
	//set pin speed
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8002ffc:	f04f 0300 	mov.w	r3, #0
 8003000:	f887 309d 	strb.w	r3, [r7, #157]	; 0x9d
	//write mode to selected pins and selected port
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003004:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003008:	f2c4 0002 	movt	r0, #16386	; 0x4002
 800300c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003010:	4619      	mov	r1, r3
 8003012:	f004 fe6b 	bl	8007cec <GPIO_Init>
	// Set pin to 0
	GPIO_WriteBit(GPIOC, GPIO_Pin_4, 0);
 8003016:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800301a:	f2c4 0002 	movt	r0, #16386	; 0x4002
 800301e:	f04f 0110 	mov.w	r1, #16
 8003022:	f04f 0200 	mov.w	r2, #0
 8003026:	f004 ffb7 	bl	8007f98 <GPIO_WriteBit>
	// Set C5 as input
	// Select C5
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5;
 800302a:	f04f 0320 	mov.w	r3, #32
 800302e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	//set output type
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;	// push/pull
 8003032:	f04f 0300 	mov.w	r3, #0
 8003036:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
	//set pull-up
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800303a:	f04f 0300 	mov.w	r3, #0
 800303e:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	//set pin mode to alternate function
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8003042:	f04f 0300 	mov.w	r3, #0
 8003046:	f887 309c 	strb.w	r3, [r7, #156]	; 0x9c
	//set pin speed
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 800304a:	f04f 0300 	mov.w	r3, #0
 800304e:	f887 309d 	strb.w	r3, [r7, #157]	; 0x9d
	//write mode to selected pins and selected port
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003052:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003056:	f2c4 0002 	movt	r0, #16386	; 0x4002
 800305a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800305e:	4619      	mov	r1, r3
 8003060:	f004 fe44 	bl	8007cec <GPIO_Init>
	// Set C15 as output, set to 1, pull - up
	// Select C15
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_15;
 8003064:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003068:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	//set output type
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;	// push/pull
 800306c:	f04f 0300 	mov.w	r3, #0
 8003070:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
	//set pull-up
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8003074:	f04f 0301 	mov.w	r3, #1
 8003078:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	//set pin mode to alternate function
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 800307c:	f04f 0301 	mov.w	r3, #1
 8003080:	f887 309c 	strb.w	r3, [r7, #156]	; 0x9c
	//set pin speed
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8003084:	f04f 0300 	mov.w	r3, #0
 8003088:	f887 309d 	strb.w	r3, [r7, #157]	; 0x9d
	//write mode to selected pins and selected port
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 800308c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003090:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8003094:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003098:	4619      	mov	r1, r3
 800309a:	f004 fe27 	bl	8007cec <GPIO_Init>
	// Set pin to 1
	GPIO_WriteBit(GPIOC, GPIO_Pin_15, 1);
 800309e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80030a2:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80030a6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80030aa:	f04f 0201 	mov.w	r2, #1
 80030ae:	f004 ff73 	bl	8007f98 <GPIO_WriteBit>


	//GPIO D
	//connect pins D5 and D6 to USART2
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource5, GPIO_AF_USART2);
 80030b2:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 80030b6:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80030ba:	f04f 0105 	mov.w	r1, #5
 80030be:	f04f 0207 	mov.w	r2, #7
 80030c2:	f004 ffa1 	bl	8008008 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource6, GPIO_AF_USART2);
 80030c6:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 80030ca:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80030ce:	f04f 0106 	mov.w	r1, #6
 80030d2:	f04f 0207 	mov.w	r2, #7
 80030d6:	f004 ff97 	bl	8008008 <GPIO_PinAFConfig>
	//select pins 5 and 6
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5 | GPIO_Pin_6;
 80030da:	f04f 0360 	mov.w	r3, #96	; 0x60
 80030de:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	//set output type
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;	// push/pull
 80030e2:	f04f 0300 	mov.w	r3, #0
 80030e6:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
	//set pull-up
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80030ea:	f04f 0300 	mov.w	r3, #0
 80030ee:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	//set pin mode to alternate function
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80030f2:	f04f 0302 	mov.w	r3, #2
 80030f6:	f887 309c 	strb.w	r3, [r7, #156]	; 0x9c
	//set pin speed
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80030fa:	f04f 0302 	mov.w	r3, #2
 80030fe:	f887 309d 	strb.w	r3, [r7, #157]	; 0x9d
	//write mode to selected pins and selected port
	GPIO_Init(GPIOD, &GPIO_InitStructure);
 8003102:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8003106:	f2c4 0002 	movt	r0, #16386	; 0x4002
 800310a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800310e:	4619      	mov	r1, r3
 8003110:	f004 fdec 	bl	8007cec <GPIO_Init>
	// Pins 8, 9, 10 as output low
	//select pins 8,9,10
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_10;
 8003114:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8003118:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	//set output type
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;	// push/pull
 800311c:	f04f 0300 	mov.w	r3, #0
 8003120:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
	//set pull-up
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8003124:	f04f 0300 	mov.w	r3, #0
 8003128:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	//set pin mode to alternate function
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 800312c:	f04f 0301 	mov.w	r3, #1
 8003130:	f887 309c 	strb.w	r3, [r7, #156]	; 0x9c
	//set pin speed
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8003134:	f04f 0300 	mov.w	r3, #0
 8003138:	f887 309d 	strb.w	r3, [r7, #157]	; 0x9d
	//write mode to selected pins and selected port
	GPIO_Init(GPIOD, &GPIO_InitStructure);
 800313c:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8003140:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8003144:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003148:	4619      	mov	r1, r3
 800314a:	f004 fdcf 	bl	8007cec <GPIO_Init>
	// Set pins to 0
	GPIO_WriteBit(GPIOD, GPIO_Pin_8, 0);
 800314e:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8003152:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8003156:	f44f 7180 	mov.w	r1, #256	; 0x100
 800315a:	f04f 0200 	mov.w	r2, #0
 800315e:	f004 ff1b 	bl	8007f98 <GPIO_WriteBit>
	GPIO_WriteBit(GPIOD, GPIO_Pin_9, 0);
 8003162:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8003166:	f2c4 0002 	movt	r0, #16386	; 0x4002
 800316a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800316e:	f04f 0200 	mov.w	r2, #0
 8003172:	f004 ff11 	bl	8007f98 <GPIO_WriteBit>
	GPIO_WriteBit(GPIOD, GPIO_Pin_10, 0);
 8003176:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 800317a:	f2c4 0002 	movt	r0, #16386	; 0x4002
 800317e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003182:	f04f 0200 	mov.w	r2, #0
 8003186:	f004 ff07 	bl	8007f98 <GPIO_WriteBit>

	//configure structure
	//select pins
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
 800318a:	f04f 0301 	mov.w	r3, #1
 800318e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	//set output type
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8003192:	f04f 0300 	mov.w	r3, #0
 8003196:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
	//set pin speed
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800319a:	f04f 0302 	mov.w	r3, #2
 800319e:	f887 309d 	strb.w	r3, [r7, #157]	; 0x9d
	//set pull-up
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80031a2:	f04f 0300 	mov.w	r3, #0
 80031a6:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	//set pin mode
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 80031aa:	f04f 0301 	mov.w	r3, #1
 80031ae:	f887 309c 	strb.w	r3, [r7, #156]	; 0x9c
	//write mode to selected pins and selected port
	GPIO_Init(GPIOD, &GPIO_InitStructure);
 80031b2:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 80031b6:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80031ba:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80031be:	4619      	mov	r1, r3
 80031c0:	f004 fd94 	bl	8007cec <GPIO_Init>

	//connect pins D12, D13, D14, D15 to timer input
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource12, GPIO_AF_TIM4);
 80031c4:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 80031c8:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80031cc:	f04f 010c 	mov.w	r1, #12
 80031d0:	f04f 0202 	mov.w	r2, #2
 80031d4:	f004 ff18 	bl	8008008 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource13, GPIO_AF_TIM4);
 80031d8:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 80031dc:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80031e0:	f04f 010d 	mov.w	r1, #13
 80031e4:	f04f 0202 	mov.w	r2, #2
 80031e8:	f004 ff0e 	bl	8008008 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource14, GPIO_AF_TIM4);
 80031ec:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 80031f0:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80031f4:	f04f 010e 	mov.w	r1, #14
 80031f8:	f04f 0202 	mov.w	r2, #2
 80031fc:	f004 ff04 	bl	8008008 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource15, GPIO_AF_TIM4);
 8003200:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8003204:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8003208:	f04f 010f 	mov.w	r1, #15
 800320c:	f04f 0202 	mov.w	r2, #2
 8003210:	f004 fefa 	bl	8008008 <GPIO_PinAFConfig>
	//select pins 12 - 15
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15;
 8003214:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8003218:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	//set output type
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;	// push/pull
 800321c:	f04f 0300 	mov.w	r3, #0
 8003220:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
	//set pull-up
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;
 8003224:	f04f 0302 	mov.w	r3, #2
 8003228:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	//set pin mode to alternate function
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 800322c:	f04f 0302 	mov.w	r3, #2
 8003230:	f887 309c 	strb.w	r3, [r7, #156]	; 0x9c
	//set pin speed
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8003234:	f04f 0302 	mov.w	r3, #2
 8003238:	f887 309d 	strb.w	r3, [r7, #157]	; 0x9d
	//write mode to selected pins and selected port
	GPIO_Init(GPIOD, &GPIO_InitStructure);
 800323c:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8003240:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8003244:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003248:	4619      	mov	r1, r3
 800324a:	f004 fd4f 	bl	8007cec <GPIO_Init>

	//GPIO E
	//connect pin E5 to timer input
	GPIO_PinAFConfig(GPIOE, GPIO_PinSource5, GPIO_AF_TIM9);
 800324e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003252:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8003256:	f04f 0105 	mov.w	r1, #5
 800325a:	f04f 0203 	mov.w	r2, #3
 800325e:	f004 fed3 	bl	8008008 <GPIO_PinAFConfig>
	//select pins 12 - 15
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5;
 8003262:	f04f 0320 	mov.w	r3, #32
 8003266:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	//set output type
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;	// push/pull
 800326a:	f04f 0300 	mov.w	r3, #0
 800326e:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
	//set pull-up
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;
 8003272:	f04f 0302 	mov.w	r3, #2
 8003276:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	//set pin mode to alternate function
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 800327a:	f04f 0302 	mov.w	r3, #2
 800327e:	f887 309c 	strb.w	r3, [r7, #156]	; 0x9c
	//set pin speed
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8003282:	f04f 0302 	mov.w	r3, #2
 8003286:	f887 309d 	strb.w	r3, [r7, #157]	; 0x9d
	//write mode to selected pins and selected port
	GPIO_Init(GPIOE, &GPIO_InitStructure);
 800328a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800328e:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8003292:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003296:	4619      	mov	r1, r3
 8003298:	f004 fd28 	bl	8007cec <GPIO_Init>

	//config GPIOE pins 9,11,13,14 for output compare
	//set AF pin source to TIM1
	GPIO_PinAFConfig(GPIOE, GPIO_PinSource9, GPIO_AF_TIM1);
 800329c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80032a0:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80032a4:	f04f 0109 	mov.w	r1, #9
 80032a8:	f04f 0201 	mov.w	r2, #1
 80032ac:	f004 feac 	bl	8008008 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOE, GPIO_PinSource11, GPIO_AF_TIM1);
 80032b0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80032b4:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80032b8:	f04f 010b 	mov.w	r1, #11
 80032bc:	f04f 0201 	mov.w	r2, #1
 80032c0:	f004 fea2 	bl	8008008 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOE, GPIO_PinSource13, GPIO_AF_TIM1);
 80032c4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80032c8:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80032cc:	f04f 010d 	mov.w	r1, #13
 80032d0:	f04f 0201 	mov.w	r2, #1
 80032d4:	f004 fe98 	bl	8008008 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOE, GPIO_PinSource14, GPIO_AF_TIM1);
 80032d8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80032dc:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80032e0:	f04f 010e 	mov.w	r1, #14
 80032e4:	f04f 0201 	mov.w	r2, #1
 80032e8:	f004 fe8e 	bl	8008008 <GPIO_PinAFConfig>
	//configure structure
	//select pins
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9 | GPIO_Pin_11 | GPIO_Pin_13 | GPIO_Pin_14;
 80032ec:	f44f 43d4 	mov.w	r3, #27136	; 0x6a00
 80032f0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	//set output type
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80032f4:	f04f 0300 	mov.w	r3, #0
 80032f8:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
	//set pin speed
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80032fc:	f04f 0302 	mov.w	r3, #2
 8003300:	f887 309d 	strb.w	r3, [r7, #157]	; 0x9d
	//set pull-up
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;
 8003304:	f04f 0302 	mov.w	r3, #2
 8003308:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	//set pin mode
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 800330c:	f04f 0302 	mov.w	r3, #2
 8003310:	f887 309c 	strb.w	r3, [r7, #156]	; 0x9c
	//write mode to selected pins and selected port
	GPIO_Init(GPIOE, &GPIO_InitStructure);
 8003314:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003318:	f2c4 0002 	movt	r0, #16386	; 0x4002
 800331c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003320:	4619      	mov	r1, r3
 8003322:	f004 fce3 	bl	8007cec <GPIO_Init>
	// Configure all the timers

	// Timer 1
	// Enable clock(s)
	// Clock = 84 MHz
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 8003326:	f04f 0001 	mov.w	r0, #1
 800332a:	f04f 0101 	mov.w	r1, #1
 800332e:	f006 f805 	bl	800933c <RCC_APB2PeriphClockCmd>
	// Populate structure
	TIM_TimeBaseInitStruct.TIM_ClockDivision = TIM_CKD_DIV1;	//1 - 4
 8003332:	f04f 0300 	mov.w	r3, #0
 8003336:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
	TIM_TimeBaseInitStruct.TIM_CounterMode = TIM_CounterMode_Up;
 800333a:	f04f 0300 	mov.w	r3, #0
 800333e:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
	TIM_TimeBaseInitStruct.TIM_Period = TIM1_PERIOD;
 8003342:	f647 53c8 	movw	r3, #32200	; 0x7dc8
 8003346:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	TIM_TimeBaseInitStruct.TIM_Prescaler = TIM1_PRESCALER;
 800334a:	f04f 0354 	mov.w	r3, #84	; 0x54
 800334e:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
	TIM_TimeBaseInitStruct.TIM_RepetitionCounter = 0;
 8003352:	f04f 0300 	mov.w	r3, #0
 8003356:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
	// Configure timer 1
	TIM_TimeBaseInit(TIM1, &TIM_TimeBaseInitStruct);
 800335a:	f04f 0000 	mov.w	r0, #0
 800335e:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003362:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8003366:	4619      	mov	r1, r3
 8003368:	f006 fb8c 	bl	8009a84 <TIM_TimeBaseInit>

	// Populate structure
	TIM_OCInitStruct.TIM_OCMode = TIM_OCMode_PWM1;
 800336c:	f04f 0360 	mov.w	r3, #96	; 0x60
 8003370:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
	TIM_OCInitStruct.TIM_OutputState = TIM_OutputState_Enable;
 8003374:	f04f 0301 	mov.w	r3, #1
 8003378:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
	TIM_OCInitStruct.TIM_OutputNState = TIM_OutputNState_Disable;
 800337c:	f04f 0300 	mov.w	r3, #0
 8003380:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
	TIM_OCInitStruct.TIM_Pulse = TIM1_PULSE;
 8003384:	f640 0334 	movw	r3, #2100	; 0x834
 8003388:	677b      	str	r3, [r7, #116]	; 0x74
	TIM_OCInitStruct.TIM_OCPolarity = TIM_OCPolarity_High;
 800338a:	f04f 0300 	mov.w	r3, #0
 800338e:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
	TIM_OCInitStruct.TIM_OCNPolarity = TIM_OCNPolarity_High;
 8003392:	f04f 0300 	mov.w	r3, #0
 8003396:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
	TIM_OCInitStruct.TIM_OCIdleState = TIM_OCIdleState_Reset;
 800339a:	f04f 0300 	mov.w	r3, #0
 800339e:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
	TIM_OCInitStruct.TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 80033a2:	f04f 0300 	mov.w	r3, #0
 80033a6:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
	// Configure output compare, channel 1
	TIM_OC1Init(TIM1, &TIM_OCInitStruct);
 80033aa:	f04f 0000 	mov.w	r0, #0
 80033ae:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80033b2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80033b6:	4619      	mov	r1, r3
 80033b8:	f006 fd1a 	bl	8009df0 <TIM_OC1Init>
	TIM_OC1PreloadConfig(TIM1, TIM_OCPreload_Enable);
 80033bc:	f04f 0000 	mov.w	r0, #0
 80033c0:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80033c4:	f04f 0108 	mov.w	r1, #8
 80033c8:	f007 f85e 	bl	800a488 <TIM_OC1PreloadConfig>
	TIM_OCInitStruct.TIM_OutputState = TIM_OutputState_Enable;
 80033cc:	f04f 0301 	mov.w	r3, #1
 80033d0:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
	TIM_OC2Init(TIM1, &TIM_OCInitStruct);
 80033d4:	f04f 0000 	mov.w	r0, #0
 80033d8:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80033dc:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80033e0:	4619      	mov	r1, r3
 80033e2:	f006 fd83 	bl	8009eec <TIM_OC2Init>
	TIM_OC2PreloadConfig(TIM1, TIM_OCPreload_Enable);
 80033e6:	f04f 0000 	mov.w	r0, #0
 80033ea:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80033ee:	f04f 0108 	mov.w	r1, #8
 80033f2:	f007 f865 	bl	800a4c0 <TIM_OC2PreloadConfig>
	TIM_OCInitStruct.TIM_OutputState = TIM_OutputState_Enable;
 80033f6:	f04f 0301 	mov.w	r3, #1
 80033fa:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
	TIM_OC3Init(TIM1, &TIM_OCInitStruct);
 80033fe:	f04f 0000 	mov.w	r0, #0
 8003402:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003406:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800340a:	4619      	mov	r1, r3
 800340c:	f006 fe02 	bl	800a014 <TIM_OC3Init>
	TIM_OC3PreloadConfig(TIM1, TIM_OCPreload_Enable);
 8003410:	f04f 0000 	mov.w	r0, #0
 8003414:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003418:	f04f 0108 	mov.w	r1, #8
 800341c:	f007 f870 	bl	800a500 <TIM_OC3PreloadConfig>
	TIM_OCInitStruct.TIM_OutputState = TIM_OutputState_Enable;
 8003420:	f04f 0301 	mov.w	r3, #1
 8003424:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
	TIM_OC4Init(TIM1, &TIM_OCInitStruct);
 8003428:	f04f 0000 	mov.w	r0, #0
 800342c:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003430:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003434:	4619      	mov	r1, r3
 8003436:	f006 fe7d 	bl	800a134 <TIM_OC4Init>
	TIM_OC4PreloadConfig(TIM1, TIM_OCPreload_Enable);
 800343a:	f04f 0000 	mov.w	r0, #0
 800343e:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003442:	f04f 0108 	mov.w	r1, #8
 8003446:	f007 f877 	bl	800a538 <TIM_OC4PreloadConfig>

	TIM_ARRPreloadConfig(TIM1, ENABLE);
 800344a:	f04f 0000 	mov.w	r0, #0
 800344e:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003452:	f04f 0101 	mov.w	r1, #1
 8003456:	f006 fc53 	bl	8009d00 <TIM_ARRPreloadConfig>

	TIM_BDTRInitStruct.TIM_OSSRState = TIM_OSSRState_Disable;
 800345a:	f04f 0300 	mov.w	r3, #0
 800345e:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
	TIM_BDTRInitStruct.TIM_OSSIState = TIM_OSSIState_Disable;
 8003462:	f04f 0300 	mov.w	r3, #0
 8003466:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
	TIM_BDTRInitStruct.TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 800346a:	f04f 0300 	mov.w	r3, #0
 800346e:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
	TIM_BDTRInitStruct.TIM_DeadTime = 0;
 8003472:	f04f 0300 	mov.w	r3, #0
 8003476:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
	TIM_BDTRInitStruct.TIM_Break= TIM_Break_Disable;
 800347a:	f04f 0300 	mov.w	r3, #0
 800347e:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
	TIM_BDTRInitStruct.TIM_BreakPolarity = TIM_BreakPolarity_Low;
 8003482:	f04f 0300 	mov.w	r3, #0
 8003486:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
	TIM_BDTRInitStruct.TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 800348a:	f04f 0300 	mov.w	r3, #0
 800348e:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68

	TIM_BDTRConfig(TIM1, &TIM_BDTRInitStruct);
 8003492:	f04f 0000 	mov.w	r0, #0
 8003496:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800349a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800349e:	4619      	mov	r1, r3
 80034a0:	f007 fc0a 	bl	800acb8 <TIM_BDTRConfig>

	// Required for timers 1 or 8
	TIM_CtrlPWMOutputs(TIM1, ENABLE);
 80034a4:	f04f 0000 	mov.w	r0, #0
 80034a8:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80034ac:	f04f 0101 	mov.w	r1, #1
 80034b0:	f007 fc50 	bl	800ad54 <TIM_CtrlPWMOutputs>

	// Enable interrupts
	// TIM_ITConfig(TIM1, TIM_IT_CC1 | TIM_IT_CC2 | TIM_IT_CC3 | TIM_IT_CC4, ENABLE);
	// Enable timer
	TIM_Cmd(TIM1, ENABLE);
 80034b4:	f04f 0000 	mov.w	r0, #0
 80034b8:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80034bc:	f04f 0101 	mov.w	r1, #1
 80034c0:	f006 fc76 	bl	8009db0 <TIM_Cmd>
	// End of Timer 1

	// Timer 2
	// Enable clock(s)
	// Clock = 42 MHz
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 80034c4:	f04f 0001 	mov.w	r0, #1
 80034c8:	f04f 0101 	mov.w	r1, #1
 80034cc:	f005 ff0c 	bl	80092e8 <RCC_APB1PeriphClockCmd>
	// Populate structure
	TIM_TimeBaseInitStruct.TIM_ClockDivision = TIM_CKD_DIV1;	//1 - 4
 80034d0:	f04f 0300 	mov.w	r3, #0
 80034d4:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
	TIM_TimeBaseInitStruct.TIM_CounterMode = TIM_CounterMode_Up;
 80034d8:	f04f 0300 	mov.w	r3, #0
 80034dc:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
	TIM_TimeBaseInitStruct.TIM_Period = TIM2_PERIOD;
 80034e0:	f647 53c8 	movw	r3, #32200	; 0x7dc8
 80034e4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	TIM_TimeBaseInitStruct.TIM_Prescaler = TIM2_PRESCALER;
 80034e8:	f04f 032a 	mov.w	r3, #42	; 0x2a
 80034ec:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
	TIM_TimeBaseInitStruct.TIM_RepetitionCounter = 0;
 80034f0:	f04f 0300 	mov.w	r3, #0
 80034f4:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
	// Configure timer 2
	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseInitStruct);
 80034f8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80034fc:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8003500:	4619      	mov	r1, r3
 8003502:	f006 fabf 	bl	8009a84 <TIM_TimeBaseInit>

	// Populate structure
	TIM_OCInitStruct.TIM_OCMode = TIM_OCMode_PWM1;
 8003506:	f04f 0360 	mov.w	r3, #96	; 0x60
 800350a:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
	TIM_OCInitStruct.TIM_OutputState = TIM_OutputState_Enable;
 800350e:	f04f 0301 	mov.w	r3, #1
 8003512:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
	TIM_OCInitStruct.TIM_OutputNState = TIM_OutputNState_Disable;
 8003516:	f04f 0300 	mov.w	r3, #0
 800351a:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
	TIM_OCInitStruct.TIM_Pulse = TIM2_PULSE;
 800351e:	f640 0334 	movw	r3, #2100	; 0x834
 8003522:	677b      	str	r3, [r7, #116]	; 0x74
	TIM_OCInitStruct.TIM_OCPolarity = TIM_OCPolarity_High;
 8003524:	f04f 0300 	mov.w	r3, #0
 8003528:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
	TIM_OCInitStruct.TIM_OCNPolarity = TIM_OCNPolarity_High;
 800352c:	f04f 0300 	mov.w	r3, #0
 8003530:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
	TIM_OCInitStruct.TIM_OCIdleState = TIM_OCIdleState_Reset;
 8003534:	f04f 0300 	mov.w	r3, #0
 8003538:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
	TIM_OCInitStruct.TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 800353c:	f04f 0300 	mov.w	r3, #0
 8003540:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
	// Configure output compare, channel 2
	TIM_OC1Init(TIM2, &TIM_OCInitStruct);
 8003544:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003548:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800354c:	4619      	mov	r1, r3
 800354e:	f006 fc4f 	bl	8009df0 <TIM_OC1Init>
	TIM_OC1PreloadConfig(TIM2, TIM_OCPreload_Enable);
 8003552:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003556:	f04f 0108 	mov.w	r1, #8
 800355a:	f006 ff95 	bl	800a488 <TIM_OC1PreloadConfig>
	TIM_OCInitStruct.TIM_OutputState = TIM_OutputState_Enable;
 800355e:	f04f 0301 	mov.w	r3, #1
 8003562:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
	TIM_OC2Init(TIM2, &TIM_OCInitStruct);
 8003566:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800356a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800356e:	4619      	mov	r1, r3
 8003570:	f006 fcbc 	bl	8009eec <TIM_OC2Init>
	TIM_OC2PreloadConfig(TIM2, TIM_OCPreload_Enable);
 8003574:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003578:	f04f 0108 	mov.w	r1, #8
 800357c:	f006 ffa0 	bl	800a4c0 <TIM_OC2PreloadConfig>
	TIM_OCInitStruct.TIM_OutputState = TIM_OutputState_Enable;
 8003580:	f04f 0301 	mov.w	r3, #1
 8003584:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
	TIM_OC3Init(TIM2, &TIM_OCInitStruct);
 8003588:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800358c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003590:	4619      	mov	r1, r3
 8003592:	f006 fd3f 	bl	800a014 <TIM_OC3Init>
	TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Enable);
 8003596:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800359a:	f04f 0108 	mov.w	r1, #8
 800359e:	f006 ffaf 	bl	800a500 <TIM_OC3PreloadConfig>
	TIM_OCInitStruct.TIM_OutputState = TIM_OutputState_Enable;
 80035a2:	f04f 0301 	mov.w	r3, #1
 80035a6:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
	TIM_OC4Init(TIM2, &TIM_OCInitStruct);
 80035aa:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80035ae:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80035b2:	4619      	mov	r1, r3
 80035b4:	f006 fdbe 	bl	800a134 <TIM_OC4Init>
	TIM_OC4PreloadConfig(TIM2, TIM_OCPreload_Enable);
 80035b8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80035bc:	f04f 0108 	mov.w	r1, #8
 80035c0:	f006 ffba 	bl	800a538 <TIM_OC4PreloadConfig>

	TIM_ARRPreloadConfig(TIM2, ENABLE);
 80035c4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80035c8:	f04f 0101 	mov.w	r1, #1
 80035cc:	f006 fb98 	bl	8009d00 <TIM_ARRPreloadConfig>

	TIM_BDTRInitStruct.TIM_OSSRState = TIM_OSSRState_Disable;
 80035d0:	f04f 0300 	mov.w	r3, #0
 80035d4:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
	TIM_BDTRInitStruct.TIM_OSSIState = TIM_OSSIState_Disable;
 80035d8:	f04f 0300 	mov.w	r3, #0
 80035dc:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
	TIM_BDTRInitStruct.TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 80035e0:	f04f 0300 	mov.w	r3, #0
 80035e4:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
	TIM_BDTRInitStruct.TIM_DeadTime = 0;
 80035e8:	f04f 0300 	mov.w	r3, #0
 80035ec:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
	TIM_BDTRInitStruct.TIM_Break= TIM_Break_Disable;
 80035f0:	f04f 0300 	mov.w	r3, #0
 80035f4:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
	TIM_BDTRInitStruct.TIM_BreakPolarity = TIM_BreakPolarity_Low;
 80035f8:	f04f 0300 	mov.w	r3, #0
 80035fc:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
	TIM_BDTRInitStruct.TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 8003600:	f04f 0300 	mov.w	r3, #0
 8003604:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68

	TIM_BDTRConfig(TIM2, &TIM_BDTRInitStruct);
 8003608:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800360c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003610:	4619      	mov	r1, r3
 8003612:	f007 fb51 	bl	800acb8 <TIM_BDTRConfig>
	//TIM_CtrlPWMOutputs(TIM2, ENABLE);

	// Enable interrupts
	// TIM_ITConfig(TIM1, TIM_IT_CC1 | TIM_IT_CC2 | TIM_IT_CC3 | TIM_IT_CC4, ENABLE);
	// Enable timer
	TIM_Cmd(TIM2, ENABLE);
 8003616:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800361a:	f04f 0101 	mov.w	r1, #1
 800361e:	f006 fbc7 	bl	8009db0 <TIM_Cmd>
	// End of Timer 2

	// Timer 3
	// Enable clock(s)
	// Clock = 42 MHz
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 8003622:	f04f 0002 	mov.w	r0, #2
 8003626:	f04f 0101 	mov.w	r1, #1
 800362a:	f005 fe5d 	bl	80092e8 <RCC_APB1PeriphClockCmd>
	// Populate structure
	TIM_TimeBaseInitStruct.TIM_ClockDivision = TIM_CKD_DIV1;	//1 - 4
 800362e:	f04f 0300 	mov.w	r3, #0
 8003632:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
	TIM_TimeBaseInitStruct.TIM_CounterMode = TIM_CounterMode_Up;
 8003636:	f04f 0300 	mov.w	r3, #0
 800363a:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
	TIM_TimeBaseInitStruct.TIM_Period = TIM3_PERIOD;
 800363e:	f647 53c8 	movw	r3, #32200	; 0x7dc8
 8003642:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	TIM_TimeBaseInitStruct.TIM_Prescaler = TIM3_PRESCALER;
 8003646:	f04f 032a 	mov.w	r3, #42	; 0x2a
 800364a:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
	TIM_TimeBaseInitStruct.TIM_RepetitionCounter = 0;
 800364e:	f04f 0300 	mov.w	r3, #0
 8003652:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
	// Configure timer 3
	TIM_TimeBaseInit(TIM3, &TIM_TimeBaseInitStruct);
 8003656:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800365a:	f2c4 0000 	movt	r0, #16384	; 0x4000
 800365e:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8003662:	4619      	mov	r1, r3
 8003664:	f006 fa0e 	bl	8009a84 <TIM_TimeBaseInit>

	// Populate structure
	TIM_OCInitStruct.TIM_OCMode = TIM_OCMode_PWM1;
 8003668:	f04f 0360 	mov.w	r3, #96	; 0x60
 800366c:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
	TIM_OCInitStruct.TIM_OutputState = TIM_OutputState_Enable;
 8003670:	f04f 0301 	mov.w	r3, #1
 8003674:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
	TIM_OCInitStruct.TIM_OutputNState = TIM_OutputNState_Disable;
 8003678:	f04f 0300 	mov.w	r3, #0
 800367c:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
	TIM_OCInitStruct.TIM_Pulse = TIM3_PULSE;
 8003680:	f640 0334 	movw	r3, #2100	; 0x834
 8003684:	677b      	str	r3, [r7, #116]	; 0x74
	TIM_OCInitStruct.TIM_OCPolarity = TIM_OCPolarity_High;
 8003686:	f04f 0300 	mov.w	r3, #0
 800368a:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
	TIM_OCInitStruct.TIM_OCNPolarity = TIM_OCNPolarity_High;
 800368e:	f04f 0300 	mov.w	r3, #0
 8003692:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
	TIM_OCInitStruct.TIM_OCIdleState = TIM_OCIdleState_Reset;
 8003696:	f04f 0300 	mov.w	r3, #0
 800369a:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
	TIM_OCInitStruct.TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 800369e:	f04f 0300 	mov.w	r3, #0
 80036a2:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
	// Configure output compare, channel 3
	TIM_OC1Init(TIM3, &TIM_OCInitStruct);
 80036a6:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80036aa:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80036ae:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80036b2:	4619      	mov	r1, r3
 80036b4:	f006 fb9c 	bl	8009df0 <TIM_OC1Init>
	TIM_OC1PreloadConfig(TIM3, TIM_OCPreload_Enable);
 80036b8:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80036bc:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80036c0:	f04f 0108 	mov.w	r1, #8
 80036c4:	f006 fee0 	bl	800a488 <TIM_OC1PreloadConfig>
	TIM_OCInitStruct.TIM_OutputState = TIM_OutputState_Enable;
 80036c8:	f04f 0301 	mov.w	r3, #1
 80036cc:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
	TIM_OC2Init(TIM3, &TIM_OCInitStruct);
 80036d0:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80036d4:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80036d8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80036dc:	4619      	mov	r1, r3
 80036de:	f006 fc05 	bl	8009eec <TIM_OC2Init>
	TIM_OC2PreloadConfig(TIM3, TIM_OCPreload_Enable);
 80036e2:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80036e6:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80036ea:	f04f 0108 	mov.w	r1, #8
 80036ee:	f006 fee7 	bl	800a4c0 <TIM_OC2PreloadConfig>
	TIM_OCInitStruct.TIM_OutputState = TIM_OutputState_Enable;
 80036f2:	f04f 0301 	mov.w	r3, #1
 80036f6:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
	TIM_OC3Init(TIM3, &TIM_OCInitStruct);
 80036fa:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80036fe:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8003702:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003706:	4619      	mov	r1, r3
 8003708:	f006 fc84 	bl	800a014 <TIM_OC3Init>
	TIM_OC3PreloadConfig(TIM3, TIM_OCPreload_Enable);
 800370c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003710:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8003714:	f04f 0108 	mov.w	r1, #8
 8003718:	f006 fef2 	bl	800a500 <TIM_OC3PreloadConfig>
	TIM_OCInitStruct.TIM_OutputState = TIM_OutputState_Enable;
 800371c:	f04f 0301 	mov.w	r3, #1
 8003720:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
	TIM_OC4Init(TIM3, &TIM_OCInitStruct);
 8003724:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003728:	f2c4 0000 	movt	r0, #16384	; 0x4000
 800372c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003730:	4619      	mov	r1, r3
 8003732:	f006 fcff 	bl	800a134 <TIM_OC4Init>
	TIM_OC4PreloadConfig(TIM3, TIM_OCPreload_Enable);
 8003736:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800373a:	f2c4 0000 	movt	r0, #16384	; 0x4000
 800373e:	f04f 0108 	mov.w	r1, #8
 8003742:	f006 fef9 	bl	800a538 <TIM_OC4PreloadConfig>

	TIM_ARRPreloadConfig(TIM3, ENABLE);
 8003746:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800374a:	f2c4 0000 	movt	r0, #16384	; 0x4000
 800374e:	f04f 0101 	mov.w	r1, #1
 8003752:	f006 fad5 	bl	8009d00 <TIM_ARRPreloadConfig>

	TIM_BDTRInitStruct.TIM_OSSRState = TIM_OSSRState_Disable;
 8003756:	f04f 0300 	mov.w	r3, #0
 800375a:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
	TIM_BDTRInitStruct.TIM_OSSIState = TIM_OSSIState_Disable;
 800375e:	f04f 0300 	mov.w	r3, #0
 8003762:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
	TIM_BDTRInitStruct.TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 8003766:	f04f 0300 	mov.w	r3, #0
 800376a:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
	TIM_BDTRInitStruct.TIM_DeadTime = 0;
 800376e:	f04f 0300 	mov.w	r3, #0
 8003772:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
	TIM_BDTRInitStruct.TIM_Break= TIM_Break_Disable;
 8003776:	f04f 0300 	mov.w	r3, #0
 800377a:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
	TIM_BDTRInitStruct.TIM_BreakPolarity = TIM_BreakPolarity_Low;
 800377e:	f04f 0300 	mov.w	r3, #0
 8003782:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
	TIM_BDTRInitStruct.TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 8003786:	f04f 0300 	mov.w	r3, #0
 800378a:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68

	TIM_BDTRConfig(TIM3, &TIM_BDTRInitStruct);
 800378e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003792:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8003796:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800379a:	4619      	mov	r1, r3
 800379c:	f007 fa8c 	bl	800acb8 <TIM_BDTRConfig>
	//TIM_CtrlPWMOutputs(TIM2, ENABLE);

	// Enable interrupts
	// TIM_ITConfig(TIM1, TIM_IT_CC1 | TIM_IT_CC2 | TIM_IT_CC3 | TIM_IT_CC4, ENABLE);
	// Enable timer
	TIM_Cmd(TIM3, ENABLE);
 80037a0:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80037a4:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80037a8:	f04f 0101 	mov.w	r1, #1
 80037ac:	f006 fb00 	bl	8009db0 <TIM_Cmd>
	// End of Timer 3

	// Timer 4 - input capture
	// Enable clock(s)
	// Clock = 42 MHz
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 80037b0:	f04f 0004 	mov.w	r0, #4
 80037b4:	f04f 0101 	mov.w	r1, #1
 80037b8:	f005 fd96 	bl	80092e8 <RCC_APB1PeriphClockCmd>
	// Populate structure
	TIM_TimeBaseInitStruct.TIM_ClockDivision = TIM_CKD_DIV1;	//1 - 4
 80037bc:	f04f 0300 	mov.w	r3, #0
 80037c0:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
	TIM_TimeBaseInitStruct.TIM_CounterMode = TIM_CounterMode_Up;
 80037c4:	f04f 0300 	mov.w	r3, #0
 80037c8:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
	TIM_TimeBaseInitStruct.TIM_Period = TIM4_PERIOD;
 80037cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80037d0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	TIM_TimeBaseInitStruct.TIM_Prescaler = TIM4_PRESCALER;
 80037d4:	f04f 032a 	mov.w	r3, #42	; 0x2a
 80037d8:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
	TIM_TimeBaseInitStruct.TIM_RepetitionCounter = 0;
 80037dc:	f04f 0300 	mov.w	r3, #0
 80037e0:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
	// Configure timer 4
	TIM_TimeBaseInit(TIM4, &TIM_TimeBaseInitStruct);
 80037e4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80037e8:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80037ec:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80037f0:	4619      	mov	r1, r3
 80037f2:	f006 f947 	bl	8009a84 <TIM_TimeBaseInit>

	// Populate structure
	TIM_ICInitStruct.TIM_Channel = TIM_Channel_1;
 80037f6:	f04f 0300 	mov.w	r3, #0
 80037fa:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
	TIM_ICInitStruct.TIM_ICPolarity = TIM_ICPolarity_BothEdge;
 80037fe:	f04f 030a 	mov.w	r3, #10
 8003802:	f8a7 3082 	strh.w	r3, [r7, #130]	; 0x82
	TIM_ICInitStruct.TIM_ICSelection = TIM_ICSelection_DirectTI;
 8003806:	f04f 0301 	mov.w	r3, #1
 800380a:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
	TIM_ICInitStruct.TIM_ICPrescaler = TIM_ICPSC_DIV1;
 800380e:	f04f 0300 	mov.w	r3, #0
 8003812:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
	TIM_ICInitStruct.TIM_ICFilter = TIM4_FILTER;
 8003816:	f04f 0301 	mov.w	r3, #1
 800381a:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
	TIM_ICInit(TIM4, &TIM_ICInitStruct);
 800381e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003822:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8003826:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800382a:	4619      	mov	r1, r3
 800382c:	f007 f8cc 	bl	800a9c8 <TIM_ICInit>
	TIM_ICInitStruct.TIM_Channel = TIM_Channel_2;
 8003830:	f04f 0304 	mov.w	r3, #4
 8003834:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
	TIM_ICInit(TIM4, &TIM_ICInitStruct);
 8003838:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800383c:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8003840:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8003844:	4619      	mov	r1, r3
 8003846:	f007 f8bf 	bl	800a9c8 <TIM_ICInit>
	TIM_ICInitStruct.TIM_Channel = TIM_Channel_3;
 800384a:	f04f 0308 	mov.w	r3, #8
 800384e:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
	TIM_ICInit(TIM4, &TIM_ICInitStruct);
 8003852:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003856:	f2c4 0000 	movt	r0, #16384	; 0x4000
 800385a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800385e:	4619      	mov	r1, r3
 8003860:	f007 f8b2 	bl	800a9c8 <TIM_ICInit>
	TIM_ICInitStruct.TIM_Channel = TIM_Channel_4;
 8003864:	f04f 030c 	mov.w	r3, #12
 8003868:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
	TIM_ICInit(TIM4, &TIM_ICInitStruct);
 800386c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003870:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8003874:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8003878:	4619      	mov	r1, r3
 800387a:	f007 f8a5 	bl	800a9c8 <TIM_ICInit>

	// Configure interrupt
	TIM_ITConfig(TIM4, TIM_IT_CC1 | TIM_IT_CC2 | TIM_IT_CC3 | TIM_IT_CC4, ENABLE);
 800387e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003882:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8003886:	f04f 011e 	mov.w	r1, #30
 800388a:	f04f 0201 	mov.w	r2, #1
 800388e:	f007 fac9 	bl	800ae24 <TIM_ITConfig>

	// Enable timer
	TIM_Cmd(TIM4, ENABLE);
 8003892:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003896:	f2c4 0000 	movt	r0, #16384	; 0x4000
 800389a:	f04f 0101 	mov.w	r1, #1
 800389e:	f006 fa87 	bl	8009db0 <TIM_Cmd>
	// End of timer 4

	// Timer 8 - input capture
	// Enable clock(s)
	// Clock = 84 MHz
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM8, ENABLE);
 80038a2:	f04f 0002 	mov.w	r0, #2
 80038a6:	f04f 0101 	mov.w	r1, #1
 80038aa:	f005 fd47 	bl	800933c <RCC_APB2PeriphClockCmd>
	// Populate structure
	TIM_TimeBaseInitStruct.TIM_ClockDivision = TIM_CKD_DIV1;	//1 - 4
 80038ae:	f04f 0300 	mov.w	r3, #0
 80038b2:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
	TIM_TimeBaseInitStruct.TIM_CounterMode = TIM_CounterMode_Up;
 80038b6:	f04f 0300 	mov.w	r3, #0
 80038ba:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
	TIM_TimeBaseInitStruct.TIM_Period = TIM8_PERIOD;
 80038be:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80038c2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	TIM_TimeBaseInitStruct.TIM_Prescaler = TIM8_PRESCALER;
 80038c6:	f04f 0354 	mov.w	r3, #84	; 0x54
 80038ca:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
	TIM_TimeBaseInitStruct.TIM_RepetitionCounter = 0;
 80038ce:	f04f 0300 	mov.w	r3, #0
 80038d2:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
	// Configure timer 8
	TIM_TimeBaseInit(TIM8, &TIM_TimeBaseInitStruct);
 80038d6:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80038da:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80038de:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80038e2:	4619      	mov	r1, r3
 80038e4:	f006 f8ce 	bl	8009a84 <TIM_TimeBaseInit>

	// Populate structure
	TIM_ICInitStruct.TIM_Channel = TIM_Channel_1;
 80038e8:	f04f 0300 	mov.w	r3, #0
 80038ec:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
	TIM_ICInitStruct.TIM_ICPolarity = TIM_ICPolarity_BothEdge;
 80038f0:	f04f 030a 	mov.w	r3, #10
 80038f4:	f8a7 3082 	strh.w	r3, [r7, #130]	; 0x82
	TIM_ICInitStruct.TIM_ICSelection = TIM_ICSelection_DirectTI;
 80038f8:	f04f 0301 	mov.w	r3, #1
 80038fc:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
	TIM_ICInitStruct.TIM_ICPrescaler = TIM_ICPSC_DIV1;
 8003900:	f04f 0300 	mov.w	r3, #0
 8003904:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
	TIM_ICInitStruct.TIM_ICFilter = TIM8_FILTER;
 8003908:	f04f 0301 	mov.w	r3, #1
 800390c:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
	TIM_ICInit(TIM8, &TIM_ICInitStruct);
 8003910:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003914:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003918:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800391c:	4619      	mov	r1, r3
 800391e:	f007 f853 	bl	800a9c8 <TIM_ICInit>
	TIM_ICInitStruct.TIM_Channel = TIM_Channel_2;
 8003922:	f04f 0304 	mov.w	r3, #4
 8003926:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
	TIM_ICInit(TIM8, &TIM_ICInitStruct);
 800392a:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800392e:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003932:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8003936:	4619      	mov	r1, r3
 8003938:	f007 f846 	bl	800a9c8 <TIM_ICInit>
	TIM_ICInitStruct.TIM_Channel = TIM_Channel_3;
 800393c:	f04f 0308 	mov.w	r3, #8
 8003940:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
	TIM_ICInit(TIM8, &TIM_ICInitStruct);
 8003944:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003948:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800394c:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8003950:	4619      	mov	r1, r3
 8003952:	f007 f839 	bl	800a9c8 <TIM_ICInit>
	TIM_ICInitStruct.TIM_Channel = TIM_Channel_4;
 8003956:	f04f 030c 	mov.w	r3, #12
 800395a:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
	TIM_ICInit(TIM8, &TIM_ICInitStruct);
 800395e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003962:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003966:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800396a:	4619      	mov	r1, r3
 800396c:	f007 f82c 	bl	800a9c8 <TIM_ICInit>

	// Configure interrupt
	TIM_ITConfig(TIM8, TIM_IT_CC1 | TIM_IT_CC2 | TIM_IT_CC3 | TIM_IT_CC4, ENABLE);
 8003970:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003974:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003978:	f04f 011e 	mov.w	r1, #30
 800397c:	f04f 0201 	mov.w	r2, #1
 8003980:	f007 fa50 	bl	800ae24 <TIM_ITConfig>

	// Enable timer
	TIM_Cmd(TIM8, ENABLE);
 8003984:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003988:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800398c:	f04f 0101 	mov.w	r1, #1
 8003990:	f006 fa0e 	bl	8009db0 <TIM_Cmd>

	// End of timer 8

	// Timer 14 - timing for MODBUS
	//enable clock(s)
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM14, ENABLE);
 8003994:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003998:	f04f 0101 	mov.w	r1, #1
 800399c:	f005 fca4 	bl	80092e8 <RCC_APB1PeriphClockCmd>
	//populate structure
	TIM_TimeBaseInitStruct.TIM_ClockDivision = TIM_CKD_DIV1;	//1 - 4
 80039a0:	f04f 0300 	mov.w	r3, #0
 80039a4:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
	TIM_TimeBaseInitStruct.TIM_CounterMode = TIM_CounterMode_Up;
 80039a8:	f04f 0300 	mov.w	r3, #0
 80039ac:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
	TIM_TimeBaseInitStruct.TIM_Period = TIM14_PERIOD;
 80039b0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80039b4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	TIM_TimeBaseInitStruct.TIM_Prescaler = TIM14_PRESCALER;
 80039b8:	f04f 0354 	mov.w	r3, #84	; 0x54
 80039bc:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
	TIM_TimeBaseInitStruct.TIM_RepetitionCounter = 0;
 80039c0:	f04f 0300 	mov.w	r3, #0
 80039c4:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
	//configure timer 14
	TIM_TimeBaseInit(TIM14, &TIM_TimeBaseInitStruct);
 80039c8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80039cc:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80039d0:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80039d4:	4619      	mov	r1, r3
 80039d6:	f006 f855 	bl	8009a84 <TIM_TimeBaseInit>
	//enable interrupt
	TIM_ITConfig(TIM14, TIM_IT_Update, ENABLE);
 80039da:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80039de:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80039e2:	f04f 0101 	mov.w	r1, #1
 80039e6:	f04f 0201 	mov.w	r2, #1
 80039ea:	f007 fa1b 	bl	800ae24 <TIM_ITConfig>
	// Enable reload
	//TIM_ARRPreloadConfig(TIM14, ENABLE);
	//enable timer
	TIM_Cmd(TIM14, ENABLE);
 80039ee:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80039f2:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80039f6:	f04f 0101 	mov.w	r1, #1
 80039fa:	f006 f9d9 	bl	8009db0 <TIM_Cmd>
	// End of timer 14

	// Configure USART2
	//Remember to set GPIO pins in GPIO configuration
	//enable peripheral clock
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE); //for USART1 and USART6
 80039fe:	f04f 0010 	mov.w	r0, #16
 8003a02:	f04f 0101 	mov.w	r1, #1
 8003a06:	f005 fc99 	bl	800933c <RCC_APB2PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2 | RCC_APB1Periph_USART3, ENABLE); //for USART2, USART3, UART4 or UART5.
 8003a0a:	f44f 20c0 	mov.w	r0, #393216	; 0x60000
 8003a0e:	f04f 0101 	mov.w	r1, #1
 8003a12:	f005 fc69 	bl	80092e8 <RCC_APB1PeriphClockCmd>
	//program port parameters
	//set baud rate
	USART_InitStructure.USART_BaudRate = 38400;
 8003a16:	f44f 4316 	mov.w	r3, #38400	; 0x9600
 8003a1a:	607b      	str	r3, [r7, #4]
	//flow control
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8003a1c:	f04f 0300 	mov.w	r3, #0
 8003a20:	823b      	strh	r3, [r7, #16]
	//enable receiver and transmitter
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8003a22:	f04f 030c 	mov.w	r3, #12
 8003a26:	81fb      	strh	r3, [r7, #14]
	//parity
	USART_InitStructure.USART_Parity = USART_Parity_No;
 8003a28:	f04f 0300 	mov.w	r3, #0
 8003a2c:	81bb      	strh	r3, [r7, #12]
	//stop bits
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8003a2e:	f04f 0300 	mov.w	r3, #0
 8003a32:	817b      	strh	r3, [r7, #10]
	//word length
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8003a34:	f04f 0300 	mov.w	r3, #0
 8003a38:	813b      	strh	r3, [r7, #8]
	//start port
	USART_Init(USART2, &USART_InitStructure);
 8003a3a:	f44f 4088 	mov.w	r0, #17408	; 0x4400
 8003a3e:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8003a42:	f107 0304 	add.w	r3, r7, #4
 8003a46:	4619      	mov	r1, r3
 8003a48:	f007 fe3a 	bl	800b6c0 <USART_Init>

	//enable interrupt - RX not empty, transfer complete
	//USART_ITConfig(USART2, USART_IT_RXNE | USART_IT_TC, ENABLE);
	USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 8003a4c:	f44f 4088 	mov.w	r0, #17408	; 0x4400
 8003a50:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8003a54:	f240 5125 	movw	r1, #1317	; 0x525
 8003a58:	f04f 0201 	mov.w	r2, #1
 8003a5c:	f008 f996 	bl	800bd8c <USART_ITConfig>

	//enable module 2
	USART_Cmd(USART2, ENABLE);
 8003a60:	f44f 4088 	mov.w	r0, #17408	; 0x4400
 8003a64:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8003a68:	f04f 0101 	mov.w	r1, #1
 8003a6c:	f007 ff64 	bl	800b938 <USART_Cmd>

	// Configure USART2 DMA
	//enable peripheral clock
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA1, ENABLE);
 8003a70:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8003a74:	f04f 0101 	mov.w	r1, #1
 8003a78:	f005 fbb8 	bl	80091ec <RCC_AHB1PeriphClockCmd>
	//configure USART2 DMA channel
	//deinit DMA channel
	DMA_DeInit(DMA_USART2);
 8003a7c:	f246 00a0 	movw	r0, #24736	; 0x60a0
 8003a80:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8003a84:	f003 fc6a 	bl	800735c <DMA_DeInit>



	//configure module 1 - current/voltage/temperature sensor
	//set baud rate
	USART_InitStructure.USART_BaudRate = 19200;
 8003a88:	f44f 4396 	mov.w	r3, #19200	; 0x4b00
 8003a8c:	607b      	str	r3, [r7, #4]
	//flow control
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8003a8e:	f04f 0300 	mov.w	r3, #0
 8003a92:	823b      	strh	r3, [r7, #16]
	//enable receiver and transmitter
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8003a94:	f04f 030c 	mov.w	r3, #12
 8003a98:	81fb      	strh	r3, [r7, #14]
	//parity
	USART_InitStructure.USART_Parity = USART_Parity_No;
 8003a9a:	f04f 0300 	mov.w	r3, #0
 8003a9e:	81bb      	strh	r3, [r7, #12]
	//stop bits
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8003aa0:	f04f 0300 	mov.w	r3, #0
 8003aa4:	817b      	strh	r3, [r7, #10]
	//word length
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8003aa6:	f04f 0300 	mov.w	r3, #0
 8003aaa:	813b      	strh	r3, [r7, #8]
	//start port
	USART_Init(USART1, &USART_InitStructure);
 8003aac:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003ab0:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003ab4:	f107 0304 	add.w	r3, r7, #4
 8003ab8:	4619      	mov	r1, r3
 8003aba:	f007 fe01 	bl	800b6c0 <USART_Init>

	//enable interrupt - RX not empty, transfer complete
	USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 8003abe:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003ac2:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003ac6:	f240 5125 	movw	r1, #1317	; 0x525
 8003aca:	f04f 0201 	mov.w	r2, #1
 8003ace:	f008 f95d 	bl	800bd8c <USART_ITConfig>

	//enable module 1
	USART_Cmd(USART1, ENABLE);
 8003ad2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003ad6:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003ada:	f04f 0101 	mov.w	r1, #1
 8003ade:	f007 ff2b 	bl	800b938 <USART_Cmd>


	//configure module 3 - GPS
	//set baud rate
	USART_InitStructure.USART_BaudRate = 9600;
 8003ae2:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8003ae6:	607b      	str	r3, [r7, #4]
	//flow control
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8003ae8:	f04f 0300 	mov.w	r3, #0
 8003aec:	823b      	strh	r3, [r7, #16]
	//enable receiver and transmitter
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8003aee:	f04f 030c 	mov.w	r3, #12
 8003af2:	81fb      	strh	r3, [r7, #14]
	//parity
	USART_InitStructure.USART_Parity = USART_Parity_No;
 8003af4:	f04f 0300 	mov.w	r3, #0
 8003af8:	81bb      	strh	r3, [r7, #12]
	//stop bits
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8003afa:	f04f 0300 	mov.w	r3, #0
 8003afe:	817b      	strh	r3, [r7, #10]
	//word length
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8003b00:	f04f 0300 	mov.w	r3, #0
 8003b04:	813b      	strh	r3, [r7, #8]
	//start port
	USART_Init(USART3, &USART_InitStructure);
 8003b06:	f44f 4090 	mov.w	r0, #18432	; 0x4800
 8003b0a:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8003b0e:	f107 0304 	add.w	r3, r7, #4
 8003b12:	4619      	mov	r1, r3
 8003b14:	f007 fdd4 	bl	800b6c0 <USART_Init>

	//enable interrupt - RX not empty, transfer complete
	USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
 8003b18:	f44f 4090 	mov.w	r0, #18432	; 0x4800
 8003b1c:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8003b20:	f240 5125 	movw	r1, #1317	; 0x525
 8003b24:	f04f 0201 	mov.w	r2, #1
 8003b28:	f008 f930 	bl	800bd8c <USART_ITConfig>

	//enable module 3
	USART_Cmd(USART3, ENABLE);
 8003b2c:	f44f 4090 	mov.w	r0, #18432	; 0x4800
 8003b30:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8003b34:	f04f 0101 	mov.w	r1, #1
 8003b38:	f007 fefe 	bl	800b938 <USART_Cmd>
	//enable peripheral clock
	// Already enabled for USART2
	//RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA1, ENABLE);
	//configure USART3 DMA channel
	//deinit DMA channel
	DMA_DeInit(DMA_USART3);
 8003b3c:	f246 0070 	movw	r0, #24688	; 0x6070
 8003b40:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8003b44:	f003 fc0a 	bl	800735c <DMA_DeInit>


	// I2C2 config
	// Configure I2C 2 for sensor communication
	// Enable peripheral clock
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2C2, ENABLE);
 8003b48:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8003b4c:	f04f 0101 	mov.w	r1, #1
 8003b50:	f005 fbca 	bl	80092e8 <RCC_APB1PeriphClockCmd>
	// Set clock to 100 kHz
	I2CInitStruct.I2C_ClockSpeed = 400000;
 8003b54:	f44f 53d4 	mov.w	r3, #6784	; 0x1a80
 8003b58:	f2c0 0306 	movt	r3, #6
 8003b5c:	64fb      	str	r3, [r7, #76]	; 0x4c
	I2CInitStruct.I2C_Mode = I2C_Mode_I2C;
 8003b5e:	f04f 0300 	mov.w	r3, #0
 8003b62:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
	I2CInitStruct.I2C_DutyCycle = I2C_DutyCycle_2;
 8003b66:	f64b 73ff 	movw	r3, #49151	; 0xbfff
 8003b6a:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
	I2CInitStruct.I2C_OwnAddress1 = 0x00;
 8003b6e:	f04f 0300 	mov.w	r3, #0
 8003b72:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
	I2CInitStruct.I2C_Ack = I2C_Ack_Enable;
 8003b76:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003b7a:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
	I2CInitStruct.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 8003b7e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003b82:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
	I2C_Init(I2C2, &I2CInitStruct);
 8003b86:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8003b8a:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8003b8e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003b92:	4619      	mov	r1, r3
 8003b94:	f004 fad0 	bl	8008138 <I2C_Init>
	// Enable event interrupt and buf empty interrupt event and error interrupt event
	// Do not enable BUF interrupt if using DMA
	// I2C_IT_BUF, I2C_IT_EVT, I2C_IT_ERR
	//I2C_ITConfig(I2C2, I2C_IT_BUF | I2C_IT_EVT | I2C_IT_ERR, ENABLE);
	// Configure DMA
	DMA_DeInit(DMA_I2C2_TX);
 8003b98:	f246 00b8 	movw	r0, #24760	; 0x60b8
 8003b9c:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8003ba0:	f003 fbdc 	bl	800735c <DMA_DeInit>
	DMA_DeInit(DMA_I2C2_RX);
 8003ba4:	f246 0058 	movw	r0, #24664	; 0x6058
 8003ba8:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8003bac:	f003 fbd6 	bl	800735c <DMA_DeInit>
	// Configure DMA1 stream 3 transfer complete interrupt
	//DMA_ITConfig(DMA1_Stream3, DMA_IT_TC | DMA_IT_DME | DMA_IT_FE, ENABLE);
	// Configure DMA1 stream 7 transfer complete interrupt
	//DMA_ITConfig(DMA1_Stream7, DMA_IT_TC | DMA_IT_DME | DMA_IT_FE, ENABLE);
	// Enable I2C 2
	I2C_Cmd(I2C2, ENABLE);
 8003bb0:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8003bb4:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8003bb8:	f04f 0101 	mov.w	r1, #1
 8003bbc:	f004 fbb4 	bl	8008328 <I2C_Cmd>

	// ADC converter init
	// Enable clock(s) (84 MHz)
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 8003bc0:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003bc4:	f04f 0101 	mov.w	r1, #1
 8003bc8:	f005 fbb8 	bl	800933c <RCC_APB2PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC2, ENABLE);
 8003bcc:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003bd0:	f04f 0101 	mov.w	r1, #1
 8003bd4:	f005 fbb2 	bl	800933c <RCC_APB2PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC3, ENABLE);
 8003bd8:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003bdc:	f04f 0101 	mov.w	r1, #1
 8003be0:	f005 fbac 	bl	800933c <RCC_APB2PeriphClockCmd>
	// ADC Common configuration
	ADC_CommonInitStructure.ADC_Mode = ADC_Mode_Independent;
 8003be4:	f04f 0300 	mov.w	r3, #0
 8003be8:	627b      	str	r3, [r7, #36]	; 0x24
	ADC_CommonInitStructure.ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 8003bea:	f04f 0300 	mov.w	r3, #0
 8003bee:	633b      	str	r3, [r7, #48]	; 0x30
	ADC_CommonInitStructure.ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 8003bf0:	f04f 0300 	mov.w	r3, #0
 8003bf4:	62fb      	str	r3, [r7, #44]	; 0x2c
	ADC_CommonInitStructure.ADC_Prescaler = ADC_Prescaler_Div8;
 8003bf6:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8003bfa:	62bb      	str	r3, [r7, #40]	; 0x28
	ADC_CommonInit(&ADC_CommonInitStructure);
 8003bfc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003c00:	4618      	mov	r0, r3
 8003c02:	f002 fe71 	bl	80068e8 <ADC_CommonInit>

	// Configure
	ADC_InitStruct.ADC_Resolution = ADC_Resolution_12b;
 8003c06:	f04f 0300 	mov.w	r3, #0
 8003c0a:	637b      	str	r3, [r7, #52]	; 0x34
	ADC_InitStruct.ADC_ScanConvMode = DISABLE;
 8003c0c:	f04f 0300 	mov.w	r3, #0
 8003c10:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
	ADC_InitStruct.ADC_ContinuousConvMode = DISABLE;
 8003c14:	f04f 0300 	mov.w	r3, #0
 8003c18:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
	ADC_InitStruct.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8003c1c:	f04f 0300 	mov.w	r3, #0
 8003c20:	63fb      	str	r3, [r7, #60]	; 0x3c
	ADC_InitStruct.ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8003c22:	f04f 0300 	mov.w	r3, #0
 8003c26:	643b      	str	r3, [r7, #64]	; 0x40
	ADC_InitStruct.ADC_DataAlign = ADC_DataAlign_Right;
 8003c28:	f04f 0300 	mov.w	r3, #0
 8003c2c:	647b      	str	r3, [r7, #68]	; 0x44
	ADC_InitStruct.ADC_NbrOfConversion = 2;
 8003c2e:	f04f 0302 	mov.w	r3, #2
 8003c32:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48

	ADC_Init(ADC1, &ADC_InitStruct);
 8003c36:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003c3a:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003c3e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003c42:	4619      	mov	r1, r3
 8003c44:	f002 fdce 	bl	80067e4 <ADC_Init>
	ADC_InitStruct.ADC_NbrOfConversion = 1;
 8003c48:	f04f 0301 	mov.w	r3, #1
 8003c4c:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	ADC_Init(ADC2, &ADC_InitStruct);
 8003c50:	f44f 5004 	mov.w	r0, #8448	; 0x2100
 8003c54:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003c58:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003c5c:	4619      	mov	r1, r3
 8003c5e:	f002 fdc1 	bl	80067e4 <ADC_Init>
	ADC_Init(ADC3, &ADC_InitStruct);
 8003c62:	f44f 5008 	mov.w	r0, #8704	; 0x2200
 8003c66:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003c6a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003c6e:	4619      	mov	r1, r3
 8003c70:	f002 fdb8 	bl	80067e4 <ADC_Init>

	ADC_RegularChannelConfig(ADC1, ADC_Channel_10, 1, ADC_SampleTime_3Cycles);
 8003c74:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003c78:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003c7c:	f04f 010a 	mov.w	r1, #10
 8003c80:	f04f 0201 	mov.w	r2, #1
 8003c84:	f04f 0300 	mov.w	r3, #0
 8003c88:	f002 ff2c 	bl	8006ae4 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC1, ADC_Channel_11, 2, ADC_SampleTime_3Cycles);
 8003c8c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003c90:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003c94:	f04f 010b 	mov.w	r1, #11
 8003c98:	f04f 0202 	mov.w	r2, #2
 8003c9c:	f04f 0300 	mov.w	r3, #0
 8003ca0:	f002 ff20 	bl	8006ae4 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC2, ADC_Channel_12, 1, ADC_SampleTime_3Cycles);
 8003ca4:	f44f 5004 	mov.w	r0, #8448	; 0x2100
 8003ca8:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003cac:	f04f 010c 	mov.w	r1, #12
 8003cb0:	f04f 0201 	mov.w	r2, #1
 8003cb4:	f04f 0300 	mov.w	r3, #0
 8003cb8:	f002 ff14 	bl	8006ae4 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC3, ADC_Channel_13, 1, ADC_SampleTime_3Cycles);
 8003cbc:	f44f 5008 	mov.w	r0, #8704	; 0x2200
 8003cc0:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003cc4:	f04f 010d 	mov.w	r1, #13
 8003cc8:	f04f 0201 	mov.w	r2, #1
 8003ccc:	f04f 0300 	mov.w	r3, #0
 8003cd0:	f002 ff08 	bl	8006ae4 <ADC_RegularChannelConfig>

	// Configure interrupt
	ADC_ITConfig(ADC1, ADC_IT_EOC, ENABLE);
 8003cd4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003cd8:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003cdc:	f240 2105 	movw	r1, #517	; 0x205
 8003ce0:	f04f 0201 	mov.w	r2, #1
 8003ce4:	f003 fa92 	bl	800720c <ADC_ITConfig>
	ADC_ITConfig(ADC2, ADC_IT_EOC, ENABLE);
 8003ce8:	f44f 5004 	mov.w	r0, #8448	; 0x2100
 8003cec:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003cf0:	f240 2105 	movw	r1, #517	; 0x205
 8003cf4:	f04f 0201 	mov.w	r2, #1
 8003cf8:	f003 fa88 	bl	800720c <ADC_ITConfig>
	ADC_ITConfig(ADC3, ADC_IT_EOC, ENABLE);
 8003cfc:	f44f 5008 	mov.w	r0, #8704	; 0x2200
 8003d00:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003d04:	f240 2105 	movw	r1, #517	; 0x205
 8003d08:	f04f 0201 	mov.w	r2, #1
 8003d0c:	f003 fa7e 	bl	800720c <ADC_ITConfig>
	// Set interrupt after all channels are scanned
	//ADC_EOCOnEachRegularChannelCmd(ADC1, ENABLE);

	// Enable ADC
	ADC_Cmd(ADC1, ENABLE);
 8003d10:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003d14:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003d18:	f04f 0101 	mov.w	r1, #1
 8003d1c:	f002 fe2c 	bl	8006978 <ADC_Cmd>
	ADC_Cmd(ADC2, ENABLE);
 8003d20:	f44f 5004 	mov.w	r0, #8448	; 0x2100
 8003d24:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003d28:	f04f 0101 	mov.w	r1, #1
 8003d2c:	f002 fe24 	bl	8006978 <ADC_Cmd>
	ADC_Cmd(ADC3, ENABLE);
 8003d30:	f44f 5008 	mov.w	r0, #8704	; 0x2200
 8003d34:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003d38:	f04f 0101 	mov.w	r1, #1
 8003d3c:	f002 fe1c 	bl	8006978 <ADC_Cmd>
	DAC_Cmd(DAC_Channel_2, ENABLE);

*/
	// End of DAC

	NVIC_EnableInterrupts(ENABLE);
 8003d40:	f04f 0001 	mov.w	r0, #1
 8003d44:	f7fd f920 	bl	8000f88 <NVIC_EnableInterrupts>
}
 8003d48:	f107 07a0 	add.w	r7, r7, #160	; 0xa0
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	bd80      	pop	{r7, pc}

08003d50 <main>:
 * ===========================================================================
 */


int main(void)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	af00      	add	r7, sp, #0
	//configure hardware
	System_Config();
 8003d54:	f7fe ff68 	bl	8002c28 <System_Config>
	// Set LED OK = 1
	LED_OK_ON;
 8003d58:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8003d5c:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8003d60:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003d64:	f04f 0201 	mov.w	r2, #1
 8003d68:	f004 f916 	bl	8007f98 <GPIO_WriteBit>
 8003d6c:	e000      	b.n	8003d70 <main+0x20>
        	SCR2 = SCR2 | SCR2_ACCOK;
        	SCR2 = SCR2 | SCR2_GYROOK;
        	SCR2 = SCR2 | SCR2_MAGOK;
        	SCR2 = SCR2 | SCR2_BAROK;
        }
    }
 8003d6e:	bf00      	nop
    while (1)
    {
        //Delaynus(1000000 / 2000);    /* A short delay */
        //Delaynus(1000000 / 2000);
        // Check MODBUS for messages
        if(MB_HASDATA)
 8003d70:	f240 234c 	movw	r3, #588	; 0x24c
 8003d74:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	2b0f      	cmp	r3, #15
 8003d7c:	d111      	bne.n	8003da2 <main+0x52>
        {
        	// Execute process data function
        	MODBUS_ExecuteFunction();
 8003d7e:	f000 fa6b 	bl	8004258 <MODBUS_ExecuteFunction>
        	// Send data
        	// Enable DMA transfer
        	transferDMA_USART2(MODBUSData.bytes.cdata, MODBUSData.bytes.uiDataCount);
 8003d82:	f240 3398 	movw	r3, #920	; 0x398
 8003d86:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d8a:	89db      	ldrh	r3, [r3, #14]
 8003d8c:	48bf      	ldr	r0, [pc, #764]	; (800408c <main+0x33c>)
 8003d8e:	4619      	mov	r1, r3
 8003d90:	f7fd fa84 	bl	800129c <transferDMA_USART2>
        	// Set MODBUS to IDLE
        	MB_SETTOIDLE;
 8003d94:	f240 234c 	movw	r3, #588	; 0x24c
 8003d98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d9c:	f04f 0200 	mov.w	r2, #0
 8003da0:	601a      	str	r2, [r3, #0]
        }

        //check SCR
        if(SCR1 & SCR_GETPSDATA)
 8003da2:	f240 4360 	movw	r3, #1120	; 0x460
 8003da6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003daa:	881b      	ldrh	r3, [r3, #0]
 8003dac:	f003 0301 	and.w	r3, r3, #1
 8003db0:	b2db      	uxtb	r3, r3
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d00e      	beq.n	8003dd4 <main+0x84>
        {
        	PSRequestData();
 8003db6:	f000 fef3 	bl	8004ba0 <PSRequestData>
        	SCR1 = SCR1 & ~SCR_GETPSDATA;
 8003dba:	f240 4360 	movw	r3, #1120	; 0x460
 8003dbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003dc2:	881b      	ldrh	r3, [r3, #0]
 8003dc4:	f023 0301 	bic.w	r3, r3, #1
 8003dc8:	b29a      	uxth	r2, r3
 8003dca:	f240 4360 	movw	r3, #1120	; 0x460
 8003dce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003dd2:	801a      	strh	r2, [r3, #0]
        }
        if(SCR1 & SCR_SETPSI0)
 8003dd4:	f240 4360 	movw	r3, #1120	; 0x460
 8003dd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ddc:	881b      	ldrh	r3, [r3, #0]
 8003dde:	f003 0302 	and.w	r3, r3, #2
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d00e      	beq.n	8003e04 <main+0xb4>
        {
        	PSSetI0();
 8003de6:	f000 ff15 	bl	8004c14 <PSSetI0>
        	SCR1 = SCR1 & ~SCR_SETPSI0;
 8003dea:	f240 4360 	movw	r3, #1120	; 0x460
 8003dee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003df2:	881b      	ldrh	r3, [r3, #0]
 8003df4:	f023 0302 	bic.w	r3, r3, #2
 8003df8:	b29a      	uxth	r2, r3
 8003dfa:	f240 4360 	movw	r3, #1120	; 0x460
 8003dfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e02:	801a      	strh	r2, [r3, #0]
        }
        if(SCR1 & SCR_PSRESET)
 8003e04:	f240 4360 	movw	r3, #1120	; 0x460
 8003e08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e0c:	881b      	ldrh	r3, [r3, #0]
 8003e0e:	f003 0304 	and.w	r3, r3, #4
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d00e      	beq.n	8003e34 <main+0xe4>
        {
        	PSReset();
 8003e16:	f000 ff2d 	bl	8004c74 <PSReset>
           	SCR1 = SCR1 & ~SCR_PSRESET;
 8003e1a:	f240 4360 	movw	r3, #1120	; 0x460
 8003e1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e22:	881b      	ldrh	r3, [r3, #0]
 8003e24:	f023 0304 	bic.w	r3, r3, #4
 8003e28:	b29a      	uxth	r2, r3
 8003e2a:	f240 4360 	movw	r3, #1120	; 0x460
 8003e2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e32:	801a      	strh	r2, [r3, #0]
        }
        if(SCR1 & SCR_GETGPSDATA)
 8003e34:	f240 4360 	movw	r3, #1120	; 0x460
 8003e38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e3c:	881b      	ldrh	r3, [r3, #0]
 8003e3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d00e      	beq.n	8003e64 <main+0x114>
        {
        	GPSSetDataOutput();
 8003e46:	f7fd fbb9 	bl	80015bc <GPSSetDataOutput>
        	SCR1 = SCR1 & ~SCR_GETGPSDATA;
 8003e4a:	f240 4360 	movw	r3, #1120	; 0x460
 8003e4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e52:	881b      	ldrh	r3, [r3, #0]
 8003e54:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003e58:	b29a      	uxth	r2, r3
 8003e5a:	f240 4360 	movw	r3, #1120	; 0x460
 8003e5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e62:	801a      	strh	r2, [r3, #0]
        }
        if(SCR1 & SCR_STOP_GPS)
 8003e64:	f240 4360 	movw	r3, #1120	; 0x460
 8003e68:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e6c:	881b      	ldrh	r3, [r3, #0]
 8003e6e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d00e      	beq.n	8003e94 <main+0x144>
        {
        	GPSStopOutput();
 8003e76:	f7fd facb 	bl	8001410 <GPSStopOutput>
        	SCR1 = SCR1 & ~SCR_STOP_GPS;
 8003e7a:	f240 4360 	movw	r3, #1120	; 0x460
 8003e7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e82:	881b      	ldrh	r3, [r3, #0]
 8003e84:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003e88:	b29a      	uxth	r2, r3
 8003e8a:	f240 4360 	movw	r3, #1120	; 0x460
 8003e8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e92:	801a      	strh	r2, [r3, #0]
        }
        if(SCR1 & SCR_INCPWM)
 8003e94:	f240 4360 	movw	r3, #1120	; 0x460
 8003e98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e9c:	881b      	ldrh	r3, [r3, #0]
 8003e9e:	f003 0308 	and.w	r3, r3, #8
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d019      	beq.n	8003eda <main+0x18a>
        {
        	TIM_SetCompare4(TIM1, PWMOUT_1);
 8003ea6:	f240 4360 	movw	r3, #1120	; 0x460
 8003eaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003eae:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 8003eb2:	f04f 0000 	mov.w	r0, #0
 8003eb6:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003eba:	4619      	mov	r1, r3
 8003ebc:	f006 fa5e 	bl	800a37c <TIM_SetCompare4>
        	SCR1 = SCR1 & ~SCR_INCPWM;
 8003ec0:	f240 4360 	movw	r3, #1120	; 0x460
 8003ec4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ec8:	881b      	ldrh	r3, [r3, #0]
 8003eca:	f023 0308 	bic.w	r3, r3, #8
 8003ece:	b29a      	uxth	r2, r3
 8003ed0:	f240 4360 	movw	r3, #1120	; 0x460
 8003ed4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ed8:	801a      	strh	r2, [r3, #0]
        }
        if(SCR1 & SCR_READI2C2)
 8003eda:	f240 4360 	movw	r3, #1120	; 0x460
 8003ede:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ee2:	881b      	ldrh	r3, [r3, #0]
 8003ee4:	f003 0310 	and.w	r3, r3, #16
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d018      	beq.n	8003f1e <main+0x1ce>
        {
        	// Begin read of 21 registers from MPU6000
        	masterReceive_beginDMA(MPU6000_ADDRESS, 59, I2C2_DMABufRX, 22);
 8003eec:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8003ef0:	f04f 013b 	mov.w	r1, #59	; 0x3b
 8003ef4:	f240 529c 	movw	r2, #1436	; 0x59c
 8003ef8:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003efc:	f04f 0316 	mov.w	r3, #22
 8003f00:	f001 fe0c 	bl	8005b1c <masterReceive_beginDMA>
        	SCR1 = SCR1 & ~SCR_READI2C2;
 8003f04:	f240 4360 	movw	r3, #1120	; 0x460
 8003f08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f0c:	881b      	ldrh	r3, [r3, #0]
 8003f0e:	f023 0310 	bic.w	r3, r3, #16
 8003f12:	b29a      	uxth	r2, r3
 8003f14:	f240 4360 	movw	r3, #1120	; 0x460
 8003f18:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f1c:	801a      	strh	r2, [r3, #0]
        }
        if(SCR1 & SCR_WRITEI2C2)
 8003f1e:	f240 4360 	movw	r3, #1120	; 0x460
 8003f22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f26:	881b      	ldrh	r3, [r3, #0]
 8003f28:	f003 0320 	and.w	r3, r3, #32
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d00c      	beq.n	8003f4a <main+0x1fa>
        {

        	SCR1 = SCR1 & ~SCR_WRITEI2C2;
 8003f30:	f240 4360 	movw	r3, #1120	; 0x460
 8003f34:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f38:	881b      	ldrh	r3, [r3, #0]
 8003f3a:	f023 0320 	bic.w	r3, r3, #32
 8003f3e:	b29a      	uxth	r2, r3
 8003f40:	f240 4360 	movw	r3, #1120	; 0x460
 8003f44:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f48:	801a      	strh	r2, [r3, #0]
        }
        if(SCR1 & SCR_TESTI2C2AUTO)
 8003f4a:	f240 4360 	movw	r3, #1120	; 0x460
 8003f4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f52:	881b      	ldrh	r3, [r3, #0]
 8003f54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d02e      	beq.n	8003fba <main+0x26a>
        {
        	// Enable MPU
        	MPU6000_Enable(ENABLE);
 8003f5c:	f04f 0001 	mov.w	r0, #1
 8003f60:	f001 fabc 	bl	80054dc <MPU6000_Enable>
        	// Enable I2C bypass to write to HMC5883
        	MPU6000_EnableI2CBypass(ENABLE);
 8003f64:	f04f 0001 	mov.w	r0, #1
 8003f68:	f001 fb34 	bl	80055d4 <MPU6000_EnableI2CBypass>
        	// Configure HMC5883
        	HMC5883_Enable(ENABLE);
 8003f6c:	f04f 0001 	mov.w	r0, #1
 8003f70:	f001 fc1e 	bl	80057b0 <HMC5883_Enable>
        	// Configure MPL3115A2
        	MPL3115A2_Enable(ENABLE);
 8003f74:	f04f 0001 	mov.w	r0, #1
 8003f78:	f001 fc5e 	bl	8005838 <MPL3115A2_Enable>
        	// Test read MPL
        	//masterReceive(MPL3115A2_ADDRESS, 0, I2C2_DMABufRX, 45);
        	// Test read MPU
        	//masterReceive(MPU6000_ADDRESS, 59, I2C2_DMABufRX, 21);
        	// Disable I2C bypass
        	MPU6000_EnableI2CBypass(DISABLE);
 8003f7c:	f04f 0000 	mov.w	r0, #0
 8003f80:	f001 fb28 	bl	80055d4 <MPU6000_EnableI2CBypass>
        	// Configure MPU I2C master mode
        	MPU6000_ConfigureI2CMaster();
 8003f84:	f001 fb74 	bl	8005670 <MPU6000_ConfigureI2CMaster>
        	// Enable MPU I2C master
        	MPU6000_EnableI2CMaster(ENABLE);
 8003f88:	f04f 0001 	mov.w	r0, #1
 8003f8c:	f001 fbc2 	bl	8005714 <MPU6000_EnableI2CMaster>

        	I2C2_INITDONE = 1;
 8003f90:	f240 6330 	movw	r3, #1584	; 0x630
 8003f94:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f98:	781a      	ldrb	r2, [r3, #0]
 8003f9a:	f042 0210 	orr.w	r2, r2, #16
 8003f9e:	701a      	strb	r2, [r3, #0]

        	SCR1 = SCR1 & ~SCR_TESTI2C2AUTO;
 8003fa0:	f240 4360 	movw	r3, #1120	; 0x460
 8003fa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003fa8:	881b      	ldrh	r3, [r3, #0]
 8003faa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003fae:	b29a      	uxth	r2, r3
 8003fb0:	f240 4360 	movw	r3, #1120	; 0x460
 8003fb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003fb8:	801a      	strh	r2, [r3, #0]
        }
        if(SCR1 & SCR_SET_PWM_0)
 8003fba:	f240 4360 	movw	r3, #1120	; 0x460
 8003fbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003fc2:	881b      	ldrh	r3, [r3, #0]
 8003fc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d021      	beq.n	8004010 <main+0x2c0>
        {
        	PWMOUT_1 = 2100;
 8003fcc:	f240 4360 	movw	r3, #1120	; 0x460
 8003fd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003fd4:	f640 0234 	movw	r2, #2100	; 0x834
 8003fd8:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
       		TIM_SetCompare4(TIM1, PWMOUT_1);
 8003fdc:	f240 4360 	movw	r3, #1120	; 0x460
 8003fe0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003fe4:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 8003fe8:	f04f 0000 	mov.w	r0, #0
 8003fec:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003ff0:	4619      	mov	r1, r3
 8003ff2:	f006 f9c3 	bl	800a37c <TIM_SetCompare4>
        	SCR1 = SCR1 & ~SCR_SET_PWM_0;
 8003ff6:	f240 4360 	movw	r3, #1120	; 0x460
 8003ffa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ffe:	881b      	ldrh	r3, [r3, #0]
 8004000:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004004:	b29a      	uxth	r2, r3
 8004006:	f240 4360 	movw	r3, #1120	; 0x460
 800400a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800400e:	801a      	strh	r2, [r3, #0]
        }
        if(SCR1 & SCR_SET_PWM_PASSON)
 8004010:	f240 4360 	movw	r3, #1120	; 0x460
 8004014:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004018:	881b      	ldrh	r3, [r3, #0]
 800401a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800401e:	2b00      	cmp	r3, #0
 8004020:	d014      	beq.n	800404c <main+0x2fc>
        {
        	PWM_PASSTHROUGH = 1;
 8004022:	f240 6330 	movw	r3, #1584	; 0x630
 8004026:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800402a:	781a      	ldrb	r2, [r3, #0]
 800402c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004030:	701a      	strb	r2, [r3, #0]
        	SCR1 = SCR1 & ~SCR_SET_PWM_PASSON;
 8004032:	f240 4360 	movw	r3, #1120	; 0x460
 8004036:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800403a:	881b      	ldrh	r3, [r3, #0]
 800403c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004040:	b29a      	uxth	r2, r3
 8004042:	f240 4360 	movw	r3, #1120	; 0x460
 8004046:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800404a:	801a      	strh	r2, [r3, #0]
        }
        if(SCR1 & SCR_SET_PWM_PASSOFF)
 800404c:	f240 4360 	movw	r3, #1120	; 0x460
 8004050:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004054:	881b      	ldrh	r3, [r3, #0]
 8004056:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800405a:	2b00      	cmp	r3, #0
 800405c:	d018      	beq.n	8004090 <main+0x340>
        {
        	PWM_PASSTHROUGH = 0;
 800405e:	f240 6330 	movw	r3, #1584	; 0x630
 8004062:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004066:	781a      	ldrb	r2, [r3, #0]
 8004068:	f36f 12c7 	bfc	r2, #7, #1
 800406c:	701a      	strb	r2, [r3, #0]
        	SCR1 = SCR1 & ~SCR_SET_PWM_PASSOFF;
 800406e:	f240 4360 	movw	r3, #1120	; 0x460
 8004072:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004076:	881b      	ldrh	r3, [r3, #0]
 8004078:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800407c:	b29a      	uxth	r2, r3
 800407e:	f240 4360 	movw	r3, #1120	; 0x460
 8004082:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004086:	801a      	strh	r2, [r3, #0]
 8004088:	e002      	b.n	8004090 <main+0x340>
 800408a:	bf00      	nop
 800408c:	200003aa 	.word	0x200003aa
        }
        if(SCR1 & SCR_START_AD)
 8004090:	f240 4360 	movw	r3, #1120	; 0x460
 8004094:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004098:	881b      	ldrh	r3, [r3, #0]
 800409a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d022      	beq.n	80040e8 <main+0x398>
        {
        	ADC_ENABLED = ~ADC_ENABLED;
 80040a2:	f240 6330 	movw	r3, #1584	; 0x630
 80040a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040aa:	785b      	ldrb	r3, [r3, #1]
 80040ac:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80040b0:	b2db      	uxtb	r3, r3
 80040b2:	ea6f 0303 	mvn.w	r3, r3
 80040b6:	b2db      	uxtb	r3, r3
 80040b8:	f003 0301 	and.w	r3, r3, #1
 80040bc:	b2d9      	uxtb	r1, r3
 80040be:	f240 6330 	movw	r3, #1584	; 0x630
 80040c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040c6:	785a      	ldrb	r2, [r3, #1]
 80040c8:	f361 02c3 	bfi	r2, r1, #3, #1
 80040cc:	705a      	strb	r2, [r3, #1]
        	SCR1 = SCR1 & ~SCR_START_AD;
 80040ce:	f240 4360 	movw	r3, #1120	; 0x460
 80040d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040d6:	881b      	ldrh	r3, [r3, #0]
 80040d8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80040dc:	b29a      	uxth	r2, r3
 80040de:	f240 4360 	movw	r3, #1120	; 0x460
 80040e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040e6:	801a      	strh	r2, [r3, #0]
        }
        if(SCR1 & SCR_INIT_SENSORS)
 80040e8:	f240 4360 	movw	r3, #1120	; 0x460
 80040ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040f0:	881b      	ldrh	r3, [r3, #0]
 80040f2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d00e      	beq.n	8004118 <main+0x3c8>
        {
        	extPeripheralInit();
 80040fa:	f7fd f817 	bl	800112c <extPeripheralInit>
        	SCR1 = SCR1 & ~SCR_INIT_SENSORS;
 80040fe:	f240 4360 	movw	r3, #1120	; 0x460
 8004102:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004106:	881b      	ldrh	r3, [r3, #0]
 8004108:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800410c:	b29a      	uxth	r2, r3
 800410e:	f240 4360 	movw	r3, #1120	; 0x460
 8004112:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004116:	801a      	strh	r2, [r3, #0]
        }



        // Check PS for messages
        if(PS_HASDATA)
 8004118:	f240 235c 	movw	r3, #604	; 0x25c
 800411c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004120:	781b      	ldrb	r3, [r3, #0]
 8004122:	2b0e      	cmp	r3, #14
 8004124:	d11d      	bne.n	8004162 <main+0x412>
        {
        	// Execute process data function
        	processPSData();
 8004126:	f000 fddd 	bl	8004ce4 <processPSData>
        	// Set PS process to IDLE
        	PS_SETIDLE;
 800412a:	f240 235c 	movw	r3, #604	; 0x25c
 800412e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004132:	f04f 0200 	mov.w	r2, #0
 8004136:	701a      	strb	r2, [r3, #0]
        	// Mark PS not busy
        	PSBUSY = 0;
 8004138:	f240 6330 	movw	r3, #1584	; 0x630
 800413c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004140:	781a      	ldrb	r2, [r3, #0]
 8004142:	f36f 0241 	bfc	r2, #1, #1
 8004146:	701a      	strb	r2, [r3, #0]
        	// Mark sensor OK
        	SCR2 = SCR2 | SCR2_POWEROK;
 8004148:	f240 4360 	movw	r3, #1120	; 0x460
 800414c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004150:	885b      	ldrh	r3, [r3, #2]
 8004152:	f043 0310 	orr.w	r3, r3, #16
 8004156:	b29a      	uxth	r2, r3
 8004158:	f240 4360 	movw	r3, #1120	; 0x460
 800415c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004160:	805a      	strh	r2, [r3, #2]
        }
        // Check I2C data
        if(COPYI2C)
 8004162:	f240 6330 	movw	r3, #1584	; 0x630
 8004166:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800416a:	781b      	ldrb	r3, [r3, #0]
 800416c:	f003 0301 	and.w	r3, r3, #1
 8004170:	b2db      	uxtb	r3, r3
 8004172:	2b00      	cmp	r3, #0
 8004174:	f43f adfb 	beq.w	8003d6e <main+0x1e>
        {
        	copySensorData();
 8004178:	f001 f82a 	bl	80051d0 <copySensorData>
        	// Mark sensors OK
        	SCR2 = SCR2 | SCR2_ACCOK;
 800417c:	f240 4360 	movw	r3, #1120	; 0x460
 8004180:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004184:	885b      	ldrh	r3, [r3, #2]
 8004186:	f043 0301 	orr.w	r3, r3, #1
 800418a:	b29a      	uxth	r2, r3
 800418c:	f240 4360 	movw	r3, #1120	; 0x460
 8004190:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004194:	805a      	strh	r2, [r3, #2]
        	SCR2 = SCR2 | SCR2_GYROOK;
 8004196:	f240 4360 	movw	r3, #1120	; 0x460
 800419a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800419e:	885b      	ldrh	r3, [r3, #2]
 80041a0:	f043 0302 	orr.w	r3, r3, #2
 80041a4:	b29a      	uxth	r2, r3
 80041a6:	f240 4360 	movw	r3, #1120	; 0x460
 80041aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80041ae:	805a      	strh	r2, [r3, #2]
        	SCR2 = SCR2 | SCR2_MAGOK;
 80041b0:	f240 4360 	movw	r3, #1120	; 0x460
 80041b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80041b8:	885b      	ldrh	r3, [r3, #2]
 80041ba:	f043 0304 	orr.w	r3, r3, #4
 80041be:	b29a      	uxth	r2, r3
 80041c0:	f240 4360 	movw	r3, #1120	; 0x460
 80041c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80041c8:	805a      	strh	r2, [r3, #2]
        	SCR2 = SCR2 | SCR2_BAROK;
 80041ca:	f240 4360 	movw	r3, #1120	; 0x460
 80041ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80041d2:	885b      	ldrh	r3, [r3, #2]
 80041d4:	f043 0308 	orr.w	r3, r3, #8
 80041d8:	b29a      	uxth	r2, r3
 80041da:	f240 4360 	movw	r3, #1120	; 0x460
 80041de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80041e2:	805a      	strh	r2, [r3, #2]
        }
    }
 80041e4:	e5c3      	b.n	8003d6e <main+0x1e>
 80041e6:	bf00      	nop

080041e8 <MODBUS_Timer>:

// Include _all_ functions needed for modbus, _NO_ hardware functions

// Function ModBus timeout
void MODBUS_Timer(void)
{
 80041e8:	b480      	push	{r7}
 80041ea:	af00      	add	r7, sp, #0
	// Call every 1 millisecond
#ifdef MB_USETIMEOUTS
	MODBUS_Timeout++;
 80041ec:	f240 2354 	movw	r3, #596	; 0x254
 80041f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f103 0201 	add.w	r2, r3, #1
 80041fa:	f240 2354 	movw	r3, #596	; 0x254
 80041fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004202:	601a      	str	r2, [r3, #0]
	if(MODBUS_Timeout > MB_MAXTIME)
 8004204:	f240 2354 	movw	r3, #596	; 0x254
 8004208:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800420c:	681a      	ldr	r2, [r3, #0]
 800420e:	f240 434c 	movw	r3, #1100	; 0x44c
 8004212:	429a      	cmp	r2, r3
 8004214:	dd06      	ble.n	8004224 <MODBUS_Timer+0x3c>
	{
		MODBUS_Timeout = MB_MAXTIME;
 8004216:	f240 2354 	movw	r3, #596	; 0x254
 800421a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800421e:	f240 424c 	movw	r2, #1100	; 0x44c
 8004222:	601a      	str	r2, [r3, #0]
	}
	if(MODBUS_ReceiveState != MB_IDLE)
 8004224:	f240 234c 	movw	r3, #588	; 0x24c
 8004228:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d00e      	beq.n	8004250 <MODBUS_Timer+0x68>
	{
		if(MODBUS_Timeout > MB_TIMEOUT)
 8004232:	f240 2354 	movw	r3, #596	; 0x254
 8004236:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004240:	dd06      	ble.n	8004250 <MODBUS_Timer+0x68>
		{
			MODBUS_ReceiveState = MB_IDLE;							//set state
 8004242:	f240 234c 	movw	r3, #588	; 0x24c
 8004246:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800424a:	f04f 0200 	mov.w	r2, #0
 800424e:	601a      	str	r2, [r3, #0]
		}
	}
#endif
}
 8004250:	46bd      	mov	sp, r7
 8004252:	bc80      	pop	{r7}
 8004254:	4770      	bx	lr
 8004256:	bf00      	nop

08004258 <MODBUS_ExecuteFunction>:

// Function to process data once it is received
void MODBUS_ExecuteFunction()
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b084      	sub	sp, #16
 800425c:	af00      	add	r7, sp, #0
	int i = 0;
 800425e:	f04f 0300 	mov.w	r3, #0
 8004262:	60fb      	str	r3, [r7, #12]
	int writeDataIndex = 0;
 8004264:	f04f 0300 	mov.w	r3, #0
 8004268:	60bb      	str	r3, [r7, #8]
	int responseByteCount = 0;
 800426a:	f04f 0300 	mov.w	r3, #0
 800426e:	607b      	str	r3, [r7, #4]
	unsigned int uiTemp = 0;
 8004270:	f04f 0300 	mov.w	r3, #0
 8004274:	603b      	str	r3, [r7, #0]
	// Check function
	switch(MODBUSData.data.cFunctionCode)
 8004276:	f240 3398 	movw	r3, #920	; 0x398
 800427a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800427e:	785b      	ldrb	r3, [r3, #1]
 8004280:	2b17      	cmp	r3, #23
 8004282:	f040 80af 	bne.w	80043e4 <MODBUS_ExecuteFunction+0x18c>
		case MBRWMULTIPLEREGISTERS:
		{
			// Read/write registers
			// First write all registers
			// Set index to start from 0
			writeDataIndex = 0;
 8004286:	f04f 0300 	mov.w	r3, #0
 800428a:	60bb      	str	r3, [r7, #8]
			for(i=MODBUSData.data.uiWriteStartingAddress; i < MODBUSData.data.uiWriteStartingAddress + MODBUSData.data.uiDataCount; i++)
 800428c:	f240 3398 	movw	r3, #920	; 0x398
 8004290:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004294:	88db      	ldrh	r3, [r3, #6]
 8004296:	60fb      	str	r3, [r7, #12]
 8004298:	e01f      	b.n	80042da <MODBUS_ExecuteFunction+0x82>
			{
				// Check address overflow
				if((i >= 0) && (i < MB_TOTALREGISTERS))
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	2b00      	cmp	r3, #0
 800429e:	db18      	blt.n	80042d2 <MODBUS_ExecuteFunction+0x7a>
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	2b4f      	cmp	r3, #79	; 0x4f
 80042a4:	dc15      	bgt.n	80042d2 <MODBUS_ExecuteFunction+0x7a>
				{
					//*MODBUS_Pointers[i] = MODBUSData.data.uiData[writeDataIndex];

					MODBUSReg[i] = MODBUSData.data.uiData[writeDataIndex];
 80042a6:	f240 3298 	movw	r2, #920	; 0x398
 80042aa:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	f103 0308 	add.w	r3, r3, #8
 80042b4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80042b8:	18d3      	adds	r3, r2, r3
 80042ba:	8859      	ldrh	r1, [r3, #2]
 80042bc:	f240 4360 	movw	r3, #1120	; 0x460
 80042c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80042c4:	68fa      	ldr	r2, [r7, #12]
 80042c6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					// Increase data index
					writeDataIndex++;
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	f103 0301 	add.w	r3, r3, #1
 80042d0:	60bb      	str	r3, [r7, #8]
		{
			// Read/write registers
			// First write all registers
			// Set index to start from 0
			writeDataIndex = 0;
			for(i=MODBUSData.data.uiWriteStartingAddress; i < MODBUSData.data.uiWriteStartingAddress + MODBUSData.data.uiDataCount; i++)
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	f103 0301 	add.w	r3, r3, #1
 80042d8:	60fb      	str	r3, [r7, #12]
 80042da:	f240 3398 	movw	r3, #920	; 0x398
 80042de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80042e2:	88db      	ldrh	r3, [r3, #6]
 80042e4:	461a      	mov	r2, r3
 80042e6:	f240 3398 	movw	r3, #920	; 0x398
 80042ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80042ee:	89db      	ldrh	r3, [r3, #14]
 80042f0:	18d2      	adds	r2, r2, r3
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	429a      	cmp	r2, r3
 80042f6:	dcd0      	bgt.n	800429a <MODBUS_ExecuteFunction+0x42>
					writeDataIndex++;
				}
			}
			// Second read data from registers
			// First setup response
			responseByteCount = 0;
 80042f8:	f04f 0300 	mov.w	r3, #0
 80042fc:	607b      	str	r3, [r7, #4]
			// Store slave ID
			MODBUSData.bytes.cdata[0] = MB_SLAVEID;
 80042fe:	f240 3398 	movw	r3, #920	; 0x398
 8004302:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004306:	f04f 0233 	mov.w	r2, #51	; 0x33
 800430a:	749a      	strb	r2, [r3, #18]
			// Store function code
			MODBUSData.bytes.cdata[1] = MBRWMULTIPLEREGISTERS;
 800430c:	f240 3398 	movw	r3, #920	; 0x398
 8004310:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004314:	f04f 0217 	mov.w	r2, #23
 8004318:	74da      	strb	r2, [r3, #19]
			// Store data quantity
			MODBUSData.bytes.cdata[2] = MODBUSData.data.uiQuantToRead * 2;
 800431a:	f240 3398 	movw	r3, #920	; 0x398
 800431e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004322:	889b      	ldrh	r3, [r3, #4]
 8004324:	b2db      	uxtb	r3, r3
 8004326:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800432a:	b2da      	uxtb	r2, r3
 800432c:	f240 3398 	movw	r3, #920	; 0x398
 8004330:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004334:	751a      	strb	r2, [r3, #20]
			// Store how much data we have
			responseByteCount = 3;
 8004336:	f04f 0303 	mov.w	r3, #3
 800433a:	607b      	str	r3, [r7, #4]
			// Store data
			for(i=MODBUSData.data.uiReadStartingAddress; i < MODBUSData.data.uiReadStartingAddress + MODBUSData.data.uiQuantToRead; i++)
 800433c:	f240 3398 	movw	r3, #920	; 0x398
 8004340:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004344:	885b      	ldrh	r3, [r3, #2]
 8004346:	60fb      	str	r3, [r7, #12]
 8004348:	e031      	b.n	80043ae <MODBUS_ExecuteFunction+0x156>
			{
				// Check address overflow
				if((i >= 0) && (i < MB_TOTALREGISTERS))
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	2b00      	cmp	r3, #0
 800434e:	db2a      	blt.n	80043a6 <MODBUS_ExecuteFunction+0x14e>
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	2b4f      	cmp	r3, #79	; 0x4f
 8004354:	dc27      	bgt.n	80043a6 <MODBUS_ExecuteFunction+0x14e>
				{
					//uiTemp = *MODBUS_Pointers[i];
					uiTemp = MODBUSReg[i];
 8004356:	f240 4360 	movw	r3, #1120	; 0x460
 800435a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800435e:	68fa      	ldr	r2, [r7, #12]
 8004360:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004364:	603b      	str	r3, [r7, #0]
					// Store data to buffer
					MODBUSData.bytes.cdata[responseByteCount] = (uiTemp >> 8) & 0x00FF;
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	ea4f 2313 	mov.w	r3, r3, lsr #8
 800436c:	b2da      	uxtb	r2, r3
 800436e:	f240 3398 	movw	r3, #920	; 0x398
 8004372:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004376:	6879      	ldr	r1, [r7, #4]
 8004378:	185b      	adds	r3, r3, r1
 800437a:	f103 0310 	add.w	r3, r3, #16
 800437e:	709a      	strb	r2, [r3, #2]
					responseByteCount++;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	f103 0301 	add.w	r3, r3, #1
 8004386:	607b      	str	r3, [r7, #4]
					MODBUSData.bytes.cdata[responseByteCount] = uiTemp & 0x00FF;
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	b2da      	uxtb	r2, r3
 800438c:	f240 3398 	movw	r3, #920	; 0x398
 8004390:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004394:	6879      	ldr	r1, [r7, #4]
 8004396:	185b      	adds	r3, r3, r1
 8004398:	f103 0310 	add.w	r3, r3, #16
 800439c:	709a      	strb	r2, [r3, #2]
					responseByteCount++;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	f103 0301 	add.w	r3, r3, #1
 80043a4:	607b      	str	r3, [r7, #4]
			// Store data quantity
			MODBUSData.bytes.cdata[2] = MODBUSData.data.uiQuantToRead * 2;
			// Store how much data we have
			responseByteCount = 3;
			// Store data
			for(i=MODBUSData.data.uiReadStartingAddress; i < MODBUSData.data.uiReadStartingAddress + MODBUSData.data.uiQuantToRead; i++)
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	f103 0301 	add.w	r3, r3, #1
 80043ac:	60fb      	str	r3, [r7, #12]
 80043ae:	f240 3398 	movw	r3, #920	; 0x398
 80043b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80043b6:	885b      	ldrh	r3, [r3, #2]
 80043b8:	461a      	mov	r2, r3
 80043ba:	f240 3398 	movw	r3, #920	; 0x398
 80043be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80043c2:	889b      	ldrh	r3, [r3, #4]
 80043c4:	18d2      	adds	r2, r2, r3
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	429a      	cmp	r2, r3
 80043ca:	dcbe      	bgt.n	800434a <MODBUS_ExecuteFunction+0xf2>
					MODBUSData.bytes.cdata[responseByteCount] = uiTemp & 0x00FF;
					responseByteCount++;
				}
			}
			// Store number of bytes
			MODBUSData.bytes.uiDataCount = responseByteCount;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	b29a      	uxth	r2, r3
 80043d0:	f240 3398 	movw	r3, #920	; 0x398
 80043d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80043d8:	81da      	strh	r2, [r3, #14]
			// Calculate CRC and add it to message
			crcOnMessage(responseByteCount);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	4618      	mov	r0, r3
 80043de:	f000 fabd 	bl	800495c <crcOnMessage>
			break;
 80043e2:	bf00      	nop
		}
	}

}
 80043e4:	f107 0710 	add.w	r7, r7, #16
 80043e8:	46bd      	mov	sp, r7
 80043ea:	bd80      	pop	{r7, pc}

080043ec <MODBUS_ProcessData>:

void MODBUS_ProcessData(unsigned int data)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b082      	sub	sp, #8
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
	//calculate CRC
	crcOnByte(data);
 80043f4:	6878      	ldr	r0, [r7, #4]
 80043f6:	f000 fa7d 	bl	80048f4 <crcOnByte>
	// Check if IDLE
	if(MODBUS_ReceiveState == MB_IDLE)
 80043fa:	f240 234c 	movw	r3, #588	; 0x24c
 80043fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d130      	bne.n	800446a <MODBUS_ProcessData+0x7e>
	{
		// Check enough time has passed
		#ifdef MB_USETIMEOUTS
		if(MODBUS_Timeout < MB_3CHAR)
 8004408:	f240 2354 	movw	r3, #596	; 0x254
 800440c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	2b31      	cmp	r3, #49	; 0x31
 8004414:	dc02      	bgt.n	800441c <MODBUS_ProcessData+0x30>
		{
			// If not, reset data to something else than slave ID
			data = MB_SLAVEID + 1;
 8004416:	f04f 0334 	mov.w	r3, #52	; 0x34
 800441a:	607b      	str	r3, [r7, #4]
		}
		#endif
		// Check if we received ID
		if(data == MB_SLAVEID)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2b33      	cmp	r3, #51	; 0x33
 8004420:	f040 825c 	bne.w	80048dc <MODBUS_ProcessData+0x4f0>
		{
			// If OK, initialize CRC
			ucMBCRCHI = 0xFF;
 8004424:	f240 2351 	movw	r3, #593	; 0x251
 8004428:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800442c:	f04f 02ff 	mov.w	r2, #255	; 0xff
 8004430:	701a      	strb	r2, [r3, #0]
			ucMBCRCLOW = 0xFF;
 8004432:	f240 2350 	movw	r3, #592	; 0x250
 8004436:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800443a:	f04f 02ff 	mov.w	r2, #255	; 0xff
 800443e:	701a      	strb	r2, [r3, #0]
			// Calculate first byte CRC
			crcOnByte(data);
 8004440:	6878      	ldr	r0, [r7, #4]
 8004442:	f000 fa57 	bl	80048f4 <crcOnByte>
			// Store data
			MODBUSData.data.cSlaveID = (char)data;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	b2d9      	uxtb	r1, r3
 800444a:	f240 3398 	movw	r3, #920	; 0x398
 800444e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004452:	781a      	ldrb	r2, [r3, #0]
 8004454:	f361 0207 	bfi	r2, r1, #0, #8
 8004458:	701a      	strb	r2, [r3, #0]
			// Go to next step
			MODBUS_ReceiveState = MB_RECEIVINGFCODE;
 800445a:	f240 234c 	movw	r3, #588	; 0x24c
 800445e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004462:	f04f 0201 	mov.w	r2, #1
 8004466:	601a      	str	r2, [r3, #0]
 8004468:	e238      	b.n	80048dc <MODBUS_ProcessData+0x4f0>
	}
	else
	{
		// Check new byte arrived fast enough
		#ifdef MB_USETIMEOUTS
		if(MODBUS_Timeout > MB_1CHAR)
 800446a:	f240 2354 	movw	r3, #596	; 0x254
 800446e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	2b0a      	cmp	r3, #10
 8004476:	dd09      	ble.n	800448c <MODBUS_ProcessData+0xa0>
		{
			// If not, reset data to something else than slave ID
			data = MB_SLAVEID + 1;
 8004478:	f04f 0334 	mov.w	r3, #52	; 0x34
 800447c:	607b      	str	r3, [r7, #4]
			// And reset state to idle
			MODBUS_ReceiveState = MB_IDLE;
 800447e:	f240 234c 	movw	r3, #588	; 0x24c
 8004482:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004486:	f04f 0200 	mov.w	r2, #0
 800448a:	601a      	str	r2, [r3, #0]
		}
		#endif
		switch(MODBUS_ReceiveState)
 800448c:	f240 234c 	movw	r3, #588	; 0x24c
 8004490:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f103 33ff 	add.w	r3, r3, #4294967295
 800449a:	2b0e      	cmp	r3, #14
 800449c:	f200 8211 	bhi.w	80048c2 <MODBUS_ProcessData+0x4d6>
 80044a0:	a201      	add	r2, pc, #4	; (adr r2, 80044a8 <MODBUS_ProcessData+0xbc>)
 80044a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044a6:	bf00      	nop
 80044a8:	080044e5 	.word	0x080044e5
 80044ac:	080045ab 	.word	0x080045ab
 80044b0:	080045cf 	.word	0x080045cf
 80044b4:	080045f3 	.word	0x080045f3
 80044b8:	08004617 	.word	0x08004617
 80044bc:	0800465f 	.word	0x0800465f
 80044c0:	08004683 	.word	0x08004683
 80044c4:	08004709 	.word	0x08004709
 80044c8:	0800472d 	.word	0x0800472d
 80044cc:	08004751 	.word	0x08004751
 80044d0:	08004795 	.word	0x08004795
 80044d4:	080047c3 	.word	0x080047c3
 80044d8:	0800484b 	.word	0x0800484b
 80044dc:	0800486f 	.word	0x0800486f
 80044e0:	080048d3 	.word	0x080048d3
		{
			case MB_RECEIVINGFCODE:
			{
				MODBUSData.bytes.cFunctionCode = (char)data;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	b2d9      	uxtb	r1, r3
 80044e8:	f240 3398 	movw	r3, #920	; 0x398
 80044ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80044f0:	785a      	ldrb	r2, [r3, #1]
 80044f2:	f361 0207 	bfi	r2, r1, #0, #8
 80044f6:	705a      	strb	r2, [r3, #1]
				switch(MODBUSData.bytes.cFunctionCode)
 80044f8:	f240 3398 	movw	r3, #920	; 0x398
 80044fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004500:	785b      	ldrb	r3, [r3, #1]
 8004502:	f1a3 0303 	sub.w	r3, r3, #3
 8004506:	2b14      	cmp	r3, #20
 8004508:	f200 81e5 	bhi.w	80048d6 <MODBUS_ProcessData+0x4ea>
 800450c:	a201      	add	r2, pc, #4	; (adr r2, 8004514 <MODBUS_ProcessData+0x128>)
 800450e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004512:	bf00      	nop
 8004514:	08004589 	.word	0x08004589
 8004518:	080048d7 	.word	0x080048d7
 800451c:	080048d7 	.word	0x080048d7
 8004520:	08004579 	.word	0x08004579
 8004524:	080048d7 	.word	0x080048d7
 8004528:	080048d7 	.word	0x080048d7
 800452c:	080048d7 	.word	0x080048d7
 8004530:	080048d7 	.word	0x080048d7
 8004534:	080048d7 	.word	0x080048d7
 8004538:	080048d7 	.word	0x080048d7
 800453c:	080048d7 	.word	0x080048d7
 8004540:	080048d7 	.word	0x080048d7
 8004544:	080048d7 	.word	0x080048d7
 8004548:	08004599 	.word	0x08004599
 800454c:	080048d7 	.word	0x080048d7
 8004550:	080048d7 	.word	0x080048d7
 8004554:	080048d7 	.word	0x080048d7
 8004558:	080048d7 	.word	0x080048d7
 800455c:	080048d7 	.word	0x080048d7
 8004560:	080048d7 	.word	0x080048d7
 8004564:	08004569 	.word	0x08004569
				{
					case MBRWMULTIPLEREGISTERS:
					{
						MODBUS_ReceiveState = MB_RECEIVINGRSTARTADDRESS_HI;
 8004568:	f240 234c 	movw	r3, #588	; 0x24c
 800456c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004570:	f04f 0202 	mov.w	r2, #2
 8004574:	601a      	str	r2, [r3, #0]
						break;
 8004576:	e017      	b.n	80045a8 <MODBUS_ProcessData+0x1bc>
					}
					case MBWRITESINGLEREGISTER:
					{
						MODBUS_ReceiveState = MB_RECEIVINGWRITESTART_HI;
 8004578:	f240 234c 	movw	r3, #588	; 0x24c
 800457c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004580:	f04f 0206 	mov.w	r2, #6
 8004584:	601a      	str	r2, [r3, #0]
						break;
 8004586:	e00f      	b.n	80045a8 <MODBUS_ProcessData+0x1bc>
					}
					case MBREADHOLDINGREGISTERS:
					{
						MODBUS_ReceiveState = MB_RECEIVINGRSTARTADDRESS_HI;
 8004588:	f240 234c 	movw	r3, #588	; 0x24c
 800458c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004590:	f04f 0202 	mov.w	r2, #2
 8004594:	601a      	str	r2, [r3, #0]
						break;
 8004596:	e007      	b.n	80045a8 <MODBUS_ProcessData+0x1bc>
					}
					case MBWRITEMULTIPLEREGISTERS:
					{
						MODBUS_ReceiveState = MB_RECEIVINGWRITESTART_HI;
 8004598:	f240 234c 	movw	r3, #588	; 0x24c
 800459c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80045a0:	f04f 0206 	mov.w	r2, #6
 80045a4:	601a      	str	r2, [r3, #0]
						break;
 80045a6:	bf00      	nop
					}
				}
				break;
 80045a8:	e195      	b.n	80048d6 <MODBUS_ProcessData+0x4ea>
			}
			case MB_RECEIVINGRSTARTADDRESS_HI:
			{
				MODBUSData.bytes.uiReadStartingAddressHi = (unsigned char)data;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	b2d9      	uxtb	r1, r3
 80045ae:	f240 3398 	movw	r3, #920	; 0x398
 80045b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80045b6:	78da      	ldrb	r2, [r3, #3]
 80045b8:	f361 0207 	bfi	r2, r1, #0, #8
 80045bc:	70da      	strb	r2, [r3, #3]
				MODBUS_ReceiveState = MB_RECEIVINGRSTARTADDRESS_LO;
 80045be:	f240 234c 	movw	r3, #588	; 0x24c
 80045c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80045c6:	f04f 0203 	mov.w	r2, #3
 80045ca:	601a      	str	r2, [r3, #0]
				break;
 80045cc:	e186      	b.n	80048dc <MODBUS_ProcessData+0x4f0>
			}
			case MB_RECEIVINGRSTARTADDRESS_LO:
			{
				MODBUSData.bytes.uiReadStartingAddressLo  = (unsigned char)data;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	b2d9      	uxtb	r1, r3
 80045d2:	f240 3398 	movw	r3, #920	; 0x398
 80045d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80045da:	789a      	ldrb	r2, [r3, #2]
 80045dc:	f361 0207 	bfi	r2, r1, #0, #8
 80045e0:	709a      	strb	r2, [r3, #2]
				MODBUS_ReceiveState = MB_RECEIVINGQREAD_HI;
 80045e2:	f240 234c 	movw	r3, #588	; 0x24c
 80045e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80045ea:	f04f 0204 	mov.w	r2, #4
 80045ee:	601a      	str	r2, [r3, #0]
				break;
 80045f0:	e174      	b.n	80048dc <MODBUS_ProcessData+0x4f0>
			}
			case MB_RECEIVINGQREAD_HI:
			{
				MODBUSData.bytes.uiQuantToReadHi  = (unsigned char)data;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	b2d9      	uxtb	r1, r3
 80045f6:	f240 3398 	movw	r3, #920	; 0x398
 80045fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80045fe:	795a      	ldrb	r2, [r3, #5]
 8004600:	f361 0207 	bfi	r2, r1, #0, #8
 8004604:	715a      	strb	r2, [r3, #5]
				MODBUS_ReceiveState = MB_RECEIVINGQREAD_LO;
 8004606:	f240 234c 	movw	r3, #588	; 0x24c
 800460a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800460e:	f04f 0205 	mov.w	r2, #5
 8004612:	601a      	str	r2, [r3, #0]
				break;
 8004614:	e162      	b.n	80048dc <MODBUS_ProcessData+0x4f0>
			}
			case MB_RECEIVINGQREAD_LO:
			{
				MODBUSData.bytes.uiQuantToReadLo = (unsigned char)data;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	b2d9      	uxtb	r1, r3
 800461a:	f240 3398 	movw	r3, #920	; 0x398
 800461e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004622:	791a      	ldrb	r2, [r3, #4]
 8004624:	f361 0207 	bfi	r2, r1, #0, #8
 8004628:	711a      	strb	r2, [r3, #4]
				switch(MODBUSData.bytes.cFunctionCode)
 800462a:	f240 3398 	movw	r3, #920	; 0x398
 800462e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004632:	785b      	ldrb	r3, [r3, #1]
 8004634:	2b03      	cmp	r3, #3
 8004636:	d009      	beq.n	800464c <MODBUS_ProcessData+0x260>
 8004638:	2b17      	cmp	r3, #23
 800463a:	d10f      	bne.n	800465c <MODBUS_ProcessData+0x270>
				{
					case MBRWMULTIPLEREGISTERS:
					{
						MODBUS_ReceiveState = MB_RECEIVINGWRITESTART_HI;
 800463c:	f240 234c 	movw	r3, #588	; 0x24c
 8004640:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004644:	f04f 0206 	mov.w	r2, #6
 8004648:	601a      	str	r2, [r3, #0]
						break;
 800464a:	e007      	b.n	800465c <MODBUS_ProcessData+0x270>
					}
					case MBREADHOLDINGREGISTERS:
					{
						MODBUS_ReceiveState = MB_RECEIVINGCRC_HI;
 800464c:	f240 234c 	movw	r3, #588	; 0x24c
 8004650:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004654:	f04f 020d 	mov.w	r2, #13
 8004658:	601a      	str	r2, [r3, #0]
						break;
 800465a:	bf00      	nop
					}
				}
				break;
 800465c:	e13e      	b.n	80048dc <MODBUS_ProcessData+0x4f0>
			}
			case MB_RECEIVINGWRITESTART_HI:
			{
				MODBUSData.bytes.uiWriteStartingAddressHi = (unsigned char)data;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	b2d9      	uxtb	r1, r3
 8004662:	f240 3398 	movw	r3, #920	; 0x398
 8004666:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800466a:	79da      	ldrb	r2, [r3, #7]
 800466c:	f361 0207 	bfi	r2, r1, #0, #8
 8004670:	71da      	strb	r2, [r3, #7]
				MODBUS_ReceiveState = MB_RECEIVINGWRITESTART_LO;
 8004672:	f240 234c 	movw	r3, #588	; 0x24c
 8004676:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800467a:	f04f 0207 	mov.w	r2, #7
 800467e:	601a      	str	r2, [r3, #0]
				break;
 8004680:	e12c      	b.n	80048dc <MODBUS_ProcessData+0x4f0>
			}
			case MB_RECEIVINGWRITESTART_LO:
			{
				MODBUSData.bytes.uiWriteStartingAddressLo = (unsigned char)data;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	b2d9      	uxtb	r1, r3
 8004686:	f240 3398 	movw	r3, #920	; 0x398
 800468a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800468e:	799a      	ldrb	r2, [r3, #6]
 8004690:	f361 0207 	bfi	r2, r1, #0, #8
 8004694:	719a      	strb	r2, [r3, #6]
				switch(MODBUSData.bytes.cFunctionCode)
 8004696:	f240 3398 	movw	r3, #920	; 0x398
 800469a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800469e:	785b      	ldrb	r3, [r3, #1]
 80046a0:	2b10      	cmp	r3, #16
 80046a2:	d028      	beq.n	80046f6 <MODBUS_ProcessData+0x30a>
 80046a4:	2b17      	cmp	r3, #23
 80046a6:	d002      	beq.n	80046ae <MODBUS_ProcessData+0x2c2>
 80046a8:	2b06      	cmp	r3, #6
 80046aa:	d008      	beq.n	80046be <MODBUS_ProcessData+0x2d2>
 80046ac:	e02b      	b.n	8004706 <MODBUS_ProcessData+0x31a>
				{
					case MBRWMULTIPLEREGISTERS:
					{
						MODBUS_ReceiveState = MB_RECEIVINGQWRITE_HI;
 80046ae:	f240 234c 	movw	r3, #588	; 0x24c
 80046b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80046b6:	f04f 0208 	mov.w	r2, #8
 80046ba:	601a      	str	r2, [r3, #0]
						break;
 80046bc:	e023      	b.n	8004706 <MODBUS_ProcessData+0x31a>
					}
					case MBWRITESINGLEREGISTER:
					{
						MODBUSData.data.uiQuantToWrite = 1;
 80046be:	f240 3398 	movw	r3, #920	; 0x398
 80046c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80046c6:	891a      	ldrh	r2, [r3, #8]
 80046c8:	f04f 0101 	mov.w	r1, #1
 80046cc:	f361 020f 	bfi	r2, r1, #0, #16
 80046d0:	811a      	strh	r2, [r3, #8]
						MODBUSData.bytes.ucWriteByteCount = 2;
 80046d2:	f240 3398 	movw	r3, #920	; 0x398
 80046d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80046da:	7a9a      	ldrb	r2, [r3, #10]
 80046dc:	f04f 0102 	mov.w	r1, #2
 80046e0:	f361 0207 	bfi	r2, r1, #0, #8
 80046e4:	729a      	strb	r2, [r3, #10]
						MODBUS_ReceiveState = MB_RECEIVINGDATA_HI;
 80046e6:	f240 234c 	movw	r3, #588	; 0x24c
 80046ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80046ee:	f04f 020b 	mov.w	r2, #11
 80046f2:	601a      	str	r2, [r3, #0]
						break;
 80046f4:	e007      	b.n	8004706 <MODBUS_ProcessData+0x31a>
					}
					case MBWRITEMULTIPLEREGISTERS:
					{
						MODBUS_ReceiveState = MB_RECEIVINGQWRITE_HI;
 80046f6:	f240 234c 	movw	r3, #588	; 0x24c
 80046fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80046fe:	f04f 0208 	mov.w	r2, #8
 8004702:	601a      	str	r2, [r3, #0]
						break;
 8004704:	bf00      	nop
					}
				}
				break;
 8004706:	e0e9      	b.n	80048dc <MODBUS_ProcessData+0x4f0>
			}
			case MB_RECEIVINGQWRITE_HI:
			{
				MODBUSData.bytes.uiQuantToWriteHi = (unsigned char)data;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	b2d9      	uxtb	r1, r3
 800470c:	f240 3398 	movw	r3, #920	; 0x398
 8004710:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004714:	7a5a      	ldrb	r2, [r3, #9]
 8004716:	f361 0207 	bfi	r2, r1, #0, #8
 800471a:	725a      	strb	r2, [r3, #9]
				MODBUS_ReceiveState = MB_RECEIVINGQWRITE_LO;
 800471c:	f240 234c 	movw	r3, #588	; 0x24c
 8004720:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004724:	f04f 0209 	mov.w	r2, #9
 8004728:	601a      	str	r2, [r3, #0]
				break;
 800472a:	e0d7      	b.n	80048dc <MODBUS_ProcessData+0x4f0>
			}
			case MB_RECEIVINGQWRITE_LO:
			{
				MODBUSData.bytes.uiQuantToWriteLo = (unsigned char)data;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	b2d9      	uxtb	r1, r3
 8004730:	f240 3398 	movw	r3, #920	; 0x398
 8004734:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004738:	7a1a      	ldrb	r2, [r3, #8]
 800473a:	f361 0207 	bfi	r2, r1, #0, #8
 800473e:	721a      	strb	r2, [r3, #8]
				MODBUS_ReceiveState = MB_RECEIVINGBYTECOUNT;
 8004740:	f240 234c 	movw	r3, #588	; 0x24c
 8004744:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004748:	f04f 020a 	mov.w	r2, #10
 800474c:	601a      	str	r2, [r3, #0]
				break;
 800474e:	e0c5      	b.n	80048dc <MODBUS_ProcessData+0x4f0>
			}
			case MB_RECEIVINGBYTECOUNT:
			{
				MODBUSData.bytes.ucWriteByteCount = (unsigned char)data;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	b2d9      	uxtb	r1, r3
 8004754:	f240 3398 	movw	r3, #920	; 0x398
 8004758:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800475c:	7a9a      	ldrb	r2, [r3, #10]
 800475e:	f361 0207 	bfi	r2, r1, #0, #8
 8004762:	729a      	strb	r2, [r3, #10]
				MODBUS_ReceiveState = MB_RECEIVINGDATA_HI;
 8004764:	f240 234c 	movw	r3, #588	; 0x24c
 8004768:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800476c:	f04f 020b 	mov.w	r2, #11
 8004770:	601a      	str	r2, [r3, #0]
				MODBUSData.data.uiDataIndex = 0;
 8004772:	f240 3398 	movw	r3, #920	; 0x398
 8004776:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800477a:	899a      	ldrh	r2, [r3, #12]
 800477c:	f36f 020f 	bfc	r2, #0, #16
 8004780:	819a      	strh	r2, [r3, #12]
				MODBUSData.bytes.uiDataCount = 0;
 8004782:	f240 3398 	movw	r3, #920	; 0x398
 8004786:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800478a:	89da      	ldrh	r2, [r3, #14]
 800478c:	f36f 020f 	bfc	r2, #0, #16
 8004790:	81da      	strh	r2, [r3, #14]
				break;
 8004792:	e0a3      	b.n	80048dc <MODBUS_ProcessData+0x4f0>
			}
			case MB_RECEIVINGDATA_HI:
			{
				MODBUSData.bytes.cdata[MODBUSData.bytes.uiDataIndex+1] = (unsigned char)data;
 8004794:	f240 3398 	movw	r3, #920	; 0x398
 8004798:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800479c:	899b      	ldrh	r3, [r3, #12]
 800479e:	f103 0101 	add.w	r1, r3, #1
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	b2da      	uxtb	r2, r3
 80047a6:	f240 3398 	movw	r3, #920	; 0x398
 80047aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80047ae:	185b      	adds	r3, r3, r1
 80047b0:	749a      	strb	r2, [r3, #18]
				MODBUS_ReceiveState = MB_RECEIVINGDATA_LO;
 80047b2:	f240 234c 	movw	r3, #588	; 0x24c
 80047b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80047ba:	f04f 020c 	mov.w	r2, #12
 80047be:	601a      	str	r2, [r3, #0]
				break;
 80047c0:	e08c      	b.n	80048dc <MODBUS_ProcessData+0x4f0>
			}
			case MB_RECEIVINGDATA_LO:
			{
				MODBUSData.bytes.cdata[MODBUSData.bytes.uiDataIndex] = (unsigned char)data;
 80047c2:	f240 3398 	movw	r3, #920	; 0x398
 80047c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80047ca:	899b      	ldrh	r3, [r3, #12]
 80047cc:	4619      	mov	r1, r3
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	b2da      	uxtb	r2, r3
 80047d2:	f240 3398 	movw	r3, #920	; 0x398
 80047d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80047da:	185b      	adds	r3, r3, r1
 80047dc:	749a      	strb	r2, [r3, #18]
				MODBUSData.bytes.uiDataIndex += 2;
 80047de:	f240 3398 	movw	r3, #920	; 0x398
 80047e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80047e6:	899b      	ldrh	r3, [r3, #12]
 80047e8:	f103 0302 	add.w	r3, r3, #2
 80047ec:	b29a      	uxth	r2, r3
 80047ee:	f240 3398 	movw	r3, #920	; 0x398
 80047f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80047f6:	819a      	strh	r2, [r3, #12]
				MODBUSData.bytes.uiDataCount++;
 80047f8:	f240 3398 	movw	r3, #920	; 0x398
 80047fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004800:	89db      	ldrh	r3, [r3, #14]
 8004802:	f103 0301 	add.w	r3, r3, #1
 8004806:	b29a      	uxth	r2, r3
 8004808:	f240 3398 	movw	r3, #920	; 0x398
 800480c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004810:	81da      	strh	r2, [r3, #14]
				if(MODBUSData.bytes.uiDataIndex == MODBUSData.bytes.ucWriteByteCount)
 8004812:	f240 3398 	movw	r3, #920	; 0x398
 8004816:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800481a:	899a      	ldrh	r2, [r3, #12]
 800481c:	f240 3398 	movw	r3, #920	; 0x398
 8004820:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004824:	7a9b      	ldrb	r3, [r3, #10]
 8004826:	429a      	cmp	r2, r3
 8004828:	d107      	bne.n	800483a <MODBUS_ProcessData+0x44e>
				{
					// If all data received
					MODBUS_ReceiveState = MB_RECEIVINGCRC_HI;
 800482a:	f240 234c 	movw	r3, #588	; 0x24c
 800482e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004832:	f04f 020d 	mov.w	r2, #13
 8004836:	601a      	str	r2, [r3, #0]
				}
				else
				{
					MODBUS_ReceiveState = MB_RECEIVINGDATA_HI;
				}
				break;
 8004838:	e050      	b.n	80048dc <MODBUS_ProcessData+0x4f0>
					// If all data received
					MODBUS_ReceiveState = MB_RECEIVINGCRC_HI;
				}
				else
				{
					MODBUS_ReceiveState = MB_RECEIVINGDATA_HI;
 800483a:	f240 234c 	movw	r3, #588	; 0x24c
 800483e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004842:	f04f 020b 	mov.w	r2, #11
 8004846:	601a      	str	r2, [r3, #0]
				}
				break;
 8004848:	e048      	b.n	80048dc <MODBUS_ProcessData+0x4f0>
			}
			case MB_RECEIVINGCRC_HI:
			{
				MODBUSData.bytes.uiCRCHi = (unsigned char)data;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	b2d9      	uxtb	r1, r3
 800484e:	f240 3398 	movw	r3, #920	; 0x398
 8004852:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004856:	7c5a      	ldrb	r2, [r3, #17]
 8004858:	f361 0207 	bfi	r2, r1, #0, #8
 800485c:	745a      	strb	r2, [r3, #17]
				MODBUS_ReceiveState = MB_RECEIVINGCRC_LO;
 800485e:	f240 234c 	movw	r3, #588	; 0x24c
 8004862:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004866:	f04f 020e 	mov.w	r2, #14
 800486a:	601a      	str	r2, [r3, #0]
				break;
 800486c:	e036      	b.n	80048dc <MODBUS_ProcessData+0x4f0>
			}
			case MB_RECEIVINGCRC_LO:
			{
				MODBUSData.bytes.uiCRCLo = (unsigned char)data;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	b2d9      	uxtb	r1, r3
 8004872:	f240 3398 	movw	r3, #920	; 0x398
 8004876:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800487a:	7c1a      	ldrb	r2, [r3, #16]
 800487c:	f361 0207 	bfi	r2, r1, #0, #8
 8004880:	741a      	strb	r2, [r3, #16]
				MODBUS_ReceiveState = MB_DATAREADY;
 8004882:	f240 234c 	movw	r3, #588	; 0x24c
 8004886:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800488a:	f04f 020f 	mov.w	r2, #15
 800488e:	601a      	str	r2, [r3, #0]
				if((ucMBCRCHI == 0)&&(ucMBCRCLOW == 0))
 8004890:	f240 2351 	movw	r3, #593	; 0x251
 8004894:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004898:	781b      	ldrb	r3, [r3, #0]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d11d      	bne.n	80048da <MODBUS_ProcessData+0x4ee>
 800489e:	f240 2350 	movw	r3, #592	; 0x250
 80048a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80048a6:	781b      	ldrb	r3, [r3, #0]
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d116      	bne.n	80048da <MODBUS_ProcessData+0x4ee>
				{
					MODBUSData.data.ucDataReady = 1;
 80048ac:	f240 3398 	movw	r3, #920	; 0x398
 80048b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80048b4:	7ada      	ldrb	r2, [r3, #11]
 80048b6:	f04f 0101 	mov.w	r1, #1
 80048ba:	f361 0207 	bfi	r2, r1, #0, #8
 80048be:	72da      	strb	r2, [r3, #11]
				}
				break;
 80048c0:	e00b      	b.n	80048da <MODBUS_ProcessData+0x4ee>
			{
				break;
			}
			default:
			{
				MODBUS_ReceiveState = MB_IDLE;
 80048c2:	f240 234c 	movw	r3, #588	; 0x24c
 80048c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80048ca:	f04f 0200 	mov.w	r2, #0
 80048ce:	601a      	str	r2, [r3, #0]
				break;
 80048d0:	e004      	b.n	80048dc <MODBUS_ProcessData+0x4f0>
				}
				break;
			}
			case MB_DATAREADY:
			{
				break;
 80048d2:	bf00      	nop
 80048d4:	e002      	b.n	80048dc <MODBUS_ProcessData+0x4f0>
					{
						MODBUS_ReceiveState = MB_RECEIVINGWRITESTART_HI;
						break;
					}
				}
				break;
 80048d6:	bf00      	nop
 80048d8:	e000      	b.n	80048dc <MODBUS_ProcessData+0x4f0>
				MODBUS_ReceiveState = MB_DATAREADY;
				if((ucMBCRCHI == 0)&&(ucMBCRCLOW == 0))
				{
					MODBUSData.data.ucDataReady = 1;
				}
				break;
 80048da:	bf00      	nop
				break;
			}
		}
	}
	// Reset timer
	MODBUS_Timeout = 0;
 80048dc:	f240 2354 	movw	r3, #596	; 0x254
 80048e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80048e4:	f04f 0200 	mov.w	r2, #0
 80048e8:	601a      	str	r2, [r3, #0]
}
 80048ea:	f107 0708 	add.w	r7, r7, #8
 80048ee:	46bd      	mov	sp, r7
 80048f0:	bd80      	pop	{r7, pc}
 80048f2:	bf00      	nop

080048f4 <crcOnByte>:

// Function slave calculate CRC on received byte
void crcOnByte(unsigned int ucMsgByte)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b085      	sub	sp, #20
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
	unsigned int uiIndex = 0;
 80048fc:	f04f 0300 	mov.w	r3, #0
 8004900:	60fb      	str	r3, [r7, #12]
	uiIndex = (unsigned int)(ucMBCRCHI^ucMsgByte) ; //calculate the CRC
 8004902:	f240 2351 	movw	r3, #593	; 0x251
 8004906:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800490a:	781b      	ldrb	r3, [r3, #0]
 800490c:	461a      	mov	r2, r3
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	4053      	eors	r3, r2
 8004912:	60fb      	str	r3, [r7, #12]
	ucMBCRCHI = (unsigned char) (ucMBCRCLOW ^ ucCRCTableHi[uiIndex]) ;
 8004914:	f240 0300 	movw	r3, #0
 8004918:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800491c:	68fa      	ldr	r2, [r7, #12]
 800491e:	189b      	adds	r3, r3, r2
 8004920:	781a      	ldrb	r2, [r3, #0]
 8004922:	f240 2350 	movw	r3, #592	; 0x250
 8004926:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800492a:	781b      	ldrb	r3, [r3, #0]
 800492c:	4053      	eors	r3, r2
 800492e:	b2da      	uxtb	r2, r3
 8004930:	f240 2351 	movw	r3, #593	; 0x251
 8004934:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004938:	701a      	strb	r2, [r3, #0]
	ucMBCRCLOW = ucCRCTableLo[uiIndex] ;
 800493a:	f240 1300 	movw	r3, #256	; 0x100
 800493e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004942:	68fa      	ldr	r2, [r7, #12]
 8004944:	189b      	adds	r3, r3, r2
 8004946:	781a      	ldrb	r2, [r3, #0]
 8004948:	f240 2350 	movw	r3, #592	; 0x250
 800494c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004950:	701a      	strb	r2, [r3, #0]
}
 8004952:	f107 0714 	add.w	r7, r7, #20
 8004956:	46bd      	mov	sp, r7
 8004958:	bc80      	pop	{r7}
 800495a:	4770      	bx	lr

0800495c <crcOnMessage>:

// Function slave calculate CRC on message
void crcOnMessage(unsigned int uiDataLen)
{
 800495c:	b480      	push	{r7}
 800495e:	b085      	sub	sp, #20
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
	int i = 0;
 8004964:	f04f 0300 	mov.w	r3, #0
 8004968:	60fb      	str	r3, [r7, #12]
	unsigned int uiIndex = 0;
 800496a:	f04f 0300 	mov.w	r3, #0
 800496e:	60bb      	str	r3, [r7, #8]
	ucMBCRCHI = 0xFF ;  	// high byte of CRC initialized
 8004970:	f240 2351 	movw	r3, #593	; 0x251
 8004974:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004978:	f04f 02ff 	mov.w	r2, #255	; 0xff
 800497c:	701a      	strb	r2, [r3, #0]
	ucMBCRCLOW = 0xFF ;  // low byte of CRC initialized
 800497e:	f240 2350 	movw	r3, #592	; 0x250
 8004982:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004986:	f04f 02ff 	mov.w	r2, #255	; 0xff
 800498a:	701a      	strb	r2, [r3, #0]

	uiIndex = 0;
 800498c:	f04f 0300 	mov.w	r3, #0
 8004990:	60bb      	str	r3, [r7, #8]
	for(i=0;i < uiDataLen;i++)
 8004992:	f04f 0300 	mov.w	r3, #0
 8004996:	60fb      	str	r3, [r7, #12]
 8004998:	e033      	b.n	8004a02 <crcOnMessage+0xa6>
	{
		uiIndex = (unsigned int)(ucMBCRCHI^MODBUSData.bytes.cdata[i]) ; // calculate the CRC
 800499a:	f240 3398 	movw	r3, #920	; 0x398
 800499e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80049a2:	68fa      	ldr	r2, [r7, #12]
 80049a4:	189b      	adds	r3, r3, r2
 80049a6:	f103 0310 	add.w	r3, r3, #16
 80049aa:	789a      	ldrb	r2, [r3, #2]
 80049ac:	f240 2351 	movw	r3, #593	; 0x251
 80049b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80049b4:	781b      	ldrb	r3, [r3, #0]
 80049b6:	4053      	eors	r3, r2
 80049b8:	b2db      	uxtb	r3, r3
 80049ba:	60bb      	str	r3, [r7, #8]
		ucMBCRCHI = (unsigned char) (ucMBCRCLOW ^ ucCRCTableHi[uiIndex]) ;
 80049bc:	f240 0300 	movw	r3, #0
 80049c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80049c4:	68ba      	ldr	r2, [r7, #8]
 80049c6:	189b      	adds	r3, r3, r2
 80049c8:	781a      	ldrb	r2, [r3, #0]
 80049ca:	f240 2350 	movw	r3, #592	; 0x250
 80049ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80049d2:	781b      	ldrb	r3, [r3, #0]
 80049d4:	4053      	eors	r3, r2
 80049d6:	b2da      	uxtb	r2, r3
 80049d8:	f240 2351 	movw	r3, #593	; 0x251
 80049dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80049e0:	701a      	strb	r2, [r3, #0]
		ucMBCRCLOW = ucCRCTableLo[uiIndex] ;
 80049e2:	f240 1300 	movw	r3, #256	; 0x100
 80049e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80049ea:	68ba      	ldr	r2, [r7, #8]
 80049ec:	189b      	adds	r3, r3, r2
 80049ee:	781a      	ldrb	r2, [r3, #0]
 80049f0:	f240 2350 	movw	r3, #592	; 0x250
 80049f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80049f8:	701a      	strb	r2, [r3, #0]
	unsigned int uiIndex = 0;
	ucMBCRCHI = 0xFF ;  	// high byte of CRC initialized
	ucMBCRCLOW = 0xFF ;  // low byte of CRC initialized

	uiIndex = 0;
	for(i=0;i < uiDataLen;i++)
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	f103 0301 	add.w	r3, r3, #1
 8004a00:	60fb      	str	r3, [r7, #12]
 8004a02:	68fa      	ldr	r2, [r7, #12]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	429a      	cmp	r2, r3
 8004a08:	d3c7      	bcc.n	800499a <crcOnMessage+0x3e>
	{
		uiIndex = (unsigned int)(ucMBCRCHI^MODBUSData.bytes.cdata[i]) ; // calculate the CRC
		ucMBCRCHI = (unsigned char) (ucMBCRCLOW ^ ucCRCTableHi[uiIndex]) ;
		ucMBCRCLOW = ucCRCTableLo[uiIndex] ;
	}
	MODBUSData.bytes.cdata[MODBUSData.bytes.uiDataCount] = ucMBCRCHI;
 8004a0a:	f240 3398 	movw	r3, #920	; 0x398
 8004a0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004a12:	89db      	ldrh	r3, [r3, #14]
 8004a14:	4619      	mov	r1, r3
 8004a16:	f240 2351 	movw	r3, #593	; 0x251
 8004a1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004a1e:	781a      	ldrb	r2, [r3, #0]
 8004a20:	f240 3398 	movw	r3, #920	; 0x398
 8004a24:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004a28:	185b      	adds	r3, r3, r1
 8004a2a:	749a      	strb	r2, [r3, #18]
	MODBUSData.bytes.uiDataCount ++;
 8004a2c:	f240 3398 	movw	r3, #920	; 0x398
 8004a30:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004a34:	89db      	ldrh	r3, [r3, #14]
 8004a36:	f103 0301 	add.w	r3, r3, #1
 8004a3a:	b29a      	uxth	r2, r3
 8004a3c:	f240 3398 	movw	r3, #920	; 0x398
 8004a40:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004a44:	81da      	strh	r2, [r3, #14]
	MODBUSData.bytes.cdata[MODBUSData.bytes.uiDataCount] = ucMBCRCLOW;
 8004a46:	f240 3398 	movw	r3, #920	; 0x398
 8004a4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004a4e:	89db      	ldrh	r3, [r3, #14]
 8004a50:	4619      	mov	r1, r3
 8004a52:	f240 2350 	movw	r3, #592	; 0x250
 8004a56:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004a5a:	781a      	ldrb	r2, [r3, #0]
 8004a5c:	f240 3398 	movw	r3, #920	; 0x398
 8004a60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004a64:	185b      	adds	r3, r3, r1
 8004a66:	749a      	strb	r2, [r3, #18]
	MODBUSData.bytes.uiDataCount ++;
 8004a68:	f240 3398 	movw	r3, #920	; 0x398
 8004a6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004a70:	89db      	ldrh	r3, [r3, #14]
 8004a72:	f103 0301 	add.w	r3, r3, #1
 8004a76:	b29a      	uxth	r2, r3
 8004a78:	f240 3398 	movw	r3, #920	; 0x398
 8004a7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004a80:	81da      	strh	r2, [r3, #14]
}
 8004a82:	f107 0714 	add.w	r7, r7, #20
 8004a86:	46bd      	mov	sp, r7
 8004a88:	bc80      	pop	{r7}
 8004a8a:	4770      	bx	lr

08004a8c <PS_Timer>:
int PS_TIMER = 0;
PS_DataStruct PS_DATA;
int PS_PollTimer = 0;

void PS_Timer(void)
{
 8004a8c:	b480      	push	{r7}
 8004a8e:	af00      	add	r7, sp, #0
	PS_TIMER++;
 8004a90:	f240 2360 	movw	r3, #608	; 0x260
 8004a94:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f103 0201 	add.w	r2, r3, #1
 8004a9e:	f240 2360 	movw	r3, #608	; 0x260
 8004aa2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004aa6:	601a      	str	r2, [r3, #0]
	if(PS_TIMER > PS_MAXTIME)
 8004aa8:	f240 2360 	movw	r3, #608	; 0x260
 8004aac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ab0:	681a      	ldr	r2, [r3, #0]
 8004ab2:	f240 434c 	movw	r3, #1100	; 0x44c
 8004ab6:	429a      	cmp	r2, r3
 8004ab8:	dd06      	ble.n	8004ac8 <PS_Timer+0x3c>
	{
		PS_TIMER = PS_MAXTIME;
 8004aba:	f240 2360 	movw	r3, #608	; 0x260
 8004abe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ac2:	f240 424c 	movw	r2, #1100	; 0x44c
 8004ac6:	601a      	str	r2, [r3, #0]
	}
	// Check if we are waiting to receive data
	if(PS_WAITINGDATA)
 8004ac8:	f240 6330 	movw	r3, #1584	; 0x630
 8004acc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ad0:	781b      	ldrb	r3, [r3, #0]
 8004ad2:	f003 0304 	and.w	r3, r3, #4
 8004ad6:	b2db      	uxtb	r3, r3
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d02b      	beq.n	8004b34 <PS_Timer+0xa8>
	{
		if(PS_TIMER > PS_TIMEOUT)
 8004adc:	f240 2360 	movw	r3, #608	; 0x260
 8004ae0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004aea:	dd23      	ble.n	8004b34 <PS_Timer+0xa8>
		{
			PS_ReceiveStateVar = PS_IDLE;
 8004aec:	f240 235c 	movw	r3, #604	; 0x25c
 8004af0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004af4:	f04f 0200 	mov.w	r2, #0
 8004af8:	701a      	strb	r2, [r3, #0]
			PS_WAITINGDATA = 0;
 8004afa:	f240 6330 	movw	r3, #1584	; 0x630
 8004afe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b02:	781a      	ldrb	r2, [r3, #0]
 8004b04:	f36f 0282 	bfc	r2, #2, #1
 8004b08:	701a      	strb	r2, [r3, #0]
			PSBUSY = 0;
 8004b0a:	f240 6330 	movw	r3, #1584	; 0x630
 8004b0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b12:	781a      	ldrb	r2, [r3, #0]
 8004b14:	f36f 0241 	bfc	r2, #1, #1
 8004b18:	701a      	strb	r2, [r3, #0]
        	// Mark sensor not OK
        	SCR2 = SCR2 & ~SCR2_POWEROK;
 8004b1a:	f240 4360 	movw	r3, #1120	; 0x460
 8004b1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b22:	885b      	ldrh	r3, [r3, #2]
 8004b24:	f023 0310 	bic.w	r3, r3, #16
 8004b28:	b29a      	uxth	r2, r3
 8004b2a:	f240 4360 	movw	r3, #1120	; 0x460
 8004b2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b32:	805a      	strh	r2, [r3, #2]
		}
	}
	if(PS_ReceiveStateVar != PS_IDLE)
 8004b34:	f240 235c 	movw	r3, #604	; 0x25c
 8004b38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b3c:	781b      	ldrb	r3, [r3, #0]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d02b      	beq.n	8004b9a <PS_Timer+0x10e>
	{
		if(PS_TIMER > PS_TIMEOUT)
 8004b42:	f240 2360 	movw	r3, #608	; 0x260
 8004b46:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004b50:	dd23      	ble.n	8004b9a <PS_Timer+0x10e>
		{
			PS_ReceiveStateVar = PS_IDLE;
 8004b52:	f240 235c 	movw	r3, #604	; 0x25c
 8004b56:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b5a:	f04f 0200 	mov.w	r2, #0
 8004b5e:	701a      	strb	r2, [r3, #0]
			PS_WAITINGDATA = 0;
 8004b60:	f240 6330 	movw	r3, #1584	; 0x630
 8004b64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b68:	781a      	ldrb	r2, [r3, #0]
 8004b6a:	f36f 0282 	bfc	r2, #2, #1
 8004b6e:	701a      	strb	r2, [r3, #0]
			PSBUSY = 0;
 8004b70:	f240 6330 	movw	r3, #1584	; 0x630
 8004b74:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b78:	781a      	ldrb	r2, [r3, #0]
 8004b7a:	f36f 0241 	bfc	r2, #1, #1
 8004b7e:	701a      	strb	r2, [r3, #0]
        	// Mark sensor not OK
        	SCR2 = SCR2 & ~SCR2_POWEROK;
 8004b80:	f240 4360 	movw	r3, #1120	; 0x460
 8004b84:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b88:	885b      	ldrh	r3, [r3, #2]
 8004b8a:	f023 0310 	bic.w	r3, r3, #16
 8004b8e:	b29a      	uxth	r2, r3
 8004b90:	f240 4360 	movw	r3, #1120	; 0x460
 8004b94:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b98:	805a      	strh	r2, [r3, #2]
		}
	}
}
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bc80      	pop	{r7}
 8004b9e:	4770      	bx	lr

08004ba0 <PSRequestData>:

void PSRequestData(void)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	af00      	add	r7, sp, #0
	PSBUSY = 1;
 8004ba4:	f240 6330 	movw	r3, #1584	; 0x630
 8004ba8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004bac:	781a      	ldrb	r2, [r3, #0]
 8004bae:	f042 0202 	orr.w	r2, r2, #2
 8004bb2:	701a      	strb	r2, [r3, #0]
	PS_WAITINGDATA = 1;
 8004bb4:	f240 6330 	movw	r3, #1584	; 0x630
 8004bb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004bbc:	781a      	ldrb	r2, [r3, #0]
 8004bbe:	f042 0204 	orr.w	r2, r2, #4
 8004bc2:	701a      	strb	r2, [r3, #0]
	PS_TIMER = 100;
 8004bc4:	f240 2360 	movw	r3, #608	; 0x260
 8004bc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004bcc:	f04f 0264 	mov.w	r2, #100	; 0x64
 8004bd0:	601a      	str	r2, [r3, #0]
	USART_SendData(USART1, 0x57);
 8004bd2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004bd6:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8004bda:	f04f 0157 	mov.w	r1, #87	; 0x57
 8004bde:	f006 ff2b 	bl	800ba38 <USART_SendData>
	// Wait
	while(!USART_GetFlagStatus(USART1, USART_FLAG_TC))
 8004be2:	bf00      	nop
 8004be4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004be8:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8004bec:	f04f 0140 	mov.w	r1, #64	; 0x40
 8004bf0:	f007 f91e 	bl	800be30 <USART_GetFlagStatus>
 8004bf4:	4603      	mov	r3, r0
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d0f4      	beq.n	8004be4 <PSRequestData+0x44>
	{}
	Delaynus(1000);
 8004bfa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004bfe:	f7fc fb2d 	bl	800125c <Delaynus>
	// Send CRC
	USART_SendData(USART1, 0x6d);
 8004c02:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004c06:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8004c0a:	f04f 016d 	mov.w	r1, #109	; 0x6d
 8004c0e:	f006 ff13 	bl	800ba38 <USART_SendData>
}
 8004c12:	bd80      	pop	{r7, pc}

08004c14 <PSSetI0>:

void PSSetI0(void)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	af00      	add	r7, sp, #0
	USART_SendData(USART1, 0x58);
 8004c18:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004c1c:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8004c20:	f04f 0158 	mov.w	r1, #88	; 0x58
 8004c24:	f006 ff08 	bl	800ba38 <USART_SendData>
	// Wait
	Delaynus(1000);
 8004c28:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004c2c:	f7fc fb16 	bl	800125c <Delaynus>
	// Wait
	while(!USART_GetFlagStatus(USART1, USART_FLAG_TC))
 8004c30:	bf00      	nop
 8004c32:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004c36:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8004c3a:	f04f 0140 	mov.w	r1, #64	; 0x40
 8004c3e:	f007 f8f7 	bl	800be30 <USART_GetFlagStatus>
 8004c42:	4603      	mov	r3, r0
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d0f4      	beq.n	8004c32 <PSSetI0+0x1e>
	{}
	// Send CRC
	USART_SendData(USART1, 0x2c);
 8004c48:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004c4c:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8004c50:	f04f 012c 	mov.w	r1, #44	; 0x2c
 8004c54:	f006 fef0 	bl	800ba38 <USART_SendData>
	// Wait for finish
	while(!USART_GetFlagStatus(USART1, USART_FLAG_TC))
 8004c58:	bf00      	nop
 8004c5a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004c5e:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8004c62:	f04f 0140 	mov.w	r1, #64	; 0x40
 8004c66:	f007 f8e3 	bl	800be30 <USART_GetFlagStatus>
 8004c6a:	4603      	mov	r3, r0
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d0f4      	beq.n	8004c5a <PSSetI0+0x46>
	{}
}
 8004c70:	bd80      	pop	{r7, pc}
 8004c72:	bf00      	nop

08004c74 <PSReset>:

void PSReset(void)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	af00      	add	r7, sp, #0
	PSBUSY = 1;
 8004c78:	f240 6330 	movw	r3, #1584	; 0x630
 8004c7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c80:	781a      	ldrb	r2, [r3, #0]
 8004c82:	f042 0202 	orr.w	r2, r2, #2
 8004c86:	701a      	strb	r2, [r3, #0]
	USART_SendData(USART1, 0x59);
 8004c88:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004c8c:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8004c90:	f04f 0159 	mov.w	r1, #89	; 0x59
 8004c94:	f006 fed0 	bl	800ba38 <USART_SendData>
	// Wait
	Delaynus(1000);
 8004c98:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004c9c:	f7fc fade 	bl	800125c <Delaynus>
	// Wait
	while(!USART_GetFlagStatus(USART1, USART_FLAG_TC))
 8004ca0:	bf00      	nop
 8004ca2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004ca6:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8004caa:	f04f 0140 	mov.w	r1, #64	; 0x40
 8004cae:	f007 f8bf 	bl	800be30 <USART_GetFlagStatus>
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d0f4      	beq.n	8004ca2 <PSReset+0x2e>
	{}
	// Send CRC
	USART_SendData(USART1, 0x72);
 8004cb8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004cbc:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8004cc0:	f04f 0172 	mov.w	r1, #114	; 0x72
 8004cc4:	f006 feb8 	bl	800ba38 <USART_SendData>
	// Wait for finish
	while(!USART_GetFlagStatus(USART1, USART_FLAG_TC))
 8004cc8:	bf00      	nop
 8004cca:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004cce:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8004cd2:	f04f 0140 	mov.w	r1, #64	; 0x40
 8004cd6:	f007 f8ab 	bl	800be30 <USART_GetFlagStatus>
 8004cda:	4603      	mov	r3, r0
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d0f4      	beq.n	8004cca <PSReset+0x56>
	{}
}
 8004ce0:	bd80      	pop	{r7, pc}
 8004ce2:	bf00      	nop

08004ce4 <processPSData>:

void processPSData(void)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	af00      	add	r7, sp, #0
	CURRENT = PS_DATA.data.Current;
 8004ce8:	f240 5300 	movw	r3, #1280	; 0x500
 8004cec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004cf0:	885a      	ldrh	r2, [r3, #2]
 8004cf2:	f240 4360 	movw	r3, #1120	; 0x460
 8004cf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004cfa:	869a      	strh	r2, [r3, #52]	; 0x34
	MAH = PS_DATA.data.mAh;
 8004cfc:	f240 5300 	movw	r3, #1280	; 0x500
 8004d00:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d04:	889a      	ldrh	r2, [r3, #4]
 8004d06:	f240 4360 	movw	r3, #1120	; 0x460
 8004d0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d0e:	86da      	strh	r2, [r3, #54]	; 0x36
	VOLTAGE = PS_DATA.data.Voltage;
 8004d10:	f240 5300 	movw	r3, #1280	; 0x500
 8004d14:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d18:	88da      	ldrh	r2, [r3, #6]
 8004d1a:	f240 4360 	movw	r3, #1120	; 0x460
 8004d1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d22:	871a      	strh	r2, [r3, #56]	; 0x38
	T1 = PS_DATA.data.T_1;
 8004d24:	f240 5300 	movw	r3, #1280	; 0x500
 8004d28:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d2c:	891a      	ldrh	r2, [r3, #8]
 8004d2e:	f240 4360 	movw	r3, #1120	; 0x460
 8004d32:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d36:	875a      	strh	r2, [r3, #58]	; 0x3a
	T2 = PS_DATA.data.T_2;
 8004d38:	f240 5300 	movw	r3, #1280	; 0x500
 8004d3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d40:	895a      	ldrh	r2, [r3, #10]
 8004d42:	f240 4360 	movw	r3, #1120	; 0x460
 8004d46:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d4a:	879a      	strh	r2, [r3, #60]	; 0x3c
	T3 = PS_DATA.data.T_3;
 8004d4c:	f240 5300 	movw	r3, #1280	; 0x500
 8004d50:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d54:	899a      	ldrh	r2, [r3, #12]
 8004d56:	f240 4360 	movw	r3, #1120	; 0x460
 8004d5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d5e:	87da      	strh	r2, [r3, #62]	; 0x3e
	PS_ReceiveStateVar = PS_IDLE;
 8004d60:	f240 235c 	movw	r3, #604	; 0x25c
 8004d64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d68:	f04f 0200 	mov.w	r2, #0
 8004d6c:	701a      	strb	r2, [r3, #0]
}
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bc80      	pop	{r7}
 8004d72:	4770      	bx	lr

08004d74 <PowerSensorCommProcess>:

void PowerSensorCommProcess(uint8_t data)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b082      	sub	sp, #8
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	71fb      	strb	r3, [r7, #7]
	// Calculate CRC
	PS_CalculateCRC(data);
 8004d7e:	79fb      	ldrb	r3, [r7, #7]
 8004d80:	4618      	mov	r0, r3
 8004d82:	f000 f975 	bl	8005070 <PS_CalculateCRC>
	if(PS_ReceiveStateVar == PS_IDLE)
 8004d86:	f240 235c 	movw	r3, #604	; 0x25c
 8004d8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d8e:	781b      	ldrb	r3, [r3, #0]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d133      	bne.n	8004dfc <PowerSensorCommProcess+0x88>
	{
		#ifdef PS_ENABLETIMEOUT
		if(PS_TIMER < PS_3CHAR)
 8004d94:	f240 2360 	movw	r3, #608	; 0x260
 8004d98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	2b31      	cmp	r3, #49	; 0x31
 8004da0:	dc02      	bgt.n	8004da8 <PowerSensorCommProcess+0x34>
		{
			data = 0;
 8004da2:	f04f 0300 	mov.w	r3, #0
 8004da6:	71fb      	strb	r3, [r7, #7]
		}
		#endif
		if((data & 0xF0) == PS_SENSORID)
 8004da8:	79fb      	ldrb	r3, [r7, #7]
 8004daa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004dae:	2b50      	cmp	r3, #80	; 0x50
 8004db0:	f040 8153 	bne.w	800505a <PowerSensorCommProcess+0x2e6>
		{
			// Initialize CRC
			PS_CRC = 0xFF;
 8004db4:	f240 5310 	movw	r3, #1296	; 0x510
 8004db8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004dbc:	f04f 02ff 	mov.w	r2, #255	; 0xff
 8004dc0:	701a      	strb	r2, [r3, #0]
			// Calculate CRC
			PS_CalculateCRC(data);
 8004dc2:	79fb      	ldrb	r3, [r7, #7]
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	f000 f953 	bl	8005070 <PS_CalculateCRC>
			// Store data
			PS_DATA.bytes.IDFCODE = data;
 8004dca:	f240 5300 	movw	r3, #1280	; 0x500
 8004dce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004dd2:	781a      	ldrb	r2, [r3, #0]
 8004dd4:	79f9      	ldrb	r1, [r7, #7]
 8004dd6:	f361 0207 	bfi	r2, r1, #0, #8
 8004dda:	701a      	strb	r2, [r3, #0]
			PS_ReceiveStateVar = PS_GETCURRENTLOW;
 8004ddc:	f240 235c 	movw	r3, #604	; 0x25c
 8004de0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004de4:	f04f 0202 	mov.w	r2, #2
 8004de8:	701a      	strb	r2, [r3, #0]
			// Mark not waiting for data anymore
			PS_WAITINGDATA = 0;
 8004dea:	f240 6330 	movw	r3, #1584	; 0x630
 8004dee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004df2:	781a      	ldrb	r2, [r3, #0]
 8004df4:	f36f 0282 	bfc	r2, #2, #1
 8004df8:	701a      	strb	r2, [r3, #0]
 8004dfa:	e12e      	b.n	800505a <PowerSensorCommProcess+0x2e6>
		}
	}
	else
	{
		#ifdef PS_ENABLETIMEOUT
		if(PS_TIMER > PS_1CHAR)
 8004dfc:	f240 2360 	movw	r3, #608	; 0x260
 8004e00:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	2b0a      	cmp	r3, #10
 8004e08:	dd09      	ble.n	8004e1e <PowerSensorCommProcess+0xaa>
		{
			data = 0;
 8004e0a:	f04f 0300 	mov.w	r3, #0
 8004e0e:	71fb      	strb	r3, [r7, #7]
			PS_ReceiveStateVar = PS_IDLE;
 8004e10:	f240 235c 	movw	r3, #604	; 0x25c
 8004e14:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e18:	f04f 0200 	mov.w	r2, #0
 8004e1c:	701a      	strb	r2, [r3, #0]
		}
		#endif
		switch(PS_ReceiveStateVar)
 8004e1e:	f240 235c 	movw	r3, #604	; 0x25c
 8004e22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e26:	781b      	ldrb	r3, [r3, #0]
 8004e28:	f103 33ff 	add.w	r3, r3, #4294967295
 8004e2c:	2b0d      	cmp	r3, #13
 8004e2e:	f200 810b 	bhi.w	8005048 <PowerSensorCommProcess+0x2d4>
 8004e32:	a201      	add	r2, pc, #4	; (adr r2, 8004e38 <PowerSensorCommProcess+0xc4>)
 8004e34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e38:	08004e93 	.word	0x08004e93
 8004e3c:	08004e71 	.word	0x08004e71
 8004e40:	08004ed7 	.word	0x08004ed7
 8004e44:	08004eb5 	.word	0x08004eb5
 8004e48:	08004f1b 	.word	0x08004f1b
 8004e4c:	08004ef9 	.word	0x08004ef9
 8004e50:	08004f5f 	.word	0x08004f5f
 8004e54:	08004f3d 	.word	0x08004f3d
 8004e58:	08004fa3 	.word	0x08004fa3
 8004e5c:	08004f81 	.word	0x08004f81
 8004e60:	08004fe7 	.word	0x08004fe7
 8004e64:	08004fc5 	.word	0x08004fc5
 8004e68:	08005009 	.word	0x08005009
 8004e6c:	08005059 	.word	0x08005059
		{
			case PS_GETCURRENTLOW:
			{
				PS_DATA.bytes.CurrentLow = data;
 8004e70:	f240 5300 	movw	r3, #1280	; 0x500
 8004e74:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e78:	789a      	ldrb	r2, [r3, #2]
 8004e7a:	79f9      	ldrb	r1, [r7, #7]
 8004e7c:	f361 0207 	bfi	r2, r1, #0, #8
 8004e80:	709a      	strb	r2, [r3, #2]
				PS_ReceiveStateVar = PS_GETCURRENTHI;
 8004e82:	f240 235c 	movw	r3, #604	; 0x25c
 8004e86:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e8a:	f04f 0201 	mov.w	r2, #1
 8004e8e:	701a      	strb	r2, [r3, #0]
				break;
 8004e90:	e0e3      	b.n	800505a <PowerSensorCommProcess+0x2e6>
			}
			case PS_GETCURRENTHI:
			{
				PS_DATA.bytes.CurrentHi = data;
 8004e92:	f240 5300 	movw	r3, #1280	; 0x500
 8004e96:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e9a:	78da      	ldrb	r2, [r3, #3]
 8004e9c:	79f9      	ldrb	r1, [r7, #7]
 8004e9e:	f361 0207 	bfi	r2, r1, #0, #8
 8004ea2:	70da      	strb	r2, [r3, #3]
				PS_ReceiveStateVar = PS_GETMAHLOW;
 8004ea4:	f240 235c 	movw	r3, #604	; 0x25c
 8004ea8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004eac:	f04f 0204 	mov.w	r2, #4
 8004eb0:	701a      	strb	r2, [r3, #0]
				break;
 8004eb2:	e0d2      	b.n	800505a <PowerSensorCommProcess+0x2e6>
			}
			case PS_GETMAHLOW:
			{
				PS_DATA.bytes.mAhLow = data;
 8004eb4:	f240 5300 	movw	r3, #1280	; 0x500
 8004eb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ebc:	791a      	ldrb	r2, [r3, #4]
 8004ebe:	79f9      	ldrb	r1, [r7, #7]
 8004ec0:	f361 0207 	bfi	r2, r1, #0, #8
 8004ec4:	711a      	strb	r2, [r3, #4]
				PS_ReceiveStateVar = PS_GETMAHHI;
 8004ec6:	f240 235c 	movw	r3, #604	; 0x25c
 8004eca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ece:	f04f 0203 	mov.w	r2, #3
 8004ed2:	701a      	strb	r2, [r3, #0]
				break;
 8004ed4:	e0c1      	b.n	800505a <PowerSensorCommProcess+0x2e6>
			}
			case PS_GETMAHHI:
			{
				PS_DATA.bytes.mAhHi = data;
 8004ed6:	f240 5300 	movw	r3, #1280	; 0x500
 8004eda:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ede:	795a      	ldrb	r2, [r3, #5]
 8004ee0:	79f9      	ldrb	r1, [r7, #7]
 8004ee2:	f361 0207 	bfi	r2, r1, #0, #8
 8004ee6:	715a      	strb	r2, [r3, #5]
				PS_ReceiveStateVar = PS_GETVOLTAGELOW;
 8004ee8:	f240 235c 	movw	r3, #604	; 0x25c
 8004eec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ef0:	f04f 0206 	mov.w	r2, #6
 8004ef4:	701a      	strb	r2, [r3, #0]
				break;
 8004ef6:	e0b0      	b.n	800505a <PowerSensorCommProcess+0x2e6>
			}
			case PS_GETVOLTAGELOW:
			{
				PS_DATA.bytes.VoltageLow = data;
 8004ef8:	f240 5300 	movw	r3, #1280	; 0x500
 8004efc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f00:	799a      	ldrb	r2, [r3, #6]
 8004f02:	79f9      	ldrb	r1, [r7, #7]
 8004f04:	f361 0207 	bfi	r2, r1, #0, #8
 8004f08:	719a      	strb	r2, [r3, #6]
				PS_ReceiveStateVar = PS_GETVOLTAGEHI;
 8004f0a:	f240 235c 	movw	r3, #604	; 0x25c
 8004f0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f12:	f04f 0205 	mov.w	r2, #5
 8004f16:	701a      	strb	r2, [r3, #0]
				break;
 8004f18:	e09f      	b.n	800505a <PowerSensorCommProcess+0x2e6>
			}
			case PS_GETVOLTAGEHI:
			{
				PS_DATA.bytes.VoltageHi = data;
 8004f1a:	f240 5300 	movw	r3, #1280	; 0x500
 8004f1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f22:	79da      	ldrb	r2, [r3, #7]
 8004f24:	79f9      	ldrb	r1, [r7, #7]
 8004f26:	f361 0207 	bfi	r2, r1, #0, #8
 8004f2a:	71da      	strb	r2, [r3, #7]
				PS_ReceiveStateVar = PS_GETTEMP1LOW;
 8004f2c:	f240 235c 	movw	r3, #604	; 0x25c
 8004f30:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f34:	f04f 0208 	mov.w	r2, #8
 8004f38:	701a      	strb	r2, [r3, #0]
				break;
 8004f3a:	e08e      	b.n	800505a <PowerSensorCommProcess+0x2e6>
			}
			case PS_GETTEMP1LOW:
			{
				PS_DATA.bytes.T1Low = data;
 8004f3c:	f240 5300 	movw	r3, #1280	; 0x500
 8004f40:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f44:	7a1a      	ldrb	r2, [r3, #8]
 8004f46:	79f9      	ldrb	r1, [r7, #7]
 8004f48:	f361 0207 	bfi	r2, r1, #0, #8
 8004f4c:	721a      	strb	r2, [r3, #8]
				PS_ReceiveStateVar = PS_GETTEMP1HI;
 8004f4e:	f240 235c 	movw	r3, #604	; 0x25c
 8004f52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f56:	f04f 0207 	mov.w	r2, #7
 8004f5a:	701a      	strb	r2, [r3, #0]
				break;
 8004f5c:	e07d      	b.n	800505a <PowerSensorCommProcess+0x2e6>
			}
			case PS_GETTEMP1HI:
			{
				PS_DATA.bytes.T1Hi = data;
 8004f5e:	f240 5300 	movw	r3, #1280	; 0x500
 8004f62:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f66:	7a5a      	ldrb	r2, [r3, #9]
 8004f68:	79f9      	ldrb	r1, [r7, #7]
 8004f6a:	f361 0207 	bfi	r2, r1, #0, #8
 8004f6e:	725a      	strb	r2, [r3, #9]
				PS_ReceiveStateVar = PS_GETTEMP2LOW;
 8004f70:	f240 235c 	movw	r3, #604	; 0x25c
 8004f74:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f78:	f04f 020a 	mov.w	r2, #10
 8004f7c:	701a      	strb	r2, [r3, #0]
				break;
 8004f7e:	e06c      	b.n	800505a <PowerSensorCommProcess+0x2e6>
			}
			case PS_GETTEMP2LOW:
			{
				PS_DATA.bytes.T2Low = data;
 8004f80:	f240 5300 	movw	r3, #1280	; 0x500
 8004f84:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f88:	7a9a      	ldrb	r2, [r3, #10]
 8004f8a:	79f9      	ldrb	r1, [r7, #7]
 8004f8c:	f361 0207 	bfi	r2, r1, #0, #8
 8004f90:	729a      	strb	r2, [r3, #10]
				PS_ReceiveStateVar = PS_GETTEMP2HI;
 8004f92:	f240 235c 	movw	r3, #604	; 0x25c
 8004f96:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f9a:	f04f 0209 	mov.w	r2, #9
 8004f9e:	701a      	strb	r2, [r3, #0]
				break;
 8004fa0:	e05b      	b.n	800505a <PowerSensorCommProcess+0x2e6>
			}
			case PS_GETTEMP2HI:
			{
				PS_DATA.bytes.T2Hi = data;
 8004fa2:	f240 5300 	movw	r3, #1280	; 0x500
 8004fa6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004faa:	7ada      	ldrb	r2, [r3, #11]
 8004fac:	79f9      	ldrb	r1, [r7, #7]
 8004fae:	f361 0207 	bfi	r2, r1, #0, #8
 8004fb2:	72da      	strb	r2, [r3, #11]
				PS_ReceiveStateVar = PS_GETTEMP3LOW;
 8004fb4:	f240 235c 	movw	r3, #604	; 0x25c
 8004fb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004fbc:	f04f 020c 	mov.w	r2, #12
 8004fc0:	701a      	strb	r2, [r3, #0]
				break;
 8004fc2:	e04a      	b.n	800505a <PowerSensorCommProcess+0x2e6>
			}
			case PS_GETTEMP3LOW:
			{
				PS_DATA.bytes.T3Low = data;
 8004fc4:	f240 5300 	movw	r3, #1280	; 0x500
 8004fc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004fcc:	7b1a      	ldrb	r2, [r3, #12]
 8004fce:	79f9      	ldrb	r1, [r7, #7]
 8004fd0:	f361 0207 	bfi	r2, r1, #0, #8
 8004fd4:	731a      	strb	r2, [r3, #12]
				PS_ReceiveStateVar = PS_GETTEMP3HI;
 8004fd6:	f240 235c 	movw	r3, #604	; 0x25c
 8004fda:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004fde:	f04f 020b 	mov.w	r2, #11
 8004fe2:	701a      	strb	r2, [r3, #0]
				break;
 8004fe4:	e039      	b.n	800505a <PowerSensorCommProcess+0x2e6>
			}
			case PS_GETTEMP3HI:
			{
				PS_DATA.bytes.T3Hi = data;
 8004fe6:	f240 5300 	movw	r3, #1280	; 0x500
 8004fea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004fee:	7b5a      	ldrb	r2, [r3, #13]
 8004ff0:	79f9      	ldrb	r1, [r7, #7]
 8004ff2:	f361 0207 	bfi	r2, r1, #0, #8
 8004ff6:	735a      	strb	r2, [r3, #13]
				PS_ReceiveStateVar = PS_GETCRC;
 8004ff8:	f240 235c 	movw	r3, #604	; 0x25c
 8004ffc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005000:	f04f 020d 	mov.w	r2, #13
 8005004:	701a      	strb	r2, [r3, #0]
				break;
 8005006:	e028      	b.n	800505a <PowerSensorCommProcess+0x2e6>
			}
			case PS_GETCRC:
			{
				PS_DATA.bytes.PSCRC = data;
 8005008:	f240 5300 	movw	r3, #1280	; 0x500
 800500c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005010:	785a      	ldrb	r2, [r3, #1]
 8005012:	79f9      	ldrb	r1, [r7, #7]
 8005014:	f361 0207 	bfi	r2, r1, #0, #8
 8005018:	705a      	strb	r2, [r3, #1]
				// Check CRC
				if(PS_CRC == 0)
 800501a:	f240 5310 	movw	r3, #1296	; 0x510
 800501e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005022:	781b      	ldrb	r3, [r3, #0]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d107      	bne.n	8005038 <PowerSensorCommProcess+0x2c4>
				{
					// CRC is OK
					PS_ReceiveStateVar = PS_DATAREADY;
 8005028:	f240 235c 	movw	r3, #604	; 0x25c
 800502c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005030:	f04f 020e 	mov.w	r2, #14
 8005034:	701a      	strb	r2, [r3, #0]
				}
				else
				{
					PS_ReceiveStateVar = PS_IDLE;
				}
				break;
 8005036:	e010      	b.n	800505a <PowerSensorCommProcess+0x2e6>
					// CRC is OK
					PS_ReceiveStateVar = PS_DATAREADY;
				}
				else
				{
					PS_ReceiveStateVar = PS_IDLE;
 8005038:	f240 235c 	movw	r3, #604	; 0x25c
 800503c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005040:	f04f 0200 	mov.w	r2, #0
 8005044:	701a      	strb	r2, [r3, #0]
				}
				break;
 8005046:	e008      	b.n	800505a <PowerSensorCommProcess+0x2e6>
			{
				break;
			}
			default:
			{
				PS_ReceiveStateVar = PS_IDLE;
 8005048:	f240 235c 	movw	r3, #604	; 0x25c
 800504c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005050:	f04f 0200 	mov.w	r2, #0
 8005054:	701a      	strb	r2, [r3, #0]
				break;
 8005056:	e000      	b.n	800505a <PowerSensorCommProcess+0x2e6>
				}
				break;
			}
			case PS_DATAREADY:
			{
				break;
 8005058:	bf00      	nop
			}
		}
	}
#ifdef PS_ENABLETIMEOUT
	// Reset timeout timer
	PS_TIMER = 0;
 800505a:	f240 2360 	movw	r3, #608	; 0x260
 800505e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005062:	f04f 0200 	mov.w	r2, #0
 8005066:	601a      	str	r2, [r3, #0]
#endif
}
 8005068:	f107 0708 	add.w	r7, r7, #8
 800506c:	46bd      	mov	sp, r7
 800506e:	bd80      	pop	{r7, pc}

08005070 <PS_CalculateCRC>:

void PS_CalculateCRC(uint8_t data)
{
 8005070:	b480      	push	{r7}
 8005072:	b083      	sub	sp, #12
 8005074:	af00      	add	r7, sp, #0
 8005076:	4603      	mov	r3, r0
 8005078:	71fb      	strb	r3, [r7, #7]
	PS_CRC = (uint8_t)crc8_Table[PS_CRC ^ data];
 800507a:	f240 5310 	movw	r3, #1296	; 0x510
 800507e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005082:	781a      	ldrb	r2, [r3, #0]
 8005084:	79fb      	ldrb	r3, [r7, #7]
 8005086:	4053      	eors	r3, r2
 8005088:	b2db      	uxtb	r3, r3
 800508a:	461a      	mov	r2, r3
 800508c:	f24c 0350 	movw	r3, #49232	; 0xc050
 8005090:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005094:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005098:	b2da      	uxtb	r2, r3
 800509a:	f240 5310 	movw	r3, #1296	; 0x510
 800509e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80050a2:	701a      	strb	r2, [r3, #0]
}
 80050a4:	f107 070c 	add.w	r7, r7, #12
 80050a8:	46bd      	mov	sp, r7
 80050aa:	bc80      	pop	{r7}
 80050ac:	4770      	bx	lr
 80050ae:	bf00      	nop

080050b0 <sensorInit>:
int I2C2_DMABufRXCount = 0;
int I2C2_PollTimer = 0;

// Initialize I2C sensors
void sensorInit()
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	af00      	add	r7, sp, #0
	I2C2_INITDONE = 0;
 80050b4:	f240 6330 	movw	r3, #1584	; 0x630
 80050b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80050bc:	781a      	ldrb	r2, [r3, #0]
 80050be:	f36f 1204 	bfc	r2, #4, #1
 80050c2:	701a      	strb	r2, [r3, #0]
	// Check if MPU is in sleep mode
	// Read reg 107
	masterReceive(MPU6000_ADDRESS, 107, I2C2_DMABufRX, 5);
 80050c4:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 80050c8:	f04f 016b 	mov.w	r1, #107	; 0x6b
 80050cc:	f240 529c 	movw	r2, #1436	; 0x59c
 80050d0:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80050d4:	f04f 0305 	mov.w	r3, #5
 80050d8:	f000 fe44 	bl	8005d64 <masterReceive>
	Delaynus(20000);
 80050dc:	f644 6020 	movw	r0, #20000	; 0x4e20
 80050e0:	f7fc f8bc 	bl	800125c <Delaynus>
	// Check bit 6 - device sleep
	if((I2C2_DMABufRX[0] & _BIT7) == 0)
 80050e4:	f240 539c 	movw	r3, #1436	; 0x59c
 80050e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80050ec:	781b      	ldrb	r3, [r3, #0]
 80050ee:	b2db      	uxtb	r3, r3
 80050f0:	b25b      	sxtb	r3, r3
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	db23      	blt.n	800513e <sensorInit+0x8e>
	{
		// Device was configured, reset MPU
		I2C2_DMABufTX[0] = 107;
 80050f6:	f240 531c 	movw	r3, #1308	; 0x51c
 80050fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80050fe:	f04f 026b 	mov.w	r2, #107	; 0x6b
 8005102:	701a      	strb	r2, [r3, #0]
		I2C2_DMABufTX[1] = 0x80;
 8005104:	f240 531c 	movw	r3, #1308	; 0x51c
 8005108:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800510c:	f04f 0280 	mov.w	r2, #128	; 0x80
 8005110:	705a      	strb	r2, [r3, #1]
		masterSend(MPU6000_ADDRESS, I2C2_DMABufTX, 2);
 8005112:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 8005116:	f240 511c 	movw	r1, #1308	; 0x51c
 800511a:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800511e:	f04f 0202 	mov.w	r2, #2
 8005122:	f000 fbdb 	bl	80058dc <masterSend>
		Delaynus(20000);
 8005126:	f644 6020 	movw	r0, #20000	; 0x4e20
 800512a:	f7fc f897 	bl	800125c <Delaynus>
		I2C2_REENABLE = 1;
 800512e:	f240 6330 	movw	r3, #1584	; 0x630
 8005132:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005136:	781a      	ldrb	r2, [r3, #0]
 8005138:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800513c:	701a      	strb	r2, [r3, #0]
	}
	// Enable MPU
	MPU6000_Enable(ENABLE);
 800513e:	f04f 0001 	mov.w	r0, #1
 8005142:	f000 f9cb 	bl	80054dc <MPU6000_Enable>
	// Enable I2C bypass to write to HMC5883
	MPU6000_EnableI2CBypass(ENABLE);
 8005146:	f04f 0001 	mov.w	r0, #1
 800514a:	f000 fa43 	bl	80055d4 <MPU6000_EnableI2CBypass>
	if(I2C2_REENABLE)
 800514e:	f240 6330 	movw	r3, #1584	; 0x630
 8005152:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005156:	781b      	ldrb	r3, [r3, #0]
 8005158:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800515c:	b2db      	uxtb	r3, r3
 800515e:	2b00      	cmp	r3, #0
 8005160:	d01b      	beq.n	800519a <sensorInit+0xea>
	{
		// Reset slave devices
		// MPL3115
		I2C2_DMABufTX[0] = 38;
 8005162:	f240 531c 	movw	r3, #1308	; 0x51c
 8005166:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800516a:	f04f 0226 	mov.w	r2, #38	; 0x26
 800516e:	701a      	strb	r2, [r3, #0]
		I2C2_DMABufTX[1] = 0x04;
 8005170:	f240 531c 	movw	r3, #1308	; 0x51c
 8005174:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005178:	f04f 0204 	mov.w	r2, #4
 800517c:	705a      	strb	r2, [r3, #1]
		masterSend(MPL3115A2_ADDRESS, I2C2_DMABufTX, 2);
 800517e:	f04f 00c0 	mov.w	r0, #192	; 0xc0
 8005182:	f240 511c 	movw	r1, #1308	; 0x51c
 8005186:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800518a:	f04f 0202 	mov.w	r2, #2
 800518e:	f000 fba5 	bl	80058dc <masterSend>
		Delaynus(20000);
 8005192:	f644 6020 	movw	r0, #20000	; 0x4e20
 8005196:	f7fc f861 	bl	800125c <Delaynus>
	}
	// Configure HMC5883
	HMC5883_Enable(ENABLE);
 800519a:	f04f 0001 	mov.w	r0, #1
 800519e:	f000 fb07 	bl	80057b0 <HMC5883_Enable>
	// Configure MPL3115A2
	MPL3115A2_Enable(ENABLE);
 80051a2:	f04f 0001 	mov.w	r0, #1
 80051a6:	f000 fb47 	bl	8005838 <MPL3115A2_Enable>
	// Disable I2C bypass
	MPU6000_EnableI2CBypass(DISABLE);
 80051aa:	f04f 0000 	mov.w	r0, #0
 80051ae:	f000 fa11 	bl	80055d4 <MPU6000_EnableI2CBypass>
	// Configure MPU I2C master mode
	MPU6000_ConfigureI2CMaster();
 80051b2:	f000 fa5d 	bl	8005670 <MPU6000_ConfigureI2CMaster>
	// Enable MPU I2C master
	MPU6000_EnableI2CMaster(ENABLE);
 80051b6:	f04f 0001 	mov.w	r0, #1
 80051ba:	f000 faab 	bl	8005714 <MPU6000_EnableI2CMaster>
	I2C2_INITDONE = 1;
 80051be:	f240 6330 	movw	r3, #1584	; 0x630
 80051c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80051c6:	781a      	ldrb	r2, [r3, #0]
 80051c8:	f042 0210 	orr.w	r2, r2, #16
 80051cc:	701a      	strb	r2, [r3, #0]
}
 80051ce:	bd80      	pop	{r7, pc}

080051d0 <copySensorData>:

// Copies sensor data from I2C to variables
void copySensorData(void)
{
 80051d0:	b480      	push	{r7}
 80051d2:	b083      	sub	sp, #12
 80051d4:	af00      	add	r7, sp, #0
	uint16_t uiTemp = 0;
 80051d6:	f04f 0300 	mov.w	r3, #0
 80051da:	80fb      	strh	r3, [r7, #6]
	// Data is in I2C2_DMABufRX
	// Starts with reg 59, accel X high
	ACC_X = (I2C2_DMABufRX[0] << 8) & 0xff00;
 80051dc:	f240 539c 	movw	r3, #1436	; 0x59c
 80051e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80051e4:	781b      	ldrb	r3, [r3, #0]
 80051e6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80051ea:	b29a      	uxth	r2, r3
 80051ec:	f240 4360 	movw	r3, #1120	; 0x460
 80051f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80051f4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
	ACC_X = ACC_X | (I2C2_DMABufRX[1] & 0x00ff);
 80051f8:	f240 4360 	movw	r3, #1120	; 0x460
 80051fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005200:	f8b3 2046 	ldrh.w	r2, [r3, #70]	; 0x46
 8005204:	f240 539c 	movw	r3, #1436	; 0x59c
 8005208:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800520c:	785b      	ldrb	r3, [r3, #1]
 800520e:	4313      	orrs	r3, r2
 8005210:	b29a      	uxth	r2, r3
 8005212:	f240 4360 	movw	r3, #1120	; 0x460
 8005216:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800521a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
	ACC_Y = (I2C2_DMABufRX[2] << 8) & 0xff00;
 800521e:	f240 539c 	movw	r3, #1436	; 0x59c
 8005222:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005226:	789b      	ldrb	r3, [r3, #2]
 8005228:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800522c:	b29a      	uxth	r2, r3
 800522e:	f240 4360 	movw	r3, #1120	; 0x460
 8005232:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005236:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
	ACC_Y = ACC_Y | (I2C2_DMABufRX[3] & 0x00ff);
 800523a:	f240 4360 	movw	r3, #1120	; 0x460
 800523e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005242:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8005246:	f240 539c 	movw	r3, #1436	; 0x59c
 800524a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800524e:	78db      	ldrb	r3, [r3, #3]
 8005250:	4313      	orrs	r3, r2
 8005252:	b29a      	uxth	r2, r3
 8005254:	f240 4360 	movw	r3, #1120	; 0x460
 8005258:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800525c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
	ACC_Z = (I2C2_DMABufRX[4] << 8) & 0xff00;
 8005260:	f240 539c 	movw	r3, #1436	; 0x59c
 8005264:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005268:	791b      	ldrb	r3, [r3, #4]
 800526a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800526e:	b29a      	uxth	r2, r3
 8005270:	f240 4360 	movw	r3, #1120	; 0x460
 8005274:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005278:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
	ACC_Z = ACC_Z | (I2C2_DMABufRX[5] & 0x00ff);
 800527c:	f240 4360 	movw	r3, #1120	; 0x460
 8005280:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005284:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8005288:	f240 539c 	movw	r3, #1436	; 0x59c
 800528c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005290:	795b      	ldrb	r3, [r3, #5]
 8005292:	4313      	orrs	r3, r2
 8005294:	b29a      	uxth	r2, r3
 8005296:	f240 4360 	movw	r3, #1120	; 0x460
 800529a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800529e:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
	// Reg 65,66(6,7) is IC temperature
	// Reg 67, 72 (8,13)is gyro
	GYRO_X = (I2C2_DMABufRX[8] << 8) & 0xff00;
 80052a2:	f240 539c 	movw	r3, #1436	; 0x59c
 80052a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052aa:	7a1b      	ldrb	r3, [r3, #8]
 80052ac:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80052b0:	b29a      	uxth	r2, r3
 80052b2:	f240 4360 	movw	r3, #1120	; 0x460
 80052b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052ba:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
	GYRO_X = GYRO_X | (I2C2_DMABufRX[9] & 0x00ff);
 80052be:	f240 4360 	movw	r3, #1120	; 0x460
 80052c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052c6:	f8b3 2052 	ldrh.w	r2, [r3, #82]	; 0x52
 80052ca:	f240 539c 	movw	r3, #1436	; 0x59c
 80052ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052d2:	7a5b      	ldrb	r3, [r3, #9]
 80052d4:	4313      	orrs	r3, r2
 80052d6:	b29a      	uxth	r2, r3
 80052d8:	f240 4360 	movw	r3, #1120	; 0x460
 80052dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052e0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
	GYRO_Y = (I2C2_DMABufRX[10] << 8) & 0xff00;
 80052e4:	f240 539c 	movw	r3, #1436	; 0x59c
 80052e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052ec:	7a9b      	ldrb	r3, [r3, #10]
 80052ee:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80052f2:	b29a      	uxth	r2, r3
 80052f4:	f240 4360 	movw	r3, #1120	; 0x460
 80052f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052fc:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
	GYRO_Y = GYRO_Y | (I2C2_DMABufRX[11] & 0x00ff);
 8005300:	f240 4360 	movw	r3, #1120	; 0x460
 8005304:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005308:	f8b3 2054 	ldrh.w	r2, [r3, #84]	; 0x54
 800530c:	f240 539c 	movw	r3, #1436	; 0x59c
 8005310:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005314:	7adb      	ldrb	r3, [r3, #11]
 8005316:	4313      	orrs	r3, r2
 8005318:	b29a      	uxth	r2, r3
 800531a:	f240 4360 	movw	r3, #1120	; 0x460
 800531e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005322:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
	GYRO_Z = (I2C2_DMABufRX[12] << 8) & 0xff00;
 8005326:	f240 539c 	movw	r3, #1436	; 0x59c
 800532a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800532e:	7b1b      	ldrb	r3, [r3, #12]
 8005330:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8005334:	b29a      	uxth	r2, r3
 8005336:	f240 4360 	movw	r3, #1120	; 0x460
 800533a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800533e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
	GYRO_Z = GYRO_Z | (I2C2_DMABufRX[13] & 0x00ff);
 8005342:	f240 4360 	movw	r3, #1120	; 0x460
 8005346:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800534a:	f8b3 2056 	ldrh.w	r2, [r3, #86]	; 0x56
 800534e:	f240 539c 	movw	r3, #1436	; 0x59c
 8005352:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005356:	7b5b      	ldrb	r3, [r3, #13]
 8005358:	4313      	orrs	r3, r2
 800535a:	b29a      	uxth	r2, r3
 800535c:	f240 4360 	movw	r3, #1120	; 0x460
 8005360:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005364:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
	// Reg 73,78 (14,19) is mag data
	MAG_X = (I2C2_DMABufRX[14] << 8) & 0xff00;
 8005368:	f240 539c 	movw	r3, #1436	; 0x59c
 800536c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005370:	7b9b      	ldrb	r3, [r3, #14]
 8005372:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8005376:	b29a      	uxth	r2, r3
 8005378:	f240 4360 	movw	r3, #1120	; 0x460
 800537c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005380:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
	MAG_X = MAG_X | (I2C2_DMABufRX[15] & 0x00ff);
 8005384:	f240 4360 	movw	r3, #1120	; 0x460
 8005388:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800538c:	f8b3 204c 	ldrh.w	r2, [r3, #76]	; 0x4c
 8005390:	f240 539c 	movw	r3, #1436	; 0x59c
 8005394:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005398:	7bdb      	ldrb	r3, [r3, #15]
 800539a:	4313      	orrs	r3, r2
 800539c:	b29a      	uxth	r2, r3
 800539e:	f240 4360 	movw	r3, #1120	; 0x460
 80053a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80053a6:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
	MAG_Y = (I2C2_DMABufRX[16] << 8) & 0xff00;
 80053aa:	f240 539c 	movw	r3, #1436	; 0x59c
 80053ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80053b2:	7c1b      	ldrb	r3, [r3, #16]
 80053b4:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80053b8:	b29a      	uxth	r2, r3
 80053ba:	f240 4360 	movw	r3, #1120	; 0x460
 80053be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80053c2:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
	MAG_Y = MAG_Y | (I2C2_DMABufRX[17] & 0x00ff);
 80053c6:	f240 4360 	movw	r3, #1120	; 0x460
 80053ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80053ce:	f8b3 204e 	ldrh.w	r2, [r3, #78]	; 0x4e
 80053d2:	f240 539c 	movw	r3, #1436	; 0x59c
 80053d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80053da:	7c5b      	ldrb	r3, [r3, #17]
 80053dc:	4313      	orrs	r3, r2
 80053de:	b29a      	uxth	r2, r3
 80053e0:	f240 4360 	movw	r3, #1120	; 0x460
 80053e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80053e8:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
	MAG_Z = (I2C2_DMABufRX[18] << 8) & 0xff00;
 80053ec:	f240 539c 	movw	r3, #1436	; 0x59c
 80053f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80053f4:	7c9b      	ldrb	r3, [r3, #18]
 80053f6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80053fa:	b29a      	uxth	r2, r3
 80053fc:	f240 4360 	movw	r3, #1120	; 0x460
 8005400:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005404:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
	MAG_Z = MAG_Z | (I2C2_DMABufRX[19] & 0x00ff);
 8005408:	f240 4360 	movw	r3, #1120	; 0x460
 800540c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005410:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8005414:	f240 539c 	movw	r3, #1436	; 0x59c
 8005418:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800541c:	7cdb      	ldrb	r3, [r3, #19]
 800541e:	4313      	orrs	r3, r2
 8005420:	b29a      	uxth	r2, r3
 8005422:	f240 4360 	movw	r3, #1120	; 0x460
 8005426:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800542a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
	// Reg 79,80 (20,21) is barometer data
	BARO = (I2C2_DMABufRX[20] << 8) & 0xff00;
 800542e:	f240 539c 	movw	r3, #1436	; 0x59c
 8005432:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005436:	7d1b      	ldrb	r3, [r3, #20]
 8005438:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800543c:	b29a      	uxth	r2, r3
 800543e:	f240 4360 	movw	r3, #1120	; 0x460
 8005442:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005446:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
	BARO = BARO | (I2C2_DMABufRX[21] & 0x00ff);
 800544a:	f240 4360 	movw	r3, #1120	; 0x460
 800544e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005452:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005456:	f240 539c 	movw	r3, #1436	; 0x59c
 800545a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800545e:	7d5b      	ldrb	r3, [r3, #21]
 8005460:	4313      	orrs	r3, r2
 8005462:	b29a      	uxth	r2, r3
 8005464:	f240 4360 	movw	r3, #1120	; 0x460
 8005468:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800546c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
	BARO = BARO * 10;
 8005470:	f240 4360 	movw	r3, #1120	; 0x460
 8005474:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005478:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800547c:	461a      	mov	r2, r3
 800547e:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8005482:	18d3      	adds	r3, r2, r3
 8005484:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005488:	b29a      	uxth	r2, r3
 800548a:	f240 4360 	movw	r3, #1120	; 0x460
 800548e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005492:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
	uiTemp = I2C2_DMABufRX[22];
 8005496:	f240 539c 	movw	r3, #1436	; 0x59c
 800549a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800549e:	7d9b      	ldrb	r3, [r3, #22]
 80054a0:	80fb      	strh	r3, [r7, #6]
	uiTemp = uiTemp >> 4;
 80054a2:	88fb      	ldrh	r3, [r7, #6]
 80054a4:	ea4f 1313 	mov.w	r3, r3, lsr #4
 80054a8:	80fb      	strh	r3, [r7, #6]
	uiTemp = uiTemp & 0x000F;
 80054aa:	88fb      	ldrh	r3, [r7, #6]
 80054ac:	f003 030f 	and.w	r3, r3, #15
 80054b0:	80fb      	strh	r3, [r7, #6]
	BARO = BARO + uiTemp;
 80054b2:	f240 4360 	movw	r3, #1120	; 0x460
 80054b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80054ba:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80054be:	88fb      	ldrh	r3, [r7, #6]
 80054c0:	18d3      	adds	r3, r2, r3
 80054c2:	b29a      	uxth	r2, r3
 80054c4:	f240 4360 	movw	r3, #1120	; 0x460
 80054c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80054cc:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
}
 80054d0:	f107 070c 	add.w	r7, r7, #12
 80054d4:	46bd      	mov	sp, r7
 80054d6:	bc80      	pop	{r7}
 80054d8:	4770      	bx	lr
 80054da:	bf00      	nop

080054dc <MPU6000_Enable>:

ErrorStatus MPU6000_Enable(FunctionalState newState)
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b084      	sub	sp, #16
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	4603      	mov	r3, r0
 80054e4:	71fb      	strb	r3, [r7, #7]
	ErrorStatus error = ERROR;
 80054e6:	f04f 0300 	mov.w	r3, #0
 80054ea:	73fb      	strb	r3, [r7, #15]
	uint8_t ui8RegState = 0;
 80054ec:	f04f 0300 	mov.w	r3, #0
 80054f0:	73bb      	strb	r3, [r7, #14]
	masterReceive(MPU6000_ADDRESS, 107, I2C2_DMABufRX, 5);
 80054f2:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 80054f6:	f04f 016b 	mov.w	r1, #107	; 0x6b
 80054fa:	f240 529c 	movw	r2, #1436	; 0x59c
 80054fe:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8005502:	f04f 0305 	mov.w	r3, #5
 8005506:	f000 fc2d 	bl	8005d64 <masterReceive>
	ui8RegState = I2C2_DMABufRX[0];
 800550a:	f240 539c 	movw	r3, #1436	; 0x59c
 800550e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005512:	781b      	ldrb	r3, [r3, #0]
 8005514:	73bb      	strb	r3, [r7, #14]

	I2C2_DMABufTX[0] = 107;
 8005516:	f240 531c 	movw	r3, #1308	; 0x51c
 800551a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800551e:	f04f 026b 	mov.w	r2, #107	; 0x6b
 8005522:	701a      	strb	r2, [r3, #0]
	if(newState == ENABLE)
 8005524:	79fb      	ldrb	r3, [r7, #7]
 8005526:	2b01      	cmp	r3, #1
 8005528:	d10d      	bne.n	8005546 <MPU6000_Enable+0x6a>
	{
		// Set power = ON with clock source = X axis gyro
		ui8RegState = ui8RegState & ~_BIT6;
 800552a:	7bbb      	ldrb	r3, [r7, #14]
 800552c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005530:	73bb      	strb	r3, [r7, #14]
		I2C2_DMABufTX[1] = ui8RegState | 0x01;
 8005532:	7bbb      	ldrb	r3, [r7, #14]
 8005534:	f043 0301 	orr.w	r3, r3, #1
 8005538:	b2da      	uxtb	r2, r3
 800553a:	f240 531c 	movw	r3, #1308	; 0x51c
 800553e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005542:	705a      	strb	r2, [r3, #1]
 8005544:	e008      	b.n	8005558 <MPU6000_Enable+0x7c>
	}
	else
	{
		// Set device to sleep
		I2C2_DMABufTX[1] = ui8RegState | 0x40;
 8005546:	7bbb      	ldrb	r3, [r7, #14]
 8005548:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800554c:	b2da      	uxtb	r2, r3
 800554e:	f240 531c 	movw	r3, #1308	; 0x51c
 8005552:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005556:	705a      	strb	r2, [r3, #1]
	}
	masterSend(MPU6000_ADDRESS, I2C2_DMABufTX, 2);
 8005558:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 800555c:	f240 511c 	movw	r1, #1308	; 0x51c
 8005560:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8005564:	f04f 0202 	mov.w	r2, #2
 8005568:	f000 f9b8 	bl	80058dc <masterSend>
	Delaynus(2000);
 800556c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8005570:	f7fb fe74 	bl	800125c <Delaynus>
	// Configure sensors
	// Register 26
	I2C2_DMABufTX[0] = 26;
 8005574:	f240 531c 	movw	r3, #1308	; 0x51c
 8005578:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800557c:	f04f 021a 	mov.w	r2, #26
 8005580:	701a      	strb	r2, [r3, #0]
	// Reg 26 = 0000 0010	Set low pass filter to 94 Hz
	I2C2_DMABufTX[1] = 0x02;
 8005582:	f240 531c 	movw	r3, #1308	; 0x51c
 8005586:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800558a:	f04f 0202 	mov.w	r2, #2
 800558e:	705a      	strb	r2, [r3, #1]
	// Reg 27 = 0001 0000	Set gyro maximum rate at 1000 /sec
	I2C2_DMABufTX[2] = 0x10;
 8005590:	f240 531c 	movw	r3, #1308	; 0x51c
 8005594:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005598:	f04f 0210 	mov.w	r2, #16
 800559c:	709a      	strb	r2, [r3, #2]
	// Reg 28 = 0001 0000	Set accel maximum rate at 8g
	I2C2_DMABufTX[3] = 0x10;
 800559e:	f240 531c 	movw	r3, #1308	; 0x51c
 80055a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80055a6:	f04f 0210 	mov.w	r2, #16
 80055aa:	70da      	strb	r2, [r3, #3]
	masterSend(MPU6000_ADDRESS, I2C2_DMABufTX, 4);
 80055ac:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 80055b0:	f240 511c 	movw	r1, #1308	; 0x51c
 80055b4:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80055b8:	f04f 0204 	mov.w	r2, #4
 80055bc:	f000 f98e 	bl	80058dc <masterSend>
	Delaynus(20000);
 80055c0:	f644 6020 	movw	r0, #20000	; 0x4e20
 80055c4:	f7fb fe4a 	bl	800125c <Delaynus>

	return  error;
 80055c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80055ca:	4618      	mov	r0, r3
 80055cc:	f107 0710 	add.w	r7, r7, #16
 80055d0:	46bd      	mov	sp, r7
 80055d2:	bd80      	pop	{r7, pc}

080055d4 <MPU6000_EnableI2CBypass>:

ErrorStatus MPU6000_EnableI2CBypass(FunctionalState newState)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b084      	sub	sp, #16
 80055d8:	af00      	add	r7, sp, #0
 80055da:	4603      	mov	r3, r0
 80055dc:	71fb      	strb	r3, [r7, #7]
	ErrorStatus error = ERROR;
 80055de:	f04f 0300 	mov.w	r3, #0
 80055e2:	73fb      	strb	r3, [r7, #15]
	uint8_t ui8RegState = 0;
 80055e4:	f04f 0300 	mov.w	r3, #0
 80055e8:	73bb      	strb	r3, [r7, #14]
	masterReceive(MPU6000_ADDRESS, 55, I2C2_DMABufRX, 5);
 80055ea:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 80055ee:	f04f 0137 	mov.w	r1, #55	; 0x37
 80055f2:	f240 529c 	movw	r2, #1436	; 0x59c
 80055f6:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80055fa:	f04f 0305 	mov.w	r3, #5
 80055fe:	f000 fbb1 	bl	8005d64 <masterReceive>
	ui8RegState = I2C2_DMABufRX[0];
 8005602:	f240 539c 	movw	r3, #1436	; 0x59c
 8005606:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800560a:	781b      	ldrb	r3, [r3, #0]
 800560c:	73bb      	strb	r3, [r7, #14]

	I2C2_DMABufTX[0] = 55;
 800560e:	f240 531c 	movw	r3, #1308	; 0x51c
 8005612:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005616:	f04f 0237 	mov.w	r2, #55	; 0x37
 800561a:	701a      	strb	r2, [r3, #0]
	if(newState == ENABLE)
 800561c:	79fb      	ldrb	r3, [r7, #7]
 800561e:	2b01      	cmp	r3, #1
 8005620:	d109      	bne.n	8005636 <MPU6000_EnableI2CBypass+0x62>
	{
    	I2C2_DMABufTX[1] = ui8RegState | 0x02;
 8005622:	7bbb      	ldrb	r3, [r7, #14]
 8005624:	f043 0302 	orr.w	r3, r3, #2
 8005628:	b2da      	uxtb	r2, r3
 800562a:	f240 531c 	movw	r3, #1308	; 0x51c
 800562e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005632:	705a      	strb	r2, [r3, #1]
 8005634:	e008      	b.n	8005648 <MPU6000_EnableI2CBypass+0x74>
	}
	else
	{
		I2C2_DMABufTX[1] = ui8RegState & ~0x02;
 8005636:	7bbb      	ldrb	r3, [r7, #14]
 8005638:	f023 0302 	bic.w	r3, r3, #2
 800563c:	b2da      	uxtb	r2, r3
 800563e:	f240 531c 	movw	r3, #1308	; 0x51c
 8005642:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005646:	705a      	strb	r2, [r3, #1]
	}
	masterSend(MPU6000_ADDRESS, I2C2_DMABufTX, 2);
 8005648:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 800564c:	f240 511c 	movw	r1, #1308	; 0x51c
 8005650:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8005654:	f04f 0202 	mov.w	r2, #2
 8005658:	f000 f940 	bl	80058dc <masterSend>
	Delaynus(20000);
 800565c:	f644 6020 	movw	r0, #20000	; 0x4e20
 8005660:	f7fb fdfc 	bl	800125c <Delaynus>
	return  error;
 8005664:	7bfb      	ldrb	r3, [r7, #15]
}
 8005666:	4618      	mov	r0, r3
 8005668:	f107 0710 	add.w	r7, r7, #16
 800566c:	46bd      	mov	sp, r7
 800566e:	bd80      	pop	{r7, pc}

08005670 <MPU6000_ConfigureI2CMaster>:

ErrorStatus MPU6000_ConfigureI2CMaster(void)
{
 8005670:	b580      	push	{r7, lr}
 8005672:	b082      	sub	sp, #8
 8005674:	af00      	add	r7, sp, #0
	ErrorStatus error = ERROR;
 8005676:	f04f 0300 	mov.w	r3, #0
 800567a:	71fb      	strb	r3, [r7, #7]
	// Start with reg 36
	I2C2_DMABufTX[0] = 36;
 800567c:	f240 531c 	movw	r3, #1308	; 0x51c
 8005680:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005684:	f04f 0224 	mov.w	r2, #36	; 0x24
 8005688:	701a      	strb	r2, [r3, #0]
	// I2C master control = 0101 1101; last four bits = I2C clock = 400 kHz
	I2C2_DMABufTX[1] = 0x5d;
 800568a:	f240 531c 	movw	r3, #1308	; 0x51c
 800568e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005692:	f04f 025d 	mov.w	r2, #93	; 0x5d
 8005696:	705a      	strb	r2, [r3, #1]
	// Registers 37 - 39 - master 0 control
	// 37 - I2C_SLV0_ADDR = 1001 1110
	I2C2_DMABufTX[2] = 0x9E;
 8005698:	f240 531c 	movw	r3, #1308	; 0x51c
 800569c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80056a0:	f04f 029e 	mov.w	r2, #158	; 0x9e
 80056a4:	709a      	strb	r2, [r3, #2]
	// 38 - I2C_SLV0_REG - start read at this reg
	I2C2_DMABufTX[3] = 0x03;
 80056a6:	f240 531c 	movw	r3, #1308	; 0x51c
 80056aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80056ae:	f04f 0203 	mov.w	r2, #3
 80056b2:	70da      	strb	r2, [r3, #3]
	// 39 - I2C_SLV0_CTRL = 1000 0110
	I2C2_DMABufTX[4] = 0x86;
 80056b4:	f240 531c 	movw	r3, #1308	; 0x51c
 80056b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80056bc:	f04f 0286 	mov.w	r2, #134	; 0x86
 80056c0:	711a      	strb	r2, [r3, #4]
	// Registers 40 - 42 - master 1 control
	// 40 - I2C SLV1_ADDR = 1110 0000
	I2C2_DMABufTX[5] = 0xE0;
 80056c2:	f240 531c 	movw	r3, #1308	; 0x51c
 80056c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80056ca:	f04f 02e0 	mov.w	r2, #224	; 0xe0
 80056ce:	715a      	strb	r2, [r3, #5]
	// 41 = I2C_SLV1_REG - start read at this reg
	I2C2_DMABufTX[6] = 0x01;
 80056d0:	f240 531c 	movw	r3, #1308	; 0x51c
 80056d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80056d8:	f04f 0201 	mov.w	r2, #1
 80056dc:	719a      	strb	r2, [r3, #6]
	// 42 - I2C_SLV1_CTRL = 1000 0011
	I2C2_DMABufTX[7] = 0x83;
 80056de:	f240 531c 	movw	r3, #1308	; 0x51c
 80056e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80056e6:	f04f 0283 	mov.w	r2, #131	; 0x83
 80056ea:	71da      	strb	r2, [r3, #7]
	masterSend(MPU6000_ADDRESS, I2C2_DMABufTX, 8);
 80056ec:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 80056f0:	f240 511c 	movw	r1, #1308	; 0x51c
 80056f4:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80056f8:	f04f 0208 	mov.w	r2, #8
 80056fc:	f000 f8ee 	bl	80058dc <masterSend>
	Delaynus(20000);
 8005700:	f644 6020 	movw	r0, #20000	; 0x4e20
 8005704:	f7fb fdaa 	bl	800125c <Delaynus>
	return  error;
 8005708:	79fb      	ldrb	r3, [r7, #7]
}
 800570a:	4618      	mov	r0, r3
 800570c:	f107 0708 	add.w	r7, r7, #8
 8005710:	46bd      	mov	sp, r7
 8005712:	bd80      	pop	{r7, pc}

08005714 <MPU6000_EnableI2CMaster>:

ErrorStatus MPU6000_EnableI2CMaster(FunctionalState newState)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b084      	sub	sp, #16
 8005718:	af00      	add	r7, sp, #0
 800571a:	4603      	mov	r3, r0
 800571c:	71fb      	strb	r3, [r7, #7]
	ErrorStatus error = ERROR;
 800571e:	f04f 0300 	mov.w	r3, #0
 8005722:	73fb      	strb	r3, [r7, #15]
	uint8_t ui8RegState = 0;
 8005724:	f04f 0300 	mov.w	r3, #0
 8005728:	73bb      	strb	r3, [r7, #14]
	masterReceive(MPU6000_ADDRESS, 106, I2C2_DMABufRX, 5);
 800572a:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 800572e:	f04f 016a 	mov.w	r1, #106	; 0x6a
 8005732:	f240 529c 	movw	r2, #1436	; 0x59c
 8005736:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800573a:	f04f 0305 	mov.w	r3, #5
 800573e:	f000 fb11 	bl	8005d64 <masterReceive>
	ui8RegState = I2C2_DMABufRX[0];
 8005742:	f240 539c 	movw	r3, #1436	; 0x59c
 8005746:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800574a:	781b      	ldrb	r3, [r3, #0]
 800574c:	73bb      	strb	r3, [r7, #14]

	I2C2_DMABufTX[0] = 106;
 800574e:	f240 531c 	movw	r3, #1308	; 0x51c
 8005752:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005756:	f04f 026a 	mov.w	r2, #106	; 0x6a
 800575a:	701a      	strb	r2, [r3, #0]
	if(newState == ENABLE)
 800575c:	79fb      	ldrb	r3, [r7, #7]
 800575e:	2b01      	cmp	r3, #1
 8005760:	d109      	bne.n	8005776 <MPU6000_EnableI2CMaster+0x62>
	{
    	I2C2_DMABufTX[1] = ui8RegState | 0x20;
 8005762:	7bbb      	ldrb	r3, [r7, #14]
 8005764:	f043 0320 	orr.w	r3, r3, #32
 8005768:	b2da      	uxtb	r2, r3
 800576a:	f240 531c 	movw	r3, #1308	; 0x51c
 800576e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005772:	705a      	strb	r2, [r3, #1]
 8005774:	e008      	b.n	8005788 <MPU6000_EnableI2CMaster+0x74>
	}
	else
	{
		I2C2_DMABufTX[1] = ui8RegState & ~0x20;
 8005776:	7bbb      	ldrb	r3, [r7, #14]
 8005778:	f023 0320 	bic.w	r3, r3, #32
 800577c:	b2da      	uxtb	r2, r3
 800577e:	f240 531c 	movw	r3, #1308	; 0x51c
 8005782:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005786:	705a      	strb	r2, [r3, #1]
	}
	masterSend(MPU6000_ADDRESS, I2C2_DMABufTX, 2);
 8005788:	f04f 00d0 	mov.w	r0, #208	; 0xd0
 800578c:	f240 511c 	movw	r1, #1308	; 0x51c
 8005790:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8005794:	f04f 0202 	mov.w	r2, #2
 8005798:	f000 f8a0 	bl	80058dc <masterSend>
	Delaynus(20000);
 800579c:	f644 6020 	movw	r0, #20000	; 0x4e20
 80057a0:	f7fb fd5c 	bl	800125c <Delaynus>
	return  error;
 80057a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80057a6:	4618      	mov	r0, r3
 80057a8:	f107 0710 	add.w	r7, r7, #16
 80057ac:	46bd      	mov	sp, r7
 80057ae:	bd80      	pop	{r7, pc}

080057b0 <HMC5883_Enable>:

ErrorStatus HMC5883_Enable(FunctionalState newState)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b084      	sub	sp, #16
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	4603      	mov	r3, r0
 80057b8:	71fb      	strb	r3, [r7, #7]
	ErrorStatus error = ERROR;
 80057ba:	f04f 0300 	mov.w	r3, #0
 80057be:	73fb      	strb	r3, [r7, #15]
	// Start at reg 0
	I2C2_DMABufTX[0] = 0;
 80057c0:	f240 531c 	movw	r3, #1308	; 0x51c
 80057c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80057c8:	f04f 0200 	mov.w	r2, #0
 80057cc:	701a      	strb	r2, [r3, #0]
	// CRA = 8 samples, 75 Hz, normal
	I2C2_DMABufTX[1] = 0x78;
 80057ce:	f240 531c 	movw	r3, #1308	; 0x51c
 80057d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80057d6:	f04f 0278 	mov.w	r2, #120	; 0x78
 80057da:	705a      	strb	r2, [r3, #1]
	// CRB = +- 1,3 Gauss
	I2C2_DMABufTX[2] = 0x20;
 80057dc:	f240 531c 	movw	r3, #1308	; 0x51c
 80057e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80057e4:	f04f 0220 	mov.w	r2, #32
 80057e8:	709a      	strb	r2, [r3, #2]
	if(newState == ENABLE)
 80057ea:	79fb      	ldrb	r3, [r7, #7]
 80057ec:	2b01      	cmp	r3, #1
 80057ee:	d107      	bne.n	8005800 <HMC5883_Enable+0x50>
	{
		// Mode = continuous
		I2C2_DMABufTX[3] = 0x00;
 80057f0:	f240 531c 	movw	r3, #1308	; 0x51c
 80057f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80057f8:	f04f 0200 	mov.w	r2, #0
 80057fc:	70da      	strb	r2, [r3, #3]
 80057fe:	e006      	b.n	800580e <HMC5883_Enable+0x5e>
	}
	else
	{
		// Mode = idle
		I2C2_DMABufTX[3] = 0x02;
 8005800:	f240 531c 	movw	r3, #1308	; 0x51c
 8005804:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005808:	f04f 0202 	mov.w	r2, #2
 800580c:	70da      	strb	r2, [r3, #3]
	}
	masterSend(HMC5883_ADDRESS, I2C2_DMABufTX, 4);
 800580e:	f04f 003c 	mov.w	r0, #60	; 0x3c
 8005812:	f240 511c 	movw	r1, #1308	; 0x51c
 8005816:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800581a:	f04f 0204 	mov.w	r2, #4
 800581e:	f000 f85d 	bl	80058dc <masterSend>
	Delaynus(20000);
 8005822:	f644 6020 	movw	r0, #20000	; 0x4e20
 8005826:	f7fb fd19 	bl	800125c <Delaynus>
	return error;
 800582a:	7bfb      	ldrb	r3, [r7, #15]
}
 800582c:	4618      	mov	r0, r3
 800582e:	f107 0710 	add.w	r7, r7, #16
 8005832:	46bd      	mov	sp, r7
 8005834:	bd80      	pop	{r7, pc}
 8005836:	bf00      	nop

08005838 <MPL3115A2_Enable>:

ErrorStatus MPL3115A2_Enable(FunctionalState newState)
{
 8005838:	b580      	push	{r7, lr}
 800583a:	b084      	sub	sp, #16
 800583c:	af00      	add	r7, sp, #0
 800583e:	4603      	mov	r3, r0
 8005840:	71fb      	strb	r3, [r7, #7]
	ErrorStatus error = ERROR;
 8005842:	f04f 0300 	mov.w	r3, #0
 8005846:	73fb      	strb	r3, [r7, #15]
	// Start at reg 38
	I2C2_DMABufTX[0] = 38;
 8005848:	f240 531c 	movw	r3, #1308	; 0x51c
 800584c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005850:	f04f 0226 	mov.w	r2, #38	; 0x26
 8005854:	701a      	strb	r2, [r3, #0]
	if(newState == ENABLE)
 8005856:	79fb      	ldrb	r3, [r7, #7]
 8005858:	2b01      	cmp	r3, #1
 800585a:	d107      	bne.n	800586c <MPL3115A2_Enable+0x34>
	{
		// Mode = enable, altimeter mode
		I2C2_DMABufTX[1] = 0x81;
 800585c:	f240 531c 	movw	r3, #1308	; 0x51c
 8005860:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005864:	f04f 0281 	mov.w	r2, #129	; 0x81
 8005868:	705a      	strb	r2, [r3, #1]
 800586a:	e006      	b.n	800587a <MPL3115A2_Enable+0x42>
	}
	else
	{
		// Mode = disable
		I2C2_DMABufTX[1] = 0x80;
 800586c:	f240 531c 	movw	r3, #1308	; 0x51c
 8005870:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005874:	f04f 0280 	mov.w	r2, #128	; 0x80
 8005878:	705a      	strb	r2, [r3, #1]
	}
	//
	I2C2_DMABufTX[2] = 0x00;
 800587a:	f240 531c 	movw	r3, #1308	; 0x51c
 800587e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005882:	f04f 0200 	mov.w	r2, #0
 8005886:	709a      	strb	r2, [r3, #2]
	// Interrupt active high, open drain
	I2C2_DMABufTX[3] = 0x33;
 8005888:	f240 531c 	movw	r3, #1308	; 0x51c
 800588c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005890:	f04f 0233 	mov.w	r2, #51	; 0x33
 8005894:	70da      	strb	r2, [r3, #3]
	// Data ready interrupt enabled
	I2C2_DMABufTX[4] = 0x80;
 8005896:	f240 531c 	movw	r3, #1308	; 0x51c
 800589a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800589e:	f04f 0280 	mov.w	r2, #128	; 0x80
 80058a2:	711a      	strb	r2, [r3, #4]
	// Interrupt routed to pin 2
	I2C2_DMABufTX[5] = 0x00;
 80058a4:	f240 531c 	movw	r3, #1308	; 0x51c
 80058a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80058ac:	f04f 0200 	mov.w	r2, #0
 80058b0:	715a      	strb	r2, [r3, #5]

	masterSend(MPL3115A2_ADDRESS, I2C2_DMABufTX, 6);
 80058b2:	f04f 00c0 	mov.w	r0, #192	; 0xc0
 80058b6:	f240 511c 	movw	r1, #1308	; 0x51c
 80058ba:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80058be:	f04f 0206 	mov.w	r2, #6
 80058c2:	f000 f80b 	bl	80058dc <masterSend>
	Delaynus(20000);
 80058c6:	f644 6020 	movw	r0, #20000	; 0x4e20
 80058ca:	f7fb fcc7 	bl	800125c <Delaynus>
	return error;
 80058ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80058d0:	4618      	mov	r0, r3
 80058d2:	f107 0710 	add.w	r7, r7, #16
 80058d6:	46bd      	mov	sp, r7
 80058d8:	bd80      	pop	{r7, pc}
 80058da:	bf00      	nop

080058dc <masterSend>:

ErrorStatus masterSend(uint8_t device, uint8_t *dataBuffer, uint8_t byteCount)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b092      	sub	sp, #72	; 0x48
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6039      	str	r1, [r7, #0]
 80058e4:	4613      	mov	r3, r2
 80058e6:	4602      	mov	r2, r0
 80058e8:	71fa      	strb	r2, [r7, #7]
 80058ea:	71bb      	strb	r3, [r7, #6]
	DMA_InitTypeDef DMAInitStructure;
	// Disable I2C2 interrupts
	I2C_ITConfig(I2C2, I2C_IT_BUF | I2C_IT_EVT | I2C_IT_ERR, DISABLE);
 80058ec:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 80058f0:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80058f4:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 80058f8:	f04f 0200 	mov.w	r2, #0
 80058fc:	f002 ffc0 	bl	8008880 <I2C_ITConfig>
	// Disable DMA TX Channel
	DMA_Cmd(DMA_I2C2_TX, DISABLE);
 8005900:	f246 00b8 	movw	r0, #24760	; 0x60b8
 8005904:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8005908:	f04f 0100 	mov.w	r1, #0
 800590c:	f001 fee6 	bl	80076dc <DMA_Cmd>
	// Wait until stream is disabled
	while (DMA_GetCmdStatus(DMA_I2C2_TX) != DISABLE)
 8005910:	bf00      	nop
 8005912:	f246 00b8 	movw	r0, #24760	; 0x60b8
 8005916:	f2c4 0002 	movt	r0, #16386	; 0x4002
 800591a:	f001 ffb7 	bl	800788c <DMA_GetCmdStatus>
 800591e:	4603      	mov	r3, r0
 8005920:	2b00      	cmp	r3, #0
 8005922:	d1f6      	bne.n	8005912 <masterSend+0x36>
	{
	}
	// Deinit DMA
	DMA_DeInit(DMA_I2C2_TX);
 8005924:	f246 00b8 	movw	r0, #24760	; 0x60b8
 8005928:	f2c4 0002 	movt	r0, #16386	; 0x4002
 800592c:	f001 fd16 	bl	800735c <DMA_DeInit>
	// Configure I2C2 DMA
	//set init structure
	//channel to use
	DMAInitStructure.DMA_Channel = DMA_Channel_7;
 8005930:	f04f 6360 	mov.w	r3, #234881024	; 0xe000000
 8005934:	60fb      	str	r3, [r7, #12]
	//peripheral data address
	DMAInitStructure.DMA_PeripheralBaseAddr = (uint32_t)&I2C2->DR;//    I2C2_DR_ADDRESS;
 8005936:	f645 0310 	movw	r3, #22544	; 0x5810
 800593a:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800593e:	613b      	str	r3, [r7, #16]
	// DMA buffer address
	DMAInitStructure.DMA_Memory0BaseAddr = (uint32_t)dataBuffer;
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	617b      	str	r3, [r7, #20]
	DMAInitStructure.DMA_DIR = DMA_DIR_MemoryToPeripheral;
 8005944:	f04f 0340 	mov.w	r3, #64	; 0x40
 8005948:	61bb      	str	r3, [r7, #24]
	DMAInitStructure.DMA_BufferSize = byteCount;
 800594a:	79bb      	ldrb	r3, [r7, #6]
 800594c:	61fb      	str	r3, [r7, #28]
	DMAInitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 800594e:	f04f 0300 	mov.w	r3, #0
 8005952:	623b      	str	r3, [r7, #32]
	DMAInitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8005954:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005958:	627b      	str	r3, [r7, #36]	; 0x24
	DMAInitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 800595a:	f04f 0300 	mov.w	r3, #0
 800595e:	62bb      	str	r3, [r7, #40]	; 0x28
	DMAInitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 8005960:	f04f 0300 	mov.w	r3, #0
 8005964:	62fb      	str	r3, [r7, #44]	; 0x2c
	DMAInitStructure.DMA_Mode = DMA_Mode_Normal;
 8005966:	f04f 0300 	mov.w	r3, #0
 800596a:	633b      	str	r3, [r7, #48]	; 0x30
	DMAInitStructure.DMA_Priority = DMA_Priority_VeryHigh;
 800596c:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8005970:	637b      	str	r3, [r7, #52]	; 0x34
	DMAInitStructure.DMA_FIFOMode = DMA_FIFOMode_Enable;
 8005972:	f04f 0304 	mov.w	r3, #4
 8005976:	63bb      	str	r3, [r7, #56]	; 0x38
	DMAInitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_Full;
 8005978:	f04f 0303 	mov.w	r3, #3
 800597c:	63fb      	str	r3, [r7, #60]	; 0x3c
	DMAInitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 800597e:	f04f 0300 	mov.w	r3, #0
 8005982:	643b      	str	r3, [r7, #64]	; 0x40
	DMAInitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 8005984:	f04f 0300 	mov.w	r3, #0
 8005988:	647b      	str	r3, [r7, #68]	; 0x44
	// Configure peripheral
	DMA_Init(DMA_I2C2_TX, &DMAInitStructure);
 800598a:	f246 00b8 	movw	r0, #24760	; 0x60b8
 800598e:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8005992:	f107 030c 	add.w	r3, r7, #12
 8005996:	4619      	mov	r1, r3
 8005998:	f001 fe02 	bl	80075a0 <DMA_Init>

	// Clear DMA flags
	DMA_ClearFlag(DMA_I2C2_TX, DMA_FLAG_TCIF7 | DMA_FLAG_FEIF7 | DMA_FLAG_DMEIF7 |  DMA_FLAG_TEIF7 | DMA_FLAG_HTIF7);
 800599c:	f246 00b8 	movw	r0, #24760	; 0x60b8
 80059a0:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80059a4:	f04f 513d 	mov.w	r1, #792723456	; 0x2f400000
 80059a8:	f001 ffe4 	bl	8007974 <DMA_ClearFlag>

	// Check BUSY flag
	if(I2C_GetFlagStatus(I2C2, I2C_FLAG_BUSY))
 80059ac:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 80059b0:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80059b4:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 80059b8:	f002 ffe4 	bl	8008984 <I2C_GetFlagStatus>
 80059bc:	4603      	mov	r3, r0
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d00b      	beq.n	80059da <masterSend+0xfe>
	{
		while(!I2C_GetFlagStatus(I2C2, I2C_FLAG_BUSY))
 80059c2:	bf00      	nop
 80059c4:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 80059c8:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80059cc:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 80059d0:	f002 ffd8 	bl	8008984 <I2C_GetFlagStatus>
 80059d4:	4603      	mov	r3, r0
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d0f4      	beq.n	80059c4 <masterSend+0xe8>
		{}
	}
	// Send I2C1 START condition
	I2C_GenerateSTART(I2C2, ENABLE);
 80059da:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 80059de:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80059e2:	f04f 0101 	mov.w	r1, #1
 80059e6:	f002 fcbf 	bl	8008368 <I2C_GenerateSTART>

	// wait for I2C1 EV5 --> Slave has acknowledged start condition
	while(!I2C_CheckEvent(I2C2, I2C_EVENT_MASTER_MODE_SELECT));
 80059ea:	bf00      	nop
 80059ec:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 80059f0:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80059f4:	f04f 0101 	mov.w	r1, #1
 80059f8:	f2c0 0103 	movt	r1, #3
 80059fc:	f002 ff64 	bl	80088c8 <I2C_CheckEvent>
 8005a00:	4603      	mov	r3, r0
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d0f2      	beq.n	80059ec <masterSend+0x110>

	// Send slave Address for write
	I2C_Send7bitAddress(I2C2, device, I2C_Direction_Transmitter);
 8005a06:	79fb      	ldrb	r3, [r7, #7]
 8005a08:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8005a0c:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8005a10:	4619      	mov	r1, r3
 8005a12:	f04f 0200 	mov.w	r2, #0
 8005a16:	f002 fce7 	bl	80083e8 <I2C_Send7bitAddress>

	while(!I2C_CheckEvent(I2C2, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED));
 8005a1a:	bf00      	nop
 8005a1c:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8005a20:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8005a24:	f04f 0182 	mov.w	r1, #130	; 0x82
 8005a28:	f2c0 0107 	movt	r1, #7
 8005a2c:	f002 ff4c 	bl	80088c8 <I2C_CheckEvent>
 8005a30:	4603      	mov	r3, r0
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d0f2      	beq.n	8005a1c <masterSend+0x140>

	// Transfer DMA data

	DMA_ClearFlag(DMA_I2C2_TX, DMA_FLAG_TCIF7);
 8005a36:	f246 00b8 	movw	r0, #24760	; 0x60b8
 8005a3a:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8005a3e:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
 8005a42:	f001 ff97 	bl	8007974 <DMA_ClearFlag>

	/* I2Cx DMA Enable */
	I2C_DMACmd(I2C2, ENABLE);
 8005a46:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8005a4a:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8005a4e:	f04f 0101 	mov.w	r1, #1
 8005a52:	f002 febd 	bl	80087d0 <I2C_DMACmd>

	/* Enable DMA TX Channel */
	DMA_Cmd(DMA_I2C2_TX, ENABLE);
 8005a56:	f246 00b8 	movw	r0, #24760	; 0x60b8
 8005a5a:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8005a5e:	f04f 0101 	mov.w	r1, #1
 8005a62:	f001 fe3b 	bl	80076dc <DMA_Cmd>

	/* Wait until I2Cx_DMA_STREAM_RX enabled or time out */
	while (DMA_GetCmdStatus(DMA_I2C2_TX)!= ENABLE)
 8005a66:	e00a      	b.n	8005a7e <masterSend+0x1a2>
	{
		// Check if we have complete interrupt
		if(DMA_GetFlagStatus(DMA_I2C2_TX,DMA_FLAG_TCIF7)!=RESET)
 8005a68:	f246 00b8 	movw	r0, #24760	; 0x60b8
 8005a6c:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8005a70:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
 8005a74:	f001 ff3a 	bl	80078ec <DMA_GetFlagStatus>
 8005a78:	4603      	mov	r3, r0
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d109      	bne.n	8005a92 <masterSend+0x1b6>

	/* Enable DMA TX Channel */
	DMA_Cmd(DMA_I2C2_TX, ENABLE);

	/* Wait until I2Cx_DMA_STREAM_RX enabled or time out */
	while (DMA_GetCmdStatus(DMA_I2C2_TX)!= ENABLE)
 8005a7e:	f246 00b8 	movw	r0, #24760	; 0x60b8
 8005a82:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8005a86:	f001 ff01 	bl	800788c <DMA_GetCmdStatus>
 8005a8a:	4603      	mov	r3, r0
 8005a8c:	2b01      	cmp	r3, #1
 8005a8e:	d1eb      	bne.n	8005a68 <masterSend+0x18c>
			break;
		}
	}

	/* Transfer complete or time out */
	while (DMA_GetFlagStatus(DMA_I2C2_TX,DMA_FLAG_TCIF7)==RESET)
 8005a90:	e000      	b.n	8005a94 <masterSend+0x1b8>
		// Check if we have complete interrupt
		if(DMA_GetFlagStatus(DMA_I2C2_TX,DMA_FLAG_TCIF7)!=RESET)
		{
			// If yes, break
			//Delaynus(2000);
			break;
 8005a92:	bf00      	nop
		}
	}

	/* Transfer complete or time out */
	while (DMA_GetFlagStatus(DMA_I2C2_TX,DMA_FLAG_TCIF7)==RESET)
 8005a94:	bf00      	nop
 8005a96:	f246 00b8 	movw	r0, #24760	; 0x60b8
 8005a9a:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8005a9e:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
 8005aa2:	f001 ff23 	bl	80078ec <DMA_GetFlagStatus>
 8005aa6:	4603      	mov	r3, r0
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d0f4      	beq.n	8005a96 <masterSend+0x1ba>
	{
	}

	// Check TxE bit
	while(I2C_GetFlagStatus(I2C2, I2C_FLAG_TXE) == RESET)
 8005aac:	bf00      	nop
 8005aae:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8005ab2:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8005ab6:	f04f 0180 	mov.w	r1, #128	; 0x80
 8005aba:	f2c1 0100 	movt	r1, #4096	; 0x1000
 8005abe:	f002 ff61 	bl	8008984 <I2C_GetFlagStatus>
 8005ac2:	4603      	mov	r3, r0
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d0f2      	beq.n	8005aae <masterSend+0x1d2>
	{
	}

	/* Send I2Cx STOP Condition */
	I2C_GenerateSTOP(I2C2, ENABLE);
 8005ac8:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8005acc:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8005ad0:	f04f 0101 	mov.w	r1, #1
 8005ad4:	f002 fc68 	bl	80083a8 <I2C_GenerateSTOP>

	/* Disable DMA RX Channel */
	DMA_Cmd(DMA_I2C2_TX, DISABLE);
 8005ad8:	f246 00b8 	movw	r0, #24760	; 0x60b8
 8005adc:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8005ae0:	f04f 0100 	mov.w	r1, #0
 8005ae4:	f001 fdfa 	bl	80076dc <DMA_Cmd>

	/* Wait until I2Cx_DMA_STREAM_RX disabled or time out */
	while (DMA_GetCmdStatus(DMA_I2C2_TX)!= DISABLE)
 8005ae8:	bf00      	nop
 8005aea:	f246 00b8 	movw	r0, #24760	; 0x60b8
 8005aee:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8005af2:	f001 fecb 	bl	800788c <DMA_GetCmdStatus>
 8005af6:	4603      	mov	r3, r0
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d1f6      	bne.n	8005aea <masterSend+0x20e>
	{}
	/* Disable I2C DMA request */
	I2C_DMACmd(I2C2,DISABLE);
 8005afc:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8005b00:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8005b04:	f04f 0100 	mov.w	r1, #0
 8005b08:	f002 fe62 	bl	80087d0 <I2C_DMACmd>
	return SUCCESS;
 8005b0c:	f04f 0301 	mov.w	r3, #1
}
 8005b10:	4618      	mov	r0, r3
 8005b12:	f107 0748 	add.w	r7, r7, #72	; 0x48
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bd80      	pop	{r7, pc}
 8005b1a:	bf00      	nop

08005b1c <masterReceive_beginDMA>:

// Function starts DMA receive process
ErrorStatus masterReceive_beginDMA(uint8_t device, uint8_t startReg, uint8_t *dataBuffer, uint8_t byteCount)
{
 8005b1c:	b580      	push	{r7, lr}
 8005b1e:	b092      	sub	sp, #72	; 0x48
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	603a      	str	r2, [r7, #0]
 8005b24:	4602      	mov	r2, r0
 8005b26:	71fa      	strb	r2, [r7, #7]
 8005b28:	460a      	mov	r2, r1
 8005b2a:	71ba      	strb	r2, [r7, #6]
 8005b2c:	717b      	strb	r3, [r7, #5]
	DMA_InitTypeDef DMAInitStructure;

	// Mark receive in progress
	I2C2_WAITINGDATA = 1;
 8005b2e:	f240 6330 	movw	r3, #1584	; 0x630
 8005b32:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005b36:	781a      	ldrb	r2, [r3, #0]
 8005b38:	f042 0208 	orr.w	r2, r2, #8
 8005b3c:	701a      	strb	r2, [r3, #0]
	// Disable I2C2 interrupts
	I2C_ITConfig(I2C2, I2C_IT_BUF | I2C_IT_EVT | I2C_IT_ERR, DISABLE);
 8005b3e:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8005b42:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8005b46:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8005b4a:	f04f 0200 	mov.w	r2, #0
 8005b4e:	f002 fe97 	bl	8008880 <I2C_ITConfig>

	// Disable DMA RX Channel
	DMA_Cmd(DMA_I2C2_RX, DISABLE);
 8005b52:	f246 0058 	movw	r0, #24664	; 0x6058
 8005b56:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8005b5a:	f04f 0100 	mov.w	r1, #0
 8005b5e:	f001 fdbd 	bl	80076dc <DMA_Cmd>
	// Wait until stream is disabled
	while (DMA_GetCmdStatus(DMA_I2C2_RX) != DISABLE)
 8005b62:	bf00      	nop
 8005b64:	f246 0058 	movw	r0, #24664	; 0x6058
 8005b68:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8005b6c:	f001 fe8e 	bl	800788c <DMA_GetCmdStatus>
 8005b70:	4603      	mov	r3, r0
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d1f6      	bne.n	8005b64 <masterReceive_beginDMA+0x48>
	{
	}
	// Deinit DMA
	DMA_DeInit(DMA_I2C2_RX);
 8005b76:	f246 0058 	movw	r0, #24664	; 0x6058
 8005b7a:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8005b7e:	f001 fbed 	bl	800735c <DMA_DeInit>
	// Configure I2C2 DMA
	//set init structure
	//channel to use
	DMAInitStructure.DMA_Channel = DMA_Channel_7;
 8005b82:	f04f 6360 	mov.w	r3, #234881024	; 0xe000000
 8005b86:	60fb      	str	r3, [r7, #12]
	//peripheral data address
	DMAInitStructure.DMA_PeripheralBaseAddr = (uint32_t)&I2C2->DR;//    I2C2_DR_ADDRESS;
 8005b88:	f645 0310 	movw	r3, #22544	; 0x5810
 8005b8c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8005b90:	613b      	str	r3, [r7, #16]
	// DMA buffer address
	DMAInitStructure.DMA_Memory0BaseAddr = (uint32_t)dataBuffer;
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	617b      	str	r3, [r7, #20]
	DMAInitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
 8005b96:	f04f 0300 	mov.w	r3, #0
 8005b9a:	61bb      	str	r3, [r7, #24]
	DMAInitStructure.DMA_BufferSize = byteCount;
 8005b9c:	797b      	ldrb	r3, [r7, #5]
 8005b9e:	61fb      	str	r3, [r7, #28]
	DMAInitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8005ba0:	f04f 0300 	mov.w	r3, #0
 8005ba4:	623b      	str	r3, [r7, #32]
	DMAInitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8005ba6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005baa:	627b      	str	r3, [r7, #36]	; 0x24
	DMAInitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8005bac:	f04f 0300 	mov.w	r3, #0
 8005bb0:	62bb      	str	r3, [r7, #40]	; 0x28
	DMAInitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 8005bb2:	f04f 0300 	mov.w	r3, #0
 8005bb6:	62fb      	str	r3, [r7, #44]	; 0x2c
	DMAInitStructure.DMA_Mode = DMA_Mode_Normal;
 8005bb8:	f04f 0300 	mov.w	r3, #0
 8005bbc:	633b      	str	r3, [r7, #48]	; 0x30
	DMAInitStructure.DMA_Priority = DMA_Priority_VeryHigh;
 8005bbe:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8005bc2:	637b      	str	r3, [r7, #52]	; 0x34
	DMAInitStructure.DMA_FIFOMode = DMA_FIFOMode_Enable;
 8005bc4:	f04f 0304 	mov.w	r3, #4
 8005bc8:	63bb      	str	r3, [r7, #56]	; 0x38
	DMAInitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_Full;
 8005bca:	f04f 0303 	mov.w	r3, #3
 8005bce:	63fb      	str	r3, [r7, #60]	; 0x3c
	DMAInitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 8005bd0:	f04f 0300 	mov.w	r3, #0
 8005bd4:	643b      	str	r3, [r7, #64]	; 0x40
	DMAInitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 8005bd6:	f04f 0300 	mov.w	r3, #0
 8005bda:	647b      	str	r3, [r7, #68]	; 0x44
	// Configure peripheral
	DMA_Init(DMA_I2C2_RX, &DMAInitStructure);
 8005bdc:	f246 0058 	movw	r0, #24664	; 0x6058
 8005be0:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8005be4:	f107 030c 	add.w	r3, r7, #12
 8005be8:	4619      	mov	r1, r3
 8005bea:	f001 fcd9 	bl	80075a0 <DMA_Init>

	/* Master Receiver -----------------------------------------------------------*/

	// Clear DMA flags
	DMA_ClearFlag(DMA_I2C2_RX, DMA_FLAG_TCIF3 | DMA_FLAG_FEIF3 | DMA_FLAG_DMEIF3 |  DMA_FLAG_TEIF3 | DMA_FLAG_HTIF3);
 8005bee:	f246 0058 	movw	r0, #24664	; 0x6058
 8005bf2:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8005bf6:	f04f 51fa 	mov.w	r1, #524288000	; 0x1f400000
 8005bfa:	f001 febb 	bl	8007974 <DMA_ClearFlag>

	/* Enable DMA NACK automatic generation */
	I2C_DMALastTransferCmd(I2C2, ENABLE);
 8005bfe:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8005c02:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8005c06:	f04f 0101 	mov.w	r1, #1
 8005c0a:	f002 fe01 	bl	8008810 <I2C_DMALastTransferCmd>

	// Check BUSY flag
	if(I2C_GetFlagStatus(I2C2, I2C_FLAG_BUSY))
 8005c0e:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8005c12:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8005c16:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8005c1a:	f002 feb3 	bl	8008984 <I2C_GetFlagStatus>
 8005c1e:	4603      	mov	r3, r0
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d00b      	beq.n	8005c3c <masterReceive_beginDMA+0x120>
	{
		while(!I2C_GetFlagStatus(I2C2, I2C_FLAG_BUSY))
 8005c24:	bf00      	nop
 8005c26:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8005c2a:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8005c2e:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8005c32:	f002 fea7 	bl	8008984 <I2C_GetFlagStatus>
 8005c36:	4603      	mov	r3, r0
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d0f4      	beq.n	8005c26 <masterReceive_beginDMA+0x10a>
		{}
	}
	// Send I2C1 START condition
	I2C_GenerateSTART(I2C2, ENABLE);
 8005c3c:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8005c40:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8005c44:	f04f 0101 	mov.w	r1, #1
 8005c48:	f002 fb8e 	bl	8008368 <I2C_GenerateSTART>

	// wait for I2C1 EV5 --> Slave has acknowledged start condition
	while(!I2C_CheckEvent(I2C2, I2C_EVENT_MASTER_MODE_SELECT));
 8005c4c:	bf00      	nop
 8005c4e:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8005c52:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8005c56:	f04f 0101 	mov.w	r1, #1
 8005c5a:	f2c0 0103 	movt	r1, #3
 8005c5e:	f002 fe33 	bl	80088c8 <I2C_CheckEvent>
 8005c62:	4603      	mov	r3, r0
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d0f2      	beq.n	8005c4e <masterReceive_beginDMA+0x132>

	// Send slave Address for write
	I2C_Send7bitAddress(I2C2, device, I2C_Direction_Transmitter);
 8005c68:	79fb      	ldrb	r3, [r7, #7]
 8005c6a:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8005c6e:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8005c72:	4619      	mov	r1, r3
 8005c74:	f04f 0200 	mov.w	r2, #0
 8005c78:	f002 fbb6 	bl	80083e8 <I2C_Send7bitAddress>

	while(!I2C_CheckEvent(I2C2, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED));
 8005c7c:	bf00      	nop
 8005c7e:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8005c82:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8005c86:	f04f 0182 	mov.w	r1, #130	; 0x82
 8005c8a:	f2c0 0107 	movt	r1, #7
 8005c8e:	f002 fe1b 	bl	80088c8 <I2C_CheckEvent>
 8005c92:	4603      	mov	r3, r0
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d0f2      	beq.n	8005c7e <masterReceive_beginDMA+0x162>

	I2C_SendData(I2C2, startReg);
 8005c98:	79bb      	ldrb	r3, [r7, #6]
 8005c9a:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8005c9e:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8005ca2:	4619      	mov	r1, r3
 8005ca4:	f002 fd04 	bl	80086b0 <I2C_SendData>
	// wait for I2C1 EV8_2 --> byte has been transmitted
	while(!I2C_CheckEvent(I2C2, I2C_EVENT_MASTER_BYTE_TRANSMITTED));
 8005ca8:	bf00      	nop
 8005caa:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8005cae:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8005cb2:	f04f 0184 	mov.w	r1, #132	; 0x84
 8005cb6:	f2c0 0107 	movt	r1, #7
 8005cba:	f002 fe05 	bl	80088c8 <I2C_CheckEvent>
 8005cbe:	4603      	mov	r3, r0
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d0f2      	beq.n	8005caa <masterReceive_beginDMA+0x18e>

	/* Send I2Cx START condition */
	I2C_GenerateSTART(I2C2, ENABLE);
 8005cc4:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8005cc8:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8005ccc:	f04f 0101 	mov.w	r1, #1
 8005cd0:	f002 fb4a 	bl	8008368 <I2C_GenerateSTART>

	/* Test on I2Cx EV5 and clear it or time out*/

	while (!I2C_CheckEvent(I2C2, I2C_EVENT_MASTER_MODE_SELECT))
 8005cd4:	bf00      	nop
 8005cd6:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8005cda:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8005cde:	f04f 0101 	mov.w	r1, #1
 8005ce2:	f2c0 0103 	movt	r1, #3
 8005ce6:	f002 fdef 	bl	80088c8 <I2C_CheckEvent>
 8005cea:	4603      	mov	r3, r0
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d0f2      	beq.n	8005cd6 <masterReceive_beginDMA+0x1ba>
	{}

	/* Send I2Cx slave Address for read */
	I2C_Send7bitAddress(I2C2, device, I2C_Direction_Receiver);
 8005cf0:	79fb      	ldrb	r3, [r7, #7]
 8005cf2:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8005cf6:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8005cfa:	4619      	mov	r1, r3
 8005cfc:	f04f 0201 	mov.w	r2, #1
 8005d00:	f002 fb72 	bl	80083e8 <I2C_Send7bitAddress>

	/* Test on I2Cx EV6 and clear it or time out */

	while (!I2C_CheckEvent(I2C2, I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED))
 8005d04:	bf00      	nop
 8005d06:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8005d0a:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8005d0e:	f04f 0102 	mov.w	r1, #2
 8005d12:	f2c0 0103 	movt	r1, #3
 8005d16:	f002 fdd7 	bl	80088c8 <I2C_CheckEvent>
 8005d1a:	4603      	mov	r3, r0
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d0f2      	beq.n	8005d06 <masterReceive_beginDMA+0x1ea>
	{}

	/* I2Cx DMA Enable */
	I2C_DMACmd(I2C2, ENABLE);
 8005d20:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8005d24:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8005d28:	f04f 0101 	mov.w	r1, #1
 8005d2c:	f002 fd50 	bl	80087d0 <I2C_DMACmd>

	/* Enable DMA RX Channel */
	DMA_Cmd(DMA_I2C2_RX, ENABLE);
 8005d30:	f246 0058 	movw	r0, #24664	; 0x6058
 8005d34:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8005d38:	f04f 0101 	mov.w	r1, #1
 8005d3c:	f001 fcce 	bl	80076dc <DMA_Cmd>

	DMA_ITConfig(DMA1_Stream3, DMA_IT_TC | DMA_IT_DME | DMA_IT_FE, ENABLE);
 8005d40:	f246 0058 	movw	r0, #24664	; 0x6058
 8005d44:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8005d48:	f04f 0192 	mov.w	r1, #146	; 0x92
 8005d4c:	f04f 0201 	mov.w	r2, #1
 8005d50:	f001 fe42 	bl	80079d8 <DMA_ITConfig>
	return ERROR;
 8005d54:	f04f 0300 	mov.w	r3, #0
}
 8005d58:	4618      	mov	r0, r3
 8005d5a:	f107 0748 	add.w	r7, r7, #72	; 0x48
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	bd80      	pop	{r7, pc}
 8005d62:	bf00      	nop

08005d64 <masterReceive>:

ErrorStatus masterReceive(uint8_t device, uint8_t startReg, uint8_t *dataBuffer, uint8_t byteCount)
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b092      	sub	sp, #72	; 0x48
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	603a      	str	r2, [r7, #0]
 8005d6c:	4602      	mov	r2, r0
 8005d6e:	71fa      	strb	r2, [r7, #7]
 8005d70:	460a      	mov	r2, r1
 8005d72:	71ba      	strb	r2, [r7, #6]
 8005d74:	717b      	strb	r3, [r7, #5]
	DMA_InitTypeDef DMAInitStructure;

	// Disable I2C2 interrupts
	I2C_ITConfig(I2C2, I2C_IT_BUF | I2C_IT_EVT | I2C_IT_ERR, DISABLE);
 8005d76:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8005d7a:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8005d7e:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8005d82:	f04f 0200 	mov.w	r2, #0
 8005d86:	f002 fd7b 	bl	8008880 <I2C_ITConfig>

	// Disable DMA RX Channel
	DMA_Cmd(DMA_I2C2_RX, DISABLE);
 8005d8a:	f246 0058 	movw	r0, #24664	; 0x6058
 8005d8e:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8005d92:	f04f 0100 	mov.w	r1, #0
 8005d96:	f001 fca1 	bl	80076dc <DMA_Cmd>
	// Wait until stream is disabled
	while (DMA_GetCmdStatus(DMA_I2C2_RX) != DISABLE)
 8005d9a:	bf00      	nop
 8005d9c:	f246 0058 	movw	r0, #24664	; 0x6058
 8005da0:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8005da4:	f001 fd72 	bl	800788c <DMA_GetCmdStatus>
 8005da8:	4603      	mov	r3, r0
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d1f6      	bne.n	8005d9c <masterReceive+0x38>
	{
	}
	// Deinit DMA
	DMA_DeInit(DMA_I2C2_RX);
 8005dae:	f246 0058 	movw	r0, #24664	; 0x6058
 8005db2:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8005db6:	f001 fad1 	bl	800735c <DMA_DeInit>
	// Configure I2C2 DMA
	//set init structure
	//channel to use
	DMAInitStructure.DMA_Channel = DMA_Channel_7;
 8005dba:	f04f 6360 	mov.w	r3, #234881024	; 0xe000000
 8005dbe:	60fb      	str	r3, [r7, #12]
	//peripheral data address
	DMAInitStructure.DMA_PeripheralBaseAddr = (uint32_t)&I2C2->DR;//    I2C2_DR_ADDRESS;
 8005dc0:	f645 0310 	movw	r3, #22544	; 0x5810
 8005dc4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8005dc8:	613b      	str	r3, [r7, #16]
	// DMA buffer address
	DMAInitStructure.DMA_Memory0BaseAddr = (uint32_t)dataBuffer;
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	617b      	str	r3, [r7, #20]
	DMAInitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
 8005dce:	f04f 0300 	mov.w	r3, #0
 8005dd2:	61bb      	str	r3, [r7, #24]
	DMAInitStructure.DMA_BufferSize = byteCount;
 8005dd4:	797b      	ldrb	r3, [r7, #5]
 8005dd6:	61fb      	str	r3, [r7, #28]
	DMAInitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8005dd8:	f04f 0300 	mov.w	r3, #0
 8005ddc:	623b      	str	r3, [r7, #32]
	DMAInitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8005dde:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005de2:	627b      	str	r3, [r7, #36]	; 0x24
	DMAInitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8005de4:	f04f 0300 	mov.w	r3, #0
 8005de8:	62bb      	str	r3, [r7, #40]	; 0x28
	DMAInitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 8005dea:	f04f 0300 	mov.w	r3, #0
 8005dee:	62fb      	str	r3, [r7, #44]	; 0x2c
	DMAInitStructure.DMA_Mode = DMA_Mode_Normal;
 8005df0:	f04f 0300 	mov.w	r3, #0
 8005df4:	633b      	str	r3, [r7, #48]	; 0x30
	DMAInitStructure.DMA_Priority = DMA_Priority_VeryHigh;
 8005df6:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8005dfa:	637b      	str	r3, [r7, #52]	; 0x34
	DMAInitStructure.DMA_FIFOMode = DMA_FIFOMode_Enable;
 8005dfc:	f04f 0304 	mov.w	r3, #4
 8005e00:	63bb      	str	r3, [r7, #56]	; 0x38
	DMAInitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_Full;
 8005e02:	f04f 0303 	mov.w	r3, #3
 8005e06:	63fb      	str	r3, [r7, #60]	; 0x3c
	DMAInitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 8005e08:	f04f 0300 	mov.w	r3, #0
 8005e0c:	643b      	str	r3, [r7, #64]	; 0x40
	DMAInitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 8005e0e:	f04f 0300 	mov.w	r3, #0
 8005e12:	647b      	str	r3, [r7, #68]	; 0x44
	// Configure peripheral
	DMA_Init(DMA_I2C2_RX, &DMAInitStructure);
 8005e14:	f246 0058 	movw	r0, #24664	; 0x6058
 8005e18:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8005e1c:	f107 030c 	add.w	r3, r7, #12
 8005e20:	4619      	mov	r1, r3
 8005e22:	f001 fbbd 	bl	80075a0 <DMA_Init>

	/* Master Receiver -----------------------------------------------------------*/

	// Clear DMA flags
	DMA_ClearFlag(DMA_I2C2_RX, DMA_FLAG_TCIF3 | DMA_FLAG_FEIF3 | DMA_FLAG_DMEIF3 |  DMA_FLAG_TEIF3 | DMA_FLAG_HTIF3);
 8005e26:	f246 0058 	movw	r0, #24664	; 0x6058
 8005e2a:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8005e2e:	f04f 51fa 	mov.w	r1, #524288000	; 0x1f400000
 8005e32:	f001 fd9f 	bl	8007974 <DMA_ClearFlag>

	/* Enable DMA NACK automatic generation */
	I2C_DMALastTransferCmd(I2C2, ENABLE);
 8005e36:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8005e3a:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8005e3e:	f04f 0101 	mov.w	r1, #1
 8005e42:	f002 fce5 	bl	8008810 <I2C_DMALastTransferCmd>

	// Check BUSY flag
	if(I2C_GetFlagStatus(I2C2, I2C_FLAG_BUSY))
 8005e46:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8005e4a:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8005e4e:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8005e52:	f002 fd97 	bl	8008984 <I2C_GetFlagStatus>
 8005e56:	4603      	mov	r3, r0
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d00b      	beq.n	8005e74 <masterReceive+0x110>
	{
		while(!I2C_GetFlagStatus(I2C2, I2C_FLAG_BUSY))
 8005e5c:	bf00      	nop
 8005e5e:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8005e62:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8005e66:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8005e6a:	f002 fd8b 	bl	8008984 <I2C_GetFlagStatus>
 8005e6e:	4603      	mov	r3, r0
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d0f4      	beq.n	8005e5e <masterReceive+0xfa>
		{}
	}

	// Send I2C1 START condition
	I2C_GenerateSTART(I2C2, ENABLE);
 8005e74:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8005e78:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8005e7c:	f04f 0101 	mov.w	r1, #1
 8005e80:	f002 fa72 	bl	8008368 <I2C_GenerateSTART>

	// wait for I2C1 EV5 --> Slave has acknowledged start condition
	while(!I2C_CheckEvent(I2C2, I2C_EVENT_MASTER_MODE_SELECT));
 8005e84:	bf00      	nop
 8005e86:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8005e8a:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8005e8e:	f04f 0101 	mov.w	r1, #1
 8005e92:	f2c0 0103 	movt	r1, #3
 8005e96:	f002 fd17 	bl	80088c8 <I2C_CheckEvent>
 8005e9a:	4603      	mov	r3, r0
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d0f2      	beq.n	8005e86 <masterReceive+0x122>

	// Send slave Address for write
	I2C_Send7bitAddress(I2C2, device, I2C_Direction_Transmitter);
 8005ea0:	79fb      	ldrb	r3, [r7, #7]
 8005ea2:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8005ea6:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8005eaa:	4619      	mov	r1, r3
 8005eac:	f04f 0200 	mov.w	r2, #0
 8005eb0:	f002 fa9a 	bl	80083e8 <I2C_Send7bitAddress>

	while(!I2C_CheckEvent(I2C2, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED));
 8005eb4:	bf00      	nop
 8005eb6:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8005eba:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8005ebe:	f04f 0182 	mov.w	r1, #130	; 0x82
 8005ec2:	f2c0 0107 	movt	r1, #7
 8005ec6:	f002 fcff 	bl	80088c8 <I2C_CheckEvent>
 8005eca:	4603      	mov	r3, r0
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d0f2      	beq.n	8005eb6 <masterReceive+0x152>

	I2C_SendData(I2C2, startReg);
 8005ed0:	79bb      	ldrb	r3, [r7, #6]
 8005ed2:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8005ed6:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8005eda:	4619      	mov	r1, r3
 8005edc:	f002 fbe8 	bl	80086b0 <I2C_SendData>
	// wait for I2C1 EV8_2 --> byte has been transmitted
	while(!I2C_CheckEvent(I2C2, I2C_EVENT_MASTER_BYTE_TRANSMITTED));
 8005ee0:	bf00      	nop
 8005ee2:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8005ee6:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8005eea:	f04f 0184 	mov.w	r1, #132	; 0x84
 8005eee:	f2c0 0107 	movt	r1, #7
 8005ef2:	f002 fce9 	bl	80088c8 <I2C_CheckEvent>
 8005ef6:	4603      	mov	r3, r0
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d0f2      	beq.n	8005ee2 <masterReceive+0x17e>

	/* Send I2Cx START condition */
	I2C_GenerateSTART(I2C2, ENABLE);
 8005efc:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8005f00:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8005f04:	f04f 0101 	mov.w	r1, #1
 8005f08:	f002 fa2e 	bl	8008368 <I2C_GenerateSTART>

	/* Test on I2Cx EV5 and clear it or time out*/

	while (!I2C_CheckEvent(I2C2, I2C_EVENT_MASTER_MODE_SELECT))
 8005f0c:	bf00      	nop
 8005f0e:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8005f12:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8005f16:	f04f 0101 	mov.w	r1, #1
 8005f1a:	f2c0 0103 	movt	r1, #3
 8005f1e:	f002 fcd3 	bl	80088c8 <I2C_CheckEvent>
 8005f22:	4603      	mov	r3, r0
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d0f2      	beq.n	8005f0e <masterReceive+0x1aa>
	{}

	/* Send I2Cx slave Address for read */
	I2C_Send7bitAddress(I2C2, device, I2C_Direction_Receiver);
 8005f28:	79fb      	ldrb	r3, [r7, #7]
 8005f2a:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8005f2e:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8005f32:	4619      	mov	r1, r3
 8005f34:	f04f 0201 	mov.w	r2, #1
 8005f38:	f002 fa56 	bl	80083e8 <I2C_Send7bitAddress>

	/* Test on I2Cx EV6 and clear it or time out */

	while (!I2C_CheckEvent(I2C2, I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED))
 8005f3c:	bf00      	nop
 8005f3e:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8005f42:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8005f46:	f04f 0102 	mov.w	r1, #2
 8005f4a:	f2c0 0103 	movt	r1, #3
 8005f4e:	f002 fcbb 	bl	80088c8 <I2C_CheckEvent>
 8005f52:	4603      	mov	r3, r0
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d0f2      	beq.n	8005f3e <masterReceive+0x1da>
	{}

	/* I2Cx DMA Enable */
	I2C_DMACmd(I2C2, ENABLE);
 8005f58:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8005f5c:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8005f60:	f04f 0101 	mov.w	r1, #1
 8005f64:	f002 fc34 	bl	80087d0 <I2C_DMACmd>

	/* Enable DMA RX Channel */
	DMA_Cmd(DMA_I2C2_RX, ENABLE);
 8005f68:	f246 0058 	movw	r0, #24664	; 0x6058
 8005f6c:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8005f70:	f04f 0101 	mov.w	r1, #1
 8005f74:	f001 fbb2 	bl	80076dc <DMA_Cmd>

	/* Wait until I2Cx_DMA_STREAM_RX enabled or time out */
	while (DMA_GetCmdStatus(DMA_I2C2_RX)!= ENABLE)
 8005f78:	bf00      	nop
 8005f7a:	f246 0058 	movw	r0, #24664	; 0x6058
 8005f7e:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8005f82:	f001 fc83 	bl	800788c <DMA_GetCmdStatus>
 8005f86:	4603      	mov	r3, r0
 8005f88:	2b01      	cmp	r3, #1
 8005f8a:	d1f6      	bne.n	8005f7a <masterReceive+0x216>
	{}

	/* Transfer complete or time out */

	while (DMA_GetFlagStatus(DMA_I2C2_RX,DMA_FLAG_TCIF3)==RESET)
 8005f8c:	bf00      	nop
 8005f8e:	f246 0058 	movw	r0, #24664	; 0x6058
 8005f92:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8005f96:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
 8005f9a:	f001 fca7 	bl	80078ec <DMA_GetFlagStatus>
 8005f9e:	4603      	mov	r3, r0
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d0f4      	beq.n	8005f8e <masterReceive+0x22a>
	{
	}

	/* Send I2Cx STOP Condition */
	I2C_GenerateSTOP(I2C2, ENABLE);
 8005fa4:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8005fa8:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8005fac:	f04f 0101 	mov.w	r1, #1
 8005fb0:	f002 f9fa 	bl	80083a8 <I2C_GenerateSTOP>

	/* Disable DMA RX Channel */
	DMA_Cmd(DMA_I2C2_RX, DISABLE);
 8005fb4:	f246 0058 	movw	r0, #24664	; 0x6058
 8005fb8:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8005fbc:	f04f 0100 	mov.w	r1, #0
 8005fc0:	f001 fb8c 	bl	80076dc <DMA_Cmd>

	/* Wait until I2Cx_DMA_STREAM_RX disabled or time out */
	while (DMA_GetCmdStatus(DMA_I2C2_RX)!= DISABLE)
 8005fc4:	bf00      	nop
 8005fc6:	f246 0058 	movw	r0, #24664	; 0x6058
 8005fca:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8005fce:	f001 fc5d 	bl	800788c <DMA_GetCmdStatus>
 8005fd2:	4603      	mov	r3, r0
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d1f6      	bne.n	8005fc6 <masterReceive+0x262>
	{}
	/* Disable I2C DMA request */
	I2C_DMACmd(I2C2,DISABLE);
 8005fd8:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8005fdc:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8005fe0:	f04f 0100 	mov.w	r1, #0
 8005fe4:	f002 fbf4 	bl	80087d0 <I2C_DMACmd>
	return SUCCESS;
 8005fe8:	f04f 0301 	mov.w	r3, #1
}
 8005fec:	4618      	mov	r0, r3
 8005fee:	f107 0748 	add.w	r7, r7, #72	; 0x48
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	bd80      	pop	{r7, pc}
 8005ff6:	bf00      	nop

08005ff8 <masterReceive_HMC5883L>:

ErrorStatus masterReceive_HMC5883L(uint8_t device, uint8_t startReg, uint8_t *dataBuffer, uint8_t byteCount)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b092      	sub	sp, #72	; 0x48
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	603a      	str	r2, [r7, #0]
 8006000:	4602      	mov	r2, r0
 8006002:	71fa      	strb	r2, [r7, #7]
 8006004:	460a      	mov	r2, r1
 8006006:	71ba      	strb	r2, [r7, #6]
 8006008:	717b      	strb	r3, [r7, #5]
	DMA_InitTypeDef DMAInitStructure;

	// Disable I2C2 interrupts
	I2C_ITConfig(I2C2, I2C_IT_BUF | I2C_IT_EVT | I2C_IT_ERR, DISABLE);
 800600a:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 800600e:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8006012:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8006016:	f04f 0200 	mov.w	r2, #0
 800601a:	f002 fc31 	bl	8008880 <I2C_ITConfig>

	// Disable DMA RX Channel
	DMA_Cmd(DMA_I2C2_RX, DISABLE);
 800601e:	f246 0058 	movw	r0, #24664	; 0x6058
 8006022:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8006026:	f04f 0100 	mov.w	r1, #0
 800602a:	f001 fb57 	bl	80076dc <DMA_Cmd>
	// Wait until stream is disabled
	while (DMA_GetCmdStatus(DMA_I2C2_RX) != DISABLE)
 800602e:	bf00      	nop
 8006030:	f246 0058 	movw	r0, #24664	; 0x6058
 8006034:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8006038:	f001 fc28 	bl	800788c <DMA_GetCmdStatus>
 800603c:	4603      	mov	r3, r0
 800603e:	2b00      	cmp	r3, #0
 8006040:	d1f6      	bne.n	8006030 <masterReceive_HMC5883L+0x38>
	{
	}
	// Deinit DMA
	DMA_DeInit(DMA_I2C2_RX);
 8006042:	f246 0058 	movw	r0, #24664	; 0x6058
 8006046:	f2c4 0002 	movt	r0, #16386	; 0x4002
 800604a:	f001 f987 	bl	800735c <DMA_DeInit>
	// Configure I2C2 DMA
	//set init structure
	//channel to use
	DMAInitStructure.DMA_Channel = DMA_Channel_7;
 800604e:	f04f 6360 	mov.w	r3, #234881024	; 0xe000000
 8006052:	60fb      	str	r3, [r7, #12]
	//peripheral data address
	DMAInitStructure.DMA_PeripheralBaseAddr = (uint32_t)&I2C2->DR;//    I2C2_DR_ADDRESS;
 8006054:	f645 0310 	movw	r3, #22544	; 0x5810
 8006058:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800605c:	613b      	str	r3, [r7, #16]
	// DMA buffer address
	DMAInitStructure.DMA_Memory0BaseAddr = (uint32_t)dataBuffer;
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	617b      	str	r3, [r7, #20]
	DMAInitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
 8006062:	f04f 0300 	mov.w	r3, #0
 8006066:	61bb      	str	r3, [r7, #24]
	DMAInitStructure.DMA_BufferSize = byteCount;
 8006068:	797b      	ldrb	r3, [r7, #5]
 800606a:	61fb      	str	r3, [r7, #28]
	DMAInitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 800606c:	f04f 0300 	mov.w	r3, #0
 8006070:	623b      	str	r3, [r7, #32]
	DMAInitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8006072:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006076:	627b      	str	r3, [r7, #36]	; 0x24
	DMAInitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8006078:	f04f 0300 	mov.w	r3, #0
 800607c:	62bb      	str	r3, [r7, #40]	; 0x28
	DMAInitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 800607e:	f04f 0300 	mov.w	r3, #0
 8006082:	62fb      	str	r3, [r7, #44]	; 0x2c
	DMAInitStructure.DMA_Mode = DMA_Mode_Normal;
 8006084:	f04f 0300 	mov.w	r3, #0
 8006088:	633b      	str	r3, [r7, #48]	; 0x30
	DMAInitStructure.DMA_Priority = DMA_Priority_VeryHigh;
 800608a:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 800608e:	637b      	str	r3, [r7, #52]	; 0x34
	DMAInitStructure.DMA_FIFOMode = DMA_FIFOMode_Enable;
 8006090:	f04f 0304 	mov.w	r3, #4
 8006094:	63bb      	str	r3, [r7, #56]	; 0x38
	DMAInitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_Full;
 8006096:	f04f 0303 	mov.w	r3, #3
 800609a:	63fb      	str	r3, [r7, #60]	; 0x3c
	DMAInitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 800609c:	f04f 0300 	mov.w	r3, #0
 80060a0:	643b      	str	r3, [r7, #64]	; 0x40
	DMAInitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 80060a2:	f04f 0300 	mov.w	r3, #0
 80060a6:	647b      	str	r3, [r7, #68]	; 0x44
	// Configure peripheral
	DMA_Init(DMA_I2C2_RX, &DMAInitStructure);
 80060a8:	f246 0058 	movw	r0, #24664	; 0x6058
 80060ac:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80060b0:	f107 030c 	add.w	r3, r7, #12
 80060b4:	4619      	mov	r1, r3
 80060b6:	f001 fa73 	bl	80075a0 <DMA_Init>

	/* Master Receiver -----------------------------------------------------------*/

	// Clear DMA flags
	DMA_ClearFlag(DMA_I2C2_RX, DMA_FLAG_TCIF3 | DMA_FLAG_FEIF3 | DMA_FLAG_DMEIF3 |  DMA_FLAG_TEIF3 | DMA_FLAG_HTIF3);
 80060ba:	f246 0058 	movw	r0, #24664	; 0x6058
 80060be:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80060c2:	f04f 51fa 	mov.w	r1, #524288000	; 0x1f400000
 80060c6:	f001 fc55 	bl	8007974 <DMA_ClearFlag>

	/* Enable DMA NACK automatic generation */
	I2C_DMALastTransferCmd(I2C2, ENABLE);
 80060ca:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 80060ce:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80060d2:	f04f 0101 	mov.w	r1, #1
 80060d6:	f002 fb9b 	bl	8008810 <I2C_DMALastTransferCmd>

	// Check BUSY flag
	if(I2C_GetFlagStatus(I2C2, I2C_FLAG_BUSY))
 80060da:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 80060de:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80060e2:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 80060e6:	f002 fc4d 	bl	8008984 <I2C_GetFlagStatus>
 80060ea:	4603      	mov	r3, r0
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d00b      	beq.n	8006108 <masterReceive_HMC5883L+0x110>
	{
		while(!I2C_GetFlagStatus(I2C2, I2C_FLAG_BUSY))
 80060f0:	bf00      	nop
 80060f2:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 80060f6:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80060fa:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 80060fe:	f002 fc41 	bl	8008984 <I2C_GetFlagStatus>
 8006102:	4603      	mov	r3, r0
 8006104:	2b00      	cmp	r3, #0
 8006106:	d0f4      	beq.n	80060f2 <masterReceive_HMC5883L+0xfa>
		{}
	}

	/* Send I2Cx START condition */
	I2C_GenerateSTART(I2C2, ENABLE);
 8006108:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 800610c:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8006110:	f04f 0101 	mov.w	r1, #1
 8006114:	f002 f928 	bl	8008368 <I2C_GenerateSTART>

	/* Test on I2Cx EV5 and clear it or time out*/

	while (!I2C_CheckEvent(I2C2, I2C_EVENT_MASTER_MODE_SELECT))
 8006118:	bf00      	nop
 800611a:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 800611e:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8006122:	f04f 0101 	mov.w	r1, #1
 8006126:	f2c0 0103 	movt	r1, #3
 800612a:	f002 fbcd 	bl	80088c8 <I2C_CheckEvent>
 800612e:	4603      	mov	r3, r0
 8006130:	2b00      	cmp	r3, #0
 8006132:	d0f2      	beq.n	800611a <masterReceive_HMC5883L+0x122>
	{}

	/* Send I2Cx slave Address for read */
	I2C_Send7bitAddress(I2C2, device, I2C_Direction_Receiver);
 8006134:	79fb      	ldrb	r3, [r7, #7]
 8006136:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 800613a:	f2c4 0000 	movt	r0, #16384	; 0x4000
 800613e:	4619      	mov	r1, r3
 8006140:	f04f 0201 	mov.w	r2, #1
 8006144:	f002 f950 	bl	80083e8 <I2C_Send7bitAddress>

	/* Test on I2Cx EV6 and clear it or time out */

	while (!I2C_CheckEvent(I2C2, I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED))
 8006148:	bf00      	nop
 800614a:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 800614e:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8006152:	f04f 0102 	mov.w	r1, #2
 8006156:	f2c0 0103 	movt	r1, #3
 800615a:	f002 fbb5 	bl	80088c8 <I2C_CheckEvent>
 800615e:	4603      	mov	r3, r0
 8006160:	2b00      	cmp	r3, #0
 8006162:	d0f2      	beq.n	800614a <masterReceive_HMC5883L+0x152>
	{}

	/* I2Cx DMA Enable */
	I2C_DMACmd(I2C2, ENABLE);
 8006164:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 8006168:	f2c4 0000 	movt	r0, #16384	; 0x4000
 800616c:	f04f 0101 	mov.w	r1, #1
 8006170:	f002 fb2e 	bl	80087d0 <I2C_DMACmd>

	/* Enable DMA RX Channel */
	DMA_Cmd(DMA_I2C2_RX, ENABLE);
 8006174:	f246 0058 	movw	r0, #24664	; 0x6058
 8006178:	f2c4 0002 	movt	r0, #16386	; 0x4002
 800617c:	f04f 0101 	mov.w	r1, #1
 8006180:	f001 faac 	bl	80076dc <DMA_Cmd>

	/* Wait until I2Cx_DMA_STREAM_RX enabled or time out */
	while (DMA_GetCmdStatus(DMA_I2C2_RX)!= ENABLE)
 8006184:	bf00      	nop
 8006186:	f246 0058 	movw	r0, #24664	; 0x6058
 800618a:	f2c4 0002 	movt	r0, #16386	; 0x4002
 800618e:	f001 fb7d 	bl	800788c <DMA_GetCmdStatus>
 8006192:	4603      	mov	r3, r0
 8006194:	2b01      	cmp	r3, #1
 8006196:	d1f6      	bne.n	8006186 <masterReceive_HMC5883L+0x18e>
	{}

	/* Transfer complete or time out */

	while (DMA_GetFlagStatus(DMA_I2C2_RX,DMA_FLAG_TCIF3)==RESET)
 8006198:	bf00      	nop
 800619a:	f246 0058 	movw	r0, #24664	; 0x6058
 800619e:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80061a2:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
 80061a6:	f001 fba1 	bl	80078ec <DMA_GetFlagStatus>
 80061aa:	4603      	mov	r3, r0
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d0f4      	beq.n	800619a <masterReceive_HMC5883L+0x1a2>
	{
	}

	/* Send I2Cx STOP Condition */
	I2C_GenerateSTOP(I2C2, ENABLE);
 80061b0:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 80061b4:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80061b8:	f04f 0101 	mov.w	r1, #1
 80061bc:	f002 f8f4 	bl	80083a8 <I2C_GenerateSTOP>

	/* Disable DMA RX Channel */
	DMA_Cmd(DMA_I2C2_RX, DISABLE);
 80061c0:	f246 0058 	movw	r0, #24664	; 0x6058
 80061c4:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80061c8:	f04f 0100 	mov.w	r1, #0
 80061cc:	f001 fa86 	bl	80076dc <DMA_Cmd>

	/* Wait until I2Cx_DMA_STREAM_RX disabled or time out */
	while (DMA_GetCmdStatus(DMA_I2C2_RX)!= DISABLE)
 80061d0:	bf00      	nop
 80061d2:	f246 0058 	movw	r0, #24664	; 0x6058
 80061d6:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80061da:	f001 fb57 	bl	800788c <DMA_GetCmdStatus>
 80061de:	4603      	mov	r3, r0
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d1f6      	bne.n	80061d2 <masterReceive_HMC5883L+0x1da>
	{}
	/* Disable I2C DMA request */
	I2C_DMACmd(I2C2,DISABLE);
 80061e4:	f44f 40b0 	mov.w	r0, #22528	; 0x5800
 80061e8:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80061ec:	f04f 0100 	mov.w	r1, #0
 80061f0:	f002 faee 	bl	80087d0 <I2C_DMACmd>
	return SUCCESS;
 80061f4:	f04f 0301 	mov.w	r3, #1
}
 80061f8:	4618      	mov	r0, r3
 80061fa:	f107 0748 	add.w	r7, r7, #72	; 0x48
 80061fe:	46bd      	mov	sp, r7
 8006200:	bd80      	pop	{r7, pc}
 8006202:	bf00      	nop

08006204 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8006204:	b480      	push	{r7}
 8006206:	af00      	add	r7, sp, #0
}
 8006208:	46bd      	mov	sp, r7
 800620a:	bc80      	pop	{r7}
 800620c:	4770      	bx	lr
 800620e:	bf00      	nop

08006210 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8006210:	b480      	push	{r7}
 8006212:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8006214:	e7fe      	b.n	8006214 <HardFault_Handler+0x4>
 8006216:	bf00      	nop

08006218 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8006218:	b480      	push	{r7}
 800621a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 800621c:	e7fe      	b.n	800621c <MemManage_Handler+0x4>
 800621e:	bf00      	nop

08006220 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8006220:	b480      	push	{r7}
 8006222:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8006224:	e7fe      	b.n	8006224 <BusFault_Handler+0x4>
 8006226:	bf00      	nop

08006228 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8006228:	b480      	push	{r7}
 800622a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 800622c:	e7fe      	b.n	800622c <UsageFault_Handler+0x4>
 800622e:	bf00      	nop

08006230 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8006230:	b480      	push	{r7}
 8006232:	af00      	add	r7, sp, #0
}
 8006234:	46bd      	mov	sp, r7
 8006236:	bc80      	pop	{r7}
 8006238:	4770      	bx	lr
 800623a:	bf00      	nop

0800623c <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800623c:	b480      	push	{r7}
 800623e:	af00      	add	r7, sp, #0
}
 8006240:	46bd      	mov	sp, r7
 8006242:	bc80      	pop	{r7}
 8006244:	4770      	bx	lr
 8006246:	bf00      	nop

08006248 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8006248:	b480      	push	{r7}
 800624a:	af00      	add	r7, sp, #0
}
 800624c:	46bd      	mov	sp, r7
 800624e:	bc80      	pop	{r7}
 8006250:	4770      	bx	lr
 8006252:	bf00      	nop

08006254 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8006254:	b480      	push	{r7}
 8006256:	af00      	add	r7, sp, #0
}
 8006258:	46bd      	mov	sp, r7
 800625a:	bc80      	pop	{r7}
 800625c:	4770      	bx	lr
 800625e:	bf00      	nop

08006260 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8006264:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8006268:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800626c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8006270:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8006274:	6812      	ldr	r2, [r2, #0]
 8006276:	f042 0201 	orr.w	r2, r2, #1
 800627a:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800627c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8006280:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006284:	f04f 0200 	mov.w	r2, #0
 8006288:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800628a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800628e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006292:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8006296:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800629a:	6812      	ldr	r2, [r2, #0]
 800629c:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80062a0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80062a4:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80062a6:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80062aa:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80062ae:	f243 0210 	movw	r2, #12304	; 0x3010
 80062b2:	f2c2 4200 	movt	r2, #9216	; 0x2400
 80062b6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80062b8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80062bc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80062c0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80062c4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80062c8:	6812      	ldr	r2, [r2, #0]
 80062ca:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80062ce:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80062d0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80062d4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80062d8:	f04f 0200 	mov.w	r2, #0
 80062dc:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80062de:	f000 f8c1 	bl	8006464 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80062e2:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80062e6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80062ea:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80062ee:	609a      	str	r2, [r3, #8]
#endif
}
 80062f0:	bd80      	pop	{r7, pc}
 80062f2:	bf00      	nop

080062f4 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80062f4:	b480      	push	{r7}
 80062f6:	b087      	sub	sp, #28
 80062f8:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80062fa:	f04f 0300 	mov.w	r3, #0
 80062fe:	613b      	str	r3, [r7, #16]
 8006300:	f04f 0300 	mov.w	r3, #0
 8006304:	617b      	str	r3, [r7, #20]
 8006306:	f04f 0302 	mov.w	r3, #2
 800630a:	60fb      	str	r3, [r7, #12]
 800630c:	f04f 0300 	mov.w	r3, #0
 8006310:	60bb      	str	r3, [r7, #8]
 8006312:	f04f 0302 	mov.w	r3, #2
 8006316:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8006318:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800631c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006320:	689b      	ldr	r3, [r3, #8]
 8006322:	f003 030c 	and.w	r3, r3, #12
 8006326:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8006328:	693b      	ldr	r3, [r7, #16]
 800632a:	2b04      	cmp	r3, #4
 800632c:	d00d      	beq.n	800634a <SystemCoreClockUpdate+0x56>
 800632e:	2b08      	cmp	r3, #8
 8006330:	d015      	beq.n	800635e <SystemCoreClockUpdate+0x6a>
 8006332:	2b00      	cmp	r3, #0
 8006334:	d169      	bne.n	800640a <SystemCoreClockUpdate+0x116>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8006336:	f240 2300 	movw	r3, #512	; 0x200
 800633a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800633e:	f44f 5210 	mov.w	r2, #9216	; 0x2400
 8006342:	f2c0 02f4 	movt	r2, #244	; 0xf4
 8006346:	601a      	str	r2, [r3, #0]
      break;
 8006348:	e069      	b.n	800641e <SystemCoreClockUpdate+0x12a>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 800634a:	f240 2300 	movw	r3, #512	; 0x200
 800634e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006352:	f44f 5290 	mov.w	r2, #4608	; 0x1200
 8006356:	f2c0 027a 	movt	r2, #122	; 0x7a
 800635a:	601a      	str	r2, [r3, #0]
      break;
 800635c:	e05f      	b.n	800641e <SystemCoreClockUpdate+0x12a>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800635e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8006362:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006366:	685b      	ldr	r3, [r3, #4]
 8006368:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800636c:	ea4f 5393 	mov.w	r3, r3, lsr #22
 8006370:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006372:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8006376:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800637a:	685b      	ldr	r3, [r3, #4]
 800637c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006380:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8006382:	68bb      	ldr	r3, [r7, #8]
 8006384:	2b00      	cmp	r3, #0
 8006386:	d014      	beq.n	80063b2 <SystemCoreClockUpdate+0xbe>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8006388:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 800638c:	f2c0 037a 	movt	r3, #122	; 0x7a
 8006390:	687a      	ldr	r2, [r7, #4]
 8006392:	fbb3 f2f2 	udiv	r2, r3, r2
 8006396:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800639a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800639e:	6859      	ldr	r1, [r3, #4]
 80063a0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80063a4:	400b      	ands	r3, r1
 80063a6:	ea4f 1393 	mov.w	r3, r3, lsr #6
 80063aa:	fb03 f302 	mul.w	r3, r3, r2
 80063ae:	617b      	str	r3, [r7, #20]
 80063b0:	e013      	b.n	80063da <SystemCoreClockUpdate+0xe6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80063b2:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 80063b6:	f2c0 03f4 	movt	r3, #244	; 0xf4
 80063ba:	687a      	ldr	r2, [r7, #4]
 80063bc:	fbb3 f2f2 	udiv	r2, r3, r2
 80063c0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80063c4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80063c8:	6859      	ldr	r1, [r3, #4]
 80063ca:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80063ce:	400b      	ands	r3, r1
 80063d0:	ea4f 1393 	mov.w	r3, r3, lsr #6
 80063d4:	fb03 f302 	mul.w	r3, r3, r2
 80063d8:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80063da:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80063de:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80063e2:	685b      	ldr	r3, [r3, #4]
 80063e4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80063e8:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80063ec:	f103 0301 	add.w	r3, r3, #1
 80063f0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80063f4:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 80063f6:	697a      	ldr	r2, [r7, #20]
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	fbb2 f2f3 	udiv	r2, r2, r3
 80063fe:	f240 2300 	movw	r3, #512	; 0x200
 8006402:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006406:	601a      	str	r2, [r3, #0]
      break;
 8006408:	e009      	b.n	800641e <SystemCoreClockUpdate+0x12a>
    default:
      SystemCoreClock = HSI_VALUE;
 800640a:	f240 2300 	movw	r3, #512	; 0x200
 800640e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006412:	f44f 5210 	mov.w	r2, #9216	; 0x2400
 8006416:	f2c0 02f4 	movt	r2, #244	; 0xf4
 800641a:	601a      	str	r2, [r3, #0]
      break;
 800641c:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800641e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8006422:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006426:	689b      	ldr	r3, [r3, #8]
 8006428:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800642c:	ea4f 1213 	mov.w	r2, r3, lsr #4
 8006430:	f240 2304 	movw	r3, #516	; 0x204
 8006434:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006438:	5c9b      	ldrb	r3, [r3, r2]
 800643a:	b2db      	uxtb	r3, r3
 800643c:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 800643e:	f240 2300 	movw	r3, #512	; 0x200
 8006442:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006446:	681a      	ldr	r2, [r3, #0]
 8006448:	693b      	ldr	r3, [r7, #16]
 800644a:	fa22 f203 	lsr.w	r2, r2, r3
 800644e:	f240 2300 	movw	r3, #512	; 0x200
 8006452:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006456:	601a      	str	r2, [r3, #0]
}
 8006458:	f107 071c 	add.w	r7, r7, #28
 800645c:	46bd      	mov	sp, r7
 800645e:	bc80      	pop	{r7}
 8006460:	4770      	bx	lr
 8006462:	bf00      	nop

08006464 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8006464:	b480      	push	{r7}
 8006466:	b083      	sub	sp, #12
 8006468:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800646a:	f04f 0300 	mov.w	r3, #0
 800646e:	607b      	str	r3, [r7, #4]
 8006470:	f04f 0300 	mov.w	r3, #0
 8006474:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8006476:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800647a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800647e:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8006482:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8006486:	6812      	ldr	r2, [r2, #0]
 8006488:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800648c:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800648e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8006492:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800649c:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	f103 0301 	add.w	r3, r3, #1
 80064a4:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80064a6:	683b      	ldr	r3, [r7, #0]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d103      	bne.n	80064b4 <SetSysClock+0x50>
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80064b2:	d1ec      	bne.n	800648e <SetSysClock+0x2a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80064b4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80064b8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d003      	beq.n	80064ce <SetSysClock+0x6a>
  {
    HSEStatus = (uint32_t)0x01;
 80064c6:	f04f 0301 	mov.w	r3, #1
 80064ca:	603b      	str	r3, [r7, #0]
 80064cc:	e002      	b.n	80064d4 <SetSysClock+0x70>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80064ce:	f04f 0300 	mov.w	r3, #0
 80064d2:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80064d4:	683b      	ldr	r3, [r7, #0]
 80064d6:	2b01      	cmp	r3, #1
 80064d8:	f040 8082 	bne.w	80065e0 <SetSysClock+0x17c>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80064dc:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80064e0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80064e4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80064e8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80064ec:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80064ee:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80064f2:	641a      	str	r2, [r3, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 80064f4:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 80064f8:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80064fc:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
 8006500:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8006504:	6812      	ldr	r2, [r2, #0]
 8006506:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800650a:	601a      	str	r2, [r3, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 800650c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8006510:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006514:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8006518:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800651c:	6892      	ldr	r2, [r2, #8]
 800651e:	609a      	str	r2, [r3, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8006520:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8006524:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006528:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800652c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8006530:	6892      	ldr	r2, [r2, #8]
 8006532:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006536:	609a      	str	r2, [r3, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8006538:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800653c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006540:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8006544:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8006548:	6892      	ldr	r2, [r2, #8]
 800654a:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 800654e:	609a      	str	r2, [r3, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8006550:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8006554:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006558:	f245 4208 	movw	r2, #21512	; 0x5408
 800655c:	f2c0 7240 	movt	r2, #1856	; 0x740
 8006560:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8006562:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8006566:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800656a:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800656e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8006572:	6812      	ldr	r2, [r2, #0]
 8006574:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8006578:	601a      	str	r2, [r3, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800657a:	bf00      	nop
 800657c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8006580:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800658a:	2b00      	cmp	r3, #0
 800658c:	d0f6      	beq.n	800657c <SetSysClock+0x118>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 800658e:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8006592:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8006596:	f240 6205 	movw	r2, #1541	; 0x605
 800659a:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800659c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80065a0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80065a4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80065a8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80065ac:	6892      	ldr	r2, [r2, #8]
 80065ae:	f022 0203 	bic.w	r2, r2, #3
 80065b2:	609a      	str	r2, [r3, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80065b4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80065b8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80065bc:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80065c0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80065c4:	6892      	ldr	r2, [r2, #8]
 80065c6:	f042 0202 	orr.w	r2, r2, #2
 80065ca:	609a      	str	r2, [r3, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80065cc:	bf00      	nop
 80065ce:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80065d2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80065d6:	689b      	ldr	r3, [r3, #8]
 80065d8:	f003 030c 	and.w	r3, r3, #12
 80065dc:	2b08      	cmp	r3, #8
 80065de:	d1f6      	bne.n	80065ce <SetSysClock+0x16a>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 80065e0:	f107 070c 	add.w	r7, r7, #12
 80065e4:	46bd      	mov	sp, r7
 80065e6:	bc80      	pop	{r7}
 80065e8:	4770      	bx	lr
 80065ea:	bf00      	nop

080065ec <NVIC_PriorityGroupConfig>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 80065ec:	b480      	push	{r7}
 80065ee:	b083      	sub	sp, #12
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 80065f4:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80065f8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80065fc:	687a      	ldr	r2, [r7, #4]
 80065fe:	f042 62be 	orr.w	r2, r2, #99614720	; 0x5f00000
 8006602:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 8006606:	60da      	str	r2, [r3, #12]
}
 8006608:	f107 070c 	add.w	r7, r7, #12
 800660c:	46bd      	mov	sp, r7
 800660e:	bc80      	pop	{r7}
 8006610:	4770      	bx	lr
 8006612:	bf00      	nop

08006614 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8006614:	b480      	push	{r7}
 8006616:	b085      	sub	sp, #20
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 800661c:	f04f 0300 	mov.w	r3, #0
 8006620:	73fb      	strb	r3, [r7, #15]
 8006622:	f04f 0300 	mov.w	r3, #0
 8006626:	73bb      	strb	r3, [r7, #14]
 8006628:	f04f 030f 	mov.w	r3, #15
 800662c:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	78db      	ldrb	r3, [r3, #3]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d045      	beq.n	80066c2 <NVIC_Init+0xae>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8006636:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 800663a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800663e:	68db      	ldr	r3, [r3, #12]
 8006640:	ea6f 0303 	mvn.w	r3, r3
 8006644:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006648:	ea4f 2313 	mov.w	r3, r3, lsr #8
 800664c:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 800664e:	7bfb      	ldrb	r3, [r7, #15]
 8006650:	f1c3 0304 	rsb	r3, r3, #4
 8006654:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8006656:	7b7a      	ldrb	r2, [r7, #13]
 8006658:	7bfb      	ldrb	r3, [r7, #15]
 800665a:	fa42 f303 	asr.w	r3, r2, r3
 800665e:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	785b      	ldrb	r3, [r3, #1]
 8006664:	461a      	mov	r2, r3
 8006666:	7bbb      	ldrb	r3, [r7, #14]
 8006668:	fa02 f303 	lsl.w	r3, r2, r3
 800666c:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	789a      	ldrb	r2, [r3, #2]
 8006672:	7b7b      	ldrb	r3, [r7, #13]
 8006674:	4013      	ands	r3, r2
 8006676:	b2da      	uxtb	r2, r3
 8006678:	7bfb      	ldrb	r3, [r7, #15]
 800667a:	4313      	orrs	r3, r2
 800667c:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 800667e:	7bfb      	ldrb	r3, [r7, #15]
 8006680:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8006684:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8006686:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 800668a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800668e:	687a      	ldr	r2, [r7, #4]
 8006690:	7812      	ldrb	r2, [r2, #0]
 8006692:	189b      	adds	r3, r3, r2
 8006694:	7bfa      	ldrb	r2, [r7, #15]
 8006696:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800669a:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 800669e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80066a2:	687a      	ldr	r2, [r7, #4]
 80066a4:	7812      	ldrb	r2, [r2, #0]
 80066a6:	ea4f 1252 	mov.w	r2, r2, lsr #5
 80066aa:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80066ac:	6879      	ldr	r1, [r7, #4]
 80066ae:	7809      	ldrb	r1, [r1, #0]
 80066b0:	f001 011f 	and.w	r1, r1, #31
 80066b4:	f04f 0001 	mov.w	r0, #1
 80066b8:	fa00 f101 	lsl.w	r1, r0, r1
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80066bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80066c0:	e014      	b.n	80066ec <NVIC_Init+0xd8>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80066c2:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 80066c6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80066ca:	687a      	ldr	r2, [r7, #4]
 80066cc:	7812      	ldrb	r2, [r2, #0]
 80066ce:	ea4f 1252 	mov.w	r2, r2, lsr #5
 80066d2:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80066d4:	6879      	ldr	r1, [r7, #4]
 80066d6:	7809      	ldrb	r1, [r1, #0]
 80066d8:	f001 011f 	and.w	r1, r1, #31
 80066dc:	f04f 0001 	mov.w	r0, #1
 80066e0:	fa00 f101 	lsl.w	r1, r0, r1
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80066e4:	f102 0220 	add.w	r2, r2, #32
 80066e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 80066ec:	f107 0714 	add.w	r7, r7, #20
 80066f0:	46bd      	mov	sp, r7
 80066f2:	bc80      	pop	{r7}
 80066f4:	4770      	bx	lr
 80066f6:	bf00      	nop

080066f8 <NVIC_SetVectorTable>:
  *     @arg NVIC_VectTab_FLASH: Vector Table in internal FLASH.
  * @param  Offset: Vector Table base offset field. This value must be a multiple of 0x200.
  * @retval None
  */
void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)
{ 
 80066f8:	b480      	push	{r7}
 80066fa:	b083      	sub	sp, #12
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
 8006700:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 8006702:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8006706:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800670a:	683a      	ldr	r2, [r7, #0]
 800670c:	f022 4260 	bic.w	r2, r2, #3758096384	; 0xe0000000
 8006710:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 8006714:	6879      	ldr	r1, [r7, #4]
 8006716:	430a      	orrs	r2, r1
 8006718:	609a      	str	r2, [r3, #8]
}
 800671a:	f107 070c 	add.w	r7, r7, #12
 800671e:	46bd      	mov	sp, r7
 8006720:	bc80      	pop	{r7}
 8006722:	4770      	bx	lr

08006724 <NVIC_SystemLPConfig>:
  *     @arg NVIC_LP_SLEEPONEXIT: Low Power Sleep on Exit.
  * @param  NewState: new state of LP condition. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)
{
 8006724:	b480      	push	{r7}
 8006726:	b083      	sub	sp, #12
 8006728:	af00      	add	r7, sp, #0
 800672a:	4602      	mov	r2, r0
 800672c:	460b      	mov	r3, r1
 800672e:	71fa      	strb	r2, [r7, #7]
 8006730:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 8006732:	79bb      	ldrb	r3, [r7, #6]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d00c      	beq.n	8006752 <NVIC_SystemLPConfig+0x2e>
  {
    SCB->SCR |= LowPowerMode;
 8006738:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 800673c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006740:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8006744:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8006748:	6911      	ldr	r1, [r2, #16]
 800674a:	79fa      	ldrb	r2, [r7, #7]
 800674c:	430a      	orrs	r2, r1
 800674e:	611a      	str	r2, [r3, #16]
 8006750:	e00d      	b.n	800676e <NVIC_SystemLPConfig+0x4a>
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
 8006752:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8006756:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800675a:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 800675e:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8006762:	6911      	ldr	r1, [r2, #16]
 8006764:	79fa      	ldrb	r2, [r7, #7]
 8006766:	ea6f 0202 	mvn.w	r2, r2
 800676a:	400a      	ands	r2, r1
 800676c:	611a      	str	r2, [r3, #16]
  }
}
 800676e:	f107 070c 	add.w	r7, r7, #12
 8006772:	46bd      	mov	sp, r7
 8006774:	bc80      	pop	{r7}
 8006776:	4770      	bx	lr

08006778 <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
 8006778:	b480      	push	{r7}
 800677a:	b083      	sub	sp, #12
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2b04      	cmp	r3, #4
 8006784:	d10c      	bne.n	80067a0 <SysTick_CLKSourceConfig+0x28>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 8006786:	f24e 0310 	movw	r3, #57360	; 0xe010
 800678a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800678e:	f24e 0210 	movw	r2, #57360	; 0xe010
 8006792:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8006796:	6812      	ldr	r2, [r2, #0]
 8006798:	f042 0204 	orr.w	r2, r2, #4
 800679c:	601a      	str	r2, [r3, #0]
 800679e:	e00b      	b.n	80067b8 <SysTick_CLKSourceConfig+0x40>
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 80067a0:	f24e 0310 	movw	r3, #57360	; 0xe010
 80067a4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80067a8:	f24e 0210 	movw	r2, #57360	; 0xe010
 80067ac:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80067b0:	6812      	ldr	r2, [r2, #0]
 80067b2:	f022 0204 	bic.w	r2, r2, #4
 80067b6:	601a      	str	r2, [r3, #0]
  }
}
 80067b8:	f107 070c 	add.w	r7, r7, #12
 80067bc:	46bd      	mov	sp, r7
 80067be:	bc80      	pop	{r7}
 80067c0:	4770      	bx	lr
 80067c2:	bf00      	nop

080067c4 <ADC_DeInit>:
  *         values.
  * @param  None
  * @retval None
  */
void ADC_DeInit(void)
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	af00      	add	r7, sp, #0
  /* Enable all ADCs reset state */
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, ENABLE);
 80067c8:	f44f 7080 	mov.w	r0, #256	; 0x100
 80067cc:	f04f 0101 	mov.w	r1, #1
 80067d0:	f002 fe86 	bl	80094e0 <RCC_APB2PeriphResetCmd>
  
  /* Release all ADCs from reset state */
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, DISABLE);
 80067d4:	f44f 7080 	mov.w	r0, #256	; 0x100
 80067d8:	f04f 0100 	mov.w	r1, #0
 80067dc:	f002 fe80 	bl	80094e0 <RCC_APB2PeriphResetCmd>
}
 80067e0:	bd80      	pop	{r7, pc}
 80067e2:	bf00      	nop

080067e4 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 80067e4:	b480      	push	{r7}
 80067e6:	b085      	sub	sp, #20
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
 80067ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 80067ee:	f04f 0300 	mov.w	r3, #0
 80067f2:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 80067f4:	f04f 0300 	mov.w	r3, #0
 80067f8:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	685b      	ldr	r3, [r3, #4]
 80067fe:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8006806:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800680a:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 800680c:	683b      	ldr	r3, [r7, #0]
 800680e:	791b      	ldrb	r3, [r3, #4]
 8006810:	ea4f 2203 	mov.w	r2, r3, lsl #8
                                   ADC_InitStruct->ADC_Resolution);
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	681b      	ldr	r3, [r3, #0]
  tmpreg1 &= CR1_CLEAR_MASK;
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8006818:	4313      	orrs	r3, r2
 800681a:	68fa      	ldr	r2, [r7, #12]
 800681c:	4313      	orrs	r3, r2
 800681e:	60fb      	str	r3, [r7, #12]
                                   ADC_InitStruct->ADC_Resolution);
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	68fa      	ldr	r2, [r7, #12]
 8006824:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	689b      	ldr	r3, [r3, #8]
 800682a:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 800682c:	68fa      	ldr	r2, [r7, #12]
 800682e:	f24f 73fd 	movw	r3, #63485	; 0xf7fd
 8006832:	f2cc 03ff 	movt	r3, #49407	; 0xc0ff
 8006836:	4013      	ands	r3, r2
 8006838:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	68db      	ldr	r3, [r3, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8006842:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	689b      	ldr	r3, [r3, #8]
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8006848:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	795b      	ldrb	r3, [r3, #5]
 800684e:	ea4f 0343 	mov.w	r3, r3, lsl #1
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8006852:	4313      	orrs	r3, r2
 8006854:	68fa      	ldr	r2, [r7, #12]
 8006856:	4313      	orrs	r3, r2
 8006858:	60fb      	str	r3, [r7, #12]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	68fa      	ldr	r2, [r7, #12]
 800685e:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006864:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800686c:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	7d1b      	ldrb	r3, [r3, #20]
 8006872:	f103 33ff 	add.w	r3, r3, #4294967295
 8006876:	b2da      	uxtb	r2, r3
 8006878:	7afb      	ldrb	r3, [r7, #11]
 800687a:	4313      	orrs	r3, r2
 800687c:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 800687e:	7afb      	ldrb	r3, [r7, #11]
 8006880:	ea4f 5303 	mov.w	r3, r3, lsl #20
 8006884:	68fa      	ldr	r2, [r7, #12]
 8006886:	4313      	orrs	r3, r2
 8006888:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	68fa      	ldr	r2, [r7, #12]
 800688e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8006890:	f107 0714 	add.w	r7, r7, #20
 8006894:	46bd      	mov	sp, r7
 8006896:	bc80      	pop	{r7}
 8006898:	4770      	bx	lr
 800689a:	bf00      	nop

0800689c <ADC_StructInit>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
 800689c:	b480      	push	{r7}
 800689e:	b083      	sub	sp, #12
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	f04f 0200 	mov.w	r2, #0
 80068aa:	601a      	str	r2, [r3, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	f04f 0200 	mov.w	r2, #0
 80068b2:	711a      	strb	r2, [r3, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	f04f 0200 	mov.w	r2, #0
 80068ba:	715a      	strb	r2, [r3, #5]

  /* Initialize the ADC_ExternalTrigConvEdge member */
  ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	f04f 0200 	mov.w	r2, #0
 80068c2:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	f04f 0200 	mov.w	r2, #0
 80068ca:	60da      	str	r2, [r3, #12]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	f04f 0200 	mov.w	r2, #0
 80068d2:	611a      	str	r2, [r3, #16]

  /* Initialize the ADC_NbrOfConversion member */
  ADC_InitStruct->ADC_NbrOfConversion = 1;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	f04f 0201 	mov.w	r2, #1
 80068da:	751a      	strb	r2, [r3, #20]
}
 80068dc:	f107 070c 	add.w	r7, r7, #12
 80068e0:	46bd      	mov	sp, r7
 80068e2:	bc80      	pop	{r7}
 80068e4:	4770      	bx	lr
 80068e6:	bf00      	nop

080068e8 <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 80068e8:	b480      	push	{r7}
 80068ea:	b085      	sub	sp, #20
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 80068f0:	f04f 0300 	mov.w	r3, #0
 80068f4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 80068f6:	f44f 530c 	mov.w	r3, #8960	; 0x2300
 80068fa:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80068fe:	685b      	ldr	r3, [r3, #4]
 8006900:	60fb      	str	r3, [r7, #12]
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 8006902:	68fa      	ldr	r2, [r7, #12]
 8006904:	f243 03e0 	movw	r3, #12512	; 0x30e0
 8006908:	f6cf 73fc 	movt	r3, #65532	; 0xfffc
 800690c:	4013      	ands	r3, r2
 800690e:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	685b      	ldr	r3, [r3, #4]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8006918:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	689b      	ldr	r3, [r3, #8]
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
                        ADC_CommonInitStruct->ADC_Prescaler | 
 800691e:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	68db      	ldr	r3, [r3, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8006924:	4313      	orrs	r3, r2
 8006926:	68fa      	ldr	r2, [r7, #12]
 8006928:	4313      	orrs	r3, r2
 800692a:	60fb      	str	r3, [r7, #12]
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 800692c:	f44f 530c 	mov.w	r3, #8960	; 0x2300
 8006930:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006934:	68fa      	ldr	r2, [r7, #12]
 8006936:	605a      	str	r2, [r3, #4]
}
 8006938:	f107 0714 	add.w	r7, r7, #20
 800693c:	46bd      	mov	sp, r7
 800693e:	bc80      	pop	{r7}
 8006940:	4770      	bx	lr
 8006942:	bf00      	nop

08006944 <ADC_CommonStructInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void ADC_CommonStructInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8006944:	b480      	push	{r7}
 8006946:	b083      	sub	sp, #12
 8006948:	af00      	add	r7, sp, #0
 800694a:	6078      	str	r0, [r7, #4]
  /* Initialize the ADC_Mode member */
  ADC_CommonInitStruct->ADC_Mode = ADC_Mode_Independent;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	f04f 0200 	mov.w	r2, #0
 8006952:	601a      	str	r2, [r3, #0]

  /* initialize the ADC_Prescaler member */
  ADC_CommonInitStruct->ADC_Prescaler = ADC_Prescaler_Div2;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	f04f 0200 	mov.w	r2, #0
 800695a:	605a      	str	r2, [r3, #4]

  /* Initialize the ADC_DMAAccessMode member */
  ADC_CommonInitStruct->ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	f04f 0200 	mov.w	r2, #0
 8006962:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_TwoSamplingDelay member */
  ADC_CommonInitStruct->ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	f04f 0200 	mov.w	r2, #0
 800696a:	60da      	str	r2, [r3, #12]
}
 800696c:	f107 070c 	add.w	r7, r7, #12
 8006970:	46bd      	mov	sp, r7
 8006972:	bc80      	pop	{r7}
 8006974:	4770      	bx	lr
 8006976:	bf00      	nop

08006978 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8006978:	b480      	push	{r7}
 800697a:	b083      	sub	sp, #12
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
 8006980:	460b      	mov	r3, r1
 8006982:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006984:	78fb      	ldrb	r3, [r7, #3]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d006      	beq.n	8006998 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	689b      	ldr	r3, [r3, #8]
 800698e:	f043 0201 	orr.w	r2, r3, #1
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	609a      	str	r2, [r3, #8]
 8006996:	e005      	b.n	80069a4 <ADC_Cmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	689b      	ldr	r3, [r3, #8]
 800699c:	f023 0201 	bic.w	r2, r3, #1
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	609a      	str	r2, [r3, #8]
  }
}
 80069a4:	f107 070c 	add.w	r7, r7, #12
 80069a8:	46bd      	mov	sp, r7
 80069aa:	bc80      	pop	{r7}
 80069ac:	4770      	bx	lr
 80069ae:	bf00      	nop

080069b0 <ADC_AnalogWatchdogCmd>:
  *            @arg ADC_AnalogWatchdog_AllRegAllInjecEnable: Analog watchdog on all regular and injected channels
  *            @arg ADC_AnalogWatchdog_None: No channel guarded by the analog watchdog
  * @retval None	  
  */
void ADC_AnalogWatchdogCmd(ADC_TypeDef* ADCx, uint32_t ADC_AnalogWatchdog)
{
 80069b0:	b480      	push	{r7}
 80069b2:	b085      	sub	sp, #20
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
 80069b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80069ba:	f04f 0300 	mov.w	r3, #0
 80069be:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_ANALOG_WATCHDOG(ADC_AnalogWatchdog));
  
  /* Get the old register value */
  tmpreg = ADCx->CR1;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	685b      	ldr	r3, [r3, #4]
 80069c4:	60fb      	str	r3, [r7, #12]
  
  /* Clear AWDEN, JAWDEN and AWDSGL bits */
  tmpreg &= CR1_AWDMode_RESET;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80069cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80069d0:	60fb      	str	r3, [r7, #12]
  
  /* Set the analog watchdog enable mode */
  tmpreg |= ADC_AnalogWatchdog;
 80069d2:	68fa      	ldr	r2, [r7, #12]
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	4313      	orrs	r3, r2
 80069d8:	60fb      	str	r3, [r7, #12]
  
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	68fa      	ldr	r2, [r7, #12]
 80069de:	605a      	str	r2, [r3, #4]
}
 80069e0:	f107 0714 	add.w	r7, r7, #20
 80069e4:	46bd      	mov	sp, r7
 80069e6:	bc80      	pop	{r7}
 80069e8:	4770      	bx	lr
 80069ea:	bf00      	nop

080069ec <ADC_AnalogWatchdogThresholdsConfig>:
  *          This parameter must be a 12-bit value.
  * @retval None
  */
void ADC_AnalogWatchdogThresholdsConfig(ADC_TypeDef* ADCx, uint16_t HighThreshold,
                                        uint16_t LowThreshold)
{
 80069ec:	b480      	push	{r7}
 80069ee:	b083      	sub	sp, #12
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
 80069f4:	4613      	mov	r3, r2
 80069f6:	460a      	mov	r2, r1
 80069f8:	807a      	strh	r2, [r7, #2]
 80069fa:	803b      	strh	r3, [r7, #0]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_THRESHOLD(HighThreshold));
  assert_param(IS_ADC_THRESHOLD(LowThreshold));
  
  /* Set the ADCx high threshold */
  ADCx->HTR = HighThreshold;
 80069fc:	887a      	ldrh	r2, [r7, #2]
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Set the ADCx low threshold */
  ADCx->LTR = LowThreshold;
 8006a02:	883a      	ldrh	r2, [r7, #0]
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006a08:	f107 070c 	add.w	r7, r7, #12
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	bc80      	pop	{r7}
 8006a10:	4770      	bx	lr
 8006a12:	bf00      	nop

08006a14 <ADC_AnalogWatchdogSingleChannelConfig>:
  *            @arg ADC_Channel_17: ADC Channel17 selected
  *            @arg ADC_Channel_18: ADC Channel18 selected
  * @retval None
  */
void ADC_AnalogWatchdogSingleChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel)
{
 8006a14:	b480      	push	{r7}
 8006a16:	b085      	sub	sp, #20
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
 8006a1c:	460b      	mov	r3, r1
 8006a1e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg = 0;
 8006a20:	f04f 0300 	mov.w	r3, #0
 8006a24:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  
  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	685b      	ldr	r3, [r3, #4]
 8006a2a:	60fb      	str	r3, [r7, #12]
  
  /* Clear the Analog watchdog channel select bits */
  tmpreg &= CR1_AWDCH_RESET;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	f023 031f 	bic.w	r3, r3, #31
 8006a32:	60fb      	str	r3, [r7, #12]
  
  /* Set the Analog watchdog channel */
  tmpreg |= ADC_Channel;
 8006a34:	78fb      	ldrb	r3, [r7, #3]
 8006a36:	68fa      	ldr	r2, [r7, #12]
 8006a38:	4313      	orrs	r3, r2
 8006a3a:	60fb      	str	r3, [r7, #12]
  
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	68fa      	ldr	r2, [r7, #12]
 8006a40:	605a      	str	r2, [r3, #4]
}
 8006a42:	f107 0714 	add.w	r7, r7, #20
 8006a46:	46bd      	mov	sp, r7
 8006a48:	bc80      	pop	{r7}
 8006a4a:	4770      	bx	lr

08006a4c <ADC_TempSensorVrefintCmd>:
  * @param  NewState: new state of the temperature sensor and Vrefint channels.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_TempSensorVrefintCmd(FunctionalState NewState)                
{
 8006a4c:	b480      	push	{r7}
 8006a4e:	b083      	sub	sp, #12
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	4603      	mov	r3, r0
 8006a54:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006a56:	79fb      	ldrb	r3, [r7, #7]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d00c      	beq.n	8006a76 <ADC_TempSensorVrefintCmd+0x2a>
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC->CCR |= (uint32_t)ADC_CCR_TSVREFE;
 8006a5c:	f44f 530c 	mov.w	r3, #8960	; 0x2300
 8006a60:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006a64:	f44f 520c 	mov.w	r2, #8960	; 0x2300
 8006a68:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006a6c:	6852      	ldr	r2, [r2, #4]
 8006a6e:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8006a72:	605a      	str	r2, [r3, #4]
 8006a74:	e00b      	b.n	8006a8e <ADC_TempSensorVrefintCmd+0x42>
  }
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC->CCR &= (uint32_t)(~ADC_CCR_TSVREFE);
 8006a76:	f44f 530c 	mov.w	r3, #8960	; 0x2300
 8006a7a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006a7e:	f44f 520c 	mov.w	r2, #8960	; 0x2300
 8006a82:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006a86:	6852      	ldr	r2, [r2, #4]
 8006a88:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8006a8c:	605a      	str	r2, [r3, #4]
  }
}
 8006a8e:	f107 070c 	add.w	r7, r7, #12
 8006a92:	46bd      	mov	sp, r7
 8006a94:	bc80      	pop	{r7}
 8006a96:	4770      	bx	lr

08006a98 <ADC_VBATCmd>:
  * @param  NewState: new state of the VBAT channel.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_VBATCmd(FunctionalState NewState)                             
{
 8006a98:	b480      	push	{r7}
 8006a9a:	b083      	sub	sp, #12
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	4603      	mov	r3, r0
 8006aa0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006aa2:	79fb      	ldrb	r3, [r7, #7]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d00c      	beq.n	8006ac2 <ADC_VBATCmd+0x2a>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= (uint32_t)ADC_CCR_VBATE;
 8006aa8:	f44f 530c 	mov.w	r3, #8960	; 0x2300
 8006aac:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006ab0:	f44f 520c 	mov.w	r2, #8960	; 0x2300
 8006ab4:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006ab8:	6852      	ldr	r2, [r2, #4]
 8006aba:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8006abe:	605a      	str	r2, [r3, #4]
 8006ac0:	e00b      	b.n	8006ada <ADC_VBATCmd+0x42>
  }
  else
  {
    /* Disable the VBAT channel*/
    ADC->CCR &= (uint32_t)(~ADC_CCR_VBATE);
 8006ac2:	f44f 530c 	mov.w	r3, #8960	; 0x2300
 8006ac6:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006aca:	f44f 520c 	mov.w	r2, #8960	; 0x2300
 8006ace:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006ad2:	6852      	ldr	r2, [r2, #4]
 8006ad4:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 8006ad8:	605a      	str	r2, [r3, #4]
  }
}
 8006ada:	f107 070c 	add.w	r7, r7, #12
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	bc80      	pop	{r7}
 8006ae2:	4770      	bx	lr

08006ae4 <ADC_RegularChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8006ae4:	b480      	push	{r7}
 8006ae6:	b085      	sub	sp, #20
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	6078      	str	r0, [r7, #4]
 8006aec:	70f9      	strb	r1, [r7, #3]
 8006aee:	70ba      	strb	r2, [r7, #2]
 8006af0:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8006af2:	f04f 0300 	mov.w	r3, #0
 8006af6:	60fb      	str	r3, [r7, #12]
 8006af8:	f04f 0300 	mov.w	r3, #0
 8006afc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8006afe:	78fb      	ldrb	r3, [r7, #3]
 8006b00:	2b09      	cmp	r3, #9
 8006b02:	d927      	bls.n	8006b54 <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	68db      	ldr	r3, [r3, #12]
 8006b08:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 8006b0a:	78fa      	ldrb	r2, [r7, #3]
 8006b0c:	4613      	mov	r3, r2
 8006b0e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006b12:	189b      	adds	r3, r3, r2
 8006b14:	f1a3 031e 	sub.w	r3, r3, #30
 8006b18:	f04f 0207 	mov.w	r2, #7
 8006b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8006b20:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8006b22:	68bb      	ldr	r3, [r7, #8]
 8006b24:	ea6f 0303 	mvn.w	r3, r3
 8006b28:	68fa      	ldr	r2, [r7, #12]
 8006b2a:	4013      	ands	r3, r2
 8006b2c:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8006b2e:	7879      	ldrb	r1, [r7, #1]
 8006b30:	78fa      	ldrb	r2, [r7, #3]
 8006b32:	4613      	mov	r3, r2
 8006b34:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006b38:	189b      	adds	r3, r3, r2
 8006b3a:	f1a3 031e 	sub.w	r3, r3, #30
 8006b3e:	fa01 f303 	lsl.w	r3, r1, r3
 8006b42:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8006b44:	68fa      	ldr	r2, [r7, #12]
 8006b46:	68bb      	ldr	r3, [r7, #8]
 8006b48:	4313      	orrs	r3, r2
 8006b4a:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	68fa      	ldr	r2, [r7, #12]
 8006b50:	60da      	str	r2, [r3, #12]
 8006b52:	e022      	b.n	8006b9a <ADC_RegularChannelConfig+0xb6>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	691b      	ldr	r3, [r3, #16]
 8006b58:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8006b5a:	78fa      	ldrb	r2, [r7, #3]
 8006b5c:	4613      	mov	r3, r2
 8006b5e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006b62:	189b      	adds	r3, r3, r2
 8006b64:	f04f 0207 	mov.w	r2, #7
 8006b68:	fa02 f303 	lsl.w	r3, r2, r3
 8006b6c:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8006b6e:	68bb      	ldr	r3, [r7, #8]
 8006b70:	ea6f 0303 	mvn.w	r3, r3
 8006b74:	68fa      	ldr	r2, [r7, #12]
 8006b76:	4013      	ands	r3, r2
 8006b78:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8006b7a:	7879      	ldrb	r1, [r7, #1]
 8006b7c:	78fa      	ldrb	r2, [r7, #3]
 8006b7e:	4613      	mov	r3, r2
 8006b80:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006b84:	189b      	adds	r3, r3, r2
 8006b86:	fa01 f303 	lsl.w	r3, r1, r3
 8006b8a:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8006b8c:	68fa      	ldr	r2, [r7, #12]
 8006b8e:	68bb      	ldr	r3, [r7, #8]
 8006b90:	4313      	orrs	r3, r2
 8006b92:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	68fa      	ldr	r2, [r7, #12]
 8006b98:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8006b9a:	78bb      	ldrb	r3, [r7, #2]
 8006b9c:	2b06      	cmp	r3, #6
 8006b9e:	d827      	bhi.n	8006bf0 <ADC_RegularChannelConfig+0x10c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ba4:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 8006ba6:	78bb      	ldrb	r3, [r7, #2]
 8006ba8:	f103 32ff 	add.w	r2, r3, #4294967295
 8006bac:	4613      	mov	r3, r2
 8006bae:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006bb2:	189b      	adds	r3, r3, r2
 8006bb4:	f04f 021f 	mov.w	r2, #31
 8006bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8006bbc:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8006bbe:	68bb      	ldr	r3, [r7, #8]
 8006bc0:	ea6f 0303 	mvn.w	r3, r3
 8006bc4:	68fa      	ldr	r2, [r7, #12]
 8006bc6:	4013      	ands	r3, r2
 8006bc8:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 8006bca:	78f9      	ldrb	r1, [r7, #3]
 8006bcc:	78bb      	ldrb	r3, [r7, #2]
 8006bce:	f103 32ff 	add.w	r2, r3, #4294967295
 8006bd2:	4613      	mov	r3, r2
 8006bd4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006bd8:	189b      	adds	r3, r3, r2
 8006bda:	fa01 f303 	lsl.w	r3, r1, r3
 8006bde:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8006be0:	68fa      	ldr	r2, [r7, #12]
 8006be2:	68bb      	ldr	r3, [r7, #8]
 8006be4:	4313      	orrs	r3, r2
 8006be6:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	68fa      	ldr	r2, [r7, #12]
 8006bec:	635a      	str	r2, [r3, #52]	; 0x34
 8006bee:	e051      	b.n	8006c94 <ADC_RegularChannelConfig+0x1b0>
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8006bf0:	78bb      	ldrb	r3, [r7, #2]
 8006bf2:	2b0c      	cmp	r3, #12
 8006bf4:	d827      	bhi.n	8006c46 <ADC_RegularChannelConfig+0x162>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bfa:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 8006bfc:	78ba      	ldrb	r2, [r7, #2]
 8006bfe:	4613      	mov	r3, r2
 8006c00:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006c04:	189b      	adds	r3, r3, r2
 8006c06:	f1a3 0323 	sub.w	r3, r3, #35	; 0x23
 8006c0a:	f04f 021f 	mov.w	r2, #31
 8006c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8006c12:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8006c14:	68bb      	ldr	r3, [r7, #8]
 8006c16:	ea6f 0303 	mvn.w	r3, r3
 8006c1a:	68fa      	ldr	r2, [r7, #12]
 8006c1c:	4013      	ands	r3, r2
 8006c1e:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8006c20:	78f9      	ldrb	r1, [r7, #3]
 8006c22:	78ba      	ldrb	r2, [r7, #2]
 8006c24:	4613      	mov	r3, r2
 8006c26:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006c2a:	189b      	adds	r3, r3, r2
 8006c2c:	f1a3 0323 	sub.w	r3, r3, #35	; 0x23
 8006c30:	fa01 f303 	lsl.w	r3, r1, r3
 8006c34:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8006c36:	68fa      	ldr	r2, [r7, #12]
 8006c38:	68bb      	ldr	r3, [r7, #8]
 8006c3a:	4313      	orrs	r3, r2
 8006c3c:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	68fa      	ldr	r2, [r7, #12]
 8006c42:	631a      	str	r2, [r3, #48]	; 0x30
 8006c44:	e026      	b.n	8006c94 <ADC_RegularChannelConfig+0x1b0>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c4a:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8006c4c:	78ba      	ldrb	r2, [r7, #2]
 8006c4e:	4613      	mov	r3, r2
 8006c50:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006c54:	189b      	adds	r3, r3, r2
 8006c56:	f1a3 0341 	sub.w	r3, r3, #65	; 0x41
 8006c5a:	f04f 021f 	mov.w	r2, #31
 8006c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8006c62:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8006c64:	68bb      	ldr	r3, [r7, #8]
 8006c66:	ea6f 0303 	mvn.w	r3, r3
 8006c6a:	68fa      	ldr	r2, [r7, #12]
 8006c6c:	4013      	ands	r3, r2
 8006c6e:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8006c70:	78f9      	ldrb	r1, [r7, #3]
 8006c72:	78ba      	ldrb	r2, [r7, #2]
 8006c74:	4613      	mov	r3, r2
 8006c76:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006c7a:	189b      	adds	r3, r3, r2
 8006c7c:	f1a3 0341 	sub.w	r3, r3, #65	; 0x41
 8006c80:	fa01 f303 	lsl.w	r3, r1, r3
 8006c84:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8006c86:	68fa      	ldr	r2, [r7, #12]
 8006c88:	68bb      	ldr	r3, [r7, #8]
 8006c8a:	4313      	orrs	r3, r2
 8006c8c:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	68fa      	ldr	r2, [r7, #12]
 8006c92:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8006c94:	f107 0714 	add.w	r7, r7, #20
 8006c98:	46bd      	mov	sp, r7
 8006c9a:	bc80      	pop	{r7}
 8006c9c:	4770      	bx	lr
 8006c9e:	bf00      	nop

08006ca0 <ADC_SoftwareStartConv>:
  * @brief  Enables the selected ADC software start conversion of the regular channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
{
 8006ca0:	b480      	push	{r7}
 8006ca2:	b083      	sub	sp, #12
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	689b      	ldr	r3, [r3, #8]
 8006cac:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	609a      	str	r2, [r3, #8]
}
 8006cb4:	f107 070c 	add.w	r7, r7, #12
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	bc80      	pop	{r7}
 8006cbc:	4770      	bx	lr
 8006cbe:	bf00      	nop

08006cc0 <ADC_GetSoftwareStartConvStatus>:
  * @brief  Gets the selected ADC Software start regular conversion Status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC software start conversion (SET or RESET).
  */
FlagStatus ADC_GetSoftwareStartConvStatus(ADC_TypeDef* ADCx)
{
 8006cc0:	b480      	push	{r7}
 8006cc2:	b085      	sub	sp, #20
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8006cc8:	f04f 0300 	mov.w	r3, #0
 8006ccc:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Check the status of SWSTART bit */
  if ((ADCx->CR2 & ADC_CR2_JSWSTART) != (uint32_t)RESET)
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	689b      	ldr	r3, [r3, #8]
 8006cd2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d003      	beq.n	8006ce2 <ADC_GetSoftwareStartConvStatus+0x22>
  {
    /* SWSTART bit is set */
    bitstatus = SET;
 8006cda:	f04f 0301 	mov.w	r3, #1
 8006cde:	73fb      	strb	r3, [r7, #15]
 8006ce0:	e002      	b.n	8006ce8 <ADC_GetSoftwareStartConvStatus+0x28>
  }
  else
  {
    /* SWSTART bit is reset */
    bitstatus = RESET;
 8006ce2:	f04f 0300 	mov.w	r3, #0
 8006ce6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return the SWSTART bit status */
  return  bitstatus;
 8006ce8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cea:	4618      	mov	r0, r3
 8006cec:	f107 0714 	add.w	r7, r7, #20
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	bc80      	pop	{r7}
 8006cf4:	4770      	bx	lr
 8006cf6:	bf00      	nop

08006cf8 <ADC_EOCOnEachRegularChannelCmd>:
  * @param  NewState: new state of the selected ADC EOC flag rising
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_EOCOnEachRegularChannelCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8006cf8:	b480      	push	{r7}
 8006cfa:	b083      	sub	sp, #12
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	6078      	str	r0, [r7, #4]
 8006d00:	460b      	mov	r3, r1
 8006d02:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8006d04:	78fb      	ldrb	r3, [r7, #3]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d006      	beq.n	8006d18 <ADC_EOCOnEachRegularChannelCmd+0x20>
  {
    /* Enable the selected ADC EOC rising on each regular channel conversion */
    ADCx->CR2 |= (uint32_t)ADC_CR2_EOCS;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	689b      	ldr	r3, [r3, #8]
 8006d0e:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	609a      	str	r2, [r3, #8]
 8006d16:	e005      	b.n	8006d24 <ADC_EOCOnEachRegularChannelCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC EOC rising on each regular channel conversion */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_EOCS);
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	689b      	ldr	r3, [r3, #8]
 8006d1c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	609a      	str	r2, [r3, #8]
  }
}
 8006d24:	f107 070c 	add.w	r7, r7, #12
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	bc80      	pop	{r7}
 8006d2c:	4770      	bx	lr
 8006d2e:	bf00      	nop

08006d30 <ADC_ContinuousModeCmd>:
  * @param  NewState: new state of the selected ADC continuous conversion mode
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ContinuousModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8006d30:	b480      	push	{r7}
 8006d32:	b083      	sub	sp, #12
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
 8006d38:	460b      	mov	r3, r1
 8006d3a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8006d3c:	78fb      	ldrb	r3, [r7, #3]
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d006      	beq.n	8006d50 <ADC_ContinuousModeCmd+0x20>
  {
    /* Enable the selected ADC continuous conversion mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_CONT;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	689b      	ldr	r3, [r3, #8]
 8006d46:	f043 0202 	orr.w	r2, r3, #2
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	609a      	str	r2, [r3, #8]
 8006d4e:	e005      	b.n	8006d5c <ADC_ContinuousModeCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC continuous conversion mode */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_CONT);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	689b      	ldr	r3, [r3, #8]
 8006d54:	f023 0202 	bic.w	r2, r3, #2
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	609a      	str	r2, [r3, #8]
  }
}
 8006d5c:	f107 070c 	add.w	r7, r7, #12
 8006d60:	46bd      	mov	sp, r7
 8006d62:	bc80      	pop	{r7}
 8006d64:	4770      	bx	lr
 8006d66:	bf00      	nop

08006d68 <ADC_DiscModeChannelCountConfig>:
  * @param  Number: specifies the discontinuous mode regular channel count value.
  *          This number must be between 1 and 8.
  * @retval None
  */
void ADC_DiscModeChannelCountConfig(ADC_TypeDef* ADCx, uint8_t Number)
{
 8006d68:	b480      	push	{r7}
 8006d6a:	b085      	sub	sp, #20
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
 8006d70:	460b      	mov	r3, r1
 8006d72:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg1 = 0;
 8006d74:	f04f 0300 	mov.w	r3, #0
 8006d78:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg2 = 0;
 8006d7a:	f04f 0300 	mov.w	r3, #0
 8006d7e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));
  
  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	685b      	ldr	r3, [r3, #4]
 8006d84:	60fb      	str	r3, [r7, #12]
  
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_RESET;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8006d8c:	60fb      	str	r3, [r7, #12]
  
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
 8006d8e:	78fb      	ldrb	r3, [r7, #3]
 8006d90:	f103 33ff 	add.w	r3, r3, #4294967295
 8006d94:	60bb      	str	r3, [r7, #8]
  tmpreg1 |= tmpreg2 << 13;
 8006d96:	68bb      	ldr	r3, [r7, #8]
 8006d98:	ea4f 3343 	mov.w	r3, r3, lsl #13
 8006d9c:	68fa      	ldr	r2, [r7, #12]
 8006d9e:	4313      	orrs	r3, r2
 8006da0:	60fb      	str	r3, [r7, #12]
  
  /* Store the new register value */
  ADCx->CR1 = tmpreg1;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	68fa      	ldr	r2, [r7, #12]
 8006da6:	605a      	str	r2, [r3, #4]
}
 8006da8:	f107 0714 	add.w	r7, r7, #20
 8006dac:	46bd      	mov	sp, r7
 8006dae:	bc80      	pop	{r7}
 8006db0:	4770      	bx	lr
 8006db2:	bf00      	nop

08006db4 <ADC_DiscModeCmd>:
  *         regular group channel.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8006db4:	b480      	push	{r7}
 8006db6:	b083      	sub	sp, #12
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
 8006dbc:	460b      	mov	r3, r1
 8006dbe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8006dc0:	78fb      	ldrb	r3, [r7, #3]
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d006      	beq.n	8006dd4 <ADC_DiscModeCmd+0x20>
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	685b      	ldr	r3, [r3, #4]
 8006dca:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	605a      	str	r2, [r3, #4]
 8006dd2:	e005      	b.n	8006de0 <ADC_DiscModeCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    ADCx->CR1 &= (uint32_t)(~ADC_CR1_DISCEN);
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	685b      	ldr	r3, [r3, #4]
 8006dd8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	605a      	str	r2, [r3, #4]
  }
}
 8006de0:	f107 070c 	add.w	r7, r7, #12
 8006de4:	46bd      	mov	sp, r7
 8006de6:	bc80      	pop	{r7}
 8006de8:	4770      	bx	lr
 8006dea:	bf00      	nop

08006dec <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 8006dec:	b480      	push	{r7}
 8006dee:	b083      	sub	sp, #12
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006df8:	b29b      	uxth	r3, r3
}
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	f107 070c 	add.w	r7, r7, #12
 8006e00:	46bd      	mov	sp, r7
 8006e02:	bc80      	pop	{r7}
 8006e04:	4770      	bx	lr
 8006e06:	bf00      	nop

08006e08 <ADC_GetMultiModeConversionValue>:
  * @note   In triple mode, the value returned by this function is as following
  *           Data[15:0] : these bits contain alternatively the regular data of ADC1, ADC3 and ADC2.
  *           Data[31:16]: these bits contain alternatively the regular data of ADC2, ADC1 and ADC3.           
  */
uint32_t ADC_GetMultiModeConversionValue(void)
{
 8006e08:	b480      	push	{r7}
 8006e0a:	af00      	add	r7, sp, #0
  /* Return the multi mode conversion value */
  return (*(__IO uint32_t *) CDR_ADDRESS);
 8006e0c:	f242 3308 	movw	r3, #8968	; 0x2308
 8006e10:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006e14:	681b      	ldr	r3, [r3, #0]
}
 8006e16:	4618      	mov	r0, r3
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	bc80      	pop	{r7}
 8006e1c:	4770      	bx	lr
 8006e1e:	bf00      	nop

08006e20 <ADC_DMACmd>:
  * @param  NewState: new state of the selected ADC DMA transfer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8006e20:	b480      	push	{r7}
 8006e22:	b083      	sub	sp, #12
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]
 8006e28:	460b      	mov	r3, r1
 8006e2a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006e2c:	78fb      	ldrb	r3, [r7, #3]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d006      	beq.n	8006e40 <ADC_DMACmd+0x20>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DMA;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	689b      	ldr	r3, [r3, #8]
 8006e36:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	609a      	str	r2, [r3, #8]
 8006e3e:	e005      	b.n	8006e4c <ADC_DMACmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DMA);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	689b      	ldr	r3, [r3, #8]
 8006e44:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	609a      	str	r2, [r3, #8]
  }
}
 8006e4c:	f107 070c 	add.w	r7, r7, #12
 8006e50:	46bd      	mov	sp, r7
 8006e52:	bc80      	pop	{r7}
 8006e54:	4770      	bx	lr
 8006e56:	bf00      	nop

08006e58 <ADC_DMARequestAfterLastTransferCmd>:
  * @param  NewState: new state of the selected ADC DMA request after last transfer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMARequestAfterLastTransferCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8006e58:	b480      	push	{r7}
 8006e5a:	b083      	sub	sp, #12
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	6078      	str	r0, [r7, #4]
 8006e60:	460b      	mov	r3, r1
 8006e62:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006e64:	78fb      	ldrb	r3, [r7, #3]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d006      	beq.n	8006e78 <ADC_DMARequestAfterLastTransferCmd+0x20>
  {
    /* Enable the selected ADC DMA request after last transfer */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DDS;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	689b      	ldr	r3, [r3, #8]
 8006e6e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	609a      	str	r2, [r3, #8]
 8006e76:	e005      	b.n	8006e84 <ADC_DMARequestAfterLastTransferCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC DMA request after last transfer */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DDS);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	689b      	ldr	r3, [r3, #8]
 8006e7c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	609a      	str	r2, [r3, #8]
  }
}
 8006e84:	f107 070c 	add.w	r7, r7, #12
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	bc80      	pop	{r7}
 8006e8c:	4770      	bx	lr
 8006e8e:	bf00      	nop

08006e90 <ADC_MultiModeDMARequestAfterLastTransferCmd>:
  *         by ADC_CommonInitStruct.ADC_DMAAccessMode structure member) is 
  *          ADC_DMAAccessMode_1, ADC_DMAAccessMode_2 or ADC_DMAAccessMode_3.     
  * @retval None
  */
void ADC_MultiModeDMARequestAfterLastTransferCmd(FunctionalState NewState)
{
 8006e90:	b480      	push	{r7}
 8006e92:	b083      	sub	sp, #12
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	4603      	mov	r3, r0
 8006e98:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006e9a:	79fb      	ldrb	r3, [r7, #7]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d00c      	beq.n	8006eba <ADC_MultiModeDMARequestAfterLastTransferCmd+0x2a>
  {
    /* Enable the selected ADC DMA request after last transfer */
    ADC->CCR |= (uint32_t)ADC_CCR_DDS;
 8006ea0:	f44f 530c 	mov.w	r3, #8960	; 0x2300
 8006ea4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006ea8:	f44f 520c 	mov.w	r2, #8960	; 0x2300
 8006eac:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006eb0:	6852      	ldr	r2, [r2, #4]
 8006eb2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006eb6:	605a      	str	r2, [r3, #4]
 8006eb8:	e00b      	b.n	8006ed2 <ADC_MultiModeDMARequestAfterLastTransferCmd+0x42>
  }
  else
  {
    /* Disable the selected ADC DMA request after last transfer */
    ADC->CCR &= (uint32_t)(~ADC_CCR_DDS);
 8006eba:	f44f 530c 	mov.w	r3, #8960	; 0x2300
 8006ebe:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006ec2:	f44f 520c 	mov.w	r2, #8960	; 0x2300
 8006ec6:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006eca:	6852      	ldr	r2, [r2, #4]
 8006ecc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006ed0:	605a      	str	r2, [r3, #4]
  }
}
 8006ed2:	f107 070c 	add.w	r7, r7, #12
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	bc80      	pop	{r7}
 8006eda:	4770      	bx	lr

08006edc <ADC_InjectedChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8006edc:	b480      	push	{r7}
 8006ede:	b087      	sub	sp, #28
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]
 8006ee4:	70f9      	strb	r1, [r7, #3]
 8006ee6:	70ba      	strb	r2, [r7, #2]
 8006ee8:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0, tmpreg3 = 0;
 8006eea:	f04f 0300 	mov.w	r3, #0
 8006eee:	617b      	str	r3, [r7, #20]
 8006ef0:	f04f 0300 	mov.w	r3, #0
 8006ef4:	613b      	str	r3, [r7, #16]
 8006ef6:	f04f 0300 	mov.w	r3, #0
 8006efa:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8006efc:	78fb      	ldrb	r3, [r7, #3]
 8006efe:	2b09      	cmp	r3, #9
 8006f00:	d927      	bls.n	8006f52 <ADC_InjectedChannelConfig+0x76>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	68db      	ldr	r3, [r3, #12]
 8006f06:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3*(ADC_Channel - 10));
 8006f08:	78fa      	ldrb	r2, [r7, #3]
 8006f0a:	4613      	mov	r3, r2
 8006f0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006f10:	189b      	adds	r3, r3, r2
 8006f12:	f1a3 031e 	sub.w	r3, r3, #30
 8006f16:	f04f 0207 	mov.w	r2, #7
 8006f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8006f1e:	613b      	str	r3, [r7, #16]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8006f20:	693b      	ldr	r3, [r7, #16]
 8006f22:	ea6f 0303 	mvn.w	r3, r3
 8006f26:	697a      	ldr	r2, [r7, #20]
 8006f28:	4013      	ands	r3, r2
 8006f2a:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3*(ADC_Channel - 10));
 8006f2c:	7879      	ldrb	r1, [r7, #1]
 8006f2e:	78fa      	ldrb	r2, [r7, #3]
 8006f30:	4613      	mov	r3, r2
 8006f32:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006f36:	189b      	adds	r3, r3, r2
 8006f38:	f1a3 031e 	sub.w	r3, r3, #30
 8006f3c:	fa01 f303 	lsl.w	r3, r1, r3
 8006f40:	613b      	str	r3, [r7, #16]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8006f42:	697a      	ldr	r2, [r7, #20]
 8006f44:	693b      	ldr	r3, [r7, #16]
 8006f46:	4313      	orrs	r3, r2
 8006f48:	617b      	str	r3, [r7, #20]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	697a      	ldr	r2, [r7, #20]
 8006f4e:	60da      	str	r2, [r3, #12]
 8006f50:	e022      	b.n	8006f98 <ADC_InjectedChannelConfig+0xbc>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	691b      	ldr	r3, [r3, #16]
 8006f56:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8006f58:	78fa      	ldrb	r2, [r7, #3]
 8006f5a:	4613      	mov	r3, r2
 8006f5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006f60:	189b      	adds	r3, r3, r2
 8006f62:	f04f 0207 	mov.w	r2, #7
 8006f66:	fa02 f303 	lsl.w	r3, r2, r3
 8006f6a:	613b      	str	r3, [r7, #16]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8006f6c:	693b      	ldr	r3, [r7, #16]
 8006f6e:	ea6f 0303 	mvn.w	r3, r3
 8006f72:	697a      	ldr	r2, [r7, #20]
 8006f74:	4013      	ands	r3, r2
 8006f76:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8006f78:	7879      	ldrb	r1, [r7, #1]
 8006f7a:	78fa      	ldrb	r2, [r7, #3]
 8006f7c:	4613      	mov	r3, r2
 8006f7e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006f82:	189b      	adds	r3, r3, r2
 8006f84:	fa01 f303 	lsl.w	r3, r1, r3
 8006f88:	613b      	str	r3, [r7, #16]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8006f8a:	697a      	ldr	r2, [r7, #20]
 8006f8c:	693b      	ldr	r3, [r7, #16]
 8006f8e:	4313      	orrs	r3, r2
 8006f90:	617b      	str	r3, [r7, #20]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	697a      	ldr	r2, [r7, #20]
 8006f96:	611a      	str	r2, [r3, #16]
  }
  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f9c:	617b      	str	r3, [r7, #20]
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_SET)>> 20;
 8006f9e:	697b      	ldr	r3, [r7, #20]
 8006fa0:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8006fa4:	ea4f 5313 	mov.w	r3, r3, lsr #20
 8006fa8:	60fb      	str	r3, [r7, #12]
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_SET << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	b2db      	uxtb	r3, r3
 8006fae:	ea6f 0303 	mvn.w	r3, r3
 8006fb2:	b2da      	uxtb	r2, r3
 8006fb4:	78bb      	ldrb	r3, [r7, #2]
 8006fb6:	18d3      	adds	r3, r2, r3
 8006fb8:	b2db      	uxtb	r3, r3
 8006fba:	f103 0303 	add.w	r3, r3, #3
 8006fbe:	b2db      	uxtb	r3, r3
 8006fc0:	461a      	mov	r2, r3
 8006fc2:	4613      	mov	r3, r2
 8006fc4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006fc8:	189b      	adds	r3, r3, r2
 8006fca:	f04f 021f 	mov.w	r2, #31
 8006fce:	fa02 f303 	lsl.w	r3, r2, r3
 8006fd2:	613b      	str	r3, [r7, #16]
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 8006fd4:	693b      	ldr	r3, [r7, #16]
 8006fd6:	ea6f 0303 	mvn.w	r3, r3
 8006fda:	697a      	ldr	r2, [r7, #20]
 8006fdc:	4013      	ands	r3, r2
 8006fde:	617b      	str	r3, [r7, #20]
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (uint32_t)ADC_Channel << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 8006fe0:	78f9      	ldrb	r1, [r7, #3]
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	b2db      	uxtb	r3, r3
 8006fe6:	ea6f 0303 	mvn.w	r3, r3
 8006fea:	b2da      	uxtb	r2, r3
 8006fec:	78bb      	ldrb	r3, [r7, #2]
 8006fee:	18d3      	adds	r3, r2, r3
 8006ff0:	b2db      	uxtb	r3, r3
 8006ff2:	f103 0303 	add.w	r3, r3, #3
 8006ff6:	b2db      	uxtb	r3, r3
 8006ff8:	461a      	mov	r2, r3
 8006ffa:	4613      	mov	r3, r2
 8006ffc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8007000:	189b      	adds	r3, r3, r2
 8007002:	fa01 f303 	lsl.w	r3, r1, r3
 8007006:	613b      	str	r3, [r7, #16]
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 8007008:	697a      	ldr	r2, [r7, #20]
 800700a:	693b      	ldr	r3, [r7, #16]
 800700c:	4313      	orrs	r3, r2
 800700e:	617b      	str	r3, [r7, #20]
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	697a      	ldr	r2, [r7, #20]
 8007014:	639a      	str	r2, [r3, #56]	; 0x38
}
 8007016:	f107 071c 	add.w	r7, r7, #28
 800701a:	46bd      	mov	sp, r7
 800701c:	bc80      	pop	{r7}
 800701e:	4770      	bx	lr

08007020 <ADC_InjectedSequencerLengthConfig>:
  * @param  Length: The sequencer length. 
  *          This parameter must be a number between 1 to 4.
  * @retval None
  */
void ADC_InjectedSequencerLengthConfig(ADC_TypeDef* ADCx, uint8_t Length)
{
 8007020:	b480      	push	{r7}
 8007022:	b085      	sub	sp, #20
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
 8007028:	460b      	mov	r3, r1
 800702a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg1 = 0;
 800702c:	f04f 0300 	mov.w	r3, #0
 8007030:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg2 = 0;
 8007032:	f04f 0300 	mov.w	r3, #0
 8007036:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800703c:	60fb      	str	r3, [r7, #12]
  
  /* Clear the old injected sequence length JL bits */
  tmpreg1 &= JSQR_JL_RESET;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8007044:	60fb      	str	r3, [r7, #12]
  
  /* Set the injected sequence length JL bits */
  tmpreg2 = Length - 1; 
 8007046:	78fb      	ldrb	r3, [r7, #3]
 8007048:	f103 33ff 	add.w	r3, r3, #4294967295
 800704c:	60bb      	str	r3, [r7, #8]
  tmpreg1 |= tmpreg2 << 20;
 800704e:	68bb      	ldr	r3, [r7, #8]
 8007050:	ea4f 5303 	mov.w	r3, r3, lsl #20
 8007054:	68fa      	ldr	r2, [r7, #12]
 8007056:	4313      	orrs	r3, r2
 8007058:	60fb      	str	r3, [r7, #12]
  
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	68fa      	ldr	r2, [r7, #12]
 800705e:	639a      	str	r2, [r3, #56]	; 0x38
}
 8007060:	f107 0714 	add.w	r7, r7, #20
 8007064:	46bd      	mov	sp, r7
 8007066:	bc80      	pop	{r7}
 8007068:	4770      	bx	lr
 800706a:	bf00      	nop

0800706c <ADC_SetInjectedOffset>:
  * @param  Offset: the offset value for the selected ADC injected channel
  *          This parameter must be a 12bit value.
  * @retval None
  */
void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint16_t Offset)
{
 800706c:	b480      	push	{r7}
 800706e:	b085      	sub	sp, #20
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]
 8007074:	4613      	mov	r3, r2
 8007076:	460a      	mov	r2, r1
 8007078:	70fa      	strb	r2, [r7, #3]
 800707a:	803b      	strh	r3, [r7, #0]
    __IO uint32_t tmp = 0;
 800707c:	f04f 0300 	mov.w	r3, #0
 8007080:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));
  
  tmp = (uint32_t)ADCx;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	60fb      	str	r3, [r7, #12]
  tmp += ADC_InjectedChannel;
 8007086:	78fa      	ldrb	r2, [r7, #3]
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	18d3      	adds	r3, r2, r3
 800708c:	60fb      	str	r3, [r7, #12]
  
  /* Set the selected injected channel data offset */
 *(__IO uint32_t *) tmp = (uint32_t)Offset;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	883a      	ldrh	r2, [r7, #0]
 8007092:	601a      	str	r2, [r3, #0]
}
 8007094:	f107 0714 	add.w	r7, r7, #20
 8007098:	46bd      	mov	sp, r7
 800709a:	bc80      	pop	{r7}
 800709c:	4770      	bx	lr
 800709e:	bf00      	nop

080070a0 <ADC_ExternalTrigInjectedConvConfig>:
  *            @arg ADC_ExternalTrigInjecConv_T8_CC4: Timer8 capture compare4 selected 
  *            @arg ADC_ExternalTrigInjecConv_Ext_IT15: External interrupt line 15 event selected                          
  * @retval None
  */
void ADC_ExternalTrigInjectedConvConfig(ADC_TypeDef* ADCx, uint32_t ADC_ExternalTrigInjecConv)
{
 80070a0:	b480      	push	{r7}
 80070a2:	b085      	sub	sp, #20
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
 80070a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80070aa:	f04f 0300 	mov.w	r3, #0
 80070ae:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG(ADC_ExternalTrigInjecConv));
  
  /* Get the old register value */
  tmpreg = ADCx->CR2;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	689b      	ldr	r3, [r3, #8]
 80070b4:	60fb      	str	r3, [r7, #12]
  
  /* Clear the old external event selection for injected group */
  tmpreg &= CR2_JEXTSEL_RESET;
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 80070bc:	60fb      	str	r3, [r7, #12]
  
  /* Set the external event selection for injected group */
  tmpreg |= ADC_ExternalTrigInjecConv;
 80070be:	68fa      	ldr	r2, [r7, #12]
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	4313      	orrs	r3, r2
 80070c4:	60fb      	str	r3, [r7, #12]
  
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	68fa      	ldr	r2, [r7, #12]
 80070ca:	609a      	str	r2, [r3, #8]
}
 80070cc:	f107 0714 	add.w	r7, r7, #20
 80070d0:	46bd      	mov	sp, r7
 80070d2:	bc80      	pop	{r7}
 80070d4:	4770      	bx	lr
 80070d6:	bf00      	nop

080070d8 <ADC_ExternalTrigInjectedConvEdgeConfig>:
  *            @arg ADC_ExternalTrigInjecConvEdge_RisingFalling: detection on both rising 
  *                                                               and falling edge
  * @retval None
  */
void ADC_ExternalTrigInjectedConvEdgeConfig(ADC_TypeDef* ADCx, uint32_t ADC_ExternalTrigInjecConvEdge)
{
 80070d8:	b480      	push	{r7}
 80070da:	b085      	sub	sp, #20
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
 80070e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80070e2:	f04f 0300 	mov.w	r3, #0
 80070e6:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG_EDGE(ADC_ExternalTrigInjecConvEdge));
  /* Get the old register value */
  tmpreg = ADCx->CR2;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	689b      	ldr	r3, [r3, #8]
 80070ec:	60fb      	str	r3, [r7, #12]
  /* Clear the old external trigger edge for injected group */
  tmpreg &= CR2_JEXTEN_RESET;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80070f4:	60fb      	str	r3, [r7, #12]
  /* Set the new external trigger edge for injected group */
  tmpreg |= ADC_ExternalTrigInjecConvEdge;
 80070f6:	68fa      	ldr	r2, [r7, #12]
 80070f8:	683b      	ldr	r3, [r7, #0]
 80070fa:	4313      	orrs	r3, r2
 80070fc:	60fb      	str	r3, [r7, #12]
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	68fa      	ldr	r2, [r7, #12]
 8007102:	609a      	str	r2, [r3, #8]
}
 8007104:	f107 0714 	add.w	r7, r7, #20
 8007108:	46bd      	mov	sp, r7
 800710a:	bc80      	pop	{r7}
 800710c:	4770      	bx	lr
 800710e:	bf00      	nop

08007110 <ADC_SoftwareStartInjectedConv>:
  * @brief  Enables the selected ADC software start conversion of the injected channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartInjectedConv(ADC_TypeDef* ADCx)
{
 8007110:	b480      	push	{r7}
 8007112:	b083      	sub	sp, #12
 8007114:	af00      	add	r7, sp, #0
 8007116:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC conversion for injected group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_JSWSTART;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	689b      	ldr	r3, [r3, #8]
 800711c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	609a      	str	r2, [r3, #8]
}
 8007124:	f107 070c 	add.w	r7, r7, #12
 8007128:	46bd      	mov	sp, r7
 800712a:	bc80      	pop	{r7}
 800712c:	4770      	bx	lr
 800712e:	bf00      	nop

08007130 <ADC_GetSoftwareStartInjectedConvCmdStatus>:
  * @brief  Gets the selected ADC Software start injected conversion Status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC software start injected conversion (SET or RESET).
  */
FlagStatus ADC_GetSoftwareStartInjectedConvCmdStatus(ADC_TypeDef* ADCx)
{
 8007130:	b480      	push	{r7}
 8007132:	b085      	sub	sp, #20
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8007138:	f04f 0300 	mov.w	r3, #0
 800713c:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Check the status of JSWSTART bit */
  if ((ADCx->CR2 & ADC_CR2_JSWSTART) != (uint32_t)RESET)
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	689b      	ldr	r3, [r3, #8]
 8007142:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007146:	2b00      	cmp	r3, #0
 8007148:	d003      	beq.n	8007152 <ADC_GetSoftwareStartInjectedConvCmdStatus+0x22>
  {
    /* JSWSTART bit is set */
    bitstatus = SET;
 800714a:	f04f 0301 	mov.w	r3, #1
 800714e:	73fb      	strb	r3, [r7, #15]
 8007150:	e002      	b.n	8007158 <ADC_GetSoftwareStartInjectedConvCmdStatus+0x28>
  }
  else
  {
    /* JSWSTART bit is reset */
    bitstatus = RESET;
 8007152:	f04f 0300 	mov.w	r3, #0
 8007156:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the JSWSTART bit status */
  return  bitstatus;
 8007158:	7bfb      	ldrb	r3, [r7, #15]
}
 800715a:	4618      	mov	r0, r3
 800715c:	f107 0714 	add.w	r7, r7, #20
 8007160:	46bd      	mov	sp, r7
 8007162:	bc80      	pop	{r7}
 8007164:	4770      	bx	lr
 8007166:	bf00      	nop

08007168 <ADC_AutoInjectedConvCmd>:
  * @param  NewState: new state of the selected ADC auto injected conversion
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_AutoInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8007168:	b480      	push	{r7}
 800716a:	b083      	sub	sp, #12
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]
 8007170:	460b      	mov	r3, r1
 8007172:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8007174:	78fb      	ldrb	r3, [r7, #3]
 8007176:	2b00      	cmp	r3, #0
 8007178:	d006      	beq.n	8007188 <ADC_AutoInjectedConvCmd+0x20>
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= (uint32_t)ADC_CR1_JAUTO;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	685b      	ldr	r3, [r3, #4]
 800717e:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	605a      	str	r2, [r3, #4]
 8007186:	e005      	b.n	8007194 <ADC_AutoInjectedConvCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    ADCx->CR1 &= (uint32_t)(~ADC_CR1_JAUTO);
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	685b      	ldr	r3, [r3, #4]
 800718c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	605a      	str	r2, [r3, #4]
  }
}
 8007194:	f107 070c 	add.w	r7, r7, #12
 8007198:	46bd      	mov	sp, r7
 800719a:	bc80      	pop	{r7}
 800719c:	4770      	bx	lr
 800719e:	bf00      	nop

080071a0 <ADC_InjectedDiscModeCmd>:
  *         group channel.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_InjectedDiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80071a0:	b480      	push	{r7}
 80071a2:	b083      	sub	sp, #12
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
 80071a8:	460b      	mov	r3, r1
 80071aa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80071ac:	78fb      	ldrb	r3, [r7, #3]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d006      	beq.n	80071c0 <ADC_InjectedDiscModeCmd+0x20>
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= (uint32_t)ADC_CR1_JDISCEN;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	685b      	ldr	r3, [r3, #4]
 80071b6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	605a      	str	r2, [r3, #4]
 80071be:	e005      	b.n	80071cc <ADC_InjectedDiscModeCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    ADCx->CR1 &= (uint32_t)(~ADC_CR1_JDISCEN);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	685b      	ldr	r3, [r3, #4]
 80071c4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	605a      	str	r2, [r3, #4]
  }
}
 80071cc:	f107 070c 	add.w	r7, r7, #12
 80071d0:	46bd      	mov	sp, r7
 80071d2:	bc80      	pop	{r7}
 80071d4:	4770      	bx	lr
 80071d6:	bf00      	nop

080071d8 <ADC_GetInjectedConversionValue>:
  *            @arg ADC_InjectedChannel_3: Injected Channel3 selected
  *            @arg ADC_InjectedChannel_4: Injected Channel4 selected
  * @retval The Data conversion value.
  */
uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel)
{
 80071d8:	b480      	push	{r7}
 80071da:	b085      	sub	sp, #20
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]
 80071e0:	460b      	mov	r3, r1
 80071e2:	70fb      	strb	r3, [r7, #3]
  __IO uint32_t tmp = 0;
 80071e4:	f04f 0300 	mov.w	r3, #0
 80071e8:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  tmp = (uint32_t)ADCx;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	60fb      	str	r3, [r7, #12]
  tmp += ADC_InjectedChannel + JDR_OFFSET;
 80071ee:	78fa      	ldrb	r2, [r7, #3]
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	18d3      	adds	r3, r2, r3
 80071f4:	f103 0328 	add.w	r3, r3, #40	; 0x28
 80071f8:	60fb      	str	r3, [r7, #12]
  
  /* Returns the selected injected channel conversion data value */
  return (uint16_t) (*(__IO uint32_t*)  tmp); 
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	b29b      	uxth	r3, r3
}
 8007200:	4618      	mov	r0, r3
 8007202:	f107 0714 	add.w	r7, r7, #20
 8007206:	46bd      	mov	sp, r7
 8007208:	bc80      	pop	{r7}
 800720a:	4770      	bx	lr

0800720c <ADC_ITConfig>:
  * @param  NewState: new state of the specified ADC interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ITConfig(ADC_TypeDef* ADCx, uint16_t ADC_IT, FunctionalState NewState)  
{
 800720c:	b480      	push	{r7}
 800720e:	b085      	sub	sp, #20
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
 8007214:	4613      	mov	r3, r2
 8007216:	460a      	mov	r2, r1
 8007218:	807a      	strh	r2, [r7, #2]
 800721a:	707b      	strb	r3, [r7, #1]
  uint32_t itmask = 0;
 800721c:	f04f 0300 	mov.w	r3, #0
 8007220:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT)); 

  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
 8007222:	887b      	ldrh	r3, [r7, #2]
 8007224:	b2db      	uxtb	r3, r3
 8007226:	60fb      	str	r3, [r7, #12]
  itmask = (uint32_t)0x01 << itmask;    
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	f04f 0201 	mov.w	r2, #1
 800722e:	fa02 f303 	lsl.w	r3, r2, r3
 8007232:	60fb      	str	r3, [r7, #12]

  if (NewState != DISABLE)
 8007234:	787b      	ldrb	r3, [r7, #1]
 8007236:	2b00      	cmp	r3, #0
 8007238:	d006      	beq.n	8007248 <ADC_ITConfig+0x3c>
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	685a      	ldr	r2, [r3, #4]
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	431a      	orrs	r2, r3
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	605a      	str	r2, [r3, #4]
 8007246:	e007      	b.n	8007258 <ADC_ITConfig+0x4c>
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	685a      	ldr	r2, [r3, #4]
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	ea6f 0303 	mvn.w	r3, r3
 8007252:	401a      	ands	r2, r3
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	605a      	str	r2, [r3, #4]
  }
}
 8007258:	f107 0714 	add.w	r7, r7, #20
 800725c:	46bd      	mov	sp, r7
 800725e:	bc80      	pop	{r7}
 8007260:	4770      	bx	lr
 8007262:	bf00      	nop

08007264 <ADC_GetFlagStatus>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                                                 
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 8007264:	b480      	push	{r7}
 8007266:	b085      	sub	sp, #20
 8007268:	af00      	add	r7, sp, #0
 800726a:	6078      	str	r0, [r7, #4]
 800726c:	460b      	mov	r3, r1
 800726e:	70fb      	strb	r3, [r7, #3]
  FlagStatus bitstatus = RESET;
 8007270:	f04f 0300 	mov.w	r3, #0
 8007274:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681a      	ldr	r2, [r3, #0]
 800727a:	78fb      	ldrb	r3, [r7, #3]
 800727c:	4013      	ands	r3, r2
 800727e:	2b00      	cmp	r3, #0
 8007280:	d003      	beq.n	800728a <ADC_GetFlagStatus+0x26>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 8007282:	f04f 0301 	mov.w	r3, #1
 8007286:	73fb      	strb	r3, [r7, #15]
 8007288:	e002      	b.n	8007290 <ADC_GetFlagStatus+0x2c>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 800728a:	f04f 0300 	mov.w	r3, #0
 800728e:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 8007290:	7bfb      	ldrb	r3, [r7, #15]
}
 8007292:	4618      	mov	r0, r3
 8007294:	f107 0714 	add.w	r7, r7, #20
 8007298:	46bd      	mov	sp, r7
 800729a:	bc80      	pop	{r7}
 800729c:	4770      	bx	lr
 800729e:	bf00      	nop

080072a0 <ADC_ClearFlag>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                          
  * @retval None
  */
void ADC_ClearFlag(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 80072a0:	b480      	push	{r7}
 80072a2:	b083      	sub	sp, #12
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]
 80072a8:	460b      	mov	r3, r1
 80072aa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));

  /* Clear the selected ADC flags */
  ADCx->SR = ~(uint32_t)ADC_FLAG;
 80072ac:	78fb      	ldrb	r3, [r7, #3]
 80072ae:	ea6f 0203 	mvn.w	r2, r3
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	601a      	str	r2, [r3, #0]
}
 80072b6:	f107 070c 	add.w	r7, r7, #12
 80072ba:	46bd      	mov	sp, r7
 80072bc:	bc80      	pop	{r7}
 80072be:	4770      	bx	lr

080072c0 <ADC_GetITStatus>:
  *            @arg ADC_IT_JEOC: End of injected conversion interrupt mask
  *            @arg ADC_IT_OVR: Overrun interrupt mask                        
  * @retval The new state of ADC_IT (SET or RESET).
  */
ITStatus ADC_GetITStatus(ADC_TypeDef* ADCx, uint16_t ADC_IT)
{
 80072c0:	b480      	push	{r7}
 80072c2:	b087      	sub	sp, #28
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
 80072c8:	460b      	mov	r3, r1
 80072ca:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;
 80072cc:	f04f 0300 	mov.w	r3, #0
 80072d0:	75fb      	strb	r3, [r7, #23]
  uint32_t itmask = 0, enablestatus = 0;
 80072d2:	f04f 0300 	mov.w	r3, #0
 80072d6:	613b      	str	r3, [r7, #16]
 80072d8:	f04f 0300 	mov.w	r3, #0
 80072dc:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_IT(ADC_IT));

  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;
 80072de:	887b      	ldrh	r3, [r7, #2]
 80072e0:	ea4f 2313 	mov.w	r3, r3, lsr #8
 80072e4:	b29b      	uxth	r3, r3
 80072e6:	613b      	str	r3, [r7, #16]

  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & ((uint32_t)0x01 << (uint8_t)ADC_IT)) ;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	685a      	ldr	r2, [r3, #4]
 80072ec:	887b      	ldrh	r3, [r7, #2]
 80072ee:	b2db      	uxtb	r3, r3
 80072f0:	f04f 0101 	mov.w	r1, #1
 80072f4:	fa01 f303 	lsl.w	r3, r1, r3
 80072f8:	4013      	ands	r3, r2
 80072fa:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (uint32_t)RESET) && enablestatus)
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681a      	ldr	r2, [r3, #0]
 8007300:	693b      	ldr	r3, [r7, #16]
 8007302:	4013      	ands	r3, r2
 8007304:	2b00      	cmp	r3, #0
 8007306:	d006      	beq.n	8007316 <ADC_GetITStatus+0x56>
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	2b00      	cmp	r3, #0
 800730c:	d003      	beq.n	8007316 <ADC_GetITStatus+0x56>
  {
    /* ADC_IT is set */
    bitstatus = SET;
 800730e:	f04f 0301 	mov.w	r3, #1
 8007312:	75fb      	strb	r3, [r7, #23]
 8007314:	e002      	b.n	800731c <ADC_GetITStatus+0x5c>
  }
  else
  {
    /* ADC_IT is reset */
    bitstatus = RESET;
 8007316:	f04f 0300 	mov.w	r3, #0
 800731a:	75fb      	strb	r3, [r7, #23]
  }
  /* Return the ADC_IT status */
  return  bitstatus;
 800731c:	7dfb      	ldrb	r3, [r7, #23]
}
 800731e:	4618      	mov	r0, r3
 8007320:	f107 071c 	add.w	r7, r7, #28
 8007324:	46bd      	mov	sp, r7
 8007326:	bc80      	pop	{r7}
 8007328:	4770      	bx	lr
 800732a:	bf00      	nop

0800732c <ADC_ClearITPendingBit>:
  *            @arg ADC_IT_JEOC: End of injected conversion interrupt mask
  *            @arg ADC_IT_OVR: Overrun interrupt mask                         
  * @retval None
  */
void ADC_ClearITPendingBit(ADC_TypeDef* ADCx, uint16_t ADC_IT)
{
 800732c:	b480      	push	{r7}
 800732e:	b085      	sub	sp, #20
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
 8007334:	460b      	mov	r3, r1
 8007336:	807b      	strh	r3, [r7, #2]
  uint8_t itmask = 0;
 8007338:	f04f 0300 	mov.w	r3, #0
 800733c:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_IT(ADC_IT)); 
  /* Get the ADC IT index */
  itmask = (uint8_t)(ADC_IT >> 8);
 800733e:	887b      	ldrh	r3, [r7, #2]
 8007340:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8007344:	b29b      	uxth	r3, r3
 8007346:	73fb      	strb	r3, [r7, #15]
  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(uint32_t)itmask;
 8007348:	7bfb      	ldrb	r3, [r7, #15]
 800734a:	ea6f 0203 	mvn.w	r2, r3
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	601a      	str	r2, [r3, #0]
}                    
 8007352:	f107 0714 	add.w	r7, r7, #20
 8007356:	46bd      	mov	sp, r7
 8007358:	bc80      	pop	{r7}
 800735a:	4770      	bx	lr

0800735c <DMA_DeInit>:
  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
  *         to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_DeInit(DMA_Stream_TypeDef* DMAy_Streamx)
{
 800735c:	b480      	push	{r7}
 800735e:	b083      	sub	sp, #12
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Disable the selected DMAy Streamx */
  DMAy_Streamx->CR &= ~((uint32_t)DMA_SxCR_EN);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f023 0201 	bic.w	r2, r3, #1
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	601a      	str	r2, [r3, #0]

  /* Reset DMAy Streamx control register */
  DMAy_Streamx->CR  = 0;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	f04f 0200 	mov.w	r2, #0
 8007376:	601a      	str	r2, [r3, #0]
  
  /* Reset DMAy Streamx Number of Data to Transfer register */
  DMAy_Streamx->NDTR = 0;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	f04f 0200 	mov.w	r2, #0
 800737e:	605a      	str	r2, [r3, #4]
  
  /* Reset DMAy Streamx peripheral address register */
  DMAy_Streamx->PAR  = 0;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	f04f 0200 	mov.w	r2, #0
 8007386:	609a      	str	r2, [r3, #8]
  
  /* Reset DMAy Streamx memory 0 address register */
  DMAy_Streamx->M0AR = 0;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	f04f 0200 	mov.w	r2, #0
 800738e:	60da      	str	r2, [r3, #12]

  /* Reset DMAy Streamx memory 1 address register */
  DMAy_Streamx->M1AR = 0;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	f04f 0200 	mov.w	r2, #0
 8007396:	611a      	str	r2, [r3, #16]

  /* Reset DMAy Streamx FIFO control register */
  DMAy_Streamx->FCR = (uint32_t)0x00000021; 
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	f04f 0221 	mov.w	r2, #33	; 0x21
 800739e:	615a      	str	r2, [r3, #20]

  /* Reset interrupt pending bits for the selected stream */
  if (DMAy_Streamx == DMA1_Stream0)
 80073a0:	687a      	ldr	r2, [r7, #4]
 80073a2:	f246 0310 	movw	r3, #24592	; 0x6010
 80073a6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80073aa:	429a      	cmp	r2, r3
 80073ac:	d107      	bne.n	80073be <DMA_DeInit+0x62>
  {
    /* Reset interrupt pending bits for DMA1 Stream0 */
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
 80073ae:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 80073b2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80073b6:	f04f 023d 	mov.w	r2, #61	; 0x3d
 80073ba:	609a      	str	r2, [r3, #8]
 80073bc:	e0eb      	b.n	8007596 <DMA_DeInit+0x23a>
  }
  else if (DMAy_Streamx == DMA1_Stream1)
 80073be:	687a      	ldr	r2, [r7, #4]
 80073c0:	f246 0328 	movw	r3, #24616	; 0x6028
 80073c4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80073c8:	429a      	cmp	r2, r3
 80073ca:	d107      	bne.n	80073dc <DMA_DeInit+0x80>
  {
    /* Reset interrupt pending bits for DMA1 Stream1 */
    DMA1->LIFCR = DMA_Stream1_IT_MASK;
 80073cc:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 80073d0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80073d4:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 80073d8:	609a      	str	r2, [r3, #8]
 80073da:	e0dc      	b.n	8007596 <DMA_DeInit+0x23a>
  }
  else if (DMAy_Streamx == DMA1_Stream2)
 80073dc:	687a      	ldr	r2, [r7, #4]
 80073de:	f246 0340 	movw	r3, #24640	; 0x6040
 80073e2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80073e6:	429a      	cmp	r2, r3
 80073e8:	d107      	bne.n	80073fa <DMA_DeInit+0x9e>
  {
    /* Reset interrupt pending bits for DMA1 Stream2 */
    DMA1->LIFCR = DMA_Stream2_IT_MASK;
 80073ea:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 80073ee:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80073f2:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 80073f6:	609a      	str	r2, [r3, #8]
 80073f8:	e0cd      	b.n	8007596 <DMA_DeInit+0x23a>
  }
  else if (DMAy_Streamx == DMA1_Stream3)
 80073fa:	687a      	ldr	r2, [r7, #4]
 80073fc:	f246 0358 	movw	r3, #24664	; 0x6058
 8007400:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007404:	429a      	cmp	r2, r3
 8007406:	d107      	bne.n	8007418 <DMA_DeInit+0xbc>
  {
    /* Reset interrupt pending bits for DMA1 Stream3 */
    DMA1->LIFCR = DMA_Stream3_IT_MASK;
 8007408:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 800740c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007410:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 8007414:	609a      	str	r2, [r3, #8]
 8007416:	e0be      	b.n	8007596 <DMA_DeInit+0x23a>
  }
  else if (DMAy_Streamx == DMA1_Stream4)
 8007418:	687a      	ldr	r2, [r7, #4]
 800741a:	f246 0370 	movw	r3, #24688	; 0x6070
 800741e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007422:	429a      	cmp	r2, r3
 8007424:	d109      	bne.n	800743a <DMA_DeInit+0xde>
  {
    /* Reset interrupt pending bits for DMA1 Stream4 */
    DMA1->HIFCR = DMA_Stream4_IT_MASK;
 8007426:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 800742a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800742e:	f04f 023d 	mov.w	r2, #61	; 0x3d
 8007432:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8007436:	60da      	str	r2, [r3, #12]
 8007438:	e0ad      	b.n	8007596 <DMA_DeInit+0x23a>
  }
  else if (DMAy_Streamx == DMA1_Stream5)
 800743a:	687a      	ldr	r2, [r7, #4]
 800743c:	f246 0388 	movw	r3, #24712	; 0x6088
 8007440:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007444:	429a      	cmp	r2, r3
 8007446:	d109      	bne.n	800745c <DMA_DeInit+0x100>
  {
    /* Reset interrupt pending bits for DMA1 Stream5 */
    DMA1->HIFCR = DMA_Stream5_IT_MASK;
 8007448:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 800744c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007450:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 8007454:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8007458:	60da      	str	r2, [r3, #12]
 800745a:	e09c      	b.n	8007596 <DMA_DeInit+0x23a>
  }
  else if (DMAy_Streamx == DMA1_Stream6)
 800745c:	687a      	ldr	r2, [r7, #4]
 800745e:	f246 03a0 	movw	r3, #24736	; 0x60a0
 8007462:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007466:	429a      	cmp	r2, r3
 8007468:	d109      	bne.n	800747e <DMA_DeInit+0x122>
  {
    /* Reset interrupt pending bits for DMA1 Stream6 */
    DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
 800746a:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 800746e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007472:	f04f 0200 	mov.w	r2, #0
 8007476:	f2c2 023d 	movt	r2, #8253	; 0x203d
 800747a:	60da      	str	r2, [r3, #12]
 800747c:	e08b      	b.n	8007596 <DMA_DeInit+0x23a>
  }
  else if (DMAy_Streamx == DMA1_Stream7)
 800747e:	687a      	ldr	r2, [r7, #4]
 8007480:	f246 03b8 	movw	r3, #24760	; 0x60b8
 8007484:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007488:	429a      	cmp	r2, r3
 800748a:	d107      	bne.n	800749c <DMA_DeInit+0x140>
  {
    /* Reset interrupt pending bits for DMA1 Stream7 */
    DMA1->HIFCR = DMA_Stream7_IT_MASK;
 800748c:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8007490:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007494:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 8007498:	60da      	str	r2, [r3, #12]
 800749a:	e07c      	b.n	8007596 <DMA_DeInit+0x23a>
  }
  else if (DMAy_Streamx == DMA2_Stream0)
 800749c:	687a      	ldr	r2, [r7, #4]
 800749e:	f246 4310 	movw	r3, #25616	; 0x6410
 80074a2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80074a6:	429a      	cmp	r2, r3
 80074a8:	d107      	bne.n	80074ba <DMA_DeInit+0x15e>
  {
    /* Reset interrupt pending bits for DMA2 Stream0 */
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
 80074aa:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
 80074ae:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80074b2:	f04f 023d 	mov.w	r2, #61	; 0x3d
 80074b6:	609a      	str	r2, [r3, #8]
 80074b8:	e06d      	b.n	8007596 <DMA_DeInit+0x23a>
  }
  else if (DMAy_Streamx == DMA2_Stream1)
 80074ba:	687a      	ldr	r2, [r7, #4]
 80074bc:	f246 4328 	movw	r3, #25640	; 0x6428
 80074c0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80074c4:	429a      	cmp	r2, r3
 80074c6:	d107      	bne.n	80074d8 <DMA_DeInit+0x17c>
  {
    /* Reset interrupt pending bits for DMA2 Stream1 */
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
 80074c8:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
 80074cc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80074d0:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 80074d4:	609a      	str	r2, [r3, #8]
 80074d6:	e05e      	b.n	8007596 <DMA_DeInit+0x23a>
  }
  else if (DMAy_Streamx == DMA2_Stream2)
 80074d8:	687a      	ldr	r2, [r7, #4]
 80074da:	f246 4340 	movw	r3, #25664	; 0x6440
 80074de:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80074e2:	429a      	cmp	r2, r3
 80074e4:	d107      	bne.n	80074f6 <DMA_DeInit+0x19a>
  {
    /* Reset interrupt pending bits for DMA2 Stream2 */
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
 80074e6:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
 80074ea:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80074ee:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 80074f2:	609a      	str	r2, [r3, #8]
 80074f4:	e04f      	b.n	8007596 <DMA_DeInit+0x23a>
  }
  else if (DMAy_Streamx == DMA2_Stream3)
 80074f6:	687a      	ldr	r2, [r7, #4]
 80074f8:	f246 4358 	movw	r3, #25688	; 0x6458
 80074fc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007500:	429a      	cmp	r2, r3
 8007502:	d107      	bne.n	8007514 <DMA_DeInit+0x1b8>
  {
    /* Reset interrupt pending bits for DMA2 Stream3 */
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
 8007504:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
 8007508:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800750c:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 8007510:	609a      	str	r2, [r3, #8]
 8007512:	e040      	b.n	8007596 <DMA_DeInit+0x23a>
  }
  else if (DMAy_Streamx == DMA2_Stream4)
 8007514:	687a      	ldr	r2, [r7, #4]
 8007516:	f246 4370 	movw	r3, #25712	; 0x6470
 800751a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800751e:	429a      	cmp	r2, r3
 8007520:	d109      	bne.n	8007536 <DMA_DeInit+0x1da>
  {
    /* Reset interrupt pending bits for DMA2 Stream4 */
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
 8007522:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
 8007526:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800752a:	f04f 023d 	mov.w	r2, #61	; 0x3d
 800752e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8007532:	60da      	str	r2, [r3, #12]
 8007534:	e02f      	b.n	8007596 <DMA_DeInit+0x23a>
  }
  else if (DMAy_Streamx == DMA2_Stream5)
 8007536:	687a      	ldr	r2, [r7, #4]
 8007538:	f246 4388 	movw	r3, #25736	; 0x6488
 800753c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007540:	429a      	cmp	r2, r3
 8007542:	d109      	bne.n	8007558 <DMA_DeInit+0x1fc>
  {
    /* Reset interrupt pending bits for DMA2 Stream5 */
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
 8007544:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
 8007548:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800754c:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 8007550:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8007554:	60da      	str	r2, [r3, #12]
 8007556:	e01e      	b.n	8007596 <DMA_DeInit+0x23a>
  }
  else if (DMAy_Streamx == DMA2_Stream6)
 8007558:	687a      	ldr	r2, [r7, #4]
 800755a:	f246 43a0 	movw	r3, #25760	; 0x64a0
 800755e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007562:	429a      	cmp	r2, r3
 8007564:	d109      	bne.n	800757a <DMA_DeInit+0x21e>
  {
    /* Reset interrupt pending bits for DMA2 Stream6 */
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
 8007566:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
 800756a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800756e:	f04f 0200 	mov.w	r2, #0
 8007572:	f2c2 023d 	movt	r2, #8253	; 0x203d
 8007576:	60da      	str	r2, [r3, #12]
 8007578:	e00d      	b.n	8007596 <DMA_DeInit+0x23a>
  }
  else 
  {
    if (DMAy_Streamx == DMA2_Stream7)
 800757a:	687a      	ldr	r2, [r7, #4]
 800757c:	f246 43b8 	movw	r3, #25784	; 0x64b8
 8007580:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007584:	429a      	cmp	r2, r3
 8007586:	d106      	bne.n	8007596 <DMA_DeInit+0x23a>
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
 8007588:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
 800758c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007590:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 8007594:	60da      	str	r2, [r3, #12]
    }
  }
}
 8007596:	f107 070c 	add.w	r7, r7, #12
 800759a:	46bd      	mov	sp, r7
 800759c:	bc80      	pop	{r7}
 800759e:	4770      	bx	lr

080075a0 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 80075a0:	b480      	push	{r7}
 80075a2:	b085      	sub	sp, #20
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
 80075a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80075aa:	f04f 0300 	mov.w	r3, #0
 80075ae:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80075b6:	68fa      	ldr	r2, [r7, #12]
 80075b8:	f248 033f 	movw	r3, #32831	; 0x803f
 80075bc:	f2cf 031c 	movt	r3, #61468	; 0xf01c
 80075c0:	4013      	ands	r3, r2
 80075c2:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80075c4:	683b      	ldr	r3, [r7, #0]
 80075c6:	681a      	ldr	r2, [r3, #0]
 80075c8:	683b      	ldr	r3, [r7, #0]
 80075ca:	68db      	ldr	r3, [r3, #12]
 80075cc:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80075ce:	683b      	ldr	r3, [r7, #0]
 80075d0:	695b      	ldr	r3, [r3, #20]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80075d2:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80075d4:	683b      	ldr	r3, [r7, #0]
 80075d6:	699b      	ldr	r3, [r3, #24]
 80075d8:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80075da:	683b      	ldr	r3, [r7, #0]
 80075dc:	69db      	ldr	r3, [r3, #28]
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80075de:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	6a1b      	ldr	r3, [r3, #32]
 80075e4:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80075e6:	683b      	ldr	r3, [r7, #0]
 80075e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80075ea:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075f0:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 80075f2:	683b      	ldr	r3, [r7, #0]
 80075f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80075f6:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075fc:	4313      	orrs	r3, r2
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80075fe:	68fa      	ldr	r2, [r7, #12]
 8007600:	4313      	orrs	r3, r2
 8007602:	60fb      	str	r3, [r7, #12]
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	68fa      	ldr	r2, [r7, #12]
 8007608:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	695b      	ldr	r3, [r3, #20]
 800760e:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	f023 0307 	bic.w	r3, r3, #7
 8007616:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8007618:	683b      	ldr	r3, [r7, #0]
 800761a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007620:	4313      	orrs	r3, r2
 8007622:	68fa      	ldr	r2, [r7, #12]
 8007624:	4313      	orrs	r3, r2
 8007626:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	68fa      	ldr	r2, [r7, #12]
 800762c:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 800762e:	683b      	ldr	r3, [r7, #0]
 8007630:	691a      	ldr	r2, [r3, #16]
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8007636:	683b      	ldr	r3, [r7, #0]
 8007638:	685a      	ldr	r2, [r3, #4]
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 800763e:	683b      	ldr	r3, [r7, #0]
 8007640:	689a      	ldr	r2, [r3, #8]
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	60da      	str	r2, [r3, #12]
}
 8007646:	f107 0714 	add.w	r7, r7, #20
 800764a:	46bd      	mov	sp, r7
 800764c:	bc80      	pop	{r7}
 800764e:	4770      	bx	lr

08007650 <DMA_StructInit>:
  * @param  DMA_InitStruct : pointer to a DMA_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
{
 8007650:	b480      	push	{r7}
 8007652:	b083      	sub	sp, #12
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
  /*-------------- Reset DMA init structure parameters values ----------------*/
  /* Initialize the DMA_Channel member */
  DMA_InitStruct->DMA_Channel = 0;
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	f04f 0200 	mov.w	r2, #0
 800765e:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA_PeripheralBaseAddr member */
  DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	f04f 0200 	mov.w	r2, #0
 8007666:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA_Memory0BaseAddr member */
  DMA_InitStruct->DMA_Memory0BaseAddr = 0;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	f04f 0200 	mov.w	r2, #0
 800766e:	609a      	str	r2, [r3, #8]

  /* Initialize the DMA_DIR member */
  DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralToMemory;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	f04f 0200 	mov.w	r2, #0
 8007676:	60da      	str	r2, [r3, #12]

  /* Initialize the DMA_BufferSize member */
  DMA_InitStruct->DMA_BufferSize = 0;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	f04f 0200 	mov.w	r2, #0
 800767e:	611a      	str	r2, [r3, #16]

  /* Initialize the DMA_PeripheralInc member */
  DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	f04f 0200 	mov.w	r2, #0
 8007686:	615a      	str	r2, [r3, #20]

  /* Initialize the DMA_MemoryInc member */
  DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	f04f 0200 	mov.w	r2, #0
 800768e:	619a      	str	r2, [r3, #24]

  /* Initialize the DMA_PeripheralDataSize member */
  DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	f04f 0200 	mov.w	r2, #0
 8007696:	61da      	str	r2, [r3, #28]

  /* Initialize the DMA_MemoryDataSize member */
  DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	f04f 0200 	mov.w	r2, #0
 800769e:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA_Mode member */
  DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	f04f 0200 	mov.w	r2, #0
 80076a6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the DMA_Priority member */
  DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	f04f 0200 	mov.w	r2, #0
 80076ae:	629a      	str	r2, [r3, #40]	; 0x28

  /* Initialize the DMA_FIFOMode member */
  DMA_InitStruct->DMA_FIFOMode = DMA_FIFOMode_Disable;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	f04f 0200 	mov.w	r2, #0
 80076b6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Initialize the DMA_FIFOThreshold member */
  DMA_InitStruct->DMA_FIFOThreshold = DMA_FIFOThreshold_1QuarterFull;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	f04f 0200 	mov.w	r2, #0
 80076be:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the DMA_MemoryBurst member */
  DMA_InitStruct->DMA_MemoryBurst = DMA_MemoryBurst_Single;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	f04f 0200 	mov.w	r2, #0
 80076c6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialize the DMA_PeripheralBurst member */
  DMA_InitStruct->DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	f04f 0200 	mov.w	r2, #0
 80076ce:	639a      	str	r2, [r3, #56]	; 0x38
}
 80076d0:	f107 070c 	add.w	r7, r7, #12
 80076d4:	46bd      	mov	sp, r7
 80076d6:	bc80      	pop	{r7}
 80076d8:	4770      	bx	lr
 80076da:	bf00      	nop

080076dc <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 80076dc:	b480      	push	{r7}
 80076de:	b083      	sub	sp, #12
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
 80076e4:	460b      	mov	r3, r1
 80076e6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80076e8:	78fb      	ldrb	r3, [r7, #3]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d006      	beq.n	80076fc <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	f043 0201 	orr.w	r2, r3, #1
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	601a      	str	r2, [r3, #0]
 80076fa:	e005      	b.n	8007708 <DMA_Cmd+0x2c>
  }
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	f023 0201 	bic.w	r2, r3, #1
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	601a      	str	r2, [r3, #0]
  }
}
 8007708:	f107 070c 	add.w	r7, r7, #12
 800770c:	46bd      	mov	sp, r7
 800770e:	bc80      	pop	{r7}
 8007710:	4770      	bx	lr
 8007712:	bf00      	nop

08007714 <DMA_PeriphIncOffsetSizeConfig>:
  *            @arg DMA_PINCOS_WordAligned: Peripheral address increment offset is 
  *                                         fixed to 4 (32-bit aligned addresses). 
  * @retval None
  */
void DMA_PeriphIncOffsetSizeConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_Pincos)
{
 8007714:	b480      	push	{r7}
 8007716:	b083      	sub	sp, #12
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
 800771c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_PINCOS_SIZE(DMA_Pincos));

  /* Check the needed Peripheral increment offset */
  if(DMA_Pincos != DMA_PINCOS_Psize)
 800771e:	683b      	ldr	r3, [r7, #0]
 8007720:	2b00      	cmp	r3, #0
 8007722:	d006      	beq.n	8007732 <DMA_PeriphIncOffsetSizeConfig+0x1e>
  {
    /* Configure DMA_SxCR_PINCOS bit with the input parameter */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_PINCOS;     
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	601a      	str	r2, [r3, #0]
 8007730:	e005      	b.n	800773e <DMA_PeriphIncOffsetSizeConfig+0x2a>
  }
  else
  {
    /* Clear the PINCOS bit: Peripheral address incremented according to PSIZE */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_PINCOS;    
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	601a      	str	r2, [r3, #0]
  }
}
 800773e:	f107 070c 	add.w	r7, r7, #12
 8007742:	46bd      	mov	sp, r7
 8007744:	bc80      	pop	{r7}
 8007746:	4770      	bx	lr

08007748 <DMA_FlowControllerConfig>:
  *            @arg DMA_FlowCtrl_Peripheral: DMAy_Streamx transactions flow controller 
  *                                          is the peripheral.    
  * @retval None
  */
void DMA_FlowControllerConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FlowCtrl)
{
 8007748:	b480      	push	{r7}
 800774a:	b083      	sub	sp, #12
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
 8007750:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_FLOW_CTRL(DMA_FlowCtrl));

  /* Check the needed flow controller  */
  if(DMA_FlowCtrl != DMA_FlowCtrl_Memory)
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	2b00      	cmp	r3, #0
 8007756:	d006      	beq.n	8007766 <DMA_FlowControllerConfig+0x1e>
  {
    /* Configure DMA_SxCR_PFCTRL bit with the input parameter */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_PFCTRL;   
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	f043 0220 	orr.w	r2, r3, #32
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	601a      	str	r2, [r3, #0]
 8007764:	e005      	b.n	8007772 <DMA_FlowControllerConfig+0x2a>
  }
  else
  {
    /* Clear the PFCTRL bit: Memory is the flow controller */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_PFCTRL;    
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	f023 0220 	bic.w	r2, r3, #32
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	601a      	str	r2, [r3, #0]
  }
}
 8007772:	f107 070c 	add.w	r7, r7, #12
 8007776:	46bd      	mov	sp, r7
 8007778:	bc80      	pop	{r7}
 800777a:	4770      	bx	lr

0800777c <DMA_SetCurrDataCounter>:
  *         DMAy_SxPAR register is considered as Peripheral.
  *      
  * @retval The number of remaining data units in the current DMAy Streamx transfer.
  */
void DMA_SetCurrDataCounter(DMA_Stream_TypeDef* DMAy_Streamx, uint16_t Counter)
{
 800777c:	b480      	push	{r7}
 800777e:	b083      	sub	sp, #12
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
 8007784:	460b      	mov	r3, r1
 8007786:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Write the number of data units to be transferred */
  DMAy_Streamx->NDTR = (uint16_t)Counter;
 8007788:	887a      	ldrh	r2, [r7, #2]
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	605a      	str	r2, [r3, #4]
}
 800778e:	f107 070c 	add.w	r7, r7, #12
 8007792:	46bd      	mov	sp, r7
 8007794:	bc80      	pop	{r7}
 8007796:	4770      	bx	lr

08007798 <DMA_GetCurrDataCounter>:
  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
  *          to 7 to select the DMA Stream.
  * @retval The number of remaining data units in the current DMAy Streamx transfer.
  */
uint16_t DMA_GetCurrDataCounter(DMA_Stream_TypeDef* DMAy_Streamx)
{
 8007798:	b480      	push	{r7}
 800779a:	b083      	sub	sp, #12
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Return the number of remaining data units for DMAy Streamx */
  return ((uint16_t)(DMAy_Streamx->NDTR));
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	685b      	ldr	r3, [r3, #4]
 80077a4:	b29b      	uxth	r3, r3
}
 80077a6:	4618      	mov	r0, r3
 80077a8:	f107 070c 	add.w	r7, r7, #12
 80077ac:	46bd      	mov	sp, r7
 80077ae:	bc80      	pop	{r7}
 80077b0:	4770      	bx	lr
 80077b2:	bf00      	nop

080077b4 <DMA_DoubleBufferModeConfig>:
  *   
  * @retval None
  */
void DMA_DoubleBufferModeConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t Memory1BaseAddr,
                                uint32_t DMA_CurrentMemory)
{  
 80077b4:	b480      	push	{r7}
 80077b6:	b085      	sub	sp, #20
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	60f8      	str	r0, [r7, #12]
 80077bc:	60b9      	str	r1, [r7, #8]
 80077be:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CURRENT_MEM(DMA_CurrentMemory));

  if (DMA_CurrentMemory != DMA_Memory_0)
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d006      	beq.n	80077d4 <DMA_DoubleBufferModeConfig+0x20>
  {
    /* Set Memory 1 as current memory address */
    DMAy_Streamx->CR |= (uint32_t)(DMA_SxCR_CT);    
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	601a      	str	r2, [r3, #0]
 80077d2:	e005      	b.n	80077e0 <DMA_DoubleBufferModeConfig+0x2c>
  }
  else
  {
    /* Set Memory 0 as current memory address */
    DMAy_Streamx->CR &= ~(uint32_t)(DMA_SxCR_CT);    
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	601a      	str	r2, [r3, #0]
  }

  /* Write to DMAy Streamx M1AR */
  DMAy_Streamx->M1AR = Memory1BaseAddr;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	68ba      	ldr	r2, [r7, #8]
 80077e4:	611a      	str	r2, [r3, #16]
}
 80077e6:	f107 0714 	add.w	r7, r7, #20
 80077ea:	46bd      	mov	sp, r7
 80077ec:	bc80      	pop	{r7}
 80077ee:	4770      	bx	lr

080077f0 <DMA_DoubleBufferModeCmd>:
  * @param  NewState: new state of the DMAy Streamx double buffer mode. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_DoubleBufferModeCmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{  
 80077f0:	b480      	push	{r7}
 80077f2:	b083      	sub	sp, #12
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
 80077f8:	460b      	mov	r3, r1
 80077fa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Configure the Double Buffer mode */
  if (NewState != DISABLE)
 80077fc:	78fb      	ldrb	r3, [r7, #3]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d006      	beq.n	8007810 <DMA_DoubleBufferModeCmd+0x20>
  {
    /* Enable the Double buffer mode */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_DBM;
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	601a      	str	r2, [r3, #0]
 800780e:	e005      	b.n	800781c <DMA_DoubleBufferModeCmd+0x2c>
  }
  else
  {
    /* Disable the Double buffer mode */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_DBM;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	601a      	str	r2, [r3, #0]
  }
}
 800781c:	f107 070c 	add.w	r7, r7, #12
 8007820:	46bd      	mov	sp, r7
 8007822:	bc80      	pop	{r7}
 8007824:	4770      	bx	lr
 8007826:	bf00      	nop

08007828 <DMA_MemoryTargetConfig>:
  *  
  * @retval None
  */
void DMA_MemoryTargetConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t MemoryBaseAddr,
                           uint32_t DMA_MemoryTarget)
{
 8007828:	b480      	push	{r7}
 800782a:	b085      	sub	sp, #20
 800782c:	af00      	add	r7, sp, #0
 800782e:	60f8      	str	r0, [r7, #12]
 8007830:	60b9      	str	r1, [r7, #8]
 8007832:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CURRENT_MEM(DMA_MemoryTarget));
    
  /* Check the Memory target to be configured */
  if (DMA_MemoryTarget != DMA_Memory_0)
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	2b00      	cmp	r3, #0
 8007838:	d003      	beq.n	8007842 <DMA_MemoryTargetConfig+0x1a>
  {
    /* Write to DMAy Streamx M1AR */
    DMAy_Streamx->M1AR = MemoryBaseAddr;    
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	68ba      	ldr	r2, [r7, #8]
 800783e:	611a      	str	r2, [r3, #16]
 8007840:	e002      	b.n	8007848 <DMA_MemoryTargetConfig+0x20>
  }  
  else
  {
    /* Write to DMAy Streamx M0AR */
    DMAy_Streamx->M0AR = MemoryBaseAddr;  
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	68ba      	ldr	r2, [r7, #8]
 8007846:	60da      	str	r2, [r3, #12]
  }
}
 8007848:	f107 0714 	add.w	r7, r7, #20
 800784c:	46bd      	mov	sp, r7
 800784e:	bc80      	pop	{r7}
 8007850:	4770      	bx	lr
 8007852:	bf00      	nop

08007854 <DMA_GetCurrentMemoryTarget>:
  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
  *          to 7 to select the DMA Stream.
  * @retval The memory target number: 0 for Memory0 or 1 for Memory1. 
  */
uint32_t DMA_GetCurrentMemoryTarget(DMA_Stream_TypeDef* DMAy_Streamx)
{
 8007854:	b480      	push	{r7}
 8007856:	b085      	sub	sp, #20
 8007858:	af00      	add	r7, sp, #0
 800785a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 800785c:	f04f 0300 	mov.w	r3, #0
 8007860:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Get the current memory target */
  if ((DMAy_Streamx->CR & DMA_SxCR_CT) != 0)
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800786a:	2b00      	cmp	r3, #0
 800786c:	d003      	beq.n	8007876 <DMA_GetCurrentMemoryTarget+0x22>
  {
    /* Current memory buffer used is Memory 1 */
    tmp = 1;
 800786e:	f04f 0301 	mov.w	r3, #1
 8007872:	60fb      	str	r3, [r7, #12]
 8007874:	e002      	b.n	800787c <DMA_GetCurrentMemoryTarget+0x28>
  }  
  else
  {
    /* Current memory buffer used is Memory 0 */
    tmp = 0;    
 8007876:	f04f 0300 	mov.w	r3, #0
 800787a:	60fb      	str	r3, [r7, #12]
  }
  return tmp;
 800787c:	68fb      	ldr	r3, [r7, #12]
}
 800787e:	4618      	mov	r0, r3
 8007880:	f107 0714 	add.w	r7, r7, #20
 8007884:	46bd      	mov	sp, r7
 8007886:	bc80      	pop	{r7}
 8007888:	4770      	bx	lr
 800788a:	bf00      	nop

0800788c <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 800788c:	b480      	push	{r7}
 800788e:	b085      	sub	sp, #20
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 8007894:	f04f 0300 	mov.w	r3, #0
 8007898:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	f003 0301 	and.w	r3, r3, #1
 80078a2:	b2db      	uxtb	r3, r3
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d003      	beq.n	80078b0 <DMA_GetCmdStatus+0x24>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 80078a8:	f04f 0301 	mov.w	r3, #1
 80078ac:	73fb      	strb	r3, [r7, #15]
 80078ae:	e002      	b.n	80078b6 <DMA_GetCmdStatus+0x2a>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 80078b0:	f04f 0300 	mov.w	r3, #0
 80078b4:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 80078b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80078b8:	4618      	mov	r0, r3
 80078ba:	f107 0714 	add.w	r7, r7, #20
 80078be:	46bd      	mov	sp, r7
 80078c0:	bc80      	pop	{r7}
 80078c2:	4770      	bx	lr

080078c4 <DMA_GetFIFOStatus>:
  *           - DMA_FIFOStatus_3QuartersFull: if more than 3 quarters-full.
  *           - DMA_FIFOStatus_Empty: when FIFO is empty
  *           - DMA_FIFOStatus_Full: when FIFO is full
  */
uint32_t DMA_GetFIFOStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 80078c4:	b480      	push	{r7}
 80078c6:	b085      	sub	sp, #20
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80078cc:	f04f 0300 	mov.w	r3, #0
 80078d0:	60fb      	str	r3, [r7, #12]
 
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  
  /* Get the FIFO level bits */
  tmpreg = (uint32_t)((DMAy_Streamx->FCR & DMA_SxFCR_FS));
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	695b      	ldr	r3, [r3, #20]
 80078d6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80078da:	60fb      	str	r3, [r7, #12]
  
  return tmpreg;
 80078dc:	68fb      	ldr	r3, [r7, #12]
}
 80078de:	4618      	mov	r0, r3
 80078e0:	f107 0714 	add.w	r7, r7, #20
 80078e4:	46bd      	mov	sp, r7
 80078e6:	bc80      	pop	{r7}
 80078e8:	4770      	bx	lr
 80078ea:	bf00      	nop

080078ec <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 80078ec:	b480      	push	{r7}
 80078ee:	b087      	sub	sp, #28
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
 80078f4:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 80078f6:	f04f 0300 	mov.w	r3, #0
 80078fa:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 80078fc:	f04f 0300 	mov.w	r3, #0
 8007900:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8007902:	687a      	ldr	r2, [r7, #4]
 8007904:	f246 430f 	movw	r3, #25615	; 0x640f
 8007908:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800790c:	429a      	cmp	r2, r3
 800790e:	d805      	bhi.n	800791c <DMA_GetFlagStatus+0x30>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8007910:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8007914:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007918:	613b      	str	r3, [r7, #16]
 800791a:	e004      	b.n	8007926 <DMA_GetFlagStatus+0x3a>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 800791c:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
 8007920:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007924:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800792c:	2b00      	cmp	r3, #0
 800792e:	d003      	beq.n	8007938 <DMA_GetFlagStatus+0x4c>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 8007930:	693b      	ldr	r3, [r7, #16]
 8007932:	685b      	ldr	r3, [r3, #4]
 8007934:	60fb      	str	r3, [r7, #12]
 8007936:	e002      	b.n	800793e <DMA_GetFlagStatus+0x52>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 8007938:	693b      	ldr	r3, [r7, #16]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 800793e:	68fa      	ldr	r2, [r7, #12]
 8007940:	f640 737d 	movw	r3, #3965	; 0xf7d
 8007944:	f6c0 737d 	movt	r3, #3965	; 0xf7d
 8007948:	4013      	ands	r3, r2
 800794a:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 800794c:	68fa      	ldr	r2, [r7, #12]
 800794e:	683b      	ldr	r3, [r7, #0]
 8007950:	4013      	ands	r3, r2
 8007952:	2b00      	cmp	r3, #0
 8007954:	d003      	beq.n	800795e <DMA_GetFlagStatus+0x72>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 8007956:	f04f 0301 	mov.w	r3, #1
 800795a:	75fb      	strb	r3, [r7, #23]
 800795c:	e002      	b.n	8007964 <DMA_GetFlagStatus+0x78>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 800795e:	f04f 0300 	mov.w	r3, #0
 8007962:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 8007964:	7dfb      	ldrb	r3, [r7, #23]
}
 8007966:	4618      	mov	r0, r3
 8007968:	f107 071c 	add.w	r7, r7, #28
 800796c:	46bd      	mov	sp, r7
 800796e:	bc80      	pop	{r7}
 8007970:	4770      	bx	lr
 8007972:	bf00      	nop

08007974 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8007974:	b480      	push	{r7}
 8007976:	b085      	sub	sp, #20
 8007978:	af00      	add	r7, sp, #0
 800797a:	6078      	str	r0, [r7, #4]
 800797c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 800797e:	687a      	ldr	r2, [r7, #4]
 8007980:	f246 430f 	movw	r3, #25615	; 0x640f
 8007984:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007988:	429a      	cmp	r2, r3
 800798a:	d805      	bhi.n	8007998 <DMA_ClearFlag+0x24>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800798c:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8007990:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007994:	60fb      	str	r3, [r7, #12]
 8007996:	e004      	b.n	80079a2 <DMA_ClearFlag+0x2e>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8007998:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
 800799c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80079a0:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d008      	beq.n	80079be <DMA_ClearFlag+0x4a>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80079ac:	683a      	ldr	r2, [r7, #0]
 80079ae:	f640 737d 	movw	r3, #3965	; 0xf7d
 80079b2:	f6c0 737d 	movt	r3, #3965	; 0xf7d
 80079b6:	4013      	ands	r3, r2
 80079b8:	68fa      	ldr	r2, [r7, #12]
 80079ba:	60d3      	str	r3, [r2, #12]
 80079bc:	e007      	b.n	80079ce <DMA_ClearFlag+0x5a>
  }
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80079be:	683a      	ldr	r2, [r7, #0]
 80079c0:	f640 737d 	movw	r3, #3965	; 0xf7d
 80079c4:	f6c0 737d 	movt	r3, #3965	; 0xf7d
 80079c8:	4013      	ands	r3, r2
 80079ca:	68fa      	ldr	r2, [r7, #12]
 80079cc:	6093      	str	r3, [r2, #8]
  }    
}
 80079ce:	f107 0714 	add.w	r7, r7, #20
 80079d2:	46bd      	mov	sp, r7
 80079d4:	bc80      	pop	{r7}
 80079d6:	4770      	bx	lr

080079d8 <DMA_ITConfig>:
  * @param  NewState: new state of the specified DMA interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState)
{
 80079d8:	b480      	push	{r7}
 80079da:	b085      	sub	sp, #20
 80079dc:	af00      	add	r7, sp, #0
 80079de:	60f8      	str	r0, [r7, #12]
 80079e0:	60b9      	str	r1, [r7, #8]
 80079e2:	4613      	mov	r3, r2
 80079e4:	71fb      	strb	r3, [r7, #7]
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Check if the DMA_IT parameter contains a FIFO interrupt */
  if ((DMA_IT & DMA_IT_FE) != 0)
 80079e6:	68bb      	ldr	r3, [r7, #8]
 80079e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d00f      	beq.n	8007a10 <DMA_ITConfig+0x38>
  {
    if (NewState != DISABLE)
 80079f0:	79fb      	ldrb	r3, [r7, #7]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d006      	beq.n	8007a04 <DMA_ITConfig+0x2c>
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	695b      	ldr	r3, [r3, #20]
 80079fa:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	615a      	str	r2, [r3, #20]
 8007a02:	e005      	b.n	8007a10 <DMA_ITConfig+0x38>
    }    
    else 
    {
      /* Disable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	695b      	ldr	r3, [r3, #20]
 8007a08:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	615a      	str	r2, [r3, #20]
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 8007a10:	68bb      	ldr	r3, [r7, #8]
 8007a12:	2b80      	cmp	r3, #128	; 0x80
 8007a14:	d015      	beq.n	8007a42 <DMA_ITConfig+0x6a>
  {
    if (NewState != DISABLE)
 8007a16:	79fb      	ldrb	r3, [r7, #7]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d008      	beq.n	8007a2e <DMA_ITConfig+0x56>
    {
      /* Enable the selected DMA transfer interrupts */
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	681a      	ldr	r2, [r3, #0]
 8007a20:	68bb      	ldr	r3, [r7, #8]
 8007a22:	f003 031e 	and.w	r3, r3, #30
 8007a26:	431a      	orrs	r2, r3
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	601a      	str	r2, [r3, #0]
 8007a2c:	e009      	b.n	8007a42 <DMA_ITConfig+0x6a>
    }
    else
    {
      /* Disable the selected DMA transfer interrupts */
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	681a      	ldr	r2, [r3, #0]
 8007a32:	68bb      	ldr	r3, [r7, #8]
 8007a34:	f003 031e 	and.w	r3, r3, #30
 8007a38:	ea6f 0303 	mvn.w	r3, r3
 8007a3c:	401a      	ands	r2, r3
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	601a      	str	r2, [r3, #0]
    }    
  }
}
 8007a42:	f107 0714 	add.w	r7, r7, #20
 8007a46:	46bd      	mov	sp, r7
 8007a48:	bc80      	pop	{r7}
 8007a4a:	4770      	bx	lr

08007a4c <DMA_GetITStatus>:
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_IT (SET or RESET).
  */
ITStatus DMA_GetITStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 8007a4c:	b480      	push	{r7}
 8007a4e:	b087      	sub	sp, #28
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
 8007a54:	6039      	str	r1, [r7, #0]
  ITStatus bitstatus = RESET;
 8007a56:	f04f 0300 	mov.w	r3, #0
 8007a5a:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0, enablestatus = 0;
 8007a5c:	f04f 0300 	mov.w	r3, #0
 8007a60:	60fb      	str	r3, [r7, #12]
 8007a62:	f04f 0300 	mov.w	r3, #0
 8007a66:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_IT(DMA_IT));
 
  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8007a68:	687a      	ldr	r2, [r7, #4]
 8007a6a:	f246 430f 	movw	r3, #25615	; 0x640f
 8007a6e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007a72:	429a      	cmp	r2, r3
 8007a74:	d805      	bhi.n	8007a82 <DMA_GetITStatus+0x36>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8007a76:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8007a7a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007a7e:	613b      	str	r3, [r7, #16]
 8007a80:	e004      	b.n	8007a8c <DMA_GetITStatus+0x40>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8007a82:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
 8007a86:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007a8a:	613b      	str	r3, [r7, #16]
  }

  /* Check if the interrupt enable bit is in the CR or FCR register */
  if ((DMA_IT & TRANSFER_IT_MASK) != (uint32_t)RESET)
 8007a8c:	683a      	ldr	r2, [r7, #0]
 8007a8e:	f640 733c 	movw	r3, #3900	; 0xf3c
 8007a92:	f6c0 733c 	movt	r3, #3900	; 0xf3c
 8007a96:	4013      	ands	r3, r2
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d00b      	beq.n	8007ab4 <DMA_GetITStatus+0x68>
  {
    /* Get the interrupt enable position mask in CR register */
    tmpreg = (uint32_t)((DMA_IT >> 11) & TRANSFER_IT_ENABLE_MASK);   
 8007a9c:	683b      	ldr	r3, [r7, #0]
 8007a9e:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8007aa2:	f003 031e 	and.w	r3, r3, #30
 8007aa6:	60fb      	str	r3, [r7, #12]
    
    /* Check the enable bit in CR register */
    enablestatus = (uint32_t)(DMAy_Streamx->CR & tmpreg);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681a      	ldr	r2, [r3, #0]
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	4013      	ands	r3, r2
 8007ab0:	60bb      	str	r3, [r7, #8]
 8007ab2:	e004      	b.n	8007abe <DMA_GetITStatus+0x72>
  }
  else 
  {
    /* Check the enable bit in FCR register */
    enablestatus = (uint32_t)(DMAy_Streamx->FCR & DMA_IT_FE); 
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	695b      	ldr	r3, [r3, #20]
 8007ab8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007abc:	60bb      	str	r3, [r7, #8]
  }
 
  /* Check if the interrupt pending flag is in LISR or HISR */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 8007abe:	683b      	ldr	r3, [r7, #0]
 8007ac0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d003      	beq.n	8007ad0 <DMA_GetITStatus+0x84>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR ;
 8007ac8:	693b      	ldr	r3, [r7, #16]
 8007aca:	685b      	ldr	r3, [r3, #4]
 8007acc:	60fb      	str	r3, [r7, #12]
 8007ace:	e002      	b.n	8007ad6 <DMA_GetITStatus+0x8a>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR ;
 8007ad0:	693b      	ldr	r3, [r7, #16]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	60fb      	str	r3, [r7, #12]
  } 

  /* mask all reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8007ad6:	68fa      	ldr	r2, [r7, #12]
 8007ad8:	f640 737d 	movw	r3, #3965	; 0xf7d
 8007adc:	f6c0 737d 	movt	r3, #3965	; 0xf7d
 8007ae0:	4013      	ands	r3, r2
 8007ae2:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA interrupt */
  if (((tmpreg & DMA_IT) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8007ae4:	68fa      	ldr	r2, [r7, #12]
 8007ae6:	683b      	ldr	r3, [r7, #0]
 8007ae8:	4013      	ands	r3, r2
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d006      	beq.n	8007afc <DMA_GetITStatus+0xb0>
 8007aee:	68bb      	ldr	r3, [r7, #8]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d003      	beq.n	8007afc <DMA_GetITStatus+0xb0>
  {
    /* DMA_IT is set */
    bitstatus = SET;
 8007af4:	f04f 0301 	mov.w	r3, #1
 8007af8:	75fb      	strb	r3, [r7, #23]
 8007afa:	e002      	b.n	8007b02 <DMA_GetITStatus+0xb6>
  }
  else
  {
    /* DMA_IT is reset */
    bitstatus = RESET;
 8007afc:	f04f 0300 	mov.w	r3, #0
 8007b00:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_IT status */
  return  bitstatus;
 8007b02:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b04:	4618      	mov	r0, r3
 8007b06:	f107 071c 	add.w	r7, r7, #28
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	bc80      	pop	{r7}
 8007b0e:	4770      	bx	lr

08007b10 <DMA_ClearITPendingBit>:
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 8007b10:	b480      	push	{r7}
 8007b12:	b085      	sub	sp, #20
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	6078      	str	r0, [r7, #4]
 8007b18:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_IT(DMA_IT));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8007b1a:	687a      	ldr	r2, [r7, #4]
 8007b1c:	f246 430f 	movw	r3, #25615	; 0x640f
 8007b20:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007b24:	429a      	cmp	r2, r3
 8007b26:	d805      	bhi.n	8007b34 <DMA_ClearITPendingBit+0x24>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8007b28:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8007b2c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007b30:	60fb      	str	r3, [r7, #12]
 8007b32:	e004      	b.n	8007b3e <DMA_ClearITPendingBit+0x2e>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8007b34:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
 8007b38:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007b3c:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 8007b3e:	683b      	ldr	r3, [r7, #0]
 8007b40:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d008      	beq.n	8007b5a <DMA_ClearITPendingBit+0x4a>
  {
    /* Set DMAy HIFCR register clear interrupt bits */
    DMAy->HIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 8007b48:	683a      	ldr	r2, [r7, #0]
 8007b4a:	f640 737d 	movw	r3, #3965	; 0xf7d
 8007b4e:	f6c0 737d 	movt	r3, #3965	; 0xf7d
 8007b52:	4013      	ands	r3, r2
 8007b54:	68fa      	ldr	r2, [r7, #12]
 8007b56:	60d3      	str	r3, [r2, #12]
 8007b58:	e007      	b.n	8007b6a <DMA_ClearITPendingBit+0x5a>
  }
  else 
  {
    /* Set DMAy LIFCR register clear interrupt bits */
    DMAy->LIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 8007b5a:	683a      	ldr	r2, [r7, #0]
 8007b5c:	f640 737d 	movw	r3, #3965	; 0xf7d
 8007b60:	f6c0 737d 	movt	r3, #3965	; 0xf7d
 8007b64:	4013      	ands	r3, r2
 8007b66:	68fa      	ldr	r2, [r7, #12]
 8007b68:	6093      	str	r3, [r2, #8]
  }   
}
 8007b6a:	f107 0714 	add.w	r7, r7, #20
 8007b6e:	46bd      	mov	sp, r7
 8007b70:	bc80      	pop	{r7}
 8007b72:	4770      	bx	lr

08007b74 <GPIO_DeInit>:
  * @note   By default, The GPIO pins are configured in input floating mode (except JTAG pins).
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral.
  * @retval None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8007b74:	b580      	push	{r7, lr}
 8007b76:	b082      	sub	sp, #8
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
 8007b7c:	687a      	ldr	r2, [r7, #4]
 8007b7e:	f04f 0300 	mov.w	r3, #0
 8007b82:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007b86:	429a      	cmp	r2, r3
 8007b88:	d10c      	bne.n	8007ba4 <GPIO_DeInit+0x30>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8007b8a:	f04f 0001 	mov.w	r0, #1
 8007b8e:	f04f 0101 	mov.w	r1, #1
 8007b92:	f001 fbfd 	bl	8009390 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
 8007b96:	f04f 0001 	mov.w	r0, #1
 8007b9a:	f04f 0100 	mov.w	r1, #0
 8007b9e:	f001 fbf7 	bl	8009390 <RCC_AHB1PeriphResetCmd>
 8007ba2:	e09e      	b.n	8007ce2 <GPIO_DeInit+0x16e>
  }
  else if (GPIOx == GPIOB)
 8007ba4:	687a      	ldr	r2, [r7, #4]
 8007ba6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007baa:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007bae:	429a      	cmp	r2, r3
 8007bb0:	d10c      	bne.n	8007bcc <GPIO_DeInit+0x58>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8007bb2:	f04f 0002 	mov.w	r0, #2
 8007bb6:	f04f 0101 	mov.w	r1, #1
 8007bba:	f001 fbe9 	bl	8009390 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
 8007bbe:	f04f 0002 	mov.w	r0, #2
 8007bc2:	f04f 0100 	mov.w	r1, #0
 8007bc6:	f001 fbe3 	bl	8009390 <RCC_AHB1PeriphResetCmd>
 8007bca:	e08a      	b.n	8007ce2 <GPIO_DeInit+0x16e>
  }
  else if (GPIOx == GPIOC)
 8007bcc:	687a      	ldr	r2, [r7, #4]
 8007bce:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007bd2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007bd6:	429a      	cmp	r2, r3
 8007bd8:	d10c      	bne.n	8007bf4 <GPIO_DeInit+0x80>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8007bda:	f04f 0004 	mov.w	r0, #4
 8007bde:	f04f 0101 	mov.w	r1, #1
 8007be2:	f001 fbd5 	bl	8009390 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
 8007be6:	f04f 0004 	mov.w	r0, #4
 8007bea:	f04f 0100 	mov.w	r1, #0
 8007bee:	f001 fbcf 	bl	8009390 <RCC_AHB1PeriphResetCmd>
 8007bf2:	e076      	b.n	8007ce2 <GPIO_DeInit+0x16e>
  }
  else if (GPIOx == GPIOD)
 8007bf4:	687a      	ldr	r2, [r7, #4]
 8007bf6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8007bfa:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007bfe:	429a      	cmp	r2, r3
 8007c00:	d10c      	bne.n	8007c1c <GPIO_DeInit+0xa8>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8007c02:	f04f 0008 	mov.w	r0, #8
 8007c06:	f04f 0101 	mov.w	r1, #1
 8007c0a:	f001 fbc1 	bl	8009390 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
 8007c0e:	f04f 0008 	mov.w	r0, #8
 8007c12:	f04f 0100 	mov.w	r1, #0
 8007c16:	f001 fbbb 	bl	8009390 <RCC_AHB1PeriphResetCmd>
 8007c1a:	e062      	b.n	8007ce2 <GPIO_DeInit+0x16e>
  }
  else if (GPIOx == GPIOE)
 8007c1c:	687a      	ldr	r2, [r7, #4]
 8007c1e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007c22:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007c26:	429a      	cmp	r2, r3
 8007c28:	d10c      	bne.n	8007c44 <GPIO_DeInit+0xd0>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 8007c2a:	f04f 0010 	mov.w	r0, #16
 8007c2e:	f04f 0101 	mov.w	r1, #1
 8007c32:	f001 fbad 	bl	8009390 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
 8007c36:	f04f 0010 	mov.w	r0, #16
 8007c3a:	f04f 0100 	mov.w	r1, #0
 8007c3e:	f001 fba7 	bl	8009390 <RCC_AHB1PeriphResetCmd>
 8007c42:	e04e      	b.n	8007ce2 <GPIO_DeInit+0x16e>
  }
  else if (GPIOx == GPIOF)
 8007c44:	687a      	ldr	r2, [r7, #4]
 8007c46:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8007c4a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007c4e:	429a      	cmp	r2, r3
 8007c50:	d10c      	bne.n	8007c6c <GPIO_DeInit+0xf8>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, ENABLE);
 8007c52:	f04f 0020 	mov.w	r0, #32
 8007c56:	f04f 0101 	mov.w	r1, #1
 8007c5a:	f001 fb99 	bl	8009390 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
 8007c5e:	f04f 0020 	mov.w	r0, #32
 8007c62:	f04f 0100 	mov.w	r1, #0
 8007c66:	f001 fb93 	bl	8009390 <RCC_AHB1PeriphResetCmd>
 8007c6a:	e03a      	b.n	8007ce2 <GPIO_DeInit+0x16e>
  }
  else if (GPIOx == GPIOG)
 8007c6c:	687a      	ldr	r2, [r7, #4]
 8007c6e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8007c72:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007c76:	429a      	cmp	r2, r3
 8007c78:	d10c      	bne.n	8007c94 <GPIO_DeInit+0x120>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, ENABLE);
 8007c7a:	f04f 0040 	mov.w	r0, #64	; 0x40
 8007c7e:	f04f 0101 	mov.w	r1, #1
 8007c82:	f001 fb85 	bl	8009390 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
 8007c86:	f04f 0040 	mov.w	r0, #64	; 0x40
 8007c8a:	f04f 0100 	mov.w	r1, #0
 8007c8e:	f001 fb7f 	bl	8009390 <RCC_AHB1PeriphResetCmd>
 8007c92:	e026      	b.n	8007ce2 <GPIO_DeInit+0x16e>
  }
  else if (GPIOx == GPIOH)
 8007c94:	687a      	ldr	r2, [r7, #4]
 8007c96:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8007c9a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007c9e:	429a      	cmp	r2, r3
 8007ca0:	d10c      	bne.n	8007cbc <GPIO_DeInit+0x148>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, ENABLE);
 8007ca2:	f04f 0080 	mov.w	r0, #128	; 0x80
 8007ca6:	f04f 0101 	mov.w	r1, #1
 8007caa:	f001 fb71 	bl	8009390 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, DISABLE);
 8007cae:	f04f 0080 	mov.w	r0, #128	; 0x80
 8007cb2:	f04f 0100 	mov.w	r1, #0
 8007cb6:	f001 fb6b 	bl	8009390 <RCC_AHB1PeriphResetCmd>
 8007cba:	e012      	b.n	8007ce2 <GPIO_DeInit+0x16e>
  }
  else
  {
    if (GPIOx == GPIOI)
 8007cbc:	687a      	ldr	r2, [r7, #4]
 8007cbe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007cc2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8007cc6:	429a      	cmp	r2, r3
 8007cc8:	d10b      	bne.n	8007ce2 <GPIO_DeInit+0x16e>
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
 8007cca:	f44f 7080 	mov.w	r0, #256	; 0x100
 8007cce:	f04f 0101 	mov.w	r1, #1
 8007cd2:	f001 fb5d 	bl	8009390 <RCC_AHB1PeriphResetCmd>
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
 8007cd6:	f44f 7080 	mov.w	r0, #256	; 0x100
 8007cda:	f04f 0100 	mov.w	r1, #0
 8007cde:	f001 fb57 	bl	8009390 <RCC_AHB1PeriphResetCmd>
    }
  }
}
 8007ce2:	f107 0708 	add.w	r7, r7, #8
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	bd80      	pop	{r7, pc}
 8007cea:	bf00      	nop

08007cec <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8007cec:	b480      	push	{r7}
 8007cee:	b087      	sub	sp, #28
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
 8007cf4:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8007cf6:	f04f 0300 	mov.w	r3, #0
 8007cfa:	617b      	str	r3, [r7, #20]
 8007cfc:	f04f 0300 	mov.w	r3, #0
 8007d00:	613b      	str	r3, [r7, #16]
 8007d02:	f04f 0300 	mov.w	r3, #0
 8007d06:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8007d08:	f04f 0300 	mov.w	r3, #0
 8007d0c:	617b      	str	r3, [r7, #20]
 8007d0e:	e086      	b.n	8007e1e <GPIO_Init+0x132>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8007d10:	697b      	ldr	r3, [r7, #20]
 8007d12:	f04f 0201 	mov.w	r2, #1
 8007d16:	fa02 f303 	lsl.w	r3, r2, r3
 8007d1a:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	681a      	ldr	r2, [r3, #0]
 8007d20:	693b      	ldr	r3, [r7, #16]
 8007d22:	4013      	ands	r3, r2
 8007d24:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8007d26:	68fa      	ldr	r2, [r7, #12]
 8007d28:	693b      	ldr	r3, [r7, #16]
 8007d2a:	429a      	cmp	r2, r3
 8007d2c:	d173      	bne.n	8007e16 <GPIO_Init+0x12a>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681a      	ldr	r2, [r3, #0]
 8007d32:	697b      	ldr	r3, [r7, #20]
 8007d34:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007d38:	f04f 0103 	mov.w	r1, #3
 8007d3c:	fa01 f303 	lsl.w	r3, r1, r3
 8007d40:	ea6f 0303 	mvn.w	r3, r3
 8007d44:	401a      	ands	r2, r3
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681a      	ldr	r2, [r3, #0]
 8007d4e:	683b      	ldr	r3, [r7, #0]
 8007d50:	791b      	ldrb	r3, [r3, #4]
 8007d52:	4619      	mov	r1, r3
 8007d54:	697b      	ldr	r3, [r7, #20]
 8007d56:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007d5a:	fa01 f303 	lsl.w	r3, r1, r3
 8007d5e:	431a      	orrs	r2, r3
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8007d64:	683b      	ldr	r3, [r7, #0]
 8007d66:	791b      	ldrb	r3, [r3, #4]
 8007d68:	2b01      	cmp	r3, #1
 8007d6a:	d003      	beq.n	8007d74 <GPIO_Init+0x88>
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	791b      	ldrb	r3, [r3, #4]
 8007d70:	2b02      	cmp	r3, #2
 8007d72:	d134      	bne.n	8007dde <GPIO_Init+0xf2>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	689a      	ldr	r2, [r3, #8]
 8007d78:	697b      	ldr	r3, [r7, #20]
 8007d7a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007d7e:	f04f 0103 	mov.w	r1, #3
 8007d82:	fa01 f303 	lsl.w	r3, r1, r3
 8007d86:	ea6f 0303 	mvn.w	r3, r3
 8007d8a:	401a      	ands	r2, r3
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	689a      	ldr	r2, [r3, #8]
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	795b      	ldrb	r3, [r3, #5]
 8007d98:	4619      	mov	r1, r3
 8007d9a:	697b      	ldr	r3, [r7, #20]
 8007d9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007da0:	fa01 f303 	lsl.w	r3, r1, r3
 8007da4:	431a      	orrs	r2, r3
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	685a      	ldr	r2, [r3, #4]
 8007dae:	697b      	ldr	r3, [r7, #20]
 8007db0:	b29b      	uxth	r3, r3
 8007db2:	f04f 0101 	mov.w	r1, #1
 8007db6:	fa01 f303 	lsl.w	r3, r1, r3
 8007dba:	ea6f 0303 	mvn.w	r3, r3
 8007dbe:	401a      	ands	r2, r3
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	685a      	ldr	r2, [r3, #4]
 8007dc8:	683b      	ldr	r3, [r7, #0]
 8007dca:	799b      	ldrb	r3, [r3, #6]
 8007dcc:	4619      	mov	r1, r3
 8007dce:	697b      	ldr	r3, [r7, #20]
 8007dd0:	b29b      	uxth	r3, r3
 8007dd2:	fa01 f303 	lsl.w	r3, r1, r3
 8007dd6:	b29b      	uxth	r3, r3
 8007dd8:	431a      	orrs	r2, r3
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	68da      	ldr	r2, [r3, #12]
 8007de2:	697b      	ldr	r3, [r7, #20]
 8007de4:	b29b      	uxth	r3, r3
 8007de6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007dea:	f04f 0103 	mov.w	r1, #3
 8007dee:	fa01 f303 	lsl.w	r3, r1, r3
 8007df2:	ea6f 0303 	mvn.w	r3, r3
 8007df6:	401a      	ands	r2, r3
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	68da      	ldr	r2, [r3, #12]
 8007e00:	683b      	ldr	r3, [r7, #0]
 8007e02:	79db      	ldrb	r3, [r3, #7]
 8007e04:	4619      	mov	r1, r3
 8007e06:	697b      	ldr	r3, [r7, #20]
 8007e08:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007e0c:	fa01 f303 	lsl.w	r3, r1, r3
 8007e10:	431a      	orrs	r2, r3
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8007e16:	697b      	ldr	r3, [r7, #20]
 8007e18:	f103 0301 	add.w	r3, r3, #1
 8007e1c:	617b      	str	r3, [r7, #20]
 8007e1e:	697b      	ldr	r3, [r7, #20]
 8007e20:	2b0f      	cmp	r3, #15
 8007e22:	f67f af75 	bls.w	8007d10 <GPIO_Init+0x24>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8007e26:	f107 071c 	add.w	r7, r7, #28
 8007e2a:	46bd      	mov	sp, r7
 8007e2c:	bc80      	pop	{r7}
 8007e2e:	4770      	bx	lr

08007e30 <GPIO_StructInit>:
  * @brief  Fills each GPIO_InitStruct member with its default value.
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8007e30:	b480      	push	{r7}
 8007e32:	b083      	sub	sp, #12
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007e3e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	f04f 0200 	mov.w	r2, #0
 8007e46:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	f04f 0200 	mov.w	r2, #0
 8007e4e:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	f04f 0200 	mov.w	r2, #0
 8007e56:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	f04f 0200 	mov.w	r2, #0
 8007e5e:	71da      	strb	r2, [r3, #7]
}
 8007e60:	f107 070c 	add.w	r7, r7, #12
 8007e64:	46bd      	mov	sp, r7
 8007e66:	bc80      	pop	{r7}
 8007e68:	4770      	bx	lr
 8007e6a:	bf00      	nop

08007e6c <GPIO_PinLockConfig>:
  * @param  GPIO_Pin: specifies the port bit to be locked.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007e6c:	b480      	push	{r7}
 8007e6e:	b085      	sub	sp, #20
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]
 8007e74:	460b      	mov	r3, r1
 8007e76:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0x00010000;
 8007e78:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007e7c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  tmp |= GPIO_Pin;
 8007e7e:	887a      	ldrh	r2, [r7, #2]
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	4313      	orrs	r3, r2
 8007e84:	60fb      	str	r3, [r7, #12]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8007e86:	68fa      	ldr	r2, [r7, #12]
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	61da      	str	r2, [r3, #28]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 8007e8c:	887a      	ldrh	r2, [r7, #2]
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	61da      	str	r2, [r3, #28]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8007e92:	68fa      	ldr	r2, [r7, #12]
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	61da      	str	r2, [r3, #28]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	69db      	ldr	r3, [r3, #28]
 8007e9c:	60fb      	str	r3, [r7, #12]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	69db      	ldr	r3, [r3, #28]
 8007ea2:	60fb      	str	r3, [r7, #12]
}
 8007ea4:	f107 0714 	add.w	r7, r7, #20
 8007ea8:	46bd      	mov	sp, r7
 8007eaa:	bc80      	pop	{r7}
 8007eac:	4770      	bx	lr
 8007eae:	bf00      	nop

08007eb0 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007eb0:	b480      	push	{r7}
 8007eb2:	b085      	sub	sp, #20
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	6078      	str	r0, [r7, #4]
 8007eb8:	460b      	mov	r3, r1
 8007eba:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8007ebc:	f04f 0300 	mov.w	r3, #0
 8007ec0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	691a      	ldr	r2, [r3, #16]
 8007ec6:	887b      	ldrh	r3, [r7, #2]
 8007ec8:	4013      	ands	r3, r2
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d003      	beq.n	8007ed6 <GPIO_ReadInputDataBit+0x26>
  {
    bitstatus = (uint8_t)Bit_SET;
 8007ece:	f04f 0301 	mov.w	r3, #1
 8007ed2:	73fb      	strb	r3, [r7, #15]
 8007ed4:	e002      	b.n	8007edc <GPIO_ReadInputDataBit+0x2c>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8007ed6:	f04f 0300 	mov.w	r3, #0
 8007eda:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007edc:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ede:	4618      	mov	r0, r3
 8007ee0:	f107 0714 	add.w	r7, r7, #20
 8007ee4:	46bd      	mov	sp, r7
 8007ee6:	bc80      	pop	{r7}
 8007ee8:	4770      	bx	lr
 8007eea:	bf00      	nop

08007eec <GPIO_ReadInputData>:
  * @brief  Reads the specified GPIO input data port.
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral.
  * @retval GPIO input data port value.
  */
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
 8007eec:	b480      	push	{r7}
 8007eee:	b083      	sub	sp, #12
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->IDR);
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	691b      	ldr	r3, [r3, #16]
 8007ef8:	b29b      	uxth	r3, r3
}
 8007efa:	4618      	mov	r0, r3
 8007efc:	f107 070c 	add.w	r7, r7, #12
 8007f00:	46bd      	mov	sp, r7
 8007f02:	bc80      	pop	{r7}
 8007f04:	4770      	bx	lr
 8007f06:	bf00      	nop

08007f08 <GPIO_ReadOutputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *          This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The output port pin value.
  */
uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007f08:	b480      	push	{r7}
 8007f0a:	b085      	sub	sp, #20
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
 8007f10:	460b      	mov	r3, r1
 8007f12:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8007f14:	f04f 0300 	mov.w	r3, #0
 8007f18:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	695a      	ldr	r2, [r3, #20]
 8007f1e:	887b      	ldrh	r3, [r7, #2]
 8007f20:	4013      	ands	r3, r2
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d003      	beq.n	8007f2e <GPIO_ReadOutputDataBit+0x26>
  {
    bitstatus = (uint8_t)Bit_SET;
 8007f26:	f04f 0301 	mov.w	r3, #1
 8007f2a:	73fb      	strb	r3, [r7, #15]
 8007f2c:	e002      	b.n	8007f34 <GPIO_ReadOutputDataBit+0x2c>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8007f2e:	f04f 0300 	mov.w	r3, #0
 8007f32:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007f34:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f36:	4618      	mov	r0, r3
 8007f38:	f107 0714 	add.w	r7, r7, #20
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	bc80      	pop	{r7}
 8007f40:	4770      	bx	lr
 8007f42:	bf00      	nop

08007f44 <GPIO_ReadOutputData>:
  * @brief  Reads the specified GPIO output data port.
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral.
  * @retval GPIO output data port value.
  */
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
 8007f44:	b480      	push	{r7}
 8007f46:	b083      	sub	sp, #12
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->ODR);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	695b      	ldr	r3, [r3, #20]
 8007f50:	b29b      	uxth	r3, r3
}
 8007f52:	4618      	mov	r0, r3
 8007f54:	f107 070c 	add.w	r7, r7, #12
 8007f58:	46bd      	mov	sp, r7
 8007f5a:	bc80      	pop	{r7}
 8007f5c:	4770      	bx	lr
 8007f5e:	bf00      	nop

08007f60 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007f60:	b480      	push	{r7}
 8007f62:	b083      	sub	sp, #12
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]
 8007f68:	460b      	mov	r3, r1
 8007f6a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	887a      	ldrh	r2, [r7, #2]
 8007f70:	831a      	strh	r2, [r3, #24]
}
 8007f72:	f107 070c 	add.w	r7, r7, #12
 8007f76:	46bd      	mov	sp, r7
 8007f78:	bc80      	pop	{r7}
 8007f7a:	4770      	bx	lr

08007f7c <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007f7c:	b480      	push	{r7}
 8007f7e:	b083      	sub	sp, #12
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	6078      	str	r0, [r7, #4]
 8007f84:	460b      	mov	r3, r1
 8007f86:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	887a      	ldrh	r2, [r7, #2]
 8007f8c:	835a      	strh	r2, [r3, #26]
}
 8007f8e:	f107 070c 	add.w	r7, r7, #12
 8007f92:	46bd      	mov	sp, r7
 8007f94:	bc80      	pop	{r7}
 8007f96:	4770      	bx	lr

08007f98 <GPIO_WriteBit>:
  *            @arg Bit_RESET: to clear the port pin
  *            @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 8007f98:	b480      	push	{r7}
 8007f9a:	b083      	sub	sp, #12
 8007f9c:	af00      	add	r7, sp, #0
 8007f9e:	6078      	str	r0, [r7, #4]
 8007fa0:	4613      	mov	r3, r2
 8007fa2:	460a      	mov	r2, r1
 8007fa4:	807a      	strh	r2, [r7, #2]
 8007fa6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 8007fa8:	787b      	ldrb	r3, [r7, #1]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d003      	beq.n	8007fb6 <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRRL = GPIO_Pin;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	887a      	ldrh	r2, [r7, #2]
 8007fb2:	831a      	strh	r2, [r3, #24]
 8007fb4:	e002      	b.n	8007fbc <GPIO_WriteBit+0x24>
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	887a      	ldrh	r2, [r7, #2]
 8007fba:	835a      	strh	r2, [r3, #26]
  }
}
 8007fbc:	f107 070c 	add.w	r7, r7, #12
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	bc80      	pop	{r7}
 8007fc4:	4770      	bx	lr
 8007fc6:	bf00      	nop

08007fc8 <GPIO_Write>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral.
  * @param  PortVal: specifies the value to be written to the port output data register.
  * @retval None
  */
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
 8007fc8:	b480      	push	{r7}
 8007fca:	b083      	sub	sp, #12
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	6078      	str	r0, [r7, #4]
 8007fd0:	460b      	mov	r3, r1
 8007fd2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR = PortVal;
 8007fd4:	887a      	ldrh	r2, [r7, #2]
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	615a      	str	r2, [r3, #20]
}
 8007fda:	f107 070c 	add.w	r7, r7, #12
 8007fde:	46bd      	mov	sp, r7
 8007fe0:	bc80      	pop	{r7}
 8007fe2:	4770      	bx	lr

08007fe4 <GPIO_ToggleBits>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007fe4:	b480      	push	{r7}
 8007fe6:	b083      	sub	sp, #12
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	6078      	str	r0, [r7, #4]
 8007fec:	460b      	mov	r3, r1
 8007fee:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	695a      	ldr	r2, [r3, #20]
 8007ff4:	887b      	ldrh	r3, [r7, #2]
 8007ff6:	405a      	eors	r2, r3
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	615a      	str	r2, [r3, #20]
}
 8007ffc:	f107 070c 	add.w	r7, r7, #12
 8008000:	46bd      	mov	sp, r7
 8008002:	bc80      	pop	{r7}
 8008004:	4770      	bx	lr
 8008006:	bf00      	nop

08008008 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8008008:	b480      	push	{r7}
 800800a:	b085      	sub	sp, #20
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]
 8008010:	4613      	mov	r3, r2
 8008012:	460a      	mov	r2, r1
 8008014:	807a      	strh	r2, [r7, #2]
 8008016:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8008018:	f04f 0300 	mov.w	r3, #0
 800801c:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 800801e:	f04f 0300 	mov.w	r3, #0
 8008022:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8008024:	787a      	ldrb	r2, [r7, #1]
 8008026:	887b      	ldrh	r3, [r7, #2]
 8008028:	f003 0307 	and.w	r3, r3, #7
 800802c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8008030:	fa02 f303 	lsl.w	r3, r2, r3
 8008034:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8008036:	887b      	ldrh	r3, [r7, #2]
 8008038:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 800803c:	b29b      	uxth	r3, r3
 800803e:	461a      	mov	r2, r3
 8008040:	887b      	ldrh	r3, [r7, #2]
 8008042:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8008046:	b29b      	uxth	r3, r3
 8008048:	4619      	mov	r1, r3
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	f101 0108 	add.w	r1, r1, #8
 8008050:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8008054:	887b      	ldrh	r3, [r7, #2]
 8008056:	f003 0307 	and.w	r3, r3, #7
 800805a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800805e:	f04f 000f 	mov.w	r0, #15
 8008062:	fa00 f303 	lsl.w	r3, r0, r3
 8008066:	ea6f 0303 	mvn.w	r3, r3
 800806a:	4019      	ands	r1, r3
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	f102 0208 	add.w	r2, r2, #8
 8008072:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8008076:	887b      	ldrh	r3, [r7, #2]
 8008078:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 800807c:	b29b      	uxth	r3, r3
 800807e:	461a      	mov	r2, r3
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	f102 0208 	add.w	r2, r2, #8
 8008086:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	4313      	orrs	r3, r2
 800808e:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8008090:	887b      	ldrh	r3, [r7, #2]
 8008092:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8008096:	b29b      	uxth	r3, r3
 8008098:	461a      	mov	r2, r3
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	f102 0208 	add.w	r2, r2, #8
 80080a0:	68b9      	ldr	r1, [r7, #8]
 80080a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80080a6:	f107 0714 	add.w	r7, r7, #20
 80080aa:	46bd      	mov	sp, r7
 80080ac:	bc80      	pop	{r7}
 80080ae:	4770      	bx	lr

080080b0 <I2C_DeInit>:
  * @brief  Deinitialize the I2Cx peripheral registers to their default reset values.
  * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
  * @retval None
  */
void I2C_DeInit(I2C_TypeDef* I2Cx)
{
 80080b0:	b580      	push	{r7, lr}
 80080b2:	b082      	sub	sp, #8
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  if (I2Cx == I2C1)
 80080b8:	687a      	ldr	r2, [r7, #4]
 80080ba:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 80080be:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80080c2:	429a      	cmp	r2, r3
 80080c4:	d10c      	bne.n	80080e0 <I2C_DeInit+0x30>
  {
    /* Enable I2C1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
 80080c6:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80080ca:	f04f 0101 	mov.w	r1, #1
 80080ce:	f001 f9dd 	bl	800948c <RCC_APB1PeriphResetCmd>
    /* Release I2C1 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);    
 80080d2:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80080d6:	f04f 0100 	mov.w	r1, #0
 80080da:	f001 f9d7 	bl	800948c <RCC_APB1PeriphResetCmd>
 80080de:	e026      	b.n	800812e <I2C_DeInit+0x7e>
  }
  else if (I2Cx == I2C2)
 80080e0:	687a      	ldr	r2, [r7, #4]
 80080e2:	f44f 43b0 	mov.w	r3, #22528	; 0x5800
 80080e6:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80080ea:	429a      	cmp	r2, r3
 80080ec:	d10c      	bne.n	8008108 <I2C_DeInit+0x58>
  {
    /* Enable I2C2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
 80080ee:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80080f2:	f04f 0101 	mov.w	r1, #1
 80080f6:	f001 f9c9 	bl	800948c <RCC_APB1PeriphResetCmd>
    /* Release I2C2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);      
 80080fa:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80080fe:	f04f 0100 	mov.w	r1, #0
 8008102:	f001 f9c3 	bl	800948c <RCC_APB1PeriphResetCmd>
 8008106:	e012      	b.n	800812e <I2C_DeInit+0x7e>
  }
  else 
  {
    if (I2Cx == I2C3)
 8008108:	687a      	ldr	r2, [r7, #4]
 800810a:	f44f 43b8 	mov.w	r3, #23552	; 0x5c00
 800810e:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8008112:	429a      	cmp	r2, r3
 8008114:	d10b      	bne.n	800812e <I2C_DeInit+0x7e>
    {
      /* Enable I2C3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, ENABLE);
 8008116:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 800811a:	f04f 0101 	mov.w	r1, #1
 800811e:	f001 f9b5 	bl	800948c <RCC_APB1PeriphResetCmd>
      /* Release I2C3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, DISABLE);     
 8008122:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8008126:	f04f 0100 	mov.w	r1, #0
 800812a:	f001 f9af 	bl	800948c <RCC_APB1PeriphResetCmd>
    }
  }
}
 800812e:	f107 0708 	add.w	r7, r7, #8
 8008132:	46bd      	mov	sp, r7
 8008134:	bd80      	pop	{r7, pc}
 8008136:	bf00      	nop

08008138 <I2C_Init>:
  * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that contains 
  *         the configuration information for the specified I2C peripheral.
  * @retval None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 8008138:	b580      	push	{r7, lr}
 800813a:	b08a      	sub	sp, #40	; 0x28
 800813c:	af00      	add	r7, sp, #0
 800813e:	6078      	str	r0, [r7, #4]
 8008140:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0, freqrange = 0;
 8008142:	f04f 0300 	mov.w	r3, #0
 8008146:	84fb      	strh	r3, [r7, #38]	; 0x26
 8008148:	f04f 0300 	mov.w	r3, #0
 800814c:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t result = 0x04;
 800814e:	f04f 0304 	mov.w	r3, #4
 8008152:	84bb      	strh	r3, [r7, #36]	; 0x24
  uint32_t pclk1 = 8000000;
 8008154:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 8008158:	f2c0 037a 	movt	r3, #122	; 0x7a
 800815c:	61fb      	str	r3, [r7, #28]
  assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack));
  assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	889b      	ldrh	r3, [r3, #4]
 8008162:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= (uint16_t)~((uint16_t)I2C_CR2_FREQ);
 8008164:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008166:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800816a:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 800816c:	f107 030c 	add.w	r3, r7, #12
 8008170:	4618      	mov	r0, r3
 8008172:	f000 feeb 	bl	8008f4c <RCC_GetClocksFreq>
  pclk1 = rcc_clocks.PCLK1_Frequency;
 8008176:	697b      	ldr	r3, [r7, #20]
 8008178:	61fb      	str	r3, [r7, #28]
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 800817a:	69fa      	ldr	r2, [r7, #28]
 800817c:	f64d 6383 	movw	r3, #56963	; 0xde83
 8008180:	f2c4 331b 	movt	r3, #17179	; 0x431b
 8008184:	fba3 1302 	umull	r1, r3, r3, r2
 8008188:	ea4f 4393 	mov.w	r3, r3, lsr #18
 800818c:	847b      	strh	r3, [r7, #34]	; 0x22
  tmpreg |= freqrange;
 800818e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8008190:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008192:	4313      	orrs	r3, r2
 8008194:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800819a:	809a      	strh	r2, [r3, #4]

/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	881b      	ldrh	r3, [r3, #0]
 80081a0:	b29b      	uxth	r3, r3
 80081a2:	f023 0301 	bic.w	r3, r3, #1
 80081a6:	b29a      	uxth	r2, r3
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	801a      	strh	r2, [r3, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;
 80081ac:	f04f 0300 	mov.w	r3, #0
 80081b0:	84fb      	strh	r3, [r7, #38]	; 0x26

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 80081b2:	683b      	ldr	r3, [r7, #0]
 80081b4:	681a      	ldr	r2, [r3, #0]
 80081b6:	f248 63a0 	movw	r3, #34464	; 0x86a0
 80081ba:	f2c0 0301 	movt	r3, #1
 80081be:	429a      	cmp	r2, r3
 80081c0:	d818      	bhi.n	80081f4 <I2C_Init+0xbc>
  {
    /* Standard mode speed calculate */
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 80081c2:	683b      	ldr	r3, [r7, #0]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80081ca:	69fa      	ldr	r2, [r7, #28]
 80081cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80081d0:	84bb      	strh	r3, [r7, #36]	; 0x24
    /* Test if CCR value is under 0x4*/
    if (result < 0x04)
 80081d2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80081d4:	2b03      	cmp	r3, #3
 80081d6:	d802      	bhi.n	80081de <I2C_Init+0xa6>
    {
      /* Set minimum allowed value */
      result = 0x04;  
 80081d8:	f04f 0304 	mov.w	r3, #4
 80081dc:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
 80081de:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80081e0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80081e2:	4313      	orrs	r3, r2
 80081e4:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 80081e6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80081e8:	f103 0301 	add.w	r3, r3, #1
 80081ec:	b29a      	uxth	r2, r3
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	841a      	strh	r2, [r3, #32]
 80081f2:	e04b      	b.n	800828c <I2C_Init+0x154>
  /* Configure speed in fast mode */
  /* To use the I2C at 400 KHz (in fast mode), the PCLK1 frequency (I2C peripheral
     input clock) must be a multiple of 10 MHz */
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
 80081f4:	683b      	ldr	r3, [r7, #0]
 80081f6:	88da      	ldrh	r2, [r3, #6]
 80081f8:	f64b 73ff 	movw	r3, #49151	; 0xbfff
 80081fc:	429a      	cmp	r2, r3
 80081fe:	d10a      	bne.n	8008216 <I2C_Init+0xde>
    {
      /* Fast mode speed calculate: Tlow/Thigh = 2 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 8008200:	683b      	ldr	r3, [r7, #0]
 8008202:	681a      	ldr	r2, [r3, #0]
 8008204:	4613      	mov	r3, r2
 8008206:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800820a:	189b      	adds	r3, r3, r2
 800820c:	69fa      	ldr	r2, [r7, #28]
 800820e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008212:	84bb      	strh	r3, [r7, #36]	; 0x24
 8008214:	e010      	b.n	8008238 <I2C_Init+0x100>
    }
    else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
    {
      /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 8008216:	683b      	ldr	r3, [r7, #0]
 8008218:	681a      	ldr	r2, [r3, #0]
 800821a:	4613      	mov	r3, r2
 800821c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8008220:	189b      	adds	r3, r3, r2
 8008222:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8008226:	189b      	adds	r3, r3, r2
 8008228:	69fa      	ldr	r2, [r7, #28]
 800822a:	fbb2 f3f3 	udiv	r3, r2, r3
 800822e:	84bb      	strh	r3, [r7, #36]	; 0x24
      /* Set DUTY bit */
      result |= I2C_DutyCycle_16_9;
 8008230:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008232:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008236:	84bb      	strh	r3, [r7, #36]	; 0x24
    }

    /* Test if CCR value is under 0x1*/
    if ((result & I2C_CCR_CCR) == 0)
 8008238:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800823a:	ea4f 5303 	mov.w	r3, r3, lsl #20
 800823e:	ea4f 5313 	mov.w	r3, r3, lsr #20
 8008242:	2b00      	cmp	r3, #0
 8008244:	d103      	bne.n	800824e <I2C_Init+0x116>
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
 8008246:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008248:	f043 0301 	orr.w	r3, r3, #1
 800824c:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= (uint16_t)(result | I2C_CCR_FS);
 800824e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008250:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008252:	4313      	orrs	r3, r2
 8008254:	b29b      	uxth	r3, r3
 8008256:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800825a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800825e:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 8008260:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008262:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8008266:	fb02 f203 	mul.w	r2, r2, r3
 800826a:	f644 53d3 	movw	r3, #19923	; 0x4dd3
 800826e:	f2c1 0362 	movt	r3, #4194	; 0x1062
 8008272:	fb83 1302 	smull	r1, r3, r3, r2
 8008276:	ea4f 11a3 	mov.w	r1, r3, asr #6
 800827a:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800827e:	1acb      	subs	r3, r1, r3
 8008280:	b29b      	uxth	r3, r3
 8008282:	f103 0301 	add.w	r3, r3, #1
 8008286:	b29a      	uxth	r2, r3
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	841a      	strh	r2, [r3, #32]
  }

  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8008290:	839a      	strh	r2, [r3, #28]
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= I2C_CR1_PE;
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	881b      	ldrh	r3, [r3, #0]
 8008296:	b29b      	uxth	r3, r3
 8008298:	f043 0301 	orr.w	r3, r3, #1
 800829c:	b29a      	uxth	r2, r3
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	801a      	strh	r2, [r3, #0]

/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	881b      	ldrh	r3, [r3, #0]
 80082a6:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_MASK;
 80082a8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80082aa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80082ae:	f023 030a 	bic.w	r3, r3, #10
 80082b2:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 80082b4:	683b      	ldr	r3, [r7, #0]
 80082b6:	889a      	ldrh	r2, [r3, #4]
 80082b8:	683b      	ldr	r3, [r7, #0]
 80082ba:	895b      	ldrh	r3, [r3, #10]
 80082bc:	4313      	orrs	r3, r2
 80082be:	b29a      	uxth	r2, r3
 80082c0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80082c2:	4313      	orrs	r3, r2
 80082c4:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80082ca:	801a      	strh	r2, [r3, #0]

/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 80082cc:	683b      	ldr	r3, [r7, #0]
 80082ce:	899a      	ldrh	r2, [r3, #12]
 80082d0:	683b      	ldr	r3, [r7, #0]
 80082d2:	891b      	ldrh	r3, [r3, #8]
 80082d4:	4313      	orrs	r3, r2
 80082d6:	b29a      	uxth	r2, r3
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	811a      	strh	r2, [r3, #8]
}
 80082dc:	f107 0728 	add.w	r7, r7, #40	; 0x28
 80082e0:	46bd      	mov	sp, r7
 80082e2:	bd80      	pop	{r7, pc}

080082e4 <I2C_StructInit>:
  * @brief  Fills each I2C_InitStruct member with its default value.
  * @param  I2C_InitStruct: pointer to an I2C_InitTypeDef structure which will be initialized.
  * @retval None
  */
void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct)
{
 80082e4:	b480      	push	{r7}
 80082e6:	b083      	sub	sp, #12
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	6078      	str	r0, [r7, #4]
/*---------------- Reset I2C init structure parameters values ----------------*/
  /* initialize the I2C_ClockSpeed member */
  I2C_InitStruct->I2C_ClockSpeed = 5000;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80082f2:	601a      	str	r2, [r3, #0]
  /* Initialize the I2C_Mode member */
  I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	f04f 0200 	mov.w	r2, #0
 80082fa:	809a      	strh	r2, [r3, #4]
  /* Initialize the I2C_DutyCycle member */
  I2C_InitStruct->I2C_DutyCycle = I2C_DutyCycle_2;
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	f64b 72ff 	movw	r2, #49151	; 0xbfff
 8008302:	80da      	strh	r2, [r3, #6]
  /* Initialize the I2C_OwnAddress1 member */
  I2C_InitStruct->I2C_OwnAddress1 = 0;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	f04f 0200 	mov.w	r2, #0
 800830a:	811a      	strh	r2, [r3, #8]
  /* Initialize the I2C_Ack member */
  I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	f04f 0200 	mov.w	r2, #0
 8008312:	815a      	strh	r2, [r3, #10]
  /* Initialize the I2C_AcknowledgedAddress member */
  I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800831a:	819a      	strh	r2, [r3, #12]
}
 800831c:	f107 070c 	add.w	r7, r7, #12
 8008320:	46bd      	mov	sp, r7
 8008322:	bc80      	pop	{r7}
 8008324:	4770      	bx	lr
 8008326:	bf00      	nop

08008328 <I2C_Cmd>:
  * @param  NewState: new state of the I2Cx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8008328:	b480      	push	{r7}
 800832a:	b083      	sub	sp, #12
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]
 8008330:	460b      	mov	r3, r1
 8008332:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8008334:	78fb      	ldrb	r3, [r7, #3]
 8008336:	2b00      	cmp	r3, #0
 8008338:	d008      	beq.n	800834c <I2C_Cmd+0x24>
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= I2C_CR1_PE;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	881b      	ldrh	r3, [r3, #0]
 800833e:	b29b      	uxth	r3, r3
 8008340:	f043 0301 	orr.w	r3, r3, #1
 8008344:	b29a      	uxth	r2, r3
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	801a      	strh	r2, [r3, #0]
 800834a:	e007      	b.n	800835c <I2C_Cmd+0x34>
  }
  else
  {
    /* Disable the selected I2C peripheral */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	881b      	ldrh	r3, [r3, #0]
 8008350:	b29b      	uxth	r3, r3
 8008352:	f023 0301 	bic.w	r3, r3, #1
 8008356:	b29a      	uxth	r2, r3
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	801a      	strh	r2, [r3, #0]
  }
}
 800835c:	f107 070c 	add.w	r7, r7, #12
 8008360:	46bd      	mov	sp, r7
 8008362:	bc80      	pop	{r7}
 8008364:	4770      	bx	lr
 8008366:	bf00      	nop

08008368 <I2C_GenerateSTART>:
  * @param  NewState: new state of the I2C START condition generation.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8008368:	b480      	push	{r7}
 800836a:	b083      	sub	sp, #12
 800836c:	af00      	add	r7, sp, #0
 800836e:	6078      	str	r0, [r7, #4]
 8008370:	460b      	mov	r3, r1
 8008372:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8008374:	78fb      	ldrb	r3, [r7, #3]
 8008376:	2b00      	cmp	r3, #0
 8008378:	d008      	beq.n	800838c <I2C_GenerateSTART+0x24>
  {
    /* Generate a START condition */
    I2Cx->CR1 |= I2C_CR1_START;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	881b      	ldrh	r3, [r3, #0]
 800837e:	b29b      	uxth	r3, r3
 8008380:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008384:	b29a      	uxth	r2, r3
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	801a      	strh	r2, [r3, #0]
 800838a:	e007      	b.n	800839c <I2C_GenerateSTART+0x34>
  }
  else
  {
    /* Disable the START condition generation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_START);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	881b      	ldrh	r3, [r3, #0]
 8008390:	b29b      	uxth	r3, r3
 8008392:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008396:	b29a      	uxth	r2, r3
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	801a      	strh	r2, [r3, #0]
  }
}
 800839c:	f107 070c 	add.w	r7, r7, #12
 80083a0:	46bd      	mov	sp, r7
 80083a2:	bc80      	pop	{r7}
 80083a4:	4770      	bx	lr
 80083a6:	bf00      	nop

080083a8 <I2C_GenerateSTOP>:
  * @param  NewState: new state of the I2C STOP condition generation.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 80083a8:	b480      	push	{r7}
 80083aa:	b083      	sub	sp, #12
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	6078      	str	r0, [r7, #4]
 80083b0:	460b      	mov	r3, r1
 80083b2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80083b4:	78fb      	ldrb	r3, [r7, #3]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d008      	beq.n	80083cc <I2C_GenerateSTOP+0x24>
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= I2C_CR1_STOP;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	881b      	ldrh	r3, [r3, #0]
 80083be:	b29b      	uxth	r3, r3
 80083c0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80083c4:	b29a      	uxth	r2, r3
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	801a      	strh	r2, [r3, #0]
 80083ca:	e007      	b.n	80083dc <I2C_GenerateSTOP+0x34>
  }
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_STOP);
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	881b      	ldrh	r3, [r3, #0]
 80083d0:	b29b      	uxth	r3, r3
 80083d2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80083d6:	b29a      	uxth	r2, r3
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	801a      	strh	r2, [r3, #0]
  }
}
 80083dc:	f107 070c 	add.w	r7, r7, #12
 80083e0:	46bd      	mov	sp, r7
 80083e2:	bc80      	pop	{r7}
 80083e4:	4770      	bx	lr
 80083e6:	bf00      	nop

080083e8 <I2C_Send7bitAddress>:
  *            @arg I2C_Direction_Transmitter: Transmitter mode
  *            @arg I2C_Direction_Receiver: Receiver mode
  * @retval None.
  */
void I2C_Send7bitAddress(I2C_TypeDef* I2Cx, uint8_t Address, uint8_t I2C_Direction)
{
 80083e8:	b480      	push	{r7}
 80083ea:	b083      	sub	sp, #12
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
 80083f0:	4613      	mov	r3, r2
 80083f2:	460a      	mov	r2, r1
 80083f4:	70fa      	strb	r2, [r7, #3]
 80083f6:	70bb      	strb	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DIRECTION(I2C_Direction));
  /* Test on the direction to set/reset the read/write bit */
  if (I2C_Direction != I2C_Direction_Transmitter)
 80083f8:	78bb      	ldrb	r3, [r7, #2]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d004      	beq.n	8008408 <I2C_Send7bitAddress+0x20>
  {
    /* Set the address bit0 for read */
    Address |= I2C_OAR1_ADD0;
 80083fe:	78fb      	ldrb	r3, [r7, #3]
 8008400:	f043 0301 	orr.w	r3, r3, #1
 8008404:	70fb      	strb	r3, [r7, #3]
 8008406:	e003      	b.n	8008410 <I2C_Send7bitAddress+0x28>
  }
  else
  {
    /* Reset the address bit0 for write */
    Address &= (uint8_t)~((uint8_t)I2C_OAR1_ADD0);
 8008408:	78fb      	ldrb	r3, [r7, #3]
 800840a:	f023 0301 	bic.w	r3, r3, #1
 800840e:	70fb      	strb	r3, [r7, #3]
  }
  /* Send the address */
  I2Cx->DR = Address;
 8008410:	78fb      	ldrb	r3, [r7, #3]
 8008412:	b29a      	uxth	r2, r3
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	821a      	strh	r2, [r3, #16]
}
 8008418:	f107 070c 	add.w	r7, r7, #12
 800841c:	46bd      	mov	sp, r7
 800841e:	bc80      	pop	{r7}
 8008420:	4770      	bx	lr
 8008422:	bf00      	nop

08008424 <I2C_AcknowledgeConfig>:
  * @param  NewState: new state of the I2C Acknowledgement.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8008424:	b480      	push	{r7}
 8008426:	b083      	sub	sp, #12
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
 800842c:	460b      	mov	r3, r1
 800842e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8008430:	78fb      	ldrb	r3, [r7, #3]
 8008432:	2b00      	cmp	r3, #0
 8008434:	d008      	beq.n	8008448 <I2C_AcknowledgeConfig+0x24>
  {
    /* Enable the acknowledgement */
    I2Cx->CR1 |= I2C_CR1_ACK;
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	881b      	ldrh	r3, [r3, #0]
 800843a:	b29b      	uxth	r3, r3
 800843c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008440:	b29a      	uxth	r2, r3
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	801a      	strh	r2, [r3, #0]
 8008446:	e007      	b.n	8008458 <I2C_AcknowledgeConfig+0x34>
  }
  else
  {
    /* Disable the acknowledgement */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ACK);
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	881b      	ldrh	r3, [r3, #0]
 800844c:	b29b      	uxth	r3, r3
 800844e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008452:	b29a      	uxth	r2, r3
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	801a      	strh	r2, [r3, #0]
  }
}
 8008458:	f107 070c 	add.w	r7, r7, #12
 800845c:	46bd      	mov	sp, r7
 800845e:	bc80      	pop	{r7}
 8008460:	4770      	bx	lr
 8008462:	bf00      	nop

08008464 <I2C_OwnAddress2Config>:
  * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
  * @param  Address: specifies the 7bit I2C own address2.
  * @retval None.
  */
void I2C_OwnAddress2Config(I2C_TypeDef* I2Cx, uint8_t Address)
{
 8008464:	b480      	push	{r7}
 8008466:	b085      	sub	sp, #20
 8008468:	af00      	add	r7, sp, #0
 800846a:	6078      	str	r0, [r7, #4]
 800846c:	460b      	mov	r3, r1
 800846e:	70fb      	strb	r3, [r7, #3]
  uint16_t tmpreg = 0;
 8008470:	f04f 0300 	mov.w	r3, #0
 8008474:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  /* Get the old register value */
  tmpreg = I2Cx->OAR2;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	899b      	ldrh	r3, [r3, #12]
 800847a:	81fb      	strh	r3, [r7, #14]

  /* Reset I2Cx Own address2 bit [7:1] */
  tmpreg &= (uint16_t)~((uint16_t)I2C_OAR2_ADD2);
 800847c:	89fb      	ldrh	r3, [r7, #14]
 800847e:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 8008482:	81fb      	strh	r3, [r7, #14]

  /* Set I2Cx Own address2 */
  tmpreg |= (uint16_t)((uint16_t)Address & (uint16_t)0x00FE);
 8008484:	78fb      	ldrb	r3, [r7, #3]
 8008486:	b29b      	uxth	r3, r3
 8008488:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800848c:	b29a      	uxth	r2, r3
 800848e:	89fb      	ldrh	r3, [r7, #14]
 8008490:	4313      	orrs	r3, r2
 8008492:	b29b      	uxth	r3, r3
 8008494:	81fb      	strh	r3, [r7, #14]

  /* Store the new register value */
  I2Cx->OAR2 = tmpreg;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	89fa      	ldrh	r2, [r7, #14]
 800849a:	819a      	strh	r2, [r3, #12]
}
 800849c:	f107 0714 	add.w	r7, r7, #20
 80084a0:	46bd      	mov	sp, r7
 80084a2:	bc80      	pop	{r7}
 80084a4:	4770      	bx	lr
 80084a6:	bf00      	nop

080084a8 <I2C_DualAddressCmd>:
  * @param  NewState: new state of the I2C dual addressing mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_DualAddressCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 80084a8:	b480      	push	{r7}
 80084aa:	b083      	sub	sp, #12
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	6078      	str	r0, [r7, #4]
 80084b0:	460b      	mov	r3, r1
 80084b2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80084b4:	78fb      	ldrb	r3, [r7, #3]
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d008      	beq.n	80084cc <I2C_DualAddressCmd+0x24>
  {
    /* Enable dual addressing mode */
    I2Cx->OAR2 |= I2C_OAR2_ENDUAL;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	899b      	ldrh	r3, [r3, #12]
 80084be:	b29b      	uxth	r3, r3
 80084c0:	f043 0301 	orr.w	r3, r3, #1
 80084c4:	b29a      	uxth	r2, r3
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	819a      	strh	r2, [r3, #12]
 80084ca:	e007      	b.n	80084dc <I2C_DualAddressCmd+0x34>
  }
  else
  {
    /* Disable dual addressing mode */
    I2Cx->OAR2 &= (uint16_t)~((uint16_t)I2C_OAR2_ENDUAL);
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	899b      	ldrh	r3, [r3, #12]
 80084d0:	b29b      	uxth	r3, r3
 80084d2:	f023 0301 	bic.w	r3, r3, #1
 80084d6:	b29a      	uxth	r2, r3
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	819a      	strh	r2, [r3, #12]
  }
}
 80084dc:	f107 070c 	add.w	r7, r7, #12
 80084e0:	46bd      	mov	sp, r7
 80084e2:	bc80      	pop	{r7}
 80084e4:	4770      	bx	lr
 80084e6:	bf00      	nop

080084e8 <I2C_GeneralCallCmd>:
  * @param  NewState: new state of the I2C General call.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_GeneralCallCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 80084e8:	b480      	push	{r7}
 80084ea:	b083      	sub	sp, #12
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	6078      	str	r0, [r7, #4]
 80084f0:	460b      	mov	r3, r1
 80084f2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80084f4:	78fb      	ldrb	r3, [r7, #3]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d008      	beq.n	800850c <I2C_GeneralCallCmd+0x24>
  {
    /* Enable generall call */
    I2Cx->CR1 |= I2C_CR1_ENGC;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	881b      	ldrh	r3, [r3, #0]
 80084fe:	b29b      	uxth	r3, r3
 8008500:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008504:	b29a      	uxth	r2, r3
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	801a      	strh	r2, [r3, #0]
 800850a:	e007      	b.n	800851c <I2C_GeneralCallCmd+0x34>
  }
  else
  {
    /* Disable generall call */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ENGC);
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	881b      	ldrh	r3, [r3, #0]
 8008510:	b29b      	uxth	r3, r3
 8008512:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008516:	b29a      	uxth	r2, r3
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	801a      	strh	r2, [r3, #0]
  }
}
 800851c:	f107 070c 	add.w	r7, r7, #12
 8008520:	46bd      	mov	sp, r7
 8008522:	bc80      	pop	{r7}
 8008524:	4770      	bx	lr
 8008526:	bf00      	nop

08008528 <I2C_SoftwareResetCmd>:
  * @param  NewState: new state of the I2C software reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8008528:	b480      	push	{r7}
 800852a:	b083      	sub	sp, #12
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
 8008530:	460b      	mov	r3, r1
 8008532:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8008534:	78fb      	ldrb	r3, [r7, #3]
 8008536:	2b00      	cmp	r3, #0
 8008538:	d00a      	beq.n	8008550 <I2C_SoftwareResetCmd+0x28>
  {
    /* Peripheral under reset */
    I2Cx->CR1 |= I2C_CR1_SWRST;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	881b      	ldrh	r3, [r3, #0]
 800853e:	b29b      	uxth	r3, r3
 8008540:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008544:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008548:	b29a      	uxth	r2, r3
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	801a      	strh	r2, [r3, #0]
 800854e:	e009      	b.n	8008564 <I2C_SoftwareResetCmd+0x3c>
  }
  else
  {
    /* Peripheral not under reset */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_SWRST);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	881b      	ldrh	r3, [r3, #0]
 8008554:	b29b      	uxth	r3, r3
 8008556:	ea4f 4343 	mov.w	r3, r3, lsl #17
 800855a:	ea4f 4353 	mov.w	r3, r3, lsr #17
 800855e:	b29a      	uxth	r2, r3
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	801a      	strh	r2, [r3, #0]
  }
}
 8008564:	f107 070c 	add.w	r7, r7, #12
 8008568:	46bd      	mov	sp, r7
 800856a:	bc80      	pop	{r7}
 800856c:	4770      	bx	lr
 800856e:	bf00      	nop

08008570 <I2C_StretchClockCmd>:
  * @param  NewState: new state of the I2Cx Clock stretching.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8008570:	b480      	push	{r7}
 8008572:	b083      	sub	sp, #12
 8008574:	af00      	add	r7, sp, #0
 8008576:	6078      	str	r0, [r7, #4]
 8008578:	460b      	mov	r3, r1
 800857a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState == DISABLE)
 800857c:	78fb      	ldrb	r3, [r7, #3]
 800857e:	2b00      	cmp	r3, #0
 8008580:	d108      	bne.n	8008594 <I2C_StretchClockCmd+0x24>
  {
    /* Enable the selected I2C Clock stretching */
    I2Cx->CR1 |= I2C_CR1_NOSTRETCH;
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	881b      	ldrh	r3, [r3, #0]
 8008586:	b29b      	uxth	r3, r3
 8008588:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800858c:	b29a      	uxth	r2, r3
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	801a      	strh	r2, [r3, #0]
 8008592:	e007      	b.n	80085a4 <I2C_StretchClockCmd+0x34>
  }
  else
  {
    /* Disable the selected I2C Clock stretching */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_NOSTRETCH);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	881b      	ldrh	r3, [r3, #0]
 8008598:	b29b      	uxth	r3, r3
 800859a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800859e:	b29a      	uxth	r2, r3
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	801a      	strh	r2, [r3, #0]
  }
}
 80085a4:	f107 070c 	add.w	r7, r7, #12
 80085a8:	46bd      	mov	sp, r7
 80085aa:	bc80      	pop	{r7}
 80085ac:	4770      	bx	lr
 80085ae:	bf00      	nop

080085b0 <I2C_FastModeDutyCycleConfig>:
  *            @arg I2C_DutyCycle_2: I2C fast mode Tlow/Thigh = 2
  *            @arg I2C_DutyCycle_16_9: I2C fast mode Tlow/Thigh = 16/9
  * @retval None
  */
void I2C_FastModeDutyCycleConfig(I2C_TypeDef* I2Cx, uint16_t I2C_DutyCycle)
{
 80085b0:	b480      	push	{r7}
 80085b2:	b083      	sub	sp, #12
 80085b4:	af00      	add	r7, sp, #0
 80085b6:	6078      	str	r0, [r7, #4]
 80085b8:	460b      	mov	r3, r1
 80085ba:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DUTY_CYCLE(I2C_DutyCycle));
  if (I2C_DutyCycle != I2C_DutyCycle_16_9)
 80085bc:	887b      	ldrh	r3, [r7, #2]
 80085be:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80085c2:	d008      	beq.n	80085d6 <I2C_FastModeDutyCycleConfig+0x26>
  {
    /* I2C fast mode Tlow/Thigh=2 */
    I2Cx->CCR &= I2C_DutyCycle_2;
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	8b9b      	ldrh	r3, [r3, #28]
 80085c8:	b29b      	uxth	r3, r3
 80085ca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80085ce:	b29a      	uxth	r2, r3
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	839a      	strh	r2, [r3, #28]
 80085d4:	e007      	b.n	80085e6 <I2C_FastModeDutyCycleConfig+0x36>
  }
  else
  {
    /* I2C fast mode Tlow/Thigh=16/9 */
    I2Cx->CCR |= I2C_DutyCycle_16_9;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	8b9b      	ldrh	r3, [r3, #28]
 80085da:	b29b      	uxth	r3, r3
 80085dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80085e0:	b29a      	uxth	r2, r3
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	839a      	strh	r2, [r3, #28]
  }
}
 80085e6:	f107 070c 	add.w	r7, r7, #12
 80085ea:	46bd      	mov	sp, r7
 80085ec:	bc80      	pop	{r7}
 80085ee:	4770      	bx	lr

080085f0 <I2C_NACKPositionConfig>:
  *          is intended to used in SMBUS mode. 
  *            
  * @retval None
  */
void I2C_NACKPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_NACKPosition)
{
 80085f0:	b480      	push	{r7}
 80085f2:	b083      	sub	sp, #12
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	6078      	str	r0, [r7, #4]
 80085f8:	460b      	mov	r3, r1
 80085fa:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_NACK_POSITION(I2C_NACKPosition));
  
  /* Check the input parameter */
  if (I2C_NACKPosition == I2C_NACKPosition_Next)
 80085fc:	887b      	ldrh	r3, [r7, #2]
 80085fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008602:	d108      	bne.n	8008616 <I2C_NACKPositionConfig+0x26>
  {
    /* Next byte in shift register is the last received byte */
    I2Cx->CR1 |= I2C_NACKPosition_Next;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	881b      	ldrh	r3, [r3, #0]
 8008608:	b29b      	uxth	r3, r3
 800860a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800860e:	b29a      	uxth	r2, r3
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	801a      	strh	r2, [r3, #0]
 8008614:	e007      	b.n	8008626 <I2C_NACKPositionConfig+0x36>
  }
  else
  {
    /* Current byte in shift register is the last received byte */
    I2Cx->CR1 &= I2C_NACKPosition_Current;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	881b      	ldrh	r3, [r3, #0]
 800861a:	b29b      	uxth	r3, r3
 800861c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008620:	b29a      	uxth	r2, r3
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	801a      	strh	r2, [r3, #0]
  }
}
 8008626:	f107 070c 	add.w	r7, r7, #12
 800862a:	46bd      	mov	sp, r7
 800862c:	bc80      	pop	{r7}
 800862e:	4770      	bx	lr

08008630 <I2C_SMBusAlertConfig>:
  *            @arg I2C_SMBusAlert_Low: SMBAlert pin driven low
  *            @arg I2C_SMBusAlert_High: SMBAlert pin driven high
  * @retval None
  */
void I2C_SMBusAlertConfig(I2C_TypeDef* I2Cx, uint16_t I2C_SMBusAlert)
{
 8008630:	b480      	push	{r7}
 8008632:	b083      	sub	sp, #12
 8008634:	af00      	add	r7, sp, #0
 8008636:	6078      	str	r0, [r7, #4]
 8008638:	460b      	mov	r3, r1
 800863a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert));
  if (I2C_SMBusAlert == I2C_SMBusAlert_Low)
 800863c:	887b      	ldrh	r3, [r7, #2]
 800863e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008642:	d108      	bne.n	8008656 <I2C_SMBusAlertConfig+0x26>
  {
    /* Drive the SMBusAlert pin Low */
    I2Cx->CR1 |= I2C_SMBusAlert_Low;
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	881b      	ldrh	r3, [r3, #0]
 8008648:	b29b      	uxth	r3, r3
 800864a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800864e:	b29a      	uxth	r2, r3
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	801a      	strh	r2, [r3, #0]
 8008654:	e007      	b.n	8008666 <I2C_SMBusAlertConfig+0x36>
  }
  else
  {
    /* Drive the SMBusAlert pin High  */
    I2Cx->CR1 &= I2C_SMBusAlert_High;
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	881b      	ldrh	r3, [r3, #0]
 800865a:	b29b      	uxth	r3, r3
 800865c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008660:	b29a      	uxth	r2, r3
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	801a      	strh	r2, [r3, #0]
  }
}
 8008666:	f107 070c 	add.w	r7, r7, #12
 800866a:	46bd      	mov	sp, r7
 800866c:	bc80      	pop	{r7}
 800866e:	4770      	bx	lr

08008670 <I2C_ARPCmd>:
  * @param  NewState: new state of the I2Cx ARP. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_ARPCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8008670:	b480      	push	{r7}
 8008672:	b083      	sub	sp, #12
 8008674:	af00      	add	r7, sp, #0
 8008676:	6078      	str	r0, [r7, #4]
 8008678:	460b      	mov	r3, r1
 800867a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800867c:	78fb      	ldrb	r3, [r7, #3]
 800867e:	2b00      	cmp	r3, #0
 8008680:	d008      	beq.n	8008694 <I2C_ARPCmd+0x24>
  {
    /* Enable the selected I2C ARP */
    I2Cx->CR1 |= I2C_CR1_ENARP;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	881b      	ldrh	r3, [r3, #0]
 8008686:	b29b      	uxth	r3, r3
 8008688:	f043 0310 	orr.w	r3, r3, #16
 800868c:	b29a      	uxth	r2, r3
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	801a      	strh	r2, [r3, #0]
 8008692:	e007      	b.n	80086a4 <I2C_ARPCmd+0x34>
  }
  else
  {
    /* Disable the selected I2C ARP */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ENARP);
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	881b      	ldrh	r3, [r3, #0]
 8008698:	b29b      	uxth	r3, r3
 800869a:	f023 0310 	bic.w	r3, r3, #16
 800869e:	b29a      	uxth	r2, r3
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	801a      	strh	r2, [r3, #0]
  }
}
 80086a4:	f107 070c 	add.w	r7, r7, #12
 80086a8:	46bd      	mov	sp, r7
 80086aa:	bc80      	pop	{r7}
 80086ac:	4770      	bx	lr
 80086ae:	bf00      	nop

080086b0 <I2C_SendData>:
  * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
  * @param  Data: Byte to be transmitted..
  * @retval None
  */
void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)
{
 80086b0:	b480      	push	{r7}
 80086b2:	b083      	sub	sp, #12
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
 80086b8:	460b      	mov	r3, r1
 80086ba:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Write in the DR register the data to be sent */
  I2Cx->DR = Data;
 80086bc:	78fb      	ldrb	r3, [r7, #3]
 80086be:	b29a      	uxth	r2, r3
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	821a      	strh	r2, [r3, #16]
}
 80086c4:	f107 070c 	add.w	r7, r7, #12
 80086c8:	46bd      	mov	sp, r7
 80086ca:	bc80      	pop	{r7}
 80086cc:	4770      	bx	lr
 80086ce:	bf00      	nop

080086d0 <I2C_ReceiveData>:
  * @brief  Returns the most recent received data by the I2Cx peripheral.
  * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
  * @retval The value of the received data.
  */
uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx)
{
 80086d0:	b480      	push	{r7}
 80086d2:	b083      	sub	sp, #12
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the data in the DR register */
  return (uint8_t)I2Cx->DR;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	8a1b      	ldrh	r3, [r3, #16]
 80086dc:	b29b      	uxth	r3, r3
 80086de:	b2db      	uxtb	r3, r3
}
 80086e0:	4618      	mov	r0, r3
 80086e2:	f107 070c 	add.w	r7, r7, #12
 80086e6:	46bd      	mov	sp, r7
 80086e8:	bc80      	pop	{r7}
 80086ea:	4770      	bx	lr

080086ec <I2C_TransmitPEC>:
  * @param  NewState: new state of the I2C PEC transmission.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_TransmitPEC(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 80086ec:	b480      	push	{r7}
 80086ee:	b083      	sub	sp, #12
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	6078      	str	r0, [r7, #4]
 80086f4:	460b      	mov	r3, r1
 80086f6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80086f8:	78fb      	ldrb	r3, [r7, #3]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d008      	beq.n	8008710 <I2C_TransmitPEC+0x24>
  {
    /* Enable the selected I2C PEC transmission */
    I2Cx->CR1 |= I2C_CR1_PEC;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	881b      	ldrh	r3, [r3, #0]
 8008702:	b29b      	uxth	r3, r3
 8008704:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008708:	b29a      	uxth	r2, r3
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	801a      	strh	r2, [r3, #0]
 800870e:	e007      	b.n	8008720 <I2C_TransmitPEC+0x34>
  }
  else
  {
    /* Disable the selected I2C PEC transmission */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PEC);
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	881b      	ldrh	r3, [r3, #0]
 8008714:	b29b      	uxth	r3, r3
 8008716:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800871a:	b29a      	uxth	r2, r3
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	801a      	strh	r2, [r3, #0]
  }
}
 8008720:	f107 070c 	add.w	r7, r7, #12
 8008724:	46bd      	mov	sp, r7
 8008726:	bc80      	pop	{r7}
 8008728:	4770      	bx	lr
 800872a:	bf00      	nop

0800872c <I2C_PECPositionConfig>:
  *          is intended to used in I2C mode.
  *                
  * @retval None
  */
void I2C_PECPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_PECPosition)
{
 800872c:	b480      	push	{r7}
 800872e:	b083      	sub	sp, #12
 8008730:	af00      	add	r7, sp, #0
 8008732:	6078      	str	r0, [r7, #4]
 8008734:	460b      	mov	r3, r1
 8008736:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition));
  if (I2C_PECPosition == I2C_PECPosition_Next)
 8008738:	887b      	ldrh	r3, [r7, #2]
 800873a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800873e:	d108      	bne.n	8008752 <I2C_PECPositionConfig+0x26>
  {
    /* Next byte in shift register is PEC */
    I2Cx->CR1 |= I2C_PECPosition_Next;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	881b      	ldrh	r3, [r3, #0]
 8008744:	b29b      	uxth	r3, r3
 8008746:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800874a:	b29a      	uxth	r2, r3
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	801a      	strh	r2, [r3, #0]
 8008750:	e007      	b.n	8008762 <I2C_PECPositionConfig+0x36>
  }
  else
  {
    /* Current byte in shift register is PEC */
    I2Cx->CR1 &= I2C_PECPosition_Current;
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	881b      	ldrh	r3, [r3, #0]
 8008756:	b29b      	uxth	r3, r3
 8008758:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800875c:	b29a      	uxth	r2, r3
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	801a      	strh	r2, [r3, #0]
  }
}
 8008762:	f107 070c 	add.w	r7, r7, #12
 8008766:	46bd      	mov	sp, r7
 8008768:	bc80      	pop	{r7}
 800876a:	4770      	bx	lr

0800876c <I2C_CalculatePEC>:
  * @param  NewState: new state of the I2Cx PEC value calculation.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_CalculatePEC(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 800876c:	b480      	push	{r7}
 800876e:	b083      	sub	sp, #12
 8008770:	af00      	add	r7, sp, #0
 8008772:	6078      	str	r0, [r7, #4]
 8008774:	460b      	mov	r3, r1
 8008776:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8008778:	78fb      	ldrb	r3, [r7, #3]
 800877a:	2b00      	cmp	r3, #0
 800877c:	d008      	beq.n	8008790 <I2C_CalculatePEC+0x24>
  {
    /* Enable the selected I2C PEC calculation */
    I2Cx->CR1 |= I2C_CR1_ENPEC;
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	881b      	ldrh	r3, [r3, #0]
 8008782:	b29b      	uxth	r3, r3
 8008784:	f043 0320 	orr.w	r3, r3, #32
 8008788:	b29a      	uxth	r2, r3
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	801a      	strh	r2, [r3, #0]
 800878e:	e007      	b.n	80087a0 <I2C_CalculatePEC+0x34>
  }
  else
  {
    /* Disable the selected I2C PEC calculation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ENPEC);
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	881b      	ldrh	r3, [r3, #0]
 8008794:	b29b      	uxth	r3, r3
 8008796:	f023 0320 	bic.w	r3, r3, #32
 800879a:	b29a      	uxth	r2, r3
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	801a      	strh	r2, [r3, #0]
  }
}
 80087a0:	f107 070c 	add.w	r7, r7, #12
 80087a4:	46bd      	mov	sp, r7
 80087a6:	bc80      	pop	{r7}
 80087a8:	4770      	bx	lr
 80087aa:	bf00      	nop

080087ac <I2C_GetPEC>:
  * @brief  Returns the PEC value for the specified I2C.
  * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
  * @retval The PEC value.
  */
uint8_t I2C_GetPEC(I2C_TypeDef* I2Cx)
{
 80087ac:	b480      	push	{r7}
 80087ae:	b083      	sub	sp, #12
 80087b0:	af00      	add	r7, sp, #0
 80087b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the selected I2C PEC value */
  return ((I2Cx->SR2) >> 8);
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	8b1b      	ldrh	r3, [r3, #24]
 80087b8:	b29b      	uxth	r3, r3
 80087ba:	ea4f 2313 	mov.w	r3, r3, lsr #8
 80087be:	b29b      	uxth	r3, r3
 80087c0:	b2db      	uxtb	r3, r3
}
 80087c2:	4618      	mov	r0, r3
 80087c4:	f107 070c 	add.w	r7, r7, #12
 80087c8:	46bd      	mov	sp, r7
 80087ca:	bc80      	pop	{r7}
 80087cc:	4770      	bx	lr
 80087ce:	bf00      	nop

080087d0 <I2C_DMACmd>:
  * @param  NewState: new state of the I2C DMA transfer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_DMACmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 80087d0:	b480      	push	{r7}
 80087d2:	b083      	sub	sp, #12
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	6078      	str	r0, [r7, #4]
 80087d8:	460b      	mov	r3, r1
 80087da:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80087dc:	78fb      	ldrb	r3, [r7, #3]
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d008      	beq.n	80087f4 <I2C_DMACmd+0x24>
  {
    /* Enable the selected I2C DMA requests */
    I2Cx->CR2 |= I2C_CR2_DMAEN;
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	889b      	ldrh	r3, [r3, #4]
 80087e6:	b29b      	uxth	r3, r3
 80087e8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80087ec:	b29a      	uxth	r2, r3
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	809a      	strh	r2, [r3, #4]
 80087f2:	e007      	b.n	8008804 <I2C_DMACmd+0x34>
  }
  else
  {
    /* Disable the selected I2C DMA requests */
    I2Cx->CR2 &= (uint16_t)~((uint16_t)I2C_CR2_DMAEN);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	889b      	ldrh	r3, [r3, #4]
 80087f8:	b29b      	uxth	r3, r3
 80087fa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80087fe:	b29a      	uxth	r2, r3
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	809a      	strh	r2, [r3, #4]
  }
}
 8008804:	f107 070c 	add.w	r7, r7, #12
 8008808:	46bd      	mov	sp, r7
 800880a:	bc80      	pop	{r7}
 800880c:	4770      	bx	lr
 800880e:	bf00      	nop

08008810 <I2C_DMALastTransferCmd>:
  * @param  NewState: new state of the I2C DMA last transfer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_DMALastTransferCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8008810:	b480      	push	{r7}
 8008812:	b083      	sub	sp, #12
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
 8008818:	460b      	mov	r3, r1
 800881a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800881c:	78fb      	ldrb	r3, [r7, #3]
 800881e:	2b00      	cmp	r3, #0
 8008820:	d008      	beq.n	8008834 <I2C_DMALastTransferCmd+0x24>
  {
    /* Next DMA transfer is the last transfer */
    I2Cx->CR2 |= I2C_CR2_LAST;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	889b      	ldrh	r3, [r3, #4]
 8008826:	b29b      	uxth	r3, r3
 8008828:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800882c:	b29a      	uxth	r2, r3
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	809a      	strh	r2, [r3, #4]
 8008832:	e007      	b.n	8008844 <I2C_DMALastTransferCmd+0x34>
  }
  else
  {
    /* Next DMA transfer is not the last transfer */
    I2Cx->CR2 &= (uint16_t)~((uint16_t)I2C_CR2_LAST);
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	889b      	ldrh	r3, [r3, #4]
 8008838:	b29b      	uxth	r3, r3
 800883a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800883e:	b29a      	uxth	r2, r3
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	809a      	strh	r2, [r3, #4]
  }
}
 8008844:	f107 070c 	add.w	r7, r7, #12
 8008848:	46bd      	mov	sp, r7
 800884a:	bc80      	pop	{r7}
 800884c:	4770      	bx	lr
 800884e:	bf00      	nop

08008850 <I2C_ReadRegister>:
  *            @arg I2C_Register_CCR:   CCR register.
  *            @arg I2C_Register_TRISE: TRISE register.
  * @retval The value of the read register.
  */
uint16_t I2C_ReadRegister(I2C_TypeDef* I2Cx, uint8_t I2C_Register)
{
 8008850:	b480      	push	{r7}
 8008852:	b085      	sub	sp, #20
 8008854:	af00      	add	r7, sp, #0
 8008856:	6078      	str	r0, [r7, #4]
 8008858:	460b      	mov	r3, r1
 800885a:	70fb      	strb	r3, [r7, #3]
  __IO uint32_t tmp = 0;
 800885c:	f04f 0300 	mov.w	r3, #0
 8008860:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_REGISTER(I2C_Register));

  tmp = (uint32_t) I2Cx;
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	60fb      	str	r3, [r7, #12]
  tmp += I2C_Register;
 8008866:	78fa      	ldrb	r2, [r7, #3]
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	18d3      	adds	r3, r2, r3
 800886c:	60fb      	str	r3, [r7, #12]

  /* Return the selected register value */
  return (*(__IO uint16_t *) tmp);
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	881b      	ldrh	r3, [r3, #0]
 8008872:	b29b      	uxth	r3, r3
}
 8008874:	4618      	mov	r0, r3
 8008876:	f107 0714 	add.w	r7, r7, #20
 800887a:	46bd      	mov	sp, r7
 800887c:	bc80      	pop	{r7}
 800887e:	4770      	bx	lr

08008880 <I2C_ITConfig>:
  * @param  NewState: new state of the specified I2C interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_ITConfig(I2C_TypeDef* I2Cx, uint16_t I2C_IT, FunctionalState NewState)
{
 8008880:	b480      	push	{r7}
 8008882:	b083      	sub	sp, #12
 8008884:	af00      	add	r7, sp, #0
 8008886:	6078      	str	r0, [r7, #4]
 8008888:	4613      	mov	r3, r2
 800888a:	460a      	mov	r2, r1
 800888c:	807a      	strh	r2, [r7, #2]
 800888e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
  
  if (NewState != DISABLE)
 8008890:	787b      	ldrb	r3, [r7, #1]
 8008892:	2b00      	cmp	r3, #0
 8008894:	d008      	beq.n	80088a8 <I2C_ITConfig+0x28>
  {
    /* Enable the selected I2C interrupts */
    I2Cx->CR2 |= I2C_IT;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	889b      	ldrh	r3, [r3, #4]
 800889a:	b29a      	uxth	r2, r3
 800889c:	887b      	ldrh	r3, [r7, #2]
 800889e:	4313      	orrs	r3, r2
 80088a0:	b29a      	uxth	r2, r3
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	809a      	strh	r2, [r3, #4]
 80088a6:	e00a      	b.n	80088be <I2C_ITConfig+0x3e>
  }
  else
  {
    /* Disable the selected I2C interrupts */
    I2Cx->CR2 &= (uint16_t)~I2C_IT;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	889b      	ldrh	r3, [r3, #4]
 80088ac:	b29a      	uxth	r2, r3
 80088ae:	887b      	ldrh	r3, [r7, #2]
 80088b0:	ea6f 0303 	mvn.w	r3, r3
 80088b4:	b29b      	uxth	r3, r3
 80088b6:	4013      	ands	r3, r2
 80088b8:	b29a      	uxth	r2, r3
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	809a      	strh	r2, [r3, #4]
  }
}
 80088be:	f107 070c 	add.w	r7, r7, #12
 80088c2:	46bd      	mov	sp, r7
 80088c4:	bc80      	pop	{r7}
 80088c6:	4770      	bx	lr

080088c8 <I2C_CheckEvent>:
  * @retval An ErrorStatus enumeration value:
  *           - SUCCESS: Last event is equal to the I2C_EVENT
  *           - ERROR: Last event is different from the I2C_EVENT
  */
ErrorStatus I2C_CheckEvent(I2C_TypeDef* I2Cx, uint32_t I2C_EVENT)
{
 80088c8:	b480      	push	{r7}
 80088ca:	b087      	sub	sp, #28
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	6078      	str	r0, [r7, #4]
 80088d0:	6039      	str	r1, [r7, #0]
  uint32_t lastevent = 0;
 80088d2:	f04f 0300 	mov.w	r3, #0
 80088d6:	613b      	str	r3, [r7, #16]
  uint32_t flag1 = 0, flag2 = 0;
 80088d8:	f04f 0300 	mov.w	r3, #0
 80088dc:	60fb      	str	r3, [r7, #12]
 80088de:	f04f 0300 	mov.w	r3, #0
 80088e2:	60bb      	str	r3, [r7, #8]
  ErrorStatus status = ERROR;
 80088e4:	f04f 0300 	mov.w	r3, #0
 80088e8:	75fb      	strb	r3, [r7, #23]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_EVENT(I2C_EVENT));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	8a9b      	ldrh	r3, [r3, #20]
 80088ee:	b29b      	uxth	r3, r3
 80088f0:	60fb      	str	r3, [r7, #12]
  flag2 = I2Cx->SR2;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	8b1b      	ldrh	r3, [r3, #24]
 80088f6:	b29b      	uxth	r3, r3
 80088f8:	60bb      	str	r3, [r7, #8]
  flag2 = flag2 << 16;
 80088fa:	68bb      	ldr	r3, [r7, #8]
 80088fc:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8008900:	60bb      	str	r3, [r7, #8]

  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_MASK;
 8008902:	68fa      	ldr	r2, [r7, #12]
 8008904:	68bb      	ldr	r3, [r7, #8]
 8008906:	4313      	orrs	r3, r2
 8008908:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800890c:	613b      	str	r3, [r7, #16]

  /* Check whether the last event contains the I2C_EVENT */
  if ((lastevent & I2C_EVENT) == I2C_EVENT)
 800890e:	693a      	ldr	r2, [r7, #16]
 8008910:	683b      	ldr	r3, [r7, #0]
 8008912:	401a      	ands	r2, r3
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	429a      	cmp	r2, r3
 8008918:	d103      	bne.n	8008922 <I2C_CheckEvent+0x5a>
  {
    /* SUCCESS: last event is equal to I2C_EVENT */
    status = SUCCESS;
 800891a:	f04f 0301 	mov.w	r3, #1
 800891e:	75fb      	strb	r3, [r7, #23]
 8008920:	e002      	b.n	8008928 <I2C_CheckEvent+0x60>
  }
  else
  {
    /* ERROR: last event is different from I2C_EVENT */
    status = ERROR;
 8008922:	f04f 0300 	mov.w	r3, #0
 8008926:	75fb      	strb	r3, [r7, #23]
  }
  /* Return status */
  return status;
 8008928:	7dfb      	ldrb	r3, [r7, #23]
}
 800892a:	4618      	mov	r0, r3
 800892c:	f107 071c 	add.w	r7, r7, #28
 8008930:	46bd      	mov	sp, r7
 8008932:	bc80      	pop	{r7}
 8008934:	4770      	bx	lr
 8008936:	bf00      	nop

08008938 <I2C_GetLastEvent>:
  *         in stm32f4xx_i2c.h file.
  *    
  * @retval The last event
  */
uint32_t I2C_GetLastEvent(I2C_TypeDef* I2Cx)
{
 8008938:	b480      	push	{r7}
 800893a:	b087      	sub	sp, #28
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
  uint32_t lastevent = 0;
 8008940:	f04f 0300 	mov.w	r3, #0
 8008944:	617b      	str	r3, [r7, #20]
  uint32_t flag1 = 0, flag2 = 0;
 8008946:	f04f 0300 	mov.w	r3, #0
 800894a:	613b      	str	r3, [r7, #16]
 800894c:	f04f 0300 	mov.w	r3, #0
 8008950:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	8a9b      	ldrh	r3, [r3, #20]
 8008956:	b29b      	uxth	r3, r3
 8008958:	613b      	str	r3, [r7, #16]
  flag2 = I2Cx->SR2;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	8b1b      	ldrh	r3, [r3, #24]
 800895e:	b29b      	uxth	r3, r3
 8008960:	60fb      	str	r3, [r7, #12]
  flag2 = flag2 << 16;
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8008968:	60fb      	str	r3, [r7, #12]

  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_MASK;
 800896a:	693a      	ldr	r2, [r7, #16]
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	4313      	orrs	r3, r2
 8008970:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008974:	617b      	str	r3, [r7, #20]

  /* Return status */
  return lastevent;
 8008976:	697b      	ldr	r3, [r7, #20]
}
 8008978:	4618      	mov	r0, r3
 800897a:	f107 071c 	add.w	r7, r7, #28
 800897e:	46bd      	mov	sp, r7
 8008980:	bc80      	pop	{r7}
 8008982:	4770      	bx	lr

08008984 <I2C_GetFlagStatus>:
  *                                Address matched flag (Slave mode)"ENDAD"
  *            @arg I2C_FLAG_SB: Start bit flag (Master mode)
  * @retval The new state of I2C_FLAG (SET or RESET).
  */
FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
 8008984:	b480      	push	{r7}
 8008986:	b087      	sub	sp, #28
 8008988:	af00      	add	r7, sp, #0
 800898a:	6078      	str	r0, [r7, #4]
 800898c:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 800898e:	f04f 0300 	mov.w	r3, #0
 8008992:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t i2creg = 0, i2cxbase = 0;
 8008994:	f04f 0300 	mov.w	r3, #0
 8008998:	613b      	str	r3, [r7, #16]
 800899a:	f04f 0300 	mov.w	r3, #0
 800899e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_FLAG(I2C_FLAG));

  /* Get the I2Cx peripheral base address */
  i2cxbase = (uint32_t)I2Cx;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	60fb      	str	r3, [r7, #12]
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
 80089a4:	683b      	ldr	r3, [r7, #0]
 80089a6:	ea4f 7313 	mov.w	r3, r3, lsr #28
 80089aa:	613b      	str	r3, [r7, #16]
  
  /* Get bit[23:0] of the flag */
  I2C_FLAG &= FLAG_MASK;
 80089ac:	683b      	ldr	r3, [r7, #0]
 80089ae:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80089b2:	603b      	str	r3, [r7, #0]
  
  if(i2creg != 0)
 80089b4:	693b      	ldr	r3, [r7, #16]
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d004      	beq.n	80089c4 <I2C_GetFlagStatus+0x40>
  {
    /* Get the I2Cx SR1 register address */
    i2cxbase += 0x14;
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	f103 0314 	add.w	r3, r3, #20
 80089c0:	60fb      	str	r3, [r7, #12]
 80089c2:	e007      	b.n	80089d4 <I2C_GetFlagStatus+0x50>
  }
  else
  {
    /* Flag in I2Cx SR2 Register */
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
 80089c4:	683b      	ldr	r3, [r7, #0]
 80089c6:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80089ca:	603b      	str	r3, [r7, #0]
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	f103 0318 	add.w	r3, r3, #24
 80089d2:	60fb      	str	r3, [r7, #12]
  }
  
  if(((*(__IO uint32_t *)i2cxbase) & I2C_FLAG) != (uint32_t)RESET)
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	681a      	ldr	r2, [r3, #0]
 80089d8:	683b      	ldr	r3, [r7, #0]
 80089da:	4013      	ands	r3, r2
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d003      	beq.n	80089e8 <I2C_GetFlagStatus+0x64>
  {
    /* I2C_FLAG is set */
    bitstatus = SET;
 80089e0:	f04f 0301 	mov.w	r3, #1
 80089e4:	75fb      	strb	r3, [r7, #23]
 80089e6:	e002      	b.n	80089ee <I2C_GetFlagStatus+0x6a>
  }
  else
  {
    /* I2C_FLAG is reset */
    bitstatus = RESET;
 80089e8:	f04f 0300 	mov.w	r3, #0
 80089ec:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return the I2C_FLAG status */
  return  bitstatus;
 80089ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80089f0:	4618      	mov	r0, r3
 80089f2:	f107 071c 	add.w	r7, r7, #28
 80089f6:	46bd      	mov	sp, r7
 80089f8:	bc80      	pop	{r7}
 80089fa:	4770      	bx	lr

080089fc <I2C_ClearFlag>:
  *          register (I2C_SendData()).
  *  
  * @retval None
  */
void I2C_ClearFlag(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
 80089fc:	b480      	push	{r7}
 80089fe:	b085      	sub	sp, #20
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
 8008a04:	6039      	str	r1, [r7, #0]
  uint32_t flagpos = 0;
 8008a06:	f04f 0300 	mov.w	r3, #0
 8008a0a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_CLEAR_FLAG(I2C_FLAG));
  /* Get the I2C flag position */
  flagpos = I2C_FLAG & FLAG_MASK;
 8008a0c:	683b      	ldr	r3, [r7, #0]
 8008a0e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008a12:	60fb      	str	r3, [r7, #12]
  /* Clear the selected I2C flag */
  I2Cx->SR1 = (uint16_t)~flagpos;
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	b29b      	uxth	r3, r3
 8008a18:	ea6f 0303 	mvn.w	r3, r3
 8008a1c:	b29a      	uxth	r2, r3
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	829a      	strh	r2, [r3, #20]
}
 8008a22:	f107 0714 	add.w	r7, r7, #20
 8008a26:	46bd      	mov	sp, r7
 8008a28:	bc80      	pop	{r7}
 8008a2a:	4770      	bx	lr

08008a2c <I2C_GetITStatus>:
  *                              Address matched flag (Slave mode)"ENDAD"
  *            @arg I2C_IT_SB: Start bit flag (Master mode)
  * @retval The new state of I2C_IT (SET or RESET).
  */
ITStatus I2C_GetITStatus(I2C_TypeDef* I2Cx, uint32_t I2C_IT)
{
 8008a2c:	b480      	push	{r7}
 8008a2e:	b085      	sub	sp, #20
 8008a30:	af00      	add	r7, sp, #0
 8008a32:	6078      	str	r0, [r7, #4]
 8008a34:	6039      	str	r1, [r7, #0]
  ITStatus bitstatus = RESET;
 8008a36:	f04f 0300 	mov.w	r3, #0
 8008a3a:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 8008a3c:	f04f 0300 	mov.w	r3, #0
 8008a40:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_IT(I2C_IT));

  /* Check if the interrupt source is enabled or not */
  enablestatus = (uint32_t)(((I2C_IT & ITEN_MASK) >> 16) & (I2Cx->CR2)) ;
 8008a42:	683b      	ldr	r3, [r7, #0]
 8008a44:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8008a48:	ea4f 4213 	mov.w	r2, r3, lsr #16
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	889b      	ldrh	r3, [r3, #4]
 8008a50:	b29b      	uxth	r3, r3
 8008a52:	4013      	ands	r3, r2
 8008a54:	60bb      	str	r3, [r7, #8]
  
  /* Get bit[23:0] of the flag */
  I2C_IT &= FLAG_MASK;
 8008a56:	683b      	ldr	r3, [r7, #0]
 8008a58:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008a5c:	603b      	str	r3, [r7, #0]

  /* Check the status of the specified I2C flag */
  if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	8a9b      	ldrh	r3, [r3, #20]
 8008a62:	b29b      	uxth	r3, r3
 8008a64:	461a      	mov	r2, r3
 8008a66:	683b      	ldr	r3, [r7, #0]
 8008a68:	4013      	ands	r3, r2
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d006      	beq.n	8008a7c <I2C_GetITStatus+0x50>
 8008a6e:	68bb      	ldr	r3, [r7, #8]
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d003      	beq.n	8008a7c <I2C_GetITStatus+0x50>
  {
    /* I2C_IT is set */
    bitstatus = SET;
 8008a74:	f04f 0301 	mov.w	r3, #1
 8008a78:	73fb      	strb	r3, [r7, #15]
 8008a7a:	e002      	b.n	8008a82 <I2C_GetITStatus+0x56>
  }
  else
  {
    /* I2C_IT is reset */
    bitstatus = RESET;
 8008a7c:	f04f 0300 	mov.w	r3, #0
 8008a80:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the I2C_IT status */
  return  bitstatus;
 8008a82:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a84:	4618      	mov	r0, r3
 8008a86:	f107 0714 	add.w	r7, r7, #20
 8008a8a:	46bd      	mov	sp, r7
 8008a8c:	bc80      	pop	{r7}
 8008a8e:	4770      	bx	lr

08008a90 <I2C_ClearITPendingBit>:
  *          I2C_SR1 register (I2C_GetITStatus()) followed by a write operation to 
  *          I2C_DR register (I2C_SendData()).
  * @retval None
  */
void I2C_ClearITPendingBit(I2C_TypeDef* I2Cx, uint32_t I2C_IT)
{
 8008a90:	b480      	push	{r7}
 8008a92:	b085      	sub	sp, #20
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	6078      	str	r0, [r7, #4]
 8008a98:	6039      	str	r1, [r7, #0]
  uint32_t flagpos = 0;
 8008a9a:	f04f 0300 	mov.w	r3, #0
 8008a9e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_CLEAR_IT(I2C_IT));

  /* Get the I2C flag position */
  flagpos = I2C_IT & FLAG_MASK;
 8008aa0:	683b      	ldr	r3, [r7, #0]
 8008aa2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008aa6:	60fb      	str	r3, [r7, #12]

  /* Clear the selected I2C flag */
  I2Cx->SR1 = (uint16_t)~flagpos;
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	b29b      	uxth	r3, r3
 8008aac:	ea6f 0303 	mvn.w	r3, r3
 8008ab0:	b29a      	uxth	r2, r3
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	829a      	strh	r2, [r3, #20]
}
 8008ab6:	f107 0714 	add.w	r7, r7, #20
 8008aba:	46bd      	mov	sp, r7
 8008abc:	bc80      	pop	{r7}
 8008abe:	4770      	bx	lr

08008ac0 <RCC_DeInit>:
  *            - LSI, LSE and RTC clocks 
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 8008ac0:	b480      	push	{r7}
 8008ac2:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8008ac4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008ac8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008acc:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8008ad0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8008ad4:	6812      	ldr	r2, [r2, #0]
 8008ad6:	f042 0201 	orr.w	r2, r2, #1
 8008ada:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8008adc:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008ae0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008ae4:	f04f 0200 	mov.w	r2, #0
 8008ae8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8008aea:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008aee:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008af2:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8008af6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8008afa:	6812      	ldr	r2, [r2, #0]
 8008afc:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8008b00:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008b04:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8008b06:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008b0a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008b0e:	f243 0210 	movw	r2, #12304	; 0x3010
 8008b12:	f2c2 4200 	movt	r2, #9216	; 0x2400
 8008b16:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8008b18:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008b1c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008b20:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8008b24:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8008b28:	6812      	ldr	r2, [r2, #0]
 8008b2a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008b2e:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8008b30:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008b34:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008b38:	f04f 0200 	mov.w	r2, #0
 8008b3c:	60da      	str	r2, [r3, #12]
}
 8008b3e:	46bd      	mov	sp, r7
 8008b40:	bc80      	pop	{r7}
 8008b42:	4770      	bx	lr

08008b44 <RCC_HSEConfig>:
  *            @arg RCC_HSE_ON: turn ON the HSE oscillator
  *            @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_HSEConfig(uint8_t RCC_HSE)
{
 8008b44:	b480      	push	{r7}
 8008b46:	b083      	sub	sp, #12
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	4603      	mov	r3, r0
 8008b4c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 8008b4e:	f643 0302 	movw	r3, #14338	; 0x3802
 8008b52:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008b56:	f04f 0200 	mov.w	r2, #0
 8008b5a:	701a      	strb	r2, [r3, #0]

  /* Set the new HSE configuration -------------------------------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 8008b5c:	f643 0302 	movw	r3, #14338	; 0x3802
 8008b60:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008b64:	79fa      	ldrb	r2, [r7, #7]
 8008b66:	701a      	strb	r2, [r3, #0]
}
 8008b68:	f107 070c 	add.w	r7, r7, #12
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	bc80      	pop	{r7}
 8008b70:	4770      	bx	lr
 8008b72:	bf00      	nop

08008b74 <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8008b74:	b580      	push	{r7, lr}
 8008b76:	b082      	sub	sp, #8
 8008b78:	af00      	add	r7, sp, #0
  __IO uint32_t startupcounter = 0;
 8008b7a:	f04f 0300 	mov.w	r3, #0
 8008b7e:	603b      	str	r3, [r7, #0]
  ErrorStatus status = ERROR;
 8008b80:	f04f 0300 	mov.w	r3, #0
 8008b84:	71fb      	strb	r3, [r7, #7]
  FlagStatus hsestatus = RESET;
 8008b86:	f04f 0300 	mov.w	r3, #0
 8008b8a:	71bb      	strb	r3, [r7, #6]
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 8008b8c:	f04f 0031 	mov.w	r0, #49	; 0x31
 8008b90:	f000 fdd2 	bl	8009738 <RCC_GetFlagStatus>
 8008b94:	4603      	mov	r3, r0
 8008b96:	71bb      	strb	r3, [r7, #6]
    startupcounter++;
 8008b98:	683b      	ldr	r3, [r7, #0]
 8008b9a:	f103 0301 	add.w	r3, r3, #1
 8008b9e:	603b      	str	r3, [r7, #0]
  } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 8008ba0:	683b      	ldr	r3, [r7, #0]
 8008ba2:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8008ba6:	d002      	beq.n	8008bae <RCC_WaitForHSEStartUp+0x3a>
 8008ba8:	79bb      	ldrb	r3, [r7, #6]
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d0ee      	beq.n	8008b8c <RCC_WaitForHSEStartUp+0x18>

  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 8008bae:	f04f 0031 	mov.w	r0, #49	; 0x31
 8008bb2:	f000 fdc1 	bl	8009738 <RCC_GetFlagStatus>
 8008bb6:	4603      	mov	r3, r0
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d003      	beq.n	8008bc4 <RCC_WaitForHSEStartUp+0x50>
  {
    status = SUCCESS;
 8008bbc:	f04f 0301 	mov.w	r3, #1
 8008bc0:	71fb      	strb	r3, [r7, #7]
 8008bc2:	e002      	b.n	8008bca <RCC_WaitForHSEStartUp+0x56>
  }
  else
  {
    status = ERROR;
 8008bc4:	f04f 0300 	mov.w	r3, #0
 8008bc8:	71fb      	strb	r3, [r7, #7]
  }
  return (status);
 8008bca:	79fb      	ldrb	r3, [r7, #7]
}
 8008bcc:	4618      	mov	r0, r3
 8008bce:	f107 0708 	add.w	r7, r7, #8
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	bd80      	pop	{r7, pc}
 8008bd6:	bf00      	nop

08008bd8 <RCC_AdjustHSICalibrationValue>:
  * @param  HSICalibrationValue: specifies the calibration trimming value.
  *         This parameter must be a number between 0 and 0x1F.
  * @retval None
  */
void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
{
 8008bd8:	b480      	push	{r7}
 8008bda:	b085      	sub	sp, #20
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	4603      	mov	r3, r0
 8008be0:	71fb      	strb	r3, [r7, #7]
  uint32_t tmpreg = 0;
 8008be2:	f04f 0300 	mov.w	r3, #0
 8008be6:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 8008be8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008bec:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	60fb      	str	r3, [r7, #12]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= ~RCC_CR_HSITRIM;
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8008bfa:	60fb      	str	r3, [r7, #12]

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 8008bfc:	79fb      	ldrb	r3, [r7, #7]
 8008bfe:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8008c02:	68fa      	ldr	r2, [r7, #12]
 8008c04:	4313      	orrs	r3, r2
 8008c06:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CR = tmpreg;
 8008c08:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008c0c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008c10:	68fa      	ldr	r2, [r7, #12]
 8008c12:	601a      	str	r2, [r3, #0]
}
 8008c14:	f107 0714 	add.w	r7, r7, #20
 8008c18:	46bd      	mov	sp, r7
 8008c1a:	bc80      	pop	{r7}
 8008c1c:	4770      	bx	lr
 8008c1e:	bf00      	nop

08008c20 <RCC_HSICmd>:
  * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
  *         clock cycles.  
  * @retval None
  */
void RCC_HSICmd(FunctionalState NewState)
{
 8008c20:	b480      	push	{r7}
 8008c22:	b083      	sub	sp, #12
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	4603      	mov	r3, r0
 8008c28:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 8008c2a:	f04f 0300 	mov.w	r3, #0
 8008c2e:	f2c4 2347 	movt	r3, #16967	; 0x4247
 8008c32:	79fa      	ldrb	r2, [r7, #7]
 8008c34:	601a      	str	r2, [r3, #0]
}
 8008c36:	f107 070c 	add.w	r7, r7, #12
 8008c3a:	46bd      	mov	sp, r7
 8008c3c:	bc80      	pop	{r7}
 8008c3e:	4770      	bx	lr

08008c40 <RCC_LSEConfig>:
  *            @arg RCC_LSE_ON: turn ON the LSE oscillator
  *            @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_LSEConfig(uint8_t RCC_LSE)
{
 8008c40:	b480      	push	{r7}
 8008c42:	b083      	sub	sp, #12
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	4603      	mov	r3, r0
 8008c48:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8008c4a:	f643 0370 	movw	r3, #14448	; 0x3870
 8008c4e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008c52:	f04f 0200 	mov.w	r2, #0
 8008c56:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8008c58:	f643 0370 	movw	r3, #14448	; 0x3870
 8008c5c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008c60:	f04f 0200 	mov.w	r2, #0
 8008c64:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 8008c66:	79fb      	ldrb	r3, [r7, #7]
 8008c68:	2b01      	cmp	r3, #1
 8008c6a:	d002      	beq.n	8008c72 <RCC_LSEConfig+0x32>
 8008c6c:	2b04      	cmp	r3, #4
 8008c6e:	d008      	beq.n	8008c82 <RCC_LSEConfig+0x42>
 8008c70:	e00f      	b.n	8008c92 <RCC_LSEConfig+0x52>
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 8008c72:	f643 0370 	movw	r3, #14448	; 0x3870
 8008c76:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008c7a:	f04f 0201 	mov.w	r2, #1
 8008c7e:	701a      	strb	r2, [r3, #0]
      break;
 8008c80:	e008      	b.n	8008c94 <RCC_LSEConfig+0x54>
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 8008c82:	f643 0370 	movw	r3, #14448	; 0x3870
 8008c86:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008c8a:	f04f 0205 	mov.w	r2, #5
 8008c8e:	701a      	strb	r2, [r3, #0]
      break;
 8008c90:	e000      	b.n	8008c94 <RCC_LSEConfig+0x54>
    default:
      break;
 8008c92:	bf00      	nop
  }
}
 8008c94:	f107 070c 	add.w	r7, r7, #12
 8008c98:	46bd      	mov	sp, r7
 8008c9a:	bc80      	pop	{r7}
 8008c9c:	4770      	bx	lr
 8008c9e:	bf00      	nop

08008ca0 <RCC_LSICmd>:
  * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
  *         clock cycles. 
  * @retval None
  */
void RCC_LSICmd(FunctionalState NewState)
{
 8008ca0:	b480      	push	{r7}
 8008ca2:	b083      	sub	sp, #12
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	4603      	mov	r3, r0
 8008ca8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 8008caa:	f44f 6368 	mov.w	r3, #3712	; 0xe80
 8008cae:	f2c4 2347 	movt	r3, #16967	; 0x4247
 8008cb2:	79fa      	ldrb	r2, [r7, #7]
 8008cb4:	601a      	str	r2, [r3, #0]
}
 8008cb6:	f107 070c 	add.w	r7, r7, #12
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	bc80      	pop	{r7}
 8008cbe:	4770      	bx	lr

08008cc0 <RCC_PLLConfig>:
  *         correctly.
  *   
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PLLQ)
{
 8008cc0:	b480      	push	{r7}
 8008cc2:	b085      	sub	sp, #20
 8008cc4:	af00      	add	r7, sp, #0
 8008cc6:	60f8      	str	r0, [r7, #12]
 8008cc8:	60b9      	str	r1, [r7, #8]
 8008cca:	607a      	str	r2, [r7, #4]
 8008ccc:	603b      	str	r3, [r7, #0]
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));

  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 8008cce:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008cd2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008cd6:	687a      	ldr	r2, [r7, #4]
 8008cd8:	ea4f 1182 	mov.w	r1, r2, lsl #6
 8008cdc:	68ba      	ldr	r2, [r7, #8]
 8008cde:	4311      	orrs	r1, r2
 8008ce0:	683a      	ldr	r2, [r7, #0]
 8008ce2:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8008ce6:	f102 32ff 	add.w	r2, r2, #4294967295
 8008cea:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8008cee:	4311      	orrs	r1, r2
 8008cf0:	68fa      	ldr	r2, [r7, #12]
 8008cf2:	4311      	orrs	r1, r2
                 (PLLQ << 24);
 8008cf4:	69ba      	ldr	r2, [r7, #24]
 8008cf6:	ea4f 6202 	mov.w	r2, r2, lsl #24
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));

  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 8008cfa:	430a      	orrs	r2, r1
 8008cfc:	605a      	str	r2, [r3, #4]
                 (PLLQ << 24);
}
 8008cfe:	f107 0714 	add.w	r7, r7, #20
 8008d02:	46bd      	mov	sp, r7
 8008d04:	bc80      	pop	{r7}
 8008d06:	4770      	bx	lr

08008d08 <RCC_PLLCmd>:
  * @note   The main PLL is disabled by hardware when entering STOP and STANDBY modes.
  * @param  NewState: new state of the main PLL. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLCmd(FunctionalState NewState)
{
 8008d08:	b480      	push	{r7}
 8008d0a:	b083      	sub	sp, #12
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	4603      	mov	r3, r0
 8008d10:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 8008d12:	f04f 0360 	mov.w	r3, #96	; 0x60
 8008d16:	f2c4 2347 	movt	r3, #16967	; 0x4247
 8008d1a:	79fa      	ldrb	r2, [r7, #7]
 8008d1c:	601a      	str	r2, [r3, #0]
}
 8008d1e:	f107 070c 	add.w	r7, r7, #12
 8008d22:	46bd      	mov	sp, r7
 8008d24:	bc80      	pop	{r7}
 8008d26:	4770      	bx	lr

08008d28 <RCC_PLLI2SConfig>:
  *         on the I2S clock frequency.
  *   
  * @retval None
  */
void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR)
{
 8008d28:	b480      	push	{r7}
 8008d2a:	b083      	sub	sp, #12
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	6078      	str	r0, [r7, #4]
 8008d30:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
  assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));

  RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 8008d32:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008d36:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008d3a:	687a      	ldr	r2, [r7, #4]
 8008d3c:	ea4f 1182 	mov.w	r1, r2, lsl #6
 8008d40:	683a      	ldr	r2, [r7, #0]
 8008d42:	ea4f 7202 	mov.w	r2, r2, lsl #28
 8008d46:	430a      	orrs	r2, r1
 8008d48:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 8008d4c:	f107 070c 	add.w	r7, r7, #12
 8008d50:	46bd      	mov	sp, r7
 8008d52:	bc80      	pop	{r7}
 8008d54:	4770      	bx	lr
 8008d56:	bf00      	nop

08008d58 <RCC_PLLI2SCmd>:
  * @note   The PLLI2S is disabled by hardware when entering STOP and STANDBY modes.  
  * @param  NewState: new state of the PLLI2S. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLI2SCmd(FunctionalState NewState)
{
 8008d58:	b480      	push	{r7}
 8008d5a:	b083      	sub	sp, #12
 8008d5c:	af00      	add	r7, sp, #0
 8008d5e:	4603      	mov	r3, r0
 8008d60:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 8008d62:	f04f 0368 	mov.w	r3, #104	; 0x68
 8008d66:	f2c4 2347 	movt	r3, #16967	; 0x4247
 8008d6a:	79fa      	ldrb	r2, [r7, #7]
 8008d6c:	601a      	str	r2, [r3, #0]
}
 8008d6e:	f107 070c 	add.w	r7, r7, #12
 8008d72:	46bd      	mov	sp, r7
 8008d74:	bc80      	pop	{r7}
 8008d76:	4770      	bx	lr

08008d78 <RCC_ClockSecuritySystemCmd>:
  * @param  NewState: new state of the Clock Security System.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
 8008d78:	b480      	push	{r7}
 8008d7a:	b083      	sub	sp, #12
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	4603      	mov	r3, r0
 8008d80:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 8008d82:	f04f 034c 	mov.w	r3, #76	; 0x4c
 8008d86:	f2c4 2347 	movt	r3, #16967	; 0x4247
 8008d8a:	79fa      	ldrb	r2, [r7, #7]
 8008d8c:	601a      	str	r2, [r3, #0]
}
 8008d8e:	f107 070c 	add.w	r7, r7, #12
 8008d92:	46bd      	mov	sp, r7
 8008d94:	bc80      	pop	{r7}
 8008d96:	4770      	bx	lr

08008d98 <RCC_MCO1Config>:
  *            @arg RCC_MCO1Div_4: division by 4 applied to MCO1 clock
  *            @arg RCC_MCO1Div_5: division by 5 applied to MCO1 clock
  * @retval None
  */
void RCC_MCO1Config(uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)
{
 8008d98:	b480      	push	{r7}
 8008d9a:	b085      	sub	sp, #20
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	6078      	str	r0, [r7, #4]
 8008da0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8008da2:	f04f 0300 	mov.w	r3, #0
 8008da6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
  assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  

  tmpreg = RCC->CFGR;
 8008da8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008dac:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008db0:	689b      	ldr	r3, [r3, #8]
 8008db2:	60fb      	str	r3, [r7, #12]

  /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
  tmpreg &= CFGR_MCO1_RESET_MASK;
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	f023 63ec 	bic.w	r3, r3, #123731968	; 0x7600000
 8008dba:	60fb      	str	r3, [r7, #12]

  /* Select MCO1 clock source and prescaler */
  tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
 8008dbc:	687a      	ldr	r2, [r7, #4]
 8008dbe:	683b      	ldr	r3, [r7, #0]
 8008dc0:	4313      	orrs	r3, r2
 8008dc2:	68fa      	ldr	r2, [r7, #12]
 8008dc4:	4313      	orrs	r3, r2
 8008dc6:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;  
 8008dc8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008dcc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008dd0:	68fa      	ldr	r2, [r7, #12]
 8008dd2:	609a      	str	r2, [r3, #8]
}
 8008dd4:	f107 0714 	add.w	r7, r7, #20
 8008dd8:	46bd      	mov	sp, r7
 8008dda:	bc80      	pop	{r7}
 8008ddc:	4770      	bx	lr
 8008dde:	bf00      	nop

08008de0 <RCC_MCO2Config>:
  *            @arg RCC_MCO2Div_4: division by 4 applied to MCO2 clock
  *            @arg RCC_MCO2Div_5: division by 5 applied to MCO2 clock
  * @retval None
  */
void RCC_MCO2Config(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)
{
 8008de0:	b480      	push	{r7}
 8008de2:	b085      	sub	sp, #20
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
 8008de8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8008dea:	f04f 0300 	mov.w	r3, #0
 8008dee:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
  assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
  
  tmpreg = RCC->CFGR;
 8008df0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008df4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008df8:	689b      	ldr	r3, [r3, #8]
 8008dfa:	60fb      	str	r3, [r7, #12]
  
  /* Clear MCO2 and MCO2PRE[2:0] bits */
  tmpreg &= CFGR_MCO2_RESET_MASK;
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8008e02:	60fb      	str	r3, [r7, #12]

  /* Select MCO2 clock source and prescaler */
  tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 8008e04:	687a      	ldr	r2, [r7, #4]
 8008e06:	683b      	ldr	r3, [r7, #0]
 8008e08:	4313      	orrs	r3, r2
 8008e0a:	68fa      	ldr	r2, [r7, #12]
 8008e0c:	4313      	orrs	r3, r2
 8008e0e:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;  
 8008e10:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008e14:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008e18:	68fa      	ldr	r2, [r7, #12]
 8008e1a:	609a      	str	r2, [r3, #8]
}
 8008e1c:	f107 0714 	add.w	r7, r7, #20
 8008e20:	46bd      	mov	sp, r7
 8008e22:	bc80      	pop	{r7}
 8008e24:	4770      	bx	lr
 8008e26:	bf00      	nop

08008e28 <RCC_SYSCLKConfig>:
  *            @arg RCC_SYSCLKSource_HSE:    HSE selected as system clock source
  *            @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
 8008e28:	b480      	push	{r7}
 8008e2a:	b085      	sub	sp, #20
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8008e30:	f04f 0300 	mov.w	r3, #0
 8008e34:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 8008e36:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008e3a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008e3e:	689b      	ldr	r3, [r3, #8]
 8008e40:	60fb      	str	r3, [r7, #12]

  /* Clear SW[1:0] bits */
  tmpreg &= ~RCC_CFGR_SW;
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	f023 0303 	bic.w	r3, r3, #3
 8008e48:	60fb      	str	r3, [r7, #12]

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8008e4a:	68fa      	ldr	r2, [r7, #12]
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	4313      	orrs	r3, r2
 8008e50:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8008e52:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008e56:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008e5a:	68fa      	ldr	r2, [r7, #12]
 8008e5c:	609a      	str	r2, [r3, #8]
}
 8008e5e:	f107 0714 	add.w	r7, r7, #20
 8008e62:	46bd      	mov	sp, r7
 8008e64:	bc80      	pop	{r7}
 8008e66:	4770      	bx	lr

08008e68 <RCC_GetSYSCLKSource>:
  *              - 0x00: HSI used as system clock
  *              - 0x04: HSE used as system clock
  *              - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
 8008e68:	b480      	push	{r7}
 8008e6a:	af00      	add	r7, sp, #0
  return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 8008e6c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008e70:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008e74:	689b      	ldr	r3, [r3, #8]
 8008e76:	b2db      	uxtb	r3, r3
 8008e78:	f003 030c 	and.w	r3, r3, #12
 8008e7c:	b2db      	uxtb	r3, r3
}
 8008e7e:	4618      	mov	r0, r3
 8008e80:	46bd      	mov	sp, r7
 8008e82:	bc80      	pop	{r7}
 8008e84:	4770      	bx	lr
 8008e86:	bf00      	nop

08008e88 <RCC_HCLKConfig>:
  *            @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *            @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
 8008e88:	b480      	push	{r7}
 8008e8a:	b085      	sub	sp, #20
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8008e90:	f04f 0300 	mov.w	r3, #0
 8008e94:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 8008e96:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008e9a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008e9e:	689b      	ldr	r3, [r3, #8]
 8008ea0:	60fb      	str	r3, [r7, #12]

  /* Clear HPRE[3:0] bits */
  tmpreg &= ~RCC_CFGR_HPRE;
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008ea8:	60fb      	str	r3, [r7, #12]

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8008eaa:	68fa      	ldr	r2, [r7, #12]
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	4313      	orrs	r3, r2
 8008eb0:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8008eb2:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008eb6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008eba:	68fa      	ldr	r2, [r7, #12]
 8008ebc:	609a      	str	r2, [r3, #8]
}
 8008ebe:	f107 0714 	add.w	r7, r7, #20
 8008ec2:	46bd      	mov	sp, r7
 8008ec4:	bc80      	pop	{r7}
 8008ec6:	4770      	bx	lr

08008ec8 <RCC_PCLK1Config>:
  *            @arg RCC_HCLK_Div8:  APB1 clock = HCLK/8
  *            @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
 8008ec8:	b480      	push	{r7}
 8008eca:	b085      	sub	sp, #20
 8008ecc:	af00      	add	r7, sp, #0
 8008ece:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8008ed0:	f04f 0300 	mov.w	r3, #0
 8008ed4:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8008ed6:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008eda:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008ede:	689b      	ldr	r3, [r3, #8]
 8008ee0:	60fb      	str	r3, [r7, #12]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE1;
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8008ee8:	60fb      	str	r3, [r7, #12]

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8008eea:	68fa      	ldr	r2, [r7, #12]
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	4313      	orrs	r3, r2
 8008ef0:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8008ef2:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008ef6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008efa:	68fa      	ldr	r2, [r7, #12]
 8008efc:	609a      	str	r2, [r3, #8]
}
 8008efe:	f107 0714 	add.w	r7, r7, #20
 8008f02:	46bd      	mov	sp, r7
 8008f04:	bc80      	pop	{r7}
 8008f06:	4770      	bx	lr

08008f08 <RCC_PCLK2Config>:
  *            @arg RCC_HCLK_Div8:  APB2 clock = HCLK/8
  *            @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
 8008f08:	b480      	push	{r7}
 8008f0a:	b085      	sub	sp, #20
 8008f0c:	af00      	add	r7, sp, #0
 8008f0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8008f10:	f04f 0300 	mov.w	r3, #0
 8008f14:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8008f16:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008f1a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008f1e:	689b      	ldr	r3, [r3, #8]
 8008f20:	60fb      	str	r3, [r7, #12]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE2;
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8008f28:	60fb      	str	r3, [r7, #12]

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8008f30:	68fa      	ldr	r2, [r7, #12]
 8008f32:	4313      	orrs	r3, r2
 8008f34:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8008f36:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008f3a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008f3e:	68fa      	ldr	r2, [r7, #12]
 8008f40:	609a      	str	r2, [r3, #8]
}
 8008f42:	f107 0714 	add.w	r7, r7, #20
 8008f46:	46bd      	mov	sp, r7
 8008f48:	bc80      	pop	{r7}
 8008f4a:	4770      	bx	lr

08008f4c <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8008f4c:	b480      	push	{r7}
 8008f4e:	b089      	sub	sp, #36	; 0x24
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8008f54:	f04f 0300 	mov.w	r3, #0
 8008f58:	61bb      	str	r3, [r7, #24]
 8008f5a:	f04f 0300 	mov.w	r3, #0
 8008f5e:	617b      	str	r3, [r7, #20]
 8008f60:	f04f 0300 	mov.w	r3, #0
 8008f64:	61fb      	str	r3, [r7, #28]
 8008f66:	f04f 0302 	mov.w	r3, #2
 8008f6a:	613b      	str	r3, [r7, #16]
 8008f6c:	f04f 0300 	mov.w	r3, #0
 8008f70:	60fb      	str	r3, [r7, #12]
 8008f72:	f04f 0302 	mov.w	r3, #2
 8008f76:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8008f78:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008f7c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008f80:	689b      	ldr	r3, [r3, #8]
 8008f82:	f003 030c 	and.w	r3, r3, #12
 8008f86:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 8008f88:	69bb      	ldr	r3, [r7, #24]
 8008f8a:	2b04      	cmp	r3, #4
 8008f8c:	d00a      	beq.n	8008fa4 <RCC_GetClocksFreq+0x58>
 8008f8e:	2b08      	cmp	r3, #8
 8008f90:	d00f      	beq.n	8008fb2 <RCC_GetClocksFreq+0x66>
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d160      	bne.n	8009058 <RCC_GetClocksFreq+0x10c>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8008f96:	687a      	ldr	r2, [r7, #4]
 8008f98:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8008f9c:	f2c0 03f4 	movt	r3, #244	; 0xf4
 8008fa0:	6013      	str	r3, [r2, #0]
      break;
 8008fa2:	e060      	b.n	8009066 <RCC_GetClocksFreq+0x11a>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8008fa4:	687a      	ldr	r2, [r7, #4]
 8008fa6:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 8008faa:	f2c0 037a 	movt	r3, #122	; 0x7a
 8008fae:	6013      	str	r3, [r2, #0]
      break;
 8008fb0:	e059      	b.n	8009066 <RCC_GetClocksFreq+0x11a>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8008fb2:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008fb6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008fba:	685b      	ldr	r3, [r3, #4]
 8008fbc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008fc0:	ea4f 5393 	mov.w	r3, r3, lsr #22
 8008fc4:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008fc6:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008fca:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008fce:	685b      	ldr	r3, [r3, #4]
 8008fd0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008fd4:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d014      	beq.n	8009006 <RCC_GetClocksFreq+0xba>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8008fdc:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 8008fe0:	f2c0 037a 	movt	r3, #122	; 0x7a
 8008fe4:	68ba      	ldr	r2, [r7, #8]
 8008fe6:	fbb3 f2f2 	udiv	r2, r3, r2
 8008fea:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008fee:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008ff2:	6859      	ldr	r1, [r3, #4]
 8008ff4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008ff8:	400b      	ands	r3, r1
 8008ffa:	ea4f 1393 	mov.w	r3, r3, lsr #6
 8008ffe:	fb03 f302 	mul.w	r3, r3, r2
 8009002:	61fb      	str	r3, [r7, #28]
 8009004:	e013      	b.n	800902e <RCC_GetClocksFreq+0xe2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8009006:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 800900a:	f2c0 03f4 	movt	r3, #244	; 0xf4
 800900e:	68ba      	ldr	r2, [r7, #8]
 8009010:	fbb3 f2f2 	udiv	r2, r3, r2
 8009014:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8009018:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800901c:	6859      	ldr	r1, [r3, #4]
 800901e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8009022:	400b      	ands	r3, r1
 8009024:	ea4f 1393 	mov.w	r3, r3, lsr #6
 8009028:	fb03 f302 	mul.w	r3, r3, r2
 800902c:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800902e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8009032:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009036:	685b      	ldr	r3, [r3, #4]
 8009038:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800903c:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8009040:	f103 0301 	add.w	r3, r3, #1
 8009044:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009048:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 800904a:	69fa      	ldr	r2, [r7, #28]
 800904c:	693b      	ldr	r3, [r7, #16]
 800904e:	fbb2 f2f3 	udiv	r2, r2, r3
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	601a      	str	r2, [r3, #0]
      break;
 8009056:	e006      	b.n	8009066 <RCC_GetClocksFreq+0x11a>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8009058:	687a      	ldr	r2, [r7, #4]
 800905a:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 800905e:	f2c0 03f4 	movt	r3, #244	; 0xf4
 8009062:	6013      	str	r3, [r2, #0]
      break;
 8009064:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8009066:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800906a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800906e:	689b      	ldr	r3, [r3, #8]
 8009070:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009074:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8009076:	69bb      	ldr	r3, [r7, #24]
 8009078:	ea4f 1313 	mov.w	r3, r3, lsr #4
 800907c:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 800907e:	f240 2314 	movw	r3, #532	; 0x214
 8009082:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009086:	69ba      	ldr	r2, [r7, #24]
 8009088:	189b      	adds	r3, r3, r2
 800908a:	781b      	ldrb	r3, [r3, #0]
 800908c:	b2db      	uxtb	r3, r3
 800908e:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681a      	ldr	r2, [r3, #0]
 8009094:	697b      	ldr	r3, [r7, #20]
 8009096:	fa22 f203 	lsr.w	r2, r2, r3
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 800909e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80090a2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80090a6:	689b      	ldr	r3, [r3, #8]
 80090a8:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 80090ac:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 80090ae:	69bb      	ldr	r3, [r7, #24]
 80090b0:	ea4f 2393 	mov.w	r3, r3, lsr #10
 80090b4:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80090b6:	f240 2314 	movw	r3, #532	; 0x214
 80090ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80090be:	69ba      	ldr	r2, [r7, #24]
 80090c0:	189b      	adds	r3, r3, r2
 80090c2:	781b      	ldrb	r3, [r3, #0]
 80090c4:	b2db      	uxtb	r3, r3
 80090c6:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	685a      	ldr	r2, [r3, #4]
 80090cc:	697b      	ldr	r3, [r7, #20]
 80090ce:	fa22 f203 	lsr.w	r2, r2, r3
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80090d6:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80090da:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80090de:	689b      	ldr	r3, [r3, #8]
 80090e0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80090e4:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 80090e6:	69bb      	ldr	r3, [r7, #24]
 80090e8:	ea4f 3353 	mov.w	r3, r3, lsr #13
 80090ec:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80090ee:	f240 2314 	movw	r3, #532	; 0x214
 80090f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80090f6:	69ba      	ldr	r2, [r7, #24]
 80090f8:	189b      	adds	r3, r3, r2
 80090fa:	781b      	ldrb	r3, [r3, #0]
 80090fc:	b2db      	uxtb	r3, r3
 80090fe:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	685a      	ldr	r2, [r3, #4]
 8009104:	697b      	ldr	r3, [r7, #20]
 8009106:	fa22 f203 	lsr.w	r2, r2, r3
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	60da      	str	r2, [r3, #12]
}
 800910e:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8009112:	46bd      	mov	sp, r7
 8009114:	bc80      	pop	{r7}
 8009116:	4770      	bx	lr

08009118 <RCC_RTCCLKConfig>:
  *         RTC clock source).
  *  
  * @retval None
  */
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
 8009118:	b480      	push	{r7}
 800911a:	b085      	sub	sp, #20
 800911c:	af00      	add	r7, sp, #0
 800911e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8009120:	f04f 0300 	mov.w	r3, #0
 8009124:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800912c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009130:	d117      	bne.n	8009162 <RCC_RTCCLKConfig+0x4a>
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;
 8009132:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8009136:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800913a:	689b      	ldr	r3, [r3, #8]
 800913c:	60fb      	str	r3, [r7, #12]

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8009144:	60fb      	str	r3, [r7, #12]

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800914c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009150:	68fa      	ldr	r2, [r7, #12]
 8009152:	4313      	orrs	r3, r2
 8009154:	60fb      	str	r3, [r7, #12]

    /* Store the new value */
    RCC->CFGR = tmpreg;
 8009156:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800915a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800915e:	68fa      	ldr	r2, [r7, #12]
 8009160:	609a      	str	r2, [r3, #8]
  }
    
  /* Select the RTC clock source */
  RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 8009162:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8009166:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800916a:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800916e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8009172:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8009174:	687a      	ldr	r2, [r7, #4]
 8009176:	ea4f 5202 	mov.w	r2, r2, lsl #20
 800917a:	ea4f 5212 	mov.w	r2, r2, lsr #20
 800917e:	430a      	orrs	r2, r1
 8009180:	671a      	str	r2, [r3, #112]	; 0x70
}
 8009182:	f107 0714 	add.w	r7, r7, #20
 8009186:	46bd      	mov	sp, r7
 8009188:	bc80      	pop	{r7}
 800918a:	4770      	bx	lr

0800918c <RCC_RTCCLKCmd>:
  *         using the RCC_RTCCLKConfig function.
  * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
 800918c:	b480      	push	{r7}
 800918e:	b083      	sub	sp, #12
 8009190:	af00      	add	r7, sp, #0
 8009192:	4603      	mov	r3, r0
 8009194:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 8009196:	f640 633c 	movw	r3, #3644	; 0xe3c
 800919a:	f2c4 2347 	movt	r3, #16967	; 0x4247
 800919e:	79fa      	ldrb	r2, [r7, #7]
 80091a0:	601a      	str	r2, [r3, #0]
}
 80091a2:	f107 070c 	add.w	r7, r7, #12
 80091a6:	46bd      	mov	sp, r7
 80091a8:	bc80      	pop	{r7}
 80091aa:	4770      	bx	lr

080091ac <RCC_BackupResetCmd>:
  * @param  NewState: new state of the Backup domain reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
 80091ac:	b480      	push	{r7}
 80091ae:	b083      	sub	sp, #12
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	4603      	mov	r3, r0
 80091b4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 80091b6:	f44f 6364 	mov.w	r3, #3648	; 0xe40
 80091ba:	f2c4 2347 	movt	r3, #16967	; 0x4247
 80091be:	79fa      	ldrb	r2, [r7, #7]
 80091c0:	601a      	str	r2, [r3, #0]
}
 80091c2:	f107 070c 	add.w	r7, r7, #12
 80091c6:	46bd      	mov	sp, r7
 80091c8:	bc80      	pop	{r7}
 80091ca:	4770      	bx	lr

080091cc <RCC_I2SCLKConfig>:
  *            @arg RCC_I2S2CLKSource_Ext: External clock mapped on the I2S_CKIN pin
  *                                        used as I2S clock source
  * @retval None
  */
void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
{
 80091cc:	b480      	push	{r7}
 80091ce:	b083      	sub	sp, #12
 80091d0:	af00      	add	r7, sp, #0
 80091d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));

  *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;
 80091d4:	f44f 73ae 	mov.w	r3, #348	; 0x15c
 80091d8:	f2c4 2347 	movt	r3, #16967	; 0x4247
 80091dc:	687a      	ldr	r2, [r7, #4]
 80091de:	601a      	str	r2, [r3, #0]
}
 80091e0:	f107 070c 	add.w	r7, r7, #12
 80091e4:	46bd      	mov	sp, r7
 80091e6:	bc80      	pop	{r7}
 80091e8:	4770      	bx	lr
 80091ea:	bf00      	nop

080091ec <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80091ec:	b480      	push	{r7}
 80091ee:	b083      	sub	sp, #12
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	6078      	str	r0, [r7, #4]
 80091f4:	460b      	mov	r3, r1
 80091f6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80091f8:	78fb      	ldrb	r3, [r7, #3]
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d00c      	beq.n	8009218 <RCC_AHB1PeriphClockCmd+0x2c>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80091fe:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8009202:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009206:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800920a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800920e:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8009210:	687a      	ldr	r2, [r7, #4]
 8009212:	430a      	orrs	r2, r1
 8009214:	631a      	str	r2, [r3, #48]	; 0x30
 8009216:	e00d      	b.n	8009234 <RCC_AHB1PeriphClockCmd+0x48>
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8009218:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800921c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009220:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8009224:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8009228:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800922a:	687a      	ldr	r2, [r7, #4]
 800922c:	ea6f 0202 	mvn.w	r2, r2
 8009230:	400a      	ands	r2, r1
 8009232:	631a      	str	r2, [r3, #48]	; 0x30
  }
}
 8009234:	f107 070c 	add.w	r7, r7, #12
 8009238:	46bd      	mov	sp, r7
 800923a:	bc80      	pop	{r7}
 800923c:	4770      	bx	lr
 800923e:	bf00      	nop

08009240 <RCC_AHB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 8009240:	b480      	push	{r7}
 8009242:	b083      	sub	sp, #12
 8009244:	af00      	add	r7, sp, #0
 8009246:	6078      	str	r0, [r7, #4]
 8009248:	460b      	mov	r3, r1
 800924a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800924c:	78fb      	ldrb	r3, [r7, #3]
 800924e:	2b00      	cmp	r3, #0
 8009250:	d00c      	beq.n	800926c <RCC_AHB2PeriphClockCmd+0x2c>
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 8009252:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8009256:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800925a:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800925e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8009262:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8009264:	687a      	ldr	r2, [r7, #4]
 8009266:	430a      	orrs	r2, r1
 8009268:	635a      	str	r2, [r3, #52]	; 0x34
 800926a:	e00d      	b.n	8009288 <RCC_AHB2PeriphClockCmd+0x48>
  }
  else
  {
    RCC->AHB2ENR &= ~RCC_AHB2Periph;
 800926c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8009270:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009274:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8009278:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800927c:	6b51      	ldr	r1, [r2, #52]	; 0x34
 800927e:	687a      	ldr	r2, [r7, #4]
 8009280:	ea6f 0202 	mvn.w	r2, r2
 8009284:	400a      	ands	r2, r1
 8009286:	635a      	str	r2, [r3, #52]	; 0x34
  }
}
 8009288:	f107 070c 	add.w	r7, r7, #12
 800928c:	46bd      	mov	sp, r7
 800928e:	bc80      	pop	{r7}
 8009290:	4770      	bx	lr
 8009292:	bf00      	nop

08009294 <RCC_AHB3PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 8009294:	b480      	push	{r7}
 8009296:	b083      	sub	sp, #12
 8009298:	af00      	add	r7, sp, #0
 800929a:	6078      	str	r0, [r7, #4]
 800929c:	460b      	mov	r3, r1
 800929e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80092a0:	78fb      	ldrb	r3, [r7, #3]
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d00c      	beq.n	80092c0 <RCC_AHB3PeriphClockCmd+0x2c>
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
 80092a6:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80092aa:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80092ae:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80092b2:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80092b6:	6b91      	ldr	r1, [r2, #56]	; 0x38
 80092b8:	687a      	ldr	r2, [r7, #4]
 80092ba:	430a      	orrs	r2, r1
 80092bc:	639a      	str	r2, [r3, #56]	; 0x38
 80092be:	e00d      	b.n	80092dc <RCC_AHB3PeriphClockCmd+0x48>
  }
  else
  {
    RCC->AHB3ENR &= ~RCC_AHB3Periph;
 80092c0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80092c4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80092c8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80092cc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80092d0:	6b91      	ldr	r1, [r2, #56]	; 0x38
 80092d2:	687a      	ldr	r2, [r7, #4]
 80092d4:	ea6f 0202 	mvn.w	r2, r2
 80092d8:	400a      	ands	r2, r1
 80092da:	639a      	str	r2, [r3, #56]	; 0x38
  }
}
 80092dc:	f107 070c 	add.w	r7, r7, #12
 80092e0:	46bd      	mov	sp, r7
 80092e2:	bc80      	pop	{r7}
 80092e4:	4770      	bx	lr
 80092e6:	bf00      	nop

080092e8 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80092e8:	b480      	push	{r7}
 80092ea:	b083      	sub	sp, #12
 80092ec:	af00      	add	r7, sp, #0
 80092ee:	6078      	str	r0, [r7, #4]
 80092f0:	460b      	mov	r3, r1
 80092f2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80092f4:	78fb      	ldrb	r3, [r7, #3]
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d00c      	beq.n	8009314 <RCC_APB1PeriphClockCmd+0x2c>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80092fa:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80092fe:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009302:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8009306:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800930a:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800930c:	687a      	ldr	r2, [r7, #4]
 800930e:	430a      	orrs	r2, r1
 8009310:	641a      	str	r2, [r3, #64]	; 0x40
 8009312:	e00d      	b.n	8009330 <RCC_APB1PeriphClockCmd+0x48>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8009314:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8009318:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800931c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8009320:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8009324:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8009326:	687a      	ldr	r2, [r7, #4]
 8009328:	ea6f 0202 	mvn.w	r2, r2
 800932c:	400a      	ands	r2, r1
 800932e:	641a      	str	r2, [r3, #64]	; 0x40
  }
}
 8009330:	f107 070c 	add.w	r7, r7, #12
 8009334:	46bd      	mov	sp, r7
 8009336:	bc80      	pop	{r7}
 8009338:	4770      	bx	lr
 800933a:	bf00      	nop

0800933c <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 800933c:	b480      	push	{r7}
 800933e:	b083      	sub	sp, #12
 8009340:	af00      	add	r7, sp, #0
 8009342:	6078      	str	r0, [r7, #4]
 8009344:	460b      	mov	r3, r1
 8009346:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8009348:	78fb      	ldrb	r3, [r7, #3]
 800934a:	2b00      	cmp	r3, #0
 800934c:	d00c      	beq.n	8009368 <RCC_APB2PeriphClockCmd+0x2c>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800934e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8009352:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009356:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800935a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800935e:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8009360:	687a      	ldr	r2, [r7, #4]
 8009362:	430a      	orrs	r2, r1
 8009364:	645a      	str	r2, [r3, #68]	; 0x44
 8009366:	e00d      	b.n	8009384 <RCC_APB2PeriphClockCmd+0x48>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8009368:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800936c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009370:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8009374:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8009378:	6c51      	ldr	r1, [r2, #68]	; 0x44
 800937a:	687a      	ldr	r2, [r7, #4]
 800937c:	ea6f 0202 	mvn.w	r2, r2
 8009380:	400a      	ands	r2, r1
 8009382:	645a      	str	r2, [r3, #68]	; 0x44
  }
}
 8009384:	f107 070c 	add.w	r7, r7, #12
 8009388:	46bd      	mov	sp, r7
 800938a:	bc80      	pop	{r7}
 800938c:	4770      	bx	lr
 800938e:	bf00      	nop

08009390 <RCC_AHB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8009390:	b480      	push	{r7}
 8009392:	b083      	sub	sp, #12
 8009394:	af00      	add	r7, sp, #0
 8009396:	6078      	str	r0, [r7, #4]
 8009398:	460b      	mov	r3, r1
 800939a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800939c:	78fb      	ldrb	r3, [r7, #3]
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d00c      	beq.n	80093bc <RCC_AHB1PeriphResetCmd+0x2c>
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
 80093a2:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80093a6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80093aa:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80093ae:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80093b2:	6911      	ldr	r1, [r2, #16]
 80093b4:	687a      	ldr	r2, [r7, #4]
 80093b6:	430a      	orrs	r2, r1
 80093b8:	611a      	str	r2, [r3, #16]
 80093ba:	e00d      	b.n	80093d8 <RCC_AHB1PeriphResetCmd+0x48>
  }
  else
  {
    RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 80093bc:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80093c0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80093c4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80093c8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80093cc:	6911      	ldr	r1, [r2, #16]
 80093ce:	687a      	ldr	r2, [r7, #4]
 80093d0:	ea6f 0202 	mvn.w	r2, r2
 80093d4:	400a      	ands	r2, r1
 80093d6:	611a      	str	r2, [r3, #16]
  }
}
 80093d8:	f107 070c 	add.w	r7, r7, #12
 80093dc:	46bd      	mov	sp, r7
 80093de:	bc80      	pop	{r7}
 80093e0:	4770      	bx	lr
 80093e2:	bf00      	nop

080093e4 <RCC_AHB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 80093e4:	b480      	push	{r7}
 80093e6:	b083      	sub	sp, #12
 80093e8:	af00      	add	r7, sp, #0
 80093ea:	6078      	str	r0, [r7, #4]
 80093ec:	460b      	mov	r3, r1
 80093ee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80093f0:	78fb      	ldrb	r3, [r7, #3]
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d00c      	beq.n	8009410 <RCC_AHB2PeriphResetCmd+0x2c>
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
 80093f6:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80093fa:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80093fe:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8009402:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8009406:	6951      	ldr	r1, [r2, #20]
 8009408:	687a      	ldr	r2, [r7, #4]
 800940a:	430a      	orrs	r2, r1
 800940c:	615a      	str	r2, [r3, #20]
 800940e:	e00d      	b.n	800942c <RCC_AHB2PeriphResetCmd+0x48>
  }
  else
  {
    RCC->AHB2RSTR &= ~RCC_AHB2Periph;
 8009410:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8009414:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009418:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800941c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8009420:	6951      	ldr	r1, [r2, #20]
 8009422:	687a      	ldr	r2, [r7, #4]
 8009424:	ea6f 0202 	mvn.w	r2, r2
 8009428:	400a      	ands	r2, r1
 800942a:	615a      	str	r2, [r3, #20]
  }
}
 800942c:	f107 070c 	add.w	r7, r7, #12
 8009430:	46bd      	mov	sp, r7
 8009432:	bc80      	pop	{r7}
 8009434:	4770      	bx	lr
 8009436:	bf00      	nop

08009438 <RCC_AHB3PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 8009438:	b480      	push	{r7}
 800943a:	b083      	sub	sp, #12
 800943c:	af00      	add	r7, sp, #0
 800943e:	6078      	str	r0, [r7, #4]
 8009440:	460b      	mov	r3, r1
 8009442:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8009444:	78fb      	ldrb	r3, [r7, #3]
 8009446:	2b00      	cmp	r3, #0
 8009448:	d00c      	beq.n	8009464 <RCC_AHB3PeriphResetCmd+0x2c>
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
 800944a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800944e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009452:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8009456:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800945a:	6991      	ldr	r1, [r2, #24]
 800945c:	687a      	ldr	r2, [r7, #4]
 800945e:	430a      	orrs	r2, r1
 8009460:	619a      	str	r2, [r3, #24]
 8009462:	e00d      	b.n	8009480 <RCC_AHB3PeriphResetCmd+0x48>
  }
  else
  {
    RCC->AHB3RSTR &= ~RCC_AHB3Periph;
 8009464:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8009468:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800946c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8009470:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8009474:	6991      	ldr	r1, [r2, #24]
 8009476:	687a      	ldr	r2, [r7, #4]
 8009478:	ea6f 0202 	mvn.w	r2, r2
 800947c:	400a      	ands	r2, r1
 800947e:	619a      	str	r2, [r3, #24]
  }
}
 8009480:	f107 070c 	add.w	r7, r7, #12
 8009484:	46bd      	mov	sp, r7
 8009486:	bc80      	pop	{r7}
 8009488:	4770      	bx	lr
 800948a:	bf00      	nop

0800948c <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 800948c:	b480      	push	{r7}
 800948e:	b083      	sub	sp, #12
 8009490:	af00      	add	r7, sp, #0
 8009492:	6078      	str	r0, [r7, #4]
 8009494:	460b      	mov	r3, r1
 8009496:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8009498:	78fb      	ldrb	r3, [r7, #3]
 800949a:	2b00      	cmp	r3, #0
 800949c:	d00c      	beq.n	80094b8 <RCC_APB1PeriphResetCmd+0x2c>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 800949e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80094a2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80094a6:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80094aa:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80094ae:	6a11      	ldr	r1, [r2, #32]
 80094b0:	687a      	ldr	r2, [r7, #4]
 80094b2:	430a      	orrs	r2, r1
 80094b4:	621a      	str	r2, [r3, #32]
 80094b6:	e00d      	b.n	80094d4 <RCC_APB1PeriphResetCmd+0x48>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 80094b8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80094bc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80094c0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80094c4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80094c8:	6a11      	ldr	r1, [r2, #32]
 80094ca:	687a      	ldr	r2, [r7, #4]
 80094cc:	ea6f 0202 	mvn.w	r2, r2
 80094d0:	400a      	ands	r2, r1
 80094d2:	621a      	str	r2, [r3, #32]
  }
}
 80094d4:	f107 070c 	add.w	r7, r7, #12
 80094d8:	46bd      	mov	sp, r7
 80094da:	bc80      	pop	{r7}
 80094dc:	4770      	bx	lr
 80094de:	bf00      	nop

080094e0 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80094e0:	b480      	push	{r7}
 80094e2:	b083      	sub	sp, #12
 80094e4:	af00      	add	r7, sp, #0
 80094e6:	6078      	str	r0, [r7, #4]
 80094e8:	460b      	mov	r3, r1
 80094ea:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80094ec:	78fb      	ldrb	r3, [r7, #3]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d00c      	beq.n	800950c <RCC_APB2PeriphResetCmd+0x2c>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 80094f2:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80094f6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80094fa:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80094fe:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8009502:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8009504:	687a      	ldr	r2, [r7, #4]
 8009506:	430a      	orrs	r2, r1
 8009508:	625a      	str	r2, [r3, #36]	; 0x24
 800950a:	e00d      	b.n	8009528 <RCC_APB2PeriphResetCmd+0x48>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 800950c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8009510:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009514:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8009518:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800951c:	6a51      	ldr	r1, [r2, #36]	; 0x24
 800951e:	687a      	ldr	r2, [r7, #4]
 8009520:	ea6f 0202 	mvn.w	r2, r2
 8009524:	400a      	ands	r2, r1
 8009526:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8009528:	f107 070c 	add.w	r7, r7, #12
 800952c:	46bd      	mov	sp, r7
 800952e:	bc80      	pop	{r7}
 8009530:	4770      	bx	lr
 8009532:	bf00      	nop

08009534 <RCC_AHB1PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8009534:	b480      	push	{r7}
 8009536:	b083      	sub	sp, #12
 8009538:	af00      	add	r7, sp, #0
 800953a:	6078      	str	r0, [r7, #4]
 800953c:	460b      	mov	r3, r1
 800953e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8009540:	78fb      	ldrb	r3, [r7, #3]
 8009542:	2b00      	cmp	r3, #0
 8009544:	d00c      	beq.n	8009560 <RCC_AHB1PeriphClockLPModeCmd+0x2c>
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
 8009546:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800954a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800954e:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8009552:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8009556:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8009558:	687a      	ldr	r2, [r7, #4]
 800955a:	430a      	orrs	r2, r1
 800955c:	651a      	str	r2, [r3, #80]	; 0x50
 800955e:	e00d      	b.n	800957c <RCC_AHB1PeriphClockLPModeCmd+0x48>
  }
  else
  {
    RCC->AHB1LPENR &= ~RCC_AHB1Periph;
 8009560:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8009564:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009568:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800956c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8009570:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8009572:	687a      	ldr	r2, [r7, #4]
 8009574:	ea6f 0202 	mvn.w	r2, r2
 8009578:	400a      	ands	r2, r1
 800957a:	651a      	str	r2, [r3, #80]	; 0x50
  }
}
 800957c:	f107 070c 	add.w	r7, r7, #12
 8009580:	46bd      	mov	sp, r7
 8009582:	bc80      	pop	{r7}
 8009584:	4770      	bx	lr
 8009586:	bf00      	nop

08009588 <RCC_AHB2PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 8009588:	b480      	push	{r7}
 800958a:	b083      	sub	sp, #12
 800958c:	af00      	add	r7, sp, #0
 800958e:	6078      	str	r0, [r7, #4]
 8009590:	460b      	mov	r3, r1
 8009592:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8009594:	78fb      	ldrb	r3, [r7, #3]
 8009596:	2b00      	cmp	r3, #0
 8009598:	d00c      	beq.n	80095b4 <RCC_AHB2PeriphClockLPModeCmd+0x2c>
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
 800959a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800959e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80095a2:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80095a6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80095aa:	6d51      	ldr	r1, [r2, #84]	; 0x54
 80095ac:	687a      	ldr	r2, [r7, #4]
 80095ae:	430a      	orrs	r2, r1
 80095b0:	655a      	str	r2, [r3, #84]	; 0x54
 80095b2:	e00d      	b.n	80095d0 <RCC_AHB2PeriphClockLPModeCmd+0x48>
  }
  else
  {
    RCC->AHB2LPENR &= ~RCC_AHB2Periph;
 80095b4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80095b8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80095bc:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80095c0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80095c4:	6d51      	ldr	r1, [r2, #84]	; 0x54
 80095c6:	687a      	ldr	r2, [r7, #4]
 80095c8:	ea6f 0202 	mvn.w	r2, r2
 80095cc:	400a      	ands	r2, r1
 80095ce:	655a      	str	r2, [r3, #84]	; 0x54
  }
}
 80095d0:	f107 070c 	add.w	r7, r7, #12
 80095d4:	46bd      	mov	sp, r7
 80095d6:	bc80      	pop	{r7}
 80095d8:	4770      	bx	lr
 80095da:	bf00      	nop

080095dc <RCC_AHB3PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 80095dc:	b480      	push	{r7}
 80095de:	b083      	sub	sp, #12
 80095e0:	af00      	add	r7, sp, #0
 80095e2:	6078      	str	r0, [r7, #4]
 80095e4:	460b      	mov	r3, r1
 80095e6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80095e8:	78fb      	ldrb	r3, [r7, #3]
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d00c      	beq.n	8009608 <RCC_AHB3PeriphClockLPModeCmd+0x2c>
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
 80095ee:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80095f2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80095f6:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80095fa:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80095fe:	6d91      	ldr	r1, [r2, #88]	; 0x58
 8009600:	687a      	ldr	r2, [r7, #4]
 8009602:	430a      	orrs	r2, r1
 8009604:	659a      	str	r2, [r3, #88]	; 0x58
 8009606:	e00d      	b.n	8009624 <RCC_AHB3PeriphClockLPModeCmd+0x48>
  }
  else
  {
    RCC->AHB3LPENR &= ~RCC_AHB3Periph;
 8009608:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800960c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009610:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8009614:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8009618:	6d91      	ldr	r1, [r2, #88]	; 0x58
 800961a:	687a      	ldr	r2, [r7, #4]
 800961c:	ea6f 0202 	mvn.w	r2, r2
 8009620:	400a      	ands	r2, r1
 8009622:	659a      	str	r2, [r3, #88]	; 0x58
  }
}
 8009624:	f107 070c 	add.w	r7, r7, #12
 8009628:	46bd      	mov	sp, r7
 800962a:	bc80      	pop	{r7}
 800962c:	4770      	bx	lr
 800962e:	bf00      	nop

08009630 <RCC_APB1PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8009630:	b480      	push	{r7}
 8009632:	b083      	sub	sp, #12
 8009634:	af00      	add	r7, sp, #0
 8009636:	6078      	str	r0, [r7, #4]
 8009638:	460b      	mov	r3, r1
 800963a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800963c:	78fb      	ldrb	r3, [r7, #3]
 800963e:	2b00      	cmp	r3, #0
 8009640:	d00c      	beq.n	800965c <RCC_APB1PeriphClockLPModeCmd+0x2c>
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
 8009642:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8009646:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800964a:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800964e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8009652:	6e11      	ldr	r1, [r2, #96]	; 0x60
 8009654:	687a      	ldr	r2, [r7, #4]
 8009656:	430a      	orrs	r2, r1
 8009658:	661a      	str	r2, [r3, #96]	; 0x60
 800965a:	e00d      	b.n	8009678 <RCC_APB1PeriphClockLPModeCmd+0x48>
  }
  else
  {
    RCC->APB1LPENR &= ~RCC_APB1Periph;
 800965c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8009660:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009664:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8009668:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800966c:	6e11      	ldr	r1, [r2, #96]	; 0x60
 800966e:	687a      	ldr	r2, [r7, #4]
 8009670:	ea6f 0202 	mvn.w	r2, r2
 8009674:	400a      	ands	r2, r1
 8009676:	661a      	str	r2, [r3, #96]	; 0x60
  }
}
 8009678:	f107 070c 	add.w	r7, r7, #12
 800967c:	46bd      	mov	sp, r7
 800967e:	bc80      	pop	{r7}
 8009680:	4770      	bx	lr
 8009682:	bf00      	nop

08009684 <RCC_APB2PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8009684:	b480      	push	{r7}
 8009686:	b083      	sub	sp, #12
 8009688:	af00      	add	r7, sp, #0
 800968a:	6078      	str	r0, [r7, #4]
 800968c:	460b      	mov	r3, r1
 800968e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8009690:	78fb      	ldrb	r3, [r7, #3]
 8009692:	2b00      	cmp	r3, #0
 8009694:	d00c      	beq.n	80096b0 <RCC_APB2PeriphClockLPModeCmd+0x2c>
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
 8009696:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800969a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800969e:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80096a2:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80096a6:	6e51      	ldr	r1, [r2, #100]	; 0x64
 80096a8:	687a      	ldr	r2, [r7, #4]
 80096aa:	430a      	orrs	r2, r1
 80096ac:	665a      	str	r2, [r3, #100]	; 0x64
 80096ae:	e00d      	b.n	80096cc <RCC_APB2PeriphClockLPModeCmd+0x48>
  }
  else
  {
    RCC->APB2LPENR &= ~RCC_APB2Periph;
 80096b0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80096b4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80096b8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80096bc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80096c0:	6e51      	ldr	r1, [r2, #100]	; 0x64
 80096c2:	687a      	ldr	r2, [r7, #4]
 80096c4:	ea6f 0202 	mvn.w	r2, r2
 80096c8:	400a      	ands	r2, r1
 80096ca:	665a      	str	r2, [r3, #100]	; 0x64
  }
}
 80096cc:	f107 070c 	add.w	r7, r7, #12
 80096d0:	46bd      	mov	sp, r7
 80096d2:	bc80      	pop	{r7}
 80096d4:	4770      	bx	lr
 80096d6:	bf00      	nop

080096d8 <RCC_ITConfig>:
  * @param  NewState: new state of the specified RCC interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
 80096d8:	b480      	push	{r7}
 80096da:	b083      	sub	sp, #12
 80096dc:	af00      	add	r7, sp, #0
 80096de:	4602      	mov	r2, r0
 80096e0:	460b      	mov	r3, r1
 80096e2:	71fa      	strb	r2, [r7, #7]
 80096e4:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80096e6:	79bb      	ldrb	r3, [r7, #6]
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d00e      	beq.n	800970a <RCC_ITConfig+0x32>
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 80096ec:	f643 030d 	movw	r3, #14349	; 0x380d
 80096f0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80096f4:	f643 020d 	movw	r2, #14349	; 0x380d
 80096f8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80096fc:	7812      	ldrb	r2, [r2, #0]
 80096fe:	b2d1      	uxtb	r1, r2
 8009700:	79fa      	ldrb	r2, [r7, #7]
 8009702:	430a      	orrs	r2, r1
 8009704:	b2d2      	uxtb	r2, r2
 8009706:	701a      	strb	r2, [r3, #0]
 8009708:	e010      	b.n	800972c <RCC_ITConfig+0x54>
  }
  else
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 800970a:	f643 030d 	movw	r3, #14349	; 0x380d
 800970e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009712:	f643 020d 	movw	r2, #14349	; 0x380d
 8009716:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800971a:	7812      	ldrb	r2, [r2, #0]
 800971c:	b2d1      	uxtb	r1, r2
 800971e:	79fa      	ldrb	r2, [r7, #7]
 8009720:	ea6f 0202 	mvn.w	r2, r2
 8009724:	b2d2      	uxtb	r2, r2
 8009726:	400a      	ands	r2, r1
 8009728:	b2d2      	uxtb	r2, r2
 800972a:	701a      	strb	r2, [r3, #0]
  }
}
 800972c:	f107 070c 	add.w	r7, r7, #12
 8009730:	46bd      	mov	sp, r7
 8009732:	bc80      	pop	{r7}
 8009734:	4770      	bx	lr
 8009736:	bf00      	nop

08009738 <RCC_GetFlagStatus>:
  *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *            @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 8009738:	b480      	push	{r7}
 800973a:	b087      	sub	sp, #28
 800973c:	af00      	add	r7, sp, #0
 800973e:	4603      	mov	r3, r0
 8009740:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 8009742:	f04f 0300 	mov.w	r3, #0
 8009746:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 8009748:	f04f 0300 	mov.w	r3, #0
 800974c:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 800974e:	f04f 0300 	mov.w	r3, #0
 8009752:	74fb      	strb	r3, [r7, #19]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8009754:	79fb      	ldrb	r3, [r7, #7]
 8009756:	ea4f 1353 	mov.w	r3, r3, lsr #5
 800975a:	b2db      	uxtb	r3, r3
 800975c:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	2b01      	cmp	r3, #1
 8009762:	d106      	bne.n	8009772 <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->CR;
 8009764:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8009768:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	617b      	str	r3, [r7, #20]
 8009770:	e00f      	b.n	8009792 <RCC_GetFlagStatus+0x5a>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	2b02      	cmp	r3, #2
 8009776:	d106      	bne.n	8009786 <RCC_GetFlagStatus+0x4e>
  {
    statusreg = RCC->BDCR;
 8009778:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800977c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009780:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009782:	617b      	str	r3, [r7, #20]
 8009784:	e005      	b.n	8009792 <RCC_GetFlagStatus+0x5a>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8009786:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800978a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800978e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009790:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 8009792:	79fb      	ldrb	r3, [r7, #7]
 8009794:	f003 031f 	and.w	r3, r3, #31
 8009798:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	697a      	ldr	r2, [r7, #20]
 800979e:	fa22 f303 	lsr.w	r3, r2, r3
 80097a2:	f003 0301 	and.w	r3, r3, #1
 80097a6:	b2db      	uxtb	r3, r3
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d003      	beq.n	80097b4 <RCC_GetFlagStatus+0x7c>
  {
    bitstatus = SET;
 80097ac:	f04f 0301 	mov.w	r3, #1
 80097b0:	74fb      	strb	r3, [r7, #19]
 80097b2:	e002      	b.n	80097ba <RCC_GetFlagStatus+0x82>
  }
  else
  {
    bitstatus = RESET;
 80097b4:	f04f 0300 	mov.w	r3, #0
 80097b8:	74fb      	strb	r3, [r7, #19]
  }
  /* Return the flag status */
  return bitstatus;
 80097ba:	7cfb      	ldrb	r3, [r7, #19]
}
 80097bc:	4618      	mov	r0, r3
 80097be:	f107 071c 	add.w	r7, r7, #28
 80097c2:	46bd      	mov	sp, r7
 80097c4:	bc80      	pop	{r7}
 80097c6:	4770      	bx	lr

080097c8 <RCC_ClearFlag>:
  *         RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
  * @param  None
  * @retval None
  */
void RCC_ClearFlag(void)
{
 80097c8:	b480      	push	{r7}
 80097ca:	af00      	add	r7, sp, #0
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= RCC_CSR_RMVF;
 80097cc:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80097d0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80097d4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80097d8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80097dc:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80097de:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80097e2:	675a      	str	r2, [r3, #116]	; 0x74
}
 80097e4:	46bd      	mov	sp, r7
 80097e6:	bc80      	pop	{r7}
 80097e8:	4770      	bx	lr
 80097ea:	bf00      	nop

080097ec <RCC_GetITStatus>:
  *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
  *            @arg RCC_IT_CSS: Clock Security System interrupt
  * @retval The new state of RCC_IT (SET or RESET).
  */
ITStatus RCC_GetITStatus(uint8_t RCC_IT)
{
 80097ec:	b480      	push	{r7}
 80097ee:	b085      	sub	sp, #20
 80097f0:	af00      	add	r7, sp, #0
 80097f2:	4603      	mov	r3, r0
 80097f4:	71fb      	strb	r3, [r7, #7]
  ITStatus bitstatus = RESET;
 80097f6:	f04f 0300 	mov.w	r3, #0
 80097fa:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 80097fc:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8009800:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009804:	68da      	ldr	r2, [r3, #12]
 8009806:	79fb      	ldrb	r3, [r7, #7]
 8009808:	4013      	ands	r3, r2
 800980a:	2b00      	cmp	r3, #0
 800980c:	d003      	beq.n	8009816 <RCC_GetITStatus+0x2a>
  {
    bitstatus = SET;
 800980e:	f04f 0301 	mov.w	r3, #1
 8009812:	73fb      	strb	r3, [r7, #15]
 8009814:	e002      	b.n	800981c <RCC_GetITStatus+0x30>
  }
  else
  {
    bitstatus = RESET;
 8009816:	f04f 0300 	mov.w	r3, #0
 800981a:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the RCC_IT status */
  return  bitstatus;
 800981c:	7bfb      	ldrb	r3, [r7, #15]
}
 800981e:	4618      	mov	r0, r3
 8009820:	f107 0714 	add.w	r7, r7, #20
 8009824:	46bd      	mov	sp, r7
 8009826:	bc80      	pop	{r7}
 8009828:	4770      	bx	lr
 800982a:	bf00      	nop

0800982c <RCC_ClearITPendingBit>:
  *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
  *            @arg RCC_IT_CSS: Clock Security System interrupt
  * @retval None
  */
void RCC_ClearITPendingBit(uint8_t RCC_IT)
{
 800982c:	b480      	push	{r7}
 800982e:	b083      	sub	sp, #12
 8009830:	af00      	add	r7, sp, #0
 8009832:	4603      	mov	r3, r0
 8009834:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 8009836:	f643 030e 	movw	r3, #14350	; 0x380e
 800983a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800983e:	79fa      	ldrb	r2, [r7, #7]
 8009840:	701a      	strb	r2, [r3, #0]
}
 8009842:	f107 070c 	add.w	r7, r7, #12
 8009846:	46bd      	mov	sp, r7
 8009848:	bc80      	pop	{r7}
 800984a:	4770      	bx	lr

0800984c <TIM_DeInit>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval None

  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 800984c:	b580      	push	{r7, lr}
 800984e:	b082      	sub	sp, #8
 8009850:	af00      	add	r7, sp, #0
 8009852:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
 8009854:	687a      	ldr	r2, [r7, #4]
 8009856:	f04f 0300 	mov.w	r3, #0
 800985a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800985e:	429a      	cmp	r2, r3
 8009860:	d10c      	bne.n	800987c <TIM_DeInit+0x30>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8009862:	f04f 0001 	mov.w	r0, #1
 8009866:	f04f 0101 	mov.w	r1, #1
 800986a:	f7ff fe39 	bl	80094e0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 800986e:	f04f 0001 	mov.w	r0, #1
 8009872:	f04f 0100 	mov.w	r1, #0
 8009876:	f7ff fe33 	bl	80094e0 <RCC_APB2PeriphResetCmd>
 800987a:	e0ff      	b.n	8009a7c <TIM_DeInit+0x230>
  } 
  else if (TIMx == TIM2) 
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009882:	d10c      	bne.n	800989e <TIM_DeInit+0x52>
  {     
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 8009884:	f04f 0001 	mov.w	r0, #1
 8009888:	f04f 0101 	mov.w	r1, #1
 800988c:	f7ff fdfe 	bl	800948c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8009890:	f04f 0001 	mov.w	r0, #1
 8009894:	f04f 0100 	mov.w	r1, #0
 8009898:	f7ff fdf8 	bl	800948c <RCC_APB1PeriphResetCmd>
 800989c:	e0ee      	b.n	8009a7c <TIM_DeInit+0x230>
  }  
  else if (TIMx == TIM3)
 800989e:	687a      	ldr	r2, [r7, #4]
 80098a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80098a4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80098a8:	429a      	cmp	r2, r3
 80098aa:	d10c      	bne.n	80098c6 <TIM_DeInit+0x7a>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 80098ac:	f04f 0002 	mov.w	r0, #2
 80098b0:	f04f 0101 	mov.w	r1, #1
 80098b4:	f7ff fdea 	bl	800948c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 80098b8:	f04f 0002 	mov.w	r0, #2
 80098bc:	f04f 0100 	mov.w	r1, #0
 80098c0:	f7ff fde4 	bl	800948c <RCC_APB1PeriphResetCmd>
 80098c4:	e0da      	b.n	8009a7c <TIM_DeInit+0x230>
  }  
  else if (TIMx == TIM4)
 80098c6:	687a      	ldr	r2, [r7, #4]
 80098c8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80098cc:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80098d0:	429a      	cmp	r2, r3
 80098d2:	d10c      	bne.n	80098ee <TIM_DeInit+0xa2>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 80098d4:	f04f 0004 	mov.w	r0, #4
 80098d8:	f04f 0101 	mov.w	r1, #1
 80098dc:	f7ff fdd6 	bl	800948c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 80098e0:	f04f 0004 	mov.w	r0, #4
 80098e4:	f04f 0100 	mov.w	r1, #0
 80098e8:	f7ff fdd0 	bl	800948c <RCC_APB1PeriphResetCmd>
 80098ec:	e0c6      	b.n	8009a7c <TIM_DeInit+0x230>
  }  
  else if (TIMx == TIM5)
 80098ee:	687a      	ldr	r2, [r7, #4]
 80098f0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80098f4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80098f8:	429a      	cmp	r2, r3
 80098fa:	d10c      	bne.n	8009916 <TIM_DeInit+0xca>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 80098fc:	f04f 0008 	mov.w	r0, #8
 8009900:	f04f 0101 	mov.w	r1, #1
 8009904:	f7ff fdc2 	bl	800948c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 8009908:	f04f 0008 	mov.w	r0, #8
 800990c:	f04f 0100 	mov.w	r1, #0
 8009910:	f7ff fdbc 	bl	800948c <RCC_APB1PeriphResetCmd>
 8009914:	e0b2      	b.n	8009a7c <TIM_DeInit+0x230>
  }  
  else if (TIMx == TIM6)  
 8009916:	687a      	ldr	r2, [r7, #4]
 8009918:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800991c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8009920:	429a      	cmp	r2, r3
 8009922:	d10c      	bne.n	800993e <TIM_DeInit+0xf2>
  {    
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 8009924:	f04f 0010 	mov.w	r0, #16
 8009928:	f04f 0101 	mov.w	r1, #1
 800992c:	f7ff fdae 	bl	800948c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8009930:	f04f 0010 	mov.w	r0, #16
 8009934:	f04f 0100 	mov.w	r1, #0
 8009938:	f7ff fda8 	bl	800948c <RCC_APB1PeriphResetCmd>
 800993c:	e09e      	b.n	8009a7c <TIM_DeInit+0x230>
  }  
  else if (TIMx == TIM7)
 800993e:	687a      	ldr	r2, [r7, #4]
 8009940:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8009944:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8009948:	429a      	cmp	r2, r3
 800994a:	d10c      	bne.n	8009966 <TIM_DeInit+0x11a>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 800994c:	f04f 0020 	mov.w	r0, #32
 8009950:	f04f 0101 	mov.w	r1, #1
 8009954:	f7ff fd9a 	bl	800948c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8009958:	f04f 0020 	mov.w	r0, #32
 800995c:	f04f 0100 	mov.w	r1, #0
 8009960:	f7ff fd94 	bl	800948c <RCC_APB1PeriphResetCmd>
 8009964:	e08a      	b.n	8009a7c <TIM_DeInit+0x230>
  }  
  else if (TIMx == TIM8)
 8009966:	687a      	ldr	r2, [r7, #4]
 8009968:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800996c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8009970:	429a      	cmp	r2, r3
 8009972:	d10c      	bne.n	800998e <TIM_DeInit+0x142>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 8009974:	f04f 0002 	mov.w	r0, #2
 8009978:	f04f 0101 	mov.w	r1, #1
 800997c:	f7ff fdb0 	bl	80094e0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8009980:	f04f 0002 	mov.w	r0, #2
 8009984:	f04f 0100 	mov.w	r1, #0
 8009988:	f7ff fdaa 	bl	80094e0 <RCC_APB2PeriphResetCmd>
 800998c:	e076      	b.n	8009a7c <TIM_DeInit+0x230>
  }  
  else if (TIMx == TIM9)
 800998e:	687a      	ldr	r2, [r7, #4]
 8009990:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009994:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8009998:	429a      	cmp	r2, r3
 800999a:	d10c      	bne.n	80099b6 <TIM_DeInit+0x16a>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 800999c:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80099a0:	f04f 0101 	mov.w	r1, #1
 80099a4:	f7ff fd9c 	bl	80094e0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 80099a8:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80099ac:	f04f 0100 	mov.w	r1, #0
 80099b0:	f7ff fd96 	bl	80094e0 <RCC_APB2PeriphResetCmd>
 80099b4:	e062      	b.n	8009a7c <TIM_DeInit+0x230>
   }  
  else if (TIMx == TIM10)
 80099b6:	687a      	ldr	r2, [r7, #4]
 80099b8:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80099bc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80099c0:	429a      	cmp	r2, r3
 80099c2:	d10c      	bne.n	80099de <TIM_DeInit+0x192>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 80099c4:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80099c8:	f04f 0101 	mov.w	r1, #1
 80099cc:	f7ff fd88 	bl	80094e0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 80099d0:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80099d4:	f04f 0100 	mov.w	r1, #0
 80099d8:	f7ff fd82 	bl	80094e0 <RCC_APB2PeriphResetCmd>
 80099dc:	e04e      	b.n	8009a7c <TIM_DeInit+0x230>
  }  
  else if (TIMx == TIM11) 
 80099de:	687a      	ldr	r2, [r7, #4]
 80099e0:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 80099e4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80099e8:	429a      	cmp	r2, r3
 80099ea:	d10c      	bne.n	8009a06 <TIM_DeInit+0x1ba>
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 80099ec:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80099f0:	f04f 0101 	mov.w	r1, #1
 80099f4:	f7ff fd74 	bl	80094e0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 80099f8:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80099fc:	f04f 0100 	mov.w	r1, #0
 8009a00:	f7ff fd6e 	bl	80094e0 <RCC_APB2PeriphResetCmd>
 8009a04:	e03a      	b.n	8009a7c <TIM_DeInit+0x230>
  }  
  else if (TIMx == TIM12)
 8009a06:	687a      	ldr	r2, [r7, #4]
 8009a08:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8009a0c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8009a10:	429a      	cmp	r2, r3
 8009a12:	d10c      	bne.n	8009a2e <TIM_DeInit+0x1e2>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 8009a14:	f04f 0040 	mov.w	r0, #64	; 0x40
 8009a18:	f04f 0101 	mov.w	r1, #1
 8009a1c:	f7ff fd36 	bl	800948c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 8009a20:	f04f 0040 	mov.w	r0, #64	; 0x40
 8009a24:	f04f 0100 	mov.w	r1, #0
 8009a28:	f7ff fd30 	bl	800948c <RCC_APB1PeriphResetCmd>
 8009a2c:	e026      	b.n	8009a7c <TIM_DeInit+0x230>
  }  
  else if (TIMx == TIM13) 
 8009a2e:	687a      	ldr	r2, [r7, #4]
 8009a30:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8009a34:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8009a38:	429a      	cmp	r2, r3
 8009a3a:	d10c      	bne.n	8009a56 <TIM_DeInit+0x20a>
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 8009a3c:	f04f 0080 	mov.w	r0, #128	; 0x80
 8009a40:	f04f 0101 	mov.w	r1, #1
 8009a44:	f7ff fd22 	bl	800948c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 8009a48:	f04f 0080 	mov.w	r0, #128	; 0x80
 8009a4c:	f04f 0100 	mov.w	r1, #0
 8009a50:	f7ff fd1c 	bl	800948c <RCC_APB1PeriphResetCmd>
 8009a54:	e012      	b.n	8009a7c <TIM_DeInit+0x230>
  }  
  else
  { 
    if (TIMx == TIM14) 
 8009a56:	687a      	ldr	r2, [r7, #4]
 8009a58:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009a5c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8009a60:	429a      	cmp	r2, r3
 8009a62:	d10b      	bne.n	8009a7c <TIM_DeInit+0x230>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 8009a64:	f44f 7080 	mov.w	r0, #256	; 0x100
 8009a68:	f04f 0101 	mov.w	r1, #1
 8009a6c:	f7ff fd0e 	bl	800948c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 8009a70:	f44f 7080 	mov.w	r0, #256	; 0x100
 8009a74:	f04f 0100 	mov.w	r1, #0
 8009a78:	f7ff fd08 	bl	800948c <RCC_APB1PeriphResetCmd>
    }   
  }
}
 8009a7c:	f107 0708 	add.w	r7, r7, #8
 8009a80:	46bd      	mov	sp, r7
 8009a82:	bd80      	pop	{r7, pc}

08009a84 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8009a84:	b480      	push	{r7}
 8009a86:	b085      	sub	sp, #20
 8009a88:	af00      	add	r7, sp, #0
 8009a8a:	6078      	str	r0, [r7, #4]
 8009a8c:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8009a8e:	f04f 0300 	mov.w	r3, #0
 8009a92:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	881b      	ldrh	r3, [r3, #0]
 8009a98:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8009a9a:	687a      	ldr	r2, [r7, #4]
 8009a9c:	f04f 0300 	mov.w	r3, #0
 8009aa0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8009aa4:	429a      	cmp	r2, r3
 8009aa6:	d01f      	beq.n	8009ae8 <TIM_TimeBaseInit+0x64>
 8009aa8:	687a      	ldr	r2, [r7, #4]
 8009aaa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009aae:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8009ab2:	429a      	cmp	r2, r3
 8009ab4:	d018      	beq.n	8009ae8 <TIM_TimeBaseInit+0x64>
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009abc:	d014      	beq.n	8009ae8 <TIM_TimeBaseInit+0x64>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8009abe:	687a      	ldr	r2, [r7, #4]
 8009ac0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009ac4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8009ac8:	429a      	cmp	r2, r3
 8009aca:	d00d      	beq.n	8009ae8 <TIM_TimeBaseInit+0x64>
 8009acc:	687a      	ldr	r2, [r7, #4]
 8009ace:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009ad2:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8009ad6:	429a      	cmp	r2, r3
 8009ad8:	d006      	beq.n	8009ae8 <TIM_TimeBaseInit+0x64>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8009ada:	687a      	ldr	r2, [r7, #4]
 8009adc:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8009ae0:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8009ae4:	429a      	cmp	r2, r3
 8009ae6:	d108      	bne.n	8009afa <TIM_TimeBaseInit+0x76>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8009ae8:	89fb      	ldrh	r3, [r7, #14]
 8009aea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009aee:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8009af0:	683b      	ldr	r3, [r7, #0]
 8009af2:	885a      	ldrh	r2, [r3, #2]
 8009af4:	89fb      	ldrh	r3, [r7, #14]
 8009af6:	4313      	orrs	r3, r2
 8009af8:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8009afa:	687a      	ldr	r2, [r7, #4]
 8009afc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009b00:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8009b04:	429a      	cmp	r2, r3
 8009b06:	d00f      	beq.n	8009b28 <TIM_TimeBaseInit+0xa4>
 8009b08:	687a      	ldr	r2, [r7, #4]
 8009b0a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8009b0e:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8009b12:	429a      	cmp	r2, r3
 8009b14:	d008      	beq.n	8009b28 <TIM_TimeBaseInit+0xa4>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8009b16:	89fb      	ldrh	r3, [r7, #14]
 8009b18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009b1c:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8009b1e:	683b      	ldr	r3, [r7, #0]
 8009b20:	891a      	ldrh	r2, [r3, #8]
 8009b22:	89fb      	ldrh	r3, [r7, #14]
 8009b24:	4313      	orrs	r3, r2
 8009b26:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	89fa      	ldrh	r2, [r7, #14]
 8009b2c:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8009b2e:	683b      	ldr	r3, [r7, #0]
 8009b30:	685a      	ldr	r2, [r3, #4]
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8009b36:	683b      	ldr	r3, [r7, #0]
 8009b38:	881a      	ldrh	r2, [r3, #0]
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8009b3e:	687a      	ldr	r2, [r7, #4]
 8009b40:	f04f 0300 	mov.w	r3, #0
 8009b44:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8009b48:	429a      	cmp	r2, r3
 8009b4a:	d006      	beq.n	8009b5a <TIM_TimeBaseInit+0xd6>
 8009b4c:	687a      	ldr	r2, [r7, #4]
 8009b4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009b52:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8009b56:	429a      	cmp	r2, r3
 8009b58:	d104      	bne.n	8009b64 <TIM_TimeBaseInit+0xe0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8009b5a:	683b      	ldr	r3, [r7, #0]
 8009b5c:	7a9b      	ldrb	r3, [r3, #10]
 8009b5e:	461a      	mov	r2, r3
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	f04f 0201 	mov.w	r2, #1
 8009b6a:	829a      	strh	r2, [r3, #20]
}
 8009b6c:	f107 0714 	add.w	r7, r7, #20
 8009b70:	46bd      	mov	sp, r7
 8009b72:	bc80      	pop	{r7}
 8009b74:	4770      	bx	lr
 8009b76:	bf00      	nop

08009b78 <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8009b78:	b480      	push	{r7}
 8009b7a:	b083      	sub	sp, #12
 8009b7c:	af00      	add	r7, sp, #0
 8009b7e:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	f04f 32ff 	mov.w	r2, #4294967295
 8009b86:	605a      	str	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	f04f 0200 	mov.w	r2, #0
 8009b8e:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	f04f 0200 	mov.w	r2, #0
 8009b96:	811a      	strh	r2, [r3, #8]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	f04f 0200 	mov.w	r2, #0
 8009b9e:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	f04f 0200 	mov.w	r2, #0
 8009ba6:	729a      	strb	r2, [r3, #10]
}
 8009ba8:	f107 070c 	add.w	r7, r7, #12
 8009bac:	46bd      	mov	sp, r7
 8009bae:	bc80      	pop	{r7}
 8009bb0:	4770      	bx	lr
 8009bb2:	bf00      	nop

08009bb4 <TIM_PrescalerConfig>:
  *            @arg TIM_PSCReloadMode_Update: The Prescaler is loaded at the update event.
  *            @arg TIM_PSCReloadMode_Immediate: The Prescaler is loaded immediatly.
  * @retval None
  */
void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)
{
 8009bb4:	b480      	push	{r7}
 8009bb6:	b083      	sub	sp, #12
 8009bb8:	af00      	add	r7, sp, #0
 8009bba:	6078      	str	r0, [r7, #4]
 8009bbc:	4613      	mov	r3, r2
 8009bbe:	460a      	mov	r2, r1
 8009bc0:	807a      	strh	r2, [r7, #2]
 8009bc2:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	887a      	ldrh	r2, [r7, #2]
 8009bc8:	851a      	strh	r2, [r3, #40]	; 0x28
  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	883a      	ldrh	r2, [r7, #0]
 8009bce:	829a      	strh	r2, [r3, #20]
}
 8009bd0:	f107 070c 	add.w	r7, r7, #12
 8009bd4:	46bd      	mov	sp, r7
 8009bd6:	bc80      	pop	{r7}
 8009bd8:	4770      	bx	lr
 8009bda:	bf00      	nop

08009bdc <TIM_CounterModeConfig>:
  *            @arg TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2
  *            @arg TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3
  * @retval None
  */
void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)
{
 8009bdc:	b480      	push	{r7}
 8009bde:	b085      	sub	sp, #20
 8009be0:	af00      	add	r7, sp, #0
 8009be2:	6078      	str	r0, [r7, #4]
 8009be4:	460b      	mov	r3, r1
 8009be6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpcr1 = 0;
 8009be8:	f04f 0300 	mov.w	r3, #0
 8009bec:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));

  tmpcr1 = TIMx->CR1;
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	881b      	ldrh	r3, [r3, #0]
 8009bf2:	81fb      	strh	r3, [r7, #14]

  /* Reset the CMS and DIR Bits */
  tmpcr1 &= (uint16_t)~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009bf4:	89fb      	ldrh	r3, [r7, #14]
 8009bf6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009bfa:	81fb      	strh	r3, [r7, #14]

  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 8009bfc:	89fa      	ldrh	r2, [r7, #14]
 8009bfe:	887b      	ldrh	r3, [r7, #2]
 8009c00:	4313      	orrs	r3, r2
 8009c02:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	89fa      	ldrh	r2, [r7, #14]
 8009c08:	801a      	strh	r2, [r3, #0]
}
 8009c0a:	f107 0714 	add.w	r7, r7, #20
 8009c0e:	46bd      	mov	sp, r7
 8009c10:	bc80      	pop	{r7}
 8009c12:	4770      	bx	lr

08009c14 <TIM_SetCounter>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @param  Counter: specifies the Counter register new value.
  * @retval None
  */
void TIM_SetCounter(TIM_TypeDef* TIMx, uint32_t Counter)
{
 8009c14:	b480      	push	{r7}
 8009c16:	b083      	sub	sp, #12
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	6078      	str	r0, [r7, #4]
 8009c1c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
   assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	683a      	ldr	r2, [r7, #0]
 8009c22:	625a      	str	r2, [r3, #36]	; 0x24
}
 8009c24:	f107 070c 	add.w	r7, r7, #12
 8009c28:	46bd      	mov	sp, r7
 8009c2a:	bc80      	pop	{r7}
 8009c2c:	4770      	bx	lr
 8009c2e:	bf00      	nop

08009c30 <TIM_SetAutoreload>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @param  Autoreload: specifies the Autoreload register new value.
  * @retval None
  */
void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint32_t Autoreload)
{
 8009c30:	b480      	push	{r7}
 8009c32:	b083      	sub	sp, #12
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	6078      	str	r0, [r7, #4]
 8009c38:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  
  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	683a      	ldr	r2, [r7, #0]
 8009c3e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8009c40:	f107 070c 	add.w	r7, r7, #12
 8009c44:	46bd      	mov	sp, r7
 8009c46:	bc80      	pop	{r7}
 8009c48:	4770      	bx	lr
 8009c4a:	bf00      	nop

08009c4c <TIM_GetCounter>:
  * @brief  Gets the TIMx Counter value.
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval Counter Register value
  */
uint32_t TIM_GetCounter(TIM_TypeDef* TIMx)
{
 8009c4c:	b480      	push	{r7}
 8009c4e:	b083      	sub	sp, #12
 8009c50:	af00      	add	r7, sp, #0
 8009c52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Counter Register value */
  return TIMx->CNT;
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8009c58:	4618      	mov	r0, r3
 8009c5a:	f107 070c 	add.w	r7, r7, #12
 8009c5e:	46bd      	mov	sp, r7
 8009c60:	bc80      	pop	{r7}
 8009c62:	4770      	bx	lr

08009c64 <TIM_GetPrescaler>:
  * @brief  Gets the TIMx Prescaler value.
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval Prescaler Register value.
  */
uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
{
 8009c64:	b480      	push	{r7}
 8009c66:	b083      	sub	sp, #12
 8009c68:	af00      	add	r7, sp, #0
 8009c6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Prescaler Register value */
  return TIMx->PSC;
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009c70:	b29b      	uxth	r3, r3
}
 8009c72:	4618      	mov	r0, r3
 8009c74:	f107 070c 	add.w	r7, r7, #12
 8009c78:	46bd      	mov	sp, r7
 8009c7a:	bc80      	pop	{r7}
 8009c7c:	4770      	bx	lr
 8009c7e:	bf00      	nop

08009c80 <TIM_UpdateDisableConfig>:
  * @param  NewState: new state of the TIMx UDIS bit
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8009c80:	b480      	push	{r7}
 8009c82:	b083      	sub	sp, #12
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	6078      	str	r0, [r7, #4]
 8009c88:	460b      	mov	r3, r1
 8009c8a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8009c8c:	78fb      	ldrb	r3, [r7, #3]
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d008      	beq.n	8009ca4 <TIM_UpdateDisableConfig+0x24>
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= TIM_CR1_UDIS;
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	881b      	ldrh	r3, [r3, #0]
 8009c96:	b29b      	uxth	r3, r3
 8009c98:	f043 0302 	orr.w	r3, r3, #2
 8009c9c:	b29a      	uxth	r2, r3
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	801a      	strh	r2, [r3, #0]
 8009ca2:	e007      	b.n	8009cb4 <TIM_UpdateDisableConfig+0x34>
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_UDIS;
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	881b      	ldrh	r3, [r3, #0]
 8009ca8:	b29b      	uxth	r3, r3
 8009caa:	f023 0302 	bic.w	r3, r3, #2
 8009cae:	b29a      	uxth	r2, r3
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	801a      	strh	r2, [r3, #0]
  }
}
 8009cb4:	f107 070c 	add.w	r7, r7, #12
 8009cb8:	46bd      	mov	sp, r7
 8009cba:	bc80      	pop	{r7}
 8009cbc:	4770      	bx	lr
 8009cbe:	bf00      	nop

08009cc0 <TIM_UpdateRequestConfig>:
  *                 generation through the slave mode controller.
  *            @arg TIM_UpdateSource_Global: Source of update is counter overflow/underflow.
  * @retval None
  */
void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
{
 8009cc0:	b480      	push	{r7}
 8009cc2:	b083      	sub	sp, #12
 8009cc4:	af00      	add	r7, sp, #0
 8009cc6:	6078      	str	r0, [r7, #4]
 8009cc8:	460b      	mov	r3, r1
 8009cca:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 8009ccc:	887b      	ldrh	r3, [r7, #2]
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d008      	beq.n	8009ce4 <TIM_UpdateRequestConfig+0x24>
  {
    /* Set the URS Bit */
    TIMx->CR1 |= TIM_CR1_URS;
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	881b      	ldrh	r3, [r3, #0]
 8009cd6:	b29b      	uxth	r3, r3
 8009cd8:	f043 0304 	orr.w	r3, r3, #4
 8009cdc:	b29a      	uxth	r2, r3
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	801a      	strh	r2, [r3, #0]
 8009ce2:	e007      	b.n	8009cf4 <TIM_UpdateRequestConfig+0x34>
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_URS;
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	881b      	ldrh	r3, [r3, #0]
 8009ce8:	b29b      	uxth	r3, r3
 8009cea:	f023 0304 	bic.w	r3, r3, #4
 8009cee:	b29a      	uxth	r2, r3
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	801a      	strh	r2, [r3, #0]
  }
}
 8009cf4:	f107 070c 	add.w	r7, r7, #12
 8009cf8:	46bd      	mov	sp, r7
 8009cfa:	bc80      	pop	{r7}
 8009cfc:	4770      	bx	lr
 8009cfe:	bf00      	nop

08009d00 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8009d00:	b480      	push	{r7}
 8009d02:	b083      	sub	sp, #12
 8009d04:	af00      	add	r7, sp, #0
 8009d06:	6078      	str	r0, [r7, #4]
 8009d08:	460b      	mov	r3, r1
 8009d0a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8009d0c:	78fb      	ldrb	r3, [r7, #3]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d008      	beq.n	8009d24 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	881b      	ldrh	r3, [r3, #0]
 8009d16:	b29b      	uxth	r3, r3
 8009d18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009d1c:	b29a      	uxth	r2, r3
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	801a      	strh	r2, [r3, #0]
 8009d22:	e007      	b.n	8009d34 <TIM_ARRPreloadConfig+0x34>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	881b      	ldrh	r3, [r3, #0]
 8009d28:	b29b      	uxth	r3, r3
 8009d2a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009d2e:	b29a      	uxth	r2, r3
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	801a      	strh	r2, [r3, #0]
  }
}
 8009d34:	f107 070c 	add.w	r7, r7, #12
 8009d38:	46bd      	mov	sp, r7
 8009d3a:	bc80      	pop	{r7}
 8009d3c:	4770      	bx	lr
 8009d3e:	bf00      	nop

08009d40 <TIM_SelectOnePulseMode>:
  *            @arg TIM_OPMode_Single
  *            @arg TIM_OPMode_Repetitive
  * @retval None
  */
void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)
{
 8009d40:	b480      	push	{r7}
 8009d42:	b083      	sub	sp, #12
 8009d44:	af00      	add	r7, sp, #0
 8009d46:	6078      	str	r0, [r7, #4]
 8009d48:	460b      	mov	r3, r1
 8009d4a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));

  /* Reset the OPM Bit */
  TIMx->CR1 &= (uint16_t)~TIM_CR1_OPM;
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	881b      	ldrh	r3, [r3, #0]
 8009d50:	b29b      	uxth	r3, r3
 8009d52:	f023 0308 	bic.w	r3, r3, #8
 8009d56:	b29a      	uxth	r2, r3
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	801a      	strh	r2, [r3, #0]

  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	881b      	ldrh	r3, [r3, #0]
 8009d60:	b29a      	uxth	r2, r3
 8009d62:	887b      	ldrh	r3, [r7, #2]
 8009d64:	4313      	orrs	r3, r2
 8009d66:	b29a      	uxth	r2, r3
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	801a      	strh	r2, [r3, #0]
}
 8009d6c:	f107 070c 	add.w	r7, r7, #12
 8009d70:	46bd      	mov	sp, r7
 8009d72:	bc80      	pop	{r7}
 8009d74:	4770      	bx	lr
 8009d76:	bf00      	nop

08009d78 <TIM_SetClockDivision>:
  *            @arg TIM_CKD_DIV2: TDTS = 2*Tck_tim
  *            @arg TIM_CKD_DIV4: TDTS = 4*Tck_tim
  * @retval None
  */
void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD)
{
 8009d78:	b480      	push	{r7}
 8009d7a:	b083      	sub	sp, #12
 8009d7c:	af00      	add	r7, sp, #0
 8009d7e:	6078      	str	r0, [r7, #4]
 8009d80:	460b      	mov	r3, r1
 8009d82:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));

  /* Reset the CKD Bits */
  TIMx->CR1 &= (uint16_t)(~TIM_CR1_CKD);
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	881b      	ldrh	r3, [r3, #0]
 8009d88:	b29b      	uxth	r3, r3
 8009d8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009d8e:	b29a      	uxth	r2, r3
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	801a      	strh	r2, [r3, #0]

  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	881b      	ldrh	r3, [r3, #0]
 8009d98:	b29a      	uxth	r2, r3
 8009d9a:	887b      	ldrh	r3, [r7, #2]
 8009d9c:	4313      	orrs	r3, r2
 8009d9e:	b29a      	uxth	r2, r3
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	801a      	strh	r2, [r3, #0]
}
 8009da4:	f107 070c 	add.w	r7, r7, #12
 8009da8:	46bd      	mov	sp, r7
 8009daa:	bc80      	pop	{r7}
 8009dac:	4770      	bx	lr
 8009dae:	bf00      	nop

08009db0 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8009db0:	b480      	push	{r7}
 8009db2:	b083      	sub	sp, #12
 8009db4:	af00      	add	r7, sp, #0
 8009db6:	6078      	str	r0, [r7, #4]
 8009db8:	460b      	mov	r3, r1
 8009dba:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8009dbc:	78fb      	ldrb	r3, [r7, #3]
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d008      	beq.n	8009dd4 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	881b      	ldrh	r3, [r3, #0]
 8009dc6:	b29b      	uxth	r3, r3
 8009dc8:	f043 0301 	orr.w	r3, r3, #1
 8009dcc:	b29a      	uxth	r2, r3
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	801a      	strh	r2, [r3, #0]
 8009dd2:	e007      	b.n	8009de4 <TIM_Cmd+0x34>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	881b      	ldrh	r3, [r3, #0]
 8009dd8:	b29b      	uxth	r3, r3
 8009dda:	f023 0301 	bic.w	r3, r3, #1
 8009dde:	b29a      	uxth	r2, r3
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	801a      	strh	r2, [r3, #0]
  }
}
 8009de4:	f107 070c 	add.w	r7, r7, #12
 8009de8:	46bd      	mov	sp, r7
 8009dea:	bc80      	pop	{r7}
 8009dec:	4770      	bx	lr
 8009dee:	bf00      	nop

08009df0 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8009df0:	b480      	push	{r7}
 8009df2:	b085      	sub	sp, #20
 8009df4:	af00      	add	r7, sp, #0
 8009df6:	6078      	str	r0, [r7, #4]
 8009df8:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8009dfa:	f04f 0300 	mov.w	r3, #0
 8009dfe:	817b      	strh	r3, [r7, #10]
 8009e00:	f04f 0300 	mov.w	r3, #0
 8009e04:	81fb      	strh	r3, [r7, #14]
 8009e06:	f04f 0300 	mov.w	r3, #0
 8009e0a:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	8c1b      	ldrh	r3, [r3, #32]
 8009e10:	b29b      	uxth	r3, r3
 8009e12:	f023 0301 	bic.w	r3, r3, #1
 8009e16:	b29a      	uxth	r2, r3
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	8c1b      	ldrh	r3, [r3, #32]
 8009e20:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	889b      	ldrh	r3, [r3, #4]
 8009e26:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	8b1b      	ldrh	r3, [r3, #24]
 8009e2c:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
 8009e2e:	897b      	ldrh	r3, [r7, #10]
 8009e30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e34:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 8009e36:	897b      	ldrh	r3, [r7, #10]
 8009e38:	f023 0303 	bic.w	r3, r3, #3
 8009e3c:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8009e3e:	683b      	ldr	r3, [r7, #0]
 8009e40:	881a      	ldrh	r2, [r3, #0]
 8009e42:	897b      	ldrh	r3, [r7, #10]
 8009e44:	4313      	orrs	r3, r2
 8009e46:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 8009e48:	89fb      	ldrh	r3, [r7, #14]
 8009e4a:	f023 0302 	bic.w	r3, r3, #2
 8009e4e:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8009e50:	683b      	ldr	r3, [r7, #0]
 8009e52:	899a      	ldrh	r2, [r3, #12]
 8009e54:	89fb      	ldrh	r3, [r7, #14]
 8009e56:	4313      	orrs	r3, r2
 8009e58:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8009e5a:	683b      	ldr	r3, [r7, #0]
 8009e5c:	885a      	ldrh	r2, [r3, #2]
 8009e5e:	89fb      	ldrh	r3, [r7, #14]
 8009e60:	4313      	orrs	r3, r2
 8009e62:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8009e64:	687a      	ldr	r2, [r7, #4]
 8009e66:	f04f 0300 	mov.w	r3, #0
 8009e6a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8009e6e:	429a      	cmp	r2, r3
 8009e70:	d006      	beq.n	8009e80 <TIM_OC1Init+0x90>
 8009e72:	687a      	ldr	r2, [r7, #4]
 8009e74:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009e78:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8009e7c:	429a      	cmp	r2, r3
 8009e7e:	d123      	bne.n	8009ec8 <TIM_OC1Init+0xd8>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 8009e80:	89fb      	ldrh	r3, [r7, #14]
 8009e82:	f023 0308 	bic.w	r3, r3, #8
 8009e86:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8009e88:	683b      	ldr	r3, [r7, #0]
 8009e8a:	89da      	ldrh	r2, [r3, #14]
 8009e8c:	89fb      	ldrh	r3, [r7, #14]
 8009e8e:	4313      	orrs	r3, r2
 8009e90:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 8009e92:	89fb      	ldrh	r3, [r7, #14]
 8009e94:	f023 0304 	bic.w	r3, r3, #4
 8009e98:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8009e9a:	683b      	ldr	r3, [r7, #0]
 8009e9c:	889a      	ldrh	r2, [r3, #4]
 8009e9e:	89fb      	ldrh	r3, [r7, #14]
 8009ea0:	4313      	orrs	r3, r2
 8009ea2:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
 8009ea4:	89bb      	ldrh	r3, [r7, #12]
 8009ea6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009eaa:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 8009eac:	89bb      	ldrh	r3, [r7, #12]
 8009eae:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009eb2:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8009eb4:	683b      	ldr	r3, [r7, #0]
 8009eb6:	8a1a      	ldrh	r2, [r3, #16]
 8009eb8:	89bb      	ldrh	r3, [r7, #12]
 8009eba:	4313      	orrs	r3, r2
 8009ebc:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8009ebe:	683b      	ldr	r3, [r7, #0]
 8009ec0:	8a5a      	ldrh	r2, [r3, #18]
 8009ec2:	89bb      	ldrh	r3, [r7, #12]
 8009ec4:	4313      	orrs	r3, r2
 8009ec6:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	89ba      	ldrh	r2, [r7, #12]
 8009ecc:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	897a      	ldrh	r2, [r7, #10]
 8009ed2:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8009ed4:	683b      	ldr	r3, [r7, #0]
 8009ed6:	689a      	ldr	r2, [r3, #8]
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	89fa      	ldrh	r2, [r7, #14]
 8009ee0:	841a      	strh	r2, [r3, #32]
}
 8009ee2:	f107 0714 	add.w	r7, r7, #20
 8009ee6:	46bd      	mov	sp, r7
 8009ee8:	bc80      	pop	{r7}
 8009eea:	4770      	bx	lr

08009eec <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8009eec:	b480      	push	{r7}
 8009eee:	b085      	sub	sp, #20
 8009ef0:	af00      	add	r7, sp, #0
 8009ef2:	6078      	str	r0, [r7, #4]
 8009ef4:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8009ef6:	f04f 0300 	mov.w	r3, #0
 8009efa:	817b      	strh	r3, [r7, #10]
 8009efc:	f04f 0300 	mov.w	r3, #0
 8009f00:	81fb      	strh	r3, [r7, #14]
 8009f02:	f04f 0300 	mov.w	r3, #0
 8009f06:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	8c1b      	ldrh	r3, [r3, #32]
 8009f0c:	b29b      	uxth	r3, r3
 8009f0e:	f023 0310 	bic.w	r3, r3, #16
 8009f12:	b29a      	uxth	r2, r3
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	8c1b      	ldrh	r3, [r3, #32]
 8009f1c:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	889b      	ldrh	r3, [r3, #4]
 8009f22:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	8b1b      	ldrh	r3, [r3, #24]
 8009f28:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
 8009f2a:	897b      	ldrh	r3, [r7, #10]
 8009f2c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009f30:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 8009f32:	897b      	ldrh	r3, [r7, #10]
 8009f34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009f38:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8009f3a:	683b      	ldr	r3, [r7, #0]
 8009f3c:	881b      	ldrh	r3, [r3, #0]
 8009f3e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8009f42:	b29a      	uxth	r2, r3
 8009f44:	897b      	ldrh	r3, [r7, #10]
 8009f46:	4313      	orrs	r3, r2
 8009f48:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 8009f4a:	89fb      	ldrh	r3, [r7, #14]
 8009f4c:	f023 0320 	bic.w	r3, r3, #32
 8009f50:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8009f52:	683b      	ldr	r3, [r7, #0]
 8009f54:	899b      	ldrh	r3, [r3, #12]
 8009f56:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8009f5a:	b29a      	uxth	r2, r3
 8009f5c:	89fb      	ldrh	r3, [r7, #14]
 8009f5e:	4313      	orrs	r3, r2
 8009f60:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8009f62:	683b      	ldr	r3, [r7, #0]
 8009f64:	885b      	ldrh	r3, [r3, #2]
 8009f66:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8009f6a:	b29a      	uxth	r2, r3
 8009f6c:	89fb      	ldrh	r3, [r7, #14]
 8009f6e:	4313      	orrs	r3, r2
 8009f70:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8009f72:	687a      	ldr	r2, [r7, #4]
 8009f74:	f04f 0300 	mov.w	r3, #0
 8009f78:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8009f7c:	429a      	cmp	r2, r3
 8009f7e:	d006      	beq.n	8009f8e <TIM_OC2Init+0xa2>
 8009f80:	687a      	ldr	r2, [r7, #4]
 8009f82:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009f86:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8009f8a:	429a      	cmp	r2, r3
 8009f8c:	d12f      	bne.n	8009fee <TIM_OC2Init+0x102>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 8009f8e:	89fb      	ldrh	r3, [r7, #14]
 8009f90:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009f94:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8009f96:	683b      	ldr	r3, [r7, #0]
 8009f98:	89db      	ldrh	r3, [r3, #14]
 8009f9a:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8009f9e:	b29a      	uxth	r2, r3
 8009fa0:	89fb      	ldrh	r3, [r7, #14]
 8009fa2:	4313      	orrs	r3, r2
 8009fa4:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 8009fa6:	89fb      	ldrh	r3, [r7, #14]
 8009fa8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009fac:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8009fae:	683b      	ldr	r3, [r7, #0]
 8009fb0:	889b      	ldrh	r3, [r3, #4]
 8009fb2:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8009fb6:	b29a      	uxth	r2, r3
 8009fb8:	89fb      	ldrh	r3, [r7, #14]
 8009fba:	4313      	orrs	r3, r2
 8009fbc:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
 8009fbe:	89bb      	ldrh	r3, [r7, #12]
 8009fc0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009fc4:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 8009fc6:	89bb      	ldrh	r3, [r7, #12]
 8009fc8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009fcc:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8009fce:	683b      	ldr	r3, [r7, #0]
 8009fd0:	8a1b      	ldrh	r3, [r3, #16]
 8009fd2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8009fd6:	b29a      	uxth	r2, r3
 8009fd8:	89bb      	ldrh	r3, [r7, #12]
 8009fda:	4313      	orrs	r3, r2
 8009fdc:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8009fde:	683b      	ldr	r3, [r7, #0]
 8009fe0:	8a5b      	ldrh	r3, [r3, #18]
 8009fe2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8009fe6:	b29a      	uxth	r2, r3
 8009fe8:	89bb      	ldrh	r3, [r7, #12]
 8009fea:	4313      	orrs	r3, r2
 8009fec:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	89ba      	ldrh	r2, [r7, #12]
 8009ff2:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	897a      	ldrh	r2, [r7, #10]
 8009ff8:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8009ffa:	683b      	ldr	r3, [r7, #0]
 8009ffc:	689a      	ldr	r2, [r3, #8]
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	89fa      	ldrh	r2, [r7, #14]
 800a006:	841a      	strh	r2, [r3, #32]
}
 800a008:	f107 0714 	add.w	r7, r7, #20
 800a00c:	46bd      	mov	sp, r7
 800a00e:	bc80      	pop	{r7}
 800a010:	4770      	bx	lr
 800a012:	bf00      	nop

0800a014 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800a014:	b480      	push	{r7}
 800a016:	b085      	sub	sp, #20
 800a018:	af00      	add	r7, sp, #0
 800a01a:	6078      	str	r0, [r7, #4]
 800a01c:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 800a01e:	f04f 0300 	mov.w	r3, #0
 800a022:	817b      	strh	r3, [r7, #10]
 800a024:	f04f 0300 	mov.w	r3, #0
 800a028:	81fb      	strh	r3, [r7, #14]
 800a02a:	f04f 0300 	mov.w	r3, #0
 800a02e:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	8c1b      	ldrh	r3, [r3, #32]
 800a034:	b29b      	uxth	r3, r3
 800a036:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a03a:	b29a      	uxth	r2, r3
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	8c1b      	ldrh	r3, [r3, #32]
 800a044:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	889b      	ldrh	r3, [r3, #4]
 800a04a:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	8b9b      	ldrh	r3, [r3, #28]
 800a050:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 800a052:	897b      	ldrh	r3, [r7, #10]
 800a054:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a058:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 800a05a:	897b      	ldrh	r3, [r7, #10]
 800a05c:	f023 0303 	bic.w	r3, r3, #3
 800a060:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800a062:	683b      	ldr	r3, [r7, #0]
 800a064:	881a      	ldrh	r2, [r3, #0]
 800a066:	897b      	ldrh	r3, [r7, #10]
 800a068:	4313      	orrs	r3, r2
 800a06a:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 800a06c:	89fb      	ldrh	r3, [r7, #14]
 800a06e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a072:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 800a074:	683b      	ldr	r3, [r7, #0]
 800a076:	899b      	ldrh	r3, [r3, #12]
 800a078:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800a07c:	b29a      	uxth	r2, r3
 800a07e:	89fb      	ldrh	r3, [r7, #14]
 800a080:	4313      	orrs	r3, r2
 800a082:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 800a084:	683b      	ldr	r3, [r7, #0]
 800a086:	885b      	ldrh	r3, [r3, #2]
 800a088:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800a08c:	b29a      	uxth	r2, r3
 800a08e:	89fb      	ldrh	r3, [r7, #14]
 800a090:	4313      	orrs	r3, r2
 800a092:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 800a094:	687a      	ldr	r2, [r7, #4]
 800a096:	f04f 0300 	mov.w	r3, #0
 800a09a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800a09e:	429a      	cmp	r2, r3
 800a0a0:	d006      	beq.n	800a0b0 <TIM_OC3Init+0x9c>
 800a0a2:	687a      	ldr	r2, [r7, #4]
 800a0a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a0a8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800a0ac:	429a      	cmp	r2, r3
 800a0ae:	d12f      	bne.n	800a110 <TIM_OC3Init+0xfc>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 800a0b0:	89fb      	ldrh	r3, [r7, #14]
 800a0b2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a0b6:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 800a0b8:	683b      	ldr	r3, [r7, #0]
 800a0ba:	89db      	ldrh	r3, [r3, #14]
 800a0bc:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800a0c0:	b29a      	uxth	r2, r3
 800a0c2:	89fb      	ldrh	r3, [r7, #14]
 800a0c4:	4313      	orrs	r3, r2
 800a0c6:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 800a0c8:	89fb      	ldrh	r3, [r7, #14]
 800a0ca:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a0ce:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 800a0d0:	683b      	ldr	r3, [r7, #0]
 800a0d2:	889b      	ldrh	r3, [r3, #4]
 800a0d4:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800a0d8:	b29a      	uxth	r2, r3
 800a0da:	89fb      	ldrh	r3, [r7, #14]
 800a0dc:	4313      	orrs	r3, r2
 800a0de:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 800a0e0:	89bb      	ldrh	r3, [r7, #12]
 800a0e2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a0e6:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 800a0e8:	89bb      	ldrh	r3, [r7, #12]
 800a0ea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a0ee:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 800a0f0:	683b      	ldr	r3, [r7, #0]
 800a0f2:	8a1b      	ldrh	r3, [r3, #16]
 800a0f4:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800a0f8:	b29a      	uxth	r2, r3
 800a0fa:	89bb      	ldrh	r3, [r7, #12]
 800a0fc:	4313      	orrs	r3, r2
 800a0fe:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 800a100:	683b      	ldr	r3, [r7, #0]
 800a102:	8a5b      	ldrh	r3, [r3, #18]
 800a104:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800a108:	b29a      	uxth	r2, r3
 800a10a:	89bb      	ldrh	r3, [r7, #12]
 800a10c:	4313      	orrs	r3, r2
 800a10e:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	89ba      	ldrh	r2, [r7, #12]
 800a114:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	897a      	ldrh	r2, [r7, #10]
 800a11a:	839a      	strh	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 800a11c:	683b      	ldr	r3, [r7, #0]
 800a11e:	689a      	ldr	r2, [r3, #8]
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	89fa      	ldrh	r2, [r7, #14]
 800a128:	841a      	strh	r2, [r3, #32]
}
 800a12a:	f107 0714 	add.w	r7, r7, #20
 800a12e:	46bd      	mov	sp, r7
 800a130:	bc80      	pop	{r7}
 800a132:	4770      	bx	lr

0800a134 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800a134:	b480      	push	{r7}
 800a136:	b085      	sub	sp, #20
 800a138:	af00      	add	r7, sp, #0
 800a13a:	6078      	str	r0, [r7, #4]
 800a13c:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 800a13e:	f04f 0300 	mov.w	r3, #0
 800a142:	81bb      	strh	r3, [r7, #12]
 800a144:	f04f 0300 	mov.w	r3, #0
 800a148:	817b      	strh	r3, [r7, #10]
 800a14a:	f04f 0300 	mov.w	r3, #0
 800a14e:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	8c1b      	ldrh	r3, [r3, #32]
 800a154:	b29b      	uxth	r3, r3
 800a156:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a15a:	b29a      	uxth	r2, r3
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	8c1b      	ldrh	r3, [r3, #32]
 800a164:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	889b      	ldrh	r3, [r3, #4]
 800a16a:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	8b9b      	ldrh	r3, [r3, #28]
 800a170:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 800a172:	89bb      	ldrh	r3, [r7, #12]
 800a174:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a178:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 800a17a:	89bb      	ldrh	r3, [r7, #12]
 800a17c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a180:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 800a182:	683b      	ldr	r3, [r7, #0]
 800a184:	881b      	ldrh	r3, [r3, #0]
 800a186:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800a18a:	b29a      	uxth	r2, r3
 800a18c:	89bb      	ldrh	r3, [r7, #12]
 800a18e:	4313      	orrs	r3, r2
 800a190:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 800a192:	897b      	ldrh	r3, [r7, #10]
 800a194:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a198:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 800a19a:	683b      	ldr	r3, [r7, #0]
 800a19c:	899b      	ldrh	r3, [r3, #12]
 800a19e:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800a1a2:	b29a      	uxth	r2, r3
 800a1a4:	897b      	ldrh	r3, [r7, #10]
 800a1a6:	4313      	orrs	r3, r2
 800a1a8:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 800a1aa:	683b      	ldr	r3, [r7, #0]
 800a1ac:	885b      	ldrh	r3, [r3, #2]
 800a1ae:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800a1b2:	b29a      	uxth	r2, r3
 800a1b4:	897b      	ldrh	r3, [r7, #10]
 800a1b6:	4313      	orrs	r3, r2
 800a1b8:	817b      	strh	r3, [r7, #10]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 800a1ba:	687a      	ldr	r2, [r7, #4]
 800a1bc:	f04f 0300 	mov.w	r3, #0
 800a1c0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800a1c4:	429a      	cmp	r2, r3
 800a1c6:	d006      	beq.n	800a1d6 <TIM_OC4Init+0xa2>
 800a1c8:	687a      	ldr	r2, [r7, #4]
 800a1ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a1ce:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800a1d2:	429a      	cmp	r2, r3
 800a1d4:	d10b      	bne.n	800a1ee <TIM_OC4Init+0xba>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 800a1d6:	89fb      	ldrh	r3, [r7, #14]
 800a1d8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a1dc:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 800a1de:	683b      	ldr	r3, [r7, #0]
 800a1e0:	8a1b      	ldrh	r3, [r3, #16]
 800a1e2:	ea4f 1383 	mov.w	r3, r3, lsl #6
 800a1e6:	b29a      	uxth	r2, r3
 800a1e8:	89fb      	ldrh	r3, [r7, #14]
 800a1ea:	4313      	orrs	r3, r2
 800a1ec:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	89fa      	ldrh	r2, [r7, #14]
 800a1f2:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	89ba      	ldrh	r2, [r7, #12]
 800a1f8:	839a      	strh	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 800a1fa:	683b      	ldr	r3, [r7, #0]
 800a1fc:	689a      	ldr	r2, [r3, #8]
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	897a      	ldrh	r2, [r7, #10]
 800a206:	841a      	strh	r2, [r3, #32]
}
 800a208:	f107 0714 	add.w	r7, r7, #20
 800a20c:	46bd      	mov	sp, r7
 800a20e:	bc80      	pop	{r7}
 800a210:	4770      	bx	lr
 800a212:	bf00      	nop

0800a214 <TIM_OCStructInit>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800a214:	b480      	push	{r7}
 800a216:	b083      	sub	sp, #12
 800a218:	af00      	add	r7, sp, #0
 800a21a:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	f04f 0200 	mov.w	r2, #0
 800a222:	801a      	strh	r2, [r3, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	f04f 0200 	mov.w	r2, #0
 800a22a:	805a      	strh	r2, [r3, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	f04f 0200 	mov.w	r2, #0
 800a232:	809a      	strh	r2, [r3, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x00000000;
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	f04f 0200 	mov.w	r2, #0
 800a23a:	609a      	str	r2, [r3, #8]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	f04f 0200 	mov.w	r2, #0
 800a242:	819a      	strh	r2, [r3, #12]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	f04f 0200 	mov.w	r2, #0
 800a24a:	81da      	strh	r2, [r3, #14]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	f04f 0200 	mov.w	r2, #0
 800a252:	821a      	strh	r2, [r3, #16]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	f04f 0200 	mov.w	r2, #0
 800a25a:	825a      	strh	r2, [r3, #18]
}
 800a25c:	f107 070c 	add.w	r7, r7, #12
 800a260:	46bd      	mov	sp, r7
 800a262:	bc80      	pop	{r7}
 800a264:	4770      	bx	lr
 800a266:	bf00      	nop

0800a268 <TIM_SelectOCxM>:
  *            @arg TIM_ForcedAction_Active
  *            @arg TIM_ForcedAction_InActive
  * @retval None
  */
void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
{
 800a268:	b480      	push	{r7}
 800a26a:	b085      	sub	sp, #20
 800a26c:	af00      	add	r7, sp, #0
 800a26e:	6078      	str	r0, [r7, #4]
 800a270:	4613      	mov	r3, r2
 800a272:	460a      	mov	r2, r1
 800a274:	807a      	strh	r2, [r7, #2]
 800a276:	803b      	strh	r3, [r7, #0]
  uint32_t tmp = 0;
 800a278:	f04f 0300 	mov.w	r3, #0
 800a27c:	60fb      	str	r3, [r7, #12]
  uint16_t tmp1 = 0;
 800a27e:	f04f 0300 	mov.w	r3, #0
 800a282:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));

  tmp = (uint32_t) TIMx;
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	60fb      	str	r3, [r7, #12]
  tmp += CCMR_OFFSET;
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	f103 0318 	add.w	r3, r3, #24
 800a28e:	60fb      	str	r3, [r7, #12]

  tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;
 800a290:	887b      	ldrh	r3, [r7, #2]
 800a292:	f04f 0201 	mov.w	r2, #1
 800a296:	fa02 f303 	lsl.w	r3, r2, r3
 800a29a:	817b      	strh	r3, [r7, #10]

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	8c1b      	ldrh	r3, [r3, #32]
 800a2a0:	b29a      	uxth	r2, r3
 800a2a2:	897b      	ldrh	r3, [r7, #10]
 800a2a4:	ea6f 0303 	mvn.w	r3, r3
 800a2a8:	b29b      	uxth	r3, r3
 800a2aa:	4013      	ands	r3, r2
 800a2ac:	b29a      	uxth	r2, r3
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	841a      	strh	r2, [r3, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 800a2b2:	887b      	ldrh	r3, [r7, #2]
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d002      	beq.n	800a2be <TIM_SelectOCxM+0x56>
 800a2b8:	887b      	ldrh	r3, [r7, #2]
 800a2ba:	2b08      	cmp	r3, #8
 800a2bc:	d114      	bne.n	800a2e8 <TIM_SelectOCxM+0x80>
  {
    tmp += (TIM_Channel>>1);
 800a2be:	887b      	ldrh	r3, [r7, #2]
 800a2c0:	ea4f 0353 	mov.w	r3, r3, lsr #1
 800a2c4:	b29b      	uxth	r3, r3
 800a2c6:	68fa      	ldr	r2, [r7, #12]
 800a2c8:	18d3      	adds	r3, r2, r3
 800a2ca:	60fb      	str	r3, [r7, #12]

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= CCMR_OC13M_MASK;
 800a2cc:	68fa      	ldr	r2, [r7, #12]
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	6819      	ldr	r1, [r3, #0]
 800a2d2:	f64f 738f 	movw	r3, #65423	; 0xff8f
 800a2d6:	400b      	ands	r3, r1
 800a2d8:	6013      	str	r3, [r2, #0]
   
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= TIM_OCMode;
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	68fa      	ldr	r2, [r7, #12]
 800a2de:	6811      	ldr	r1, [r2, #0]
 800a2e0:	883a      	ldrh	r2, [r7, #0]
 800a2e2:	430a      	orrs	r2, r1
 800a2e4:	601a      	str	r2, [r3, #0]
 800a2e6:	e019      	b.n	800a31c <TIM_SelectOCxM+0xb4>
  }
  else
  {
    tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;
 800a2e8:	887b      	ldrh	r3, [r7, #2]
 800a2ea:	f1a3 0304 	sub.w	r3, r3, #4
 800a2ee:	b29b      	uxth	r3, r3
 800a2f0:	ea4f 0353 	mov.w	r3, r3, lsr #1
 800a2f4:	b29b      	uxth	r3, r3
 800a2f6:	68fa      	ldr	r2, [r7, #12]
 800a2f8:	18d3      	adds	r3, r2, r3
 800a2fa:	60fb      	str	r3, [r7, #12]

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= CCMR_OC24M_MASK;
 800a2fc:	68fa      	ldr	r2, [r7, #12]
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	6819      	ldr	r1, [r3, #0]
 800a302:	f648 73ff 	movw	r3, #36863	; 0x8fff
 800a306:	400b      	ands	r3, r1
 800a308:	6013      	str	r3, [r2, #0]
    
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	68fa      	ldr	r2, [r7, #12]
 800a30e:	6811      	ldr	r1, [r2, #0]
 800a310:	883a      	ldrh	r2, [r7, #0]
 800a312:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800a316:	b292      	uxth	r2, r2
 800a318:	430a      	orrs	r2, r1
 800a31a:	601a      	str	r2, [r3, #0]
  }
}
 800a31c:	f107 0714 	add.w	r7, r7, #20
 800a320:	46bd      	mov	sp, r7
 800a322:	bc80      	pop	{r7}
 800a324:	4770      	bx	lr
 800a326:	bf00      	nop

0800a328 <TIM_SetCompare1>:
  * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
  * @param  Compare1: specifies the Capture Compare1 register new value.
  * @retval None
  */
void TIM_SetCompare1(TIM_TypeDef* TIMx, uint32_t Compare1)
{
 800a328:	b480      	push	{r7}
 800a32a:	b083      	sub	sp, #12
 800a32c:	af00      	add	r7, sp, #0
 800a32e:	6078      	str	r0, [r7, #4]
 800a330:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	683a      	ldr	r2, [r7, #0]
 800a336:	635a      	str	r2, [r3, #52]	; 0x34
}
 800a338:	f107 070c 	add.w	r7, r7, #12
 800a33c:	46bd      	mov	sp, r7
 800a33e:	bc80      	pop	{r7}
 800a340:	4770      	bx	lr
 800a342:	bf00      	nop

0800a344 <TIM_SetCompare2>:
  *         peripheral.
  * @param  Compare2: specifies the Capture Compare2 register new value.
  * @retval None
  */
void TIM_SetCompare2(TIM_TypeDef* TIMx, uint32_t Compare2)
{
 800a344:	b480      	push	{r7}
 800a346:	b083      	sub	sp, #12
 800a348:	af00      	add	r7, sp, #0
 800a34a:	6078      	str	r0, [r7, #4]
 800a34c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	683a      	ldr	r2, [r7, #0]
 800a352:	639a      	str	r2, [r3, #56]	; 0x38
}
 800a354:	f107 070c 	add.w	r7, r7, #12
 800a358:	46bd      	mov	sp, r7
 800a35a:	bc80      	pop	{r7}
 800a35c:	4770      	bx	lr
 800a35e:	bf00      	nop

0800a360 <TIM_SetCompare3>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare3: specifies the Capture Compare3 register new value.
  * @retval None
  */
void TIM_SetCompare3(TIM_TypeDef* TIMx, uint32_t Compare3)
{
 800a360:	b480      	push	{r7}
 800a362:	b083      	sub	sp, #12
 800a364:	af00      	add	r7, sp, #0
 800a366:	6078      	str	r0, [r7, #4]
 800a368:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	683a      	ldr	r2, [r7, #0]
 800a36e:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800a370:	f107 070c 	add.w	r7, r7, #12
 800a374:	46bd      	mov	sp, r7
 800a376:	bc80      	pop	{r7}
 800a378:	4770      	bx	lr
 800a37a:	bf00      	nop

0800a37c <TIM_SetCompare4>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare4: specifies the Capture Compare4 register new value.
  * @retval None
  */
void TIM_SetCompare4(TIM_TypeDef* TIMx, uint32_t Compare4)
{
 800a37c:	b480      	push	{r7}
 800a37e:	b083      	sub	sp, #12
 800a380:	af00      	add	r7, sp, #0
 800a382:	6078      	str	r0, [r7, #4]
 800a384:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	683a      	ldr	r2, [r7, #0]
 800a38a:	641a      	str	r2, [r3, #64]	; 0x40
}
 800a38c:	f107 070c 	add.w	r7, r7, #12
 800a390:	46bd      	mov	sp, r7
 800a392:	bc80      	pop	{r7}
 800a394:	4770      	bx	lr
 800a396:	bf00      	nop

0800a398 <TIM_ForcedOC1Config>:
  *            @arg TIM_ForcedAction_Active: Force active level on OC1REF
  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC1REF.
  * @retval None
  */
void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 800a398:	b480      	push	{r7}
 800a39a:	b085      	sub	sp, #20
 800a39c:	af00      	add	r7, sp, #0
 800a39e:	6078      	str	r0, [r7, #4]
 800a3a0:	460b      	mov	r3, r1
 800a3a2:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 800a3a4:	f04f 0300 	mov.w	r3, #0
 800a3a8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	8b1b      	ldrh	r3, [r3, #24]
 800a3ae:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1M Bits */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1M;
 800a3b0:	89fb      	ldrh	r3, [r7, #14]
 800a3b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a3b6:	81fb      	strh	r3, [r7, #14]

  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 800a3b8:	89fa      	ldrh	r2, [r7, #14]
 800a3ba:	887b      	ldrh	r3, [r7, #2]
 800a3bc:	4313      	orrs	r3, r2
 800a3be:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	89fa      	ldrh	r2, [r7, #14]
 800a3c4:	831a      	strh	r2, [r3, #24]
}
 800a3c6:	f107 0714 	add.w	r7, r7, #20
 800a3ca:	46bd      	mov	sp, r7
 800a3cc:	bc80      	pop	{r7}
 800a3ce:	4770      	bx	lr

0800a3d0 <TIM_ForcedOC2Config>:
  *            @arg TIM_ForcedAction_Active: Force active level on OC2REF
  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC2REF.
  * @retval None
  */
void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 800a3d0:	b480      	push	{r7}
 800a3d2:	b085      	sub	sp, #20
 800a3d4:	af00      	add	r7, sp, #0
 800a3d6:	6078      	str	r0, [r7, #4]
 800a3d8:	460b      	mov	r3, r1
 800a3da:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 800a3dc:	f04f 0300 	mov.w	r3, #0
 800a3e0:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	8b1b      	ldrh	r3, [r3, #24]
 800a3e6:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2M Bits */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2M;
 800a3e8:	89fb      	ldrh	r3, [r7, #14]
 800a3ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a3ee:	81fb      	strh	r3, [r7, #14]

  /* Configure The Forced output Mode */
  tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
 800a3f0:	887b      	ldrh	r3, [r7, #2]
 800a3f2:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800a3f6:	b29a      	uxth	r2, r3
 800a3f8:	89fb      	ldrh	r3, [r7, #14]
 800a3fa:	4313      	orrs	r3, r2
 800a3fc:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	89fa      	ldrh	r2, [r7, #14]
 800a402:	831a      	strh	r2, [r3, #24]
}
 800a404:	f107 0714 	add.w	r7, r7, #20
 800a408:	46bd      	mov	sp, r7
 800a40a:	bc80      	pop	{r7}
 800a40c:	4770      	bx	lr
 800a40e:	bf00      	nop

0800a410 <TIM_ForcedOC3Config>:
  *            @arg TIM_ForcedAction_Active: Force active level on OC3REF
  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC3REF.
  * @retval None
  */
void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 800a410:	b480      	push	{r7}
 800a412:	b085      	sub	sp, #20
 800a414:	af00      	add	r7, sp, #0
 800a416:	6078      	str	r0, [r7, #4]
 800a418:	460b      	mov	r3, r1
 800a41a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 800a41c:	f04f 0300 	mov.w	r3, #0
 800a420:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr2 = TIMx->CCMR2;
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	8b9b      	ldrh	r3, [r3, #28]
 800a426:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1M Bits */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3M;
 800a428:	89fb      	ldrh	r3, [r7, #14]
 800a42a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a42e:	81fb      	strh	r3, [r7, #14]

  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 800a430:	89fa      	ldrh	r2, [r7, #14]
 800a432:	887b      	ldrh	r3, [r7, #2]
 800a434:	4313      	orrs	r3, r2
 800a436:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	89fa      	ldrh	r2, [r7, #14]
 800a43c:	839a      	strh	r2, [r3, #28]
}
 800a43e:	f107 0714 	add.w	r7, r7, #20
 800a442:	46bd      	mov	sp, r7
 800a444:	bc80      	pop	{r7}
 800a446:	4770      	bx	lr

0800a448 <TIM_ForcedOC4Config>:
  *            @arg TIM_ForcedAction_Active: Force active level on OC4REF
  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC4REF.
  * @retval None
  */
void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 800a448:	b480      	push	{r7}
 800a44a:	b085      	sub	sp, #20
 800a44c:	af00      	add	r7, sp, #0
 800a44e:	6078      	str	r0, [r7, #4]
 800a450:	460b      	mov	r3, r1
 800a452:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 800a454:	f04f 0300 	mov.w	r3, #0
 800a458:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	8b9b      	ldrh	r3, [r3, #28]
 800a45e:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2M Bits */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4M;
 800a460:	89fb      	ldrh	r3, [r7, #14]
 800a462:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a466:	81fb      	strh	r3, [r7, #14]

  /* Configure The Forced output Mode */
  tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
 800a468:	887b      	ldrh	r3, [r7, #2]
 800a46a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800a46e:	b29a      	uxth	r2, r3
 800a470:	89fb      	ldrh	r3, [r7, #14]
 800a472:	4313      	orrs	r3, r2
 800a474:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	89fa      	ldrh	r2, [r7, #14]
 800a47a:	839a      	strh	r2, [r3, #28]
}
 800a47c:	f107 0714 	add.w	r7, r7, #20
 800a480:	46bd      	mov	sp, r7
 800a482:	bc80      	pop	{r7}
 800a484:	4770      	bx	lr
 800a486:	bf00      	nop

0800a488 <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 800a488:	b480      	push	{r7}
 800a48a:	b085      	sub	sp, #20
 800a48c:	af00      	add	r7, sp, #0
 800a48e:	6078      	str	r0, [r7, #4]
 800a490:	460b      	mov	r3, r1
 800a492:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 800a494:	f04f 0300 	mov.w	r3, #0
 800a498:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	8b1b      	ldrh	r3, [r3, #24]
 800a49e:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 800a4a0:	89fb      	ldrh	r3, [r7, #14]
 800a4a2:	f023 0308 	bic.w	r3, r3, #8
 800a4a6:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 800a4a8:	89fa      	ldrh	r2, [r7, #14]
 800a4aa:	887b      	ldrh	r3, [r7, #2]
 800a4ac:	4313      	orrs	r3, r2
 800a4ae:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	89fa      	ldrh	r2, [r7, #14]
 800a4b4:	831a      	strh	r2, [r3, #24]
}
 800a4b6:	f107 0714 	add.w	r7, r7, #20
 800a4ba:	46bd      	mov	sp, r7
 800a4bc:	bc80      	pop	{r7}
 800a4be:	4770      	bx	lr

0800a4c0 <TIM_OC2PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 800a4c0:	b480      	push	{r7}
 800a4c2:	b085      	sub	sp, #20
 800a4c4:	af00      	add	r7, sp, #0
 800a4c6:	6078      	str	r0, [r7, #4]
 800a4c8:	460b      	mov	r3, r1
 800a4ca:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 800a4cc:	f04f 0300 	mov.w	r3, #0
 800a4d0:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	8b1b      	ldrh	r3, [r3, #24]
 800a4d6:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
 800a4d8:	89fb      	ldrh	r3, [r7, #14]
 800a4da:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a4de:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 800a4e0:	887b      	ldrh	r3, [r7, #2]
 800a4e2:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800a4e6:	b29a      	uxth	r2, r3
 800a4e8:	89fb      	ldrh	r3, [r7, #14]
 800a4ea:	4313      	orrs	r3, r2
 800a4ec:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	89fa      	ldrh	r2, [r7, #14]
 800a4f2:	831a      	strh	r2, [r3, #24]
}
 800a4f4:	f107 0714 	add.w	r7, r7, #20
 800a4f8:	46bd      	mov	sp, r7
 800a4fa:	bc80      	pop	{r7}
 800a4fc:	4770      	bx	lr
 800a4fe:	bf00      	nop

0800a500 <TIM_OC3PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 800a500:	b480      	push	{r7}
 800a502:	b085      	sub	sp, #20
 800a504:	af00      	add	r7, sp, #0
 800a506:	6078      	str	r0, [r7, #4]
 800a508:	460b      	mov	r3, r1
 800a50a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 800a50c:	f04f 0300 	mov.w	r3, #0
 800a510:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	8b9b      	ldrh	r3, [r3, #28]
 800a516:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 800a518:	89fb      	ldrh	r3, [r7, #14]
 800a51a:	f023 0308 	bic.w	r3, r3, #8
 800a51e:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 800a520:	89fa      	ldrh	r2, [r7, #14]
 800a522:	887b      	ldrh	r3, [r7, #2]
 800a524:	4313      	orrs	r3, r2
 800a526:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	89fa      	ldrh	r2, [r7, #14]
 800a52c:	839a      	strh	r2, [r3, #28]
}
 800a52e:	f107 0714 	add.w	r7, r7, #20
 800a532:	46bd      	mov	sp, r7
 800a534:	bc80      	pop	{r7}
 800a536:	4770      	bx	lr

0800a538 <TIM_OC4PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 800a538:	b480      	push	{r7}
 800a53a:	b085      	sub	sp, #20
 800a53c:	af00      	add	r7, sp, #0
 800a53e:	6078      	str	r0, [r7, #4]
 800a540:	460b      	mov	r3, r1
 800a542:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 800a544:	f04f 0300 	mov.w	r3, #0
 800a548:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	8b9b      	ldrh	r3, [r3, #28]
 800a54e:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 800a550:	89fb      	ldrh	r3, [r7, #14]
 800a552:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a556:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 800a558:	887b      	ldrh	r3, [r7, #2]
 800a55a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800a55e:	b29a      	uxth	r2, r3
 800a560:	89fb      	ldrh	r3, [r7, #14]
 800a562:	4313      	orrs	r3, r2
 800a564:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	89fa      	ldrh	r2, [r7, #14]
 800a56a:	839a      	strh	r2, [r3, #28]
}
 800a56c:	f107 0714 	add.w	r7, r7, #20
 800a570:	46bd      	mov	sp, r7
 800a572:	bc80      	pop	{r7}
 800a574:	4770      	bx	lr
 800a576:	bf00      	nop

0800a578 <TIM_OC1FastConfig>:
  *            @arg TIM_OCFast_Enable: TIM output compare fast enable
  *            @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 800a578:	b480      	push	{r7}
 800a57a:	b085      	sub	sp, #20
 800a57c:	af00      	add	r7, sp, #0
 800a57e:	6078      	str	r0, [r7, #4]
 800a580:	460b      	mov	r3, r1
 800a582:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 800a584:	f04f 0300 	mov.w	r3, #0
 800a588:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	8b1b      	ldrh	r3, [r3, #24]
 800a58e:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1FE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1FE;
 800a590:	89fb      	ldrh	r3, [r7, #14]
 800a592:	f023 0304 	bic.w	r3, r3, #4
 800a596:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 800a598:	89fa      	ldrh	r2, [r7, #14]
 800a59a:	887b      	ldrh	r3, [r7, #2]
 800a59c:	4313      	orrs	r3, r2
 800a59e:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	89fa      	ldrh	r2, [r7, #14]
 800a5a4:	831a      	strh	r2, [r3, #24]
}
 800a5a6:	f107 0714 	add.w	r7, r7, #20
 800a5aa:	46bd      	mov	sp, r7
 800a5ac:	bc80      	pop	{r7}
 800a5ae:	4770      	bx	lr

0800a5b0 <TIM_OC2FastConfig>:
  *            @arg TIM_OCFast_Enable: TIM output compare fast enable
  *            @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 800a5b0:	b480      	push	{r7}
 800a5b2:	b085      	sub	sp, #20
 800a5b4:	af00      	add	r7, sp, #0
 800a5b6:	6078      	str	r0, [r7, #4]
 800a5b8:	460b      	mov	r3, r1
 800a5ba:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 800a5bc:	f04f 0300 	mov.w	r3, #0
 800a5c0:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	8b1b      	ldrh	r3, [r3, #24]
 800a5c6:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2FE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2FE);
 800a5c8:	89fb      	ldrh	r3, [r7, #14]
 800a5ca:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a5ce:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
 800a5d0:	887b      	ldrh	r3, [r7, #2]
 800a5d2:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800a5d6:	b29a      	uxth	r2, r3
 800a5d8:	89fb      	ldrh	r3, [r7, #14]
 800a5da:	4313      	orrs	r3, r2
 800a5dc:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	89fa      	ldrh	r2, [r7, #14]
 800a5e2:	831a      	strh	r2, [r3, #24]
}
 800a5e4:	f107 0714 	add.w	r7, r7, #20
 800a5e8:	46bd      	mov	sp, r7
 800a5ea:	bc80      	pop	{r7}
 800a5ec:	4770      	bx	lr
 800a5ee:	bf00      	nop

0800a5f0 <TIM_OC3FastConfig>:
  *            @arg TIM_OCFast_Enable: TIM output compare fast enable
  *            @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 800a5f0:	b480      	push	{r7}
 800a5f2:	b085      	sub	sp, #20
 800a5f4:	af00      	add	r7, sp, #0
 800a5f6:	6078      	str	r0, [r7, #4]
 800a5f8:	460b      	mov	r3, r1
 800a5fa:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 800a5fc:	f04f 0300 	mov.w	r3, #0
 800a600:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	8b9b      	ldrh	r3, [r3, #28]
 800a606:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3FE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3FE;
 800a608:	89fb      	ldrh	r3, [r7, #14]
 800a60a:	f023 0304 	bic.w	r3, r3, #4
 800a60e:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 800a610:	89fa      	ldrh	r2, [r7, #14]
 800a612:	887b      	ldrh	r3, [r7, #2]
 800a614:	4313      	orrs	r3, r2
 800a616:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	89fa      	ldrh	r2, [r7, #14]
 800a61c:	839a      	strh	r2, [r3, #28]
}
 800a61e:	f107 0714 	add.w	r7, r7, #20
 800a622:	46bd      	mov	sp, r7
 800a624:	bc80      	pop	{r7}
 800a626:	4770      	bx	lr

0800a628 <TIM_OC4FastConfig>:
  *            @arg TIM_OCFast_Enable: TIM output compare fast enable
  *            @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 800a628:	b480      	push	{r7}
 800a62a:	b085      	sub	sp, #20
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	6078      	str	r0, [r7, #4]
 800a630:	460b      	mov	r3, r1
 800a632:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 800a634:	f04f 0300 	mov.w	r3, #0
 800a638:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	8b9b      	ldrh	r3, [r3, #28]
 800a63e:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4FE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4FE);
 800a640:	89fb      	ldrh	r3, [r7, #14]
 800a642:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a646:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
 800a648:	887b      	ldrh	r3, [r7, #2]
 800a64a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800a64e:	b29a      	uxth	r2, r3
 800a650:	89fb      	ldrh	r3, [r7, #14]
 800a652:	4313      	orrs	r3, r2
 800a654:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	89fa      	ldrh	r2, [r7, #14]
 800a65a:	839a      	strh	r2, [r3, #28]
}
 800a65c:	f107 0714 	add.w	r7, r7, #20
 800a660:	46bd      	mov	sp, r7
 800a662:	bc80      	pop	{r7}
 800a664:	4770      	bx	lr
 800a666:	bf00      	nop

0800a668 <TIM_ClearOC1Ref>:
  *            @arg TIM_OCClear_Enable: TIM Output clear enable
  *            @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 800a668:	b480      	push	{r7}
 800a66a:	b085      	sub	sp, #20
 800a66c:	af00      	add	r7, sp, #0
 800a66e:	6078      	str	r0, [r7, #4]
 800a670:	460b      	mov	r3, r1
 800a672:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 800a674:	f04f 0300 	mov.w	r3, #0
 800a678:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	8b1b      	ldrh	r3, [r3, #24]
 800a67e:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1CE;
 800a680:	89fb      	ldrh	r3, [r7, #14]
 800a682:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a686:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 800a688:	89fa      	ldrh	r2, [r7, #14]
 800a68a:	887b      	ldrh	r3, [r7, #2]
 800a68c:	4313      	orrs	r3, r2
 800a68e:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	89fa      	ldrh	r2, [r7, #14]
 800a694:	831a      	strh	r2, [r3, #24]
}
 800a696:	f107 0714 	add.w	r7, r7, #20
 800a69a:	46bd      	mov	sp, r7
 800a69c:	bc80      	pop	{r7}
 800a69e:	4770      	bx	lr

0800a6a0 <TIM_ClearOC2Ref>:
  *            @arg TIM_OCClear_Enable: TIM Output clear enable
  *            @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 800a6a0:	b480      	push	{r7}
 800a6a2:	b085      	sub	sp, #20
 800a6a4:	af00      	add	r7, sp, #0
 800a6a6:	6078      	str	r0, [r7, #4]
 800a6a8:	460b      	mov	r3, r1
 800a6aa:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 800a6ac:	f04f 0300 	mov.w	r3, #0
 800a6b0:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	8b1b      	ldrh	r3, [r3, #24]
 800a6b6:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2CE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2CE;
 800a6b8:	89fb      	ldrh	r3, [r7, #14]
 800a6ba:	ea4f 4343 	mov.w	r3, r3, lsl #17
 800a6be:	ea4f 4353 	mov.w	r3, r3, lsr #17
 800a6c2:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
 800a6c4:	887b      	ldrh	r3, [r7, #2]
 800a6c6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800a6ca:	b29a      	uxth	r2, r3
 800a6cc:	89fb      	ldrh	r3, [r7, #14]
 800a6ce:	4313      	orrs	r3, r2
 800a6d0:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	89fa      	ldrh	r2, [r7, #14]
 800a6d6:	831a      	strh	r2, [r3, #24]
}
 800a6d8:	f107 0714 	add.w	r7, r7, #20
 800a6dc:	46bd      	mov	sp, r7
 800a6de:	bc80      	pop	{r7}
 800a6e0:	4770      	bx	lr
 800a6e2:	bf00      	nop

0800a6e4 <TIM_ClearOC3Ref>:
  *            @arg TIM_OCClear_Enable: TIM Output clear enable
  *            @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 800a6e4:	b480      	push	{r7}
 800a6e6:	b085      	sub	sp, #20
 800a6e8:	af00      	add	r7, sp, #0
 800a6ea:	6078      	str	r0, [r7, #4]
 800a6ec:	460b      	mov	r3, r1
 800a6ee:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 800a6f0:	f04f 0300 	mov.w	r3, #0
 800a6f4:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	8b9b      	ldrh	r3, [r3, #28]
 800a6fa:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3CE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3CE;
 800a6fc:	89fb      	ldrh	r3, [r7, #14]
 800a6fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a702:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 800a704:	89fa      	ldrh	r2, [r7, #14]
 800a706:	887b      	ldrh	r3, [r7, #2]
 800a708:	4313      	orrs	r3, r2
 800a70a:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	89fa      	ldrh	r2, [r7, #14]
 800a710:	839a      	strh	r2, [r3, #28]
}
 800a712:	f107 0714 	add.w	r7, r7, #20
 800a716:	46bd      	mov	sp, r7
 800a718:	bc80      	pop	{r7}
 800a71a:	4770      	bx	lr

0800a71c <TIM_ClearOC4Ref>:
  *            @arg TIM_OCClear_Enable: TIM Output clear enable
  *            @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 800a71c:	b480      	push	{r7}
 800a71e:	b085      	sub	sp, #20
 800a720:	af00      	add	r7, sp, #0
 800a722:	6078      	str	r0, [r7, #4]
 800a724:	460b      	mov	r3, r1
 800a726:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 800a728:	f04f 0300 	mov.w	r3, #0
 800a72c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	8b9b      	ldrh	r3, [r3, #28]
 800a732:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4CE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4CE;
 800a734:	89fb      	ldrh	r3, [r7, #14]
 800a736:	ea4f 4343 	mov.w	r3, r3, lsl #17
 800a73a:	ea4f 4353 	mov.w	r3, r3, lsr #17
 800a73e:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
 800a740:	887b      	ldrh	r3, [r7, #2]
 800a742:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800a746:	b29a      	uxth	r2, r3
 800a748:	89fb      	ldrh	r3, [r7, #14]
 800a74a:	4313      	orrs	r3, r2
 800a74c:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	89fa      	ldrh	r2, [r7, #14]
 800a752:	839a      	strh	r2, [r3, #28]
}
 800a754:	f107 0714 	add.w	r7, r7, #20
 800a758:	46bd      	mov	sp, r7
 800a75a:	bc80      	pop	{r7}
 800a75c:	4770      	bx	lr
 800a75e:	bf00      	nop

0800a760 <TIM_OC1PolarityConfig>:
  *            @arg TIM_OCPolarity_High: Output Compare active high
  *            @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 800a760:	b480      	push	{r7}
 800a762:	b085      	sub	sp, #20
 800a764:	af00      	add	r7, sp, #0
 800a766:	6078      	str	r0, [r7, #4]
 800a768:	460b      	mov	r3, r1
 800a76a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 800a76c:	f04f 0300 	mov.w	r3, #0
 800a770:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	8c1b      	ldrh	r3, [r3, #32]
 800a776:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC1P Bit */
  tmpccer &= (uint16_t)(~TIM_CCER_CC1P);
 800a778:	89fb      	ldrh	r3, [r7, #14]
 800a77a:	f023 0302 	bic.w	r3, r3, #2
 800a77e:	81fb      	strh	r3, [r7, #14]
  tmpccer |= TIM_OCPolarity;
 800a780:	89fa      	ldrh	r2, [r7, #14]
 800a782:	887b      	ldrh	r3, [r7, #2]
 800a784:	4313      	orrs	r3, r2
 800a786:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	89fa      	ldrh	r2, [r7, #14]
 800a78c:	841a      	strh	r2, [r3, #32]
}
 800a78e:	f107 0714 	add.w	r7, r7, #20
 800a792:	46bd      	mov	sp, r7
 800a794:	bc80      	pop	{r7}
 800a796:	4770      	bx	lr

0800a798 <TIM_OC1NPolarityConfig>:
  *            @arg TIM_OCNPolarity_High: Output Compare active high
  *            @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
 800a798:	b480      	push	{r7}
 800a79a:	b085      	sub	sp, #20
 800a79c:	af00      	add	r7, sp, #0
 800a79e:	6078      	str	r0, [r7, #4]
 800a7a0:	460b      	mov	r3, r1
 800a7a2:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 800a7a4:	f04f 0300 	mov.w	r3, #0
 800a7a8:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	8c1b      	ldrh	r3, [r3, #32]
 800a7ae:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC1NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 800a7b0:	89fb      	ldrh	r3, [r7, #14]
 800a7b2:	f023 0308 	bic.w	r3, r3, #8
 800a7b6:	81fb      	strh	r3, [r7, #14]
  tmpccer |= TIM_OCNPolarity;
 800a7b8:	89fa      	ldrh	r2, [r7, #14]
 800a7ba:	887b      	ldrh	r3, [r7, #2]
 800a7bc:	4313      	orrs	r3, r2
 800a7be:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	89fa      	ldrh	r2, [r7, #14]
 800a7c4:	841a      	strh	r2, [r3, #32]
}
 800a7c6:	f107 0714 	add.w	r7, r7, #20
 800a7ca:	46bd      	mov	sp, r7
 800a7cc:	bc80      	pop	{r7}
 800a7ce:	4770      	bx	lr

0800a7d0 <TIM_OC2PolarityConfig>:
  *            @arg TIM_OCPolarity_High: Output Compare active high
  *            @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 800a7d0:	b480      	push	{r7}
 800a7d2:	b085      	sub	sp, #20
 800a7d4:	af00      	add	r7, sp, #0
 800a7d6:	6078      	str	r0, [r7, #4]
 800a7d8:	460b      	mov	r3, r1
 800a7da:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 800a7dc:	f04f 0300 	mov.w	r3, #0
 800a7e0:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	8c1b      	ldrh	r3, [r3, #32]
 800a7e6:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC2P Bit */
  tmpccer &= (uint16_t)(~TIM_CCER_CC2P);
 800a7e8:	89fb      	ldrh	r3, [r7, #14]
 800a7ea:	f023 0320 	bic.w	r3, r3, #32
 800a7ee:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 800a7f0:	887b      	ldrh	r3, [r7, #2]
 800a7f2:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800a7f6:	b29a      	uxth	r2, r3
 800a7f8:	89fb      	ldrh	r3, [r7, #14]
 800a7fa:	4313      	orrs	r3, r2
 800a7fc:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	89fa      	ldrh	r2, [r7, #14]
 800a802:	841a      	strh	r2, [r3, #32]
}
 800a804:	f107 0714 	add.w	r7, r7, #20
 800a808:	46bd      	mov	sp, r7
 800a80a:	bc80      	pop	{r7}
 800a80c:	4770      	bx	lr
 800a80e:	bf00      	nop

0800a810 <TIM_OC2NPolarityConfig>:
  *            @arg TIM_OCNPolarity_High: Output Compare active high
  *            @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
 800a810:	b480      	push	{r7}
 800a812:	b085      	sub	sp, #20
 800a814:	af00      	add	r7, sp, #0
 800a816:	6078      	str	r0, [r7, #4]
 800a818:	460b      	mov	r3, r1
 800a81a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 800a81c:	f04f 0300 	mov.w	r3, #0
 800a820:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	8c1b      	ldrh	r3, [r3, #32]
 800a826:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC2NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 800a828:	89fb      	ldrh	r3, [r7, #14]
 800a82a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a82e:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 800a830:	887b      	ldrh	r3, [r7, #2]
 800a832:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800a836:	b29a      	uxth	r2, r3
 800a838:	89fb      	ldrh	r3, [r7, #14]
 800a83a:	4313      	orrs	r3, r2
 800a83c:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	89fa      	ldrh	r2, [r7, #14]
 800a842:	841a      	strh	r2, [r3, #32]
}
 800a844:	f107 0714 	add.w	r7, r7, #20
 800a848:	46bd      	mov	sp, r7
 800a84a:	bc80      	pop	{r7}
 800a84c:	4770      	bx	lr
 800a84e:	bf00      	nop

0800a850 <TIM_OC3PolarityConfig>:
  *            @arg TIM_OCPolarity_High: Output Compare active high
  *            @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 800a850:	b480      	push	{r7}
 800a852:	b085      	sub	sp, #20
 800a854:	af00      	add	r7, sp, #0
 800a856:	6078      	str	r0, [r7, #4]
 800a858:	460b      	mov	r3, r1
 800a85a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 800a85c:	f04f 0300 	mov.w	r3, #0
 800a860:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	8c1b      	ldrh	r3, [r3, #32]
 800a866:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC3P Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 800a868:	89fb      	ldrh	r3, [r7, #14]
 800a86a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a86e:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 800a870:	887b      	ldrh	r3, [r7, #2]
 800a872:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800a876:	b29a      	uxth	r2, r3
 800a878:	89fb      	ldrh	r3, [r7, #14]
 800a87a:	4313      	orrs	r3, r2
 800a87c:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	89fa      	ldrh	r2, [r7, #14]
 800a882:	841a      	strh	r2, [r3, #32]
}
 800a884:	f107 0714 	add.w	r7, r7, #20
 800a888:	46bd      	mov	sp, r7
 800a88a:	bc80      	pop	{r7}
 800a88c:	4770      	bx	lr
 800a88e:	bf00      	nop

0800a890 <TIM_OC3NPolarityConfig>:
  *            @arg TIM_OCNPolarity_High: Output Compare active high
  *            @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
 800a890:	b480      	push	{r7}
 800a892:	b085      	sub	sp, #20
 800a894:	af00      	add	r7, sp, #0
 800a896:	6078      	str	r0, [r7, #4]
 800a898:	460b      	mov	r3, r1
 800a89a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 800a89c:	f04f 0300 	mov.w	r3, #0
 800a8a0:	81fb      	strh	r3, [r7, #14]
 
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	8c1b      	ldrh	r3, [r3, #32]
 800a8a6:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC3NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 800a8a8:	89fb      	ldrh	r3, [r7, #14]
 800a8aa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a8ae:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 800a8b0:	887b      	ldrh	r3, [r7, #2]
 800a8b2:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800a8b6:	b29a      	uxth	r2, r3
 800a8b8:	89fb      	ldrh	r3, [r7, #14]
 800a8ba:	4313      	orrs	r3, r2
 800a8bc:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	89fa      	ldrh	r2, [r7, #14]
 800a8c2:	841a      	strh	r2, [r3, #32]
}
 800a8c4:	f107 0714 	add.w	r7, r7, #20
 800a8c8:	46bd      	mov	sp, r7
 800a8ca:	bc80      	pop	{r7}
 800a8cc:	4770      	bx	lr
 800a8ce:	bf00      	nop

0800a8d0 <TIM_OC4PolarityConfig>:
  *            @arg TIM_OCPolarity_High: Output Compare active high
  *            @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 800a8d0:	b480      	push	{r7}
 800a8d2:	b085      	sub	sp, #20
 800a8d4:	af00      	add	r7, sp, #0
 800a8d6:	6078      	str	r0, [r7, #4]
 800a8d8:	460b      	mov	r3, r1
 800a8da:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 800a8dc:	f04f 0300 	mov.w	r3, #0
 800a8e0:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	8c1b      	ldrh	r3, [r3, #32]
 800a8e6:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC4P Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 800a8e8:	89fb      	ldrh	r3, [r7, #14]
 800a8ea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a8ee:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 800a8f0:	887b      	ldrh	r3, [r7, #2]
 800a8f2:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800a8f6:	b29a      	uxth	r2, r3
 800a8f8:	89fb      	ldrh	r3, [r7, #14]
 800a8fa:	4313      	orrs	r3, r2
 800a8fc:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	89fa      	ldrh	r2, [r7, #14]
 800a902:	841a      	strh	r2, [r3, #32]
}
 800a904:	f107 0714 	add.w	r7, r7, #20
 800a908:	46bd      	mov	sp, r7
 800a90a:	bc80      	pop	{r7}
 800a90c:	4770      	bx	lr
 800a90e:	bf00      	nop

0800a910 <TIM_CCxCmd>:
  * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
{
 800a910:	b480      	push	{r7}
 800a912:	b085      	sub	sp, #20
 800a914:	af00      	add	r7, sp, #0
 800a916:	6078      	str	r0, [r7, #4]
 800a918:	4613      	mov	r3, r2
 800a91a:	460a      	mov	r2, r1
 800a91c:	807a      	strh	r2, [r7, #2]
 800a91e:	803b      	strh	r3, [r7, #0]
  uint16_t tmp = 0;
 800a920:	f04f 0300 	mov.w	r3, #0
 800a924:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_SET << TIM_Channel;
 800a926:	887b      	ldrh	r3, [r7, #2]
 800a928:	f04f 0201 	mov.w	r2, #1
 800a92c:	fa02 f303 	lsl.w	r3, r2, r3
 800a930:	81fb      	strh	r3, [r7, #14]

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	8c1b      	ldrh	r3, [r3, #32]
 800a936:	b29a      	uxth	r2, r3
 800a938:	89fb      	ldrh	r3, [r7, #14]
 800a93a:	ea6f 0303 	mvn.w	r3, r3
 800a93e:	b29b      	uxth	r3, r3
 800a940:	4013      	ands	r3, r2
 800a942:	b29a      	uxth	r2, r3
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	841a      	strh	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	8c1b      	ldrh	r3, [r3, #32]
 800a94c:	b29a      	uxth	r2, r3
 800a94e:	8839      	ldrh	r1, [r7, #0]
 800a950:	887b      	ldrh	r3, [r7, #2]
 800a952:	fa01 f303 	lsl.w	r3, r1, r3
 800a956:	b29b      	uxth	r3, r3
 800a958:	4313      	orrs	r3, r2
 800a95a:	b29a      	uxth	r2, r3
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	841a      	strh	r2, [r3, #32]
}
 800a960:	f107 0714 	add.w	r7, r7, #20
 800a964:	46bd      	mov	sp, r7
 800a966:	bc80      	pop	{r7}
 800a968:	4770      	bx	lr
 800a96a:	bf00      	nop

0800a96c <TIM_CCxNCmd>:
  * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
  * @retval None
  */
void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
{
 800a96c:	b480      	push	{r7}
 800a96e:	b085      	sub	sp, #20
 800a970:	af00      	add	r7, sp, #0
 800a972:	6078      	str	r0, [r7, #4]
 800a974:	4613      	mov	r3, r2
 800a976:	460a      	mov	r2, r1
 800a978:	807a      	strh	r2, [r7, #2]
 800a97a:	803b      	strh	r3, [r7, #0]
  uint16_t tmp = 0;
 800a97c:	f04f 0300 	mov.w	r3, #0
 800a980:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  tmp = CCER_CCNE_SET << TIM_Channel;
 800a982:	887b      	ldrh	r3, [r7, #2]
 800a984:	f04f 0204 	mov.w	r2, #4
 800a988:	fa02 f303 	lsl.w	r3, r2, r3
 800a98c:	81fb      	strh	r3, [r7, #14]

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t) ~tmp;
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	8c1b      	ldrh	r3, [r3, #32]
 800a992:	b29a      	uxth	r2, r3
 800a994:	89fb      	ldrh	r3, [r7, #14]
 800a996:	ea6f 0303 	mvn.w	r3, r3
 800a99a:	b29b      	uxth	r3, r3
 800a99c:	4013      	ands	r3, r2
 800a99e:	b29a      	uxth	r2, r3
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	841a      	strh	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	8c1b      	ldrh	r3, [r3, #32]
 800a9a8:	b29a      	uxth	r2, r3
 800a9aa:	8839      	ldrh	r1, [r7, #0]
 800a9ac:	887b      	ldrh	r3, [r7, #2]
 800a9ae:	fa01 f303 	lsl.w	r3, r1, r3
 800a9b2:	b29b      	uxth	r3, r3
 800a9b4:	4313      	orrs	r3, r2
 800a9b6:	b29a      	uxth	r2, r3
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	841a      	strh	r2, [r3, #32]
}
 800a9bc:	f107 0714 	add.w	r7, r7, #20
 800a9c0:	46bd      	mov	sp, r7
 800a9c2:	bc80      	pop	{r7}
 800a9c4:	4770      	bx	lr
 800a9c6:	bf00      	nop

0800a9c8 <TIM_ICInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 800a9c8:	b580      	push	{r7, lr}
 800a9ca:	b082      	sub	sp, #8
 800a9cc:	af00      	add	r7, sp, #0
 800a9ce:	6078      	str	r0, [r7, #4]
 800a9d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 800a9d2:	683b      	ldr	r3, [r7, #0]
 800a9d4:	881b      	ldrh	r3, [r3, #0]
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d10f      	bne.n	800a9fa <TIM_ICInit+0x32>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 800a9da:	683b      	ldr	r3, [r7, #0]
 800a9dc:	8859      	ldrh	r1, [r3, #2]
               TIM_ICInitStruct->TIM_ICSelection,
 800a9de:	683b      	ldr	r3, [r7, #0]
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 800a9e0:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
 800a9e2:	683b      	ldr	r3, [r7, #0]
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 800a9e4:	891b      	ldrh	r3, [r3, #8]
 800a9e6:	6878      	ldr	r0, [r7, #4]
 800a9e8:	f000 fcc4 	bl	800b374 <TI1_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800a9ec:	683b      	ldr	r3, [r7, #0]
 800a9ee:	88db      	ldrh	r3, [r3, #6]
 800a9f0:	6878      	ldr	r0, [r7, #4]
 800a9f2:	4619      	mov	r1, r3
 800a9f4:	f000 f8ec 	bl	800abd0 <TIM_SetIC1Prescaler>
 800a9f8:	e036      	b.n	800aa68 <TIM_ICInit+0xa0>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 800a9fa:	683b      	ldr	r3, [r7, #0]
 800a9fc:	881b      	ldrh	r3, [r3, #0]
 800a9fe:	2b04      	cmp	r3, #4
 800aa00:	d10f      	bne.n	800aa22 <TIM_ICInit+0x5a>
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 800aa02:	683b      	ldr	r3, [r7, #0]
 800aa04:	8859      	ldrh	r1, [r3, #2]
               TIM_ICInitStruct->TIM_ICSelection,
 800aa06:	683b      	ldr	r3, [r7, #0]
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 800aa08:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
 800aa0a:	683b      	ldr	r3, [r7, #0]
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 800aa0c:	891b      	ldrh	r3, [r3, #8]
 800aa0e:	6878      	ldr	r0, [r7, #4]
 800aa10:	f000 fcf0 	bl	800b3f4 <TI2_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800aa14:	683b      	ldr	r3, [r7, #0]
 800aa16:	88db      	ldrh	r3, [r3, #6]
 800aa18:	6878      	ldr	r0, [r7, #4]
 800aa1a:	4619      	mov	r1, r3
 800aa1c:	f000 f8f4 	bl	800ac08 <TIM_SetIC2Prescaler>
 800aa20:	e022      	b.n	800aa68 <TIM_ICInit+0xa0>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 800aa22:	683b      	ldr	r3, [r7, #0]
 800aa24:	881b      	ldrh	r3, [r3, #0]
 800aa26:	2b08      	cmp	r3, #8
 800aa28:	d10f      	bne.n	800aa4a <TIM_ICInit+0x82>
  {
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 800aa2a:	683b      	ldr	r3, [r7, #0]
 800aa2c:	8859      	ldrh	r1, [r3, #2]
               TIM_ICInitStruct->TIM_ICSelection,
 800aa2e:	683b      	ldr	r3, [r7, #0]
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
  {
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 800aa30:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
 800aa32:	683b      	ldr	r3, [r7, #0]
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
  {
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 800aa34:	891b      	ldrh	r3, [r3, #8]
 800aa36:	6878      	ldr	r0, [r7, #4]
 800aa38:	f000 fd2a 	bl	800b490 <TI3_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800aa3c:	683b      	ldr	r3, [r7, #0]
 800aa3e:	88db      	ldrh	r3, [r3, #6]
 800aa40:	6878      	ldr	r0, [r7, #4]
 800aa42:	4619      	mov	r1, r3
 800aa44:	f000 f8fe 	bl	800ac44 <TIM_SetIC3Prescaler>
 800aa48:	e00e      	b.n	800aa68 <TIM_ICInit+0xa0>
  }
  else
  {
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 800aa4a:	683b      	ldr	r3, [r7, #0]
 800aa4c:	8859      	ldrh	r1, [r3, #2]
               TIM_ICInitStruct->TIM_ICSelection,
 800aa4e:	683b      	ldr	r3, [r7, #0]
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else
  {
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 800aa50:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
 800aa52:	683b      	ldr	r3, [r7, #0]
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else
  {
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 800aa54:	891b      	ldrh	r3, [r3, #8]
 800aa56:	6878      	ldr	r0, [r7, #4]
 800aa58:	f000 fd60 	bl	800b51c <TI4_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800aa5c:	683b      	ldr	r3, [r7, #0]
 800aa5e:	88db      	ldrh	r3, [r3, #6]
 800aa60:	6878      	ldr	r0, [r7, #4]
 800aa62:	4619      	mov	r1, r3
 800aa64:	f000 f90a 	bl	800ac7c <TIM_SetIC4Prescaler>
  }
}
 800aa68:	f107 0708 	add.w	r7, r7, #8
 800aa6c:	46bd      	mov	sp, r7
 800aa6e:	bd80      	pop	{r7, pc}

0800aa70 <TIM_ICStructInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 800aa70:	b480      	push	{r7}
 800aa72:	b083      	sub	sp, #12
 800aa74:	af00      	add	r7, sp, #0
 800aa76:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	f04f 0200 	mov.w	r2, #0
 800aa7e:	801a      	strh	r2, [r3, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	f04f 0200 	mov.w	r2, #0
 800aa86:	805a      	strh	r2, [r3, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	f04f 0201 	mov.w	r2, #1
 800aa8e:	809a      	strh	r2, [r3, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	f04f 0200 	mov.w	r2, #0
 800aa96:	80da      	strh	r2, [r3, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	f04f 0200 	mov.w	r2, #0
 800aa9e:	811a      	strh	r2, [r3, #8]
}
 800aaa0:	f107 070c 	add.w	r7, r7, #12
 800aaa4:	46bd      	mov	sp, r7
 800aaa6:	bc80      	pop	{r7}
 800aaa8:	4770      	bx	lr
 800aaaa:	bf00      	nop

0800aaac <TIM_PWMIConfig>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 800aaac:	b580      	push	{r7, lr}
 800aaae:	b084      	sub	sp, #16
 800aab0:	af00      	add	r7, sp, #0
 800aab2:	6078      	str	r0, [r7, #4]
 800aab4:	6039      	str	r1, [r7, #0]
  uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 800aab6:	f04f 0300 	mov.w	r3, #0
 800aaba:	81fb      	strh	r3, [r7, #14]
  uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
 800aabc:	f04f 0301 	mov.w	r3, #1
 800aac0:	81bb      	strh	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 800aac2:	683b      	ldr	r3, [r7, #0]
 800aac4:	885b      	ldrh	r3, [r3, #2]
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d103      	bne.n	800aad2 <TIM_PWMIConfig+0x26>
  {
    icoppositepolarity = TIM_ICPolarity_Falling;
 800aaca:	f04f 0302 	mov.w	r3, #2
 800aace:	81fb      	strh	r3, [r7, #14]
 800aad0:	e002      	b.n	800aad8 <TIM_PWMIConfig+0x2c>
  }
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
 800aad2:	f04f 0300 	mov.w	r3, #0
 800aad6:	81fb      	strh	r3, [r7, #14]
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 800aad8:	683b      	ldr	r3, [r7, #0]
 800aada:	889b      	ldrh	r3, [r3, #4]
 800aadc:	2b01      	cmp	r3, #1
 800aade:	d103      	bne.n	800aae8 <TIM_PWMIConfig+0x3c>
  {
    icoppositeselection = TIM_ICSelection_IndirectTI;
 800aae0:	f04f 0302 	mov.w	r3, #2
 800aae4:	81bb      	strh	r3, [r7, #12]
 800aae6:	e002      	b.n	800aaee <TIM_PWMIConfig+0x42>
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
 800aae8:	f04f 0301 	mov.w	r3, #1
 800aaec:	81bb      	strh	r3, [r7, #12]
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 800aaee:	683b      	ldr	r3, [r7, #0]
 800aaf0:	881b      	ldrh	r3, [r3, #0]
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d11c      	bne.n	800ab30 <TIM_PWMIConfig+0x84>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 800aaf6:	683b      	ldr	r3, [r7, #0]
 800aaf8:	8859      	ldrh	r1, [r3, #2]
 800aafa:	683b      	ldr	r3, [r7, #0]
 800aafc:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICFilter);
 800aafe:	683b      	ldr	r3, [r7, #0]
    icoppositeselection = TIM_ICSelection_DirectTI;
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 800ab00:	891b      	ldrh	r3, [r3, #8]
 800ab02:	6878      	ldr	r0, [r7, #4]
 800ab04:	f000 fc36 	bl	800b374 <TI1_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800ab08:	683b      	ldr	r3, [r7, #0]
 800ab0a:	88db      	ldrh	r3, [r3, #6]
 800ab0c:	6878      	ldr	r0, [r7, #4]
 800ab0e:	4619      	mov	r1, r3
 800ab10:	f000 f85e 	bl	800abd0 <TIM_SetIC1Prescaler>
    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 800ab14:	683b      	ldr	r3, [r7, #0]
 800ab16:	891b      	ldrh	r3, [r3, #8]
 800ab18:	89f9      	ldrh	r1, [r7, #14]
 800ab1a:	89ba      	ldrh	r2, [r7, #12]
 800ab1c:	6878      	ldr	r0, [r7, #4]
 800ab1e:	f000 fc69 	bl	800b3f4 <TI2_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800ab22:	683b      	ldr	r3, [r7, #0]
 800ab24:	88db      	ldrh	r3, [r3, #6]
 800ab26:	6878      	ldr	r0, [r7, #4]
 800ab28:	4619      	mov	r1, r3
 800ab2a:	f000 f86d 	bl	800ac08 <TIM_SetIC2Prescaler>
 800ab2e:	e01b      	b.n	800ab68 <TIM_PWMIConfig+0xbc>
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 800ab30:	683b      	ldr	r3, [r7, #0]
 800ab32:	8859      	ldrh	r1, [r3, #2]
 800ab34:	683b      	ldr	r3, [r7, #0]
 800ab36:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICFilter);
 800ab38:	683b      	ldr	r3, [r7, #0]
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 800ab3a:	891b      	ldrh	r3, [r3, #8]
 800ab3c:	6878      	ldr	r0, [r7, #4]
 800ab3e:	f000 fc59 	bl	800b3f4 <TI2_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800ab42:	683b      	ldr	r3, [r7, #0]
 800ab44:	88db      	ldrh	r3, [r3, #6]
 800ab46:	6878      	ldr	r0, [r7, #4]
 800ab48:	4619      	mov	r1, r3
 800ab4a:	f000 f85d 	bl	800ac08 <TIM_SetIC2Prescaler>
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 800ab4e:	683b      	ldr	r3, [r7, #0]
 800ab50:	891b      	ldrh	r3, [r3, #8]
 800ab52:	89f9      	ldrh	r1, [r7, #14]
 800ab54:	89ba      	ldrh	r2, [r7, #12]
 800ab56:	6878      	ldr	r0, [r7, #4]
 800ab58:	f000 fc0c 	bl	800b374 <TI1_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800ab5c:	683b      	ldr	r3, [r7, #0]
 800ab5e:	88db      	ldrh	r3, [r3, #6]
 800ab60:	6878      	ldr	r0, [r7, #4]
 800ab62:	4619      	mov	r1, r3
 800ab64:	f000 f834 	bl	800abd0 <TIM_SetIC1Prescaler>
  }
}
 800ab68:	f107 0710 	add.w	r7, r7, #16
 800ab6c:	46bd      	mov	sp, r7
 800ab6e:	bd80      	pop	{r7, pc}

0800ab70 <TIM_GetCapture1>:
  * @brief  Gets the TIMx Input Capture 1 value.
  * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
  * @retval Capture Compare 1 Register value.
  */
uint32_t TIM_GetCapture1(TIM_TypeDef* TIMx)
{
 800ab70:	b480      	push	{r7}
 800ab72:	b083      	sub	sp, #12
 800ab74:	af00      	add	r7, sp, #0
 800ab76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
}
 800ab7c:	4618      	mov	r0, r3
 800ab7e:	f107 070c 	add.w	r7, r7, #12
 800ab82:	46bd      	mov	sp, r7
 800ab84:	bc80      	pop	{r7}
 800ab86:	4770      	bx	lr

0800ab88 <TIM_GetCapture2>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
  *         peripheral.
  * @retval Capture Compare 2 Register value.
  */
uint32_t TIM_GetCapture2(TIM_TypeDef* TIMx)
{
 800ab88:	b480      	push	{r7}
 800ab8a:	b083      	sub	sp, #12
 800ab8c:	af00      	add	r7, sp, #0
 800ab8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 800ab94:	4618      	mov	r0, r3
 800ab96:	f107 070c 	add.w	r7, r7, #12
 800ab9a:	46bd      	mov	sp, r7
 800ab9c:	bc80      	pop	{r7}
 800ab9e:	4770      	bx	lr

0800aba0 <TIM_GetCapture3>:
  * @brief  Gets the TIMx Input Capture 3 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 3 Register value.
  */
uint32_t TIM_GetCapture3(TIM_TypeDef* TIMx)
{
 800aba0:	b480      	push	{r7}
 800aba2:	b083      	sub	sp, #12
 800aba4:	af00      	add	r7, sp, #0
 800aba6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 

  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 800abac:	4618      	mov	r0, r3
 800abae:	f107 070c 	add.w	r7, r7, #12
 800abb2:	46bd      	mov	sp, r7
 800abb4:	bc80      	pop	{r7}
 800abb6:	4770      	bx	lr

0800abb8 <TIM_GetCapture4>:
  * @brief  Gets the TIMx Input Capture 4 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 4 Register value.
  */
uint32_t TIM_GetCapture4(TIM_TypeDef* TIMx)
{
 800abb8:	b480      	push	{r7}
 800abba:	b083      	sub	sp, #12
 800abbc:	af00      	add	r7, sp, #0
 800abbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800abc4:	4618      	mov	r0, r3
 800abc6:	f107 070c 	add.w	r7, r7, #12
 800abca:	46bd      	mov	sp, r7
 800abcc:	bc80      	pop	{r7}
 800abce:	4770      	bx	lr

0800abd0 <TIM_SetIC1Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 800abd0:	b480      	push	{r7}
 800abd2:	b083      	sub	sp, #12
 800abd4:	af00      	add	r7, sp, #0
 800abd6:	6078      	str	r0, [r7, #4]
 800abd8:	460b      	mov	r3, r1
 800abda:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC1PSC;
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	8b1b      	ldrh	r3, [r3, #24]
 800abe0:	b29b      	uxth	r3, r3
 800abe2:	f023 030c 	bic.w	r3, r3, #12
 800abe6:	b29a      	uxth	r2, r3
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	831a      	strh	r2, [r3, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	8b1b      	ldrh	r3, [r3, #24]
 800abf0:	b29a      	uxth	r2, r3
 800abf2:	887b      	ldrh	r3, [r7, #2]
 800abf4:	4313      	orrs	r3, r2
 800abf6:	b29a      	uxth	r2, r3
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	831a      	strh	r2, [r3, #24]
}
 800abfc:	f107 070c 	add.w	r7, r7, #12
 800ac00:	46bd      	mov	sp, r7
 800ac02:	bc80      	pop	{r7}
 800ac04:	4770      	bx	lr
 800ac06:	bf00      	nop

0800ac08 <TIM_SetIC2Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 800ac08:	b480      	push	{r7}
 800ac0a:	b083      	sub	sp, #12
 800ac0c:	af00      	add	r7, sp, #0
 800ac0e:	6078      	str	r0, [r7, #4]
 800ac10:	460b      	mov	r3, r1
 800ac12:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC2PSC;
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	8b1b      	ldrh	r3, [r3, #24]
 800ac18:	b29b      	uxth	r3, r3
 800ac1a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800ac1e:	b29a      	uxth	r2, r3
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	831a      	strh	r2, [r3, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	8b1b      	ldrh	r3, [r3, #24]
 800ac28:	b29a      	uxth	r2, r3
 800ac2a:	887b      	ldrh	r3, [r7, #2]
 800ac2c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800ac30:	b29b      	uxth	r3, r3
 800ac32:	4313      	orrs	r3, r2
 800ac34:	b29a      	uxth	r2, r3
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	831a      	strh	r2, [r3, #24]
}
 800ac3a:	f107 070c 	add.w	r7, r7, #12
 800ac3e:	46bd      	mov	sp, r7
 800ac40:	bc80      	pop	{r7}
 800ac42:	4770      	bx	lr

0800ac44 <TIM_SetIC3Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 800ac44:	b480      	push	{r7}
 800ac46:	b083      	sub	sp, #12
 800ac48:	af00      	add	r7, sp, #0
 800ac4a:	6078      	str	r0, [r7, #4]
 800ac4c:	460b      	mov	r3, r1
 800ac4e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC3PSC;
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	8b9b      	ldrh	r3, [r3, #28]
 800ac54:	b29b      	uxth	r3, r3
 800ac56:	f023 030c 	bic.w	r3, r3, #12
 800ac5a:	b29a      	uxth	r2, r3
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	839a      	strh	r2, [r3, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	8b9b      	ldrh	r3, [r3, #28]
 800ac64:	b29a      	uxth	r2, r3
 800ac66:	887b      	ldrh	r3, [r7, #2]
 800ac68:	4313      	orrs	r3, r2
 800ac6a:	b29a      	uxth	r2, r3
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	839a      	strh	r2, [r3, #28]
}
 800ac70:	f107 070c 	add.w	r7, r7, #12
 800ac74:	46bd      	mov	sp, r7
 800ac76:	bc80      	pop	{r7}
 800ac78:	4770      	bx	lr
 800ac7a:	bf00      	nop

0800ac7c <TIM_SetIC4Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{  
 800ac7c:	b480      	push	{r7}
 800ac7e:	b083      	sub	sp, #12
 800ac80:	af00      	add	r7, sp, #0
 800ac82:	6078      	str	r0, [r7, #4]
 800ac84:	460b      	mov	r3, r1
 800ac86:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC4PSC;
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	8b9b      	ldrh	r3, [r3, #28]
 800ac8c:	b29b      	uxth	r3, r3
 800ac8e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800ac92:	b29a      	uxth	r2, r3
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	839a      	strh	r2, [r3, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	8b9b      	ldrh	r3, [r3, #28]
 800ac9c:	b29a      	uxth	r2, r3
 800ac9e:	887b      	ldrh	r3, [r7, #2]
 800aca0:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800aca4:	b29b      	uxth	r3, r3
 800aca6:	4313      	orrs	r3, r2
 800aca8:	b29a      	uxth	r2, r3
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	839a      	strh	r2, [r3, #28]
}
 800acae:	f107 070c 	add.w	r7, r7, #12
 800acb2:	46bd      	mov	sp, r7
 800acb4:	bc80      	pop	{r7}
 800acb6:	4770      	bx	lr

0800acb8 <TIM_BDTRConfig>:
  * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure that
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval None
  */
void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
{
 800acb8:	b480      	push	{r7}
 800acba:	b083      	sub	sp, #12
 800acbc:	af00      	add	r7, sp, #0
 800acbe:	6078      	str	r0, [r7, #4]
 800acc0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 800acc2:	683b      	ldr	r3, [r7, #0]
 800acc4:	881a      	ldrh	r2, [r3, #0]
 800acc6:	683b      	ldr	r3, [r7, #0]
 800acc8:	885b      	ldrh	r3, [r3, #2]
 800acca:	4313      	orrs	r3, r2
 800accc:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 800acce:	683b      	ldr	r3, [r7, #0]
 800acd0:	889b      	ldrh	r3, [r3, #4]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 800acd2:	4313      	orrs	r3, r2
 800acd4:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 800acd6:	683b      	ldr	r3, [r7, #0]
 800acd8:	88db      	ldrh	r3, [r3, #6]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 800acda:	4313      	orrs	r3, r2
 800acdc:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 800acde:	683b      	ldr	r3, [r7, #0]
 800ace0:	891b      	ldrh	r3, [r3, #8]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 800ace2:	4313      	orrs	r3, r2
 800ace4:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 800ace6:	683b      	ldr	r3, [r7, #0]
 800ace8:	895b      	ldrh	r3, [r3, #10]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 800acea:	4313      	orrs	r3, r2
 800acec:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
 800acee:	683b      	ldr	r3, [r7, #0]
 800acf0:	899b      	ldrh	r3, [r3, #12]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 800acf2:	4313      	orrs	r3, r2
 800acf4:	b29a      	uxth	r2, r3
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
}
 800acfc:	f107 070c 	add.w	r7, r7, #12
 800ad00:	46bd      	mov	sp, r7
 800ad02:	bc80      	pop	{r7}
 800ad04:	4770      	bx	lr
 800ad06:	bf00      	nop

0800ad08 <TIM_BDTRStructInit>:
  * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure which
  *         will be initialized.
  * @retval None
  */
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
 800ad08:	b480      	push	{r7}
 800ad0a:	b083      	sub	sp, #12
 800ad0c:	af00      	add	r7, sp, #0
 800ad0e:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	f04f 0200 	mov.w	r2, #0
 800ad16:	801a      	strh	r2, [r3, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	f04f 0200 	mov.w	r2, #0
 800ad1e:	805a      	strh	r2, [r3, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	f04f 0200 	mov.w	r2, #0
 800ad26:	809a      	strh	r2, [r3, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	f04f 0200 	mov.w	r2, #0
 800ad2e:	80da      	strh	r2, [r3, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	f04f 0200 	mov.w	r2, #0
 800ad36:	811a      	strh	r2, [r3, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	f04f 0200 	mov.w	r2, #0
 800ad3e:	815a      	strh	r2, [r3, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	f04f 0200 	mov.w	r2, #0
 800ad46:	819a      	strh	r2, [r3, #12]
}
 800ad48:	f107 070c 	add.w	r7, r7, #12
 800ad4c:	46bd      	mov	sp, r7
 800ad4e:	bc80      	pop	{r7}
 800ad50:	4770      	bx	lr
 800ad52:	bf00      	nop

0800ad54 <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 800ad54:	b480      	push	{r7}
 800ad56:	b083      	sub	sp, #12
 800ad58:	af00      	add	r7, sp, #0
 800ad5a:	6078      	str	r0, [r7, #4]
 800ad5c:	460b      	mov	r3, r1
 800ad5e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800ad60:	78fb      	ldrb	r3, [r7, #3]
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d00c      	beq.n	800ad80 <TIM_CtrlPWMOutputs+0x2c>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800ad6c:	b29b      	uxth	r3, r3
 800ad6e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ad72:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ad76:	b29a      	uxth	r2, r3
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
 800ad7e:	e00b      	b.n	800ad98 <TIM_CtrlPWMOutputs+0x44>
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800ad86:	b29b      	uxth	r3, r3
 800ad88:	ea4f 4343 	mov.w	r3, r3, lsl #17
 800ad8c:	ea4f 4353 	mov.w	r3, r3, lsr #17
 800ad90:	b29a      	uxth	r2, r3
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }  
}
 800ad98:	f107 070c 	add.w	r7, r7, #12
 800ad9c:	46bd      	mov	sp, r7
 800ad9e:	bc80      	pop	{r7}
 800ada0:	4770      	bx	lr
 800ada2:	bf00      	nop

0800ada4 <TIM_SelectCOM>:
  * @param  NewState: new state of the Commutation event.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 800ada4:	b480      	push	{r7}
 800ada6:	b083      	sub	sp, #12
 800ada8:	af00      	add	r7, sp, #0
 800adaa:	6078      	str	r0, [r7, #4]
 800adac:	460b      	mov	r3, r1
 800adae:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800adb0:	78fb      	ldrb	r3, [r7, #3]
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d008      	beq.n	800adc8 <TIM_SelectCOM+0x24>
  {
    /* Set the COM Bit */
    TIMx->CR2 |= TIM_CR2_CCUS;
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	889b      	ldrh	r3, [r3, #4]
 800adba:	b29b      	uxth	r3, r3
 800adbc:	f043 0304 	orr.w	r3, r3, #4
 800adc0:	b29a      	uxth	r2, r3
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	809a      	strh	r2, [r3, #4]
 800adc6:	e007      	b.n	800add8 <TIM_SelectCOM+0x34>
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCUS;
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	889b      	ldrh	r3, [r3, #4]
 800adcc:	b29b      	uxth	r3, r3
 800adce:	f023 0304 	bic.w	r3, r3, #4
 800add2:	b29a      	uxth	r2, r3
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	809a      	strh	r2, [r3, #4]
  }
}
 800add8:	f107 070c 	add.w	r7, r7, #12
 800addc:	46bd      	mov	sp, r7
 800adde:	bc80      	pop	{r7}
 800ade0:	4770      	bx	lr
 800ade2:	bf00      	nop

0800ade4 <TIM_CCPreloadControl>:
  * @param  NewState: new state of the Capture Compare Preload Control bit
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
{ 
 800ade4:	b480      	push	{r7}
 800ade6:	b083      	sub	sp, #12
 800ade8:	af00      	add	r7, sp, #0
 800adea:	6078      	str	r0, [r7, #4]
 800adec:	460b      	mov	r3, r1
 800adee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800adf0:	78fb      	ldrb	r3, [r7, #3]
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d008      	beq.n	800ae08 <TIM_CCPreloadControl+0x24>
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= TIM_CR2_CCPC;
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	889b      	ldrh	r3, [r3, #4]
 800adfa:	b29b      	uxth	r3, r3
 800adfc:	f043 0301 	orr.w	r3, r3, #1
 800ae00:	b29a      	uxth	r2, r3
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	809a      	strh	r2, [r3, #4]
 800ae06:	e007      	b.n	800ae18 <TIM_CCPreloadControl+0x34>
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCPC;
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	889b      	ldrh	r3, [r3, #4]
 800ae0c:	b29b      	uxth	r3, r3
 800ae0e:	f023 0301 	bic.w	r3, r3, #1
 800ae12:	b29a      	uxth	r2, r3
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	809a      	strh	r2, [r3, #4]
  }
}
 800ae18:	f107 070c 	add.w	r7, r7, #12
 800ae1c:	46bd      	mov	sp, r7
 800ae1e:	bc80      	pop	{r7}
 800ae20:	4770      	bx	lr
 800ae22:	bf00      	nop

0800ae24 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 800ae24:	b480      	push	{r7}
 800ae26:	b083      	sub	sp, #12
 800ae28:	af00      	add	r7, sp, #0
 800ae2a:	6078      	str	r0, [r7, #4]
 800ae2c:	4613      	mov	r3, r2
 800ae2e:	460a      	mov	r2, r1
 800ae30:	807a      	strh	r2, [r7, #2]
 800ae32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800ae34:	787b      	ldrb	r3, [r7, #1]
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d008      	beq.n	800ae4c <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	899b      	ldrh	r3, [r3, #12]
 800ae3e:	b29a      	uxth	r2, r3
 800ae40:	887b      	ldrh	r3, [r7, #2]
 800ae42:	4313      	orrs	r3, r2
 800ae44:	b29a      	uxth	r2, r3
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	819a      	strh	r2, [r3, #12]
 800ae4a:	e00a      	b.n	800ae62 <TIM_ITConfig+0x3e>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	899b      	ldrh	r3, [r3, #12]
 800ae50:	b29a      	uxth	r2, r3
 800ae52:	887b      	ldrh	r3, [r7, #2]
 800ae54:	ea6f 0303 	mvn.w	r3, r3
 800ae58:	b29b      	uxth	r3, r3
 800ae5a:	4013      	ands	r3, r2
 800ae5c:	b29a      	uxth	r2, r3
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	819a      	strh	r2, [r3, #12]
  }
}
 800ae62:	f107 070c 	add.w	r7, r7, #12
 800ae66:	46bd      	mov	sp, r7
 800ae68:	bc80      	pop	{r7}
 800ae6a:	4770      	bx	lr

0800ae6c <TIM_GenerateEvent>:
  * @note   TIM_EventSource_COM and TIM_EventSource_Break are used only with TIM1 and TIM8.
  *        
  * @retval None
  */
void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)
{ 
 800ae6c:	b480      	push	{r7}
 800ae6e:	b083      	sub	sp, #12
 800ae70:	af00      	add	r7, sp, #0
 800ae72:	6078      	str	r0, [r7, #4]
 800ae74:	460b      	mov	r3, r1
 800ae76:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
 
  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	887a      	ldrh	r2, [r7, #2]
 800ae7c:	829a      	strh	r2, [r3, #20]
}
 800ae7e:	f107 070c 	add.w	r7, r7, #12
 800ae82:	46bd      	mov	sp, r7
 800ae84:	bc80      	pop	{r7}
 800ae86:	4770      	bx	lr

0800ae88 <TIM_GetFlagStatus>:
  * @note   TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.    
  *
  * @retval The new state of TIM_FLAG (SET or RESET).
  */
FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{ 
 800ae88:	b480      	push	{r7}
 800ae8a:	b085      	sub	sp, #20
 800ae8c:	af00      	add	r7, sp, #0
 800ae8e:	6078      	str	r0, [r7, #4]
 800ae90:	460b      	mov	r3, r1
 800ae92:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 800ae94:	f04f 0300 	mov.w	r3, #0
 800ae98:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));

  
  if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	8a1b      	ldrh	r3, [r3, #16]
 800ae9e:	b29a      	uxth	r2, r3
 800aea0:	887b      	ldrh	r3, [r7, #2]
 800aea2:	4013      	ands	r3, r2
 800aea4:	b29b      	uxth	r3, r3
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d003      	beq.n	800aeb2 <TIM_GetFlagStatus+0x2a>
  {
    bitstatus = SET;
 800aeaa:	f04f 0301 	mov.w	r3, #1
 800aeae:	73fb      	strb	r3, [r7, #15]
 800aeb0:	e002      	b.n	800aeb8 <TIM_GetFlagStatus+0x30>
  }
  else
  {
    bitstatus = RESET;
 800aeb2:	f04f 0300 	mov.w	r3, #0
 800aeb6:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800aeb8:	7bfb      	ldrb	r3, [r7, #15]
}
 800aeba:	4618      	mov	r0, r3
 800aebc:	f107 0714 	add.w	r7, r7, #20
 800aec0:	46bd      	mov	sp, r7
 800aec2:	bc80      	pop	{r7}
 800aec4:	4770      	bx	lr
 800aec6:	bf00      	nop

0800aec8 <TIM_ClearFlag>:
  * @note   TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.
  *    
  * @retval None
  */
void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{  
 800aec8:	b480      	push	{r7}
 800aeca:	b083      	sub	sp, #12
 800aecc:	af00      	add	r7, sp, #0
 800aece:	6078      	str	r0, [r7, #4]
 800aed0:	460b      	mov	r3, r1
 800aed2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
   
  /* Clear the flags */
  TIMx->SR = (uint16_t)~TIM_FLAG;
 800aed4:	887b      	ldrh	r3, [r7, #2]
 800aed6:	ea6f 0303 	mvn.w	r3, r3
 800aeda:	b29a      	uxth	r2, r3
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	821a      	strh	r2, [r3, #16]
}
 800aee0:	f107 070c 	add.w	r7, r7, #12
 800aee4:	46bd      	mov	sp, r7
 800aee6:	bc80      	pop	{r7}
 800aee8:	4770      	bx	lr
 800aeea:	bf00      	nop

0800aeec <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 800aeec:	b480      	push	{r7}
 800aeee:	b085      	sub	sp, #20
 800aef0:	af00      	add	r7, sp, #0
 800aef2:	6078      	str	r0, [r7, #4]
 800aef4:	460b      	mov	r3, r1
 800aef6:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 800aef8:	f04f 0300 	mov.w	r3, #0
 800aefc:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 800aefe:	f04f 0300 	mov.w	r3, #0
 800af02:	81bb      	strh	r3, [r7, #12]
 800af04:	f04f 0300 	mov.w	r3, #0
 800af08:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	8a1b      	ldrh	r3, [r3, #16]
 800af0e:	b29a      	uxth	r2, r3
 800af10:	887b      	ldrh	r3, [r7, #2]
 800af12:	4013      	ands	r3, r2
 800af14:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	899b      	ldrh	r3, [r3, #12]
 800af1a:	b29a      	uxth	r2, r3
 800af1c:	887b      	ldrh	r3, [r7, #2]
 800af1e:	4013      	ands	r3, r2
 800af20:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 800af22:	89bb      	ldrh	r3, [r7, #12]
 800af24:	2b00      	cmp	r3, #0
 800af26:	d006      	beq.n	800af36 <TIM_GetITStatus+0x4a>
 800af28:	897b      	ldrh	r3, [r7, #10]
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d003      	beq.n	800af36 <TIM_GetITStatus+0x4a>
  {
    bitstatus = SET;
 800af2e:	f04f 0301 	mov.w	r3, #1
 800af32:	73fb      	strb	r3, [r7, #15]
 800af34:	e002      	b.n	800af3c <TIM_GetITStatus+0x50>
  }
  else
  {
    bitstatus = RESET;
 800af36:	f04f 0300 	mov.w	r3, #0
 800af3a:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800af3c:	7bfb      	ldrb	r3, [r7, #15]
}
 800af3e:	4618      	mov	r0, r3
 800af40:	f107 0714 	add.w	r7, r7, #20
 800af44:	46bd      	mov	sp, r7
 800af46:	bc80      	pop	{r7}
 800af48:	4770      	bx	lr
 800af4a:	bf00      	nop

0800af4c <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 800af4c:	b480      	push	{r7}
 800af4e:	b083      	sub	sp, #12
 800af50:	af00      	add	r7, sp, #0
 800af52:	6078      	str	r0, [r7, #4]
 800af54:	460b      	mov	r3, r1
 800af56:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 800af58:	887b      	ldrh	r3, [r7, #2]
 800af5a:	ea6f 0303 	mvn.w	r3, r3
 800af5e:	b29a      	uxth	r2, r3
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	821a      	strh	r2, [r3, #16]
}
 800af64:	f107 070c 	add.w	r7, r7, #12
 800af68:	46bd      	mov	sp, r7
 800af6a:	bc80      	pop	{r7}
 800af6c:	4770      	bx	lr
 800af6e:	bf00      	nop

0800af70 <TIM_DMAConfig>:
  * @param  TIM_DMABurstLength: DMA Burst length. This parameter can be one value
  *         between: TIM_DMABurstLength_1Transfer and TIM_DMABurstLength_18Transfers.
  * @retval None
  */
void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)
{
 800af70:	b480      	push	{r7}
 800af72:	b083      	sub	sp, #12
 800af74:	af00      	add	r7, sp, #0
 800af76:	6078      	str	r0, [r7, #4]
 800af78:	4613      	mov	r3, r2
 800af7a:	460a      	mov	r2, r1
 800af7c:	807a      	strh	r2, [r7, #2]
 800af7e:	803b      	strh	r3, [r7, #0]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase)); 
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));

  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 800af80:	887a      	ldrh	r2, [r7, #2]
 800af82:	883b      	ldrh	r3, [r7, #0]
 800af84:	4313      	orrs	r3, r2
 800af86:	b29a      	uxth	r2, r3
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
}
 800af8e:	f107 070c 	add.w	r7, r7, #12
 800af92:	46bd      	mov	sp, r7
 800af94:	bc80      	pop	{r7}
 800af96:	4770      	bx	lr

0800af98 <TIM_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
{ 
 800af98:	b480      	push	{r7}
 800af9a:	b083      	sub	sp, #12
 800af9c:	af00      	add	r7, sp, #0
 800af9e:	6078      	str	r0, [r7, #4]
 800afa0:	4613      	mov	r3, r2
 800afa2:	460a      	mov	r2, r1
 800afa4:	807a      	strh	r2, [r7, #2]
 800afa6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx)); 
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800afa8:	787b      	ldrb	r3, [r7, #1]
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d008      	beq.n	800afc0 <TIM_DMACmd+0x28>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	899b      	ldrh	r3, [r3, #12]
 800afb2:	b29a      	uxth	r2, r3
 800afb4:	887b      	ldrh	r3, [r7, #2]
 800afb6:	4313      	orrs	r3, r2
 800afb8:	b29a      	uxth	r2, r3
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	819a      	strh	r2, [r3, #12]
 800afbe:	e00a      	b.n	800afd6 <TIM_DMACmd+0x3e>
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	899b      	ldrh	r3, [r3, #12]
 800afc4:	b29a      	uxth	r2, r3
 800afc6:	887b      	ldrh	r3, [r7, #2]
 800afc8:	ea6f 0303 	mvn.w	r3, r3
 800afcc:	b29b      	uxth	r3, r3
 800afce:	4013      	ands	r3, r2
 800afd0:	b29a      	uxth	r2, r3
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	819a      	strh	r2, [r3, #12]
  }
}
 800afd6:	f107 070c 	add.w	r7, r7, #12
 800afda:	46bd      	mov	sp, r7
 800afdc:	bc80      	pop	{r7}
 800afde:	4770      	bx	lr

0800afe0 <TIM_SelectCCDMA>:
  * @param  NewState: new state of the Capture Compare DMA source
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 800afe0:	b480      	push	{r7}
 800afe2:	b083      	sub	sp, #12
 800afe4:	af00      	add	r7, sp, #0
 800afe6:	6078      	str	r0, [r7, #4]
 800afe8:	460b      	mov	r3, r1
 800afea:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800afec:	78fb      	ldrb	r3, [r7, #3]
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d008      	beq.n	800b004 <TIM_SelectCCDMA+0x24>
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= TIM_CR2_CCDS;
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	889b      	ldrh	r3, [r3, #4]
 800aff6:	b29b      	uxth	r3, r3
 800aff8:	f043 0308 	orr.w	r3, r3, #8
 800affc:	b29a      	uxth	r2, r3
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	809a      	strh	r2, [r3, #4]
 800b002:	e007      	b.n	800b014 <TIM_SelectCCDMA+0x34>
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCDS;
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	889b      	ldrh	r3, [r3, #4]
 800b008:	b29b      	uxth	r3, r3
 800b00a:	f023 0308 	bic.w	r3, r3, #8
 800b00e:	b29a      	uxth	r2, r3
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	809a      	strh	r2, [r3, #4]
  }
}
 800b014:	f107 070c 	add.w	r7, r7, #12
 800b018:	46bd      	mov	sp, r7
 800b01a:	bc80      	pop	{r7}
 800b01c:	4770      	bx	lr
 800b01e:	bf00      	nop

0800b020 <TIM_InternalClockConfig>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
  *         peripheral.
  * @retval None
  */
void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
{
 800b020:	b480      	push	{r7}
 800b022:	b083      	sub	sp, #12
 800b024:	af00      	add	r7, sp, #0
 800b026:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  (uint16_t)~TIM_SMCR_SMS;
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	891b      	ldrh	r3, [r3, #8]
 800b02c:	b29b      	uxth	r3, r3
 800b02e:	f023 0307 	bic.w	r3, r3, #7
 800b032:	b29a      	uxth	r2, r3
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	811a      	strh	r2, [r3, #8]
}
 800b038:	f107 070c 	add.w	r7, r7, #12
 800b03c:	46bd      	mov	sp, r7
 800b03e:	bc80      	pop	{r7}
 800b040:	4770      	bx	lr
 800b042:	bf00      	nop

0800b044 <TIM_ITRxExternalClockConfig>:
  *            @arg TIM_TS_ITR2: Internal Trigger 2
  *            @arg TIM_TS_ITR3: Internal Trigger 3
  * @retval None
  */
void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
{
 800b044:	b580      	push	{r7, lr}
 800b046:	b082      	sub	sp, #8
 800b048:	af00      	add	r7, sp, #0
 800b04a:	6078      	str	r0, [r7, #4]
 800b04c:	460b      	mov	r3, r1
 800b04e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
 800b050:	887b      	ldrh	r3, [r7, #2]
 800b052:	6878      	ldr	r0, [r7, #4]
 800b054:	4619      	mov	r1, r3
 800b056:	f000 f87d 	bl	800b154 <TIM_SelectInputTrigger>

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	891b      	ldrh	r3, [r3, #8]
 800b05e:	b29b      	uxth	r3, r3
 800b060:	f043 0307 	orr.w	r3, r3, #7
 800b064:	b29a      	uxth	r2, r3
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	811a      	strh	r2, [r3, #8]
}
 800b06a:	f107 0708 	add.w	r7, r7, #8
 800b06e:	46bd      	mov	sp, r7
 800b070:	bd80      	pop	{r7, pc}
 800b072:	bf00      	nop

0800b074 <TIM_TIxExternalClockConfig>:
  *          This parameter must be a value between 0x0 and 0xF.
  * @retval None
  */
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
                                uint16_t TIM_ICPolarity, uint16_t ICFilter)
{
 800b074:	b580      	push	{r7, lr}
 800b076:	b084      	sub	sp, #16
 800b078:	af00      	add	r7, sp, #0
 800b07a:	60f8      	str	r0, [r7, #12]
 800b07c:	8179      	strh	r1, [r7, #10]
 800b07e:	813a      	strh	r2, [r7, #8]
 800b080:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 800b082:	897b      	ldrh	r3, [r7, #10]
 800b084:	2b60      	cmp	r3, #96	; 0x60
 800b086:	d108      	bne.n	800b09a <TIM_TIxExternalClockConfig+0x26>
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 800b088:	893a      	ldrh	r2, [r7, #8]
 800b08a:	88fb      	ldrh	r3, [r7, #6]
 800b08c:	68f8      	ldr	r0, [r7, #12]
 800b08e:	4611      	mov	r1, r2
 800b090:	f04f 0201 	mov.w	r2, #1
 800b094:	f000 f9ae 	bl	800b3f4 <TI2_Config>
 800b098:	e007      	b.n	800b0aa <TIM_TIxExternalClockConfig+0x36>
  }
  else
  {
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 800b09a:	893a      	ldrh	r2, [r7, #8]
 800b09c:	88fb      	ldrh	r3, [r7, #6]
 800b09e:	68f8      	ldr	r0, [r7, #12]
 800b0a0:	4611      	mov	r1, r2
 800b0a2:	f04f 0201 	mov.w	r2, #1
 800b0a6:	f000 f965 	bl	800b374 <TI1_Config>
  }
  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
 800b0aa:	897b      	ldrh	r3, [r7, #10]
 800b0ac:	68f8      	ldr	r0, [r7, #12]
 800b0ae:	4619      	mov	r1, r3
 800b0b0:	f000 f850 	bl	800b154 <TIM_SelectInputTrigger>
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	891b      	ldrh	r3, [r3, #8]
 800b0b8:	b29b      	uxth	r3, r3
 800b0ba:	f043 0307 	orr.w	r3, r3, #7
 800b0be:	b29a      	uxth	r2, r3
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	811a      	strh	r2, [r3, #8]
}
 800b0c4:	f107 0710 	add.w	r7, r7, #16
 800b0c8:	46bd      	mov	sp, r7
 800b0ca:	bd80      	pop	{r7, pc}

0800b0cc <TIM_ETRClockMode1Config>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
                            uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 800b0cc:	b580      	push	{r7, lr}
 800b0ce:	b086      	sub	sp, #24
 800b0d0:	af00      	add	r7, sp, #0
 800b0d2:	60f8      	str	r0, [r7, #12]
 800b0d4:	8179      	strh	r1, [r7, #10]
 800b0d6:	813a      	strh	r2, [r7, #8]
 800b0d8:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 800b0da:	f04f 0300 	mov.w	r3, #0
 800b0de:	82fb      	strh	r3, [r7, #22]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 800b0e0:	8979      	ldrh	r1, [r7, #10]
 800b0e2:	893a      	ldrh	r2, [r7, #8]
 800b0e4:	88fb      	ldrh	r3, [r7, #6]
 800b0e6:	68f8      	ldr	r0, [r7, #12]
 800b0e8:	f000 f8a4 	bl	800b234 <TIM_ETRConfig>
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	891b      	ldrh	r3, [r3, #8]
 800b0f0:	82fb      	strh	r3, [r7, #22]

  /* Reset the SMS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 800b0f2:	8afb      	ldrh	r3, [r7, #22]
 800b0f4:	f023 0307 	bic.w	r3, r3, #7
 800b0f8:	82fb      	strh	r3, [r7, #22]

  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
 800b0fa:	8afb      	ldrh	r3, [r7, #22]
 800b0fc:	f043 0307 	orr.w	r3, r3, #7
 800b100:	82fb      	strh	r3, [r7, #22]

  /* Select the Trigger selection : ETRF */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 800b102:	8afb      	ldrh	r3, [r7, #22]
 800b104:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b108:	82fb      	strh	r3, [r7, #22]
  tmpsmcr |= TIM_TS_ETRF;
 800b10a:	8afb      	ldrh	r3, [r7, #22]
 800b10c:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 800b110:	82fb      	strh	r3, [r7, #22]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	8afa      	ldrh	r2, [r7, #22]
 800b116:	811a      	strh	r2, [r3, #8]
}
 800b118:	f107 0718 	add.w	r7, r7, #24
 800b11c:	46bd      	mov	sp, r7
 800b11e:	bd80      	pop	{r7, pc}

0800b120 <TIM_ETRClockMode2Config>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
                             uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 800b120:	b580      	push	{r7, lr}
 800b122:	b084      	sub	sp, #16
 800b124:	af00      	add	r7, sp, #0
 800b126:	60f8      	str	r0, [r7, #12]
 800b128:	8179      	strh	r1, [r7, #10]
 800b12a:	813a      	strh	r2, [r7, #8]
 800b12c:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 800b12e:	8979      	ldrh	r1, [r7, #10]
 800b130:	893a      	ldrh	r2, [r7, #8]
 800b132:	88fb      	ldrh	r3, [r7, #6]
 800b134:	68f8      	ldr	r0, [r7, #12]
 800b136:	f000 f87d 	bl	800b234 <TIM_ETRConfig>

  /* Enable the External clock mode2 */
  TIMx->SMCR |= TIM_SMCR_ECE;
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	891b      	ldrh	r3, [r3, #8]
 800b13e:	b29b      	uxth	r3, r3
 800b140:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b144:	b29a      	uxth	r2, r3
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	811a      	strh	r2, [r3, #8]
}
 800b14a:	f107 0710 	add.w	r7, r7, #16
 800b14e:	46bd      	mov	sp, r7
 800b150:	bd80      	pop	{r7, pc}
 800b152:	bf00      	nop

0800b154 <TIM_SelectInputTrigger>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
{
 800b154:	b480      	push	{r7}
 800b156:	b085      	sub	sp, #20
 800b158:	af00      	add	r7, sp, #0
 800b15a:	6078      	str	r0, [r7, #4]
 800b15c:	460b      	mov	r3, r1
 800b15e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpsmcr = 0;
 800b160:	f04f 0300 	mov.w	r3, #0
 800b164:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	891b      	ldrh	r3, [r3, #8]
 800b16a:	81fb      	strh	r3, [r7, #14]

  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 800b16c:	89fb      	ldrh	r3, [r7, #14]
 800b16e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b172:	81fb      	strh	r3, [r7, #14]

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 800b174:	89fa      	ldrh	r2, [r7, #14]
 800b176:	887b      	ldrh	r3, [r7, #2]
 800b178:	4313      	orrs	r3, r2
 800b17a:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	89fa      	ldrh	r2, [r7, #14]
 800b180:	811a      	strh	r2, [r3, #8]
}
 800b182:	f107 0714 	add.w	r7, r7, #20
 800b186:	46bd      	mov	sp, r7
 800b188:	bc80      	pop	{r7}
 800b18a:	4770      	bx	lr

0800b18c <TIM_SelectOutputTrigger>:
  *            @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output(TRGO)
  *
  * @retval None
  */
void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
{
 800b18c:	b480      	push	{r7}
 800b18e:	b083      	sub	sp, #12
 800b190:	af00      	add	r7, sp, #0
 800b192:	6078      	str	r0, [r7, #4]
 800b194:	460b      	mov	r3, r1
 800b196:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS;
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	889b      	ldrh	r3, [r3, #4]
 800b19c:	b29b      	uxth	r3, r3
 800b19e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b1a2:	b29a      	uxth	r2, r3
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	809a      	strh	r2, [r3, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	889b      	ldrh	r3, [r3, #4]
 800b1ac:	b29a      	uxth	r2, r3
 800b1ae:	887b      	ldrh	r3, [r7, #2]
 800b1b0:	4313      	orrs	r3, r2
 800b1b2:	b29a      	uxth	r2, r3
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	809a      	strh	r2, [r3, #4]
}
 800b1b8:	f107 070c 	add.w	r7, r7, #12
 800b1bc:	46bd      	mov	sp, r7
 800b1be:	bc80      	pop	{r7}
 800b1c0:	4770      	bx	lr
 800b1c2:	bf00      	nop

0800b1c4 <TIM_SelectSlaveMode>:
  *            @arg TIM_SlaveMode_Trigger:   The counter starts at a rising edge of the trigger TRGI
  *            @arg TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the counter
  * @retval None
  */
void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)
{
 800b1c4:	b480      	push	{r7}
 800b1c6:	b083      	sub	sp, #12
 800b1c8:	af00      	add	r7, sp, #0
 800b1ca:	6078      	str	r0, [r7, #4]
 800b1cc:	460b      	mov	r3, r1
 800b1ce:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));

  /* Reset the SMS Bits */
  TIMx->SMCR &= (uint16_t)~TIM_SMCR_SMS;
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	891b      	ldrh	r3, [r3, #8]
 800b1d4:	b29b      	uxth	r3, r3
 800b1d6:	f023 0307 	bic.w	r3, r3, #7
 800b1da:	b29a      	uxth	r2, r3
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	811a      	strh	r2, [r3, #8]

  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	891b      	ldrh	r3, [r3, #8]
 800b1e4:	b29a      	uxth	r2, r3
 800b1e6:	887b      	ldrh	r3, [r7, #2]
 800b1e8:	4313      	orrs	r3, r2
 800b1ea:	b29a      	uxth	r2, r3
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	811a      	strh	r2, [r3, #8]
}
 800b1f0:	f107 070c 	add.w	r7, r7, #12
 800b1f4:	46bd      	mov	sp, r7
 800b1f6:	bc80      	pop	{r7}
 800b1f8:	4770      	bx	lr
 800b1fa:	bf00      	nop

0800b1fc <TIM_SelectMasterSlaveMode>:
  *                                             and its slaves (through TRGO)
  *            @arg TIM_MasterSlaveMode_Disable: No action
  * @retval None
  */
void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)
{
 800b1fc:	b480      	push	{r7}
 800b1fe:	b083      	sub	sp, #12
 800b200:	af00      	add	r7, sp, #0
 800b202:	6078      	str	r0, [r7, #4]
 800b204:	460b      	mov	r3, r1
 800b206:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));

  /* Reset the MSM Bit */
  TIMx->SMCR &= (uint16_t)~TIM_SMCR_MSM;
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	891b      	ldrh	r3, [r3, #8]
 800b20c:	b29b      	uxth	r3, r3
 800b20e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b212:	b29a      	uxth	r2, r3
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	811a      	strh	r2, [r3, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	891b      	ldrh	r3, [r3, #8]
 800b21c:	b29a      	uxth	r2, r3
 800b21e:	887b      	ldrh	r3, [r7, #2]
 800b220:	4313      	orrs	r3, r2
 800b222:	b29a      	uxth	r2, r3
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	811a      	strh	r2, [r3, #8]
}
 800b228:	f107 070c 	add.w	r7, r7, #12
 800b22c:	46bd      	mov	sp, r7
 800b22e:	bc80      	pop	{r7}
 800b230:	4770      	bx	lr
 800b232:	bf00      	nop

0800b234 <TIM_ETRConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
                   uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 800b234:	b480      	push	{r7}
 800b236:	b087      	sub	sp, #28
 800b238:	af00      	add	r7, sp, #0
 800b23a:	60f8      	str	r0, [r7, #12]
 800b23c:	8179      	strh	r1, [r7, #10]
 800b23e:	813a      	strh	r2, [r7, #8]
 800b240:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 800b242:	f04f 0300 	mov.w	r3, #0
 800b246:	82fb      	strh	r3, [r7, #22]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 800b248:	68fb      	ldr	r3, [r7, #12]
 800b24a:	891b      	ldrh	r3, [r3, #8]
 800b24c:	82fb      	strh	r3, [r7, #22]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_MASK;
 800b24e:	8afb      	ldrh	r3, [r7, #22]
 800b250:	b2db      	uxtb	r3, r3
 800b252:	82fb      	strh	r3, [r7, #22]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << (uint16_t)8)));
 800b254:	88fb      	ldrh	r3, [r7, #6]
 800b256:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800b25a:	b29a      	uxth	r2, r3
 800b25c:	893b      	ldrh	r3, [r7, #8]
 800b25e:	4313      	orrs	r3, r2
 800b260:	b29a      	uxth	r2, r3
 800b262:	897b      	ldrh	r3, [r7, #10]
 800b264:	4313      	orrs	r3, r2
 800b266:	b29a      	uxth	r2, r3
 800b268:	8afb      	ldrh	r3, [r7, #22]
 800b26a:	4313      	orrs	r3, r2
 800b26c:	82fb      	strh	r3, [r7, #22]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	8afa      	ldrh	r2, [r7, #22]
 800b272:	811a      	strh	r2, [r3, #8]
}
 800b274:	f107 071c 	add.w	r7, r7, #28
 800b278:	46bd      	mov	sp, r7
 800b27a:	bc80      	pop	{r7}
 800b27c:	4770      	bx	lr
 800b27e:	bf00      	nop

0800b280 <TIM_EncoderInterfaceConfig>:
  *            @arg TIM_ICPolarity_Rising: IC Rising edge.
  * @retval None
  */
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
{
 800b280:	b480      	push	{r7}
 800b282:	b087      	sub	sp, #28
 800b284:	af00      	add	r7, sp, #0
 800b286:	60f8      	str	r0, [r7, #12]
 800b288:	8179      	strh	r1, [r7, #10]
 800b28a:	813a      	strh	r2, [r7, #8]
 800b28c:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 800b28e:	f04f 0300 	mov.w	r3, #0
 800b292:	82fb      	strh	r3, [r7, #22]
  uint16_t tmpccmr1 = 0;
 800b294:	f04f 0300 	mov.w	r3, #0
 800b298:	82bb      	strh	r3, [r7, #20]
  uint16_t tmpccer = 0;
 800b29a:	f04f 0300 	mov.w	r3, #0
 800b29e:	827b      	strh	r3, [r7, #18]
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	891b      	ldrh	r3, [r3, #8]
 800b2a4:	82fb      	strh	r3, [r7, #22]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	8b1b      	ldrh	r3, [r3, #24]
 800b2aa:	82bb      	strh	r3, [r7, #20]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	8c1b      	ldrh	r3, [r3, #32]
 800b2b0:	827b      	strh	r3, [r7, #18]

  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 800b2b2:	8afb      	ldrh	r3, [r7, #22]
 800b2b4:	f023 0307 	bic.w	r3, r3, #7
 800b2b8:	82fb      	strh	r3, [r7, #22]
  tmpsmcr |= TIM_EncoderMode;
 800b2ba:	8afa      	ldrh	r2, [r7, #22]
 800b2bc:	897b      	ldrh	r3, [r7, #10]
 800b2be:	4313      	orrs	r3, r2
 800b2c0:	82fb      	strh	r3, [r7, #22]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 800b2c2:	8abb      	ldrh	r3, [r7, #20]
 800b2c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b2c8:	f023 0303 	bic.w	r3, r3, #3
 800b2cc:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 800b2ce:	8abb      	ldrh	r3, [r7, #20]
 800b2d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b2d4:	f043 0301 	orr.w	r3, r3, #1
 800b2d8:	82bb      	strh	r3, [r7, #20]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
 800b2da:	8a7b      	ldrh	r3, [r7, #18]
 800b2dc:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800b2e0:	827b      	strh	r3, [r7, #18]
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 800b2e2:	88fb      	ldrh	r3, [r7, #6]
 800b2e4:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800b2e8:	b29a      	uxth	r2, r3
 800b2ea:	893b      	ldrh	r3, [r7, #8]
 800b2ec:	4313      	orrs	r3, r2
 800b2ee:	b29a      	uxth	r2, r3
 800b2f0:	8a7b      	ldrh	r3, [r7, #18]
 800b2f2:	4313      	orrs	r3, r2
 800b2f4:	827b      	strh	r3, [r7, #18]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b2f6:	68fb      	ldr	r3, [r7, #12]
 800b2f8:	8afa      	ldrh	r2, [r7, #22]
 800b2fa:	811a      	strh	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	8aba      	ldrh	r2, [r7, #20]
 800b300:	831a      	strh	r2, [r3, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	8a7a      	ldrh	r2, [r7, #18]
 800b306:	841a      	strh	r2, [r3, #32]
}
 800b308:	f107 071c 	add.w	r7, r7, #28
 800b30c:	46bd      	mov	sp, r7
 800b30e:	bc80      	pop	{r7}
 800b310:	4770      	bx	lr
 800b312:	bf00      	nop

0800b314 <TIM_SelectHallSensor>:
  * @param  NewState: new state of the TIMx Hall sensor interface.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 800b314:	b480      	push	{r7}
 800b316:	b083      	sub	sp, #12
 800b318:	af00      	add	r7, sp, #0
 800b31a:	6078      	str	r0, [r7, #4]
 800b31c:	460b      	mov	r3, r1
 800b31e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800b320:	78fb      	ldrb	r3, [r7, #3]
 800b322:	2b00      	cmp	r3, #0
 800b324:	d008      	beq.n	800b338 <TIM_SelectHallSensor+0x24>
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= TIM_CR2_TI1S;
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	889b      	ldrh	r3, [r3, #4]
 800b32a:	b29b      	uxth	r3, r3
 800b32c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b330:	b29a      	uxth	r2, r3
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	809a      	strh	r2, [r3, #4]
 800b336:	e007      	b.n	800b348 <TIM_SelectHallSensor+0x34>
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_TI1S;
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	889b      	ldrh	r3, [r3, #4]
 800b33c:	b29b      	uxth	r3, r3
 800b33e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b342:	b29a      	uxth	r2, r3
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	809a      	strh	r2, [r3, #4]
  }
}
 800b348:	f107 070c 	add.w	r7, r7, #12
 800b34c:	46bd      	mov	sp, r7
 800b34e:	bc80      	pop	{r7}
 800b350:	4770      	bx	lr
 800b352:	bf00      	nop

0800b354 <TIM_RemapConfig>:
  *            @arg TIM11_HSE:      TIM11 CH4 input is connected to HSE_RTC clock
  *                                 (HSE divided by a programmable prescaler)  
  * @retval None
  */
void TIM_RemapConfig(TIM_TypeDef* TIMx, uint16_t TIM_Remap)
{
 800b354:	b480      	push	{r7}
 800b356:	b083      	sub	sp, #12
 800b358:	af00      	add	r7, sp, #0
 800b35a:	6078      	str	r0, [r7, #4]
 800b35c:	460b      	mov	r3, r1
 800b35e:	807b      	strh	r3, [r7, #2]
 /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_REMAP(TIM_Remap));

  /* Set the Timer remapping configuration */
  TIMx->OR =  TIM_Remap;
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	887a      	ldrh	r2, [r7, #2]
 800b364:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
}
 800b368:	f107 070c 	add.w	r7, r7, #12
 800b36c:	46bd      	mov	sp, r7
 800b36e:	bc80      	pop	{r7}
 800b370:	4770      	bx	lr
 800b372:	bf00      	nop

0800b374 <TI1_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 800b374:	b480      	push	{r7}
 800b376:	b087      	sub	sp, #28
 800b378:	af00      	add	r7, sp, #0
 800b37a:	60f8      	str	r0, [r7, #12]
 800b37c:	8179      	strh	r1, [r7, #10]
 800b37e:	813a      	strh	r2, [r7, #8]
 800b380:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0;
 800b382:	f04f 0300 	mov.w	r3, #0
 800b386:	82fb      	strh	r3, [r7, #22]
 800b388:	f04f 0300 	mov.w	r3, #0
 800b38c:	82bb      	strh	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	8c1b      	ldrh	r3, [r3, #32]
 800b392:	b29b      	uxth	r3, r3
 800b394:	f023 0301 	bic.w	r3, r3, #1
 800b398:	b29a      	uxth	r2, r3
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	8b1b      	ldrh	r3, [r3, #24]
 800b3a2:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	8c1b      	ldrh	r3, [r3, #32]
 800b3a8:	82bb      	strh	r3, [r7, #20]

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
 800b3aa:	8afb      	ldrh	r3, [r7, #22]
 800b3ac:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 800b3b0:	82fb      	strh	r3, [r7, #22]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 800b3b2:	88fb      	ldrh	r3, [r7, #6]
 800b3b4:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800b3b8:	b29a      	uxth	r2, r3
 800b3ba:	893b      	ldrh	r3, [r7, #8]
 800b3bc:	4313      	orrs	r3, r2
 800b3be:	b29a      	uxth	r2, r3
 800b3c0:	8afb      	ldrh	r3, [r7, #22]
 800b3c2:	4313      	orrs	r3, r2
 800b3c4:	82fb      	strh	r3, [r7, #22]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b3c6:	8abb      	ldrh	r3, [r7, #20]
 800b3c8:	f023 030a 	bic.w	r3, r3, #10
 800b3cc:	82bb      	strh	r3, [r7, #20]
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 800b3ce:	897a      	ldrh	r2, [r7, #10]
 800b3d0:	8abb      	ldrh	r3, [r7, #20]
 800b3d2:	4313      	orrs	r3, r2
 800b3d4:	b29b      	uxth	r3, r3
 800b3d6:	f043 0301 	orr.w	r3, r3, #1
 800b3da:	82bb      	strh	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	8afa      	ldrh	r2, [r7, #22]
 800b3e0:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	8aba      	ldrh	r2, [r7, #20]
 800b3e6:	841a      	strh	r2, [r3, #32]
}
 800b3e8:	f107 071c 	add.w	r7, r7, #28
 800b3ec:	46bd      	mov	sp, r7
 800b3ee:	bc80      	pop	{r7}
 800b3f0:	4770      	bx	lr
 800b3f2:	bf00      	nop

0800b3f4 <TI2_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 800b3f4:	b480      	push	{r7}
 800b3f6:	b087      	sub	sp, #28
 800b3f8:	af00      	add	r7, sp, #0
 800b3fa:	60f8      	str	r0, [r7, #12]
 800b3fc:	8179      	strh	r1, [r7, #10]
 800b3fe:	813a      	strh	r2, [r7, #8]
 800b400:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
 800b402:	f04f 0300 	mov.w	r3, #0
 800b406:	82fb      	strh	r3, [r7, #22]
 800b408:	f04f 0300 	mov.w	r3, #0
 800b40c:	82bb      	strh	r3, [r7, #20]
 800b40e:	f04f 0300 	mov.w	r3, #0
 800b412:	827b      	strh	r3, [r7, #18]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	8c1b      	ldrh	r3, [r3, #32]
 800b418:	b29b      	uxth	r3, r3
 800b41a:	f023 0310 	bic.w	r3, r3, #16
 800b41e:	b29a      	uxth	r2, r3
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b424:	68fb      	ldr	r3, [r7, #12]
 800b426:	8b1b      	ldrh	r3, [r3, #24]
 800b428:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	8c1b      	ldrh	r3, [r3, #32]
 800b42e:	82bb      	strh	r3, [r7, #20]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
 800b430:	897b      	ldrh	r3, [r7, #10]
 800b432:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800b436:	827b      	strh	r3, [r7, #18]

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 800b438:	8afb      	ldrh	r3, [r7, #22]
 800b43a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b43e:	ea4f 5303 	mov.w	r3, r3, lsl #20
 800b442:	ea4f 5313 	mov.w	r3, r3, lsr #20
 800b446:	82fb      	strh	r3, [r7, #22]
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 800b448:	88fb      	ldrh	r3, [r7, #6]
 800b44a:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800b44e:	b29a      	uxth	r2, r3
 800b450:	8afb      	ldrh	r3, [r7, #22]
 800b452:	4313      	orrs	r3, r2
 800b454:	82fb      	strh	r3, [r7, #22]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 800b456:	893b      	ldrh	r3, [r7, #8]
 800b458:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800b45c:	b29a      	uxth	r2, r3
 800b45e:	8afb      	ldrh	r3, [r7, #22]
 800b460:	4313      	orrs	r3, r2
 800b462:	82fb      	strh	r3, [r7, #22]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b464:	8abb      	ldrh	r3, [r7, #20]
 800b466:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800b46a:	82bb      	strh	r3, [r7, #20]
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 800b46c:	8a7a      	ldrh	r2, [r7, #18]
 800b46e:	8abb      	ldrh	r3, [r7, #20]
 800b470:	4313      	orrs	r3, r2
 800b472:	b29b      	uxth	r3, r3
 800b474:	f043 0310 	orr.w	r3, r3, #16
 800b478:	82bb      	strh	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	8afa      	ldrh	r2, [r7, #22]
 800b47e:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b480:	68fb      	ldr	r3, [r7, #12]
 800b482:	8aba      	ldrh	r2, [r7, #20]
 800b484:	841a      	strh	r2, [r3, #32]
}
 800b486:	f107 071c 	add.w	r7, r7, #28
 800b48a:	46bd      	mov	sp, r7
 800b48c:	bc80      	pop	{r7}
 800b48e:	4770      	bx	lr

0800b490 <TI3_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 800b490:	b480      	push	{r7}
 800b492:	b087      	sub	sp, #28
 800b494:	af00      	add	r7, sp, #0
 800b496:	60f8      	str	r0, [r7, #12]
 800b498:	8179      	strh	r1, [r7, #10]
 800b49a:	813a      	strh	r2, [r7, #8]
 800b49c:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 800b49e:	f04f 0300 	mov.w	r3, #0
 800b4a2:	82fb      	strh	r3, [r7, #22]
 800b4a4:	f04f 0300 	mov.w	r3, #0
 800b4a8:	82bb      	strh	r3, [r7, #20]
 800b4aa:	f04f 0300 	mov.w	r3, #0
 800b4ae:	827b      	strh	r3, [r7, #18]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	8c1b      	ldrh	r3, [r3, #32]
 800b4b4:	b29b      	uxth	r3, r3
 800b4b6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b4ba:	b29a      	uxth	r2, r3
 800b4bc:	68fb      	ldr	r3, [r7, #12]
 800b4be:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800b4c0:	68fb      	ldr	r3, [r7, #12]
 800b4c2:	8b9b      	ldrh	r3, [r3, #28]
 800b4c4:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	8c1b      	ldrh	r3, [r3, #32]
 800b4ca:	82bb      	strh	r3, [r7, #20]
  tmp = (uint16_t)(TIM_ICPolarity << 8);
 800b4cc:	897b      	ldrh	r3, [r7, #10]
 800b4ce:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800b4d2:	827b      	strh	r3, [r7, #18]

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
 800b4d4:	8afb      	ldrh	r3, [r7, #22]
 800b4d6:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 800b4da:	82fb      	strh	r3, [r7, #22]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 800b4dc:	88fb      	ldrh	r3, [r7, #6]
 800b4de:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800b4e2:	b29a      	uxth	r2, r3
 800b4e4:	893b      	ldrh	r3, [r7, #8]
 800b4e6:	4313      	orrs	r3, r2
 800b4e8:	b29a      	uxth	r2, r3
 800b4ea:	8afb      	ldrh	r3, [r7, #22]
 800b4ec:	4313      	orrs	r3, r2
 800b4ee:	82fb      	strh	r3, [r7, #22]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800b4f0:	8abb      	ldrh	r3, [r7, #20]
 800b4f2:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800b4f6:	82bb      	strh	r3, [r7, #20]
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 800b4f8:	8a7a      	ldrh	r2, [r7, #18]
 800b4fa:	8abb      	ldrh	r3, [r7, #20]
 800b4fc:	4313      	orrs	r3, r2
 800b4fe:	b29b      	uxth	r3, r3
 800b500:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b504:	82bb      	strh	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	8afa      	ldrh	r2, [r7, #22]
 800b50a:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	8aba      	ldrh	r2, [r7, #20]
 800b510:	841a      	strh	r2, [r3, #32]
}
 800b512:	f107 071c 	add.w	r7, r7, #28
 800b516:	46bd      	mov	sp, r7
 800b518:	bc80      	pop	{r7}
 800b51a:	4770      	bx	lr

0800b51c <TI4_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 800b51c:	b480      	push	{r7}
 800b51e:	b087      	sub	sp, #28
 800b520:	af00      	add	r7, sp, #0
 800b522:	60f8      	str	r0, [r7, #12]
 800b524:	8179      	strh	r1, [r7, #10]
 800b526:	813a      	strh	r2, [r7, #8]
 800b528:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 800b52a:	f04f 0300 	mov.w	r3, #0
 800b52e:	82fb      	strh	r3, [r7, #22]
 800b530:	f04f 0300 	mov.w	r3, #0
 800b534:	82bb      	strh	r3, [r7, #20]
 800b536:	f04f 0300 	mov.w	r3, #0
 800b53a:	827b      	strh	r3, [r7, #18]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	8c1b      	ldrh	r3, [r3, #32]
 800b540:	b29b      	uxth	r3, r3
 800b542:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b546:	b29a      	uxth	r2, r3
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	8b9b      	ldrh	r3, [r3, #28]
 800b550:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 800b552:	68fb      	ldr	r3, [r7, #12]
 800b554:	8c1b      	ldrh	r3, [r3, #32]
 800b556:	82bb      	strh	r3, [r7, #20]
  tmp = (uint16_t)(TIM_ICPolarity << 12);
 800b558:	897b      	ldrh	r3, [r7, #10]
 800b55a:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800b55e:	827b      	strh	r3, [r7, #18]

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 800b560:	8afb      	ldrh	r3, [r7, #22]
 800b562:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b566:	ea4f 5303 	mov.w	r3, r3, lsl #20
 800b56a:	ea4f 5313 	mov.w	r3, r3, lsr #20
 800b56e:	82fb      	strh	r3, [r7, #22]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 800b570:	893b      	ldrh	r3, [r7, #8]
 800b572:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800b576:	b29a      	uxth	r2, r3
 800b578:	8afb      	ldrh	r3, [r7, #22]
 800b57a:	4313      	orrs	r3, r2
 800b57c:	82fb      	strh	r3, [r7, #22]
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 800b57e:	88fb      	ldrh	r3, [r7, #6]
 800b580:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800b584:	b29a      	uxth	r2, r3
 800b586:	8afb      	ldrh	r3, [r7, #22]
 800b588:	4313      	orrs	r3, r2
 800b58a:	82fb      	strh	r3, [r7, #22]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800b58c:	8abb      	ldrh	r3, [r7, #20]
 800b58e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b592:	ea4f 4343 	mov.w	r3, r3, lsl #17
 800b596:	ea4f 4353 	mov.w	r3, r3, lsr #17
 800b59a:	82bb      	strh	r3, [r7, #20]
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 800b59c:	8a7a      	ldrh	r2, [r7, #18]
 800b59e:	8abb      	ldrh	r3, [r7, #20]
 800b5a0:	4313      	orrs	r3, r2
 800b5a2:	b29b      	uxth	r3, r3
 800b5a4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800b5a8:	82bb      	strh	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	8afa      	ldrh	r2, [r7, #22]
 800b5ae:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800b5b0:	68fb      	ldr	r3, [r7, #12]
 800b5b2:	8aba      	ldrh	r2, [r7, #20]
 800b5b4:	841a      	strh	r2, [r3, #32]
}
 800b5b6:	f107 071c 	add.w	r7, r7, #28
 800b5ba:	46bd      	mov	sp, r7
 800b5bc:	bc80      	pop	{r7}
 800b5be:	4770      	bx	lr

0800b5c0 <USART_DeInit>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5 or 6 to select the USART or 
  *         UART peripheral.
  * @retval None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
 800b5c0:	b580      	push	{r7, lr}
 800b5c2:	b082      	sub	sp, #8
 800b5c4:	af00      	add	r7, sp, #0
 800b5c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
 800b5c8:	687a      	ldr	r2, [r7, #4]
 800b5ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b5ce:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800b5d2:	429a      	cmp	r2, r3
 800b5d4:	d10c      	bne.n	800b5f0 <USART_DeInit+0x30>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 800b5d6:	f04f 0010 	mov.w	r0, #16
 800b5da:	f04f 0101 	mov.w	r1, #1
 800b5de:	f7fd ff7f 	bl	80094e0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 800b5e2:	f04f 0010 	mov.w	r0, #16
 800b5e6:	f04f 0100 	mov.w	r1, #0
 800b5ea:	f7fd ff79 	bl	80094e0 <RCC_APB2PeriphResetCmd>
 800b5ee:	e062      	b.n	800b6b6 <USART_DeInit+0xf6>
  }
  else if (USARTx == USART2)
 800b5f0:	687a      	ldr	r2, [r7, #4]
 800b5f2:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 800b5f6:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800b5fa:	429a      	cmp	r2, r3
 800b5fc:	d10c      	bne.n	800b618 <USART_DeInit+0x58>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 800b5fe:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800b602:	f04f 0101 	mov.w	r1, #1
 800b606:	f7fd ff41 	bl	800948c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 800b60a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800b60e:	f04f 0100 	mov.w	r1, #0
 800b612:	f7fd ff3b 	bl	800948c <RCC_APB1PeriphResetCmd>
 800b616:	e04e      	b.n	800b6b6 <USART_DeInit+0xf6>
  }
  else if (USARTx == USART3)
 800b618:	687a      	ldr	r2, [r7, #4]
 800b61a:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 800b61e:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800b622:	429a      	cmp	r2, r3
 800b624:	d10c      	bne.n	800b640 <USART_DeInit+0x80>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 800b626:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800b62a:	f04f 0101 	mov.w	r1, #1
 800b62e:	f7fd ff2d 	bl	800948c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 800b632:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800b636:	f04f 0100 	mov.w	r1, #0
 800b63a:	f7fd ff27 	bl	800948c <RCC_APB1PeriphResetCmd>
 800b63e:	e03a      	b.n	800b6b6 <USART_DeInit+0xf6>
  }    
  else if (USARTx == UART4)
 800b640:	687a      	ldr	r2, [r7, #4]
 800b642:	f44f 4398 	mov.w	r3, #19456	; 0x4c00
 800b646:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800b64a:	429a      	cmp	r2, r3
 800b64c:	d10c      	bne.n	800b668 <USART_DeInit+0xa8>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 800b64e:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800b652:	f04f 0101 	mov.w	r1, #1
 800b656:	f7fd ff19 	bl	800948c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 800b65a:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800b65e:	f04f 0100 	mov.w	r1, #0
 800b662:	f7fd ff13 	bl	800948c <RCC_APB1PeriphResetCmd>
 800b666:	e026      	b.n	800b6b6 <USART_DeInit+0xf6>
  }
  else if (USARTx == UART5)
 800b668:	687a      	ldr	r2, [r7, #4]
 800b66a:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 800b66e:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800b672:	429a      	cmp	r2, r3
 800b674:	d10c      	bne.n	800b690 <USART_DeInit+0xd0>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 800b676:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800b67a:	f04f 0101 	mov.w	r1, #1
 800b67e:	f7fd ff05 	bl	800948c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 800b682:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800b686:	f04f 0100 	mov.w	r1, #0
 800b68a:	f7fd feff 	bl	800948c <RCC_APB1PeriphResetCmd>
 800b68e:	e012      	b.n	800b6b6 <USART_DeInit+0xf6>
  }     
  else
  {
    if (USARTx == USART6)
 800b690:	687a      	ldr	r2, [r7, #4]
 800b692:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800b696:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800b69a:	429a      	cmp	r2, r3
 800b69c:	d10b      	bne.n	800b6b6 <USART_DeInit+0xf6>
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
 800b69e:	f04f 0020 	mov.w	r0, #32
 800b6a2:	f04f 0101 	mov.w	r1, #1
 800b6a6:	f7fd ff1b 	bl	80094e0 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
 800b6aa:	f04f 0020 	mov.w	r0, #32
 800b6ae:	f04f 0100 	mov.w	r1, #0
 800b6b2:	f7fd ff15 	bl	80094e0 <RCC_APB2PeriphResetCmd>
    }
  }
}
 800b6b6:	f107 0708 	add.w	r7, r7, #8
 800b6ba:	46bd      	mov	sp, r7
 800b6bc:	bd80      	pop	{r7, pc}
 800b6be:	bf00      	nop

0800b6c0 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800b6c0:	b580      	push	{r7, lr}
 800b6c2:	b08a      	sub	sp, #40	; 0x28
 800b6c4:	af00      	add	r7, sp, #0
 800b6c6:	6078      	str	r0, [r7, #4]
 800b6c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 800b6ca:	f04f 0300 	mov.w	r3, #0
 800b6ce:	627b      	str	r3, [r7, #36]	; 0x24
 800b6d0:	f04f 0300 	mov.w	r3, #0
 800b6d4:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 800b6d6:	f04f 0300 	mov.w	r3, #0
 800b6da:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 800b6dc:	f04f 0300 	mov.w	r3, #0
 800b6e0:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	8a1b      	ldrh	r3, [r3, #16]
 800b6e6:	b29b      	uxth	r3, r3
 800b6e8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 800b6ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6ec:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800b6f0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 800b6f2:	683b      	ldr	r3, [r7, #0]
 800b6f4:	88db      	ldrh	r3, [r3, #6]
 800b6f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b6f8:	4313      	orrs	r3, r2
 800b6fa:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 800b6fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6fe:	b29a      	uxth	r2, r3
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	899b      	ldrh	r3, [r3, #12]
 800b708:	b29b      	uxth	r3, r3
 800b70a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 800b70c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b70e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800b712:	f023 030c 	bic.w	r3, r3, #12
 800b716:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800b718:	683b      	ldr	r3, [r7, #0]
 800b71a:	889a      	ldrh	r2, [r3, #4]
 800b71c:	683b      	ldr	r3, [r7, #0]
 800b71e:	891b      	ldrh	r3, [r3, #8]
 800b720:	4313      	orrs	r3, r2
 800b722:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 800b724:	683b      	ldr	r3, [r7, #0]
 800b726:	895b      	ldrh	r3, [r3, #10]

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800b728:	4313      	orrs	r3, r2
 800b72a:	b29b      	uxth	r3, r3
 800b72c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b72e:	4313      	orrs	r3, r2
 800b730:	627b      	str	r3, [r7, #36]	; 0x24
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 800b732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b734:	b29a      	uxth	r2, r3
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	8a9b      	ldrh	r3, [r3, #20]
 800b73e:	b29b      	uxth	r3, r3
 800b740:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 800b742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b744:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b748:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 800b74a:	683b      	ldr	r3, [r7, #0]
 800b74c:	899b      	ldrh	r3, [r3, #12]
 800b74e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b750:	4313      	orrs	r3, r2
 800b752:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 800b754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b756:	b29a      	uxth	r2, r3
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 800b75c:	f107 0308 	add.w	r3, r7, #8
 800b760:	4618      	mov	r0, r3
 800b762:	f7fd fbf3 	bl	8008f4c <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 800b766:	687a      	ldr	r2, [r7, #4]
 800b768:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b76c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800b770:	429a      	cmp	r2, r3
 800b772:	d006      	beq.n	800b782 <USART_Init+0xc2>
 800b774:	687a      	ldr	r2, [r7, #4]
 800b776:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800b77a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800b77e:	429a      	cmp	r2, r3
 800b780:	d102      	bne.n	800b788 <USART_Init+0xc8>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 800b782:	697b      	ldr	r3, [r7, #20]
 800b784:	623b      	str	r3, [r7, #32]
 800b786:	e001      	b.n	800b78c <USART_Init+0xcc>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 800b788:	693b      	ldr	r3, [r7, #16]
 800b78a:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	899b      	ldrh	r3, [r3, #12]
 800b790:	b29b      	uxth	r3, r3
 800b792:	b29b      	uxth	r3, r3
 800b794:	b21b      	sxth	r3, r3
 800b796:	2b00      	cmp	r3, #0
 800b798:	da0f      	bge.n	800b7ba <USART_Init+0xfa>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 800b79a:	6a3a      	ldr	r2, [r7, #32]
 800b79c:	4613      	mov	r3, r2
 800b79e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800b7a2:	189b      	adds	r3, r3, r2
 800b7a4:	ea4f 0283 	mov.w	r2, r3, lsl #2
 800b7a8:	189a      	adds	r2, r3, r2
 800b7aa:	683b      	ldr	r3, [r7, #0]
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b7b2:	fbb2 f3f3 	udiv	r3, r2, r3
 800b7b6:	61fb      	str	r3, [r7, #28]
 800b7b8:	e00e      	b.n	800b7d8 <USART_Init+0x118>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 800b7ba:	6a3a      	ldr	r2, [r7, #32]
 800b7bc:	4613      	mov	r3, r2
 800b7be:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800b7c2:	189b      	adds	r3, r3, r2
 800b7c4:	ea4f 0283 	mov.w	r2, r3, lsl #2
 800b7c8:	189a      	adds	r2, r3, r2
 800b7ca:	683b      	ldr	r3, [r7, #0]
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800b7d2:	fbb2 f3f3 	udiv	r3, r2, r3
 800b7d6:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 800b7d8:	69fa      	ldr	r2, [r7, #28]
 800b7da:	f248 531f 	movw	r3, #34079	; 0x851f
 800b7de:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 800b7e2:	fba3 1302 	umull	r1, r3, r3, r2
 800b7e6:	ea4f 1353 	mov.w	r3, r3, lsr #5
 800b7ea:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800b7ee:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 800b7f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7f2:	ea4f 1313 	mov.w	r3, r3, lsr #4
 800b7f6:	f04f 0264 	mov.w	r2, #100	; 0x64
 800b7fa:	fb02 f303 	mul.w	r3, r2, r3
 800b7fe:	69fa      	ldr	r2, [r7, #28]
 800b800:	1ad3      	subs	r3, r2, r3
 800b802:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	899b      	ldrh	r3, [r3, #12]
 800b808:	b29b      	uxth	r3, r3
 800b80a:	b29b      	uxth	r3, r3
 800b80c:	b21b      	sxth	r3, r3
 800b80e:	2b00      	cmp	r3, #0
 800b810:	da12      	bge.n	800b838 <USART_Init+0x178>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 800b812:	69bb      	ldr	r3, [r7, #24]
 800b814:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800b818:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800b81c:	f248 531f 	movw	r3, #34079	; 0x851f
 800b820:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 800b824:	fba3 1302 	umull	r1, r3, r3, r2
 800b828:	ea4f 1353 	mov.w	r3, r3, lsr #5
 800b82c:	f003 0307 	and.w	r3, r3, #7
 800b830:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b832:	4313      	orrs	r3, r2
 800b834:	627b      	str	r3, [r7, #36]	; 0x24
 800b836:	e011      	b.n	800b85c <USART_Init+0x19c>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 800b838:	69bb      	ldr	r3, [r7, #24]
 800b83a:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800b83e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800b842:	f248 531f 	movw	r3, #34079	; 0x851f
 800b846:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 800b84a:	fba3 1302 	umull	r1, r3, r3, r2
 800b84e:	ea4f 1353 	mov.w	r3, r3, lsr #5
 800b852:	f003 030f 	and.w	r3, r3, #15
 800b856:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b858:	4313      	orrs	r3, r2
 800b85a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 800b85c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b85e:	b29a      	uxth	r2, r3
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	811a      	strh	r2, [r3, #8]
}
 800b864:	f107 0728 	add.w	r7, r7, #40	; 0x28
 800b868:	46bd      	mov	sp, r7
 800b86a:	bd80      	pop	{r7, pc}

0800b86c <USART_StructInit>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
 800b86c:	b480      	push	{r7}
 800b86e:	b083      	sub	sp, #12
 800b870:	af00      	add	r7, sp, #0
 800b872:	6078      	str	r0, [r7, #4]
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800b87a:	601a      	str	r2, [r3, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	f04f 0200 	mov.w	r2, #0
 800b882:	809a      	strh	r2, [r3, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	f04f 0200 	mov.w	r2, #0
 800b88a:	80da      	strh	r2, [r3, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	f04f 0200 	mov.w	r2, #0
 800b892:	811a      	strh	r2, [r3, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	f04f 020c 	mov.w	r2, #12
 800b89a:	815a      	strh	r2, [r3, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	f04f 0200 	mov.w	r2, #0
 800b8a2:	819a      	strh	r2, [r3, #12]
}
 800b8a4:	f107 070c 	add.w	r7, r7, #12
 800b8a8:	46bd      	mov	sp, r7
 800b8aa:	bc80      	pop	{r7}
 800b8ac:	4770      	bx	lr
 800b8ae:	bf00      	nop

0800b8b0 <USART_ClockInit>:
  *         contains the configuration information for the specified  USART peripheral.
  * @note   The Smart Card and Synchronous modes are not available for UART4 and UART5.    
  * @retval None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 800b8b0:	b480      	push	{r7}
 800b8b2:	b085      	sub	sp, #20
 800b8b4:	af00      	add	r7, sp, #0
 800b8b6:	6078      	str	r0, [r7, #4]
 800b8b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00;
 800b8ba:	f04f 0300 	mov.w	r3, #0
 800b8be:	60fb      	str	r3, [r7, #12]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	8a1b      	ldrh	r3, [r3, #16]
 800b8c4:	b29b      	uxth	r3, r3
 800b8c6:	60fb      	str	r3, [r7, #12]
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)CR2_CLOCK_CLEAR_MASK);
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800b8ce:	60fb      	str	r3, [r7, #12]
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 800b8d0:	683b      	ldr	r3, [r7, #0]
 800b8d2:	881a      	ldrh	r2, [r3, #0]
 800b8d4:	683b      	ldr	r3, [r7, #0]
 800b8d6:	885b      	ldrh	r3, [r3, #2]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 800b8d8:	4313      	orrs	r3, r2
 800b8da:	b29a      	uxth	r2, r3
 800b8dc:	683b      	ldr	r3, [r7, #0]
 800b8de:	889b      	ldrh	r3, [r3, #4]
 800b8e0:	4313      	orrs	r3, r2
 800b8e2:	b29a      	uxth	r2, r3
 800b8e4:	683b      	ldr	r3, [r7, #0]
 800b8e6:	88db      	ldrh	r3, [r3, #6]
 800b8e8:	4313      	orrs	r3, r2
 800b8ea:	b29b      	uxth	r3, r3
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 800b8ec:	68fa      	ldr	r2, [r7, #12]
 800b8ee:	4313      	orrs	r3, r2
 800b8f0:	60fb      	str	r3, [r7, #12]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 800b8f2:	68fb      	ldr	r3, [r7, #12]
 800b8f4:	b29a      	uxth	r2, r3
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	821a      	strh	r2, [r3, #16]
}
 800b8fa:	f107 0714 	add.w	r7, r7, #20
 800b8fe:	46bd      	mov	sp, r7
 800b900:	bc80      	pop	{r7}
 800b902:	4770      	bx	lr

0800b904 <USART_ClockStructInit>:
  * @param  USART_ClockInitStruct: pointer to a USART_ClockInitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 800b904:	b480      	push	{r7}
 800b906:	b083      	sub	sp, #12
 800b908:	af00      	add	r7, sp, #0
 800b90a:	6078      	str	r0, [r7, #4]
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	f04f 0200 	mov.w	r2, #0
 800b912:	801a      	strh	r2, [r3, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	f04f 0200 	mov.w	r2, #0
 800b91a:	805a      	strh	r2, [r3, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	f04f 0200 	mov.w	r2, #0
 800b922:	809a      	strh	r2, [r3, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	f04f 0200 	mov.w	r2, #0
 800b92a:	80da      	strh	r2, [r3, #6]
}
 800b92c:	f107 070c 	add.w	r7, r7, #12
 800b930:	46bd      	mov	sp, r7
 800b932:	bc80      	pop	{r7}
 800b934:	4770      	bx	lr
 800b936:	bf00      	nop

0800b938 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 800b938:	b480      	push	{r7}
 800b93a:	b083      	sub	sp, #12
 800b93c:	af00      	add	r7, sp, #0
 800b93e:	6078      	str	r0, [r7, #4]
 800b940:	460b      	mov	r3, r1
 800b942:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800b944:	78fb      	ldrb	r3, [r7, #3]
 800b946:	2b00      	cmp	r3, #0
 800b948:	d008      	beq.n	800b95c <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	899b      	ldrh	r3, [r3, #12]
 800b94e:	b29b      	uxth	r3, r3
 800b950:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b954:	b29a      	uxth	r2, r3
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	819a      	strh	r2, [r3, #12]
 800b95a:	e007      	b.n	800b96c <USART_Cmd+0x34>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	899b      	ldrh	r3, [r3, #12]
 800b960:	b29b      	uxth	r3, r3
 800b962:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b966:	b29a      	uxth	r2, r3
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	819a      	strh	r2, [r3, #12]
  }
}
 800b96c:	f107 070c 	add.w	r7, r7, #12
 800b970:	46bd      	mov	sp, r7
 800b972:	bc80      	pop	{r7}
 800b974:	4770      	bx	lr
 800b976:	bf00      	nop

0800b978 <USART_SetPrescaler>:
  * @param  USART_Prescaler: specifies the prescaler clock. 
  * @note   The function is used for IrDA mode with UART4 and UART5.   
  * @retval None
  */
void USART_SetPrescaler(USART_TypeDef* USARTx, uint8_t USART_Prescaler)
{ 
 800b978:	b480      	push	{r7}
 800b97a:	b083      	sub	sp, #12
 800b97c:	af00      	add	r7, sp, #0
 800b97e:	6078      	str	r0, [r7, #4]
 800b980:	460b      	mov	r3, r1
 800b982:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= USART_GTPR_GT;
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	8b1b      	ldrh	r3, [r3, #24]
 800b988:	b29b      	uxth	r3, r3
 800b98a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800b98e:	b29a      	uxth	r2, r3
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	831a      	strh	r2, [r3, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	8b1b      	ldrh	r3, [r3, #24]
 800b998:	b29a      	uxth	r2, r3
 800b99a:	78fb      	ldrb	r3, [r7, #3]
 800b99c:	b29b      	uxth	r3, r3
 800b99e:	4313      	orrs	r3, r2
 800b9a0:	b29a      	uxth	r2, r3
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	831a      	strh	r2, [r3, #24]
}
 800b9a6:	f107 070c 	add.w	r7, r7, #12
 800b9aa:	46bd      	mov	sp, r7
 800b9ac:	bc80      	pop	{r7}
 800b9ae:	4770      	bx	lr

0800b9b0 <USART_OverSampling8Cmd>:
  * @param  NewState: new state of the USART 8x oversampling mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_OverSampling8Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 800b9b0:	b480      	push	{r7}
 800b9b2:	b083      	sub	sp, #12
 800b9b4:	af00      	add	r7, sp, #0
 800b9b6:	6078      	str	r0, [r7, #4]
 800b9b8:	460b      	mov	r3, r1
 800b9ba:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800b9bc:	78fb      	ldrb	r3, [r7, #3]
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d00a      	beq.n	800b9d8 <USART_OverSampling8Cmd+0x28>
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_OVER8;
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	899b      	ldrh	r3, [r3, #12]
 800b9c6:	b29b      	uxth	r3, r3
 800b9c8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b9cc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b9d0:	b29a      	uxth	r2, r3
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	819a      	strh	r2, [r3, #12]
 800b9d6:	e009      	b.n	800b9ec <USART_OverSampling8Cmd+0x3c>
  }
  else
  {
    /* Disable the 8x Oversampling mode by clearing the OVER8 bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_OVER8);
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	899b      	ldrh	r3, [r3, #12]
 800b9dc:	b29b      	uxth	r3, r3
 800b9de:	ea4f 4343 	mov.w	r3, r3, lsl #17
 800b9e2:	ea4f 4353 	mov.w	r3, r3, lsr #17
 800b9e6:	b29a      	uxth	r2, r3
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	819a      	strh	r2, [r3, #12]
  }
}  
 800b9ec:	f107 070c 	add.w	r7, r7, #12
 800b9f0:	46bd      	mov	sp, r7
 800b9f2:	bc80      	pop	{r7}
 800b9f4:	4770      	bx	lr
 800b9f6:	bf00      	nop

0800b9f8 <USART_OneBitMethodCmd>:
  * @param  NewState: new state of the USART one bit sampling method.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_OneBitMethodCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 800b9f8:	b480      	push	{r7}
 800b9fa:	b083      	sub	sp, #12
 800b9fc:	af00      	add	r7, sp, #0
 800b9fe:	6078      	str	r0, [r7, #4]
 800ba00:	460b      	mov	r3, r1
 800ba02:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800ba04:	78fb      	ldrb	r3, [r7, #3]
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d008      	beq.n	800ba1c <USART_OneBitMethodCmd+0x24>
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_ONEBIT;
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	8a9b      	ldrh	r3, [r3, #20]
 800ba0e:	b29b      	uxth	r3, r3
 800ba10:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800ba14:	b29a      	uxth	r2, r3
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	829a      	strh	r2, [r3, #20]
 800ba1a:	e007      	b.n	800ba2c <USART_OneBitMethodCmd+0x34>
  }
  else
  {
    /* Disable the one bit method by clearing the ONEBITE bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_ONEBIT);
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	8a9b      	ldrh	r3, [r3, #20]
 800ba20:	b29b      	uxth	r3, r3
 800ba22:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ba26:	b29a      	uxth	r2, r3
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	829a      	strh	r2, [r3, #20]
  }
}
 800ba2c:	f107 070c 	add.w	r7, r7, #12
 800ba30:	46bd      	mov	sp, r7
 800ba32:	bc80      	pop	{r7}
 800ba34:	4770      	bx	lr
 800ba36:	bf00      	nop

0800ba38 <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 800ba38:	b480      	push	{r7}
 800ba3a:	b083      	sub	sp, #12
 800ba3c:	af00      	add	r7, sp, #0
 800ba3e:	6078      	str	r0, [r7, #4]
 800ba40:	460b      	mov	r3, r1
 800ba42:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 800ba44:	887b      	ldrh	r3, [r7, #2]
 800ba46:	ea4f 53c3 	mov.w	r3, r3, lsl #23
 800ba4a:	ea4f 53d3 	mov.w	r3, r3, lsr #23
 800ba4e:	b29a      	uxth	r2, r3
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	809a      	strh	r2, [r3, #4]
}
 800ba54:	f107 070c 	add.w	r7, r7, #12
 800ba58:	46bd      	mov	sp, r7
 800ba5a:	bc80      	pop	{r7}
 800ba5c:	4770      	bx	lr
 800ba5e:	bf00      	nop

0800ba60 <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5 or 6 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 800ba60:	b480      	push	{r7}
 800ba62:	b083      	sub	sp, #12
 800ba64:	af00      	add	r7, sp, #0
 800ba66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	889b      	ldrh	r3, [r3, #4]
 800ba6c:	b29b      	uxth	r3, r3
 800ba6e:	ea4f 53c3 	mov.w	r3, r3, lsl #23
 800ba72:	ea4f 53d3 	mov.w	r3, r3, lsr #23
 800ba76:	b29b      	uxth	r3, r3
}
 800ba78:	4618      	mov	r0, r3
 800ba7a:	f107 070c 	add.w	r7, r7, #12
 800ba7e:	46bd      	mov	sp, r7
 800ba80:	bc80      	pop	{r7}
 800ba82:	4770      	bx	lr

0800ba84 <USART_SetAddress>:
  *         UART peripheral.
  * @param  USART_Address: Indicates the address of the USART node.
  * @retval None
  */
void USART_SetAddress(USART_TypeDef* USARTx, uint8_t USART_Address)
{
 800ba84:	b480      	push	{r7}
 800ba86:	b083      	sub	sp, #12
 800ba88:	af00      	add	r7, sp, #0
 800ba8a:	6078      	str	r0, [r7, #4]
 800ba8c:	460b      	mov	r3, r1
 800ba8e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_ADD);
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	8a1b      	ldrh	r3, [r3, #16]
 800ba94:	b29b      	uxth	r3, r3
 800ba96:	f023 030f 	bic.w	r3, r3, #15
 800ba9a:	b29a      	uxth	r2, r3
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	821a      	strh	r2, [r3, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	8a1b      	ldrh	r3, [r3, #16]
 800baa4:	b29a      	uxth	r2, r3
 800baa6:	78fb      	ldrb	r3, [r7, #3]
 800baa8:	b29b      	uxth	r3, r3
 800baaa:	4313      	orrs	r3, r2
 800baac:	b29a      	uxth	r2, r3
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	821a      	strh	r2, [r3, #16]
}
 800bab2:	f107 070c 	add.w	r7, r7, #12
 800bab6:	46bd      	mov	sp, r7
 800bab8:	bc80      	pop	{r7}
 800baba:	4770      	bx	lr

0800babc <USART_ReceiverWakeUpCmd>:
  * @param  NewState: new state of the USART mute mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ReceiverWakeUpCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 800babc:	b480      	push	{r7}
 800babe:	b083      	sub	sp, #12
 800bac0:	af00      	add	r7, sp, #0
 800bac2:	6078      	str	r0, [r7, #4]
 800bac4:	460b      	mov	r3, r1
 800bac6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 800bac8:	78fb      	ldrb	r3, [r7, #3]
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d008      	beq.n	800bae0 <USART_ReceiverWakeUpCmd+0x24>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_RWU;
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	899b      	ldrh	r3, [r3, #12]
 800bad2:	b29b      	uxth	r3, r3
 800bad4:	f043 0302 	orr.w	r3, r3, #2
 800bad8:	b29a      	uxth	r2, r3
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	819a      	strh	r2, [r3, #12]
 800bade:	e007      	b.n	800baf0 <USART_ReceiverWakeUpCmd+0x34>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_RWU);
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	899b      	ldrh	r3, [r3, #12]
 800bae4:	b29b      	uxth	r3, r3
 800bae6:	f023 0302 	bic.w	r3, r3, #2
 800baea:	b29a      	uxth	r2, r3
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	819a      	strh	r2, [r3, #12]
  }
}
 800baf0:	f107 070c 	add.w	r7, r7, #12
 800baf4:	46bd      	mov	sp, r7
 800baf6:	bc80      	pop	{r7}
 800baf8:	4770      	bx	lr
 800bafa:	bf00      	nop

0800bafc <USART_WakeUpConfig>:
  *            @arg USART_WakeUp_IdleLine: WakeUp by an idle line detection
  *            @arg USART_WakeUp_AddressMark: WakeUp by an address mark
  * @retval None
  */
void USART_WakeUpConfig(USART_TypeDef* USARTx, uint16_t USART_WakeUp)
{
 800bafc:	b480      	push	{r7}
 800bafe:	b083      	sub	sp, #12
 800bb00:	af00      	add	r7, sp, #0
 800bb02:	6078      	str	r0, [r7, #4]
 800bb04:	460b      	mov	r3, r1
 800bb06:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_WAKE);
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	899b      	ldrh	r3, [r3, #12]
 800bb0c:	b29b      	uxth	r3, r3
 800bb0e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800bb12:	b29a      	uxth	r2, r3
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	819a      	strh	r2, [r3, #12]
  USARTx->CR1 |= USART_WakeUp;
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	899b      	ldrh	r3, [r3, #12]
 800bb1c:	b29a      	uxth	r2, r3
 800bb1e:	887b      	ldrh	r3, [r7, #2]
 800bb20:	4313      	orrs	r3, r2
 800bb22:	b29a      	uxth	r2, r3
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	819a      	strh	r2, [r3, #12]
}
 800bb28:	f107 070c 	add.w	r7, r7, #12
 800bb2c:	46bd      	mov	sp, r7
 800bb2e:	bc80      	pop	{r7}
 800bb30:	4770      	bx	lr
 800bb32:	bf00      	nop

0800bb34 <USART_LINBreakDetectLengthConfig>:
  *            @arg USART_LINBreakDetectLength_10b: 10-bit break detection
  *            @arg USART_LINBreakDetectLength_11b: 11-bit break detection
  * @retval None
  */
void USART_LINBreakDetectLengthConfig(USART_TypeDef* USARTx, uint16_t USART_LINBreakDetectLength)
{
 800bb34:	b480      	push	{r7}
 800bb36:	b083      	sub	sp, #12
 800bb38:	af00      	add	r7, sp, #0
 800bb3a:	6078      	str	r0, [r7, #4]
 800bb3c:	460b      	mov	r3, r1
 800bb3e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LBDL);
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	8a1b      	ldrh	r3, [r3, #16]
 800bb44:	b29b      	uxth	r3, r3
 800bb46:	f023 0320 	bic.w	r3, r3, #32
 800bb4a:	b29a      	uxth	r2, r3
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	821a      	strh	r2, [r3, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	8a1b      	ldrh	r3, [r3, #16]
 800bb54:	b29a      	uxth	r2, r3
 800bb56:	887b      	ldrh	r3, [r7, #2]
 800bb58:	4313      	orrs	r3, r2
 800bb5a:	b29a      	uxth	r2, r3
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	821a      	strh	r2, [r3, #16]
}
 800bb60:	f107 070c 	add.w	r7, r7, #12
 800bb64:	46bd      	mov	sp, r7
 800bb66:	bc80      	pop	{r7}
 800bb68:	4770      	bx	lr
 800bb6a:	bf00      	nop

0800bb6c <USART_LINCmd>:
  * @param  NewState: new state of the USART LIN mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_LINCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 800bb6c:	b480      	push	{r7}
 800bb6e:	b083      	sub	sp, #12
 800bb70:	af00      	add	r7, sp, #0
 800bb72:	6078      	str	r0, [r7, #4]
 800bb74:	460b      	mov	r3, r1
 800bb76:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800bb78:	78fb      	ldrb	r3, [r7, #3]
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d008      	beq.n	800bb90 <USART_LINCmd+0x24>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= USART_CR2_LINEN;
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	8a1b      	ldrh	r3, [r3, #16]
 800bb82:	b29b      	uxth	r3, r3
 800bb84:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800bb88:	b29a      	uxth	r2, r3
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	821a      	strh	r2, [r3, #16]
 800bb8e:	e007      	b.n	800bba0 <USART_LINCmd+0x34>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LINEN);
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	8a1b      	ldrh	r3, [r3, #16]
 800bb94:	b29b      	uxth	r3, r3
 800bb96:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800bb9a:	b29a      	uxth	r2, r3
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	821a      	strh	r2, [r3, #16]
  }
}
 800bba0:	f107 070c 	add.w	r7, r7, #12
 800bba4:	46bd      	mov	sp, r7
 800bba6:	bc80      	pop	{r7}
 800bba8:	4770      	bx	lr
 800bbaa:	bf00      	nop

0800bbac <USART_SendBreak>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5 or 6 to select the USART or 
  *         UART peripheral.
  * @retval None
  */
void USART_SendBreak(USART_TypeDef* USARTx)
{
 800bbac:	b480      	push	{r7}
 800bbae:	b083      	sub	sp, #12
 800bbb0:	af00      	add	r7, sp, #0
 800bbb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= USART_CR1_SBK;
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	899b      	ldrh	r3, [r3, #12]
 800bbb8:	b29b      	uxth	r3, r3
 800bbba:	f043 0301 	orr.w	r3, r3, #1
 800bbbe:	b29a      	uxth	r2, r3
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	819a      	strh	r2, [r3, #12]
}
 800bbc4:	f107 070c 	add.w	r7, r7, #12
 800bbc8:	46bd      	mov	sp, r7
 800bbca:	bc80      	pop	{r7}
 800bbcc:	4770      	bx	lr
 800bbce:	bf00      	nop

0800bbd0 <USART_HalfDuplexCmd>:
  * @param  NewState: new state of the USART Communication.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_HalfDuplexCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 800bbd0:	b480      	push	{r7}
 800bbd2:	b083      	sub	sp, #12
 800bbd4:	af00      	add	r7, sp, #0
 800bbd6:	6078      	str	r0, [r7, #4]
 800bbd8:	460b      	mov	r3, r1
 800bbda:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800bbdc:	78fb      	ldrb	r3, [r7, #3]
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	d008      	beq.n	800bbf4 <USART_HalfDuplexCmd+0x24>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_HDSEL;
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	8a9b      	ldrh	r3, [r3, #20]
 800bbe6:	b29b      	uxth	r3, r3
 800bbe8:	f043 0308 	orr.w	r3, r3, #8
 800bbec:	b29a      	uxth	r2, r3
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	829a      	strh	r2, [r3, #20]
 800bbf2:	e007      	b.n	800bc04 <USART_HalfDuplexCmd+0x34>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_HDSEL);
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	8a9b      	ldrh	r3, [r3, #20]
 800bbf8:	b29b      	uxth	r3, r3
 800bbfa:	f023 0308 	bic.w	r3, r3, #8
 800bbfe:	b29a      	uxth	r2, r3
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	829a      	strh	r2, [r3, #20]
  }
}
 800bc04:	f107 070c 	add.w	r7, r7, #12
 800bc08:	46bd      	mov	sp, r7
 800bc0a:	bc80      	pop	{r7}
 800bc0c:	4770      	bx	lr
 800bc0e:	bf00      	nop

0800bc10 <USART_SetGuardTime>:
  *         UART peripheral.
  * @param  USART_GuardTime: specifies the guard time.   
  * @retval None
  */
void USART_SetGuardTime(USART_TypeDef* USARTx, uint8_t USART_GuardTime)
{    
 800bc10:	b480      	push	{r7}
 800bc12:	b083      	sub	sp, #12
 800bc14:	af00      	add	r7, sp, #0
 800bc16:	6078      	str	r0, [r7, #4]
 800bc18:	460b      	mov	r3, r1
 800bc1a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= USART_GTPR_PSC;
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	8b1b      	ldrh	r3, [r3, #24]
 800bc20:	b29b      	uxth	r3, r3
 800bc22:	b2db      	uxtb	r3, r3
 800bc24:	b29a      	uxth	r2, r3
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	831a      	strh	r2, [r3, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (uint16_t)((uint16_t)USART_GuardTime << 0x08);
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	8b1b      	ldrh	r3, [r3, #24]
 800bc2e:	b29a      	uxth	r2, r3
 800bc30:	78fb      	ldrb	r3, [r7, #3]
 800bc32:	b29b      	uxth	r3, r3
 800bc34:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800bc38:	b29b      	uxth	r3, r3
 800bc3a:	4313      	orrs	r3, r2
 800bc3c:	b29a      	uxth	r2, r3
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	831a      	strh	r2, [r3, #24]
}
 800bc42:	f107 070c 	add.w	r7, r7, #12
 800bc46:	46bd      	mov	sp, r7
 800bc48:	bc80      	pop	{r7}
 800bc4a:	4770      	bx	lr

0800bc4c <USART_SmartCardCmd>:
  * @param  NewState: new state of the Smart Card mode.
  *          This parameter can be: ENABLE or DISABLE.      
  * @retval None
  */
void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 800bc4c:	b480      	push	{r7}
 800bc4e:	b083      	sub	sp, #12
 800bc50:	af00      	add	r7, sp, #0
 800bc52:	6078      	str	r0, [r7, #4]
 800bc54:	460b      	mov	r3, r1
 800bc56:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800bc58:	78fb      	ldrb	r3, [r7, #3]
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d008      	beq.n	800bc70 <USART_SmartCardCmd+0x24>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_SCEN;
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	8a9b      	ldrh	r3, [r3, #20]
 800bc62:	b29b      	uxth	r3, r3
 800bc64:	f043 0320 	orr.w	r3, r3, #32
 800bc68:	b29a      	uxth	r2, r3
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	829a      	strh	r2, [r3, #20]
 800bc6e:	e007      	b.n	800bc80 <USART_SmartCardCmd+0x34>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_SCEN);
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	8a9b      	ldrh	r3, [r3, #20]
 800bc74:	b29b      	uxth	r3, r3
 800bc76:	f023 0320 	bic.w	r3, r3, #32
 800bc7a:	b29a      	uxth	r2, r3
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	829a      	strh	r2, [r3, #20]
  }
}
 800bc80:	f107 070c 	add.w	r7, r7, #12
 800bc84:	46bd      	mov	sp, r7
 800bc86:	bc80      	pop	{r7}
 800bc88:	4770      	bx	lr
 800bc8a:	bf00      	nop

0800bc8c <USART_SmartCardNACKCmd>:
  * @param  NewState: new state of the NACK transmission.
  *          This parameter can be: ENABLE or DISABLE.  
  * @retval None
  */
void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 800bc8c:	b480      	push	{r7}
 800bc8e:	b083      	sub	sp, #12
 800bc90:	af00      	add	r7, sp, #0
 800bc92:	6078      	str	r0, [r7, #4]
 800bc94:	460b      	mov	r3, r1
 800bc96:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800bc98:	78fb      	ldrb	r3, [r7, #3]
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d008      	beq.n	800bcb0 <USART_SmartCardNACKCmd+0x24>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_NACK;
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	8a9b      	ldrh	r3, [r3, #20]
 800bca2:	b29b      	uxth	r3, r3
 800bca4:	f043 0310 	orr.w	r3, r3, #16
 800bca8:	b29a      	uxth	r2, r3
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	829a      	strh	r2, [r3, #20]
 800bcae:	e007      	b.n	800bcc0 <USART_SmartCardNACKCmd+0x34>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_NACK);
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	8a9b      	ldrh	r3, [r3, #20]
 800bcb4:	b29b      	uxth	r3, r3
 800bcb6:	f023 0310 	bic.w	r3, r3, #16
 800bcba:	b29a      	uxth	r2, r3
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	829a      	strh	r2, [r3, #20]
  }
}
 800bcc0:	f107 070c 	add.w	r7, r7, #12
 800bcc4:	46bd      	mov	sp, r7
 800bcc6:	bc80      	pop	{r7}
 800bcc8:	4770      	bx	lr
 800bcca:	bf00      	nop

0800bccc <USART_IrDAConfig>:
  *            @arg USART_IrDAMode_LowPower
  *            @arg USART_IrDAMode_Normal
  * @retval None
  */
void USART_IrDAConfig(USART_TypeDef* USARTx, uint16_t USART_IrDAMode)
{
 800bccc:	b480      	push	{r7}
 800bcce:	b083      	sub	sp, #12
 800bcd0:	af00      	add	r7, sp, #0
 800bcd2:	6078      	str	r0, [r7, #4]
 800bcd4:	460b      	mov	r3, r1
 800bcd6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IRLP);
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	8a9b      	ldrh	r3, [r3, #20]
 800bcdc:	b29b      	uxth	r3, r3
 800bcde:	f023 0304 	bic.w	r3, r3, #4
 800bce2:	b29a      	uxth	r2, r3
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	829a      	strh	r2, [r3, #20]
  USARTx->CR3 |= USART_IrDAMode;
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	8a9b      	ldrh	r3, [r3, #20]
 800bcec:	b29a      	uxth	r2, r3
 800bcee:	887b      	ldrh	r3, [r7, #2]
 800bcf0:	4313      	orrs	r3, r2
 800bcf2:	b29a      	uxth	r2, r3
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	829a      	strh	r2, [r3, #20]
}
 800bcf8:	f107 070c 	add.w	r7, r7, #12
 800bcfc:	46bd      	mov	sp, r7
 800bcfe:	bc80      	pop	{r7}
 800bd00:	4770      	bx	lr
 800bd02:	bf00      	nop

0800bd04 <USART_IrDACmd>:
  * @param  NewState: new state of the IrDA mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_IrDACmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 800bd04:	b480      	push	{r7}
 800bd06:	b083      	sub	sp, #12
 800bd08:	af00      	add	r7, sp, #0
 800bd0a:	6078      	str	r0, [r7, #4]
 800bd0c:	460b      	mov	r3, r1
 800bd0e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 800bd10:	78fb      	ldrb	r3, [r7, #3]
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d008      	beq.n	800bd28 <USART_IrDACmd+0x24>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_IREN;
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	8a9b      	ldrh	r3, [r3, #20]
 800bd1a:	b29b      	uxth	r3, r3
 800bd1c:	f043 0302 	orr.w	r3, r3, #2
 800bd20:	b29a      	uxth	r2, r3
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	829a      	strh	r2, [r3, #20]
 800bd26:	e007      	b.n	800bd38 <USART_IrDACmd+0x34>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IREN);
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	8a9b      	ldrh	r3, [r3, #20]
 800bd2c:	b29b      	uxth	r3, r3
 800bd2e:	f023 0302 	bic.w	r3, r3, #2
 800bd32:	b29a      	uxth	r2, r3
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	829a      	strh	r2, [r3, #20]
  }
}
 800bd38:	f107 070c 	add.w	r7, r7, #12
 800bd3c:	46bd      	mov	sp, r7
 800bd3e:	bc80      	pop	{r7}
 800bd40:	4770      	bx	lr
 800bd42:	bf00      	nop

0800bd44 <USART_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *          This parameter can be: ENABLE or DISABLE.   
  * @retval None
  */
void USART_DMACmd(USART_TypeDef* USARTx, uint16_t USART_DMAReq, FunctionalState NewState)
{
 800bd44:	b480      	push	{r7}
 800bd46:	b083      	sub	sp, #12
 800bd48:	af00      	add	r7, sp, #0
 800bd4a:	6078      	str	r0, [r7, #4]
 800bd4c:	4613      	mov	r3, r2
 800bd4e:	460a      	mov	r2, r1
 800bd50:	807a      	strh	r2, [r7, #2]
 800bd52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 800bd54:	787b      	ldrb	r3, [r7, #1]
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d008      	beq.n	800bd6c <USART_DMACmd+0x28>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	8a9b      	ldrh	r3, [r3, #20]
 800bd5e:	b29a      	uxth	r2, r3
 800bd60:	887b      	ldrh	r3, [r7, #2]
 800bd62:	4313      	orrs	r3, r2
 800bd64:	b29a      	uxth	r2, r3
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	829a      	strh	r2, [r3, #20]
 800bd6a:	e00a      	b.n	800bd82 <USART_DMACmd+0x3e>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	8a9b      	ldrh	r3, [r3, #20]
 800bd70:	b29a      	uxth	r2, r3
 800bd72:	887b      	ldrh	r3, [r7, #2]
 800bd74:	ea6f 0303 	mvn.w	r3, r3
 800bd78:	b29b      	uxth	r3, r3
 800bd7a:	4013      	ands	r3, r2
 800bd7c:	b29a      	uxth	r2, r3
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	829a      	strh	r2, [r3, #20]
  }
}
 800bd82:	f107 070c 	add.w	r7, r7, #12
 800bd86:	46bd      	mov	sp, r7
 800bd88:	bc80      	pop	{r7}
 800bd8a:	4770      	bx	lr

0800bd8c <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 800bd8c:	b480      	push	{r7}
 800bd8e:	b087      	sub	sp, #28
 800bd90:	af00      	add	r7, sp, #0
 800bd92:	6078      	str	r0, [r7, #4]
 800bd94:	4613      	mov	r3, r2
 800bd96:	460a      	mov	r2, r1
 800bd98:	807a      	strh	r2, [r7, #2]
 800bd9a:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 800bd9c:	f04f 0300 	mov.w	r3, #0
 800bda0:	613b      	str	r3, [r7, #16]
 800bda2:	f04f 0300 	mov.w	r3, #0
 800bda6:	60fb      	str	r3, [r7, #12]
 800bda8:	f04f 0300 	mov.w	r3, #0
 800bdac:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 800bdae:	f04f 0300 	mov.w	r3, #0
 800bdb2:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 800bdb8:	887b      	ldrh	r3, [r7, #2]
 800bdba:	b2db      	uxtb	r3, r3
 800bdbc:	ea4f 1353 	mov.w	r3, r3, lsr #5
 800bdc0:	b2db      	uxtb	r3, r3
 800bdc2:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 800bdc4:	887b      	ldrh	r3, [r7, #2]
 800bdc6:	f003 031f 	and.w	r3, r3, #31
 800bdca:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	f04f 0201 	mov.w	r2, #1
 800bdd2:	fa02 f303 	lsl.w	r3, r2, r3
 800bdd6:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 800bdd8:	693b      	ldr	r3, [r7, #16]
 800bdda:	2b01      	cmp	r3, #1
 800bddc:	d104      	bne.n	800bde8 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x0C;
 800bdde:	697b      	ldr	r3, [r7, #20]
 800bde0:	f103 030c 	add.w	r3, r3, #12
 800bde4:	617b      	str	r3, [r7, #20]
 800bde6:	e00b      	b.n	800be00 <USART_ITConfig+0x74>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 800bde8:	693b      	ldr	r3, [r7, #16]
 800bdea:	2b02      	cmp	r3, #2
 800bdec:	d104      	bne.n	800bdf8 <USART_ITConfig+0x6c>
  {
    usartxbase += 0x10;
 800bdee:	697b      	ldr	r3, [r7, #20]
 800bdf0:	f103 0310 	add.w	r3, r3, #16
 800bdf4:	617b      	str	r3, [r7, #20]
 800bdf6:	e003      	b.n	800be00 <USART_ITConfig+0x74>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 800bdf8:	697b      	ldr	r3, [r7, #20]
 800bdfa:	f103 0314 	add.w	r3, r3, #20
 800bdfe:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 800be00:	787b      	ldrb	r3, [r7, #1]
 800be02:	2b00      	cmp	r3, #0
 800be04:	d006      	beq.n	800be14 <USART_ITConfig+0x88>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 800be06:	697b      	ldr	r3, [r7, #20]
 800be08:	697a      	ldr	r2, [r7, #20]
 800be0a:	6811      	ldr	r1, [r2, #0]
 800be0c:	68ba      	ldr	r2, [r7, #8]
 800be0e:	430a      	orrs	r2, r1
 800be10:	601a      	str	r2, [r3, #0]
 800be12:	e007      	b.n	800be24 <USART_ITConfig+0x98>
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 800be14:	697b      	ldr	r3, [r7, #20]
 800be16:	697a      	ldr	r2, [r7, #20]
 800be18:	6811      	ldr	r1, [r2, #0]
 800be1a:	68ba      	ldr	r2, [r7, #8]
 800be1c:	ea6f 0202 	mvn.w	r2, r2
 800be20:	400a      	ands	r2, r1
 800be22:	601a      	str	r2, [r3, #0]
  }
}
 800be24:	f107 071c 	add.w	r7, r7, #28
 800be28:	46bd      	mov	sp, r7
 800be2a:	bc80      	pop	{r7}
 800be2c:	4770      	bx	lr
 800be2e:	bf00      	nop

0800be30 <USART_GetFlagStatus>:
  *            @arg USART_FLAG_FE:   Framing Error flag
  *            @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 800be30:	b480      	push	{r7}
 800be32:	b085      	sub	sp, #20
 800be34:	af00      	add	r7, sp, #0
 800be36:	6078      	str	r0, [r7, #4]
 800be38:	460b      	mov	r3, r1
 800be3a:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 800be3c:	f04f 0300 	mov.w	r3, #0
 800be40:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	881b      	ldrh	r3, [r3, #0]
 800be46:	b29a      	uxth	r2, r3
 800be48:	887b      	ldrh	r3, [r7, #2]
 800be4a:	4013      	ands	r3, r2
 800be4c:	b29b      	uxth	r3, r3
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d003      	beq.n	800be5a <USART_GetFlagStatus+0x2a>
  {
    bitstatus = SET;
 800be52:	f04f 0301 	mov.w	r3, #1
 800be56:	73fb      	strb	r3, [r7, #15]
 800be58:	e002      	b.n	800be60 <USART_GetFlagStatus+0x30>
  }
  else
  {
    bitstatus = RESET;
 800be5a:	f04f 0300 	mov.w	r3, #0
 800be5e:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800be60:	7bfb      	ldrb	r3, [r7, #15]
}
 800be62:	4618      	mov	r0, r3
 800be64:	f107 0714 	add.w	r7, r7, #20
 800be68:	46bd      	mov	sp, r7
 800be6a:	bc80      	pop	{r7}
 800be6c:	4770      	bx	lr
 800be6e:	bf00      	nop

0800be70 <USART_ClearFlag>:
  *          (USART_SendData()).
  *   
  * @retval None
  */
void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 800be70:	b480      	push	{r7}
 800be72:	b083      	sub	sp, #12
 800be74:	af00      	add	r7, sp, #0
 800be76:	6078      	str	r0, [r7, #4]
 800be78:	460b      	mov	r3, r1
 800be7a:	807b      	strh	r3, [r7, #2]
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
       
  USARTx->SR = (uint16_t)~USART_FLAG;
 800be7c:	887b      	ldrh	r3, [r7, #2]
 800be7e:	ea6f 0303 	mvn.w	r3, r3
 800be82:	b29a      	uxth	r2, r3
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	801a      	strh	r2, [r3, #0]
}
 800be88:	f107 070c 	add.w	r7, r7, #12
 800be8c:	46bd      	mov	sp, r7
 800be8e:	bc80      	pop	{r7}
 800be90:	4770      	bx	lr
 800be92:	bf00      	nop

0800be94 <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 800be94:	b480      	push	{r7}
 800be96:	b087      	sub	sp, #28
 800be98:	af00      	add	r7, sp, #0
 800be9a:	6078      	str	r0, [r7, #4]
 800be9c:	460b      	mov	r3, r1
 800be9e:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 800bea0:	f04f 0300 	mov.w	r3, #0
 800bea4:	60fb      	str	r3, [r7, #12]
 800bea6:	f04f 0300 	mov.w	r3, #0
 800beaa:	617b      	str	r3, [r7, #20]
 800beac:	f04f 0300 	mov.w	r3, #0
 800beb0:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 800beb2:	f04f 0300 	mov.w	r3, #0
 800beb6:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 800beb8:	887b      	ldrh	r3, [r7, #2]
 800beba:	b2db      	uxtb	r3, r3
 800bebc:	ea4f 1353 	mov.w	r3, r3, lsr #5
 800bec0:	b2db      	uxtb	r3, r3
 800bec2:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 800bec4:	887b      	ldrh	r3, [r7, #2]
 800bec6:	f003 031f 	and.w	r3, r3, #31
 800beca:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 800becc:	697b      	ldr	r3, [r7, #20]
 800bece:	f04f 0201 	mov.w	r2, #1
 800bed2:	fa02 f303 	lsl.w	r3, r2, r3
 800bed6:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 800bed8:	68bb      	ldr	r3, [r7, #8]
 800beda:	2b01      	cmp	r3, #1
 800bedc:	d106      	bne.n	800beec <USART_GetITStatus+0x58>
  {
    itmask &= USARTx->CR1;
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	899b      	ldrh	r3, [r3, #12]
 800bee2:	b29b      	uxth	r3, r3
 800bee4:	697a      	ldr	r2, [r7, #20]
 800bee6:	4013      	ands	r3, r2
 800bee8:	617b      	str	r3, [r7, #20]
 800beea:	e00f      	b.n	800bf0c <USART_GetITStatus+0x78>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 800beec:	68bb      	ldr	r3, [r7, #8]
 800beee:	2b02      	cmp	r3, #2
 800bef0:	d106      	bne.n	800bf00 <USART_GetITStatus+0x6c>
  {
    itmask &= USARTx->CR2;
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	8a1b      	ldrh	r3, [r3, #16]
 800bef6:	b29b      	uxth	r3, r3
 800bef8:	697a      	ldr	r2, [r7, #20]
 800befa:	4013      	ands	r3, r2
 800befc:	617b      	str	r3, [r7, #20]
 800befe:	e005      	b.n	800bf0c <USART_GetITStatus+0x78>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	8a9b      	ldrh	r3, [r3, #20]
 800bf04:	b29b      	uxth	r3, r3
 800bf06:	697a      	ldr	r2, [r7, #20]
 800bf08:	4013      	ands	r3, r2
 800bf0a:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 800bf0c:	887b      	ldrh	r3, [r7, #2]
 800bf0e:	ea4f 2313 	mov.w	r3, r3, lsr #8
 800bf12:	b29b      	uxth	r3, r3
 800bf14:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 800bf16:	68fb      	ldr	r3, [r7, #12]
 800bf18:	f04f 0201 	mov.w	r2, #1
 800bf1c:	fa02 f303 	lsl.w	r3, r2, r3
 800bf20:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	881b      	ldrh	r3, [r3, #0]
 800bf26:	b29b      	uxth	r3, r3
 800bf28:	68fa      	ldr	r2, [r7, #12]
 800bf2a:	4013      	ands	r3, r2
 800bf2c:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 800bf2e:	697b      	ldr	r3, [r7, #20]
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	d006      	beq.n	800bf42 <USART_GetITStatus+0xae>
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d003      	beq.n	800bf42 <USART_GetITStatus+0xae>
  {
    bitstatus = SET;
 800bf3a:	f04f 0301 	mov.w	r3, #1
 800bf3e:	74fb      	strb	r3, [r7, #19]
 800bf40:	e002      	b.n	800bf48 <USART_GetITStatus+0xb4>
  }
  else
  {
    bitstatus = RESET;
 800bf42:	f04f 0300 	mov.w	r3, #0
 800bf46:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 800bf48:	7cfb      	ldrb	r3, [r7, #19]
}
 800bf4a:	4618      	mov	r0, r3
 800bf4c:	f107 071c 	add.w	r7, r7, #28
 800bf50:	46bd      	mov	sp, r7
 800bf52:	bc80      	pop	{r7}
 800bf54:	4770      	bx	lr
 800bf56:	bf00      	nop

0800bf58 <USART_ClearITPendingBit>:
  *          (USART_SendData()).
  *  
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 800bf58:	b480      	push	{r7}
 800bf5a:	b085      	sub	sp, #20
 800bf5c:	af00      	add	r7, sp, #0
 800bf5e:	6078      	str	r0, [r7, #4]
 800bf60:	460b      	mov	r3, r1
 800bf62:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 800bf64:	f04f 0300 	mov.w	r3, #0
 800bf68:	81fb      	strh	r3, [r7, #14]
 800bf6a:	f04f 0300 	mov.w	r3, #0
 800bf6e:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
 800bf70:	887b      	ldrh	r3, [r7, #2]
 800bf72:	ea4f 2313 	mov.w	r3, r3, lsr #8
 800bf76:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 800bf78:	89fb      	ldrh	r3, [r7, #14]
 800bf7a:	f04f 0201 	mov.w	r2, #1
 800bf7e:	fa02 f303 	lsl.w	r3, r2, r3
 800bf82:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 800bf84:	89bb      	ldrh	r3, [r7, #12]
 800bf86:	ea6f 0303 	mvn.w	r3, r3
 800bf8a:	b29a      	uxth	r2, r3
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	801a      	strh	r2, [r3, #0]
}
 800bf90:	f107 0714 	add.w	r7, r7, #20
 800bf94:	46bd      	mov	sp, r7
 800bf96:	bc80      	pop	{r7}
 800bf98:	4770      	bx	lr
 800bf9a:	bf00      	nop

0800bf9c <__libc_init_array>:
 800bf9c:	b570      	push	{r4, r5, r6, lr}
 800bf9e:	f24c 4668 	movw	r6, #50280	; 0xc468
 800bfa2:	f24c 4568 	movw	r5, #50280	; 0xc468
 800bfa6:	f6c0 0600 	movt	r6, #2048	; 0x800
 800bfaa:	f6c0 0500 	movt	r5, #2048	; 0x800
 800bfae:	1b76      	subs	r6, r6, r5
 800bfb0:	10b6      	asrs	r6, r6, #2
 800bfb2:	d006      	beq.n	800bfc2 <__libc_init_array+0x26>
 800bfb4:	2400      	movs	r4, #0
 800bfb6:	f855 3b04 	ldr.w	r3, [r5], #4
 800bfba:	3401      	adds	r4, #1
 800bfbc:	4798      	blx	r3
 800bfbe:	42a6      	cmp	r6, r4
 800bfc0:	d1f9      	bne.n	800bfb6 <__libc_init_array+0x1a>
 800bfc2:	f24c 466c 	movw	r6, #50284	; 0xc46c
 800bfc6:	f24c 4568 	movw	r5, #50280	; 0xc468
 800bfca:	f6c0 0600 	movt	r6, #2048	; 0x800
 800bfce:	f6c0 0500 	movt	r5, #2048	; 0x800
 800bfd2:	1b76      	subs	r6, r6, r5
 800bfd4:	f000 fa3c 	bl	800c450 <_init>
 800bfd8:	10b6      	asrs	r6, r6, #2
 800bfda:	d006      	beq.n	800bfea <__libc_init_array+0x4e>
 800bfdc:	2400      	movs	r4, #0
 800bfde:	f855 3b04 	ldr.w	r3, [r5], #4
 800bfe2:	3401      	adds	r4, #1
 800bfe4:	4798      	blx	r3
 800bfe6:	42a6      	cmp	r6, r4
 800bfe8:	d1f9      	bne.n	800bfde <__libc_init_array+0x42>
 800bfea:	bd70      	pop	{r4, r5, r6, pc}

0800bfec <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800bfec:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800bfee:	f000 b804 	b.w	800bffa <LoopCopyDataInit>

0800bff2 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800bff2:	4b10      	ldr	r3, [pc, #64]	; (800c034 <LoopFillZerobss+0x22>)
  ldr  r3, [r3, r1]
 800bff4:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800bff6:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800bff8:	3104      	adds	r1, #4

0800bffa <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800bffa:	480f      	ldr	r0, [pc, #60]	; (800c038 <LoopFillZerobss+0x26>)
  ldr  r3, =_edata
 800bffc:	4b0f      	ldr	r3, [pc, #60]	; (800c03c <LoopFillZerobss+0x2a>)
  adds  r2, r0, r1
 800bffe:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800c000:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800c002:	f4ff aff6 	bcc.w	800bff2 <CopyDataInit>
  ldr  r2, =_sbss
 800c006:	4a0e      	ldr	r2, [pc, #56]	; (800c040 <LoopFillZerobss+0x2e>)
  b  LoopFillZerobss
 800c008:	f000 b803 	b.w	800c012 <LoopFillZerobss>

0800c00c <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800c00c:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800c00e:	f842 3b04 	str.w	r3, [r2], #4

0800c012 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800c012:	4b0c      	ldr	r3, [pc, #48]	; (800c044 <LoopFillZerobss+0x32>)
  cmp  r2, r3
 800c014:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800c016:	f4ff aff9 	bcc.w	800c00c <FillZerobss>
  
  
/*FPU settings*/
 ldr     r0, =0xE000ED88           /* Enable CP10,CP11 */
 800c01a:	480b      	ldr	r0, [pc, #44]	; (800c048 <LoopFillZerobss+0x36>)
 ldr     r1,[r0]
 800c01c:	6801      	ldr	r1, [r0, #0]
 orr     r1,r1,#(0xF << 20)
 800c01e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 str     r1,[r0]
 800c022:	6001      	str	r1, [r0, #0]
	
/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800c024:	f7fa f91c 	bl	8006260 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800c028:	f7ff ffb8 	bl	800bf9c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800c02c:	f7f7 fe90 	bl	8003d50 <main>
  bx  lr    
 800c030:	4770      	bx	lr
 800c032:	0000      	.short	0x0000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 800c034:	0800c470 	.word	0x0800c470
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800c038:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800c03c:	20000224 	.word	0x20000224
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 800c040:	20000224 	.word	0x20000224
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800c044:	20000638 	.word	0x20000638
  cmp  r2, r3
  bcc  FillZerobss
  
  
/*FPU settings*/
 ldr     r0, =0xE000ED88           /* Enable CP10,CP11 */
 800c048:	e000ed88 	.word	0xe000ed88

0800c04c <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800c04c:	f7ff bffe 	b.w	800c04c <CAN1_RX0_IRQHandler>

0800c050 <crc8_Table>:
 800c050:	0000 0000 005e 0000 00bc 0000 00e2 0000     ....^...........
 800c060:	0061 0000 003f 0000 00dd 0000 0083 0000     a...?...........
 800c070:	00c2 0000 009c 0000 007e 0000 0020 0000     ........~... ...
 800c080:	00a3 0000 00fd 0000 001f 0000 0041 0000     ............A...
 800c090:	009d 0000 00c3 0000 0021 0000 007f 0000     ........!.......
 800c0a0:	00fc 0000 00a2 0000 0040 0000 001e 0000     ........@.......
 800c0b0:	005f 0000 0001 0000 00e3 0000 00bd 0000     _...............
 800c0c0:	003e 0000 0060 0000 0082 0000 00dc 0000     >...`...........
 800c0d0:	0023 0000 007d 0000 009f 0000 00c1 0000     #...}...........
 800c0e0:	0042 0000 001c 0000 00fe 0000 00a0 0000     B...............
 800c0f0:	00e1 0000 00bf 0000 005d 0000 0003 0000     ........].......
 800c100:	0080 0000 00de 0000 003c 0000 0062 0000     ........<...b...
 800c110:	00be 0000 00e0 0000 0002 0000 005c 0000     ............\...
 800c120:	00df 0000 0081 0000 0063 0000 003d 0000     ........c...=...
 800c130:	007c 0000 0022 0000 00c0 0000 009e 0000     |..."...........
 800c140:	001d 0000 0043 0000 00a1 0000 00ff 0000     ....C...........
 800c150:	0046 0000 0018 0000 00fa 0000 00a4 0000     F...............
 800c160:	0027 0000 0079 0000 009b 0000 00c5 0000     '...y...........
 800c170:	0084 0000 00da 0000 0038 0000 0066 0000     ........8...f...
 800c180:	00e5 0000 00bb 0000 0059 0000 0007 0000     ........Y.......
 800c190:	00db 0000 0085 0000 0067 0000 0039 0000     ........g...9...
 800c1a0:	00ba 0000 00e4 0000 0006 0000 0058 0000     ............X...
 800c1b0:	0019 0000 0047 0000 00a5 0000 00fb 0000     ....G...........
 800c1c0:	0078 0000 0026 0000 00c4 0000 009a 0000     x...&...........
 800c1d0:	0065 0000 003b 0000 00d9 0000 0087 0000     e...;...........
 800c1e0:	0004 0000 005a 0000 00b8 0000 00e6 0000     ....Z...........
 800c1f0:	00a7 0000 00f9 0000 001b 0000 0045 0000     ............E...
 800c200:	00c6 0000 0098 0000 007a 0000 0024 0000     ........z...$...
 800c210:	00f8 0000 00a6 0000 0044 0000 001a 0000     ........D.......
 800c220:	0099 0000 00c7 0000 0025 0000 007b 0000     ........%...{...
 800c230:	003a 0000 0064 0000 0086 0000 00d8 0000     :...d...........
 800c240:	005b 0000 0005 0000 00e7 0000 00b9 0000     [...............
 800c250:	008c 0000 00d2 0000 0030 0000 006e 0000     ........0...n...
 800c260:	00ed 0000 00b3 0000 0051 0000 000f 0000     ........Q.......
 800c270:	004e 0000 0010 0000 00f2 0000 00ac 0000     N...............
 800c280:	002f 0000 0071 0000 0093 0000 00cd 0000     /...q...........
 800c290:	0011 0000 004f 0000 00ad 0000 00f3 0000     ....O...........
 800c2a0:	0070 0000 002e 0000 00cc 0000 0092 0000     p...............
 800c2b0:	00d3 0000 008d 0000 006f 0000 0031 0000     ........o...1...
 800c2c0:	00b2 0000 00ec 0000 000e 0000 0050 0000     ............P...
 800c2d0:	00af 0000 00f1 0000 0013 0000 004d 0000     ............M...
 800c2e0:	00ce 0000 0090 0000 0072 0000 002c 0000     ........r...,...
 800c2f0:	006d 0000 0033 0000 00d1 0000 008f 0000     m...3...........
 800c300:	000c 0000 0052 0000 00b0 0000 00ee 0000     ....R...........
 800c310:	0032 0000 006c 0000 008e 0000 00d0 0000     2...l...........
 800c320:	0053 0000 000d 0000 00ef 0000 00b1 0000     S...............
 800c330:	00f0 0000 00ae 0000 004c 0000 0012 0000     ........L.......
 800c340:	0091 0000 00cf 0000 002d 0000 0073 0000     ........-...s...
 800c350:	00ca 0000 0094 0000 0076 0000 0028 0000     ........v...(...
 800c360:	00ab 0000 00f5 0000 0017 0000 0049 0000     ............I...
 800c370:	0008 0000 0056 0000 00b4 0000 00ea 0000     ....V...........
 800c380:	0069 0000 0037 0000 00d5 0000 008b 0000     i...7...........
 800c390:	0057 0000 0009 0000 00eb 0000 00b5 0000     W...............
 800c3a0:	0036 0000 0068 0000 008a 0000 00d4 0000     6...h...........
 800c3b0:	0095 0000 00cb 0000 0029 0000 0077 0000     ........)...w...
 800c3c0:	00f4 0000 00aa 0000 0048 0000 0016 0000     ........H.......
 800c3d0:	00e9 0000 00b7 0000 0055 0000 000b 0000     ........U.......
 800c3e0:	0088 0000 00d6 0000 0034 0000 006a 0000     ........4...j...
 800c3f0:	002b 0000 0075 0000 0097 0000 00c9 0000     +...u...........
 800c400:	004a 0000 0014 0000 00f6 0000 00a8 0000     J...............
 800c410:	0074 0000 002a 0000 00c8 0000 0096 0000     t...*...........
 800c420:	0015 0000 004b 0000 00a9 0000 00f7 0000     ....K...........
 800c430:	00b6 0000 00e8 0000 000a 0000 0054 0000     ............T...
 800c440:	00d7 0000 0089 0000 006b 0000 0035 0000     ........k...5...

0800c450 <_init>:
 800c450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c452:	bf00      	nop
 800c454:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c456:	bc08      	pop	{r3}
 800c458:	469e      	mov	lr, r3
 800c45a:	4770      	bx	lr

0800c45c <_fini>:
 800c45c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c45e:	bf00      	nop
 800c460:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c462:	bc08      	pop	{r3}
 800c464:	469e      	mov	lr, r3
 800c466:	4770      	bx	lr
