###############################################################################
#
# IAR C/C++ Compiler V7.30.5.1680 for Microchip AVR       17/Mar/2023  14:41:04
# Copyright 1996-2022 IAR Systems AB.
# Mobile license - IAR Embedded Workbench for Microchip AVR 7.30
#
#    Source file  =  D:\S2Prog\IO\ANZB_Bootloader-1281\Src\init.c
#    Command line =  
#        -f C:\Users\ESY\AppData\Local\Temp\EWED17.tmp
#        (D:\S2Prog\IO\ANZB_Bootloader-1281\Src\init.c --cpu=m1281 -ms -o
#        D:\S2Prog\IO\ANZB_Bootloader-1281\Debug\Obj -D SPEED=38400 -D PORT0 -D
#        __ATMEGA_1281__ -lCN D:\S2Prog\IO\ANZB_Bootloader-1281\Debug\List -y
#        --initializers_in_flash --no_cse --no_inline --no_code_motion
#        --no_cross_call --no_clustering --no_tbaa --debug
#        -DENABLE_BIT_DEFINITIONS -e -I D:\S2Prog\IO\ANZB_Bootloader-1281\INC\\
#        -I D:\S2Prog\IO\ANZB_Bootloader-1281\..\..\SHARED\INC\\ --eeprom_size
#        4096 --clib -On)
#    Locale       =  Norwegian Bokmål_NOR.1252
#    List file    =  D:\S2Prog\IO\ANZB_Bootloader-1281\Debug\List\init.lst
#    Object file  =  D:\S2Prog\IO\ANZB_Bootloader-1281\Debug\Obj\init.r90
#
###############################################################################

D:\S2Prog\IO\ANZB_Bootloader-1281\Src\init.c
      1          /****************************************************************************************
      2          / Init the project
      3          /
      4          ***************************************************************************************/
      5          #ifdef __ATMEGA_1280__
      6          #include	"iom1280.h"
      7          #endif
      8          
      9          #ifdef __ATMEGA_1281__
     10          #include	"iom1281.h"

   \                                 In  segment ABSOLUTE, at 0xc4
   \   union <unnamed> volatile __io _A_UBRR0
   \                     _A_UBRR0:
   \   00000000                      DS8 2

   \                                 In  segment ABSOLUTE, at 0xc2
   \   union <unnamed> volatile __io _A_UCSR0C
   \                     _A_UCSR0C:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xc1
   \   union <unnamed> volatile __io _A_UCSR0B
   \                     _A_UCSR0B:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0xc0
   \   union <unnamed> volatile __io _A_UCSR0A
   \                     _A_UCSR0A:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x98
   \   union <unnamed> volatile __io _A_OCR3A
   \                     _A_OCR3A:
   \   00000000                      DS8 2

   \                                 In  segment ABSOLUTE, at 0x91
   \   union <unnamed> volatile __io _A_TCCR3B
   \                     _A_TCCR3B:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x90
   \   union <unnamed> volatile __io _A_TCCR3A
   \                     _A_TCCR3A:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x75
   \   union <unnamed> volatile __io _A_XMCRB
   \                     _A_XMCRB:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x74
   \   union <unnamed> volatile __io _A_XMCRA
   \                     _A_XMCRA:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x6e
   \   union <unnamed> volatile __io _A_TIMSK0
   \                     _A_TIMSK0:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x6a
   \   union <unnamed> volatile __io _A_EICRB
   \                     _A_EICRB:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x69
   \   union <unnamed> volatile __io _A_EICRA
   \                     _A_EICRA:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x60
   \   union <unnamed> volatile __io _A_WDTCSR
   \                     _A_WDTCSR:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x5f
   \   union <unnamed> volatile __io _A_SREG
   \                     _A_SREG:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x55
   \   union <unnamed> volatile __io _A_MCUCR
   \                     _A_MCUCR:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x47
   \   union <unnamed> volatile __io _A_OCR0A
   \                     _A_OCR0A:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x46
   \   union <unnamed> volatile __io _A_TCNT0
   \                     _A_TCNT0:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x45
   \   union <unnamed> volatile __io _A_TCCR0B
   \                     _A_TCCR0B:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x44
   \   union <unnamed> volatile __io _A_TCCR0A
   \                     _A_TCCR0A:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x3d
   \   union <unnamed> volatile __io _A_EIMSK
   \                     _A_EIMSK:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x35
   \   union <unnamed> volatile __io _A_TIFR0
   \                     _A_TIFR0:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x34
   \   union <unnamed> volatile __io _A_PORTG
   \                     _A_PORTG:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x33
   \   union <unnamed> volatile __io _A_DDRG
   \                     _A_DDRG:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x31
   \   union <unnamed> volatile __io _A_PORTF
   \                     _A_PORTF:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x30
   \   union <unnamed> volatile __io _A_DDRF
   \                     _A_DDRF:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x2e
   \   union <unnamed> volatile __io _A_PORTE
   \                     _A_PORTE:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x2d
   \   union <unnamed> volatile __io _A_DDRE
   \                     _A_DDRE:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x2b
   \   union <unnamed> volatile __io _A_PORTD
   \                     _A_PORTD:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x2a
   \   union <unnamed> volatile __io _A_DDRD
   \                     _A_DDRD:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x28
   \   union <unnamed> volatile __io _A_PORTC
   \                     _A_PORTC:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x27
   \   union <unnamed> volatile __io _A_DDRC
   \                     _A_DDRC:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x25
   \   union <unnamed> volatile __io _A_PORTB
   \                     _A_PORTB:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x24
   \   union <unnamed> volatile __io _A_DDRB
   \                     _A_DDRB:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x23
   \   union <unnamed> volatile __io _A_PINB
   \                     _A_PINB:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x22
   \   union <unnamed> volatile __io _A_PORTA
   \                     _A_PORTA:
   \   00000000                      DS8 1

   \                                 In  segment ABSOLUTE, at 0x21
   \   union <unnamed> volatile __io _A_DDRA
   \                     _A_DDRA:
   \   00000000                      DS8 1
     11          #endif
     12          #include "stdio.h"
     13          #include "math.h"
     14          #include "externals.h"
     15          #include "inavr.h"
     16          #include "string.h"
     17          
     18          /*
     19          **===========================================================================
     20          ** Init the system according to board type
     21          **===========================================================================
     22          */

   \                                 In  segment CODE, align 2, keep-with-next
     23          void InitSystem(void) {
   \                     InitSystem:
     24          
     25          
     26              Init_CPU();                         // init all processes
   \   00000000   ....               RCALL   Init_CPU
     27              Init_IO();
   \   00000002   ....               RCALL   Init_IO
     28              Init_TMR();
   \   00000004   ....               RCALL   Init_TMR
     29              Init_USART( SPEED) ;              // Init uarts
   \   00000006   E000               LDI     R16, 0
   \   00000008   E916               LDI     R17, 150
   \   0000000A   E020               LDI     R18, 0
   \   0000000C   E030               LDI     R19, 0
   \   0000000E   ....               RCALL   Init_USART
     30              UnitID  = (PINB >> 2) & 0x03;          //get the unit ID
   \   00000010   B103               IN      R16, 0x03
   \   00000012   9506               LSR     R16
   \   00000014   9506               LSR     R16
   \   00000016   7003               ANDI    R16, 0x03
   \   00000018   9300....           STS     UnitID, R16
     31          }
   \   0000001C   9508               RET
   \   0000001E                      REQUIRE _A_PINB
     32          
     33          /*
     34          **===========================================================================
     35          ** Init the CPU related registers
     36          **===========================================================================
     37          */

   \                                 In  segment CODE, align 2, keep-with-next
     38          void Init_CPU(void) {
   \                     Init_CPU:
     39              __disable_interrupt();
   \   00000000   94F8               CLI
     40          
     41              EIMSK = 0x00;        // External interrupt mask register
   \   00000002   E000               LDI     R16, 0
   \   00000004   BB0D               OUT     0x1D, R16
     42              EICRA = 0x00;       // External interrupt control register Int 0/1 on low level
   \   00000006   E000               LDI     R16, 0
   \   00000008   9300....           STS     _A_EICRA, R16
     43              EICRB = 0x00;        // External interrupt control register Int 0/1 enabled
   \   0000000C   E000               LDI     R16, 0
   \   0000000E   9300....           STS     _A_EICRB, R16
     44              EIMSK = 0x00;        // External interrupt mask register
   \   00000012   E000               LDI     R16, 0
   \   00000014   BB0D               OUT     0x1D, R16
     45              MCUCR = 0x00;        // MCU control register  External Ram + wait state
   \   00000016   E000               LDI     R16, 0
   \   00000018   BF05               OUT     0x35, R16
     46              XMCRA = 0x00;       // maximum wait states
   \   0000001A   E000               LDI     R16, 0
   \   0000001C   9300....           STS     _A_XMCRA, R16
     47              XMCRB = 0x00;       // Full 16 bit bus + bus keeper
   \   00000020   E000               LDI     R16, 0
   \   00000022   9300....           STS     _A_XMCRB, R16
     48              SREG  = 0x00;        // glabal interrupt
   \   00000026   E000               LDI     R16, 0
   \   00000028   BF0F               OUT     0x3F, R16
     49          
     50              ResetStatus = MCUCR;       // Remember reset source
   \   0000002A   B705               IN      R16, 0x35
   \   0000002C   9300....           STS     ResetStatus, R16
     51              MCUCR = 0x00;              // and reset
   \   00000030   E000               LDI     R16, 0
   \   00000032   BF05               OUT     0x35, R16
     52              /*--- Initialize buffer ---*/
     53              // enable bootloader interrupt HKim code
     54              char temp = MCUCR;
   \   00000034   B715               IN      R17, 0x35
     55              MCUCR = temp | (1 << IVCE);       // enable change of interrupt vectors
   \   00000036   2F01               MOV     R16, R17
   \   00000038   6001               ORI     R16, 0x01
   \   0000003A   BF05               OUT     0x35, R16
     56              MCUCR = temp | (1 << IVSEL);      // move inerrupt vectors to boot flash section
   \   0000003C   2F01               MOV     R16, R17
   \   0000003E   6002               ORI     R16, 0x02
   \   00000040   BF05               OUT     0x35, R16
     57          
     58          }
   \   00000042   9508               RET
   \   00000044                      REQUIRE _A_EIMSK
   \   00000044                      REQUIRE _A_EICRA
   \   00000044                      REQUIRE _A_EICRB
   \   00000044                      REQUIRE _A_MCUCR
   \   00000044                      REQUIRE _A_XMCRA
   \   00000044                      REQUIRE _A_XMCRB
   \   00000044                      REQUIRE _A_SREG
     59          
     60          /*
     61          **===========================================================================
     62          ** Init the watchdog registers
     63          **===========================================================================
     64          */

   \                                 In  segment CODE, align 2, keep-with-next
     65          __monitor void Init_Watchdog(void) {
   \                     Init_Watchdog:
   \   00000000   B71F               IN      R17, 0x3F
   \   00000002   94F8               CLI
     66          
     67              asm("WDR");                             // kick the dog!!
   \   00000004   95A8               WDR
     68              WDTCSR = 0x0f;
   \   00000006   E00F               LDI     R16, 15
   \   00000008   9300....           STS     _A_WDTCSR, R16
     69              asm("WDR");                             // kick the dog!!
   \   0000000C   95A8               WDR
     70          
     71          }
   \   0000000E   BF1F               OUT     0x3F, R17
   \   00000010   9508               RET
   \   00000012                      REQUIRE _A_WDTCSR
     72          
     73          /*
     74          **===========================================================================
     75          ** Init the IO related registers
     76          **===========================================================================
     77          */

   \                                 In  segment CODE, align 2, keep-with-next
     78          void Init_IO(void) {
   \                     Init_IO:
     79          
     80              DDRA   =  0x00;      // Port A data
   \   00000000   E000               LDI     R16, 0
   \   00000002   B901               OUT     0x01, R16
     81              PORTA  =  0x00;      // Port A data
   \   00000004   E000               LDI     R16, 0
   \   00000006   B902               OUT     0x02, R16
     82              DDRB   =  0x00;      // Port B data
   \   00000008   E000               LDI     R16, 0
   \   0000000A   B904               OUT     0x04, R16
     83              PORTB  =  0xC0;      // Port B data
   \   0000000C   EC00               LDI     R16, 192
   \   0000000E   B905               OUT     0x05, R16
     84              DDRC   =  0x00;      // Port C data
   \   00000010   E000               LDI     R16, 0
   \   00000012   B907               OUT     0x07, R16
     85              PORTC  =  0x00;      // Port C data
   \   00000014   E000               LDI     R16, 0
   \   00000016   B908               OUT     0x08, R16
     86              DDRD   =  0x00;      // Port D data
   \   00000018   E000               LDI     R16, 0
   \   0000001A   B90A               OUT     0x0A, R16
     87              PORTD  =  0xf0;      // Port D data  //pullup addr
   \   0000001C   EF00               LDI     R16, 240
   \   0000001E   B90B               OUT     0x0B, R16
     88              DDRE   =  0x0E;      // Port E data bit 7-4 Address in, Bit 3 -1 out, bit 0 rxd in
   \   00000020   E00E               LDI     R16, 14
   \   00000022   B90D               OUT     0x0D, R16
     89              PORTE  =  0x00;      // Port E data
   \   00000024   E000               LDI     R16, 0
   \   00000026   B90E               OUT     0x0E, R16
     90              DDRF   =  0x00;      // Port F data
   \   00000028   E000               LDI     R16, 0
   \   0000002A   BB00               OUT     0x10, R16
     91              PORTF  =  0x00;      // Port F data
   \   0000002C   E000               LDI     R16, 0
   \   0000002E   BB01               OUT     0x11, R16
     92              DDRG   =  0x00;      // Port G data
   \   00000030   E000               LDI     R16, 0
   \   00000032   BB03               OUT     0x13, R16
     93              PORTG  =  0x00;      // Port G data
   \   00000034   E000               LDI     R16, 0
   \   00000036   BB04               OUT     0x14, R16
     94          }
   \   00000038   9508               RET
   \   0000003A                      REQUIRE _A_DDRA
   \   0000003A                      REQUIRE _A_PORTA
   \   0000003A                      REQUIRE _A_DDRB
   \   0000003A                      REQUIRE _A_PORTB
   \   0000003A                      REQUIRE _A_DDRC
   \   0000003A                      REQUIRE _A_PORTC
   \   0000003A                      REQUIRE _A_DDRD
   \   0000003A                      REQUIRE _A_PORTD
   \   0000003A                      REQUIRE _A_DDRE
   \   0000003A                      REQUIRE _A_PORTE
   \   0000003A                      REQUIRE _A_DDRF
   \   0000003A                      REQUIRE _A_PORTF
   \   0000003A                      REQUIRE _A_DDRG
   \   0000003A                      REQUIRE _A_PORTG
     95          
     96          /*
     97          **===========================================================================
     98          ** Init the timer related registers
     99          **===========================================================================
    100          */

   \                                 In  segment CODE, align 2, keep-with-next
    101          void Init_TMR(void) {
   \                     Init_TMR:
    102              /*--- Timer control (disable clock inputs) ---*/
    103          
    104              //TCCR0A  =  0x99;             // Timer control register 0
    105              //OCR0A    =  7;               // Timer output compare register 0, 1MHZ //16MHz xtal
    106              //
    107              // to provide ADC with 1 Mhz clock, OC3A (PE3) is connected to ADC clock
    108              //
    109              // we will use TC3 to generate 1 Mhz clock by setting
    110              //
    111              // 1) TCCR3A    : 01000000   = 0x40
    112              //    a) Bit 7:6,     COM3A1/COM3A0   :   01  - Toggle OC3A(PE3) on compare match
    113              //    b) Bit 5:2,     don't care. all zero
    114              //    c) Bit 1:0,     WGM31/WGM30     :   00 for CTC mode
    115              //
    116              // 2) TCCR3B    : 00001001 = 0x09
    117              //    a) Bit 7,       noise canceler. don't care. 0
    118              //    b) Bit 6,       edge select for input. don't care. 0
    119              //    c) Bit 5,       reserved, 0
    120              //    d) Bit 4:3,     WGM33/WGM32     : 01 for CTC mode with OCR3A as TOP
    121              //    e) Bit 2:0,     CS32/CS31/CS30  : Clock Select, 001 : 16 Mhz with no divider
    122              //
    123              // 3) OCR3A     : 7, compare match at 8 tick at 16 Mhz will generate 1 MHz Clock
    124              //
    125              //
    126              TCCR3A    = 0x40;
   \   00000000   E400               LDI     R16, 64
   \   00000002   9300....           STS     _A_TCCR3A, R16
    127              TCCR3B    = 0x09;
   \   00000006   E009               LDI     R16, 9
   \   00000008   9300....           STS     _A_TCCR3B, R16
    128              OCR3A     = 7;
   \   0000000C   E007               LDI     R16, 7
   \   0000000E   E010               LDI     R17, 0
   \   00000010   9310....           STS     (_A_OCR3A + 1), R17
   \   00000014   9300....           STS     _A_OCR3A, R16
    129          
    130              TCCR0A  = (1 << WGM01) | (0 << WGM00) |                /* CTC mode.        */
    131                  (0 << COM0A1) | (0 << COM0A0) |              /* OC0A disabled.   */
    132                  (0 << COM0B1) | (0 << COM0B0);               /* OC0B disabled.   */
   \   00000018   E002               LDI     R16, 2
   \   0000001A   BD04               OUT     0x24, R16
    133              TCCR0B  = (0 << WGM02) | (1 << CS01) | (1 << CS00);    /* CTC mode., 64 prescale  */
   \   0000001C   E003               LDI     R16, 3
   \   0000001E   BD05               OUT     0x25, R16
    134              OCR0A   = TIMER_TICK_COUNT_FOR_1MS - 1;
   \   00000020   EF09               LDI     R16, 249
   \   00000022   BD07               OUT     0x27, R16
    135              TCNT0   = 0;                                           /* Reset counter.   */
   \   00000024   E000               LDI     R16, 0
   \   00000026   BD06               OUT     0x26, R16
    136              TIFR0   = (1 << OCF0A);                                /* Reset pending.   */
   \   00000028   E002               LDI     R16, 2
   \   0000002A   BB05               OUT     0x15, R16
    137              TIMSK0  = (1 << OCIE0A);                               /* IRQ on compare.  */
   \   0000002C   E002               LDI     R16, 2
   \   0000002E   9300....           STS     _A_TIMSK0, R16
    138          
    139          
    140          }
   \   00000032   9508               RET
   \   00000034                      REQUIRE _A_TCCR3A
   \   00000034                      REQUIRE _A_TCCR3B
   \   00000034                      REQUIRE _A_OCR3A
   \   00000034                      REQUIRE _A_TCCR0A
   \   00000034                      REQUIRE _A_TCCR0B
   \   00000034                      REQUIRE _A_OCR0A
   \   00000034                      REQUIRE _A_TCNT0
   \   00000034                      REQUIRE _A_TIFR0
   \   00000034                      REQUIRE _A_TIMSK0
    141          
    142          /*
    143          **===========================================================================
    144          ** Init the USARTs registers
    145          **===========================================================================
    146          */ 

   \                                 In  segment CODE, align 2, keep-with-next
    147          void Init_USART( unsigned long baud ) {
   \                     Init_USART:
   \   00000000   ........           CALL    ?PROLOGUE4_L09
   \   00000004   01C8               MOVW    R25:R24, R17:R16
   \   00000006   01D9               MOVW    R27:R26, R19:R18
    148          
    149              /*--- Configure UART data block ---*/
    150              myUART.TxFirst   = 0x00;
   \   00000008   ....               LDI     R30, LOW(myUART)
   \   0000000A   ....               LDI     R31, (myUART) >> 8
   \   0000000C   E000               LDI     R16, 0
   \   0000000E   8300               ST      Z, R16
   \   00000010   E000               LDI     R16, 0
   \   00000012   8301               STD     Z+1, R16
    151              myUART.TxLast    = 0x00;
   \   00000014   ....               LDI     R30, LOW(myUART)
   \   00000016   ....               LDI     R31, (myUART) >> 8
   \   00000018   E000               LDI     R16, 0
   \   0000001A   8302               STD     Z+2, R16
   \   0000001C   E000               LDI     R16, 0
   \   0000001E   8303               STD     Z+3, R16
    152              myUART.TxCount   = 0x00;
   \   00000020   ....               LDI     R30, LOW(myUART)
   \   00000022   ....               LDI     R31, (myUART) >> 8
   \   00000024   E000               LDI     R16, 0
   \   00000026   8304               STD     Z+4, R16
   \   00000028   E000               LDI     R16, 0
   \   0000002A   8305               STD     Z+5, R16
    153              myUART.RxFirst   = 0x00;
   \   0000002C   ....               LDI     R30, LOW(myUART)
   \   0000002E   ....               LDI     R31, (myUART) >> 8
   \   00000030   E000               LDI     R16, 0
   \   00000032   8702               STD     Z+10, R16
   \   00000034   E000               LDI     R16, 0
   \   00000036   8703               STD     Z+11, R16
    154              myUART.RxLast    = 0x00;
   \   00000038   ....               LDI     R30, LOW(myUART)
   \   0000003A   ....               LDI     R31, (myUART) >> 8
   \   0000003C   E000               LDI     R16, 0
   \   0000003E   8704               STD     Z+12, R16
   \   00000040   E000               LDI     R16, 0
   \   00000042   8705               STD     Z+13, R16
    155              myUART.RxCount   = 0x00;
   \   00000044   ....               LDI     R30, LOW(myUART)
   \   00000046   ....               LDI     R31, (myUART) >> 8
   \   00000048   E000               LDI     R16, 0
   \   0000004A   8706               STD     Z+14, R16
   \   0000004C   E000               LDI     R16, 0
   \   0000004E   8707               STD     Z+15, R16
    156              myUART.RxState   = SYNC;
   \   00000050   E000               LDI     R16, 0
   \   00000052   9300....           STS     (myUART + 16), R16
    157              myUART.SyncCnt   = 0 ;
   \   00000056   E000               LDI     R16, 0
   \   00000058   9300....           STS     (myUART + 17), R16
    158              myUART.TxStatus  = 0x00;
   \   0000005C   E000               LDI     R16, 0
   \   0000005E   9300....           STS     (myUART + 8), R16
    159          
    160              myUART.RxTimeout = RX_TO_TIME ;   // reset timeout
   \   00000062   ....               LDI     R30, LOW(myUART)
   \   00000064   ....               LDI     R31, (myUART) >> 8
   \   00000066   EF0A               LDI     R16, 250
   \   00000068   E010               LDI     R17, 0
   \   0000006A   8B02               STD     Z+18, R16
   \   0000006C   8B13               STD     Z+19, R17
    161              UCSR0A  = 0x00; 
   \   0000006E   E000               LDI     R16, 0
   \   00000070   9300....           STS     _A_UCSR0A, R16
    162              UBRR0L  = ((XTAL_CPU / 16 / baud )-1) & 0xff;
   \   00000074   E400               LDI     R16, 64
   \   00000076   E412               LDI     R17, 66
   \   00000078   E02F               LDI     R18, 15
   \   0000007A   E030               LDI     R19, 0
   \   0000007C   01AC               MOVW    R21:R20, R25:R24
   \   0000007E   01BD               MOVW    R23:R22, R27:R26
   \   00000080   ........           CALL    ?UL_DIVMOD_L03
   \   00000084   950A               DEC     R16
   \   00000086   9300....           STS     _A_UBRR0, R16
    163              UBRR0H  = (((XTAL_CPU / 16 / baud )-1)>> 8) & 0xff;
   \   0000008A   E400               LDI     R16, 64
   \   0000008C   E412               LDI     R17, 66
   \   0000008E   E02F               LDI     R18, 15
   \   00000090   E030               LDI     R19, 0
   \   00000092   01AC               MOVW    R21:R20, R25:R24
   \   00000094   01BD               MOVW    R23:R22, R27:R26
   \   00000096   ........           CALL    ?UL_DIVMOD_L03
   \   0000009A   5001               SUBI    R16, 1
   \   0000009C   4010               SBCI    R17, 0
   \   0000009E   2F01               MOV     R16, R17
   \   000000A0   E010               LDI     R17, 0
   \   000000A2   930000C5           STS     197, R16
    164              UCSR0B  = (1<<RXEN0) | (1<<TXEN0);        // Enable recieve and transmit
   \   000000A6   E108               LDI     R16, 24
   \   000000A8   9300....           STS     _A_UCSR0B, R16
    165              UCSR0C  = 0x06;       /* n,8,1 */
   \   000000AC   E006               LDI     R16, 6
   \   000000AE   9300....           STS     _A_UCSR0C, R16
    166          }
   \   000000B2   E0E4               LDI     R30, 4
   \   000000B4   ........           JMP     ?EPILOGUE_B4_L09
   \   000000B8                      REQUIRE _A_UCSR0A
   \   000000B8                      REQUIRE _A_UBRR0
   \   000000B8                      REQUIRE _A_UCSR0B
   \   000000B8                      REQUIRE _A_UCSR0C
    167          

   Maximum stack usage in bytes:

   CSTACK RSTACK Function
   ------ ------ --------
      0      2   InitSystem
        0      2   -> Init_CPU
        0      2   -> Init_IO
        0      2   -> Init_TMR
        0      2   -> Init_USART
      0      2   Init_CPU
      0      2   Init_IO
      0      2   Init_TMR
      4      2   Init_USART
        4      2 ?UL_DIVMOD_L03
      0      2   Init_Watchdog


   Segment part sizes:

   Bytes  Function/Label
   -----  --------------
      30  InitSystem
      68  Init_CPU
      58  Init_IO
      52  Init_TMR
     184  Init_USART
      18  Init_Watchdog
       1  _A_DDRA
       1  _A_DDRB
       1  _A_DDRC
       1  _A_DDRD
       1  _A_DDRE
       1  _A_DDRF
       1  _A_DDRG
       1  _A_EICRA
       1  _A_EICRB
       1  _A_EIMSK
       1  _A_MCUCR
       1  _A_OCR0A
       2  _A_OCR3A
       1  _A_PINB
       1  _A_PORTA
       1  _A_PORTB
       1  _A_PORTC
       1  _A_PORTD
       1  _A_PORTE
       1  _A_PORTF
       1  _A_PORTG
       1  _A_SREG
       1  _A_TCCR0A
       1  _A_TCCR0B
       1  _A_TCCR3A
       1  _A_TCCR3B
       1  _A_TCNT0
       1  _A_TIFR0
       1  _A_TIMSK0
       2  _A_UBRR0
       1  _A_UCSR0A
       1  _A_UCSR0B
       1  _A_UCSR0C
       1  _A_WDTCSR
       1  _A_XMCRA
       1  _A_XMCRB

 
  38 bytes in segment ABSOLUTE
 410 bytes in segment CODE
 
 410 bytes of CODE memory
   0 bytes of DATA memory (+ 38 bytes shared)

Errors: none
Warnings: none
