==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversvideofbdevsisinit.c_SiS_Generic_ConvertCRData_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22203 ; free virtual = 44699
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22203 ; free virtual = 44699
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:44 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22204 ; free virtual = 44700
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'SiS_Generic_ConvertCRData' into 'main' (extr_.linuxdriversvideofbdevsisinit.c_SiS_Generic_ConvertCRData_with_main.c:140) automatically.
WARNING: [SYNCHK 200-77] The top function 'main' has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:44 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22204 ; free virtual = 44700
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:44 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22188 ; free virtual = 44684
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:44 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22188 ; free virtual = 44684
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.11 seconds; current allocated memory: 94.842 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 94.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Setting dangling out port 'main/ap_return' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 94.950 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:45 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22187 ; free virtual = 44684
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/aut/proj_extr_.FFmpeglibavcodecvc1dsp.c_vc1_inv_trans_8x8_c_with_main.c'.
INFO: [HLS 200-10] Adding design file 'extr_.FFmpeglibavcodecvc1dsp.c_vc1_inv_trans_8x8_c_with_main.c' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/aut/proj_extr_.FFmpeglibavcodecvc1dsp.c_vc1_inv_trans_8x8_c_with_main.c/solution1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversvideofbdevsisinit.c_SiS_Generic_ConvertCRData_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:36 ; elapsed = 00:16:15 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26930 ; free virtual = 37408
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:36 ; elapsed = 00:16:15 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26930 ; free virtual = 37408
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:37 ; elapsed = 00:16:17 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26930 ; free virtual = 37408
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] extr_.linuxdriversvideofbdevsisinit.c_SiS_Generic_ConvertCRData_with_main.c:28: unsupported memory access on variable 'crdata' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversvideofbdevsisinit.c_SiS_Generic_ConvertCRData_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:51 ; elapsed = 00:18:22 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26931 ; free virtual = 37409
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:51 ; elapsed = 00:18:22 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26931 ; free virtual = 37409
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:53 ; elapsed = 00:18:24 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26931 ; free virtual = 37410
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:53 ; elapsed = 00:18:24 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26931 ; free virtual = 37410
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (extr_.linuxdriversvideofbdevsisinit.c_SiS_Generic_ConvertCRData_with_main.c:115:4) to (extr_.linuxdriversvideofbdevsisinit.c_SiS_Generic_ConvertCRData_with_main.c:132:1) in function 'SiS_Generic_ConvertCRData'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:53 ; elapsed = 00:18:24 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26925 ; free virtual = 37404
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:53 ; elapsed = 00:18:24 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26925 ; free virtual = 37404
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SiS_Generic_ConvertCRData' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SiS_Generic_ConvertCRData' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 222.02 seconds; current allocated memory: 138.654 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 139.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SiS_Generic_ConvertCRData' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SiS_Generic_ConvertCRData/SiS_Pr_dummy' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SiS_Generic_ConvertCRData/crdata' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SiS_Generic_ConvertCRData/xres' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SiS_Generic_ConvertCRData/yres' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SiS_Generic_ConvertCRData/var_xres' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SiS_Generic_ConvertCRData/var_left_margin' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SiS_Generic_ConvertCRData/var_right_margin' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SiS_Generic_ConvertCRData/var_hsync_len' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SiS_Generic_ConvertCRData/var_yres' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SiS_Generic_ConvertCRData/var_upper_margin' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SiS_Generic_ConvertCRData/var_lower_margin' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SiS_Generic_ConvertCRData/var_vsync_len' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SiS_Generic_ConvertCRData/writeres' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SiS_Generic_ConvertCRData' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'SiS_Generic_ConvertCRData/SiS_Pr_dummy' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'SiS_Generic_ConvertCRData'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 139.942 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:56 ; elapsed = 00:18:26 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26923 ; free virtual = 37404
INFO: [VHDL 208-304] Generating VHDL RTL for SiS_Generic_ConvertCRData.
INFO: [VLOG 209-307] Generating Verilog RTL for SiS_Generic_ConvertCRData.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.linuxdriversvideofbdevsisinit.c_SiS_GetModeID_LCD_with_main.c'.
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.linuxdriversvideofbdevsisinit.c_SiS_GetModeID_LCD_with_main.c/solution1'.
