// Seed: 207441351
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    input id_4,
    output logic id_5,
    output id_6,
    input id_7
);
  logic id_8;
  type_18(
      id_5, id_5
  );
  assign id_8 = id_7;
  logic id_9;
  assign id_9 = 1;
  type_20 id_10 (.id_0(id_9));
  logic id_11 = id_3;
  type_22(
      id_7 == id_5, 1'b0
  );
  type_23 id_12 (
      .id_0(id_11),
      .id_1(1),
      .id_2(1),
      .id_3(id_5 >> id_9)
  );
  wire id_13;
  assign id_6 = id_13[1];
  type_25(
      1'd0, 1
  );
  assign id_11 = id_2;
endmodule
