

================================================================
== Vivado HLS Report for 'Filter_HW'
================================================================
* Date:           Thu Oct 26 01:27:23 2017

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        HW7_1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|      6.38|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1262751|  1262751|  1262752|  1262752|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: Temp (6)  [1/1] 0.00ns  loc: Filter_HW.cpp:59
:3  %Temp = alloca [518400 x i8], align 1

ST_1: StgValue_6 (7)  [2/2] 0.00ns  loc: Filter_HW.cpp:60
:4  call fastcc void @Filter_horizontal_HW([5184000 x i8]* %Input_r, [518400 x i8]* %Temp) nounwind


 <State 2>: 0.00ns
ST_2: StgValue_7 (7)  [1/2] 0.00ns  loc: Filter_HW.cpp:60
:4  call fastcc void @Filter_horizontal_HW([5184000 x i8]* %Input_r, [518400 x i8]* %Temp) nounwind


 <State 3>: 0.00ns
ST_3: StgValue_8 (8)  [2/2] 0.00ns  loc: Filter_HW.cpp:61
:5  call fastcc void @Filter_vertical([518400 x i8]* %Temp, [5184000 x i8]* %Output_r) nounwind


 <State 4>: 0.00ns
ST_4: StgValue_9 (3)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([5184000 x i8]* %Input_r) nounwind, !map !19

ST_4: StgValue_10 (4)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([5184000 x i8]* %Output_r) nounwind, !map !25

ST_4: StgValue_11 (5)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @Filter_HW_str) nounwind

ST_4: StgValue_12 (8)  [1/2] 0.00ns  loc: Filter_HW.cpp:61
:5  call fastcc void @Filter_vertical([518400 x i8]* %Temp, [5184000 x i8]* %Output_r) nounwind

ST_4: StgValue_13 (9)  [1/1] 0.00ns  loc: Filter_HW.cpp:62
:6  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7ns, clock uncertainty: 0.875ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
