{
  "name": "core_arch::x86::avx512f::_mm512_mask_moveldup_ps",
  "safe": false,
  "callees": {
    "intrinsics::simd::simd_shuffle": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Shuffles two vectors by const indices.\n\n `T` must be a vector.\n\n `U` must be a **const** vector of `u32`s. This means it must either refer to a named\n const or be given as an inline const expression (`const { ... }`).\n\n `V` must be a vector with the same element type as `T` and the same length as `U`.\n\n Returns a new vector such that element `i` is selected from `xy[idx[i]]`, where `xy`\n is the concatenation of `x` and `y`. It is a compile-time error if `idx[i]` is out-of-bounds\n of `xy`.\n",
      "adt": {}
    },
    "core_arch::x86::__m512::as_f32x16": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::f32x16": "Constructor"
      }
    },
    "intrinsics::simd::simd_select_bitmask": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Selects elements from a bitmask.\n\n `M` must be an unsigned integer or array of `u8`, matching `simd_bitmask`.\n\n `T` must be a vector.\n\n For each element, if the bit in `mask` is `1`, select the element from\n `if_true`.  If the corresponding bit in `mask` is `0`, select the element from\n `if_false`.\n The remaining bits of the mask are ignored.\n\n The bitmask bit order matches `simd_bitmask`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m512": [
      "Plain"
    ],
    "core_arch::simd::f32x16": [
      "Plain"
    ]
  },
  "path": 8745,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:25197:1: 25203:2",
  "src": "pub fn _mm512_mask_moveldup_ps(src: __m512, k: __mmask16, a: __m512) -> __m512 {\n    unsafe {\n        let mov: f32x16 =\n            simd_shuffle!(a, a, [0, 0, 2, 2, 4, 4, 6, 6, 8, 8, 10, 10, 12, 12, 14, 14]);\n        transmute(simd_select_bitmask(k, mov, src.as_f32x16()))\n    }\n}",
  "mir": "fn core_arch::x86::avx512f::_mm512_mask_moveldup_ps(_1: core_arch::x86::__m512, _2: u16, _3: core_arch::x86::__m512) -> core_arch::x86::__m512 {\n    let mut _0: core_arch::x86::__m512;\n    let  _4: core_arch::simd::f32x16;\n    let mut _5: core_arch::simd::f32x16;\n    let mut _6: core_arch::simd::f32x16;\n    debug src => _1;\n    debug k => _2;\n    debug a => _3;\n    debug mov => _4;\n    bb0: {\n        _4 = intrinsics::simd::simd_shuffle::<core_arch::x86::__m512, core_arch::macros::SimdShuffleIdx<16>, core_arch::simd::f32x16>(_3, _3, core_arch::x86::avx512f::_mm512_mask_moveldup_ps::{constant#0}) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_5);\n        StorageLive(_6);\n        _6 = core_arch::x86::__m512::as_f32x16(_1) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _5 = intrinsics::simd::simd_select_bitmask::<u16, core_arch::simd::f32x16>(_2, _4, move _6) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_6);\n        _0 = move _5 as core_arch::x86::__m512;\n        StorageDead(_5);\n        return;\n    }\n}\n",
  "doc": " Duplicate even-indexed single-precision (32-bit) floating-point elements from a, and store the results in dst using writemask k (elements are copied from src when the corresponding mask bit is not set).\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_mask_moveldup_ps&expand=3860)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}