#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Oct 21 14:07:10 2017
# Process ID: 16364
# Current directory: C:/Users/nks/Desktop/test_725/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16152 C:\Users\nks\Desktop\test_725\project_1\project_1.xpr
# Log file: C:/Users/nks/Desktop/test_725/project_1/vivado.log
# Journal file: C:/Users/nks/Desktop/test_725/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/nks/Desktop/test_725/project_1/project_1.xpr
synth_design -rtl -name rtl_1
place_ports clk_100m L1
set_property IOSTANDARD LVCMOS33 [get_ports [list clk_100m]]
save_constraints
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_design
open_run impl_1
close_design
open_run synth_1 -name synth_1
synth_design -rtl -name rtl_1
open_run impl_1
current_design rtl_1
set_property -dict [list CONFIG.USE_PHASE_ALIGNMENT {true} CONFIG.CLKOUT4_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {240} CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {120} CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {12.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.000} CONFIG.MMCM_CLKOUT1_DIVIDE {12} CONFIG.MMCM_CLKOUT2_DIVIDE {120} CONFIG.MMCM_CLKOUT3_DIVIDE {10} CONFIG.NUM_OUT_CLKS {4} CONFIG.CLKOUT1_JITTER {98.767} CONFIG.CLKOUT1_PHASE_ERROR {87.180} CONFIG.CLKOUT2_JITTER {115.831} CONFIG.CLKOUT2_PHASE_ERROR {87.180} CONFIG.CLKOUT3_JITTER {188.586} CONFIG.CLKOUT3_PHASE_ERROR {87.180} CONFIG.CLKOUT4_JITTER {112.035} CONFIG.CLKOUT4_PHASE_ERROR {87.180}] [get_ips MAIN_CLK]
generate_target all [get_files  C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xci]
catch { config_ip_cache -export [get_ips -all MAIN_CLK] }
export_ip_user_files -of_objects [get_files C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xci] -no_script -sync -force -quiet
reset_run MAIN_CLK_synth_1
launch_runs -jobs 4 MAIN_CLK_synth_1
export_simulation -of_objects [get_files C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xci] -directory C:/Users/nks/Desktop/test_725/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/nks/Desktop/test_725/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/nks/Desktop/test_725/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/nks/Desktop/test_725/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/nks/Desktop/test_725/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/nks/Desktop/test_725/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/nks/Desktop/test_725/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source adc_sim.tcl
relaunch_sim
relaunch_sim
relaunch_sim
run 100 us
relaunch_sim
relaunch_sim
run 100 us
relaunch_sim
relaunch_sim
run 100 us
set_property -dict [list CONFIG.CLK_OUT1_PORT {clk_240m} CONFIG.CLK_OUT4_PORT {clk_120m}] [get_ips MAIN_CLK]
generate_target all [get_files  C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xci]
catch { config_ip_cache -export [get_ips -all MAIN_CLK] }
export_ip_user_files -of_objects [get_files C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xci] -no_script -sync -force -quiet
reset_run MAIN_CLK_synth_1
launch_runs -jobs 4 MAIN_CLK_synth_1
export_simulation -of_objects [get_files C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xci] -directory C:/Users/nks/Desktop/test_725/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/nks/Desktop/test_725/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/nks/Desktop/test_725/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/nks/Desktop/test_725/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/nks/Desktop/test_725/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/nks/Desktop/test_725/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/nks/Desktop/test_725/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
refresh_design
refresh_design
place_ports clk_250m L3
set_property IOSTANDARD LVCMOS33 [get_ports [list clk_250m]]
set_property slew FAST [get_ports [list clk_100m]]
set_property slew FAST [get_ports [list clk_250m]]
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/nks/Desktop/test_725/project_1/project_1.runs/impl_1/led.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev [lindex [get_cfgmem_parts {s25fl256sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/nks/Desktop/test_725/project_1/project_1.runs/impl_1/led.bin} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/nks/Desktop/test_725/project_1/project_1.runs/impl_1/led.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw
place_ports led M16
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/nks/Desktop/test_725/project_1/project_1.runs/impl_1/led.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev [lindex [get_cfgmem_parts {s25fl256sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/nks/Desktop/test_725/project_1/project_1.runs/impl_1/led.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw
close_design
refresh_design
synth_design -rtl -name rtl_1
refresh_design
refresh_design
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
current_design impl_1
create_run synth_2 -flow {Vivado Synthesis 2016} -strategy {Vivado Synthesis Defaults}
current_run [get_runs synth_2]
set_property STEPS.SYNTH_DESIGN.ARGS.RESOURCE_SHARING off [get_runs synth_2]
launch_runs synth_2 -jobs 4
wait_on_run synth_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
close_design
refresh_design
reset_run synth_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
open_run impl_2
current_design rtl_1
current_design impl_2
current_design rtl_1
refresh_design
current_design impl_2
reset_run synth_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
refresh_design
report_clock_interaction -delay_type min_max -significant_digits 3 -name timing_1
report_clock_networks -name {network_1}
close_design
close_design
refresh_design
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT4_USED {false} CONFIG.CLK_OUT1_PORT {clk_10m} CONFIG.CLK_OUT2_PORT {clk_250m} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {10} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {250} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {250} CONFIG.CLKOUT3_DRIVES {BUFH} CONFIG.CLKOUT3_USED {false} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {100.000} CONFIG.MMCM_CLKOUT1_DIVIDE {4} CONFIG.MMCM_CLKOUT2_DIVIDE {1} CONFIG.MMCM_CLKOUT3_DIVIDE {1} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {209.588} CONFIG.CLKOUT1_PHASE_ERROR {98.575} CONFIG.CLKOUT2_JITTER {110.209} CONFIG.CLKOUT2_PHASE_ERROR {98.575} CONFIG.CLKOUT3_JITTER {110.209} CONFIG.CLKOUT3_PHASE_ERROR {98.575} CONFIG.CLKOUT4_JITTER {245.813} CONFIG.CLKOUT4_PHASE_ERROR {301.601}] [get_ips MAIN_CLK]
generate_target all [get_files  C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xci]
catch { config_ip_cache -export [get_ips -all MAIN_CLK] }
export_ip_user_files -of_objects [get_files C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xci] -no_script -sync -force -quiet
reset_run MAIN_CLK_synth_1
launch_runs -jobs 4 MAIN_CLK_synth_1
export_simulation -of_objects [get_files C:/Users/nks/Desktop/test_725/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xci] -directory C:/Users/nks/Desktop/test_725/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/nks/Desktop/test_725/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/nks/Desktop/test_725/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/nks/Desktop/test_725/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/nks/Desktop/test_725/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/nks/Desktop/test_725/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/nks/Desktop/test_725/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
refresh_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top mytop [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
reset_run synth_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
synth_design -rtl -name rtl_1
refresh_design
place_ports clk P17
place_ports led M16
place_ports reset K1
set_property IOSTANDARD LVCMOS33 [get_ports [list led]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset]]
set_property PULLTYPE PULLDOWN [get_ports [list reset]]
save_constraints
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
wait_on_run impl_2
open_hw
connect_hw_server
connect_hw_server
connect_hw_server
connect_hw_server
close_hw
open_hw
connect_hw_server
