$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 & AorL $end
  $var wire  1 % LorR $end
  $var wire  8 # din [7:0] $end
  $var wire  8 ' dout [7:0] $end
  $var wire  3 $ shamt [2:0] $end
  $scope module top $end
   $var wire  1 & AorL $end
   $var wire  1 % LorR $end
   $var wire  8 # din [7:0] $end
   $var wire  8 ' dout [7:0] $end
   $var wire  3 $ shamt [2:0] $end
   $var wire  8 ( tmp [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b10101110 #
b001 $
0%
0&
b00000000 '
b00000000 (
#2
1%
#3
0%
1&
#4
1%
#5
b010 $
0%
0&
#6
1%
#7
0%
1&
#8
1%
#9
b100 $
0%
0&
b00001010 (
#10
1%
b00001010 '
b11100000 (
#11
0%
1&
b11100000 '
b11111010 (
#12
1%
b11111010 '
b11100000 (
#13
