Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Feb  1 18:03:11 2021
| Host         : DESKTOP-BJ9E846 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.697        0.000                      0                57160        0.019        0.000                      0                57144       15.250        0.000                       0                 19107  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
clk_fpga_0                                                                                  {0.000 25.000}     50.000          20.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                       12.697        0.000                      0                49500        0.019        0.000                      0                49500       23.750        0.000                       0                 18624  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       25.956        0.000                      0                  928        0.049        0.000                      0                  928       15.250        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_fpga_0                                                                                       31.683        0.000                      0                    8                                                                        
clk_fpga_0                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       48.751        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_fpga_0                                                                                  clk_fpga_0                                                                                       25.632        0.000                      0                 6616        0.410        0.000                      0                 6616  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.741        0.000                      0                  100        0.365        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.697ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.697ns  (required time - arrival time)
  Source:                 design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        35.956ns  (logic 14.171ns (39.412%)  route 21.785ns (60.588%))
  Logic Levels:           41  (CARRY4=10 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=25 LUT6=2)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 52.680 - 50.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       1.655     2.963    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/s01_axi_aclk
    SLICE_X21Y65         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y65         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg[0]_rep/Q
                         net (fo=11, routed)          1.780     5.199    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg[0]_rep_0
    SLICE_X20Y26         LUT2 (Prop_lut2_I1_O)        0.124     5.323 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_85/O
                         net (fo=1, routed)           0.000     5.323    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_85_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.836 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_75/CO[3]
                         net (fo=1, routed)           0.000     5.836    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_75_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.953 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_81/CO[3]
                         net (fo=1, routed)           0.000     5.953    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_81_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.070 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_76/CO[3]
                         net (fo=1, routed)           0.000     6.070    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_76_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.309 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_26/O[2]
                         net (fo=5, routed)           0.789     7.098    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size1[14]
    SLICE_X19Y30         LUT6 (Prop_lut6_I0_O)        0.301     7.399 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_28/O
                         net (fo=5, routed)           1.019     8.418    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[13]
    SLICE_X19Y29         LUT5 (Prop_lut5_I1_O)        0.152     8.570 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_32/O
                         net (fo=5, routed)           0.677     9.247    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[12]
    SLICE_X18Y29         LUT5 (Prop_lut5_I2_O)        0.332     9.579 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_33/O
                         net (fo=3, routed)           0.290     9.869    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_33_n_0
    SLICE_X18Y29         LUT5 (Prop_lut5_I2_O)        0.119     9.988 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_36/O
                         net (fo=5, routed)           0.524    10.513    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[11]
    SLICE_X19Y29         LUT5 (Prop_lut5_I2_O)        0.332    10.845 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_37/O
                         net (fo=3, routed)           0.604    11.449    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_37_n_0
    SLICE_X19Y28         LUT5 (Prop_lut5_I2_O)        0.118    11.567 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_40/O
                         net (fo=5, routed)           0.737    12.304    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[10]
    SLICE_X20Y30         LUT5 (Prop_lut5_I2_O)        0.326    12.630 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_41/O
                         net (fo=3, routed)           0.748    13.378    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_41_n_0
    SLICE_X22Y29         LUT5 (Prop_lut5_I2_O)        0.150    13.528 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_44/O
                         net (fo=5, routed)           0.589    14.117    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[9]
    SLICE_X21Y30         LUT5 (Prop_lut5_I2_O)        0.326    14.443 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_45/O
                         net (fo=3, routed)           0.591    15.035    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_45_n_0
    SLICE_X22Y28         LUT5 (Prop_lut5_I2_O)        0.118    15.153 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_48/O
                         net (fo=5, routed)           0.596    15.749    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[8]
    SLICE_X22Y27         LUT5 (Prop_lut5_I2_O)        0.326    16.075 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_49/O
                         net (fo=3, routed)           0.290    16.365    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_49_n_0
    SLICE_X22Y27         LUT5 (Prop_lut5_I2_O)        0.119    16.484 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_52/O
                         net (fo=5, routed)           0.739    17.223    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[7]
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.332    17.555 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_53/O
                         net (fo=3, routed)           0.276    17.830    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_53_n_0
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.119    17.949 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_56/O
                         net (fo=5, routed)           0.297    18.246    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[6]
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.332    18.578 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_57/O
                         net (fo=3, routed)           0.467    19.045    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_57_n_0
    SLICE_X19Y28         LUT5 (Prop_lut5_I2_O)        0.119    19.164 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_60/O
                         net (fo=5, routed)           0.684    19.848    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[5]
    SLICE_X18Y28         LUT5 (Prop_lut5_I2_O)        0.332    20.180 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_61/O
                         net (fo=3, routed)           0.462    20.642    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_61_n_0
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.117    20.759 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_64/O
                         net (fo=5, routed)           0.448    21.207    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[4]
    SLICE_X18Y28         LUT5 (Prop_lut5_I2_O)        0.332    21.539 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_65/O
                         net (fo=3, routed)           0.432    21.970    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_65_n_0
    SLICE_X18Y28         LUT5 (Prop_lut5_I2_O)        0.120    22.090 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_68/O
                         net (fo=5, routed)           0.438    22.529    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[3]
    SLICE_X19Y26         LUT5 (Prop_lut5_I2_O)        0.327    22.856 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_69/O
                         net (fo=3, routed)           0.628    23.484    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_69_n_0
    SLICE_X20Y25         LUT5 (Prop_lut5_I2_O)        0.150    23.634 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_72/O
                         net (fo=5, routed)           0.589    24.223    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[2]
    SLICE_X19Y26         LUT5 (Prop_lut5_I2_O)        0.328    24.551 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_73/O
                         net (fo=3, routed)           0.463    25.014    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_73_n_0
    SLICE_X19Y26         LUT5 (Prop_lut5_I2_O)        0.118    25.132 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_24/O
                         net (fo=3, routed)           0.454    25.585    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[1]
    SLICE_X19Y25         LUT5 (Prop_lut5_I2_O)        0.326    25.911 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_23/O
                         net (fo=2, routed)           0.701    26.612    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_23_n_0
    SLICE_X19Y25         LUT5 (Prop_lut5_I2_O)        0.150    26.762 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_17/O
                         net (fo=1, routed)           0.481    27.244    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[0]
    SLICE_X21Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    28.026 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.026    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_4_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.140 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.140    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_3_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.254 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.254    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_2_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.588 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_1/O[1]
                         net (fo=2, routed)           1.391    29.979    design_1_i/ConvAccelerator_0/U0/accu_dut/A[14]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[14]_P[16])
                                                      4.020    33.999 f  design_1_i/ConvAccelerator_0/U0/accu_dut/n_state3/P[16]
                         net (fo=1, routed)           1.084    35.083    design_1_i/ConvAccelerator_0/U0/accu_dut/n_state3_n_89
    SLICE_X10Y12         LUT3 (Prop_lut3_I1_O)        0.124    35.207 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_i_17/O
                         net (fo=1, routed)           0.000    35.207    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_i_17_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.740 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.740    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_6_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    35.969 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_3/CO[2]
                         net (fo=8, routed)           1.304    37.273    design_1_i/ConvAccelerator_0/U0/accu_dut/col_max
    SLICE_X21Y33         LUT6 (Prop_lut6_I0_O)        0.310    37.583 r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_2/O
                         net (fo=9, routed)           0.576    38.160    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_2_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I1_O)        0.124    38.284 r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_1__0/O
                         net (fo=8, routed)           0.635    38.919    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_1__0_n_0
    SLICE_X23Y32         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       1.487    52.680    design_1_i/ConvAccelerator_0/U0/accu_dut/s00_axis_aclk
    SLICE_X23Y32         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[0]/C
                         clock pessimism              0.116    52.795    
                         clock uncertainty           -0.751    52.045    
    SLICE_X23Y32         FDRE (Setup_fdre_C_R)       -0.429    51.616    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[0]
  -------------------------------------------------------------------
                         required time                         51.616    
                         arrival time                         -38.919    
  -------------------------------------------------------------------
                         slack                                 12.697    

Slack (MET) :             12.697ns  (required time - arrival time)
  Source:                 design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[0]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        35.956ns  (logic 14.171ns (39.412%)  route 21.785ns (60.588%))
  Logic Levels:           41  (CARRY4=10 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=25 LUT6=2)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 52.680 - 50.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       1.655     2.963    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/s01_axi_aclk
    SLICE_X21Y65         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y65         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg[0]_rep/Q
                         net (fo=11, routed)          1.780     5.199    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg[0]_rep_0
    SLICE_X20Y26         LUT2 (Prop_lut2_I1_O)        0.124     5.323 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_85/O
                         net (fo=1, routed)           0.000     5.323    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_85_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.836 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_75/CO[3]
                         net (fo=1, routed)           0.000     5.836    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_75_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.953 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_81/CO[3]
                         net (fo=1, routed)           0.000     5.953    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_81_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.070 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_76/CO[3]
                         net (fo=1, routed)           0.000     6.070    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_76_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.309 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_26/O[2]
                         net (fo=5, routed)           0.789     7.098    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size1[14]
    SLICE_X19Y30         LUT6 (Prop_lut6_I0_O)        0.301     7.399 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_28/O
                         net (fo=5, routed)           1.019     8.418    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[13]
    SLICE_X19Y29         LUT5 (Prop_lut5_I1_O)        0.152     8.570 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_32/O
                         net (fo=5, routed)           0.677     9.247    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[12]
    SLICE_X18Y29         LUT5 (Prop_lut5_I2_O)        0.332     9.579 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_33/O
                         net (fo=3, routed)           0.290     9.869    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_33_n_0
    SLICE_X18Y29         LUT5 (Prop_lut5_I2_O)        0.119     9.988 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_36/O
                         net (fo=5, routed)           0.524    10.513    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[11]
    SLICE_X19Y29         LUT5 (Prop_lut5_I2_O)        0.332    10.845 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_37/O
                         net (fo=3, routed)           0.604    11.449    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_37_n_0
    SLICE_X19Y28         LUT5 (Prop_lut5_I2_O)        0.118    11.567 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_40/O
                         net (fo=5, routed)           0.737    12.304    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[10]
    SLICE_X20Y30         LUT5 (Prop_lut5_I2_O)        0.326    12.630 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_41/O
                         net (fo=3, routed)           0.748    13.378    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_41_n_0
    SLICE_X22Y29         LUT5 (Prop_lut5_I2_O)        0.150    13.528 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_44/O
                         net (fo=5, routed)           0.589    14.117    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[9]
    SLICE_X21Y30         LUT5 (Prop_lut5_I2_O)        0.326    14.443 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_45/O
                         net (fo=3, routed)           0.591    15.035    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_45_n_0
    SLICE_X22Y28         LUT5 (Prop_lut5_I2_O)        0.118    15.153 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_48/O
                         net (fo=5, routed)           0.596    15.749    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[8]
    SLICE_X22Y27         LUT5 (Prop_lut5_I2_O)        0.326    16.075 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_49/O
                         net (fo=3, routed)           0.290    16.365    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_49_n_0
    SLICE_X22Y27         LUT5 (Prop_lut5_I2_O)        0.119    16.484 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_52/O
                         net (fo=5, routed)           0.739    17.223    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[7]
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.332    17.555 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_53/O
                         net (fo=3, routed)           0.276    17.830    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_53_n_0
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.119    17.949 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_56/O
                         net (fo=5, routed)           0.297    18.246    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[6]
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.332    18.578 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_57/O
                         net (fo=3, routed)           0.467    19.045    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_57_n_0
    SLICE_X19Y28         LUT5 (Prop_lut5_I2_O)        0.119    19.164 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_60/O
                         net (fo=5, routed)           0.684    19.848    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[5]
    SLICE_X18Y28         LUT5 (Prop_lut5_I2_O)        0.332    20.180 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_61/O
                         net (fo=3, routed)           0.462    20.642    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_61_n_0
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.117    20.759 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_64/O
                         net (fo=5, routed)           0.448    21.207    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[4]
    SLICE_X18Y28         LUT5 (Prop_lut5_I2_O)        0.332    21.539 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_65/O
                         net (fo=3, routed)           0.432    21.970    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_65_n_0
    SLICE_X18Y28         LUT5 (Prop_lut5_I2_O)        0.120    22.090 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_68/O
                         net (fo=5, routed)           0.438    22.529    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[3]
    SLICE_X19Y26         LUT5 (Prop_lut5_I2_O)        0.327    22.856 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_69/O
                         net (fo=3, routed)           0.628    23.484    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_69_n_0
    SLICE_X20Y25         LUT5 (Prop_lut5_I2_O)        0.150    23.634 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_72/O
                         net (fo=5, routed)           0.589    24.223    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[2]
    SLICE_X19Y26         LUT5 (Prop_lut5_I2_O)        0.328    24.551 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_73/O
                         net (fo=3, routed)           0.463    25.014    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_73_n_0
    SLICE_X19Y26         LUT5 (Prop_lut5_I2_O)        0.118    25.132 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_24/O
                         net (fo=3, routed)           0.454    25.585    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[1]
    SLICE_X19Y25         LUT5 (Prop_lut5_I2_O)        0.326    25.911 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_23/O
                         net (fo=2, routed)           0.701    26.612    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_23_n_0
    SLICE_X19Y25         LUT5 (Prop_lut5_I2_O)        0.150    26.762 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_17/O
                         net (fo=1, routed)           0.481    27.244    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[0]
    SLICE_X21Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    28.026 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.026    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_4_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.140 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.140    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_3_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.254 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.254    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_2_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.588 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_1/O[1]
                         net (fo=2, routed)           1.391    29.979    design_1_i/ConvAccelerator_0/U0/accu_dut/A[14]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[14]_P[16])
                                                      4.020    33.999 f  design_1_i/ConvAccelerator_0/U0/accu_dut/n_state3/P[16]
                         net (fo=1, routed)           1.084    35.083    design_1_i/ConvAccelerator_0/U0/accu_dut/n_state3_n_89
    SLICE_X10Y12         LUT3 (Prop_lut3_I1_O)        0.124    35.207 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_i_17/O
                         net (fo=1, routed)           0.000    35.207    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_i_17_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.740 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.740    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_6_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    35.969 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_3/CO[2]
                         net (fo=8, routed)           1.304    37.273    design_1_i/ConvAccelerator_0/U0/accu_dut/col_max
    SLICE_X21Y33         LUT6 (Prop_lut6_I0_O)        0.310    37.583 r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_2/O
                         net (fo=9, routed)           0.576    38.160    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_2_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I1_O)        0.124    38.284 r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_1__0/O
                         net (fo=8, routed)           0.635    38.919    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_1__0_n_0
    SLICE_X23Y32         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[0]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       1.487    52.680    design_1_i/ConvAccelerator_0/U0/accu_dut/s00_axis_aclk
    SLICE_X23Y32         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[0]_rep/C
                         clock pessimism              0.116    52.795    
                         clock uncertainty           -0.751    52.045    
    SLICE_X23Y32         FDRE (Setup_fdre_C_R)       -0.429    51.616    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         51.616    
                         arrival time                         -38.919    
  -------------------------------------------------------------------
                         slack                                 12.697    

Slack (MET) :             12.712ns  (required time - arrival time)
  Source:                 design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        35.943ns  (logic 14.171ns (39.427%)  route 21.772ns (60.573%))
  Logic Levels:           41  (CARRY4=10 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=25 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 52.681 - 50.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       1.655     2.963    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/s01_axi_aclk
    SLICE_X21Y65         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y65         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg[0]_rep/Q
                         net (fo=11, routed)          1.780     5.199    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg[0]_rep_0
    SLICE_X20Y26         LUT2 (Prop_lut2_I1_O)        0.124     5.323 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_85/O
                         net (fo=1, routed)           0.000     5.323    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_85_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.836 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_75/CO[3]
                         net (fo=1, routed)           0.000     5.836    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_75_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.953 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_81/CO[3]
                         net (fo=1, routed)           0.000     5.953    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_81_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.070 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_76/CO[3]
                         net (fo=1, routed)           0.000     6.070    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_76_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.309 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_26/O[2]
                         net (fo=5, routed)           0.789     7.098    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size1[14]
    SLICE_X19Y30         LUT6 (Prop_lut6_I0_O)        0.301     7.399 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_28/O
                         net (fo=5, routed)           1.019     8.418    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[13]
    SLICE_X19Y29         LUT5 (Prop_lut5_I1_O)        0.152     8.570 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_32/O
                         net (fo=5, routed)           0.677     9.247    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[12]
    SLICE_X18Y29         LUT5 (Prop_lut5_I2_O)        0.332     9.579 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_33/O
                         net (fo=3, routed)           0.290     9.869    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_33_n_0
    SLICE_X18Y29         LUT5 (Prop_lut5_I2_O)        0.119     9.988 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_36/O
                         net (fo=5, routed)           0.524    10.513    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[11]
    SLICE_X19Y29         LUT5 (Prop_lut5_I2_O)        0.332    10.845 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_37/O
                         net (fo=3, routed)           0.604    11.449    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_37_n_0
    SLICE_X19Y28         LUT5 (Prop_lut5_I2_O)        0.118    11.567 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_40/O
                         net (fo=5, routed)           0.737    12.304    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[10]
    SLICE_X20Y30         LUT5 (Prop_lut5_I2_O)        0.326    12.630 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_41/O
                         net (fo=3, routed)           0.748    13.378    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_41_n_0
    SLICE_X22Y29         LUT5 (Prop_lut5_I2_O)        0.150    13.528 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_44/O
                         net (fo=5, routed)           0.589    14.117    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[9]
    SLICE_X21Y30         LUT5 (Prop_lut5_I2_O)        0.326    14.443 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_45/O
                         net (fo=3, routed)           0.591    15.035    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_45_n_0
    SLICE_X22Y28         LUT5 (Prop_lut5_I2_O)        0.118    15.153 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_48/O
                         net (fo=5, routed)           0.596    15.749    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[8]
    SLICE_X22Y27         LUT5 (Prop_lut5_I2_O)        0.326    16.075 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_49/O
                         net (fo=3, routed)           0.290    16.365    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_49_n_0
    SLICE_X22Y27         LUT5 (Prop_lut5_I2_O)        0.119    16.484 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_52/O
                         net (fo=5, routed)           0.739    17.223    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[7]
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.332    17.555 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_53/O
                         net (fo=3, routed)           0.276    17.830    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_53_n_0
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.119    17.949 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_56/O
                         net (fo=5, routed)           0.297    18.246    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[6]
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.332    18.578 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_57/O
                         net (fo=3, routed)           0.467    19.045    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_57_n_0
    SLICE_X19Y28         LUT5 (Prop_lut5_I2_O)        0.119    19.164 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_60/O
                         net (fo=5, routed)           0.684    19.848    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[5]
    SLICE_X18Y28         LUT5 (Prop_lut5_I2_O)        0.332    20.180 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_61/O
                         net (fo=3, routed)           0.462    20.642    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_61_n_0
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.117    20.759 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_64/O
                         net (fo=5, routed)           0.448    21.207    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[4]
    SLICE_X18Y28         LUT5 (Prop_lut5_I2_O)        0.332    21.539 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_65/O
                         net (fo=3, routed)           0.432    21.970    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_65_n_0
    SLICE_X18Y28         LUT5 (Prop_lut5_I2_O)        0.120    22.090 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_68/O
                         net (fo=5, routed)           0.438    22.529    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[3]
    SLICE_X19Y26         LUT5 (Prop_lut5_I2_O)        0.327    22.856 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_69/O
                         net (fo=3, routed)           0.628    23.484    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_69_n_0
    SLICE_X20Y25         LUT5 (Prop_lut5_I2_O)        0.150    23.634 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_72/O
                         net (fo=5, routed)           0.589    24.223    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[2]
    SLICE_X19Y26         LUT5 (Prop_lut5_I2_O)        0.328    24.551 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_73/O
                         net (fo=3, routed)           0.463    25.014    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_73_n_0
    SLICE_X19Y26         LUT5 (Prop_lut5_I2_O)        0.118    25.132 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_24/O
                         net (fo=3, routed)           0.454    25.585    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[1]
    SLICE_X19Y25         LUT5 (Prop_lut5_I2_O)        0.326    25.911 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_23/O
                         net (fo=2, routed)           0.701    26.612    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_23_n_0
    SLICE_X19Y25         LUT5 (Prop_lut5_I2_O)        0.150    26.762 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_17/O
                         net (fo=1, routed)           0.481    27.244    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[0]
    SLICE_X21Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    28.026 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.026    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_4_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.140 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.140    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_3_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.254 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.254    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_2_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.588 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_1/O[1]
                         net (fo=2, routed)           1.391    29.979    design_1_i/ConvAccelerator_0/U0/accu_dut/A[14]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[14]_P[16])
                                                      4.020    33.999 f  design_1_i/ConvAccelerator_0/U0/accu_dut/n_state3/P[16]
                         net (fo=1, routed)           1.084    35.083    design_1_i/ConvAccelerator_0/U0/accu_dut/n_state3_n_89
    SLICE_X10Y12         LUT3 (Prop_lut3_I1_O)        0.124    35.207 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_i_17/O
                         net (fo=1, routed)           0.000    35.207    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_i_17_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.740 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.740    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_6_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    35.969 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_3/CO[2]
                         net (fo=8, routed)           1.304    37.273    design_1_i/ConvAccelerator_0/U0/accu_dut/col_max
    SLICE_X21Y33         LUT6 (Prop_lut6_I0_O)        0.310    37.583 r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_2/O
                         net (fo=9, routed)           0.576    38.160    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_2_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I1_O)        0.124    38.284 r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_1__0/O
                         net (fo=8, routed)           0.622    38.906    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_1__0_n_0
    SLICE_X22Y34         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       1.489    52.681    design_1_i/ConvAccelerator_0/U0/accu_dut/s00_axis_aclk
    SLICE_X22Y34         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[1]/C
                         clock pessimism              0.116    52.797    
                         clock uncertainty           -0.751    52.047    
    SLICE_X22Y34         FDRE (Setup_fdre_C_R)       -0.429    51.618    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[1]
  -------------------------------------------------------------------
                         required time                         51.618    
                         arrival time                         -38.906    
  -------------------------------------------------------------------
                         slack                                 12.712    

Slack (MET) :             12.712ns  (required time - arrival time)
  Source:                 design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[1]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        35.943ns  (logic 14.171ns (39.427%)  route 21.772ns (60.573%))
  Logic Levels:           41  (CARRY4=10 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=25 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 52.681 - 50.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       1.655     2.963    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/s01_axi_aclk
    SLICE_X21Y65         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y65         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg[0]_rep/Q
                         net (fo=11, routed)          1.780     5.199    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg[0]_rep_0
    SLICE_X20Y26         LUT2 (Prop_lut2_I1_O)        0.124     5.323 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_85/O
                         net (fo=1, routed)           0.000     5.323    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_85_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.836 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_75/CO[3]
                         net (fo=1, routed)           0.000     5.836    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_75_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.953 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_81/CO[3]
                         net (fo=1, routed)           0.000     5.953    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_81_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.070 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_76/CO[3]
                         net (fo=1, routed)           0.000     6.070    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_76_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.309 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_26/O[2]
                         net (fo=5, routed)           0.789     7.098    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size1[14]
    SLICE_X19Y30         LUT6 (Prop_lut6_I0_O)        0.301     7.399 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_28/O
                         net (fo=5, routed)           1.019     8.418    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[13]
    SLICE_X19Y29         LUT5 (Prop_lut5_I1_O)        0.152     8.570 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_32/O
                         net (fo=5, routed)           0.677     9.247    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[12]
    SLICE_X18Y29         LUT5 (Prop_lut5_I2_O)        0.332     9.579 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_33/O
                         net (fo=3, routed)           0.290     9.869    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_33_n_0
    SLICE_X18Y29         LUT5 (Prop_lut5_I2_O)        0.119     9.988 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_36/O
                         net (fo=5, routed)           0.524    10.513    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[11]
    SLICE_X19Y29         LUT5 (Prop_lut5_I2_O)        0.332    10.845 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_37/O
                         net (fo=3, routed)           0.604    11.449    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_37_n_0
    SLICE_X19Y28         LUT5 (Prop_lut5_I2_O)        0.118    11.567 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_40/O
                         net (fo=5, routed)           0.737    12.304    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[10]
    SLICE_X20Y30         LUT5 (Prop_lut5_I2_O)        0.326    12.630 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_41/O
                         net (fo=3, routed)           0.748    13.378    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_41_n_0
    SLICE_X22Y29         LUT5 (Prop_lut5_I2_O)        0.150    13.528 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_44/O
                         net (fo=5, routed)           0.589    14.117    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[9]
    SLICE_X21Y30         LUT5 (Prop_lut5_I2_O)        0.326    14.443 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_45/O
                         net (fo=3, routed)           0.591    15.035    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_45_n_0
    SLICE_X22Y28         LUT5 (Prop_lut5_I2_O)        0.118    15.153 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_48/O
                         net (fo=5, routed)           0.596    15.749    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[8]
    SLICE_X22Y27         LUT5 (Prop_lut5_I2_O)        0.326    16.075 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_49/O
                         net (fo=3, routed)           0.290    16.365    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_49_n_0
    SLICE_X22Y27         LUT5 (Prop_lut5_I2_O)        0.119    16.484 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_52/O
                         net (fo=5, routed)           0.739    17.223    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[7]
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.332    17.555 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_53/O
                         net (fo=3, routed)           0.276    17.830    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_53_n_0
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.119    17.949 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_56/O
                         net (fo=5, routed)           0.297    18.246    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[6]
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.332    18.578 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_57/O
                         net (fo=3, routed)           0.467    19.045    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_57_n_0
    SLICE_X19Y28         LUT5 (Prop_lut5_I2_O)        0.119    19.164 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_60/O
                         net (fo=5, routed)           0.684    19.848    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[5]
    SLICE_X18Y28         LUT5 (Prop_lut5_I2_O)        0.332    20.180 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_61/O
                         net (fo=3, routed)           0.462    20.642    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_61_n_0
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.117    20.759 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_64/O
                         net (fo=5, routed)           0.448    21.207    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[4]
    SLICE_X18Y28         LUT5 (Prop_lut5_I2_O)        0.332    21.539 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_65/O
                         net (fo=3, routed)           0.432    21.970    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_65_n_0
    SLICE_X18Y28         LUT5 (Prop_lut5_I2_O)        0.120    22.090 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_68/O
                         net (fo=5, routed)           0.438    22.529    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[3]
    SLICE_X19Y26         LUT5 (Prop_lut5_I2_O)        0.327    22.856 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_69/O
                         net (fo=3, routed)           0.628    23.484    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_69_n_0
    SLICE_X20Y25         LUT5 (Prop_lut5_I2_O)        0.150    23.634 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_72/O
                         net (fo=5, routed)           0.589    24.223    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[2]
    SLICE_X19Y26         LUT5 (Prop_lut5_I2_O)        0.328    24.551 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_73/O
                         net (fo=3, routed)           0.463    25.014    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_73_n_0
    SLICE_X19Y26         LUT5 (Prop_lut5_I2_O)        0.118    25.132 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_24/O
                         net (fo=3, routed)           0.454    25.585    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[1]
    SLICE_X19Y25         LUT5 (Prop_lut5_I2_O)        0.326    25.911 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_23/O
                         net (fo=2, routed)           0.701    26.612    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_23_n_0
    SLICE_X19Y25         LUT5 (Prop_lut5_I2_O)        0.150    26.762 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_17/O
                         net (fo=1, routed)           0.481    27.244    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[0]
    SLICE_X21Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    28.026 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.026    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_4_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.140 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.140    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_3_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.254 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.254    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_2_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.588 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_1/O[1]
                         net (fo=2, routed)           1.391    29.979    design_1_i/ConvAccelerator_0/U0/accu_dut/A[14]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[14]_P[16])
                                                      4.020    33.999 f  design_1_i/ConvAccelerator_0/U0/accu_dut/n_state3/P[16]
                         net (fo=1, routed)           1.084    35.083    design_1_i/ConvAccelerator_0/U0/accu_dut/n_state3_n_89
    SLICE_X10Y12         LUT3 (Prop_lut3_I1_O)        0.124    35.207 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_i_17/O
                         net (fo=1, routed)           0.000    35.207    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_i_17_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.740 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.740    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_6_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    35.969 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_3/CO[2]
                         net (fo=8, routed)           1.304    37.273    design_1_i/ConvAccelerator_0/U0/accu_dut/col_max
    SLICE_X21Y33         LUT6 (Prop_lut6_I0_O)        0.310    37.583 r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_2/O
                         net (fo=9, routed)           0.576    38.160    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_2_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I1_O)        0.124    38.284 r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_1__0/O
                         net (fo=8, routed)           0.622    38.906    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_1__0_n_0
    SLICE_X22Y34         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[1]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       1.489    52.681    design_1_i/ConvAccelerator_0/U0/accu_dut/s00_axis_aclk
    SLICE_X22Y34         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[1]_rep/C
                         clock pessimism              0.116    52.797    
                         clock uncertainty           -0.751    52.047    
    SLICE_X22Y34         FDRE (Setup_fdre_C_R)       -0.429    51.618    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         51.618    
                         arrival time                         -38.906    
  -------------------------------------------------------------------
                         slack                                 12.712    

Slack (MET) :             12.712ns  (required time - arrival time)
  Source:                 design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[1]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        35.943ns  (logic 14.171ns (39.427%)  route 21.772ns (60.573%))
  Logic Levels:           41  (CARRY4=10 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=25 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 52.681 - 50.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       1.655     2.963    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/s01_axi_aclk
    SLICE_X21Y65         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y65         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg[0]_rep/Q
                         net (fo=11, routed)          1.780     5.199    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg[0]_rep_0
    SLICE_X20Y26         LUT2 (Prop_lut2_I1_O)        0.124     5.323 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_85/O
                         net (fo=1, routed)           0.000     5.323    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_85_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.836 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_75/CO[3]
                         net (fo=1, routed)           0.000     5.836    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_75_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.953 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_81/CO[3]
                         net (fo=1, routed)           0.000     5.953    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_81_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.070 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_76/CO[3]
                         net (fo=1, routed)           0.000     6.070    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_76_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.309 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_26/O[2]
                         net (fo=5, routed)           0.789     7.098    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size1[14]
    SLICE_X19Y30         LUT6 (Prop_lut6_I0_O)        0.301     7.399 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_28/O
                         net (fo=5, routed)           1.019     8.418    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[13]
    SLICE_X19Y29         LUT5 (Prop_lut5_I1_O)        0.152     8.570 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_32/O
                         net (fo=5, routed)           0.677     9.247    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[12]
    SLICE_X18Y29         LUT5 (Prop_lut5_I2_O)        0.332     9.579 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_33/O
                         net (fo=3, routed)           0.290     9.869    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_33_n_0
    SLICE_X18Y29         LUT5 (Prop_lut5_I2_O)        0.119     9.988 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_36/O
                         net (fo=5, routed)           0.524    10.513    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[11]
    SLICE_X19Y29         LUT5 (Prop_lut5_I2_O)        0.332    10.845 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_37/O
                         net (fo=3, routed)           0.604    11.449    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_37_n_0
    SLICE_X19Y28         LUT5 (Prop_lut5_I2_O)        0.118    11.567 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_40/O
                         net (fo=5, routed)           0.737    12.304    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[10]
    SLICE_X20Y30         LUT5 (Prop_lut5_I2_O)        0.326    12.630 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_41/O
                         net (fo=3, routed)           0.748    13.378    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_41_n_0
    SLICE_X22Y29         LUT5 (Prop_lut5_I2_O)        0.150    13.528 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_44/O
                         net (fo=5, routed)           0.589    14.117    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[9]
    SLICE_X21Y30         LUT5 (Prop_lut5_I2_O)        0.326    14.443 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_45/O
                         net (fo=3, routed)           0.591    15.035    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_45_n_0
    SLICE_X22Y28         LUT5 (Prop_lut5_I2_O)        0.118    15.153 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_48/O
                         net (fo=5, routed)           0.596    15.749    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[8]
    SLICE_X22Y27         LUT5 (Prop_lut5_I2_O)        0.326    16.075 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_49/O
                         net (fo=3, routed)           0.290    16.365    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_49_n_0
    SLICE_X22Y27         LUT5 (Prop_lut5_I2_O)        0.119    16.484 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_52/O
                         net (fo=5, routed)           0.739    17.223    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[7]
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.332    17.555 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_53/O
                         net (fo=3, routed)           0.276    17.830    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_53_n_0
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.119    17.949 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_56/O
                         net (fo=5, routed)           0.297    18.246    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[6]
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.332    18.578 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_57/O
                         net (fo=3, routed)           0.467    19.045    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_57_n_0
    SLICE_X19Y28         LUT5 (Prop_lut5_I2_O)        0.119    19.164 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_60/O
                         net (fo=5, routed)           0.684    19.848    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[5]
    SLICE_X18Y28         LUT5 (Prop_lut5_I2_O)        0.332    20.180 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_61/O
                         net (fo=3, routed)           0.462    20.642    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_61_n_0
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.117    20.759 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_64/O
                         net (fo=5, routed)           0.448    21.207    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[4]
    SLICE_X18Y28         LUT5 (Prop_lut5_I2_O)        0.332    21.539 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_65/O
                         net (fo=3, routed)           0.432    21.970    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_65_n_0
    SLICE_X18Y28         LUT5 (Prop_lut5_I2_O)        0.120    22.090 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_68/O
                         net (fo=5, routed)           0.438    22.529    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[3]
    SLICE_X19Y26         LUT5 (Prop_lut5_I2_O)        0.327    22.856 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_69/O
                         net (fo=3, routed)           0.628    23.484    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_69_n_0
    SLICE_X20Y25         LUT5 (Prop_lut5_I2_O)        0.150    23.634 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_72/O
                         net (fo=5, routed)           0.589    24.223    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[2]
    SLICE_X19Y26         LUT5 (Prop_lut5_I2_O)        0.328    24.551 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_73/O
                         net (fo=3, routed)           0.463    25.014    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_73_n_0
    SLICE_X19Y26         LUT5 (Prop_lut5_I2_O)        0.118    25.132 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_24/O
                         net (fo=3, routed)           0.454    25.585    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[1]
    SLICE_X19Y25         LUT5 (Prop_lut5_I2_O)        0.326    25.911 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_23/O
                         net (fo=2, routed)           0.701    26.612    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_23_n_0
    SLICE_X19Y25         LUT5 (Prop_lut5_I2_O)        0.150    26.762 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_17/O
                         net (fo=1, routed)           0.481    27.244    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[0]
    SLICE_X21Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    28.026 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.026    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_4_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.140 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.140    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_3_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.254 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.254    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_2_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.588 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_1/O[1]
                         net (fo=2, routed)           1.391    29.979    design_1_i/ConvAccelerator_0/U0/accu_dut/A[14]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[14]_P[16])
                                                      4.020    33.999 f  design_1_i/ConvAccelerator_0/U0/accu_dut/n_state3/P[16]
                         net (fo=1, routed)           1.084    35.083    design_1_i/ConvAccelerator_0/U0/accu_dut/n_state3_n_89
    SLICE_X10Y12         LUT3 (Prop_lut3_I1_O)        0.124    35.207 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_i_17/O
                         net (fo=1, routed)           0.000    35.207    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_i_17_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.740 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.740    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_6_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    35.969 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_3/CO[2]
                         net (fo=8, routed)           1.304    37.273    design_1_i/ConvAccelerator_0/U0/accu_dut/col_max
    SLICE_X21Y33         LUT6 (Prop_lut6_I0_O)        0.310    37.583 r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_2/O
                         net (fo=9, routed)           0.576    38.160    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_2_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I1_O)        0.124    38.284 r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_1__0/O
                         net (fo=8, routed)           0.622    38.906    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_1__0_n_0
    SLICE_X22Y34         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[1]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       1.489    52.681    design_1_i/ConvAccelerator_0/U0/accu_dut/s00_axis_aclk
    SLICE_X22Y34         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[1]_rep__0/C
                         clock pessimism              0.116    52.797    
                         clock uncertainty           -0.751    52.047    
    SLICE_X22Y34         FDRE (Setup_fdre_C_R)       -0.429    51.618    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         51.618    
                         arrival time                         -38.906    
  -------------------------------------------------------------------
                         slack                                 12.712    

Slack (MET) :             12.712ns  (required time - arrival time)
  Source:                 design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        35.943ns  (logic 14.171ns (39.427%)  route 21.772ns (60.573%))
  Logic Levels:           41  (CARRY4=10 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=25 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 52.681 - 50.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       1.655     2.963    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/s01_axi_aclk
    SLICE_X21Y65         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y65         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg[0]_rep/Q
                         net (fo=11, routed)          1.780     5.199    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg[0]_rep_0
    SLICE_X20Y26         LUT2 (Prop_lut2_I1_O)        0.124     5.323 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_85/O
                         net (fo=1, routed)           0.000     5.323    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_85_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.836 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_75/CO[3]
                         net (fo=1, routed)           0.000     5.836    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_75_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.953 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_81/CO[3]
                         net (fo=1, routed)           0.000     5.953    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_81_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.070 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_76/CO[3]
                         net (fo=1, routed)           0.000     6.070    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_76_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.309 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_26/O[2]
                         net (fo=5, routed)           0.789     7.098    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size1[14]
    SLICE_X19Y30         LUT6 (Prop_lut6_I0_O)        0.301     7.399 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_28/O
                         net (fo=5, routed)           1.019     8.418    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[13]
    SLICE_X19Y29         LUT5 (Prop_lut5_I1_O)        0.152     8.570 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_32/O
                         net (fo=5, routed)           0.677     9.247    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[12]
    SLICE_X18Y29         LUT5 (Prop_lut5_I2_O)        0.332     9.579 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_33/O
                         net (fo=3, routed)           0.290     9.869    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_33_n_0
    SLICE_X18Y29         LUT5 (Prop_lut5_I2_O)        0.119     9.988 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_36/O
                         net (fo=5, routed)           0.524    10.513    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[11]
    SLICE_X19Y29         LUT5 (Prop_lut5_I2_O)        0.332    10.845 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_37/O
                         net (fo=3, routed)           0.604    11.449    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_37_n_0
    SLICE_X19Y28         LUT5 (Prop_lut5_I2_O)        0.118    11.567 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_40/O
                         net (fo=5, routed)           0.737    12.304    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[10]
    SLICE_X20Y30         LUT5 (Prop_lut5_I2_O)        0.326    12.630 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_41/O
                         net (fo=3, routed)           0.748    13.378    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_41_n_0
    SLICE_X22Y29         LUT5 (Prop_lut5_I2_O)        0.150    13.528 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_44/O
                         net (fo=5, routed)           0.589    14.117    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[9]
    SLICE_X21Y30         LUT5 (Prop_lut5_I2_O)        0.326    14.443 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_45/O
                         net (fo=3, routed)           0.591    15.035    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_45_n_0
    SLICE_X22Y28         LUT5 (Prop_lut5_I2_O)        0.118    15.153 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_48/O
                         net (fo=5, routed)           0.596    15.749    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[8]
    SLICE_X22Y27         LUT5 (Prop_lut5_I2_O)        0.326    16.075 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_49/O
                         net (fo=3, routed)           0.290    16.365    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_49_n_0
    SLICE_X22Y27         LUT5 (Prop_lut5_I2_O)        0.119    16.484 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_52/O
                         net (fo=5, routed)           0.739    17.223    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[7]
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.332    17.555 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_53/O
                         net (fo=3, routed)           0.276    17.830    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_53_n_0
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.119    17.949 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_56/O
                         net (fo=5, routed)           0.297    18.246    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[6]
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.332    18.578 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_57/O
                         net (fo=3, routed)           0.467    19.045    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_57_n_0
    SLICE_X19Y28         LUT5 (Prop_lut5_I2_O)        0.119    19.164 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_60/O
                         net (fo=5, routed)           0.684    19.848    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[5]
    SLICE_X18Y28         LUT5 (Prop_lut5_I2_O)        0.332    20.180 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_61/O
                         net (fo=3, routed)           0.462    20.642    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_61_n_0
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.117    20.759 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_64/O
                         net (fo=5, routed)           0.448    21.207    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[4]
    SLICE_X18Y28         LUT5 (Prop_lut5_I2_O)        0.332    21.539 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_65/O
                         net (fo=3, routed)           0.432    21.970    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_65_n_0
    SLICE_X18Y28         LUT5 (Prop_lut5_I2_O)        0.120    22.090 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_68/O
                         net (fo=5, routed)           0.438    22.529    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[3]
    SLICE_X19Y26         LUT5 (Prop_lut5_I2_O)        0.327    22.856 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_69/O
                         net (fo=3, routed)           0.628    23.484    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_69_n_0
    SLICE_X20Y25         LUT5 (Prop_lut5_I2_O)        0.150    23.634 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_72/O
                         net (fo=5, routed)           0.589    24.223    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[2]
    SLICE_X19Y26         LUT5 (Prop_lut5_I2_O)        0.328    24.551 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_73/O
                         net (fo=3, routed)           0.463    25.014    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_73_n_0
    SLICE_X19Y26         LUT5 (Prop_lut5_I2_O)        0.118    25.132 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_24/O
                         net (fo=3, routed)           0.454    25.585    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[1]
    SLICE_X19Y25         LUT5 (Prop_lut5_I2_O)        0.326    25.911 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_23/O
                         net (fo=2, routed)           0.701    26.612    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_23_n_0
    SLICE_X19Y25         LUT5 (Prop_lut5_I2_O)        0.150    26.762 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_17/O
                         net (fo=1, routed)           0.481    27.244    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[0]
    SLICE_X21Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    28.026 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.026    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_4_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.140 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.140    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_3_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.254 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.254    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_2_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.588 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_1/O[1]
                         net (fo=2, routed)           1.391    29.979    design_1_i/ConvAccelerator_0/U0/accu_dut/A[14]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[14]_P[16])
                                                      4.020    33.999 f  design_1_i/ConvAccelerator_0/U0/accu_dut/n_state3/P[16]
                         net (fo=1, routed)           1.084    35.083    design_1_i/ConvAccelerator_0/U0/accu_dut/n_state3_n_89
    SLICE_X10Y12         LUT3 (Prop_lut3_I1_O)        0.124    35.207 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_i_17/O
                         net (fo=1, routed)           0.000    35.207    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_i_17_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.740 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.740    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_6_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    35.969 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_3/CO[2]
                         net (fo=8, routed)           1.304    37.273    design_1_i/ConvAccelerator_0/U0/accu_dut/col_max
    SLICE_X21Y33         LUT6 (Prop_lut6_I0_O)        0.310    37.583 r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_2/O
                         net (fo=9, routed)           0.576    38.160    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_2_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I1_O)        0.124    38.284 r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_1__0/O
                         net (fo=8, routed)           0.622    38.906    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_1__0_n_0
    SLICE_X22Y34         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       1.489    52.681    design_1_i/ConvAccelerator_0/U0/accu_dut/s00_axis_aclk
    SLICE_X22Y34         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[2]/C
                         clock pessimism              0.116    52.797    
                         clock uncertainty           -0.751    52.047    
    SLICE_X22Y34         FDRE (Setup_fdre_C_R)       -0.429    51.618    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[2]
  -------------------------------------------------------------------
                         required time                         51.618    
                         arrival time                         -38.906    
  -------------------------------------------------------------------
                         slack                                 12.712    

Slack (MET) :             12.712ns  (required time - arrival time)
  Source:                 design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        35.943ns  (logic 14.171ns (39.427%)  route 21.772ns (60.573%))
  Logic Levels:           41  (CARRY4=10 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=25 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 52.681 - 50.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       1.655     2.963    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/s01_axi_aclk
    SLICE_X21Y65         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y65         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg[0]_rep/Q
                         net (fo=11, routed)          1.780     5.199    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg[0]_rep_0
    SLICE_X20Y26         LUT2 (Prop_lut2_I1_O)        0.124     5.323 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_85/O
                         net (fo=1, routed)           0.000     5.323    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_85_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.836 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_75/CO[3]
                         net (fo=1, routed)           0.000     5.836    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_75_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.953 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_81/CO[3]
                         net (fo=1, routed)           0.000     5.953    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_81_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.070 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_76/CO[3]
                         net (fo=1, routed)           0.000     6.070    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_76_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.309 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_26/O[2]
                         net (fo=5, routed)           0.789     7.098    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size1[14]
    SLICE_X19Y30         LUT6 (Prop_lut6_I0_O)        0.301     7.399 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_28/O
                         net (fo=5, routed)           1.019     8.418    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[13]
    SLICE_X19Y29         LUT5 (Prop_lut5_I1_O)        0.152     8.570 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_32/O
                         net (fo=5, routed)           0.677     9.247    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[12]
    SLICE_X18Y29         LUT5 (Prop_lut5_I2_O)        0.332     9.579 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_33/O
                         net (fo=3, routed)           0.290     9.869    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_33_n_0
    SLICE_X18Y29         LUT5 (Prop_lut5_I2_O)        0.119     9.988 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_36/O
                         net (fo=5, routed)           0.524    10.513    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[11]
    SLICE_X19Y29         LUT5 (Prop_lut5_I2_O)        0.332    10.845 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_37/O
                         net (fo=3, routed)           0.604    11.449    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_37_n_0
    SLICE_X19Y28         LUT5 (Prop_lut5_I2_O)        0.118    11.567 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_40/O
                         net (fo=5, routed)           0.737    12.304    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[10]
    SLICE_X20Y30         LUT5 (Prop_lut5_I2_O)        0.326    12.630 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_41/O
                         net (fo=3, routed)           0.748    13.378    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_41_n_0
    SLICE_X22Y29         LUT5 (Prop_lut5_I2_O)        0.150    13.528 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_44/O
                         net (fo=5, routed)           0.589    14.117    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[9]
    SLICE_X21Y30         LUT5 (Prop_lut5_I2_O)        0.326    14.443 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_45/O
                         net (fo=3, routed)           0.591    15.035    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_45_n_0
    SLICE_X22Y28         LUT5 (Prop_lut5_I2_O)        0.118    15.153 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_48/O
                         net (fo=5, routed)           0.596    15.749    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[8]
    SLICE_X22Y27         LUT5 (Prop_lut5_I2_O)        0.326    16.075 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_49/O
                         net (fo=3, routed)           0.290    16.365    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_49_n_0
    SLICE_X22Y27         LUT5 (Prop_lut5_I2_O)        0.119    16.484 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_52/O
                         net (fo=5, routed)           0.739    17.223    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[7]
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.332    17.555 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_53/O
                         net (fo=3, routed)           0.276    17.830    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_53_n_0
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.119    17.949 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_56/O
                         net (fo=5, routed)           0.297    18.246    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[6]
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.332    18.578 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_57/O
                         net (fo=3, routed)           0.467    19.045    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_57_n_0
    SLICE_X19Y28         LUT5 (Prop_lut5_I2_O)        0.119    19.164 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_60/O
                         net (fo=5, routed)           0.684    19.848    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[5]
    SLICE_X18Y28         LUT5 (Prop_lut5_I2_O)        0.332    20.180 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_61/O
                         net (fo=3, routed)           0.462    20.642    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_61_n_0
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.117    20.759 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_64/O
                         net (fo=5, routed)           0.448    21.207    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[4]
    SLICE_X18Y28         LUT5 (Prop_lut5_I2_O)        0.332    21.539 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_65/O
                         net (fo=3, routed)           0.432    21.970    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_65_n_0
    SLICE_X18Y28         LUT5 (Prop_lut5_I2_O)        0.120    22.090 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_68/O
                         net (fo=5, routed)           0.438    22.529    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[3]
    SLICE_X19Y26         LUT5 (Prop_lut5_I2_O)        0.327    22.856 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_69/O
                         net (fo=3, routed)           0.628    23.484    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_69_n_0
    SLICE_X20Y25         LUT5 (Prop_lut5_I2_O)        0.150    23.634 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_72/O
                         net (fo=5, routed)           0.589    24.223    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[2]
    SLICE_X19Y26         LUT5 (Prop_lut5_I2_O)        0.328    24.551 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_73/O
                         net (fo=3, routed)           0.463    25.014    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_73_n_0
    SLICE_X19Y26         LUT5 (Prop_lut5_I2_O)        0.118    25.132 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_24/O
                         net (fo=3, routed)           0.454    25.585    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[1]
    SLICE_X19Y25         LUT5 (Prop_lut5_I2_O)        0.326    25.911 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_23/O
                         net (fo=2, routed)           0.701    26.612    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_23_n_0
    SLICE_X19Y25         LUT5 (Prop_lut5_I2_O)        0.150    26.762 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_17/O
                         net (fo=1, routed)           0.481    27.244    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[0]
    SLICE_X21Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    28.026 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.026    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_4_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.140 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.140    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_3_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.254 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.254    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_2_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.588 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_1/O[1]
                         net (fo=2, routed)           1.391    29.979    design_1_i/ConvAccelerator_0/U0/accu_dut/A[14]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[14]_P[16])
                                                      4.020    33.999 f  design_1_i/ConvAccelerator_0/U0/accu_dut/n_state3/P[16]
                         net (fo=1, routed)           1.084    35.083    design_1_i/ConvAccelerator_0/U0/accu_dut/n_state3_n_89
    SLICE_X10Y12         LUT3 (Prop_lut3_I1_O)        0.124    35.207 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_i_17/O
                         net (fo=1, routed)           0.000    35.207    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_i_17_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.740 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.740    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_6_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    35.969 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_3/CO[2]
                         net (fo=8, routed)           1.304    37.273    design_1_i/ConvAccelerator_0/U0/accu_dut/col_max
    SLICE_X21Y33         LUT6 (Prop_lut6_I0_O)        0.310    37.583 r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_2/O
                         net (fo=9, routed)           0.576    38.160    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_2_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I1_O)        0.124    38.284 r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_1__0/O
                         net (fo=8, routed)           0.622    38.906    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_1__0_n_0
    SLICE_X22Y34         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       1.489    52.681    design_1_i/ConvAccelerator_0/U0/accu_dut/s00_axis_aclk
    SLICE_X22Y34         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[3]/C
                         clock pessimism              0.116    52.797    
                         clock uncertainty           -0.751    52.047    
    SLICE_X22Y34         FDRE (Setup_fdre_C_R)       -0.429    51.618    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[3]
  -------------------------------------------------------------------
                         required time                         51.618    
                         arrival time                         -38.906    
  -------------------------------------------------------------------
                         slack                                 12.712    

Slack (MET) :             12.712ns  (required time - arrival time)
  Source:                 design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        35.943ns  (logic 14.171ns (39.427%)  route 21.772ns (60.573%))
  Logic Levels:           41  (CARRY4=10 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=25 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 52.681 - 50.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       1.655     2.963    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/s01_axi_aclk
    SLICE_X21Y65         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y65         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg[0]_rep/Q
                         net (fo=11, routed)          1.780     5.199    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg[0]_rep_0
    SLICE_X20Y26         LUT2 (Prop_lut2_I1_O)        0.124     5.323 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_85/O
                         net (fo=1, routed)           0.000     5.323    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_85_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.836 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_75/CO[3]
                         net (fo=1, routed)           0.000     5.836    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_75_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.953 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_81/CO[3]
                         net (fo=1, routed)           0.000     5.953    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_81_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.070 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_76/CO[3]
                         net (fo=1, routed)           0.000     6.070    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_76_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.309 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_26/O[2]
                         net (fo=5, routed)           0.789     7.098    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size1[14]
    SLICE_X19Y30         LUT6 (Prop_lut6_I0_O)        0.301     7.399 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_28/O
                         net (fo=5, routed)           1.019     8.418    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[13]
    SLICE_X19Y29         LUT5 (Prop_lut5_I1_O)        0.152     8.570 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_32/O
                         net (fo=5, routed)           0.677     9.247    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[12]
    SLICE_X18Y29         LUT5 (Prop_lut5_I2_O)        0.332     9.579 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_33/O
                         net (fo=3, routed)           0.290     9.869    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_33_n_0
    SLICE_X18Y29         LUT5 (Prop_lut5_I2_O)        0.119     9.988 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_36/O
                         net (fo=5, routed)           0.524    10.513    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[11]
    SLICE_X19Y29         LUT5 (Prop_lut5_I2_O)        0.332    10.845 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_37/O
                         net (fo=3, routed)           0.604    11.449    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_37_n_0
    SLICE_X19Y28         LUT5 (Prop_lut5_I2_O)        0.118    11.567 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_40/O
                         net (fo=5, routed)           0.737    12.304    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[10]
    SLICE_X20Y30         LUT5 (Prop_lut5_I2_O)        0.326    12.630 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_41/O
                         net (fo=3, routed)           0.748    13.378    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_41_n_0
    SLICE_X22Y29         LUT5 (Prop_lut5_I2_O)        0.150    13.528 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_44/O
                         net (fo=5, routed)           0.589    14.117    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[9]
    SLICE_X21Y30         LUT5 (Prop_lut5_I2_O)        0.326    14.443 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_45/O
                         net (fo=3, routed)           0.591    15.035    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_45_n_0
    SLICE_X22Y28         LUT5 (Prop_lut5_I2_O)        0.118    15.153 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_48/O
                         net (fo=5, routed)           0.596    15.749    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[8]
    SLICE_X22Y27         LUT5 (Prop_lut5_I2_O)        0.326    16.075 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_49/O
                         net (fo=3, routed)           0.290    16.365    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_49_n_0
    SLICE_X22Y27         LUT5 (Prop_lut5_I2_O)        0.119    16.484 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_52/O
                         net (fo=5, routed)           0.739    17.223    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[7]
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.332    17.555 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_53/O
                         net (fo=3, routed)           0.276    17.830    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_53_n_0
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.119    17.949 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_56/O
                         net (fo=5, routed)           0.297    18.246    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[6]
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.332    18.578 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_57/O
                         net (fo=3, routed)           0.467    19.045    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_57_n_0
    SLICE_X19Y28         LUT5 (Prop_lut5_I2_O)        0.119    19.164 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_60/O
                         net (fo=5, routed)           0.684    19.848    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[5]
    SLICE_X18Y28         LUT5 (Prop_lut5_I2_O)        0.332    20.180 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_61/O
                         net (fo=3, routed)           0.462    20.642    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_61_n_0
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.117    20.759 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_64/O
                         net (fo=5, routed)           0.448    21.207    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[4]
    SLICE_X18Y28         LUT5 (Prop_lut5_I2_O)        0.332    21.539 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_65/O
                         net (fo=3, routed)           0.432    21.970    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_65_n_0
    SLICE_X18Y28         LUT5 (Prop_lut5_I2_O)        0.120    22.090 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_68/O
                         net (fo=5, routed)           0.438    22.529    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[3]
    SLICE_X19Y26         LUT5 (Prop_lut5_I2_O)        0.327    22.856 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_69/O
                         net (fo=3, routed)           0.628    23.484    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_69_n_0
    SLICE_X20Y25         LUT5 (Prop_lut5_I2_O)        0.150    23.634 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_72/O
                         net (fo=5, routed)           0.589    24.223    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[2]
    SLICE_X19Y26         LUT5 (Prop_lut5_I2_O)        0.328    24.551 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_73/O
                         net (fo=3, routed)           0.463    25.014    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_73_n_0
    SLICE_X19Y26         LUT5 (Prop_lut5_I2_O)        0.118    25.132 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_24/O
                         net (fo=3, routed)           0.454    25.585    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[1]
    SLICE_X19Y25         LUT5 (Prop_lut5_I2_O)        0.326    25.911 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_23/O
                         net (fo=2, routed)           0.701    26.612    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_23_n_0
    SLICE_X19Y25         LUT5 (Prop_lut5_I2_O)        0.150    26.762 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_17/O
                         net (fo=1, routed)           0.481    27.244    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[0]
    SLICE_X21Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    28.026 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.026    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_4_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.140 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.140    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_3_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.254 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.254    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_2_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.588 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_1/O[1]
                         net (fo=2, routed)           1.391    29.979    design_1_i/ConvAccelerator_0/U0/accu_dut/A[14]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[14]_P[16])
                                                      4.020    33.999 f  design_1_i/ConvAccelerator_0/U0/accu_dut/n_state3/P[16]
                         net (fo=1, routed)           1.084    35.083    design_1_i/ConvAccelerator_0/U0/accu_dut/n_state3_n_89
    SLICE_X10Y12         LUT3 (Prop_lut3_I1_O)        0.124    35.207 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_i_17/O
                         net (fo=1, routed)           0.000    35.207    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_i_17_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.740 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.740    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_6_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    35.969 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_3/CO[2]
                         net (fo=8, routed)           1.304    37.273    design_1_i/ConvAccelerator_0/U0/accu_dut/col_max
    SLICE_X21Y33         LUT6 (Prop_lut6_I0_O)        0.310    37.583 r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_2/O
                         net (fo=9, routed)           0.576    38.160    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_2_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I1_O)        0.124    38.284 r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_1__0/O
                         net (fo=8, routed)           0.622    38.906    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_1__0_n_0
    SLICE_X22Y34         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       1.489    52.681    design_1_i/ConvAccelerator_0/U0/accu_dut/s00_axis_aclk
    SLICE_X22Y34         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[4]/C
                         clock pessimism              0.116    52.797    
                         clock uncertainty           -0.751    52.047    
    SLICE_X22Y34         FDRE (Setup_fdre_C_R)       -0.429    51.618    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[4]
  -------------------------------------------------------------------
                         required time                         51.618    
                         arrival time                         -38.906    
  -------------------------------------------------------------------
                         slack                                 12.712    

Slack (MET) :             12.760ns  (required time - arrival time)
  Source:                 design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/accu_dut/cur_col_reg[2]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        35.887ns  (logic 14.047ns (39.142%)  route 21.840ns (60.858%))
  Logic Levels:           40  (CARRY4=10 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=25 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 52.674 - 50.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       1.655     2.963    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/s01_axi_aclk
    SLICE_X21Y65         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y65         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg[0]_rep/Q
                         net (fo=11, routed)          1.780     5.199    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg[0]_rep_0
    SLICE_X20Y26         LUT2 (Prop_lut2_I1_O)        0.124     5.323 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_85/O
                         net (fo=1, routed)           0.000     5.323    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_85_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.836 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_75/CO[3]
                         net (fo=1, routed)           0.000     5.836    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_75_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.953 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_81/CO[3]
                         net (fo=1, routed)           0.000     5.953    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_81_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.070 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_76/CO[3]
                         net (fo=1, routed)           0.000     6.070    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_76_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.309 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_26/O[2]
                         net (fo=5, routed)           0.789     7.098    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size1[14]
    SLICE_X19Y30         LUT6 (Prop_lut6_I0_O)        0.301     7.399 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_28/O
                         net (fo=5, routed)           1.019     8.418    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[13]
    SLICE_X19Y29         LUT5 (Prop_lut5_I1_O)        0.152     8.570 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_32/O
                         net (fo=5, routed)           0.677     9.247    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[12]
    SLICE_X18Y29         LUT5 (Prop_lut5_I2_O)        0.332     9.579 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_33/O
                         net (fo=3, routed)           0.290     9.869    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_33_n_0
    SLICE_X18Y29         LUT5 (Prop_lut5_I2_O)        0.119     9.988 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_36/O
                         net (fo=5, routed)           0.524    10.513    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[11]
    SLICE_X19Y29         LUT5 (Prop_lut5_I2_O)        0.332    10.845 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_37/O
                         net (fo=3, routed)           0.604    11.449    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_37_n_0
    SLICE_X19Y28         LUT5 (Prop_lut5_I2_O)        0.118    11.567 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_40/O
                         net (fo=5, routed)           0.737    12.304    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[10]
    SLICE_X20Y30         LUT5 (Prop_lut5_I2_O)        0.326    12.630 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_41/O
                         net (fo=3, routed)           0.748    13.378    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_41_n_0
    SLICE_X22Y29         LUT5 (Prop_lut5_I2_O)        0.150    13.528 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_44/O
                         net (fo=5, routed)           0.589    14.117    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[9]
    SLICE_X21Y30         LUT5 (Prop_lut5_I2_O)        0.326    14.443 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_45/O
                         net (fo=3, routed)           0.591    15.035    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_45_n_0
    SLICE_X22Y28         LUT5 (Prop_lut5_I2_O)        0.118    15.153 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_48/O
                         net (fo=5, routed)           0.596    15.749    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[8]
    SLICE_X22Y27         LUT5 (Prop_lut5_I2_O)        0.326    16.075 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_49/O
                         net (fo=3, routed)           0.290    16.365    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_49_n_0
    SLICE_X22Y27         LUT5 (Prop_lut5_I2_O)        0.119    16.484 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_52/O
                         net (fo=5, routed)           0.739    17.223    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[7]
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.332    17.555 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_53/O
                         net (fo=3, routed)           0.276    17.830    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_53_n_0
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.119    17.949 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_56/O
                         net (fo=5, routed)           0.297    18.246    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[6]
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.332    18.578 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_57/O
                         net (fo=3, routed)           0.467    19.045    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_57_n_0
    SLICE_X19Y28         LUT5 (Prop_lut5_I2_O)        0.119    19.164 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_60/O
                         net (fo=5, routed)           0.684    19.848    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[5]
    SLICE_X18Y28         LUT5 (Prop_lut5_I2_O)        0.332    20.180 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_61/O
                         net (fo=3, routed)           0.462    20.642    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_61_n_0
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.117    20.759 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_64/O
                         net (fo=5, routed)           0.448    21.207    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[4]
    SLICE_X18Y28         LUT5 (Prop_lut5_I2_O)        0.332    21.539 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_65/O
                         net (fo=3, routed)           0.432    21.970    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_65_n_0
    SLICE_X18Y28         LUT5 (Prop_lut5_I2_O)        0.120    22.090 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_68/O
                         net (fo=5, routed)           0.438    22.529    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[3]
    SLICE_X19Y26         LUT5 (Prop_lut5_I2_O)        0.327    22.856 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_69/O
                         net (fo=3, routed)           0.628    23.484    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_69_n_0
    SLICE_X20Y25         LUT5 (Prop_lut5_I2_O)        0.150    23.634 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_72/O
                         net (fo=5, routed)           0.589    24.223    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[2]
    SLICE_X19Y26         LUT5 (Prop_lut5_I2_O)        0.328    24.551 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_73/O
                         net (fo=3, routed)           0.463    25.014    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_73_n_0
    SLICE_X19Y26         LUT5 (Prop_lut5_I2_O)        0.118    25.132 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_24/O
                         net (fo=3, routed)           0.454    25.585    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[1]
    SLICE_X19Y25         LUT5 (Prop_lut5_I2_O)        0.326    25.911 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_23/O
                         net (fo=2, routed)           0.701    26.612    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_23_n_0
    SLICE_X19Y25         LUT5 (Prop_lut5_I2_O)        0.150    26.762 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_17/O
                         net (fo=1, routed)           0.481    27.244    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[0]
    SLICE_X21Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    28.026 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.026    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_4_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.140 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.140    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_3_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.254 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.254    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_2_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.588 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_1/O[1]
                         net (fo=2, routed)           1.391    29.979    design_1_i/ConvAccelerator_0/U0/accu_dut/A[14]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[14]_P[16])
                                                      4.020    33.999 f  design_1_i/ConvAccelerator_0/U0/accu_dut/n_state3/P[16]
                         net (fo=1, routed)           1.084    35.083    design_1_i/ConvAccelerator_0/U0/accu_dut/n_state3_n_89
    SLICE_X10Y12         LUT3 (Prop_lut3_I1_O)        0.124    35.207 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_i_17/O
                         net (fo=1, routed)           0.000    35.207    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_i_17_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.740 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.740    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_6_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    35.969 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_3/CO[2]
                         net (fo=8, routed)           1.438    37.407    design_1_i/ConvAccelerator_0/U0/accu_dut/col_max
    SLICE_X20Y32         LUT4 (Prop_lut4_I0_O)        0.310    37.717 r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_col[9]_i_1/O
                         net (fo=24, routed)          1.133    38.850    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_col[9]_i_1_n_0
    SLICE_X26Y24         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_col_reg[2]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       1.482    52.674    design_1_i/ConvAccelerator_0/U0/accu_dut/s00_axis_aclk
    SLICE_X26Y24         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_col_reg[2]_rep__0/C
                         clock pessimism              0.116    52.790    
                         clock uncertainty           -0.751    52.040    
    SLICE_X26Y24         FDRE (Setup_fdre_C_R)       -0.429    51.611    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_col_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         51.611    
                         arrival time                         -38.850    
  -------------------------------------------------------------------
                         slack                                 12.760    

Slack (MET) :             12.760ns  (required time - arrival time)
  Source:                 design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/accu_dut/cur_col_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        35.887ns  (logic 14.047ns (39.142%)  route 21.840ns (60.858%))
  Logic Levels:           40  (CARRY4=10 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=25 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 52.674 - 50.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       1.655     2.963    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/s01_axi_aclk
    SLICE_X21Y65         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y65         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg[0]_rep/Q
                         net (fo=11, routed)          1.780     5.199    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg[0]_rep_0
    SLICE_X20Y26         LUT2 (Prop_lut2_I1_O)        0.124     5.323 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_85/O
                         net (fo=1, routed)           0.000     5.323    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_85_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.836 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_75/CO[3]
                         net (fo=1, routed)           0.000     5.836    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_75_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.953 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_81/CO[3]
                         net (fo=1, routed)           0.000     5.953    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_81_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.070 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_76/CO[3]
                         net (fo=1, routed)           0.000     6.070    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_76_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.309 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_26/O[2]
                         net (fo=5, routed)           0.789     7.098    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size1[14]
    SLICE_X19Y30         LUT6 (Prop_lut6_I0_O)        0.301     7.399 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_28/O
                         net (fo=5, routed)           1.019     8.418    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[13]
    SLICE_X19Y29         LUT5 (Prop_lut5_I1_O)        0.152     8.570 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_32/O
                         net (fo=5, routed)           0.677     9.247    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[12]
    SLICE_X18Y29         LUT5 (Prop_lut5_I2_O)        0.332     9.579 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_33/O
                         net (fo=3, routed)           0.290     9.869    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_33_n_0
    SLICE_X18Y29         LUT5 (Prop_lut5_I2_O)        0.119     9.988 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_36/O
                         net (fo=5, routed)           0.524    10.513    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[11]
    SLICE_X19Y29         LUT5 (Prop_lut5_I2_O)        0.332    10.845 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_37/O
                         net (fo=3, routed)           0.604    11.449    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_37_n_0
    SLICE_X19Y28         LUT5 (Prop_lut5_I2_O)        0.118    11.567 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_40/O
                         net (fo=5, routed)           0.737    12.304    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[10]
    SLICE_X20Y30         LUT5 (Prop_lut5_I2_O)        0.326    12.630 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_41/O
                         net (fo=3, routed)           0.748    13.378    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_41_n_0
    SLICE_X22Y29         LUT5 (Prop_lut5_I2_O)        0.150    13.528 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_44/O
                         net (fo=5, routed)           0.589    14.117    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[9]
    SLICE_X21Y30         LUT5 (Prop_lut5_I2_O)        0.326    14.443 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_45/O
                         net (fo=3, routed)           0.591    15.035    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_45_n_0
    SLICE_X22Y28         LUT5 (Prop_lut5_I2_O)        0.118    15.153 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_48/O
                         net (fo=5, routed)           0.596    15.749    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[8]
    SLICE_X22Y27         LUT5 (Prop_lut5_I2_O)        0.326    16.075 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_49/O
                         net (fo=3, routed)           0.290    16.365    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_49_n_0
    SLICE_X22Y27         LUT5 (Prop_lut5_I2_O)        0.119    16.484 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_52/O
                         net (fo=5, routed)           0.739    17.223    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[7]
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.332    17.555 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_53/O
                         net (fo=3, routed)           0.276    17.830    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_53_n_0
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.119    17.949 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_56/O
                         net (fo=5, routed)           0.297    18.246    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[6]
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.332    18.578 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_57/O
                         net (fo=3, routed)           0.467    19.045    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_57_n_0
    SLICE_X19Y28         LUT5 (Prop_lut5_I2_O)        0.119    19.164 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_60/O
                         net (fo=5, routed)           0.684    19.848    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[5]
    SLICE_X18Y28         LUT5 (Prop_lut5_I2_O)        0.332    20.180 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_61/O
                         net (fo=3, routed)           0.462    20.642    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_61_n_0
    SLICE_X19Y27         LUT5 (Prop_lut5_I2_O)        0.117    20.759 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_64/O
                         net (fo=5, routed)           0.448    21.207    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[4]
    SLICE_X18Y28         LUT5 (Prop_lut5_I2_O)        0.332    21.539 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_65/O
                         net (fo=3, routed)           0.432    21.970    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_65_n_0
    SLICE_X18Y28         LUT5 (Prop_lut5_I2_O)        0.120    22.090 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_68/O
                         net (fo=5, routed)           0.438    22.529    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[3]
    SLICE_X19Y26         LUT5 (Prop_lut5_I2_O)        0.327    22.856 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_69/O
                         net (fo=3, routed)           0.628    23.484    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_69_n_0
    SLICE_X20Y25         LUT5 (Prop_lut5_I2_O)        0.150    23.634 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_72/O
                         net (fo=5, routed)           0.589    24.223    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[2]
    SLICE_X19Y26         LUT5 (Prop_lut5_I2_O)        0.328    24.551 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_73/O
                         net (fo=3, routed)           0.463    25.014    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_73_n_0
    SLICE_X19Y26         LUT5 (Prop_lut5_I2_O)        0.118    25.132 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_24/O
                         net (fo=3, routed)           0.454    25.585    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[1]
    SLICE_X19Y25         LUT5 (Prop_lut5_I2_O)        0.326    25.911 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_23/O
                         net (fo=2, routed)           0.701    26.612    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_23_n_0
    SLICE_X19Y25         LUT5 (Prop_lut5_I2_O)        0.150    26.762 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_17/O
                         net (fo=1, routed)           0.481    27.244    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[0]
    SLICE_X21Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    28.026 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.026    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_4_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.140 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.140    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_3_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.254 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.254    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_2_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.588 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_1/O[1]
                         net (fo=2, routed)           1.391    29.979    design_1_i/ConvAccelerator_0/U0/accu_dut/A[14]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[14]_P[16])
                                                      4.020    33.999 f  design_1_i/ConvAccelerator_0/U0/accu_dut/n_state3/P[16]
                         net (fo=1, routed)           1.084    35.083    design_1_i/ConvAccelerator_0/U0/accu_dut/n_state3_n_89
    SLICE_X10Y12         LUT3 (Prop_lut3_I1_O)        0.124    35.207 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_i_17/O
                         net (fo=1, routed)           0.000    35.207    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_i_17_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.740 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.740    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_6_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    35.969 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_3/CO[2]
                         net (fo=8, routed)           1.438    37.407    design_1_i/ConvAccelerator_0/U0/accu_dut/col_max
    SLICE_X20Y32         LUT4 (Prop_lut4_I0_O)        0.310    37.717 r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_col[9]_i_1/O
                         net (fo=24, routed)          1.133    38.850    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_col[9]_i_1_n_0
    SLICE_X26Y24         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_col_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       1.482    52.674    design_1_i/ConvAccelerator_0/U0/accu_dut/s00_axis_aclk
    SLICE_X26Y24         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_col_reg[3]/C
                         clock pessimism              0.116    52.790    
                         clock uncertainty           -0.751    52.040    
    SLICE_X26Y24         FDRE (Setup_fdre_C_R)       -0.429    51.611    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_col_reg[3]
  -------------------------------------------------------------------
                         required time                         51.611    
                         arrival time                         -38.850    
  -------------------------------------------------------------------
                         slack                                 12.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/alu1_dut/x_a_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.612%)  route 0.196ns (54.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       0.554     0.895    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/s00_axis_aclk
    SLICE_X24Y85         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y85         FDCE (Prop_fdce_C_Q)         0.164     1.059 r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/q_reg[26]/Q
                         net (fo=1, routed)           0.196     1.254    design_1_i/ConvAccelerator_0/U0/alu1_dut/db_out[26]
    SLICE_X20Y84         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/alu1_dut/x_a_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       0.823     1.193    design_1_i/ConvAccelerator_0/U0/alu1_dut/s00_axis_aclk
    SLICE_X20Y84         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/alu1_dut/x_a_reg[0][26]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X20Y84         FDRE (Hold_fdre_C_D)         0.076     1.235    design_1_i/ConvAccelerator_0/U0/alu1_dut/x_a_reg[0][26]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[131].FFX.ddfx/q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/alu1_dut/x_a_reg[23][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.308%)  route 0.225ns (54.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       0.551     0.892    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[131].FFX.ddfx/s00_axis_aclk
    SLICE_X21Y68         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[131].FFX.ddfx/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y68         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[131].FFX.ddfx/q_reg[9]/Q
                         net (fo=2, routed)           0.225     1.257    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/q_reg[31]_60[9]
    SLICE_X24Y68         LUT6 (Prop_lut6_I5_O)        0.045     1.302 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/x_a[23][9]_i_1/O
                         net (fo=1, routed)           0.000     1.302    design_1_i/ConvAccelerator_0/U0/alu1_dut/db_out[745]
    SLICE_X24Y68         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/alu1_dut/x_a_reg[23][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       0.818     1.188    design_1_i/ConvAccelerator_0/U0/alu1_dut/s00_axis_aclk
    SLICE_X24Y68         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/alu1_dut/x_a_reg[23][9]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X24Y68         FDRE (Hold_fdre_C_D)         0.121     1.275    design_1_i/ConvAccelerator_0/U0/alu1_dut/x_a_reg[23][9]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[3].FFX.ddfx/q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/alu1_dut/x_a_reg[3][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.722%)  route 0.196ns (51.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       0.554     0.895    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[3].FFX.ddfx/s00_axis_aclk
    SLICE_X21Y84         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[3].FFX.ddfx/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y84         FDCE (Prop_fdce_C_Q)         0.141     1.036 r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[3].FFX.ddfx/q_reg[24]/Q
                         net (fo=2, routed)           0.196     1.231    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[3].FFX.ddfx/output_a[3]_107[24]
    SLICE_X22Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.276 r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[3].FFX.ddfx/x_a[3][24]_i_1/O
                         net (fo=1, routed)           0.000     1.276    design_1_i/ConvAccelerator_0/U0/alu1_dut/db_out[120]
    SLICE_X22Y84         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/alu1_dut/x_a_reg[3][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       0.821     1.191    design_1_i/ConvAccelerator_0/U0/alu1_dut/s00_axis_aclk
    SLICE_X22Y84         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/alu1_dut/x_a_reg[3][24]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X22Y84         FDRE (Hold_fdre_C_D)         0.092     1.249    design_1_i/ConvAccelerator_0/U0/alu1_dut/x_a_reg[3][24]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/q_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/alu1_dut/x_a_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.710%)  route 0.223ns (61.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       0.554     0.895    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/s00_axis_aclk
    SLICE_X22Y86         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y86         FDCE (Prop_fdce_C_Q)         0.141     1.036 r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/q_reg[27]/Q
                         net (fo=1, routed)           0.223     1.259    design_1_i/ConvAccelerator_0/U0/alu1_dut/db_out[27]
    SLICE_X18Y85         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/alu1_dut/x_a_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       0.825     1.195    design_1_i/ConvAccelerator_0/U0/alu1_dut/s00_axis_aclk
    SLICE_X18Y85         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/alu1_dut/x_a_reg[0][27]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X18Y85         FDRE (Hold_fdre_C_D)         0.070     1.231    design_1_i/ConvAccelerator_0/U0/alu1_dut/x_a_reg[0][27]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[16].FFX.ddfx/q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[15].FFX.ddfx/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.846%)  route 0.203ns (52.154%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       0.555     0.896    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[16].FFX.ddfx/s00_axis_aclk
    SLICE_X22Y87         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[16].FFX.ddfx/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y87         FDCE (Prop_fdce_C_Q)         0.141     1.037 r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[16].FFX.ddfx/q_reg[12]/Q
                         net (fo=1, routed)           0.203     1.239    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[32].FFX.ddfx/q_reg[31]_38[12]
    SLICE_X19Y87         LUT3 (Prop_lut3_I2_O)        0.045     1.284 r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[32].FFX.ddfx/q[12]_i_1__101/O
                         net (fo=1, routed)           0.000     1.284    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[15].FFX.ddfx/D[12]
    SLICE_X19Y87         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[15].FFX.ddfx/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       0.826     1.196    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[15].FFX.ddfx/s00_axis_aclk
    SLICE_X19Y87         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[15].FFX.ddfx/q_reg[12]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X19Y87         FDCE (Hold_fdce_C_D)         0.092     1.254    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[15].FFX.ddfx/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/ConvAccelerator_0/U0/alu1_dut/m4rp_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/alu1_dut/m4rpp_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.275%)  route 0.179ns (54.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       0.562     0.903    design_1_i/ConvAccelerator_0/U0/alu1_dut/s00_axis_aclk
    SLICE_X28Y50         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m4rp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDCE (Prop_fdce_C_Q)         0.148     1.051 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m4rp_reg[5]/Q
                         net (fo=1, routed)           0.179     1.229    design_1_i/ConvAccelerator_0/U0/alu1_dut/m4rp_reg_n_0_[5]
    SLICE_X27Y47         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m4rpp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       0.832     1.202    design_1_i/ConvAccelerator_0/U0/alu1_dut/s00_axis_aclk
    SLICE_X27Y47         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m4rpp_reg[5]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X27Y47         FDCE (Hold_fdce_C_D)         0.023     1.196    design_1_i/ConvAccelerator_0/U0/alu1_dut/m4rpp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.891%)  route 0.241ns (63.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       0.559     0.900    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X22Y7          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y7          FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[30]/Q
                         net (fo=2, routed)           0.241     1.282    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[30]
    SLICE_X18Y5          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       0.831     1.201    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X18Y5          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[30]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X18Y5          FDRE (Hold_fdre_C_D)         0.070     1.237    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.018%)  route 0.240ns (62.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       0.584     0.925    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[44]/Q
                         net (fo=4, routed)           0.240     1.305    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awlen[0]
    SLICE_X3Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       0.853     1.223    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[44]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y52          FDRE (Hold_fdre_C_D)         0.066     1.260    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ConvAccelerator_0/U0/alu1_dut/m4rp_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/alu1_dut/m4rpp_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.025%)  route 0.226ns (57.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       0.562     0.903    design_1_i/ConvAccelerator_0/U0/alu1_dut/s00_axis_aclk
    SLICE_X28Y50         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m4rp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDCE (Prop_fdce_C_Q)         0.164     1.067 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m4rp_reg[4]/Q
                         net (fo=1, routed)           0.226     1.293    design_1_i/ConvAccelerator_0/U0/alu1_dut/m4rp_reg_n_0_[4]
    SLICE_X27Y47         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m4rpp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       0.832     1.202    design_1_i/ConvAccelerator_0/U0/alu1_dut/s00_axis_aclk
    SLICE_X27Y47         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m4rpp_reg[4]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X27Y47         FDCE (Hold_fdce_C_D)         0.071     1.244    design_1_i/ConvAccelerator_0/U0/alu1_dut/m4rpp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[1].FFX.ddfx/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/alu1_dut/x_a_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.687%)  route 0.254ns (64.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       0.548     0.889    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[1].FFX.ddfx/s00_axis_aclk
    SLICE_X22Y71         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[1].FFX.ddfx/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y71         FDCE (Prop_fdce_C_Q)         0.141     1.030 r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[1].FFX.ddfx/q_reg[8]/Q
                         net (fo=2, routed)           0.254     1.284    design_1_i/ConvAccelerator_0/U0/alu1_dut/db_out[40]
    SLICE_X18Y68         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/alu1_dut/x_a_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       0.821     1.191    design_1_i/ConvAccelerator_0/U0/alu1_dut/s00_axis_aclk
    SLICE_X18Y68         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/alu1_dut/x_a_reg[1][8]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X18Y68         FDRE (Hold_fdre_C_D)         0.075     1.232    design_1_i/ConvAccelerator_0/U0/alu1_dut/x_a_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X1Y0   design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X1Y0   design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X1Y2   design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB36_X1Y2   design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y5   design_1_i/ConvAccelerator_0/U0/accu_dut/BRAM0/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y3   design_1_i/ConvAccelerator_0/U0/accu_dut/BRAM0/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y11  design_1_i/ConvAccelerator_0/U0/accu_dut/BRAM0/RAM_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y10  design_1_i/ConvAccelerator_0/U0/accu_dut/BRAM0/RAM_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y14  design_1_i/ConvAccelerator_0/U0/accu_dut/BRAM0/RAM_reg_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y13  design_1_i/ConvAccelerator_0/U0/accu_dut/BRAM0/RAM_reg_13/CLKARDCLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X28Y66  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X28Y66  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X28Y66  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X28Y66  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X34Y66  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_157_157/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X34Y66  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_158_158/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X34Y66  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_159_159/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y66  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_169_169/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y66  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y66  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_170_170/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X38Y8   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X38Y8   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X38Y8   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X38Y8   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X38Y8   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X38Y8   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X38Y8   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X38Y8   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X38Y8   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X38Y8   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       25.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.956ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.979ns  (logic 1.620ns (23.213%)  route 5.359ns (76.787%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.238ns = ( 36.238 - 33.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.939     1.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.663     3.703    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.419     4.122 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.588     6.711    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X36Y29         LUT4 (Prop_lut4_I1_O)        0.297     7.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           1.163     8.170    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X36Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     8.294    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.826 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.876     9.702    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124     9.826 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.732    10.558    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X33Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.682 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X33Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.658    34.658    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.489    36.238    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.406    36.644    
                         clock uncertainty           -0.035    36.609    
    SLICE_X33Y27         FDRE (Setup_fdre_C_D)        0.029    36.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.638    
                         arrival time                         -10.682    
  -------------------------------------------------------------------
                         slack                                 25.956    

Slack (MET) :             25.961ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 1.620ns (23.223%)  route 5.356ns (76.777%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.238ns = ( 36.238 - 33.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.939     1.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.663     3.703    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.419     4.122 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.588     6.711    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X36Y29         LUT4 (Prop_lut4_I1_O)        0.297     7.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           1.163     8.170    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X36Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     8.294    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.826 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.876     9.702    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124     9.826 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.729    10.555    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X33Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.679 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.679    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X33Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.658    34.658    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.489    36.238    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y27         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.406    36.644    
                         clock uncertainty           -0.035    36.609    
    SLICE_X33Y27         FDRE (Setup_fdre_C_D)        0.031    36.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.640    
                         arrival time                         -10.679    
  -------------------------------------------------------------------
                         slack                                 25.961    

Slack (MET) :             25.962ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.009ns  (logic 1.620ns (23.113%)  route 5.389ns (76.887%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.238ns = ( 36.238 - 33.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.939     1.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.663     3.703    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.419     4.122 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.588     6.711    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X36Y29         LUT4 (Prop_lut4_I1_O)        0.297     7.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           1.163     8.170    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X36Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     8.294    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.826 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.876     9.702    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124     9.826 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.762    10.588    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X33Y22         LUT3 (Prop_lut3_I1_O)        0.124    10.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.712    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X33Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.658    34.658    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.489    36.238    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.440    36.678    
                         clock uncertainty           -0.035    36.643    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.031    36.674    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.674    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                 25.962    

Slack (MET) :             26.135ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.861ns  (logic 1.620ns (23.613%)  route 5.241ns (76.387%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.240ns = ( 36.240 - 33.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.939     1.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.663     3.703    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.419     4.122 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.588     6.711    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X36Y29         LUT4 (Prop_lut4_I1_O)        0.297     7.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           1.163     8.170    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X36Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     8.294    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.826 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.876     9.702    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124     9.826 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.614    10.440    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I2_O)        0.124    10.564 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X33Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.658    34.658    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.491    36.240    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.463    36.703    
                         clock uncertainty           -0.035    36.668    
    SLICE_X33Y21         FDRE (Setup_fdre_C_D)        0.031    36.699    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.699    
                         arrival time                         -10.564    
  -------------------------------------------------------------------
                         slack                                 26.135    

Slack (MET) :             26.153ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.815ns  (logic 1.620ns (23.772%)  route 5.195ns (76.228%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.235ns = ( 36.235 - 33.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.939     1.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.663     3.703    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.419     4.122 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.588     6.711    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X36Y29         LUT4 (Prop_lut4_I1_O)        0.297     7.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           1.163     8.170    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X36Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     8.294    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.826 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.985     9.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.935 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.459    10.394    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I5_O)        0.124    10.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X33Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.658    34.658    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.486    36.235    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.440    36.675    
                         clock uncertainty           -0.035    36.640    
    SLICE_X33Y24         FDRE (Setup_fdre_C_D)        0.031    36.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.671    
                         arrival time                         -10.518    
  -------------------------------------------------------------------
                         slack                                 26.153    

Slack (MET) :             26.236ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.733ns  (logic 1.620ns (24.060%)  route 5.113ns (75.940%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.238ns = ( 36.238 - 33.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.939     1.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.663     3.703    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.419     4.122 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.588     6.711    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X36Y29         LUT4 (Prop_lut4_I1_O)        0.297     7.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           1.163     8.170    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X36Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     8.294    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.826 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.876     9.702    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124     9.826 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.486    10.312    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X33Y22         LUT3 (Prop_lut3_I1_O)        0.124    10.436 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.436    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X33Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.658    34.658    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.489    36.238    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.440    36.678    
                         clock uncertainty           -0.035    36.643    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.029    36.672    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.672    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                 26.236    

Slack (MET) :             26.241ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 1.620ns (24.071%)  route 5.110ns (75.929%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.238ns = ( 36.238 - 33.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.939     1.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.663     3.703    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.419     4.122 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.588     6.711    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X36Y29         LUT4 (Prop_lut4_I1_O)        0.297     7.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           1.163     8.170    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X36Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     8.294    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.826 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.876     9.702    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124     9.826 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.483    10.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X33Y22         LUT3 (Prop_lut3_I1_O)        0.124    10.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.433    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X33Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.658    34.658    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.489    36.238    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.440    36.678    
                         clock uncertainty           -0.035    36.643    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.031    36.674    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.674    
                         arrival time                         -10.433    
  -------------------------------------------------------------------
                         slack                                 26.241    

Slack (MET) :             26.249ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 1.620ns (24.097%)  route 5.103ns (75.903%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.238ns = ( 36.238 - 33.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.939     1.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.663     3.703    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.419     4.122 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.588     6.711    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X36Y29         LUT4 (Prop_lut4_I1_O)        0.297     7.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           1.163     8.170    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X36Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     8.294    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.826 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.876     9.702    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124     9.826 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.476    10.302    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X33Y22         LUT3 (Prop_lut3_I1_O)        0.124    10.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.426    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X33Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.658    34.658    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.489    36.238    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.440    36.678    
                         clock uncertainty           -0.035    36.643    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.032    36.675    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.675    
                         arrival time                         -10.426    
  -------------------------------------------------------------------
                         slack                                 26.249    

Slack (MET) :             26.443ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.550ns  (logic 1.620ns (24.732%)  route 4.930ns (75.268%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.240ns = ( 36.240 - 33.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.939     1.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.663     3.703    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.419     4.122 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.588     6.711    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X36Y29         LUT4 (Prop_lut4_I1_O)        0.297     7.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           1.163     8.170    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X36Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     8.294    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.826 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.877     9.703    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.303    10.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.253 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.253    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X33Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.658    34.658    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.491    36.240    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.463    36.703    
                         clock uncertainty           -0.035    36.668    
    SLICE_X33Y21         FDRE (Setup_fdre_C_D)        0.029    36.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.697    
                         arrival time                         -10.253    
  -------------------------------------------------------------------
                         slack                                 26.443    

Slack (MET) :             27.477ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 0.962ns (19.705%)  route 3.920ns (80.295%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.317ns = ( 36.317 - 33.000 ) 
    Source Clock Delay      (SCD):    3.697ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.939     1.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.657     3.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.419     4.116 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.993     5.109    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.299     5.408 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.053     6.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y21         LUT5 (Prop_lut5_I3_O)        0.124     6.586 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.579     7.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.120     7.285 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           1.294     8.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X43Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.658    34.658    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.568    36.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X43Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.406    36.723    
                         clock uncertainty           -0.035    36.688    
    SLICE_X43Y19         FDRE (Setup_fdre_C_R)       -0.632    36.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         36.056    
                         arrival time                          -8.579    
  -------------------------------------------------------------------
                         slack                                 27.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.777     0.777    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.592     1.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDCE (Prop_fdce_C_Q)         0.141     1.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.068     1.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X38Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.896     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.925 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.861     1.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X38Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.378     1.408    
    SLICE_X38Y4          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.128ns (62.341%)  route 0.077ns (37.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.777     0.777    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.592     1.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDCE (Prop_fdce_C_Q)         0.128     1.523 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.077     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X38Y3          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.896     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.925 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.861     1.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y3          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.378     1.408    
    SLICE_X38Y3          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.777     0.777    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.592     1.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDCE (Prop_fdce_C_Q)         0.128     1.523 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.075     1.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X38Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.896     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.925 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.861     1.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X38Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.378     1.408    
    SLICE_X38Y4          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     1.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.538%)  route 0.127ns (47.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.787ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.777     0.777    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.592     1.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDCE (Prop_fdce_C_Q)         0.141     1.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.127     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X38Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.896     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.925 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.862     1.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.375     1.412    
    SLICE_X38Y2          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.453%)  route 0.307ns (68.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.787ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.777     0.777    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.595     1.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X43Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDCE (Prop_fdce_C_Q)         0.141     1.539 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.307     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X38Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.896     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.925 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.862     1.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.355     1.432    
    SLICE_X38Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.453%)  route 0.307ns (68.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.787ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.777     0.777    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.595     1.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X43Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDCE (Prop_fdce_C_Q)         0.141     1.539 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.307     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X38Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.896     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.925 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.862     1.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.355     1.432    
    SLICE_X38Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.453%)  route 0.307ns (68.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.787ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.777     0.777    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.595     1.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X43Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDCE (Prop_fdce_C_Q)         0.141     1.539 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.307     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X38Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.896     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.925 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.862     1.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.355     1.432    
    SLICE_X38Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.453%)  route 0.307ns (68.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.787ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.777     0.777    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.595     1.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X43Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDCE (Prop_fdce_C_Q)         0.141     1.539 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.307     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X38Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.896     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.925 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.862     1.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.355     1.432    
    SLICE_X38Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.453%)  route 0.307ns (68.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.787ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.777     0.777    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.595     1.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X43Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDCE (Prop_fdce_C_Q)         0.141     1.539 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.307     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X38Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.896     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.925 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.862     1.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
                         clock pessimism             -0.355     1.432    
    SLICE_X38Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.453%)  route 0.307ns (68.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.787ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.777     0.777    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.595     1.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X43Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDCE (Prop_fdce_C_Q)         0.141     1.539 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.307     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X38Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.896     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.925 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.862     1.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
                         clock pessimism             -0.355     1.432    
    SLICE_X38Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y16  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X41Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X41Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X40Y23    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X40Y23    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X42Y21    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X40Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X39Y19    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X43Y21    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X43Y21    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y3     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y3     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y2     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y2     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       31.683ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.683ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.050ns  (logic 0.478ns (45.531%)  route 0.572ns (54.469%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X42Y5          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.572     1.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X41Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X41Y8          FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                 31.683    

Slack (MET) :             31.717ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.015ns  (logic 0.419ns (41.274%)  route 0.596ns (58.726%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X41Y4          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.596     1.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X36Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X36Y4          FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 31.717    

Slack (MET) :             31.799ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.977ns  (logic 0.478ns (48.901%)  route 0.499ns (51.099%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X42Y7          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.499     0.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X42Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X42Y8          FDCE (Setup_fdce_C_D)       -0.224    32.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.776    
                         arrival time                          -0.977    
  -------------------------------------------------------------------
                         slack                                 31.799    

Slack (MET) :             31.801ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.104ns  (logic 0.456ns (41.308%)  route 0.648ns (58.692%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X41Y4          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.648     1.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X36Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X36Y4          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.104    
  -------------------------------------------------------------------
                         slack                                 31.801    

Slack (MET) :             31.852ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.077ns  (logic 0.518ns (48.105%)  route 0.559ns (51.895%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X42Y2          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.559     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X40Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X40Y2          FDCE (Setup_fdce_C_D)       -0.071    32.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.929    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                 31.852    

Slack (MET) :             31.881ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.024ns  (logic 0.456ns (44.535%)  route 0.568ns (55.465%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X41Y4          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.568     1.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X43Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X43Y4          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                 31.881    

Slack (MET) :             31.958ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.947ns  (logic 0.518ns (54.696%)  route 0.429ns (45.304%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X42Y7          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.429     0.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X41Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X41Y8          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                 31.958    

Slack (MET) :             31.993ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.964ns  (logic 0.518ns (53.719%)  route 0.446ns (46.281%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X42Y5          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.446     0.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X42Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X42Y8          FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -0.964    
  -------------------------------------------------------------------
                         slack                                 31.993    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.751ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        1.027ns  (logic 0.419ns (40.816%)  route 0.608ns (59.184%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X41Y8          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.608     1.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X42Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X42Y7          FDCE (Setup_fdce_C_D)       -0.222    49.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         49.778    
                         arrival time                          -1.027    
  -------------------------------------------------------------------
                         slack                                 48.751    

Slack (MET) :             48.772ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        1.009ns  (logic 0.419ns (41.517%)  route 0.590ns (58.483%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X40Y2          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.590     1.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X42Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X42Y1          FDCE (Setup_fdce_C_D)       -0.219    49.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         49.781    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                 48.772    

Slack (MET) :             48.777ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        1.178ns  (logic 0.456ns (38.708%)  route 0.722ns (61.292%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X41Y8          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.722     1.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X42Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X42Y5          FDCE (Setup_fdce_C_D)       -0.045    49.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         49.955    
                         arrival time                          -1.178    
  -------------------------------------------------------------------
                         slack                                 48.777    

Slack (MET) :             48.777ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        1.007ns  (logic 0.419ns (41.616%)  route 0.588ns (58.384%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X40Y2          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.588     1.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X42Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X42Y1          FDCE (Setup_fdce_C_D)       -0.216    49.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         49.784    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                 48.777    

Slack (MET) :             48.855ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.930ns  (logic 0.478ns (51.413%)  route 0.452ns (48.587%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X42Y8          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.452     0.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X42Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X42Y5          FDCE (Setup_fdce_C_D)       -0.215    49.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         49.785    
                         arrival time                          -0.930    
  -------------------------------------------------------------------
                         slack                                 48.855    

Slack (MET) :             48.898ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        1.055ns  (logic 0.456ns (43.212%)  route 0.599ns (56.788%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X40Y2          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.599     1.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X42Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X42Y2          FDCE (Setup_fdce_C_D)       -0.047    49.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         49.953    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 48.898    

Slack (MET) :             48.988ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.965ns  (logic 0.518ns (53.662%)  route 0.447ns (46.338%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X42Y8          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.447     0.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X42Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X42Y5          FDCE (Setup_fdce_C_D)       -0.047    49.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         49.953    
                         arrival time                          -0.965    
  -------------------------------------------------------------------
                         slack                                 48.988    

Slack (MET) :             49.060ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.897ns  (logic 0.456ns (50.843%)  route 0.441ns (49.157%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X40Y2          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.441     0.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X42Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X42Y2          FDCE (Setup_fdce_C_D)       -0.043    49.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         49.957    
                         arrival time                          -0.897    
  -------------------------------------------------------------------
                         slack                                 49.060    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       25.632ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.632ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[48].FFX.ddfx/q_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.993ns  (logic 0.580ns (2.522%)  route 22.413ns (97.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 52.714 - 50.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       1.741     3.049    design_1_i/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X39Y31         FDRE                                         r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          4.352     7.857    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/s00_axis_aresetn
    SLICE_X8Y50          LUT1 (Prop_lut1_I0_O)        0.124     7.981 f  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/q[31]_i_3/O
                         net (fo=7543, routed)       18.061    26.042    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[48].FFX.ddfx/q_reg[0]_0
    SLICE_X1Y76          FDCE                                         f  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[48].FFX.ddfx/q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       1.522    52.714    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[48].FFX.ddfx/s00_axis_aclk
    SLICE_X1Y76          FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[48].FFX.ddfx/q_reg[9]/C
                         clock pessimism              0.116    52.830    
                         clock uncertainty           -0.751    52.079    
    SLICE_X1Y76          FDCE (Recov_fdce_C_CLR)     -0.405    51.674    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[48].FFX.ddfx/q_reg[9]
  -------------------------------------------------------------------
                         required time                         51.674    
                         arrival time                         -26.042    
  -------------------------------------------------------------------
                         slack                                 25.632    

Slack (MET) :             25.632ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[54].FFX.ddfx/q_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.993ns  (logic 0.580ns (2.522%)  route 22.413ns (97.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 52.714 - 50.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       1.741     3.049    design_1_i/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X39Y31         FDRE                                         r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          4.352     7.857    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/s00_axis_aresetn
    SLICE_X8Y50          LUT1 (Prop_lut1_I0_O)        0.124     7.981 f  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/q[31]_i_3/O
                         net (fo=7543, routed)       18.061    26.042    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[54].FFX.ddfx/q_reg[0]_0
    SLICE_X1Y76          FDCE                                         f  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[54].FFX.ddfx/q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       1.522    52.714    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[54].FFX.ddfx/s00_axis_aclk
    SLICE_X1Y76          FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[54].FFX.ddfx/q_reg[9]/C
                         clock pessimism              0.116    52.830    
                         clock uncertainty           -0.751    52.079    
    SLICE_X1Y76          FDCE (Recov_fdce_C_CLR)     -0.405    51.674    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[54].FFX.ddfx/q_reg[9]
  -------------------------------------------------------------------
                         required time                         51.674    
                         arrival time                         -26.042    
  -------------------------------------------------------------------
                         slack                                 25.632    

Slack (MET) :             25.658ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[40].FFX.ddfx/q_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.971ns  (logic 0.580ns (2.525%)  route 22.391ns (97.475%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 52.718 - 50.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       1.741     3.049    design_1_i/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X39Y31         FDRE                                         r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          4.352     7.857    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/s00_axis_aresetn
    SLICE_X8Y50          LUT1 (Prop_lut1_I0_O)        0.124     7.981 f  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/q[31]_i_3/O
                         net (fo=7543, routed)       18.039    26.020    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[40].FFX.ddfx/q_reg[0]_0
    SLICE_X5Y76          FDCE                                         f  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[40].FFX.ddfx/q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       1.526    52.718    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[40].FFX.ddfx/s00_axis_aclk
    SLICE_X5Y76          FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[40].FFX.ddfx/q_reg[9]/C
                         clock pessimism              0.116    52.834    
                         clock uncertainty           -0.751    52.083    
    SLICE_X5Y76          FDCE (Recov_fdce_C_CLR)     -0.405    51.678    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[40].FFX.ddfx/q_reg[9]
  -------------------------------------------------------------------
                         required time                         51.678    
                         arrival time                         -26.020    
  -------------------------------------------------------------------
                         slack                                 25.658    

Slack (MET) :             25.658ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[43].FFX.ddfx/q_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.971ns  (logic 0.580ns (2.525%)  route 22.391ns (97.475%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 52.718 - 50.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       1.741     3.049    design_1_i/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X39Y31         FDRE                                         r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          4.352     7.857    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/s00_axis_aresetn
    SLICE_X8Y50          LUT1 (Prop_lut1_I0_O)        0.124     7.981 f  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/q[31]_i_3/O
                         net (fo=7543, routed)       18.039    26.020    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[43].FFX.ddfx/q_reg[0]_0
    SLICE_X5Y76          FDCE                                         f  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[43].FFX.ddfx/q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       1.526    52.718    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[43].FFX.ddfx/s00_axis_aclk
    SLICE_X5Y76          FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[43].FFX.ddfx/q_reg[9]/C
                         clock pessimism              0.116    52.834    
                         clock uncertainty           -0.751    52.083    
    SLICE_X5Y76          FDCE (Recov_fdce_C_CLR)     -0.405    51.678    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[43].FFX.ddfx/q_reg[9]
  -------------------------------------------------------------------
                         required time                         51.678    
                         arrival time                         -26.020    
  -------------------------------------------------------------------
                         slack                                 25.658    

Slack (MET) :             25.658ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[44].FFX.ddfx/q_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.971ns  (logic 0.580ns (2.525%)  route 22.391ns (97.475%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 52.718 - 50.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       1.741     3.049    design_1_i/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X39Y31         FDRE                                         r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          4.352     7.857    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/s00_axis_aresetn
    SLICE_X8Y50          LUT1 (Prop_lut1_I0_O)        0.124     7.981 f  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/q[31]_i_3/O
                         net (fo=7543, routed)       18.039    26.020    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[44].FFX.ddfx/q_reg[0]_0
    SLICE_X5Y76          FDCE                                         f  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[44].FFX.ddfx/q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       1.526    52.718    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[44].FFX.ddfx/s00_axis_aclk
    SLICE_X5Y76          FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[44].FFX.ddfx/q_reg[9]/C
                         clock pessimism              0.116    52.834    
                         clock uncertainty           -0.751    52.083    
    SLICE_X5Y76          FDCE (Recov_fdce_C_CLR)     -0.405    51.678    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[44].FFX.ddfx/q_reg[9]
  -------------------------------------------------------------------
                         required time                         51.678    
                         arrival time                         -26.020    
  -------------------------------------------------------------------
                         slack                                 25.658    

Slack (MET) :             25.658ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[47].FFX.ddfx/q_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.971ns  (logic 0.580ns (2.525%)  route 22.391ns (97.475%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 52.718 - 50.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       1.741     3.049    design_1_i/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X39Y31         FDRE                                         r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          4.352     7.857    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/s00_axis_aresetn
    SLICE_X8Y50          LUT1 (Prop_lut1_I0_O)        0.124     7.981 f  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/q[31]_i_3/O
                         net (fo=7543, routed)       18.039    26.020    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[47].FFX.ddfx/q_reg[0]_0
    SLICE_X5Y76          FDCE                                         f  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[47].FFX.ddfx/q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       1.526    52.718    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[47].FFX.ddfx/s00_axis_aclk
    SLICE_X5Y76          FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[47].FFX.ddfx/q_reg[9]/C
                         clock pessimism              0.116    52.834    
                         clock uncertainty           -0.751    52.083    
    SLICE_X5Y76          FDCE (Recov_fdce_C_CLR)     -0.405    51.678    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[47].FFX.ddfx/q_reg[9]
  -------------------------------------------------------------------
                         required time                         51.678    
                         arrival time                         -26.020    
  -------------------------------------------------------------------
                         slack                                 25.658    

Slack (MET) :             25.658ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[48].FFX.ddfx/q_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.971ns  (logic 0.580ns (2.525%)  route 22.391ns (97.475%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 52.718 - 50.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       1.741     3.049    design_1_i/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X39Y31         FDRE                                         r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          4.352     7.857    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/s00_axis_aresetn
    SLICE_X8Y50          LUT1 (Prop_lut1_I0_O)        0.124     7.981 f  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/q[31]_i_3/O
                         net (fo=7543, routed)       18.039    26.020    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[48].FFX.ddfx/q_reg[0]_0
    SLICE_X5Y76          FDCE                                         f  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[48].FFX.ddfx/q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       1.526    52.718    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[48].FFX.ddfx/s00_axis_aclk
    SLICE_X5Y76          FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[48].FFX.ddfx/q_reg[8]/C
                         clock pessimism              0.116    52.834    
                         clock uncertainty           -0.751    52.083    
    SLICE_X5Y76          FDCE (Recov_fdce_C_CLR)     -0.405    51.678    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[48].FFX.ddfx/q_reg[8]
  -------------------------------------------------------------------
                         required time                         51.678    
                         arrival time                         -26.020    
  -------------------------------------------------------------------
                         slack                                 25.658    

Slack (MET) :             25.658ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[54].FFX.ddfx/q_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.971ns  (logic 0.580ns (2.525%)  route 22.391ns (97.475%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 52.718 - 50.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       1.741     3.049    design_1_i/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X39Y31         FDRE                                         r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          4.352     7.857    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/s00_axis_aresetn
    SLICE_X8Y50          LUT1 (Prop_lut1_I0_O)        0.124     7.981 f  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/q[31]_i_3/O
                         net (fo=7543, routed)       18.039    26.020    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[54].FFX.ddfx/q_reg[0]_0
    SLICE_X5Y76          FDCE                                         f  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[54].FFX.ddfx/q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       1.526    52.718    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[54].FFX.ddfx/s00_axis_aclk
    SLICE_X5Y76          FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[54].FFX.ddfx/q_reg[8]/C
                         clock pessimism              0.116    52.834    
                         clock uncertainty           -0.751    52.083    
    SLICE_X5Y76          FDCE (Recov_fdce_C_CLR)     -0.405    51.678    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[54].FFX.ddfx/q_reg[8]
  -------------------------------------------------------------------
                         required time                         51.678    
                         arrival time                         -26.020    
  -------------------------------------------------------------------
                         slack                                 25.658    

Slack (MET) :             25.676ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[58].FFX.ddfx/q_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.993ns  (logic 0.580ns (2.522%)  route 22.413ns (97.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 52.714 - 50.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       1.741     3.049    design_1_i/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X39Y31         FDRE                                         r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          4.352     7.857    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/s00_axis_aresetn
    SLICE_X8Y50          LUT1 (Prop_lut1_I0_O)        0.124     7.981 f  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/q[31]_i_3/O
                         net (fo=7543, routed)       18.061    26.042    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[58].FFX.ddfx/q_reg[0]_0
    SLICE_X0Y76          FDCE                                         f  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[58].FFX.ddfx/q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       1.522    52.714    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[58].FFX.ddfx/s00_axis_aclk
    SLICE_X0Y76          FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[58].FFX.ddfx/q_reg[9]/C
                         clock pessimism              0.116    52.830    
                         clock uncertainty           -0.751    52.079    
    SLICE_X0Y76          FDCE (Recov_fdce_C_CLR)     -0.361    51.718    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[58].FFX.ddfx/q_reg[9]
  -------------------------------------------------------------------
                         required time                         51.718    
                         arrival time                         -26.042    
  -------------------------------------------------------------------
                         slack                                 25.676    

Slack (MET) :             25.676ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[59].FFX.ddfx/q_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.993ns  (logic 0.580ns (2.522%)  route 22.413ns (97.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 52.714 - 50.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       1.741     3.049    design_1_i/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X39Y31         FDRE                                         r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          4.352     7.857    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/s00_axis_aresetn
    SLICE_X8Y50          LUT1 (Prop_lut1_I0_O)        0.124     7.981 f  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/q[31]_i_3/O
                         net (fo=7543, routed)       18.061    26.042    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[59].FFX.ddfx/q_reg[0]_0
    SLICE_X0Y76          FDCE                                         f  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[59].FFX.ddfx/q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       1.522    52.714    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[59].FFX.ddfx/s00_axis_aclk
    SLICE_X0Y76          FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[59].FFX.ddfx/q_reg[9]/C
                         clock pessimism              0.116    52.830    
                         clock uncertainty           -0.751    52.079    
    SLICE_X0Y76          FDCE (Recov_fdce_C_CLR)     -0.361    51.718    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[59].FFX.ddfx/q_reg[9]
  -------------------------------------------------------------------
                         required time                         51.718    
                         arrival time                         -26.042    
  -------------------------------------------------------------------
                         slack                                 25.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       0.591     0.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y9          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.218     1.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X42Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       0.860     1.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X42Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.282     0.948    
    SLICE_X42Y8          FDCE (Remov_fdce_C_CLR)     -0.067     0.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       0.591     0.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y9          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.218     1.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X42Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       0.860     1.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X42Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.282     0.948    
    SLICE_X42Y8          FDCE (Remov_fdce_C_CLR)     -0.067     0.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       0.591     0.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y9          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.218     1.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X42Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       0.860     1.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X42Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.282     0.948    
    SLICE_X42Y8          FDCE (Remov_fdce_C_CLR)     -0.067     0.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       0.591     0.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y9          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.218     1.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X42Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       0.860     1.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X42Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.282     0.948    
    SLICE_X42Y8          FDCE (Remov_fdce_C_CLR)     -0.067     0.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       0.591     0.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y9          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.218     1.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X42Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       0.860     1.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X42Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.282     0.948    
    SLICE_X42Y8          FDCE (Remov_fdce_C_CLR)     -0.067     0.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       0.591     0.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y9          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.218     1.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X42Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       0.860     1.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X42Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.282     0.948    
    SLICE_X42Y8          FDCE (Remov_fdce_C_CLR)     -0.067     0.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       0.591     0.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y9          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.218     1.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X42Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       0.860     1.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X42Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.282     0.948    
    SLICE_X42Y8          FDCE (Remov_fdce_C_CLR)     -0.067     0.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       0.591     0.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y9          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.218     1.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X42Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       0.860     1.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X42Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.282     0.948    
    SLICE_X42Y8          FDCE (Remov_fdce_C_CLR)     -0.067     0.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.957%)  route 0.178ns (52.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       0.592     0.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y3          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDPE (Prop_fdpe_C_Q)         0.164     1.097 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.178     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X40Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       0.862     1.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X40Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.282     0.950    
    SLICE_X40Y2          FDCE (Remov_fdce_C_CLR)     -0.092     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.957%)  route 0.178ns (52.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       0.592     0.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y3          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDPE (Prop_fdpe_C_Q)         0.164     1.097 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.178     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X40Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18626, routed)       0.862     1.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X40Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.282     0.950    
    SLICE_X40Y2          FDCE (Remov_fdce_C_CLR)     -0.092     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.417    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.365ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.741ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 1.202ns (24.843%)  route 3.636ns (75.157%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.311ns = ( 36.311 - 33.000 ) 
    Source Clock Delay      (SCD):    3.697ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.939     1.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.657     3.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.419     4.116 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.993     5.109    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.299     5.408 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.653     6.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I3_O)        0.152     6.213 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.200     7.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X40Y23         LUT1 (Prop_lut1_I0_O)        0.332     7.745 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.790     8.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.658    34.658    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.562    36.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.406    36.717    
                         clock uncertainty           -0.035    36.682    
    SLICE_X40Y25         FDCE (Recov_fdce_C_CLR)     -0.405    36.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.277    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                 27.741    

Slack (MET) :             27.741ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 1.202ns (24.843%)  route 3.636ns (75.157%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.311ns = ( 36.311 - 33.000 ) 
    Source Clock Delay      (SCD):    3.697ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.939     1.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.657     3.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.419     4.116 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.993     5.109    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.299     5.408 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.653     6.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I3_O)        0.152     6.213 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.200     7.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X40Y23         LUT1 (Prop_lut1_I0_O)        0.332     7.745 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.790     8.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.658    34.658    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.562    36.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.406    36.717    
                         clock uncertainty           -0.035    36.682    
    SLICE_X40Y25         FDCE (Recov_fdce_C_CLR)     -0.405    36.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.277    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                 27.741    

Slack (MET) :             27.911ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.202ns (25.744%)  route 3.467ns (74.256%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.311ns = ( 36.311 - 33.000 ) 
    Source Clock Delay      (SCD):    3.697ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.939     1.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.657     3.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.419     4.116 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.993     5.109    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.299     5.408 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.653     6.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I3_O)        0.152     6.213 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.200     7.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X40Y23         LUT1 (Prop_lut1_I0_O)        0.332     7.745 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.621     8.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.658    34.658    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.562    36.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.406    36.717    
                         clock uncertainty           -0.035    36.682    
    SLICE_X40Y24         FDCE (Recov_fdce_C_CLR)     -0.405    36.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.277    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                 27.911    

Slack (MET) :             27.911ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.202ns (25.744%)  route 3.467ns (74.256%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.311ns = ( 36.311 - 33.000 ) 
    Source Clock Delay      (SCD):    3.697ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.939     1.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.657     3.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.419     4.116 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.993     5.109    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.299     5.408 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.653     6.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I3_O)        0.152     6.213 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.200     7.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X40Y23         LUT1 (Prop_lut1_I0_O)        0.332     7.745 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.621     8.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.658    34.658    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.562    36.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.406    36.717    
                         clock uncertainty           -0.035    36.682    
    SLICE_X40Y24         FDCE (Recov_fdce_C_CLR)     -0.405    36.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.277    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                 27.911    

Slack (MET) :             27.911ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.202ns (25.744%)  route 3.467ns (74.256%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.311ns = ( 36.311 - 33.000 ) 
    Source Clock Delay      (SCD):    3.697ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.939     1.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.657     3.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.419     4.116 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.993     5.109    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.299     5.408 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.653     6.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I3_O)        0.152     6.213 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.200     7.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X40Y23         LUT1 (Prop_lut1_I0_O)        0.332     7.745 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.621     8.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.658    34.658    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.562    36.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.406    36.717    
                         clock uncertainty           -0.035    36.682    
    SLICE_X40Y24         FDCE (Recov_fdce_C_CLR)     -0.405    36.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.277    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                 27.911    

Slack (MET) :             27.911ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.202ns (25.744%)  route 3.467ns (74.256%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.311ns = ( 36.311 - 33.000 ) 
    Source Clock Delay      (SCD):    3.697ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.939     1.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.657     3.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.419     4.116 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.993     5.109    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.299     5.408 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.653     6.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I3_O)        0.152     6.213 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.200     7.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X40Y23         LUT1 (Prop_lut1_I0_O)        0.332     7.745 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.621     8.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.658    34.658    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.562    36.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.406    36.717    
                         clock uncertainty           -0.035    36.682    
    SLICE_X40Y24         FDCE (Recov_fdce_C_CLR)     -0.405    36.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.277    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                 27.911    

Slack (MET) :             27.911ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.202ns (25.744%)  route 3.467ns (74.256%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.311ns = ( 36.311 - 33.000 ) 
    Source Clock Delay      (SCD):    3.697ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.939     1.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.657     3.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.419     4.116 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.993     5.109    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.299     5.408 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.653     6.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I3_O)        0.152     6.213 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.200     7.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X40Y23         LUT1 (Prop_lut1_I0_O)        0.332     7.745 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.621     8.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.658    34.658    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.562    36.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.406    36.717    
                         clock uncertainty           -0.035    36.682    
    SLICE_X40Y24         FDCE (Recov_fdce_C_CLR)     -0.405    36.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.277    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                 27.911    

Slack (MET) :             27.911ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.202ns (25.744%)  route 3.467ns (74.256%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.311ns = ( 36.311 - 33.000 ) 
    Source Clock Delay      (SCD):    3.697ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.939     1.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.657     3.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.419     4.116 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.993     5.109    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.299     5.408 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.653     6.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I3_O)        0.152     6.213 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.200     7.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X40Y23         LUT1 (Prop_lut1_I0_O)        0.332     7.745 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.621     8.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.658    34.658    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.562    36.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.406    36.717    
                         clock uncertainty           -0.035    36.682    
    SLICE_X40Y24         FDCE (Recov_fdce_C_CLR)     -0.405    36.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.277    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                 27.911    

Slack (MET) :             27.911ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.202ns (25.744%)  route 3.467ns (74.256%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.311ns = ( 36.311 - 33.000 ) 
    Source Clock Delay      (SCD):    3.697ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.939     1.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.657     3.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.419     4.116 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.993     5.109    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.299     5.408 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.653     6.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I3_O)        0.152     6.213 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.200     7.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X40Y23         LUT1 (Prop_lut1_I0_O)        0.332     7.745 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.621     8.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.658    34.658    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.562    36.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.406    36.717    
                         clock uncertainty           -0.035    36.682    
    SLICE_X40Y24         FDCE (Recov_fdce_C_CLR)     -0.405    36.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.277    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                 27.911    

Slack (MET) :             27.911ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.202ns (25.744%)  route 3.467ns (74.256%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.311ns = ( 36.311 - 33.000 ) 
    Source Clock Delay      (SCD):    3.697ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.939     1.939    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.657     3.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.419     4.116 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.993     5.109    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.299     5.408 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.653     6.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I3_O)        0.152     6.213 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.200     7.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X40Y23         LUT1 (Prop_lut1_I0_O)        0.332     7.745 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.621     8.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.658    34.658    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.562    36.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.406    36.717    
                         clock uncertainty           -0.035    36.682    
    SLICE_X40Y24         FDCE (Recov_fdce_C_CLR)     -0.405    36.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.277    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                 27.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.665%)  route 0.125ns (43.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.777     0.777    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.594     1.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDPE (Prop_fdpe_C_Q)         0.164     1.561 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.125     1.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X43Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.896     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.925 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.863     1.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.375     1.413    
    SLICE_X43Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.665%)  route 0.125ns (43.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.777     0.777    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.594     1.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDPE (Prop_fdpe_C_Q)         0.164     1.561 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.125     1.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X43Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.896     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.925 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.863     1.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.375     1.413    
    SLICE_X43Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.665%)  route 0.125ns (43.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.777     0.777    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.594     1.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDPE (Prop_fdpe_C_Q)         0.164     1.561 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.125     1.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X43Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.896     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.925 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.863     1.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.375     1.413    
    SLICE_X43Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.665%)  route 0.125ns (43.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.777     0.777    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.594     1.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDPE (Prop_fdpe_C_Q)         0.164     1.561 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.125     1.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X43Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.896     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.925 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.863     1.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.375     1.413    
    SLICE_X43Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.665%)  route 0.125ns (43.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.777     0.777    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.594     1.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDPE (Prop_fdpe_C_Q)         0.164     1.561 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.125     1.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X43Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.896     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.925 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.863     1.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.375     1.413    
    SLICE_X43Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.665%)  route 0.125ns (43.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.777     0.777    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.594     1.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDPE (Prop_fdpe_C_Q)         0.164     1.561 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.125     1.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X43Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.896     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.925 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.863     1.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.375     1.413    
    SLICE_X43Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.665%)  route 0.125ns (43.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.777     0.777    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.594     1.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDPE (Prop_fdpe_C_Q)         0.164     1.561 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.125     1.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X43Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.896     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.925 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.863     1.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.375     1.413    
    SLICE_X43Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.665%)  route 0.125ns (43.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.777     0.777    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.594     1.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDPE (Prop_fdpe_C_Q)         0.164     1.561 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.125     1.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X43Y5          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.896     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.925 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.863     1.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y5          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.375     1.413    
    SLICE_X43Y5          FDPE (Remov_fdpe_C_PRE)     -0.095     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.748%)  route 0.181ns (56.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.777     0.777    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.595     1.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.539 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.181     1.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X42Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.896     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.925 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.864     1.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X42Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.375     1.414    
    SLICE_X42Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.748%)  route 0.181ns (56.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.777     0.777    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.595     1.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.539 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.181     1.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X42Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.896     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.925 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.864     1.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X42Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.375     1.414    
    SLICE_X42Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.373    





