// Seed: 1383932631
module module_0;
  tri1 id_1 = 1;
endmodule
module module_1 ();
  id_2(
      ~id_1, 1, id_3, id_1
  ); module_0();
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_7[1] = 1;
  module_0();
  always @(posedge 1'h0) id_7 = module_2[1];
endmodule
