


set_property PACKAGE_PIN AL29 [get_ports osc_clk]
#set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {ibuf_clk}]
set_property PACKAGE_PIN C34 [get_ports RO]
set_property PACKAGE_PIN AH34 [get_ports RI]
set_property PACKAGE_PIN AG33 [get_ports CO]
set_property PACKAGE_PIN D34 [get_ports CI]
set_property PACKAGE_PIN AJ34 [get_ports BO]
set_property PACKAGE_PIN B34 [get_ports BI]

set_property PACKAGE_PIN AF34 [get_ports FX1_FPGA1_2_P]
set_property PACKAGE_PIN AD34 [get_ports {Xil_LED[1]}]
set_property PACKAGE_PIN AE34 [get_ports {Xil_LED[0]}]


set_property PACKAGE_PIN AN33 [get_ports {ADDR[0]}]
set_property PACKAGE_PIN AP33 [get_ports {ADDR[1]}]
set_property PACKAGE_PIN AK32 [get_ports {ADDR[2]}]

set_property IOSTANDARD LVCMOS18 [get_ports {Xil_LED[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Xil_LED[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ADDR[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ADDR[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ADDR[2]}]

set_property IOSTANDARD LVCMOS18 [get_ports FX1_FPGA1_2_P]
set_property IOSTANDARD LVCMOS18 [get_ports RO]
set_property IOSTANDARD LVCMOS18 [get_ports RI]
set_property IOSTANDARD LVCMOS18 [get_ports CO]
set_property IOSTANDARD LVCMOS18 [get_ports CI]
set_property IOSTANDARD LVCMOS18 [get_ports BO]
set_property IOSTANDARD LVCMOS18 [get_ports BI]

set_property IOSTANDARD LVCMOS18 [get_ports osc_clk]


