library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity comparator_top is
port(
 X: in std_logic_vector (1 downto 0);
 Y: in std_logic_vector (1 downto 0);
 Z: out std_logic_vector (3 downto 0)
);
end comparator_top;

architecture structural of comparator_top is
-- Component Declarations
component if_then_else is
port( X,Y : in std_logic_vector(1 downto 0);
Z : out std_logic);
end component;
component when_else is
port( X,Y : in std_logic_vector(1 downto 0);
Z : out std_logic);
end component;
component boolean_equation is
port( X,Y : in std_logic_vector(1 downto 0);
Z : out std_logic);
end component;
component LUT_primitive is
port( X,Y : in std_logic_vector(1 downto 0);
Z : out std_logic);
end component;
begin
-- Component Port Maps
if_then_else0 : if_then_else port map(
X => X,
Y => Y,
Z => Z(3));
when_else0 : when_else port map(
X => X,
Y => Y,
Z => Z(2));
boolean_equation0 : boolean_equation port map(
X => X,
Y => Y,
Z => Z(1));
LUT_primitive0 : LUT_primitive port map(
X => X,
Y => Y,
Z => Z(0));
end structural;