;buildInfoPackage: chisel3, version: 3.1.3, scalaVersion: 2.12.4, sbtVersion: 1.1.1, builtAtString: 2018-09-12 19:36:29.913, builtAtMillis: 1536780989913
circuit Switcher : 
  module Switcher : 
    input clock : Clock
    input reset : UInt<1>
    output io : {programWire : {flip enable : UInt<1>, flip leftProgram : UInt<3>[9], flip rightProgram : UInt<3>[7]}, flip leftDataSource : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<8>[4]}[4][7], flip rightDataSource : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<8>}[4][6], leftDataSink : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<8>[4]}[4][9], rightDataSink : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<8>}[4][7]}
    
    reg programReg : {flip enable : UInt<1>, flip leftProgram : UInt<3>[9], flip rightProgram : UInt<3>[7]}, clock @[Switcher.scala 14:23]
    programReg.rightProgram[0] <= io.programWire.rightProgram[0] @[Switcher.scala 15:14]
    programReg.rightProgram[1] <= io.programWire.rightProgram[1] @[Switcher.scala 15:14]
    programReg.rightProgram[2] <= io.programWire.rightProgram[2] @[Switcher.scala 15:14]
    programReg.rightProgram[3] <= io.programWire.rightProgram[3] @[Switcher.scala 15:14]
    programReg.rightProgram[4] <= io.programWire.rightProgram[4] @[Switcher.scala 15:14]
    programReg.rightProgram[5] <= io.programWire.rightProgram[5] @[Switcher.scala 15:14]
    programReg.rightProgram[6] <= io.programWire.rightProgram[6] @[Switcher.scala 15:14]
    programReg.leftProgram[0] <= io.programWire.leftProgram[0] @[Switcher.scala 15:14]
    programReg.leftProgram[1] <= io.programWire.leftProgram[1] @[Switcher.scala 15:14]
    programReg.leftProgram[2] <= io.programWire.leftProgram[2] @[Switcher.scala 15:14]
    programReg.leftProgram[3] <= io.programWire.leftProgram[3] @[Switcher.scala 15:14]
    programReg.leftProgram[4] <= io.programWire.leftProgram[4] @[Switcher.scala 15:14]
    programReg.leftProgram[5] <= io.programWire.leftProgram[5] @[Switcher.scala 15:14]
    programReg.leftProgram[6] <= io.programWire.leftProgram[6] @[Switcher.scala 15:14]
    programReg.leftProgram[7] <= io.programWire.leftProgram[7] @[Switcher.scala 15:14]
    programReg.leftProgram[8] <= io.programWire.leftProgram[8] @[Switcher.scala 15:14]
    programReg.enable <= io.programWire.enable @[Switcher.scala 15:14]
    io.leftDataSource[0][0].ready <= UInt<1>("h00") @[Switcher.scala 17:47]
    io.leftDataSource[0][1].ready <= UInt<1>("h00") @[Switcher.scala 17:47]
    io.leftDataSource[0][2].ready <= UInt<1>("h00") @[Switcher.scala 17:47]
    io.leftDataSource[0][3].ready <= UInt<1>("h00") @[Switcher.scala 17:47]
    io.leftDataSource[1][0].ready <= UInt<1>("h00") @[Switcher.scala 17:47]
    io.leftDataSource[1][1].ready <= UInt<1>("h00") @[Switcher.scala 17:47]
    io.leftDataSource[1][2].ready <= UInt<1>("h00") @[Switcher.scala 17:47]
    io.leftDataSource[1][3].ready <= UInt<1>("h00") @[Switcher.scala 17:47]
    io.leftDataSource[2][0].ready <= UInt<1>("h00") @[Switcher.scala 17:47]
    io.leftDataSource[2][1].ready <= UInt<1>("h00") @[Switcher.scala 17:47]
    io.leftDataSource[2][2].ready <= UInt<1>("h00") @[Switcher.scala 17:47]
    io.leftDataSource[2][3].ready <= UInt<1>("h00") @[Switcher.scala 17:47]
    io.leftDataSource[3][0].ready <= UInt<1>("h00") @[Switcher.scala 17:47]
    io.leftDataSource[3][1].ready <= UInt<1>("h00") @[Switcher.scala 17:47]
    io.leftDataSource[3][2].ready <= UInt<1>("h00") @[Switcher.scala 17:47]
    io.leftDataSource[3][3].ready <= UInt<1>("h00") @[Switcher.scala 17:47]
    io.leftDataSource[4][0].ready <= UInt<1>("h00") @[Switcher.scala 17:47]
    io.leftDataSource[4][1].ready <= UInt<1>("h00") @[Switcher.scala 17:47]
    io.leftDataSource[4][2].ready <= UInt<1>("h00") @[Switcher.scala 17:47]
    io.leftDataSource[4][3].ready <= UInt<1>("h00") @[Switcher.scala 17:47]
    io.leftDataSource[5][0].ready <= UInt<1>("h00") @[Switcher.scala 17:47]
    io.leftDataSource[5][1].ready <= UInt<1>("h00") @[Switcher.scala 17:47]
    io.leftDataSource[5][2].ready <= UInt<1>("h00") @[Switcher.scala 17:47]
    io.leftDataSource[5][3].ready <= UInt<1>("h00") @[Switcher.scala 17:47]
    io.leftDataSource[6][0].ready <= UInt<1>("h00") @[Switcher.scala 17:47]
    io.leftDataSource[6][1].ready <= UInt<1>("h00") @[Switcher.scala 17:47]
    io.leftDataSource[6][2].ready <= UInt<1>("h00") @[Switcher.scala 17:47]
    io.leftDataSource[6][3].ready <= UInt<1>("h00") @[Switcher.scala 17:47]
    io.rightDataSource[0][0].ready <= UInt<1>("h00") @[Switcher.scala 18:48]
    io.rightDataSource[0][1].ready <= UInt<1>("h00") @[Switcher.scala 18:48]
    io.rightDataSource[0][2].ready <= UInt<1>("h00") @[Switcher.scala 18:48]
    io.rightDataSource[0][3].ready <= UInt<1>("h00") @[Switcher.scala 18:48]
    io.rightDataSource[1][0].ready <= UInt<1>("h00") @[Switcher.scala 18:48]
    io.rightDataSource[1][1].ready <= UInt<1>("h00") @[Switcher.scala 18:48]
    io.rightDataSource[1][2].ready <= UInt<1>("h00") @[Switcher.scala 18:48]
    io.rightDataSource[1][3].ready <= UInt<1>("h00") @[Switcher.scala 18:48]
    io.rightDataSource[2][0].ready <= UInt<1>("h00") @[Switcher.scala 18:48]
    io.rightDataSource[2][1].ready <= UInt<1>("h00") @[Switcher.scala 18:48]
    io.rightDataSource[2][2].ready <= UInt<1>("h00") @[Switcher.scala 18:48]
    io.rightDataSource[2][3].ready <= UInt<1>("h00") @[Switcher.scala 18:48]
    io.rightDataSource[3][0].ready <= UInt<1>("h00") @[Switcher.scala 18:48]
    io.rightDataSource[3][1].ready <= UInt<1>("h00") @[Switcher.scala 18:48]
    io.rightDataSource[3][2].ready <= UInt<1>("h00") @[Switcher.scala 18:48]
    io.rightDataSource[3][3].ready <= UInt<1>("h00") @[Switcher.scala 18:48]
    io.rightDataSource[4][0].ready <= UInt<1>("h00") @[Switcher.scala 18:48]
    io.rightDataSource[4][1].ready <= UInt<1>("h00") @[Switcher.scala 18:48]
    io.rightDataSource[4][2].ready <= UInt<1>("h00") @[Switcher.scala 18:48]
    io.rightDataSource[4][3].ready <= UInt<1>("h00") @[Switcher.scala 18:48]
    io.rightDataSource[5][0].ready <= UInt<1>("h00") @[Switcher.scala 18:48]
    io.rightDataSource[5][1].ready <= UInt<1>("h00") @[Switcher.scala 18:48]
    io.rightDataSource[5][2].ready <= UInt<1>("h00") @[Switcher.scala 18:48]
    io.rightDataSource[5][3].ready <= UInt<1>("h00") @[Switcher.scala 18:48]
    io.leftDataSink[0][0].bits[0] <= io.leftDataSource[programReg.leftProgram[0]][0].bits[0] @[Switcher.scala 21:15]
    io.leftDataSink[0][0].bits[1] <= io.leftDataSource[programReg.leftProgram[0]][0].bits[1] @[Switcher.scala 21:15]
    io.leftDataSink[0][0].bits[2] <= io.leftDataSource[programReg.leftProgram[0]][0].bits[2] @[Switcher.scala 21:15]
    io.leftDataSink[0][0].bits[3] <= io.leftDataSource[programReg.leftProgram[0]][0].bits[3] @[Switcher.scala 21:15]
    io.leftDataSink[0][0].valid <= io.leftDataSource[programReg.leftProgram[0]][0].valid @[Switcher.scala 21:15]
    io.leftDataSource[programReg.leftProgram[0]][0].ready <= io.leftDataSink[0][0].ready @[Switcher.scala 21:15]
    io.leftDataSink[0][1].bits[0] <= io.leftDataSource[programReg.leftProgram[0]][1].bits[0] @[Switcher.scala 21:15]
    io.leftDataSink[0][1].bits[1] <= io.leftDataSource[programReg.leftProgram[0]][1].bits[1] @[Switcher.scala 21:15]
    io.leftDataSink[0][1].bits[2] <= io.leftDataSource[programReg.leftProgram[0]][1].bits[2] @[Switcher.scala 21:15]
    io.leftDataSink[0][1].bits[3] <= io.leftDataSource[programReg.leftProgram[0]][1].bits[3] @[Switcher.scala 21:15]
    io.leftDataSink[0][1].valid <= io.leftDataSource[programReg.leftProgram[0]][1].valid @[Switcher.scala 21:15]
    io.leftDataSource[programReg.leftProgram[0]][1].ready <= io.leftDataSink[0][1].ready @[Switcher.scala 21:15]
    io.leftDataSink[0][2].bits[0] <= io.leftDataSource[programReg.leftProgram[0]][2].bits[0] @[Switcher.scala 21:15]
    io.leftDataSink[0][2].bits[1] <= io.leftDataSource[programReg.leftProgram[0]][2].bits[1] @[Switcher.scala 21:15]
    io.leftDataSink[0][2].bits[2] <= io.leftDataSource[programReg.leftProgram[0]][2].bits[2] @[Switcher.scala 21:15]
    io.leftDataSink[0][2].bits[3] <= io.leftDataSource[programReg.leftProgram[0]][2].bits[3] @[Switcher.scala 21:15]
    io.leftDataSink[0][2].valid <= io.leftDataSource[programReg.leftProgram[0]][2].valid @[Switcher.scala 21:15]
    io.leftDataSource[programReg.leftProgram[0]][2].ready <= io.leftDataSink[0][2].ready @[Switcher.scala 21:15]
    io.leftDataSink[0][3].bits[0] <= io.leftDataSource[programReg.leftProgram[0]][3].bits[0] @[Switcher.scala 21:15]
    io.leftDataSink[0][3].bits[1] <= io.leftDataSource[programReg.leftProgram[0]][3].bits[1] @[Switcher.scala 21:15]
    io.leftDataSink[0][3].bits[2] <= io.leftDataSource[programReg.leftProgram[0]][3].bits[2] @[Switcher.scala 21:15]
    io.leftDataSink[0][3].bits[3] <= io.leftDataSource[programReg.leftProgram[0]][3].bits[3] @[Switcher.scala 21:15]
    io.leftDataSink[0][3].valid <= io.leftDataSource[programReg.leftProgram[0]][3].valid @[Switcher.scala 21:15]
    io.leftDataSource[programReg.leftProgram[0]][3].ready <= io.leftDataSink[0][3].ready @[Switcher.scala 21:15]
    io.leftDataSink[1][0].bits[0] <= io.leftDataSource[programReg.leftProgram[1]][0].bits[0] @[Switcher.scala 21:15]
    io.leftDataSink[1][0].bits[1] <= io.leftDataSource[programReg.leftProgram[1]][0].bits[1] @[Switcher.scala 21:15]
    io.leftDataSink[1][0].bits[2] <= io.leftDataSource[programReg.leftProgram[1]][0].bits[2] @[Switcher.scala 21:15]
    io.leftDataSink[1][0].bits[3] <= io.leftDataSource[programReg.leftProgram[1]][0].bits[3] @[Switcher.scala 21:15]
    io.leftDataSink[1][0].valid <= io.leftDataSource[programReg.leftProgram[1]][0].valid @[Switcher.scala 21:15]
    io.leftDataSource[programReg.leftProgram[1]][0].ready <= io.leftDataSink[1][0].ready @[Switcher.scala 21:15]
    io.leftDataSink[1][1].bits[0] <= io.leftDataSource[programReg.leftProgram[1]][1].bits[0] @[Switcher.scala 21:15]
    io.leftDataSink[1][1].bits[1] <= io.leftDataSource[programReg.leftProgram[1]][1].bits[1] @[Switcher.scala 21:15]
    io.leftDataSink[1][1].bits[2] <= io.leftDataSource[programReg.leftProgram[1]][1].bits[2] @[Switcher.scala 21:15]
    io.leftDataSink[1][1].bits[3] <= io.leftDataSource[programReg.leftProgram[1]][1].bits[3] @[Switcher.scala 21:15]
    io.leftDataSink[1][1].valid <= io.leftDataSource[programReg.leftProgram[1]][1].valid @[Switcher.scala 21:15]
    io.leftDataSource[programReg.leftProgram[1]][1].ready <= io.leftDataSink[1][1].ready @[Switcher.scala 21:15]
    io.leftDataSink[1][2].bits[0] <= io.leftDataSource[programReg.leftProgram[1]][2].bits[0] @[Switcher.scala 21:15]
    io.leftDataSink[1][2].bits[1] <= io.leftDataSource[programReg.leftProgram[1]][2].bits[1] @[Switcher.scala 21:15]
    io.leftDataSink[1][2].bits[2] <= io.leftDataSource[programReg.leftProgram[1]][2].bits[2] @[Switcher.scala 21:15]
    io.leftDataSink[1][2].bits[3] <= io.leftDataSource[programReg.leftProgram[1]][2].bits[3] @[Switcher.scala 21:15]
    io.leftDataSink[1][2].valid <= io.leftDataSource[programReg.leftProgram[1]][2].valid @[Switcher.scala 21:15]
    io.leftDataSource[programReg.leftProgram[1]][2].ready <= io.leftDataSink[1][2].ready @[Switcher.scala 21:15]
    io.leftDataSink[1][3].bits[0] <= io.leftDataSource[programReg.leftProgram[1]][3].bits[0] @[Switcher.scala 21:15]
    io.leftDataSink[1][3].bits[1] <= io.leftDataSource[programReg.leftProgram[1]][3].bits[1] @[Switcher.scala 21:15]
    io.leftDataSink[1][3].bits[2] <= io.leftDataSource[programReg.leftProgram[1]][3].bits[2] @[Switcher.scala 21:15]
    io.leftDataSink[1][3].bits[3] <= io.leftDataSource[programReg.leftProgram[1]][3].bits[3] @[Switcher.scala 21:15]
    io.leftDataSink[1][3].valid <= io.leftDataSource[programReg.leftProgram[1]][3].valid @[Switcher.scala 21:15]
    io.leftDataSource[programReg.leftProgram[1]][3].ready <= io.leftDataSink[1][3].ready @[Switcher.scala 21:15]
    io.leftDataSink[2][0].bits[0] <= io.leftDataSource[programReg.leftProgram[2]][0].bits[0] @[Switcher.scala 21:15]
    io.leftDataSink[2][0].bits[1] <= io.leftDataSource[programReg.leftProgram[2]][0].bits[1] @[Switcher.scala 21:15]
    io.leftDataSink[2][0].bits[2] <= io.leftDataSource[programReg.leftProgram[2]][0].bits[2] @[Switcher.scala 21:15]
    io.leftDataSink[2][0].bits[3] <= io.leftDataSource[programReg.leftProgram[2]][0].bits[3] @[Switcher.scala 21:15]
    io.leftDataSink[2][0].valid <= io.leftDataSource[programReg.leftProgram[2]][0].valid @[Switcher.scala 21:15]
    io.leftDataSource[programReg.leftProgram[2]][0].ready <= io.leftDataSink[2][0].ready @[Switcher.scala 21:15]
    io.leftDataSink[2][1].bits[0] <= io.leftDataSource[programReg.leftProgram[2]][1].bits[0] @[Switcher.scala 21:15]
    io.leftDataSink[2][1].bits[1] <= io.leftDataSource[programReg.leftProgram[2]][1].bits[1] @[Switcher.scala 21:15]
    io.leftDataSink[2][1].bits[2] <= io.leftDataSource[programReg.leftProgram[2]][1].bits[2] @[Switcher.scala 21:15]
    io.leftDataSink[2][1].bits[3] <= io.leftDataSource[programReg.leftProgram[2]][1].bits[3] @[Switcher.scala 21:15]
    io.leftDataSink[2][1].valid <= io.leftDataSource[programReg.leftProgram[2]][1].valid @[Switcher.scala 21:15]
    io.leftDataSource[programReg.leftProgram[2]][1].ready <= io.leftDataSink[2][1].ready @[Switcher.scala 21:15]
    io.leftDataSink[2][2].bits[0] <= io.leftDataSource[programReg.leftProgram[2]][2].bits[0] @[Switcher.scala 21:15]
    io.leftDataSink[2][2].bits[1] <= io.leftDataSource[programReg.leftProgram[2]][2].bits[1] @[Switcher.scala 21:15]
    io.leftDataSink[2][2].bits[2] <= io.leftDataSource[programReg.leftProgram[2]][2].bits[2] @[Switcher.scala 21:15]
    io.leftDataSink[2][2].bits[3] <= io.leftDataSource[programReg.leftProgram[2]][2].bits[3] @[Switcher.scala 21:15]
    io.leftDataSink[2][2].valid <= io.leftDataSource[programReg.leftProgram[2]][2].valid @[Switcher.scala 21:15]
    io.leftDataSource[programReg.leftProgram[2]][2].ready <= io.leftDataSink[2][2].ready @[Switcher.scala 21:15]
    io.leftDataSink[2][3].bits[0] <= io.leftDataSource[programReg.leftProgram[2]][3].bits[0] @[Switcher.scala 21:15]
    io.leftDataSink[2][3].bits[1] <= io.leftDataSource[programReg.leftProgram[2]][3].bits[1] @[Switcher.scala 21:15]
    io.leftDataSink[2][3].bits[2] <= io.leftDataSource[programReg.leftProgram[2]][3].bits[2] @[Switcher.scala 21:15]
    io.leftDataSink[2][3].bits[3] <= io.leftDataSource[programReg.leftProgram[2]][3].bits[3] @[Switcher.scala 21:15]
    io.leftDataSink[2][3].valid <= io.leftDataSource[programReg.leftProgram[2]][3].valid @[Switcher.scala 21:15]
    io.leftDataSource[programReg.leftProgram[2]][3].ready <= io.leftDataSink[2][3].ready @[Switcher.scala 21:15]
    io.leftDataSink[3][0].bits[0] <= io.leftDataSource[programReg.leftProgram[3]][0].bits[0] @[Switcher.scala 21:15]
    io.leftDataSink[3][0].bits[1] <= io.leftDataSource[programReg.leftProgram[3]][0].bits[1] @[Switcher.scala 21:15]
    io.leftDataSink[3][0].bits[2] <= io.leftDataSource[programReg.leftProgram[3]][0].bits[2] @[Switcher.scala 21:15]
    io.leftDataSink[3][0].bits[3] <= io.leftDataSource[programReg.leftProgram[3]][0].bits[3] @[Switcher.scala 21:15]
    io.leftDataSink[3][0].valid <= io.leftDataSource[programReg.leftProgram[3]][0].valid @[Switcher.scala 21:15]
    io.leftDataSource[programReg.leftProgram[3]][0].ready <= io.leftDataSink[3][0].ready @[Switcher.scala 21:15]
    io.leftDataSink[3][1].bits[0] <= io.leftDataSource[programReg.leftProgram[3]][1].bits[0] @[Switcher.scala 21:15]
    io.leftDataSink[3][1].bits[1] <= io.leftDataSource[programReg.leftProgram[3]][1].bits[1] @[Switcher.scala 21:15]
    io.leftDataSink[3][1].bits[2] <= io.leftDataSource[programReg.leftProgram[3]][1].bits[2] @[Switcher.scala 21:15]
    io.leftDataSink[3][1].bits[3] <= io.leftDataSource[programReg.leftProgram[3]][1].bits[3] @[Switcher.scala 21:15]
    io.leftDataSink[3][1].valid <= io.leftDataSource[programReg.leftProgram[3]][1].valid @[Switcher.scala 21:15]
    io.leftDataSource[programReg.leftProgram[3]][1].ready <= io.leftDataSink[3][1].ready @[Switcher.scala 21:15]
    io.leftDataSink[3][2].bits[0] <= io.leftDataSource[programReg.leftProgram[3]][2].bits[0] @[Switcher.scala 21:15]
    io.leftDataSink[3][2].bits[1] <= io.leftDataSource[programReg.leftProgram[3]][2].bits[1] @[Switcher.scala 21:15]
    io.leftDataSink[3][2].bits[2] <= io.leftDataSource[programReg.leftProgram[3]][2].bits[2] @[Switcher.scala 21:15]
    io.leftDataSink[3][2].bits[3] <= io.leftDataSource[programReg.leftProgram[3]][2].bits[3] @[Switcher.scala 21:15]
    io.leftDataSink[3][2].valid <= io.leftDataSource[programReg.leftProgram[3]][2].valid @[Switcher.scala 21:15]
    io.leftDataSource[programReg.leftProgram[3]][2].ready <= io.leftDataSink[3][2].ready @[Switcher.scala 21:15]
    io.leftDataSink[3][3].bits[0] <= io.leftDataSource[programReg.leftProgram[3]][3].bits[0] @[Switcher.scala 21:15]
    io.leftDataSink[3][3].bits[1] <= io.leftDataSource[programReg.leftProgram[3]][3].bits[1] @[Switcher.scala 21:15]
    io.leftDataSink[3][3].bits[2] <= io.leftDataSource[programReg.leftProgram[3]][3].bits[2] @[Switcher.scala 21:15]
    io.leftDataSink[3][3].bits[3] <= io.leftDataSource[programReg.leftProgram[3]][3].bits[3] @[Switcher.scala 21:15]
    io.leftDataSink[3][3].valid <= io.leftDataSource[programReg.leftProgram[3]][3].valid @[Switcher.scala 21:15]
    io.leftDataSource[programReg.leftProgram[3]][3].ready <= io.leftDataSink[3][3].ready @[Switcher.scala 21:15]
    io.leftDataSink[4][0].bits[0] <= io.leftDataSource[programReg.leftProgram[4]][0].bits[0] @[Switcher.scala 21:15]
    io.leftDataSink[4][0].bits[1] <= io.leftDataSource[programReg.leftProgram[4]][0].bits[1] @[Switcher.scala 21:15]
    io.leftDataSink[4][0].bits[2] <= io.leftDataSource[programReg.leftProgram[4]][0].bits[2] @[Switcher.scala 21:15]
    io.leftDataSink[4][0].bits[3] <= io.leftDataSource[programReg.leftProgram[4]][0].bits[3] @[Switcher.scala 21:15]
    io.leftDataSink[4][0].valid <= io.leftDataSource[programReg.leftProgram[4]][0].valid @[Switcher.scala 21:15]
    io.leftDataSource[programReg.leftProgram[4]][0].ready <= io.leftDataSink[4][0].ready @[Switcher.scala 21:15]
    io.leftDataSink[4][1].bits[0] <= io.leftDataSource[programReg.leftProgram[4]][1].bits[0] @[Switcher.scala 21:15]
    io.leftDataSink[4][1].bits[1] <= io.leftDataSource[programReg.leftProgram[4]][1].bits[1] @[Switcher.scala 21:15]
    io.leftDataSink[4][1].bits[2] <= io.leftDataSource[programReg.leftProgram[4]][1].bits[2] @[Switcher.scala 21:15]
    io.leftDataSink[4][1].bits[3] <= io.leftDataSource[programReg.leftProgram[4]][1].bits[3] @[Switcher.scala 21:15]
    io.leftDataSink[4][1].valid <= io.leftDataSource[programReg.leftProgram[4]][1].valid @[Switcher.scala 21:15]
    io.leftDataSource[programReg.leftProgram[4]][1].ready <= io.leftDataSink[4][1].ready @[Switcher.scala 21:15]
    io.leftDataSink[4][2].bits[0] <= io.leftDataSource[programReg.leftProgram[4]][2].bits[0] @[Switcher.scala 21:15]
    io.leftDataSink[4][2].bits[1] <= io.leftDataSource[programReg.leftProgram[4]][2].bits[1] @[Switcher.scala 21:15]
    io.leftDataSink[4][2].bits[2] <= io.leftDataSource[programReg.leftProgram[4]][2].bits[2] @[Switcher.scala 21:15]
    io.leftDataSink[4][2].bits[3] <= io.leftDataSource[programReg.leftProgram[4]][2].bits[3] @[Switcher.scala 21:15]
    io.leftDataSink[4][2].valid <= io.leftDataSource[programReg.leftProgram[4]][2].valid @[Switcher.scala 21:15]
    io.leftDataSource[programReg.leftProgram[4]][2].ready <= io.leftDataSink[4][2].ready @[Switcher.scala 21:15]
    io.leftDataSink[4][3].bits[0] <= io.leftDataSource[programReg.leftProgram[4]][3].bits[0] @[Switcher.scala 21:15]
    io.leftDataSink[4][3].bits[1] <= io.leftDataSource[programReg.leftProgram[4]][3].bits[1] @[Switcher.scala 21:15]
    io.leftDataSink[4][3].bits[2] <= io.leftDataSource[programReg.leftProgram[4]][3].bits[2] @[Switcher.scala 21:15]
    io.leftDataSink[4][3].bits[3] <= io.leftDataSource[programReg.leftProgram[4]][3].bits[3] @[Switcher.scala 21:15]
    io.leftDataSink[4][3].valid <= io.leftDataSource[programReg.leftProgram[4]][3].valid @[Switcher.scala 21:15]
    io.leftDataSource[programReg.leftProgram[4]][3].ready <= io.leftDataSink[4][3].ready @[Switcher.scala 21:15]
    io.leftDataSink[5][0].bits[0] <= io.leftDataSource[programReg.leftProgram[5]][0].bits[0] @[Switcher.scala 21:15]
    io.leftDataSink[5][0].bits[1] <= io.leftDataSource[programReg.leftProgram[5]][0].bits[1] @[Switcher.scala 21:15]
    io.leftDataSink[5][0].bits[2] <= io.leftDataSource[programReg.leftProgram[5]][0].bits[2] @[Switcher.scala 21:15]
    io.leftDataSink[5][0].bits[3] <= io.leftDataSource[programReg.leftProgram[5]][0].bits[3] @[Switcher.scala 21:15]
    io.leftDataSink[5][0].valid <= io.leftDataSource[programReg.leftProgram[5]][0].valid @[Switcher.scala 21:15]
    io.leftDataSource[programReg.leftProgram[5]][0].ready <= io.leftDataSink[5][0].ready @[Switcher.scala 21:15]
    io.leftDataSink[5][1].bits[0] <= io.leftDataSource[programReg.leftProgram[5]][1].bits[0] @[Switcher.scala 21:15]
    io.leftDataSink[5][1].bits[1] <= io.leftDataSource[programReg.leftProgram[5]][1].bits[1] @[Switcher.scala 21:15]
    io.leftDataSink[5][1].bits[2] <= io.leftDataSource[programReg.leftProgram[5]][1].bits[2] @[Switcher.scala 21:15]
    io.leftDataSink[5][1].bits[3] <= io.leftDataSource[programReg.leftProgram[5]][1].bits[3] @[Switcher.scala 21:15]
    io.leftDataSink[5][1].valid <= io.leftDataSource[programReg.leftProgram[5]][1].valid @[Switcher.scala 21:15]
    io.leftDataSource[programReg.leftProgram[5]][1].ready <= io.leftDataSink[5][1].ready @[Switcher.scala 21:15]
    io.leftDataSink[5][2].bits[0] <= io.leftDataSource[programReg.leftProgram[5]][2].bits[0] @[Switcher.scala 21:15]
    io.leftDataSink[5][2].bits[1] <= io.leftDataSource[programReg.leftProgram[5]][2].bits[1] @[Switcher.scala 21:15]
    io.leftDataSink[5][2].bits[2] <= io.leftDataSource[programReg.leftProgram[5]][2].bits[2] @[Switcher.scala 21:15]
    io.leftDataSink[5][2].bits[3] <= io.leftDataSource[programReg.leftProgram[5]][2].bits[3] @[Switcher.scala 21:15]
    io.leftDataSink[5][2].valid <= io.leftDataSource[programReg.leftProgram[5]][2].valid @[Switcher.scala 21:15]
    io.leftDataSource[programReg.leftProgram[5]][2].ready <= io.leftDataSink[5][2].ready @[Switcher.scala 21:15]
    io.leftDataSink[5][3].bits[0] <= io.leftDataSource[programReg.leftProgram[5]][3].bits[0] @[Switcher.scala 21:15]
    io.leftDataSink[5][3].bits[1] <= io.leftDataSource[programReg.leftProgram[5]][3].bits[1] @[Switcher.scala 21:15]
    io.leftDataSink[5][3].bits[2] <= io.leftDataSource[programReg.leftProgram[5]][3].bits[2] @[Switcher.scala 21:15]
    io.leftDataSink[5][3].bits[3] <= io.leftDataSource[programReg.leftProgram[5]][3].bits[3] @[Switcher.scala 21:15]
    io.leftDataSink[5][3].valid <= io.leftDataSource[programReg.leftProgram[5]][3].valid @[Switcher.scala 21:15]
    io.leftDataSource[programReg.leftProgram[5]][3].ready <= io.leftDataSink[5][3].ready @[Switcher.scala 21:15]
    io.leftDataSink[6][0].bits[0] <= io.leftDataSource[programReg.leftProgram[6]][0].bits[0] @[Switcher.scala 21:15]
    io.leftDataSink[6][0].bits[1] <= io.leftDataSource[programReg.leftProgram[6]][0].bits[1] @[Switcher.scala 21:15]
    io.leftDataSink[6][0].bits[2] <= io.leftDataSource[programReg.leftProgram[6]][0].bits[2] @[Switcher.scala 21:15]
    io.leftDataSink[6][0].bits[3] <= io.leftDataSource[programReg.leftProgram[6]][0].bits[3] @[Switcher.scala 21:15]
    io.leftDataSink[6][0].valid <= io.leftDataSource[programReg.leftProgram[6]][0].valid @[Switcher.scala 21:15]
    io.leftDataSource[programReg.leftProgram[6]][0].ready <= io.leftDataSink[6][0].ready @[Switcher.scala 21:15]
    io.leftDataSink[6][1].bits[0] <= io.leftDataSource[programReg.leftProgram[6]][1].bits[0] @[Switcher.scala 21:15]
    io.leftDataSink[6][1].bits[1] <= io.leftDataSource[programReg.leftProgram[6]][1].bits[1] @[Switcher.scala 21:15]
    io.leftDataSink[6][1].bits[2] <= io.leftDataSource[programReg.leftProgram[6]][1].bits[2] @[Switcher.scala 21:15]
    io.leftDataSink[6][1].bits[3] <= io.leftDataSource[programReg.leftProgram[6]][1].bits[3] @[Switcher.scala 21:15]
    io.leftDataSink[6][1].valid <= io.leftDataSource[programReg.leftProgram[6]][1].valid @[Switcher.scala 21:15]
    io.leftDataSource[programReg.leftProgram[6]][1].ready <= io.leftDataSink[6][1].ready @[Switcher.scala 21:15]
    io.leftDataSink[6][2].bits[0] <= io.leftDataSource[programReg.leftProgram[6]][2].bits[0] @[Switcher.scala 21:15]
    io.leftDataSink[6][2].bits[1] <= io.leftDataSource[programReg.leftProgram[6]][2].bits[1] @[Switcher.scala 21:15]
    io.leftDataSink[6][2].bits[2] <= io.leftDataSource[programReg.leftProgram[6]][2].bits[2] @[Switcher.scala 21:15]
    io.leftDataSink[6][2].bits[3] <= io.leftDataSource[programReg.leftProgram[6]][2].bits[3] @[Switcher.scala 21:15]
    io.leftDataSink[6][2].valid <= io.leftDataSource[programReg.leftProgram[6]][2].valid @[Switcher.scala 21:15]
    io.leftDataSource[programReg.leftProgram[6]][2].ready <= io.leftDataSink[6][2].ready @[Switcher.scala 21:15]
    io.leftDataSink[6][3].bits[0] <= io.leftDataSource[programReg.leftProgram[6]][3].bits[0] @[Switcher.scala 21:15]
    io.leftDataSink[6][3].bits[1] <= io.leftDataSource[programReg.leftProgram[6]][3].bits[1] @[Switcher.scala 21:15]
    io.leftDataSink[6][3].bits[2] <= io.leftDataSource[programReg.leftProgram[6]][3].bits[2] @[Switcher.scala 21:15]
    io.leftDataSink[6][3].bits[3] <= io.leftDataSource[programReg.leftProgram[6]][3].bits[3] @[Switcher.scala 21:15]
    io.leftDataSink[6][3].valid <= io.leftDataSource[programReg.leftProgram[6]][3].valid @[Switcher.scala 21:15]
    io.leftDataSource[programReg.leftProgram[6]][3].ready <= io.leftDataSink[6][3].ready @[Switcher.scala 21:15]
    io.leftDataSink[7][0].bits[0] <= io.leftDataSource[programReg.leftProgram[7]][0].bits[0] @[Switcher.scala 21:15]
    io.leftDataSink[7][0].bits[1] <= io.leftDataSource[programReg.leftProgram[7]][0].bits[1] @[Switcher.scala 21:15]
    io.leftDataSink[7][0].bits[2] <= io.leftDataSource[programReg.leftProgram[7]][0].bits[2] @[Switcher.scala 21:15]
    io.leftDataSink[7][0].bits[3] <= io.leftDataSource[programReg.leftProgram[7]][0].bits[3] @[Switcher.scala 21:15]
    io.leftDataSink[7][0].valid <= io.leftDataSource[programReg.leftProgram[7]][0].valid @[Switcher.scala 21:15]
    io.leftDataSource[programReg.leftProgram[7]][0].ready <= io.leftDataSink[7][0].ready @[Switcher.scala 21:15]
    io.leftDataSink[7][1].bits[0] <= io.leftDataSource[programReg.leftProgram[7]][1].bits[0] @[Switcher.scala 21:15]
    io.leftDataSink[7][1].bits[1] <= io.leftDataSource[programReg.leftProgram[7]][1].bits[1] @[Switcher.scala 21:15]
    io.leftDataSink[7][1].bits[2] <= io.leftDataSource[programReg.leftProgram[7]][1].bits[2] @[Switcher.scala 21:15]
    io.leftDataSink[7][1].bits[3] <= io.leftDataSource[programReg.leftProgram[7]][1].bits[3] @[Switcher.scala 21:15]
    io.leftDataSink[7][1].valid <= io.leftDataSource[programReg.leftProgram[7]][1].valid @[Switcher.scala 21:15]
    io.leftDataSource[programReg.leftProgram[7]][1].ready <= io.leftDataSink[7][1].ready @[Switcher.scala 21:15]
    io.leftDataSink[7][2].bits[0] <= io.leftDataSource[programReg.leftProgram[7]][2].bits[0] @[Switcher.scala 21:15]
    io.leftDataSink[7][2].bits[1] <= io.leftDataSource[programReg.leftProgram[7]][2].bits[1] @[Switcher.scala 21:15]
    io.leftDataSink[7][2].bits[2] <= io.leftDataSource[programReg.leftProgram[7]][2].bits[2] @[Switcher.scala 21:15]
    io.leftDataSink[7][2].bits[3] <= io.leftDataSource[programReg.leftProgram[7]][2].bits[3] @[Switcher.scala 21:15]
    io.leftDataSink[7][2].valid <= io.leftDataSource[programReg.leftProgram[7]][2].valid @[Switcher.scala 21:15]
    io.leftDataSource[programReg.leftProgram[7]][2].ready <= io.leftDataSink[7][2].ready @[Switcher.scala 21:15]
    io.leftDataSink[7][3].bits[0] <= io.leftDataSource[programReg.leftProgram[7]][3].bits[0] @[Switcher.scala 21:15]
    io.leftDataSink[7][3].bits[1] <= io.leftDataSource[programReg.leftProgram[7]][3].bits[1] @[Switcher.scala 21:15]
    io.leftDataSink[7][3].bits[2] <= io.leftDataSource[programReg.leftProgram[7]][3].bits[2] @[Switcher.scala 21:15]
    io.leftDataSink[7][3].bits[3] <= io.leftDataSource[programReg.leftProgram[7]][3].bits[3] @[Switcher.scala 21:15]
    io.leftDataSink[7][3].valid <= io.leftDataSource[programReg.leftProgram[7]][3].valid @[Switcher.scala 21:15]
    io.leftDataSource[programReg.leftProgram[7]][3].ready <= io.leftDataSink[7][3].ready @[Switcher.scala 21:15]
    io.leftDataSink[8][0].bits[0] <= io.leftDataSource[programReg.leftProgram[8]][0].bits[0] @[Switcher.scala 21:15]
    io.leftDataSink[8][0].bits[1] <= io.leftDataSource[programReg.leftProgram[8]][0].bits[1] @[Switcher.scala 21:15]
    io.leftDataSink[8][0].bits[2] <= io.leftDataSource[programReg.leftProgram[8]][0].bits[2] @[Switcher.scala 21:15]
    io.leftDataSink[8][0].bits[3] <= io.leftDataSource[programReg.leftProgram[8]][0].bits[3] @[Switcher.scala 21:15]
    io.leftDataSink[8][0].valid <= io.leftDataSource[programReg.leftProgram[8]][0].valid @[Switcher.scala 21:15]
    io.leftDataSource[programReg.leftProgram[8]][0].ready <= io.leftDataSink[8][0].ready @[Switcher.scala 21:15]
    io.leftDataSink[8][1].bits[0] <= io.leftDataSource[programReg.leftProgram[8]][1].bits[0] @[Switcher.scala 21:15]
    io.leftDataSink[8][1].bits[1] <= io.leftDataSource[programReg.leftProgram[8]][1].bits[1] @[Switcher.scala 21:15]
    io.leftDataSink[8][1].bits[2] <= io.leftDataSource[programReg.leftProgram[8]][1].bits[2] @[Switcher.scala 21:15]
    io.leftDataSink[8][1].bits[3] <= io.leftDataSource[programReg.leftProgram[8]][1].bits[3] @[Switcher.scala 21:15]
    io.leftDataSink[8][1].valid <= io.leftDataSource[programReg.leftProgram[8]][1].valid @[Switcher.scala 21:15]
    io.leftDataSource[programReg.leftProgram[8]][1].ready <= io.leftDataSink[8][1].ready @[Switcher.scala 21:15]
    io.leftDataSink[8][2].bits[0] <= io.leftDataSource[programReg.leftProgram[8]][2].bits[0] @[Switcher.scala 21:15]
    io.leftDataSink[8][2].bits[1] <= io.leftDataSource[programReg.leftProgram[8]][2].bits[1] @[Switcher.scala 21:15]
    io.leftDataSink[8][2].bits[2] <= io.leftDataSource[programReg.leftProgram[8]][2].bits[2] @[Switcher.scala 21:15]
    io.leftDataSink[8][2].bits[3] <= io.leftDataSource[programReg.leftProgram[8]][2].bits[3] @[Switcher.scala 21:15]
    io.leftDataSink[8][2].valid <= io.leftDataSource[programReg.leftProgram[8]][2].valid @[Switcher.scala 21:15]
    io.leftDataSource[programReg.leftProgram[8]][2].ready <= io.leftDataSink[8][2].ready @[Switcher.scala 21:15]
    io.leftDataSink[8][3].bits[0] <= io.leftDataSource[programReg.leftProgram[8]][3].bits[0] @[Switcher.scala 21:15]
    io.leftDataSink[8][3].bits[1] <= io.leftDataSource[programReg.leftProgram[8]][3].bits[1] @[Switcher.scala 21:15]
    io.leftDataSink[8][3].bits[2] <= io.leftDataSource[programReg.leftProgram[8]][3].bits[2] @[Switcher.scala 21:15]
    io.leftDataSink[8][3].bits[3] <= io.leftDataSource[programReg.leftProgram[8]][3].bits[3] @[Switcher.scala 21:15]
    io.leftDataSink[8][3].valid <= io.leftDataSource[programReg.leftProgram[8]][3].valid @[Switcher.scala 21:15]
    io.leftDataSource[programReg.leftProgram[8]][3].ready <= io.leftDataSink[8][3].ready @[Switcher.scala 21:15]
    io.rightDataSink[0][0].bits <= io.rightDataSource[programReg.rightProgram[0]][0].bits @[Switcher.scala 24:15]
    io.rightDataSink[0][0].valid <= io.rightDataSource[programReg.rightProgram[0]][0].valid @[Switcher.scala 24:15]
    io.rightDataSource[programReg.rightProgram[0]][0].ready <= io.rightDataSink[0][0].ready @[Switcher.scala 24:15]
    io.rightDataSink[0][1].bits <= io.rightDataSource[programReg.rightProgram[0]][1].bits @[Switcher.scala 24:15]
    io.rightDataSink[0][1].valid <= io.rightDataSource[programReg.rightProgram[0]][1].valid @[Switcher.scala 24:15]
    io.rightDataSource[programReg.rightProgram[0]][1].ready <= io.rightDataSink[0][1].ready @[Switcher.scala 24:15]
    io.rightDataSink[0][2].bits <= io.rightDataSource[programReg.rightProgram[0]][2].bits @[Switcher.scala 24:15]
    io.rightDataSink[0][2].valid <= io.rightDataSource[programReg.rightProgram[0]][2].valid @[Switcher.scala 24:15]
    io.rightDataSource[programReg.rightProgram[0]][2].ready <= io.rightDataSink[0][2].ready @[Switcher.scala 24:15]
    io.rightDataSink[0][3].bits <= io.rightDataSource[programReg.rightProgram[0]][3].bits @[Switcher.scala 24:15]
    io.rightDataSink[0][3].valid <= io.rightDataSource[programReg.rightProgram[0]][3].valid @[Switcher.scala 24:15]
    io.rightDataSource[programReg.rightProgram[0]][3].ready <= io.rightDataSink[0][3].ready @[Switcher.scala 24:15]
    io.rightDataSink[1][0].bits <= io.rightDataSource[programReg.rightProgram[1]][0].bits @[Switcher.scala 24:15]
    io.rightDataSink[1][0].valid <= io.rightDataSource[programReg.rightProgram[1]][0].valid @[Switcher.scala 24:15]
    io.rightDataSource[programReg.rightProgram[1]][0].ready <= io.rightDataSink[1][0].ready @[Switcher.scala 24:15]
    io.rightDataSink[1][1].bits <= io.rightDataSource[programReg.rightProgram[1]][1].bits @[Switcher.scala 24:15]
    io.rightDataSink[1][1].valid <= io.rightDataSource[programReg.rightProgram[1]][1].valid @[Switcher.scala 24:15]
    io.rightDataSource[programReg.rightProgram[1]][1].ready <= io.rightDataSink[1][1].ready @[Switcher.scala 24:15]
    io.rightDataSink[1][2].bits <= io.rightDataSource[programReg.rightProgram[1]][2].bits @[Switcher.scala 24:15]
    io.rightDataSink[1][2].valid <= io.rightDataSource[programReg.rightProgram[1]][2].valid @[Switcher.scala 24:15]
    io.rightDataSource[programReg.rightProgram[1]][2].ready <= io.rightDataSink[1][2].ready @[Switcher.scala 24:15]
    io.rightDataSink[1][3].bits <= io.rightDataSource[programReg.rightProgram[1]][3].bits @[Switcher.scala 24:15]
    io.rightDataSink[1][3].valid <= io.rightDataSource[programReg.rightProgram[1]][3].valid @[Switcher.scala 24:15]
    io.rightDataSource[programReg.rightProgram[1]][3].ready <= io.rightDataSink[1][3].ready @[Switcher.scala 24:15]
    io.rightDataSink[2][0].bits <= io.rightDataSource[programReg.rightProgram[2]][0].bits @[Switcher.scala 24:15]
    io.rightDataSink[2][0].valid <= io.rightDataSource[programReg.rightProgram[2]][0].valid @[Switcher.scala 24:15]
    io.rightDataSource[programReg.rightProgram[2]][0].ready <= io.rightDataSink[2][0].ready @[Switcher.scala 24:15]
    io.rightDataSink[2][1].bits <= io.rightDataSource[programReg.rightProgram[2]][1].bits @[Switcher.scala 24:15]
    io.rightDataSink[2][1].valid <= io.rightDataSource[programReg.rightProgram[2]][1].valid @[Switcher.scala 24:15]
    io.rightDataSource[programReg.rightProgram[2]][1].ready <= io.rightDataSink[2][1].ready @[Switcher.scala 24:15]
    io.rightDataSink[2][2].bits <= io.rightDataSource[programReg.rightProgram[2]][2].bits @[Switcher.scala 24:15]
    io.rightDataSink[2][2].valid <= io.rightDataSource[programReg.rightProgram[2]][2].valid @[Switcher.scala 24:15]
    io.rightDataSource[programReg.rightProgram[2]][2].ready <= io.rightDataSink[2][2].ready @[Switcher.scala 24:15]
    io.rightDataSink[2][3].bits <= io.rightDataSource[programReg.rightProgram[2]][3].bits @[Switcher.scala 24:15]
    io.rightDataSink[2][3].valid <= io.rightDataSource[programReg.rightProgram[2]][3].valid @[Switcher.scala 24:15]
    io.rightDataSource[programReg.rightProgram[2]][3].ready <= io.rightDataSink[2][3].ready @[Switcher.scala 24:15]
    io.rightDataSink[3][0].bits <= io.rightDataSource[programReg.rightProgram[3]][0].bits @[Switcher.scala 24:15]
    io.rightDataSink[3][0].valid <= io.rightDataSource[programReg.rightProgram[3]][0].valid @[Switcher.scala 24:15]
    io.rightDataSource[programReg.rightProgram[3]][0].ready <= io.rightDataSink[3][0].ready @[Switcher.scala 24:15]
    io.rightDataSink[3][1].bits <= io.rightDataSource[programReg.rightProgram[3]][1].bits @[Switcher.scala 24:15]
    io.rightDataSink[3][1].valid <= io.rightDataSource[programReg.rightProgram[3]][1].valid @[Switcher.scala 24:15]
    io.rightDataSource[programReg.rightProgram[3]][1].ready <= io.rightDataSink[3][1].ready @[Switcher.scala 24:15]
    io.rightDataSink[3][2].bits <= io.rightDataSource[programReg.rightProgram[3]][2].bits @[Switcher.scala 24:15]
    io.rightDataSink[3][2].valid <= io.rightDataSource[programReg.rightProgram[3]][2].valid @[Switcher.scala 24:15]
    io.rightDataSource[programReg.rightProgram[3]][2].ready <= io.rightDataSink[3][2].ready @[Switcher.scala 24:15]
    io.rightDataSink[3][3].bits <= io.rightDataSource[programReg.rightProgram[3]][3].bits @[Switcher.scala 24:15]
    io.rightDataSink[3][3].valid <= io.rightDataSource[programReg.rightProgram[3]][3].valid @[Switcher.scala 24:15]
    io.rightDataSource[programReg.rightProgram[3]][3].ready <= io.rightDataSink[3][3].ready @[Switcher.scala 24:15]
    io.rightDataSink[4][0].bits <= io.rightDataSource[programReg.rightProgram[4]][0].bits @[Switcher.scala 24:15]
    io.rightDataSink[4][0].valid <= io.rightDataSource[programReg.rightProgram[4]][0].valid @[Switcher.scala 24:15]
    io.rightDataSource[programReg.rightProgram[4]][0].ready <= io.rightDataSink[4][0].ready @[Switcher.scala 24:15]
    io.rightDataSink[4][1].bits <= io.rightDataSource[programReg.rightProgram[4]][1].bits @[Switcher.scala 24:15]
    io.rightDataSink[4][1].valid <= io.rightDataSource[programReg.rightProgram[4]][1].valid @[Switcher.scala 24:15]
    io.rightDataSource[programReg.rightProgram[4]][1].ready <= io.rightDataSink[4][1].ready @[Switcher.scala 24:15]
    io.rightDataSink[4][2].bits <= io.rightDataSource[programReg.rightProgram[4]][2].bits @[Switcher.scala 24:15]
    io.rightDataSink[4][2].valid <= io.rightDataSource[programReg.rightProgram[4]][2].valid @[Switcher.scala 24:15]
    io.rightDataSource[programReg.rightProgram[4]][2].ready <= io.rightDataSink[4][2].ready @[Switcher.scala 24:15]
    io.rightDataSink[4][3].bits <= io.rightDataSource[programReg.rightProgram[4]][3].bits @[Switcher.scala 24:15]
    io.rightDataSink[4][3].valid <= io.rightDataSource[programReg.rightProgram[4]][3].valid @[Switcher.scala 24:15]
    io.rightDataSource[programReg.rightProgram[4]][3].ready <= io.rightDataSink[4][3].ready @[Switcher.scala 24:15]
    io.rightDataSink[5][0].bits <= io.rightDataSource[programReg.rightProgram[5]][0].bits @[Switcher.scala 24:15]
    io.rightDataSink[5][0].valid <= io.rightDataSource[programReg.rightProgram[5]][0].valid @[Switcher.scala 24:15]
    io.rightDataSource[programReg.rightProgram[5]][0].ready <= io.rightDataSink[5][0].ready @[Switcher.scala 24:15]
    io.rightDataSink[5][1].bits <= io.rightDataSource[programReg.rightProgram[5]][1].bits @[Switcher.scala 24:15]
    io.rightDataSink[5][1].valid <= io.rightDataSource[programReg.rightProgram[5]][1].valid @[Switcher.scala 24:15]
    io.rightDataSource[programReg.rightProgram[5]][1].ready <= io.rightDataSink[5][1].ready @[Switcher.scala 24:15]
    io.rightDataSink[5][2].bits <= io.rightDataSource[programReg.rightProgram[5]][2].bits @[Switcher.scala 24:15]
    io.rightDataSink[5][2].valid <= io.rightDataSource[programReg.rightProgram[5]][2].valid @[Switcher.scala 24:15]
    io.rightDataSource[programReg.rightProgram[5]][2].ready <= io.rightDataSink[5][2].ready @[Switcher.scala 24:15]
    io.rightDataSink[5][3].bits <= io.rightDataSource[programReg.rightProgram[5]][3].bits @[Switcher.scala 24:15]
    io.rightDataSink[5][3].valid <= io.rightDataSource[programReg.rightProgram[5]][3].valid @[Switcher.scala 24:15]
    io.rightDataSource[programReg.rightProgram[5]][3].ready <= io.rightDataSink[5][3].ready @[Switcher.scala 24:15]
    io.rightDataSink[6][0].bits <= io.rightDataSource[programReg.rightProgram[6]][0].bits @[Switcher.scala 24:15]
    io.rightDataSink[6][0].valid <= io.rightDataSource[programReg.rightProgram[6]][0].valid @[Switcher.scala 24:15]
    io.rightDataSource[programReg.rightProgram[6]][0].ready <= io.rightDataSink[6][0].ready @[Switcher.scala 24:15]
    io.rightDataSink[6][1].bits <= io.rightDataSource[programReg.rightProgram[6]][1].bits @[Switcher.scala 24:15]
    io.rightDataSink[6][1].valid <= io.rightDataSource[programReg.rightProgram[6]][1].valid @[Switcher.scala 24:15]
    io.rightDataSource[programReg.rightProgram[6]][1].ready <= io.rightDataSink[6][1].ready @[Switcher.scala 24:15]
    io.rightDataSink[6][2].bits <= io.rightDataSource[programReg.rightProgram[6]][2].bits @[Switcher.scala 24:15]
    io.rightDataSink[6][2].valid <= io.rightDataSource[programReg.rightProgram[6]][2].valid @[Switcher.scala 24:15]
    io.rightDataSource[programReg.rightProgram[6]][2].ready <= io.rightDataSink[6][2].ready @[Switcher.scala 24:15]
    io.rightDataSink[6][3].bits <= io.rightDataSource[programReg.rightProgram[6]][3].bits @[Switcher.scala 24:15]
    io.rightDataSink[6][3].valid <= io.rightDataSource[programReg.rightProgram[6]][3].valid @[Switcher.scala 24:15]
    io.rightDataSource[programReg.rightProgram[6]][3].ready <= io.rightDataSink[6][3].ready @[Switcher.scala 24:15]
    
