
---------- Begin Simulation Statistics ----------
final_tick                               13973737990950                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 256745                       # Simulator instruction rate (inst/s)
host_mem_usage                               17156228                       # Number of bytes of host memory used
host_op_rate                                   305168                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3894.67                       # Real time elapsed on the host
host_tick_rate                                7338130                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999934747                       # Number of instructions simulated
sim_ops                                    1188527145                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028580                       # Number of seconds simulated
sim_ticks                                 28579558833                       # Number of ticks simulated
system.cpu0.committedInsts                         18                       # Number of instructions committed
system.cpu0.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1280618                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         5073                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      2549369                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         5073                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    21                       # Number of float alu accesses
system.cpu0.num_fp_insts                           21                       # number of float instructions
system.cpu0.num_fp_register_reads                  40                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 18                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    8                       # Number of integer alu accesses
system.cpu0.num_int_insts                           8                       # number of integer instructions
system.cpu0.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          5                       # Number of load instructions
system.cpu0.num_mem_refs                            8                       # number of memory refs
system.cpu0.num_store_insts                         3                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        2      9.52%      9.52% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%      9.52% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  6     28.57%     38.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     38.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     38.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     38.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     38.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     38.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 5     23.81%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  5     23.81%     85.71% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 3     14.29%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        21                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         18                       # Number of instructions committed
system.cpu1.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1280459                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         5141                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      2549060                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         5141                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    21                       # Number of float alu accesses
system.cpu1.num_fp_insts                           21                       # number of float instructions
system.cpu1.num_fp_register_reads                  40                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 18                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    8                       # Number of integer alu accesses
system.cpu1.num_int_insts                           8                       # number of integer instructions
system.cpu1.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          5                       # Number of load instructions
system.cpu1.num_mem_refs                            8                       # number of memory refs
system.cpu1.num_store_insts                         3                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        2      9.52%      9.52% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%      9.52% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  6     28.57%     38.10% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     38.10% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     38.10% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     38.10% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     38.10% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     38.10% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 5     23.81%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  5     23.81%     85.71% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 3     14.29%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        21                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         18                       # Number of instructions committed
system.cpu2.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1280424                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops         4989                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      2549027                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops         4989                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    21                       # Number of float alu accesses
system.cpu2.num_fp_insts                           21                       # number of float instructions
system.cpu2.num_fp_register_reads                  40                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 18                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    8                       # Number of integer alu accesses
system.cpu2.num_int_insts                           8                       # number of integer instructions
system.cpu2.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          5                       # Number of load instructions
system.cpu2.num_mem_refs                            8                       # number of memory refs
system.cpu2.num_store_insts                         3                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        2      9.52%      9.52% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%      9.52% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  6     28.57%     38.10% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     38.10% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     38.10% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     38.10% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     38.10% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     38.10% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 5     23.81%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  5     23.81%     85.71% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 3     14.29%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        21                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         18                       # Number of instructions committed
system.cpu3.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1280409                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         4912                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      2549012                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         4912                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    21                       # Number of float alu accesses
system.cpu3.num_fp_insts                           21                       # number of float instructions
system.cpu3.num_fp_register_reads                  40                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 18                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    8                       # Number of integer alu accesses
system.cpu3.num_int_insts                           8                       # number of integer instructions
system.cpu3.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          5                       # Number of load instructions
system.cpu3.num_mem_refs                            8                       # number of memory refs
system.cpu3.num_store_insts                         3                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        2      9.52%      9.52% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%      9.52% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  6     28.57%     38.10% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     38.10% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     38.10% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     38.10% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     38.10% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     38.10% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 5     23.81%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  5     23.81%     85.71% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 3     14.29%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        21                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests       580823                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        1170132                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       305131                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        683567                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads         45138053                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        54345962                       # number of cc regfile writes
system.switch_cpus0.committedInsts          250000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            297151011                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.343298                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.343298                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        404201264                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       198343556                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  21082                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       153363                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches         2765496                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            3.496152                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            98353376                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          23618356                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       12136171                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     75347292                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        66240                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     23699488                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    303152020                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     74735020                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       245345                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    300055401                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        211190                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       496484                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        153425                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       775695                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         4098                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect        34493                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       118870                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        455438554                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            299935387                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.525717                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        239431985                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              3.494754                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             300006676                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       312025206                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       73202886                       # number of integer regfile writes
system.switch_cpus0.ipc                      2.912922                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.912922                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass        53218      0.02%      0.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     86557473     28.82%     28.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        30135      0.01%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu       187447      0.06%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc          744      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     55718275     18.55%     47.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      3366042      1.12%     48.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     55939158     18.63%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     10869657      3.62%     70.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4012501      1.34%     72.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     63950936     21.30%     93.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     19615162      6.53%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     300300748                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      233478405                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    453629513                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    219944694                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    224541899                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           13904587                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.046302                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          76693      0.55%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu           619      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd      2967618     21.34%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt           32      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult      6644527     47.79%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        285473      2.05%     71.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168272      1.21%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      3706322     26.66%     99.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite        55031      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      80673712                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    246816917                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     79990693                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     84615078                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         303152020                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        300300748                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6000928                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       136961                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined      9332198                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     85803388                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     3.499871                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.821958                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     21977916     25.61%     25.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      5884376      6.86%     32.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      7760196      9.04%     41.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6917729      8.06%     49.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      9655099     11.25%     60.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      8692539     10.13%     70.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      8849575     10.31%     81.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      5565412      6.49%     87.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     10500546     12.24%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85803388                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  3.499011                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      5169127                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1876906                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     75347292                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     23699488                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      104157825                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                85824470                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    107                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         45134496                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        54341528                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249978224                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            297125350                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.343328                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.343328                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        404165196                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       198325937                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  21631                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       153353                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches         2765315                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            3.495851                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            98344844                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          23616367                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       12157594                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     75340745                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        65233                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     23697406                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    303125965                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     74728477                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       245550                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    300029553                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        211260                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       486718                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        153409                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       765966                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         4089                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect        34493                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       118860                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        455398477                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            299909597                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.525716                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        239410117                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              3.494453                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             299980922                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       311999101                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       73197073                       # number of integer regfile writes
system.switch_cpus1.ipc                      2.912668                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                2.912668                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass        53205      0.02%      0.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     86550590     28.82%     28.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        30135      0.01%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu       187444      0.06%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc          744      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     55713426     18.55%     47.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      3365768      1.12%     48.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     55933991     18.63%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     10868881      3.62%     70.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4012222      1.34%     72.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     63945240     21.30%     93.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     19613457      6.53%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     300275103                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      233457210                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    453588763                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    219925178                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    224522249                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           13902811                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.046300                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          76685      0.55%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu           621      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd      2967389     21.34%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt           35      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult      6643571     47.79%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        285365      2.05%     71.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       168244      1.21%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      3705779     26.65%     99.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite        55122      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses      80667499                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    246804057                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     79984419                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes     84608191                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         303125965                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        300275103                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6000453                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       136964                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined      9331031                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     85802839                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     3.499594                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.821907                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     21978680     25.62%     25.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      5889399      6.86%     32.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      7758432      9.04%     41.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6915334      8.06%     49.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9655374     11.25%     60.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      8691571     10.13%     70.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      8850427     10.31%     81.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      5568051      6.49%     87.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     10495571     12.23%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85802839                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  3.498712                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      5168661                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1879211                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     75340745                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     23697406                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      104148900                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                85824470                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     99                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads         45134670                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        54341822                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249978224                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            297125350                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.343328                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.343328                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        404165455                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       198326097                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  23711                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       153357                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches         2765353                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            3.495859                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            98345007                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          23616418                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       12120859                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     75340761                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        65857                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     23697305                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    303126421                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     74728589                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       245307                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    300030260                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        211037                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       480226                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        153410                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       759110                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         4098                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect        34490                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       118867                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        455398898                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            299910278                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.525719                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        239411664                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              3.494461                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             299981600                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       312000125                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       73197501                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.912668                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.912668                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass        53215      0.02%      0.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     86550985     28.82%     28.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        30135      0.01%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu       187424      0.06%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc          744      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     55713408     18.55%     47.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      3365768      1.12%     48.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     55934017     18.63%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     10868859      3.62%     70.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      4012286      1.34%     72.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     63945292     21.30%     93.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     19613434      6.53%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     300275567                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      233457345                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    453589030                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    219925305                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    224522693                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           13902832                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.046300                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          76537      0.55%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu           625      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd      2967408     21.34%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt           38      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult      6643735     47.79%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        285334      2.05%     71.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       168265      1.21%     72.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      3705753     26.65%     99.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite        55137      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses      80667839                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    246802686                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     79984973                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes     84608666                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         303126421                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        300275567                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6000909                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       136991                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined      9330639                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     85800759                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     3.499684                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.821903                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     21978046     25.62%     25.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      5887191      6.86%     32.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      7758938      9.04%     41.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6916018      8.06%     49.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9653942     11.25%     60.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      8692088     10.13%     70.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      8850475     10.32%     81.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      5569100      6.49%     87.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     10494961     12.23%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     85800759                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  3.498717                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      5170802                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1881779                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     75340761                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     23697305                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      104149136                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                85824470                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    101                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads         45134593                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        54341728                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249978224                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            297125350                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.343328                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.343328                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        404164729                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       198325683                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  23163                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       153354                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches         2765350                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            3.495853                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            98344863                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          23616376                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       12129330                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     75340693                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        66765                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     23697294                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    303125812                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     74728487                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       245165                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    300029741                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        211184                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       492787                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        153400                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       771891                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         4087                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect        34492                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       118862                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        455402108                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            299909745                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.525720                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        239413852                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              3.494455                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             299981030                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       311999579                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       73197402                       # number of integer regfile writes
system.switch_cpus3.ipc                      2.912668                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                2.912668                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass        53213      0.02%      0.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     86550736     28.82%     28.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        30135      0.01%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu       187413      0.06%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc          744      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     55713261     18.55%     47.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      3365756      1.12%     48.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     55933973     18.63%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     10868842      3.62%     70.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      4012272      1.34%     72.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     63945128     21.30%     93.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     19613433      6.53%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     300274906                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      233457205                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    453588447                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    219924915                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    224521645                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           13903284                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.046302                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          76886      0.55%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu           620      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd      2967270     21.34%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt           35      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult      6643893     47.79%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        285461      2.05%     71.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       168267      1.21%     72.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      3705758     26.65%     99.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite        55094      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses      80667772                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    246802970                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     79984830                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes     84608486                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         303125812                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        300274906                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6000300                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       137014                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined      9330134                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     85801307                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     3.499654                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.822217                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     21987984     25.63%     25.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      5878177      6.85%     32.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      7759974      9.04%     41.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6916601      8.06%     49.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9651199     11.25%     60.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      8692555     10.13%     70.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      8848094     10.31%     81.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      5562941      6.48%     87.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     10503782     12.24%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     85801307                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  3.498710                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      5168776                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1871600                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     75340693                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     23697294                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      104148982                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                85824470                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                     94                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            6                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     89545039                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        89545045                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            6                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     89545039                       # number of overall hits
system.cpu0.dcache.overall_hits::total       89545045                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      5027085                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5027087                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      5027086                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5027088                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  39571738317                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  39571738317                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  39571738317                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  39571738317                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            8                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     94572124                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     94572132                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            8                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     94572125                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     94572133                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.250000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.053156                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.053156                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.250000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.053156                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.053156                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  7871.706629                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  7871.703497                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  7871.705063                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  7871.701931                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          229                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          229                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1268101                       # number of writebacks
system.cpu0.dcache.writebacks::total          1268101                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      3745959                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3745959                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      3745959                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3745959                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1281126                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1281126                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1281127                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1281127                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  14177115693                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  14177115693                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  14177215593                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  14177215593                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.013547                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.013547                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.013547                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.013547                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 11066.136893                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11066.136893                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 11066.206233                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11066.206233                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1268101                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            4                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     66039618                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       66039622                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            1                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      4984773                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4984774                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  39354886386                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  39354886386                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     71024391                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     71024396                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.200000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.070184                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.070184                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  7895.020773                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  7895.019190                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      3745949                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3745949                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      1238824                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1238824                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  13974366978                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  13974366978                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 11280.348926                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11280.348926                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            2                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     23505421                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      23505423                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        42312                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        42313                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data    216851931                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    216851931                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     23547733                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     23547736                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.333333                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.001797                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001797                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  5125.069271                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  5124.948148                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        42302                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        42302                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data    202748715                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    202748715                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.001796                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.001796                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  4792.887216                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  4792.887216                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data            1                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data            1                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data        99900                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total        99900                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data        99900                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        99900                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.738867                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           90827759                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1268613                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            71.596112                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13945158432783                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     1.001821                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   510.737046                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001957                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.997533                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999490                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          258                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          225                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        757845677                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       757845677                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           25                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     20652096                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        20652121                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           25                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     20652096                       # number of overall hits
system.cpu0.icache.overall_hits::total       20652121                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          148                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           151                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          148                       # number of overall misses
system.cpu0.icache.overall_misses::total          151                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     14211774                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     14211774                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     14211774                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     14211774                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           28                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     20652244                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     20652272                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           28                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     20652244                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     20652272                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.107143                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.107143                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 96025.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 94117.708609                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 96025.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 94117.708609                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           15                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          133                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          133                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          133                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          133                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     13361625                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     13361625                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     13361625                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     13361625                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 100463.345865                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 100463.345865                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 100463.345865                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 100463.345865                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           25                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     20652096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       20652121                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          148                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          151                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     14211774                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     14211774                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           28                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     20652244                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     20652272                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.107143                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 96025.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 94117.708609                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           15                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          133                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          133                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     13361625                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     13361625                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 100463.345865                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 100463.345865                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          132.584602                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           20652257                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              136                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         151854.830882                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13945158432450                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   129.584603                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.005859                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.253095                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.258954                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          136                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        165218312                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       165218312                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         28                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1238960                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       311041                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      1107335                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq        12514                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp        12514                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         29789                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        29789                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1238962                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          272                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      3830357                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            3830629                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         8704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    162349696                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           162358400                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       150275                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                9617600                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1431540                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.003625                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.060097                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1426351     99.64%     99.64% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                5189      0.36%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1431540                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      1693494474                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           5.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         132867                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1271509551                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          4.4                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst            1                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1121303                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1121304                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst            1                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1121303                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1121304                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          132                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       147310                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       147447                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          132                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       147310                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       147447                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     13266387                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data   9056354913                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   9069621300                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     13266387                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data   9056354913                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   9069621300                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          133                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1268613                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1268751                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          133                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1268613                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1268751                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.992481                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.116119                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.116214                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.992481                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.116119                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.116214                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 100502.931818                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 61478.208628                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 61511.060245                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 100502.931818                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 61478.208628                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 61511.060245                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       150275                       # number of writebacks
system.cpu0.l2cache.writebacks::total          150275                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          132                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       147310                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       147442                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          132                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       147310                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       147442                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     13222431                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data   9007300683                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   9020523114                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     13222431                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data   9007300683                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   9020523114                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.992481                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.116119                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.116210                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.992481                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.116119                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.116210                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 100169.931818                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 61145.208628                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 61180.146186                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 100169.931818                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 61145.208628                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 61180.146186                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               150275                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       289045                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       289045                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       289045                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       289045                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       978940                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       978940                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       978940                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       978940                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data        12514                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total        12514                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data        12514                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total        12514                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        29102                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        29102                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data          686                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          687                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data     17402247                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     17402247                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        29788                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        29789                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.023029                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.023062                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 25367.706997                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 25330.781659                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data          686                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          686                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     17173809                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     17173809                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.023029                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.023029                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 25034.706997                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 25034.706997                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst            1                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1092201                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1092202                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            1                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          132                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       146624                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       146760                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     13266387                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data   9038952666                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   9052219053                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          133                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1238825                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1238962                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.992481                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.118357                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.118454                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 100502.931818                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 61647.156441                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 61680.424182                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          132                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       146624                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       146756                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     13222431                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   8990126874                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   9003349305                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.992481                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.118357                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.118451                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 100169.931818                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 61314.156441                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61349.105352                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2123.377661                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           2549250                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          152410                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           16.726265                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13945158432450                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   181.472142                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.027647                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst    74.933453                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  1863.944420                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.044305                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000732                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000007                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.018294                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.455065                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.518403                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2135                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          308                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1473                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          140                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          183                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.521240                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        40940410                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       40940410                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13945158442440                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  28579548510                       # Cumulative time (in ticks) in various power states
system.cpu0.thread28775.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread28775.numOps                      0                       # Number of Ops committed
system.cpu0.thread28775.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            6                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     89537127                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        89537133                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            6                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     89537127                       # number of overall hits
system.cpu1.dcache.overall_hits::total       89537133                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      5026560                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5026562                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      5026561                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5026563                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  39619472202                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  39619472202                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  39619472202                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  39619472202                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            8                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     94563687                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     94563695                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            8                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     94563688                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     94563696                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.250000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.053155                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.053155                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.250000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.053155                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.053155                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data  7882.025123                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  7882.021987                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data  7882.023555                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  7882.020419                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          235                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          235                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1267952                       # number of writebacks
system.cpu1.dcache.writebacks::total          1267952                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      3745593                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3745593                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      3745593                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3745593                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1280967                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1280967                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1280968                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1280968                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  14186779020                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  14186779020                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  14186933532                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  14186933532                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.013546                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.013546                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.013546                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.013546                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 11075.054252                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11075.054252                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 11075.166227                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11075.166227                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1267952                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            4                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     66033636                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       66033640                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            1                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      4984262                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4984263                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  39402323235                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  39402323235                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     71017898                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     71017903                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.200000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.070183                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.070183                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data  7905.347519                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  7905.345933                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      3745583                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3745583                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1238679                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1238679                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  13983728607                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  13983728607                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 11289.227158                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11289.227158                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            2                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     23503491                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      23503493                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        42298                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        42299                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    217148967                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    217148967                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     23545789                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     23545792                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.333333                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.001796                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001796                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data  5133.788051                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  5133.666682                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data           10                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        42288                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        42288                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    203050413                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    203050413                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.001796                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001796                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data  4801.608329                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  4801.608329                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data       154512                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       154512                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data       154512                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total       154512                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.737969                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           90819682                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1268464                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            71.598155                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13945158432783                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     1.001821                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   510.736147                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.001957                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.997532                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999488                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          213                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        757778032                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       757778032                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           25                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     20650299                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20650324                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           25                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     20650299                       # number of overall hits
system.cpu1.icache.overall_hits::total       20650324                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          149                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           152                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          149                       # number of overall misses
system.cpu1.icache.overall_misses::total          152                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     15407244                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     15407244                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     15407244                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     15407244                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           28                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     20650448                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20650476                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           28                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     20650448                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20650476                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.107143                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000007                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.107143                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000007                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 103404.322148                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 101363.447368                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 103404.322148                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 101363.447368                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           16                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          133                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          133                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          133                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          133                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     14017302                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     14017302                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     14017302                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     14017302                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 105393.248120                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 105393.248120                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 105393.248120                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 105393.248120                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           25                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     20650299                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20650324                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          149                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          152                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     15407244                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     15407244                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           28                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     20650448                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20650476                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.107143                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 103404.322148                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 101363.447368                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          133                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          133                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     14017302                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     14017302                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 105393.248120                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 105393.248120                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          132.584571                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20650460                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              136                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         151841.617647                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13945158432450                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   129.584572                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.005859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.253095                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.258954                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          136                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        165203944                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       165203944                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         28                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1238816                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       311009                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1107426                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        12505                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        12505                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq         29784                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp        29784                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1238817                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          272                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      3829891                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            3830163                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         8704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    162330624                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           162339328                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                       150483                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                9630912                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       1431589                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.003672                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.060487                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             1426332     99.63%     99.63% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                5257      0.37%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         1431589                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      1693292011                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           5.9                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         132867                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1271357703                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          4.4                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1121031                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1121032                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1121031                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1121032                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          132                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data       147432                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       147569                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          132                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data       147432                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       147569                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     13922397                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data   9067291631                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   9081214028                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     13922397                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data   9067291631                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   9081214028                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          133                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1268463                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1268601                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          133                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1268463                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1268601                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.992481                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.116229                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.116324                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.992481                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.116229                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.116324                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 105472.704545                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 61501.516842                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 61538.765106                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 105472.704545                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 61501.516842                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 61538.765106                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       150483                       # number of writebacks
system.cpu1.l2cache.writebacks::total          150483                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          132                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data       147432                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       147564                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          132                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data       147432                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       147564                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     13878441                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data   9018197108                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   9032075549                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     13878441                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data   9018197108                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   9032075549                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.992481                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.116229                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.116320                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.992481                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.116229                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.116320                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 105139.704545                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 61168.519100                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 61207.852518                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 105139.704545                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 61168.519100                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 61207.852518                       # average overall mshr miss latency
system.cpu1.l2cache.replacements               150483                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       289020                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       289020                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       289020                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       289020                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       978816                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       978816                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       978816                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       978816                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        12505                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        12505                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        12505                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        12505                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        29096                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        29096                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data          687                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total          688                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data     17803512                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total     17803512                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data        29783                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        29784                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.023067                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.023100                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 25914.864629                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 25877.197674                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data          687                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total          687                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     17574741                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total     17574741                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.023067                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.023066                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 25581.864629                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 25581.864629                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst            1                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      1091935                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      1091936                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          132                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       146745                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       146881                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     13922397                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data   9049488119                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   9063410516                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          133                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1238680                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1238817                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.992481                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.118469                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.118566                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 105472.704545                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 61668.118975                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 61705.806170                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          132                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       146745                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       146877                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     13878441                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   9000622367                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   9014500808                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.992481                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.118469                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.118562                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 105139.704545                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 61335.121244                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61374.488912                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2123.398177                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           2548941                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          152618                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs           16.701444                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13945158432450                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks   181.260565                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.027648                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    75.041104                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  1864.068860                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.044253                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000732                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000007                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.018321                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.455095                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.518408                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2135                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          307                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1484                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          133                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          182                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.521240                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        40935690                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       40935690                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13945158442440                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  28579548510                       # Cumulative time (in ticks) in various power states
system.cpu1.thread8040.numInsts                     0                       # Number of Instructions committed
system.cpu1.thread8040.numOps                       0                       # Number of Ops committed
system.cpu1.thread8040.numMemRefs                   0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            6                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     89537471                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        89537477                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            6                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     89537471                       # number of overall hits
system.cpu2.dcache.overall_hits::total       89537477                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      5026286                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5026288                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      5026287                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5026289                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  39569173551                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  39569173551                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  39569173551                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  39569173551                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            8                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     94563757                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     94563765                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            8                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     94563758                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     94563766                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.250000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.053152                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.053152                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.250000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.053152                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.053152                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  7872.447678                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  7872.444546                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  7872.446112                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  7872.442980                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          192                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          192                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1267954                       # number of writebacks
system.cpu2.dcache.writebacks::total          1267954                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      3745352                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3745352                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      3745352                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3745352                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1280934                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1280934                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1280935                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1280935                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  14168562588                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  14168562588                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  14168662488                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  14168662488                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.013546                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.013546                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.013546                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.013546                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 11061.118362                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 11061.118362                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 11061.187717                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 11061.187717                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1267954                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            4                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     66033950                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       66033954                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      4984018                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4984019                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  39352536738                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  39352536738                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     71017968                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     71017973                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.200000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.070180                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.070180                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  7895.745308                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  7895.743724                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      3745343                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3745343                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      1238675                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1238675                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  13966013007                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  13966013007                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 11274.961557                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 11274.961557                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            2                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     23503521                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      23503523                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        42268                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        42269                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data    216636813                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    216636813                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     23545789                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     23545792                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.333333                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.001795                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.001795                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  5125.314966                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  5125.193712                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            9                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        42259                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        42259                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data    202549581                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    202549581                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.001795                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.001795                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  4793.051918                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  4793.051918                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data        99900                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total        99900                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data        99900                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total        99900                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.737250                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           90819994                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1268466                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            71.598288                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13945158432783                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     1.001822                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   510.735428                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.001957                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.997530                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999487                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          213                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        757778594                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       757778594                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           25                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     20650338                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        20650363                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           25                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     20650338                       # number of overall hits
system.cpu2.icache.overall_hits::total       20650363                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          148                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           151                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          148                       # number of overall misses
system.cpu2.icache.overall_misses::total          151                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     16447869                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     16447869                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     16447869                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     16447869                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           28                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     20650486                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     20650514                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           28                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     20650486                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     20650514                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.107143                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.107143                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 111134.250000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 108926.284768                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 111134.250000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 108926.284768                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           15                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          133                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          133                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          133                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          133                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     15290028                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     15290028                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     15290028                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     15290028                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 114962.616541                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 114962.616541                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 114962.616541                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 114962.616541                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           25                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     20650338                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       20650363                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          148                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          151                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     16447869                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     16447869                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           28                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     20650486                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     20650514                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.107143                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 111134.250000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 108926.284768                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          133                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          133                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     15290028                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     15290028                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 114962.616541                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 114962.616541                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          132.587151                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           20650499                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              136                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         151841.904412                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13945158432450                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     3.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   129.587152                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.005859                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.253100                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.258959                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          136                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        165204248                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       165204248                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         28                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        1238812                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       310971                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      1106780                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq        12470                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp        12470                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         29790                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        29790                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      1238813                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          272                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      3829827                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            3830099                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         8704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    162330880                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           162339584                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                       149797                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                9587008                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       1430870                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.003568                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.059624                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             1425765     99.64%     99.64% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                5105      0.36%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         1430870                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      1693281690                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           5.9                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         132867                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1271348046                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          4.4                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst            1                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1121585                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1121586                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst            1                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1121585                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1121586                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          132                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data       146880                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       147017                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          132                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data       146880                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       147017                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     15195456                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data   9047054223                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   9062249679                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     15195456                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data   9047054223                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   9062249679                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          133                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1268465                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1268603                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          133                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1268465                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1268603                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.992481                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.115793                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.115889                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.992481                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.115793                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.115889                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 115117.090909                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 61594.868076                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 61640.828469                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 115117.090909                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 61594.868076                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 61640.828469                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks       149797                       # number of writebacks
system.cpu2.l2cache.writebacks::total          149797                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          132                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data       146880                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       147012                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          132                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data       146880                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       147012                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     15151500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data   8998143516                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   9013295016                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     15151500                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data   8998143516                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   9013295016                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.992481                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.115793                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.115885                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.992481                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.115793                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.115885                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 114784.090909                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 61261.870343                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 61309.927190                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 114784.090909                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 61261.870343                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 61309.927190                       # average overall mshr miss latency
system.cpu2.l2cache.replacements               149797                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       289023                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       289023                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       289023                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       289023                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       978815                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       978815                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       978815                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       978815                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data        12470                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total        12470                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data        12470                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total        12470                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data        29107                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        29107                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data          682                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total          683                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data     17393256                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total     17393256                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        29789                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        29790                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.022894                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.022927                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 25503.307918                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 25465.967789                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data          682                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total          682                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data     17166150                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total     17166150                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.022894                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.022894                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 25170.307918                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 25170.307918                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst            1                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1092478                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1092479                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          132                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       146198                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       146334                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     15195456                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   9029660967                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   9044856423                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          133                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      1238676                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1238813                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.992481                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.118028                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.118124                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 115117.090909                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 61763.231829                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 61809.671184                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          132                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       146198                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       146330                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     15151500                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   8980977366                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   8996128866                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.992481                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.118028                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.118121                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 114784.090909                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 61430.234107                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61478.363056                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2106.637744                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           2548910                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          151912                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           16.778859                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13945158432450                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks   178.131717                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.034203                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.026735                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    52.174039                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  1876.271050                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.043489                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000008                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000007                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.012738                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.458074                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.514316                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2115                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          306                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1481                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          136                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          163                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.516357                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        40934488                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       40934488                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13945158442440                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  28579548510                       # Cumulative time (in ticks) in various power states
system.cpu2.thread28775.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread28775.numOps                      0                       # Number of Ops committed
system.cpu2.thread28775.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            6                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     89537360                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        89537366                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            6                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     89537360                       # number of overall hits
system.cpu3.dcache.overall_hits::total       89537366                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      5026338                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5026340                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      5026339                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5026341                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  39588200838                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  39588200838                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  39588200838                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  39588200838                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            8                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     94563698                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     94563706                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            8                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     94563699                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     94563707                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.250000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.053153                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.053153                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.250000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.053153                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.053153                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data  7876.151751                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  7876.148617                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data  7876.150184                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  7876.147050                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          202                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          202                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1267954                       # number of writebacks
system.cpu3.dcache.writebacks::total          1267954                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      3745419                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3745419                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      3745419                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3745419                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1280919                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1280919                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1280920                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1280920                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  14182512624                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  14182512624                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  14182706763                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  14182706763                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.013546                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.013546                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.013546                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.013546                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 11072.138538                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 11072.138538                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 11072.281456                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 11072.281456                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1267954                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            4                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     66033823                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       66033827                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      4984086                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      4984087                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  39371285970                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  39371285970                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     71017909                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     71017914                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.200000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.070181                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.070181                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data  7899.399402                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  7899.397817                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      3745410                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      3745410                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      1238676                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1238676                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  13979679660                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  13979679660                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 11285.985730                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 11285.985730                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            2                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     23503537                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      23503539                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        42252                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        42253                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    216914868                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    216914868                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     23545789                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     23545792                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.333333                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.001794                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001795                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  5133.836694                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  5133.715192                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data            9                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        42243                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        42243                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    202832964                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    202832964                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.001794                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.001794                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  4801.575740                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  4801.575740                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data       194139                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total       194139                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data       194139                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total       194139                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.736671                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           90819869                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1268466                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            71.598189                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13945158432783                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     1.001822                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   510.734850                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.001957                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.997529                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999486                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          213                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        757778122                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       757778122                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           25                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     20650321                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        20650346                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           25                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     20650321                       # number of overall hits
system.cpu3.icache.overall_hits::total       20650346                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          149                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           152                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          149                       # number of overall misses
system.cpu3.icache.overall_misses::total          152                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     16507476                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     16507476                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     16507476                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     16507476                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           28                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     20650470                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     20650498                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           28                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     20650470                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     20650498                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.107143                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.107143                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 110788.429530                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 108601.815789                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 110788.429530                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 108601.815789                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           16                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          133                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          133                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          133                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          133                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     15191793                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     15191793                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     15191793                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     15191793                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 114224.007519                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 114224.007519                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 114224.007519                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 114224.007519                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           25                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     20650321                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       20650346                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          149                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          152                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     16507476                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     16507476                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           28                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     20650470                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     20650498                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.107143                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 110788.429530                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 108601.815789                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           16                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          133                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          133                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     15191793                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     15191793                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 114224.007519                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 114224.007519                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          132.586403                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           20650482                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              136                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         151841.779412                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13945158432450                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   129.586404                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.253098                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.258958                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          136                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        165204120                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       165204120                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         28                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        1238813                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       310960                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      1106599                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq        12455                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp        12455                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         29789                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        29789                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      1238814                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          272                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      3829797                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            3830069                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         8704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    162330880                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           162339584                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                       149605                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                9574720                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       1430663                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.003514                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.059179                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             1425635     99.65%     99.65% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                5028      0.35%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         1430663                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      1693276695                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           5.9                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         132867                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1271343051                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          4.4                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      1121700                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1121701                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      1121700                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1121701                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          132                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data       146765                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       146902                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          132                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data       146765                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       146902                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     15096888                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data   9060649947                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   9075746835                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     15096888                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data   9060649947                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   9075746835                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          133                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1268465                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1268603                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          133                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1268465                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1268603                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.992481                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.115703                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.115798                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.992481                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.115703                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.115798                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 114370.363636                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 61735.767703                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 61780.961696                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 114370.363636                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 61735.767703                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 61780.961696                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks       149605                       # number of writebacks
system.cpu3.l2cache.writebacks::total          149605                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          132                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data       146765                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       146897                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          132                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data       146765                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       146897                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     15052932                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data   9011777535                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   9026830467                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     15052932                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data   9011777535                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   9026830467                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.992481                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.115703                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.115794                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.992481                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.115703                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.115794                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 114037.363636                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 61402.769972                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 61450.066829                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 114037.363636                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 61402.769972                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 61450.066829                       # average overall mshr miss latency
system.cpu3.l2cache.replacements               149605                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       289023                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       289023                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       289023                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       289023                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       978815                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       978815                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       978815                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       978815                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data        12455                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total        12455                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data        12455                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total        12455                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        29102                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        29102                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data          686                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total          687                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data     17745570                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     17745570                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        29788                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        29789                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.023029                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.023062                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 25868.177843                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 25830.524017                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data          686                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total          686                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     17517132                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     17517132                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.023029                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.023029                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 25535.177843                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 25535.177843                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      1092598                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      1092599                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          132                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       146079                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       146215                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     15096888                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data   9042904377                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total   9058001265                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          133                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      1238677                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1238814                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.992481                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.117931                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.118028                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 114370.363636                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 61904.205101                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 61949.876996                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          132                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       146079                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       146211                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     15052932                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   8994260403                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total   9009313335                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.992481                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.117931                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.118025                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 114037.363636                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 61571.207381                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61618.574081                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2106.489298                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           2548895                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          151720                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           16.799993                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13945158432450                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks   178.109592                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.023360                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.027649                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    51.856568                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  1876.472128                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.043484                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000006                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000007                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.012660                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.458123                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.514280                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2115                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          306                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1479                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          137                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          164                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.516357                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        40934056                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       40934056                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13945158442440                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  28579548510                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              586187                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        116122                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        492175                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            276810                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq               2745                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp              2745                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         586190                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       440096                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       440479                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       438841                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       438496                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 1757912                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     18729536                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     18746240                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     18676736                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     18662016                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                 74814528                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            305062                       # Total snoops (count)
system.l3bus.snoopTraffic                     1808128                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             894450                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   894450    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total               894450                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy            583151545                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                2.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            98273395                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            98351990                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            97986350                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            97909759                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.3                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data        52790                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data        52934                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data        52412                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data        52294                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              210430                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data        52790                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data        52934                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data        52412                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data        52294                       # number of overall hits
system.l3cache.overall_hits::total             210430                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          132                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data        94520                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          132                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        94498                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          132                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        94468                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          132                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        94471                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            378505                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          132                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data        94520                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          132                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        94498                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          132                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        94468                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          132                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        94471                       # number of overall misses
system.l3cache.overall_misses::total           378505                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     12692961                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data   7674375566                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     13349304                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   7682877066                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     14620698                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   7673335962                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     14523462                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   7689316959                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  30775091978                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     12692961                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data   7674375566                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     13349304                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   7682877066                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     14620698                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   7673335962                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     14523462                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   7689316959                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  30775091978                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          132                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       147310                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          132                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data       147432                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          132                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data       146880                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          132                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data       146765                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total          588935                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          132                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       147310                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          132                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data       147432                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          132                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data       146880                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          132                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data       146765                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total         588935                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.641640                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.640960                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.643164                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.643689                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.642694                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.641640                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.640960                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.643164                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.643689                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.642694                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 96158.795455                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 81193.139716                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 101131.090909                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 81302.007090                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 110762.863636                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 81226.827730                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 110026.227273                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 81393.411301                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 81306.962862                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 96158.795455                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 81193.139716                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 101131.090909                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 81302.007090                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 110762.863636                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 81226.827730                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 110026.227273                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 81393.411301                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 81306.962862                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          28252                       # number of writebacks
system.l3cache.writebacks::total                28252                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          132                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data        94520                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          132                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        94498                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          132                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        94468                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          132                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        94471                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       378485                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          132                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data        94520                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          132                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        94498                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          132                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        94468                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          132                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        94471                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       378485                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     11813841                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data   7044872366                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     12470184                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   7053527046                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     13741578                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   7044185742                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     13644342                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   7060146759                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  28254401858                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     11813841                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data   7044872366                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     12470184                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   7053527046                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     13741578                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   7044185742                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     13644342                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   7060146759                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  28254401858                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.641640                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.640960                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.643164                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.643689                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.642660                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.641640                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.640960                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.643164                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.643689                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.642660                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 89498.795455                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 74533.139716                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 94471.090909                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 74642.077568                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 104102.863636                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 74566.898230                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 103366.227273                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 74733.481799                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 74651.312094                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 89498.795455                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 74533.139716                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 94471.090909                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 74642.077568                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 104102.863636                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 74566.898230                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 103366.227273                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 74733.481799                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 74651.312094                       # average overall mshr miss latency
system.l3cache.replacements                    305062                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks        87870                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total        87870                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks        87870                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total        87870                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       492175                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       492175                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       492175                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       492175                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data          637                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data          638                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data          633                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data          637                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total             2545                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data           49                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data           49                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data           49                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data           49                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            200                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data      5461200                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data      5820507                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data      5530464                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data      5815845                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     22628016                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data          686                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data          687                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data          682                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data          686                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total         2745                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.071429                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.071325                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.071848                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.071429                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.072860                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 111453.061224                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 118785.857143                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 112866.612245                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 118690.714286                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 113140.080000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data           49                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data           49                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data           49                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data           49                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          196                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data      5134860                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      5494167                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data      5204124                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data      5489505                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     21322656                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.071429                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.071325                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.071848                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.071429                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.071403                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 104793.061224                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 112125.857143                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 106206.612245                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 112030.714286                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 108789.061224                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data        52153                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data        52296                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data        51779                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data        51657                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       207885                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          132                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        94471                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          132                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        94449                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          132                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        94419                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          132                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data        94422                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       378305                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     12692961                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data   7668914366                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     13349304                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   7677056559                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     14620698                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   7667805498                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     14523462                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data   7683501114                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  30752463962                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          132                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       146624                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          132                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       146745                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          132                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       146198                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          132                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       146079                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       586190                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.644308                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.643627                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.645830                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.646376                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.645362                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 96158.795455                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 81177.444570                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 101131.090909                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 81282.560525                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 110762.863636                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 81210.407842                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 110026.227273                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 81374.055983                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 81290.133522                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          132                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        94471                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          132                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        94449                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          132                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        94419                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          132                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        94422                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       378289                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     11813841                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   7039737506                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     12470184                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   7048032879                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     13741578                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   7038981618                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     13644342                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   7054657254                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  28233079202                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.644308                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.643627                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.645830                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.646376                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.645335                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 89498.795455                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 74517.444570                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 94471.090909                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 74622.631039                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 104102.863636                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 74550.478378                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 103366.227273                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 74714.126517                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 74633.624562                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            58729.857836                       # Cycle average of tags in use
system.l3cache.tags.total_refs                 790475                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs               580045                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.362782                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13945289670414                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 58729.857836                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.896147                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.896147                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        64553                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         1162                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        15170                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        48103                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.985001                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             19283725                       # Number of tag accesses
system.l3cache.tags.data_accesses            19283725                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28252.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     94515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     94494.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     94464.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     94467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001374090218                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1660                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1660                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              779424                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26733                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      378485                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28252                       # Number of write requests accepted
system.mem_ctrls.readBursts                    378485                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28252                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     17                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      50.37                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                378485                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28252                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  171327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  118350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   43107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   24008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    7899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     750                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   1682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1660                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     227.942169                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    155.758753                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1484.804235                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         1655     99.70%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            4      0.24%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60416-61439            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1660                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1660                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.989157                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.933074                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.433224                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1016     61.20%     61.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               54      3.25%     64.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              344     20.72%     85.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              150      9.04%     94.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               53      3.19%     97.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               34      2.05%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.24%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.06%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.18%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1660                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                24223040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1808128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    847.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     63.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   28579439952                       # Total gap between requests
system.mem_ctrls.avgGap                      70265.16                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst         8448                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      6048960                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         8448                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      6047616                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         8448                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      6045696                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst         8448                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      6045888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1804928                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 295595.885484605038                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 211653372.095283657312                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 295595.885484605038                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 211606345.477138400078                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 295595.885484605038                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 211539164.594073712826                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 295595.885484605038                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 211545882.682380169630                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 63154508.806339628994                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          132                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data        94520                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          132                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        94498                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          132                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        94468                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          132                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        94471                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28252                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst      6866290                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   3501736277                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      7522544                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   3511295586                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      8794358                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   3503200314                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst      8697119                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   3518926189                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1398398849319                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     52017.35                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     37047.57                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     56988.97                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     37157.35                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     66623.92                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     37083.46                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     65887.27                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     37248.75                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  49497339.99                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses            64400                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               6169                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                      250                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                   8042                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           29                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            2                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      6049280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      6047872                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      6045952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      6046144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      24224320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        34560                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1808128                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1808128                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          132                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data        94520                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          132                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        94498                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          132                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        94468                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          132                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        94471                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         378505                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28252                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28252                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         6718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         4479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         6718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         4479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         6718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         4479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         6718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         4479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       295596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    211664569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       295596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    211615303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       295596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    211548122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       295596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    211554840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        847610005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         6718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         6718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         6718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         6718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       295596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       295596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       295596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       295596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1209256                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     63266477                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        63266477                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     63266477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         6718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         4479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         6718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         4479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         6718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         4479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         6718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         4479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       295596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    211664569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       295596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    211615303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       295596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    211548122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       295596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    211554840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       910876482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               378468                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28202                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        11570                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11527                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11451                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11448                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13052                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13038                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13016                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13051                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12967                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12924                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12706                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12706                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        11234                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        11270                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        10989                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        11018                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        10200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        10200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        11214                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        11155                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        11676                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        11673                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        11636                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        11606                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        12414                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        12493                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        11313                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        11298                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        11735                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        11745                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        12070                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        12073                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          740                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          740                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          723                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          724                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1108                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1108                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1123                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1120                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1075                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1078                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1110                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          628                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          628                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          490                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          490                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16          610                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17          610                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         1026                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         1028                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         1232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         1232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         1271                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         1269                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24          784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25          784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26          672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27          673                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28          750                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29          750                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30          756                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31          758                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              7446876421                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1261055376                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        14067038677                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                19676.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           37168.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              327330                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              14939                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            86.49                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           52.97                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        64399                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   404.133480                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   265.204029                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   353.795527                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         8307     12.90%     12.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        21172     32.88%     45.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         8788     13.65%     59.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         4985      7.74%     67.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3392      5.27%     72.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2334      3.62%     76.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1962      3.05%     79.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1985      3.08%     82.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        11474     17.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        64399                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              24221952                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1804928                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              847.527148                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               63.154509                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.74                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    200850747.551993                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    267020201.179208                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   1591956306.662359                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  105997104.192001                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10188067070.428354                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 23233496114.708130                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 804952929.984014                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  36392340474.705673                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1273.369568                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1012776598                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2573900000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  24992871912                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             378302                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28252                       # Transaction distribution
system.membus.trans_dist::CleanEvict           276810                       # Transaction distribution
system.membus.trans_dist::ReadExReq               200                       # Transaction distribution
system.membus.trans_dist::ReadExResp              200                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         378305                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      1062069                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      1062069                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1062069                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     26032256                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     26032256                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                26032256                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            378505                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  378505    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              378505                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           265252931                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          693409449                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups        3148999                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      2927439                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       149727                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      2775758                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        2775467                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.989516                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         111787                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups          332                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits          122                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          210                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted            6                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts      6001101                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts       149705                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     84959848                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     3.497546                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.420671                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     24547990     28.89%     28.89% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     15292597     18.00%     46.89% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      5945105      7.00%     53.89% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      5486333      6.46%     60.35% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      1420529      1.67%     62.02% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      1043424      1.23%     63.25% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      2768362      3.26%     66.51% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      1644267      1.94%     68.44% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     26811241     31.56%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     84959848                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    250000003                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     297151011                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           97847750                       # Number of memory references committed
system.switch_cpus0.commit.loads             74300014                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           2648180                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         219293269                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          161118281                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls        88561                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass        50193      0.02%      0.02% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     84341234     28.38%     28.40% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult        30135      0.01%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu       165110      0.06%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc          738      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     55512959     18.68%     47.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      3365433      1.13%     48.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     55837459     18.79%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     10553040      3.55%     70.62% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      3960331      1.33%     71.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     63746974     21.45%     93.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     19587405      6.59%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    297151011                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     26811241                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         5446560                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     41341314                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         27948920                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     10913167                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        153425                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      2690004                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred           23                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     305777089                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts           94                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           74735011                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           23618356                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                 4882                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                   24                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       117687                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             259241658                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches            3148999                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      2887376                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             85532254                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles         306894                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         20652244                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes           62                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     85803388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     3.601331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.576818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        37230015     43.39%     43.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         2284376      2.66%     46.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         2423959      2.83%     48.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         1454077      1.69%     50.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         7055628      8.22%     58.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         1072589      1.25%     60.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         3368202      3.93%     63.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         3599142      4.19%     68.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        27315400     31.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     85803388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.036691                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               3.020603                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           20652244                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            3710595                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads        1047251                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses          167                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         4098                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores        151749                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  28579558833                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        153425                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        10470691                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       14590958                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         33754493                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     26833819                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     304777175                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       455630                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       8577822                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      14938892                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         74808                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    331550343                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          878998693                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       317206359                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        409404771                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    322157055                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps         9393177                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         57419826                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               361300719                       # The number of ROB reads
system.switch_cpus0.rob.writes              607153651                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        250000003                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          297151011                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups        3148795                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted      2927225                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       149716                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      2775566                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        2775273                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.989444                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         111795                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups          332                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits          122                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses          210                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted            6                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts      6000626                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts       149694                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     84959283                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     3.497268                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.420576                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     24548528     28.89%     28.89% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     15291236     18.00%     46.89% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      5948512      7.00%     53.89% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      5489622      6.46%     60.36% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      1420363      1.67%     62.03% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      1039954      1.22%     63.25% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      2768776      3.26%     66.51% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      1643990      1.94%     68.45% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     26808302     31.55%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     84959283                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249978224                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     297125350                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           97839295                       # Number of memory references committed
system.switch_cpus1.commit.loads             74293506                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           2648004                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         219273560                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          161104871                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls        88561                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass        50192      0.02%      0.02% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     84334439     28.38%     28.40% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult        30135      0.01%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu       165104      0.06%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc          738      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     55507972     18.68%     47.15% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      3365155      1.13%     48.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     55832320     18.79%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     10552268      3.55%     70.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      3960108      1.33%     71.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     63741238     21.45%     93.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     19585681      6.59%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    297125350                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     26808302                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         5448455                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     41342963                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         27942463                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     10915547                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        153409                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved      2689846                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           24                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     305749023                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts           94                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           74728468                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           23616367                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                 4884                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                   24                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       118154                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             259218053                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches            3148795                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      2887190                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             85531254                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles         306862                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         20650448                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           63                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     85802839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     3.601032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.576847                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        37235572     43.40%     43.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         2283777      2.66%     46.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         2421241      2.82%     48.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         1454397      1.70%     50.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         7055161      8.22%     58.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         1072046      1.25%     60.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         3368628      3.93%     63.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         3599444      4.20%     68.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        27312573     31.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     85802839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.036689                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               3.020328                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           20650448                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            3710545                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads        1047211                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses          171                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         4089                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores        151601                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  28579558833                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        153409                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        10472131                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       14602982                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         33750857                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     26823458                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     304750423                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       468525                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       8580363                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      14926475                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         75793                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    331521317                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          878921236                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       317178800                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        409367709                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    322129252                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps         9391861                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         57420830                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               361276957                       # The number of ROB reads
system.switch_cpus1.rob.writes              607101483                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249978224                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          297125350                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups        3148771                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      2927194                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       149716                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      2775605                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        2775314                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.989516                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         111795                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups          330                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits          120                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          210                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted            5                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts      6001067                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts       149694                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     84957170                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     3.497355                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.420553                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     24545374     28.89%     28.89% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     15291496     18.00%     46.89% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      5949336      7.00%     53.89% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      5490357      6.46%     60.36% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      1420403      1.67%     62.03% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1039263      1.22%     63.25% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      2768613      3.26%     66.51% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      1644118      1.94%     68.45% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     26808210     31.55%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     84957170                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249978224                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     297125350                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           97839295                       # Number of memory references committed
system.switch_cpus2.commit.loads             74293506                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           2648004                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         219273560                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          161104871                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        88561                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass        50192      0.02%      0.02% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu     84334439     28.38%     28.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        30135      0.01%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu       165104      0.06%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc          738      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     55507972     18.68%     47.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      3365155      1.13%     48.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     55832320     18.79%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     10552268      3.55%     70.62% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      3960108      1.33%     71.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     63741238     21.45%     93.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     19585681      6.59%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    297125350                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     26808210                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         5447941                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     41340923                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         27943181                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     10915302                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        153410                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      2689845                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           23                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     305750712                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts           94                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           74728580                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           23616418                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                 4880                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                   24                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       117488                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             259218828                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches            3148771                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      2887229                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             85529839                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         306864                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         20650486                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           62                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     85800759                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     3.601129                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.576834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        37232750     43.39%     43.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         2285703      2.66%     46.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         2418393      2.82%     48.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         1455869      1.70%     50.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         7054930      8.22%     58.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         1073770      1.25%     60.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         3366250      3.92%     63.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         3601332      4.20%     68.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        27311762     31.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     85800759                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.036688                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               3.020337                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           20650486                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            3710587                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        1047227                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses          167                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         4098                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores        151500                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  28579558833                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        153410                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        10470999                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       14552234                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         33752028                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     26872086                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     304751479                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       473298                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       8580203                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      14975010                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents         76534                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    331522694                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          878923743                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       317179952                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        409368735                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    322129252                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps         9393238                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         57413590                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               361275377                       # The number of ROB reads
system.switch_cpus2.rob.writes              607102398                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249978224                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          297125350                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups        3148784                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted      2927215                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       149712                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      2775610                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        2775318                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.989480                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         111790                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups          330                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits          120                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          210                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted            5                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts      6000462                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts       149690                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     84957929                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     3.497323                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.420774                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     24555601     28.90%     28.90% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     15291588     18.00%     46.90% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      5939805      6.99%     53.89% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      5481822      6.45%     60.35% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      1420738      1.67%     62.02% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      1047269      1.23%     63.25% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2767723      3.26%     66.51% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      1644013      1.94%     68.44% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     26809370     31.56%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     84957929                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249978224                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     297125350                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           97839295                       # Number of memory references committed
system.switch_cpus3.commit.loads             74293506                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           2648004                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         219273560                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          161104871                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls        88561                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass        50192      0.02%      0.02% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu     84334439     28.38%     28.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult        30135      0.01%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu       165104      0.06%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc          738      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     55507972     18.68%     47.15% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      3365155      1.13%     48.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     55832320     18.79%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     10552268      3.55%     70.62% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      3960108      1.33%     71.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     63741238     21.45%     93.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     19585681      6.59%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    297125350                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     26809370                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         5445052                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     41343771                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         27949533                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     10909549                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        153400                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      2689851                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred           24                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     305750819                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts           94                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           74728478                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           23616376                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                 4880                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                   24                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       117821                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             259218908                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches            3148784                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      2887228                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             85530064                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles         306844                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         20650470                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes           63                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     85801307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     3.601107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.576800                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        37232230     43.39%     43.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         2282037      2.66%     46.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         2425705      2.83%     48.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         1454287      1.69%     50.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         7055301      8.22%     58.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         1073678      1.25%     60.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         3366636      3.92%     63.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         3597537      4.19%     68.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        27313896     31.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     85801307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.036689                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               3.020338                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           20650470                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973737990950                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            3710544                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        1047159                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses          171                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         4087                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores        151489                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  28579558833                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        153400                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        10468157                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       14576146                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         33752451                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     26851151                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     304750897                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       465042                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       8573553                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      14960561                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         76247                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    331522144                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          878921830                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       317179568                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        409367770                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    322129252                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps         9392688                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         57402720                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               361274371                       # The number of ROB reads
system.switch_cpus3.rob.writes              607100963                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249978224                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          297125350                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
