INFO: [VRFC 10-163] Analyzing VHDL file "D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/imports/sim_1/new/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity full_adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/imports/sim_1/new/half_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/imports/sim_1/new/multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplier
WARNING: [VRFC 10-280] actual for formal port a is neither a static name nor a globally static expression [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/imports/sim_1/new/multiplier.vhd:51]
WARNING: [VRFC 10-280] actual for formal port a is neither a static name nor a globally static expression [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/imports/sim_1/new/multiplier.vhd:52]
WARNING: [VRFC 10-280] actual for formal port a is neither a static name nor a globally static expression [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/imports/sim_1/new/multiplier.vhd:53]
INFO: [VRFC 10-163] Analyzing VHDL file "D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/imports/sim_1/new/BinaryToBCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BinaryToBCD
INFO: [VRFC 10-163] Analyzing VHDL file "D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/imports/sim_1/new/BCD_multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BCD_multiplier
INFO: [VRFC 10-163] Analyzing VHDL file "D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/imports/sim_1/imports/new/BCD_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BCD_adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/imports/sim_1/imports/new/BCD_1x8_multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BCD_1x8_multiplier
WARNING: [VRFC 10-280] actual for formal port input2 is neither a static name nor a globally static expression [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/imports/sim_1/imports/new/BCD_1x8_multiplier.vhd:86]
INFO: [VRFC 10-163] Analyzing VHDL file "D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/imports/sim_1/imports/new/N_digit_BCD_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity N_digit_BCD_adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/imports/sim_1/imports/new/BCD_8x8_multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BCD_8x8_multiplier
WARNING: [VRFC 10-280] actual for formal port input1 is neither a static name nor a globally static expression [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/imports/sim_1/imports/new/BCD_8x8_multiplier.vhd:210]
WARNING: [VRFC 10-280] actual for formal port input1 is neither a static name nor a globally static expression [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/imports/sim_1/imports/new/BCD_8x8_multiplier.vhd:212]
WARNING: [VRFC 10-280] actual for formal port input1 is neither a static name nor a globally static expression [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/imports/sim_1/imports/new/BCD_8x8_multiplier.vhd:214]
WARNING: [VRFC 10-280] actual for formal port input1 is neither a static name nor a globally static expression [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/imports/sim_1/imports/new/BCD_8x8_multiplier.vhd:216]
WARNING: [VRFC 10-280] actual for formal port input1 is neither a static name nor a globally static expression [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/imports/sim_1/imports/new/BCD_8x8_multiplier.vhd:219]
WARNING: [VRFC 10-280] actual for formal port input2 is neither a static name nor a globally static expression [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/imports/sim_1/imports/new/BCD_8x8_multiplier.vhd:220]
WARNING: [VRFC 10-280] actual for formal port input1 is neither a static name nor a globally static expression [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/imports/sim_1/imports/new/BCD_8x8_multiplier.vhd:221]
WARNING: [VRFC 10-280] actual for formal port input2 is neither a static name nor a globally static expression [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/imports/sim_1/imports/new/BCD_8x8_multiplier.vhd:222]
WARNING: [VRFC 10-280] actual for formal port input1 is neither a static name nor a globally static expression [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/imports/sim_1/imports/new/BCD_8x8_multiplier.vhd:224]
WARNING: [VRFC 10-280] actual for formal port input2 is neither a static name nor a globally static expression [D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/imports/sim_1/imports/new/BCD_8x8_multiplier.vhd:225]
INFO: [VRFC 10-163] Analyzing VHDL file "D:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/imports/sim_1/imports/new/TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB
