[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   3970       tick       3212852       1473982       1419800       3212852 
      2   3970       tick       4620901       2232860       2210687       4620901 
      3   3970       tick       4609579       2229289       2210361       4609579 
      4   3970       tick       4623836       2234839       2215519       4623836 
      5   3970       tick       4617126       2231479       2212049       4617126 
      6   3970       tick       4624485       2235328       2216468       4624485 
      7   3970       tick       4622513       2233016       2214768       4622513 
      8   3970       tick       4621582       2234284       2218560       4621582 
      9   3970       tick       4616127       2232550       2212190       4616127 
     10   3970       tick       4618501       2232977       2217521       4618501 
     11   3970       tick       4620701       2233289       2216461       4620701 
     12   3970       tick       4622228       2234962       2214466       4622228 
     13   3970       tick       4621893       2234019       2199241       4621893 
     14   3970       tick       4637900       2241605       2196478       4637900 
     15   3970       tick       4640021       2241818       2200500       4640021 
     16   3970       tick       4625141       2234894       2208382       4625141 
     17   3970       tick       4626217       2235904       2220162       4626217 
     18   3970       tick       4608746       2226710       2208155       4608746 
     19   3970       tick       4626419       2236660       2218158       4626419 
     20   3970       exit         16157          7685          7133         16157 
