# Digital VLSI SOC Design and Planning

# ğŸš€ Task 1 â€“ Chip Journey

A quick view of how a **C program becomes a real chip**:

1ï¸âƒ£ **C Code** â†’ Compile with GCC â†’ âœ… Verified (O1)
2ï¸âƒ£ **RTL Design** (Verilog/VHDL) â†’ âœ… Verified (O2)
3ï¸âƒ£ **ASIC Synthesis** â†’ Gate-level Netlist/Macros/Analog IPs â†’ âœ… Verified (O3)
4ï¸âƒ£ **SoC Integration** â†’ Processor + Peripherals + IPs
5ï¸âƒ£ **Physical Design** â†’ GDSII Layout â†’ ğŸ­ Fabrication
6ï¸âƒ£ **Post-Silicon Test** â†’ Run same C testbench â†’ âœ… Verified (O4)
7ï¸âƒ£ **Applications** â†’ Arduino, Smartwatches, TVs, ACs

âœ”ï¸ Final Check:

```
O0 == O1 == O2 == O3 == O4
```

---

âœ¨  Code â†’ RTL â†’ Chip â†’ Real-world products.

---
---

# âš™ï¸ Task 2 â€“ Installation Guide

## ğŸ–¥ï¸ System Requirements

* **RAM:** 6 GB
* **Disk:** 50 GB
* **CPU:** 4 vCPUs
* **OS:** Ubuntu 20.04+

Download VirtualBox: [Oracle VM](https://www.virtualbox.org/wiki/Downloads)

---

## ğŸ”§ Tool Setup

### 1ï¸âƒ£ Yosys (Synthesis Tool)

```bash
sudo apt-get update
git clone https://github.com/YosysHQ/yosys.git
cd yosys
sudo apt install make build-essential clang bison flex \
libreadline-dev gawk tcl-dev libffi-dev git \
graphviz xdot pkg-config python3 libboost-system-dev \
libboost-python-dev libboost-filesystem-dev zlib1g-dev
make config-gcc
make
sudo make install
```

### 2ï¸âƒ£ Icarus Verilog (Simulator)

```bash
sudo apt-get update
sudo apt-get install iverilog
```

### 3ï¸âƒ£ GTKWave (Waveform Viewer)

```bash
sudo apt-get update
sudo apt-get install gtkwave
```

### 4ï¸âƒ£ OpenSTA (Static Timing â€“ optional)

ğŸ”— [OpenSTA GitHub](https://github.com/The-OpenROAD-Project/OpenSTA)

---

âœ… Now your environment is ready!

---


