<stg><name>dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.3</name>


<trans_list>

<trans id="442" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_22:0  %data_7_V_read_12 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_7_V_read)

]]></Node>
<StgValue><ssdm name="data_7_V_read_12"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_22:1  %data_6_V_read_12 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_6_V_read)

]]></Node>
<StgValue><ssdm name="data_6_V_read_12"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_22:2  %data_5_V_read_12 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_5_V_read)

]]></Node>
<StgValue><ssdm name="data_5_V_read_12"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_22:3  %data_4_V_read_12 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_4_V_read)

]]></Node>
<StgValue><ssdm name="data_4_V_read_12"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_22:4  %data_3_V_read_14 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read_14"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_22:5  %data_2_V_read_14 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read_14"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_22:6  %data_1_V_read_14 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_14"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_22:7  %data_0_V_read_14 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_14"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="25" op_0_bw="14">
<![CDATA[
hls_label_22:12  %zext_ln1118 = zext i14 %data_0_V_read_14 to i25

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="27" op_0_bw="14">
<![CDATA[
hls_label_22:13  %zext_ln1118_1 = zext i14 %data_0_V_read_14 to i27

]]></Node>
<StgValue><ssdm name="zext_ln1118_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="28" op_0_bw="14">
<![CDATA[
hls_label_22:14  %zext_ln1118_2 = zext i14 %data_0_V_read_14 to i28

]]></Node>
<StgValue><ssdm name="zext_ln1118_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="26" op_0_bw="14">
<![CDATA[
hls_label_22:15  %zext_ln1118_3 = zext i14 %data_0_V_read_14 to i26

]]></Node>
<StgValue><ssdm name="zext_ln1118_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_22:16  %mul_ln1118 = mul i26 %zext_ln1118_3, -1824

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="50" op_0_bw="50" op_1_bw="26" op_2_bw="24">
<![CDATA[
hls_label_22:17  %shl_ln = call i50 @_ssdm_op_BitConcatenate.i50.i26.i24(i26 %mul_ln1118, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="52" op_0_bw="50">
<![CDATA[
hls_label_22:18  %sext_ln728 = sext i50 %shl_ln to i52

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_22:19  %mul_ln728 = mul i27 %zext_ln1118_1, 5736

]]></Node>
<StgValue><ssdm name="mul_ln728"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="51" op_0_bw="51" op_1_bw="27" op_2_bw="24">
<![CDATA[
hls_label_22:20  %shl_ln728_s = call i51 @_ssdm_op_BitConcatenate.i51.i27.i24(i27 %mul_ln728, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_s"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="52" op_0_bw="51">
<![CDATA[
hls_label_22:21  %zext_ln728 = zext i51 %shl_ln728_s to i52

]]></Node>
<StgValue><ssdm name="zext_ln728"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_22:22  %mul_ln1118_1 = mul i26 %zext_ln1118_3, -1529

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="50" op_0_bw="50" op_1_bw="26" op_2_bw="24">
<![CDATA[
hls_label_22:23  %shl_ln728_1 = call i50 @_ssdm_op_BitConcatenate.i50.i26.i24(i26 %mul_ln1118_1, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_22:24  %mul_ln728_4 = mul i28 %zext_ln1118_2, -8374

]]></Node>
<StgValue><ssdm name="mul_ln728_4"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="52" op_0_bw="52" op_1_bw="28" op_2_bw="24">
<![CDATA[
hls_label_22:25  %shl_ln728_2 = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %mul_ln728_4, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_22:26  %mul_ln728_5 = mul i26 %zext_ln1118_3, 2216

]]></Node>
<StgValue><ssdm name="mul_ln728_5"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="50" op_0_bw="50" op_1_bw="26" op_2_bw="24">
<![CDATA[
hls_label_22:27  %shl_ln728_3 = call i50 @_ssdm_op_BitConcatenate.i50.i26.i24(i26 %mul_ln728_5, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_3"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="52" op_0_bw="50">
<![CDATA[
hls_label_22:28  %zext_ln728_1 = zext i50 %shl_ln728_3 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_22:29  %mul_ln728_6 = mul i28 %zext_ln1118_2, -8942

]]></Node>
<StgValue><ssdm name="mul_ln728_6"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="52" op_0_bw="52" op_1_bw="28" op_2_bw="24">
<![CDATA[
hls_label_22:30  %shl_ln728_4 = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %mul_ln728_6, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_4"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_22:31  %mul_ln1118_2 = mul i27 %zext_ln1118_1, -3944

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="51" op_0_bw="51" op_1_bw="27" op_2_bw="24">
<![CDATA[
hls_label_22:32  %shl_ln728_5 = call i51 @_ssdm_op_BitConcatenate.i51.i27.i24(i27 %mul_ln1118_2, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_5"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_22:33  %mul_ln1118_3 = mul i28 %zext_ln1118_2, -5329

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="52" op_0_bw="52" op_1_bw="28" op_2_bw="24">
<![CDATA[
hls_label_22:34  %shl_ln728_6 = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %mul_ln1118_3, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_6"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_22:35  %mul_ln728_7 = mul i26 %zext_ln1118_3, 2948

]]></Node>
<StgValue><ssdm name="mul_ln728_7"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="50" op_0_bw="50" op_1_bw="26" op_2_bw="24">
<![CDATA[
hls_label_22:36  %shl_ln728_7 = call i50 @_ssdm_op_BitConcatenate.i50.i26.i24(i26 %mul_ln728_7, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_7"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="52" op_0_bw="50">
<![CDATA[
hls_label_22:37  %zext_ln728_2 = zext i50 %shl_ln728_7 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_22:38  %mul_ln728_8 = mul i28 %zext_ln1118_2, 8696

]]></Node>
<StgValue><ssdm name="mul_ln728_8"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="52" op_0_bw="52" op_1_bw="28" op_2_bw="24">
<![CDATA[
hls_label_22:39  %shl_ln728_8 = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %mul_ln728_8, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_8"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_22:40  %mul_ln1118_4 = mul i25 %zext_ln1118, -840

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="49" op_0_bw="49" op_1_bw="25" op_2_bw="24">
<![CDATA[
hls_label_22:41  %shl_ln728_9 = call i49 @_ssdm_op_BitConcatenate.i49.i25.i24(i25 %mul_ln1118_4, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_9"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="51" op_0_bw="49">
<![CDATA[
hls_label_22:42  %sext_ln728_53 = sext i49 %shl_ln728_9 to i51

]]></Node>
<StgValue><ssdm name="sext_ln728_53"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_22:43  %mul_ln1118_5 = mul i28 %zext_ln1118_2, -5794

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="24" op_0_bw="14">
<![CDATA[
hls_label_22:45  %zext_ln728_3 = zext i14 %data_1_V_read_14 to i24

]]></Node>
<StgValue><ssdm name="zext_ln728_3"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="27" op_0_bw="14">
<![CDATA[
hls_label_22:46  %zext_ln1118_4 = zext i14 %data_1_V_read_14 to i27

]]></Node>
<StgValue><ssdm name="zext_ln1118_4"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="28" op_0_bw="14">
<![CDATA[
hls_label_22:47  %zext_ln1118_5 = zext i14 %data_1_V_read_14 to i28

]]></Node>
<StgValue><ssdm name="zext_ln1118_5"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_22:48  %mul_ln728_9 = mul i28 %zext_ln1118_5, -9384

]]></Node>
<StgValue><ssdm name="mul_ln728_9"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="52" op_0_bw="52" op_1_bw="28" op_2_bw="24">
<![CDATA[
hls_label_22:49  %shl_ln728_11 = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %mul_ln728_9, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_11"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_22:50  %mul_ln728_10 = mul i28 %zext_ln1118_5, -8672

]]></Node>
<StgValue><ssdm name="mul_ln728_10"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="52" op_0_bw="52" op_1_bw="28" op_2_bw="24">
<![CDATA[
hls_label_22:51  %shl_ln728_12 = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %mul_ln728_10, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_12"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="25" op_0_bw="14">
<![CDATA[
hls_label_22:52  %zext_ln1118_6 = zext i14 %data_1_V_read_14 to i25

]]></Node>
<StgValue><ssdm name="zext_ln1118_6"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_22:53  %mul_ln728_11 = mul i25 %zext_ln1118_6, 1796

]]></Node>
<StgValue><ssdm name="mul_ln728_11"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="49" op_0_bw="49" op_1_bw="25" op_2_bw="24">
<![CDATA[
hls_label_22:54  %shl_ln728_13 = call i49 @_ssdm_op_BitConcatenate.i49.i25.i24(i25 %mul_ln728_11, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_13"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="50" op_0_bw="49">
<![CDATA[
hls_label_22:55  %zext_ln728_4 = zext i49 %shl_ln728_13 to i50

]]></Node>
<StgValue><ssdm name="zext_ln728_4"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_22:56  %mul_ln728_12 = mul i28 %zext_ln1118_5, 8456

]]></Node>
<StgValue><ssdm name="mul_ln728_12"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="52" op_0_bw="52" op_1_bw="28" op_2_bw="24">
<![CDATA[
hls_label_22:57  %shl_ln728_14 = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %mul_ln728_12, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_14"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_22:58  %mul_ln728_13 = mul i27 %zext_ln1118_4, 6650

]]></Node>
<StgValue><ssdm name="mul_ln728_13"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="51" op_0_bw="51" op_1_bw="27" op_2_bw="24">
<![CDATA[
hls_label_22:59  %shl_ln728_15 = call i51 @_ssdm_op_BitConcatenate.i51.i27.i24(i27 %mul_ln728_13, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_15"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="52" op_0_bw="51">
<![CDATA[
hls_label_22:60  %zext_ln728_5 = zext i51 %shl_ln728_15 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_5"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_22:61  %mul_ln728_14 = mul i28 %zext_ln1118_5, -9788

]]></Node>
<StgValue><ssdm name="mul_ln728_14"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="52" op_0_bw="52" op_1_bw="28" op_2_bw="24">
<![CDATA[
hls_label_22:62  %shl_ln728_16 = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %mul_ln728_14, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_16"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_22:63  %mul_ln728_15 = mul i25 %zext_ln1118_6, 1550

]]></Node>
<StgValue><ssdm name="mul_ln728_15"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="49" op_0_bw="49" op_1_bw="25" op_2_bw="24">
<![CDATA[
hls_label_22:64  %shl_ln728_17 = call i49 @_ssdm_op_BitConcatenate.i49.i25.i24(i25 %mul_ln728_15, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_17"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="51" op_0_bw="49">
<![CDATA[
hls_label_22:65  %zext_ln728_6 = zext i49 %shl_ln728_17 to i51

]]></Node>
<StgValue><ssdm name="zext_ln728_6"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_22:66  %mul_ln728_16 = mul i27 %zext_ln1118_4, 6436

]]></Node>
<StgValue><ssdm name="mul_ln728_16"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="51" op_0_bw="51" op_1_bw="27" op_2_bw="24">
<![CDATA[
hls_label_22:67  %shl_ln728_18 = call i51 @_ssdm_op_BitConcatenate.i51.i27.i24(i27 %mul_ln728_16, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_18"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="52" op_0_bw="51">
<![CDATA[
hls_label_22:68  %zext_ln728_7 = zext i51 %shl_ln728_18 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_7"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_22:69  %mul_ln728_17 = mul i27 %zext_ln1118_4, 6887

]]></Node>
<StgValue><ssdm name="mul_ln728_17"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="51" op_0_bw="51" op_1_bw="27" op_2_bw="24">
<![CDATA[
hls_label_22:70  %shl_ln728_19 = call i51 @_ssdm_op_BitConcatenate.i51.i27.i24(i27 %mul_ln728_17, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_19"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="52" op_0_bw="51">
<![CDATA[
hls_label_22:71  %zext_ln728_8 = zext i51 %shl_ln728_19 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_8"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_22:72  %mul_ln1118_6 = mul i27 %zext_ln1118_4, -3128

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="51" op_0_bw="51" op_1_bw="27" op_2_bw="24">
<![CDATA[
hls_label_22:73  %shl_ln728_20 = call i51 @_ssdm_op_BitConcatenate.i51.i27.i24(i27 %mul_ln1118_6, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_20"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="52" op_0_bw="51">
<![CDATA[
hls_label_22:74  %sext_ln728_54 = sext i51 %shl_ln728_20 to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_54"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_22:75  %mul_ln1118_7 = mul i27 %zext_ln1118_4, -2776

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="51" op_0_bw="51" op_1_bw="27" op_2_bw="24">
<![CDATA[
hls_label_22:76  %shl_ln728_21 = call i51 @_ssdm_op_BitConcatenate.i51.i27.i24(i27 %mul_ln1118_7, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_21"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_22:77  %mul_ln728_18 = mul i24 %zext_ln728_3, 1006

]]></Node>
<StgValue><ssdm name="mul_ln728_18"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="27" op_0_bw="14">
<![CDATA[
hls_label_22:80  %zext_ln1118_7 = zext i14 %data_2_V_read_14 to i27

]]></Node>
<StgValue><ssdm name="zext_ln1118_7"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="28" op_0_bw="14">
<![CDATA[
hls_label_22:81  %zext_ln1118_8 = zext i14 %data_2_V_read_14 to i28

]]></Node>
<StgValue><ssdm name="zext_ln1118_8"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_22:82  %mul_ln728_19 = mul i27 %zext_ln1118_7, 4995

]]></Node>
<StgValue><ssdm name="mul_ln728_19"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="25" op_0_bw="14">
<![CDATA[
hls_label_22:85  %zext_ln1118_9 = zext i14 %data_2_V_read_14 to i25

]]></Node>
<StgValue><ssdm name="zext_ln1118_9"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_22:86  %mul_ln728_20 = mul i25 %zext_ln1118_9, 1468

]]></Node>
<StgValue><ssdm name="mul_ln728_20"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="49" op_0_bw="49" op_1_bw="25" op_2_bw="24">
<![CDATA[
hls_label_22:87  %shl_ln728_24 = call i49 @_ssdm_op_BitConcatenate.i49.i25.i24(i25 %mul_ln728_20, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_24"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="52" op_0_bw="49">
<![CDATA[
hls_label_22:88  %zext_ln728_11 = zext i49 %shl_ln728_24 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_11"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_22:89  %mul_ln1118_8 = mul i27 %zext_ln1118_7, -2713

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="51" op_0_bw="51" op_1_bw="27" op_2_bw="24">
<![CDATA[
hls_label_22:90  %shl_ln728_25 = call i51 @_ssdm_op_BitConcatenate.i51.i27.i24(i27 %mul_ln1118_8, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_25"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="52" op_0_bw="51">
<![CDATA[
hls_label_22:91  %sext_ln728_55 = sext i51 %shl_ln728_25 to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_55"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_22:92  %mul_ln728_21 = mul i27 %zext_ln1118_7, 4866

]]></Node>
<StgValue><ssdm name="mul_ln728_21"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="51" op_0_bw="51" op_1_bw="27" op_2_bw="24">
<![CDATA[
hls_label_22:93  %shl_ln728_26 = call i51 @_ssdm_op_BitConcatenate.i51.i27.i24(i27 %mul_ln728_21, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_26"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="52" op_0_bw="51">
<![CDATA[
hls_label_22:94  %zext_ln728_12 = zext i51 %shl_ln728_26 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_12"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_22:95  %mul_ln1118_9 = mul i28 %zext_ln1118_8, -4788

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="52" op_0_bw="52" op_1_bw="28" op_2_bw="24">
<![CDATA[
hls_label_22:96  %shl_ln728_27 = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %mul_ln1118_9, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_27"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_22:97  %mul_ln1118_10 = mul i27 %zext_ln1118_7, -2382

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="51" op_0_bw="51" op_1_bw="27" op_2_bw="24">
<![CDATA[
hls_label_22:98  %shl_ln728_28 = call i51 @_ssdm_op_BitConcatenate.i51.i27.i24(i27 %mul_ln1118_10, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_28"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="52" op_0_bw="51">
<![CDATA[
hls_label_22:99  %sext_ln728_56 = sext i51 %shl_ln728_28 to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_56"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_22:100  %mul_ln1118_11 = mul i28 %zext_ln1118_8, -5698

]]></Node>
<StgValue><ssdm name="mul_ln1118_11"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="52" op_0_bw="52" op_1_bw="28" op_2_bw="24">
<![CDATA[
hls_label_22:101  %shl_ln728_29 = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %mul_ln1118_11, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_29"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_22:102  %mul_ln1118_12 = mul i28 %zext_ln1118_8, -7620

]]></Node>
<StgValue><ssdm name="mul_ln1118_12"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="52" op_0_bw="52" op_1_bw="28" op_2_bw="24">
<![CDATA[
hls_label_22:103  %shl_ln728_30 = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %mul_ln1118_12, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_30"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="26" op_0_bw="14">
<![CDATA[
hls_label_22:104  %zext_ln1118_10 = zext i14 %data_2_V_read_14 to i26

]]></Node>
<StgValue><ssdm name="zext_ln1118_10"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_22:105  %mul_ln728_22 = mul i26 %zext_ln1118_10, 3560

]]></Node>
<StgValue><ssdm name="mul_ln728_22"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="50" op_0_bw="50" op_1_bw="26" op_2_bw="24">
<![CDATA[
hls_label_22:106  %shl_ln728_31 = call i50 @_ssdm_op_BitConcatenate.i50.i26.i24(i26 %mul_ln728_22, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_31"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="51" op_0_bw="50">
<![CDATA[
hls_label_22:107  %zext_ln728_13 = zext i50 %shl_ln728_31 to i51

]]></Node>
<StgValue><ssdm name="zext_ln728_13"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_22:108  %mul_ln728_23 = mul i26 %zext_ln1118_10, 2584

]]></Node>
<StgValue><ssdm name="mul_ln728_23"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_22:111  %mul_ln1118_13 = mul i27 %zext_ln1118_7, -2584

]]></Node>
<StgValue><ssdm name="mul_ln1118_13"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="51" op_0_bw="51" op_1_bw="27" op_2_bw="24">
<![CDATA[
hls_label_22:112  %shl_ln728_33 = call i51 @_ssdm_op_BitConcatenate.i51.i27.i24(i27 %mul_ln1118_13, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_33"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="52" op_0_bw="51">
<![CDATA[
hls_label_22:113  %sext_ln728_57 = sext i51 %shl_ln728_33 to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_57"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_22:114  %mul_ln728_24 = mul i25 %zext_ln1118_9, 1339

]]></Node>
<StgValue><ssdm name="mul_ln728_24"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="49" op_0_bw="49" op_1_bw="25" op_2_bw="24">
<![CDATA[
hls_label_22:115  %shl_ln728_34 = call i49 @_ssdm_op_BitConcatenate.i49.i25.i24(i25 %mul_ln728_24, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_34"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="51" op_0_bw="49">
<![CDATA[
hls_label_22:116  %zext_ln728_15 = zext i49 %shl_ln728_34 to i51

]]></Node>
<StgValue><ssdm name="zext_ln728_15"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="28" op_0_bw="14">
<![CDATA[
hls_label_22:117  %zext_ln728_16 = zext i14 %data_3_V_read_14 to i28

]]></Node>
<StgValue><ssdm name="zext_ln728_16"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="25" op_0_bw="14">
<![CDATA[
hls_label_22:118  %zext_ln1118_11 = zext i14 %data_3_V_read_14 to i25

]]></Node>
<StgValue><ssdm name="zext_ln1118_11"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="27" op_0_bw="14">
<![CDATA[
hls_label_22:119  %zext_ln1118_12 = zext i14 %data_3_V_read_14 to i27

]]></Node>
<StgValue><ssdm name="zext_ln1118_12"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
hls_label_22:120  %shl_ln1 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %data_3_V_read_14, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="23" op_0_bw="22">
<![CDATA[
hls_label_22:121  %zext_ln1118_13 = zext i22 %shl_ln1 to i23

]]></Node>
<StgValue><ssdm name="zext_ln1118_13"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_22:122  %sub_ln1118 = sub i23 0, %zext_ln1118_13

]]></Node>
<StgValue><ssdm name="sub_ln1118"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="23">
<![CDATA[
hls_label_22:123  %sext_ln1118 = sext i23 %sub_ln1118 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="18" op_0_bw="18" op_1_bw="14" op_2_bw="4">
<![CDATA[
hls_label_22:124  %shl_ln1118_s = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %data_3_V_read_14, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_s"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="24" op_0_bw="18">
<![CDATA[
hls_label_22:125  %zext_ln1118_14 = zext i18 %shl_ln1118_s to i24

]]></Node>
<StgValue><ssdm name="zext_ln1118_14"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_22:126  %sub_ln1118_1 = sub i24 %sext_ln1118, %zext_ln1118_14

]]></Node>
<StgValue><ssdm name="sub_ln1118_1"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_22:129  %mul_ln728_25 = mul i28 %zext_ln728_16, -8254

]]></Node>
<StgValue><ssdm name="mul_ln728_25"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="52" op_0_bw="52" op_1_bw="28" op_2_bw="24">
<![CDATA[
hls_label_22:130  %shl_ln728_36 = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %mul_ln728_25, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_36"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_22:131  %mul_ln728_26 = mul i27 %zext_ln1118_12, 7126

]]></Node>
<StgValue><ssdm name="mul_ln728_26"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="51" op_0_bw="51" op_1_bw="27" op_2_bw="24">
<![CDATA[
hls_label_22:132  %shl_ln728_37 = call i51 @_ssdm_op_BitConcatenate.i51.i27.i24(i27 %mul_ln728_26, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_37"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="52" op_0_bw="51">
<![CDATA[
hls_label_22:133  %zext_ln728_17 = zext i51 %shl_ln728_37 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_17"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_22:134  %mul_ln1118_14 = mul i28 %zext_ln728_16, -5100

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="52" op_0_bw="52" op_1_bw="28" op_2_bw="24">
<![CDATA[
hls_label_22:135  %shl_ln728_38 = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %mul_ln1118_14, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_38"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="26" op_0_bw="14">
<![CDATA[
hls_label_22:136  %zext_ln1118_15 = zext i14 %data_3_V_read_14 to i26

]]></Node>
<StgValue><ssdm name="zext_ln1118_15"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_22:137  %mul_ln728_27 = mul i26 %zext_ln1118_15, 3184

]]></Node>
<StgValue><ssdm name="mul_ln728_27"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="50" op_0_bw="50" op_1_bw="26" op_2_bw="24">
<![CDATA[
hls_label_22:138  %shl_ln728_39 = call i50 @_ssdm_op_BitConcatenate.i50.i26.i24(i26 %mul_ln728_27, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_39"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="52" op_0_bw="50">
<![CDATA[
hls_label_22:139  %zext_ln728_18 = zext i50 %shl_ln728_39 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_18"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_22:140  %mul_ln728_28 = mul i27 %zext_ln1118_12, 5503

]]></Node>
<StgValue><ssdm name="mul_ln728_28"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="51" op_0_bw="51" op_1_bw="27" op_2_bw="24">
<![CDATA[
hls_label_22:141  %shl_ln728_40 = call i51 @_ssdm_op_BitConcatenate.i51.i27.i24(i27 %mul_ln728_28, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_40"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="52" op_0_bw="51">
<![CDATA[
hls_label_22:142  %zext_ln728_19 = zext i51 %shl_ln728_40 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_19"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_22:143  %mul_ln1118_15 = mul i27 %zext_ln1118_12, -2158

]]></Node>
<StgValue><ssdm name="mul_ln1118_15"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="51" op_0_bw="51" op_1_bw="27" op_2_bw="24">
<![CDATA[
hls_label_22:144  %shl_ln728_41 = call i51 @_ssdm_op_BitConcatenate.i51.i27.i24(i27 %mul_ln1118_15, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_41"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="52" op_0_bw="51">
<![CDATA[
hls_label_22:145  %sext_ln728_59 = sext i51 %shl_ln728_41 to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_59"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_22:146  %mul_ln728_29 = mul i27 %zext_ln1118_12, 4642

]]></Node>
<StgValue><ssdm name="mul_ln728_29"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="51" op_0_bw="51" op_1_bw="27" op_2_bw="24">
<![CDATA[
hls_label_22:147  %shl_ln728_42 = call i51 @_ssdm_op_BitConcatenate.i51.i27.i24(i27 %mul_ln728_29, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_42"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="52" op_0_bw="51">
<![CDATA[
hls_label_22:148  %zext_ln728_20 = zext i51 %shl_ln728_42 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_20"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_22:149  %mul_ln728_30 = mul i26 %zext_ln1118_15, 2542

]]></Node>
<StgValue><ssdm name="mul_ln728_30"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="50" op_0_bw="50" op_1_bw="26" op_2_bw="24">
<![CDATA[
hls_label_22:150  %shl_ln728_43 = call i50 @_ssdm_op_BitConcatenate.i50.i26.i24(i26 %mul_ln728_30, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_43"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="51" op_0_bw="50">
<![CDATA[
hls_label_22:151  %zext_ln728_21 = zext i50 %shl_ln728_43 to i51

]]></Node>
<StgValue><ssdm name="zext_ln728_21"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_22:152  %mul_ln1118_16 = mul i25 %zext_ln1118_11, -653

]]></Node>
<StgValue><ssdm name="mul_ln1118_16"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_22:155  %mul_ln728_31 = mul i27 %zext_ln1118_12, 7523

]]></Node>
<StgValue><ssdm name="mul_ln728_31"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="51" op_0_bw="51" op_1_bw="27" op_2_bw="24">
<![CDATA[
hls_label_22:156  %shl_ln728_45 = call i51 @_ssdm_op_BitConcatenate.i51.i27.i24(i27 %mul_ln728_31, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_45"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="52" op_0_bw="51">
<![CDATA[
hls_label_22:157  %zext_ln728_22 = zext i51 %shl_ln728_45 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_22"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_22:158  %mul_ln1118_17 = mul i27 %zext_ln1118_12, -3270

]]></Node>
<StgValue><ssdm name="mul_ln1118_17"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="51" op_0_bw="51" op_1_bw="27" op_2_bw="24">
<![CDATA[
hls_label_22:159  %shl_ln728_46 = call i51 @_ssdm_op_BitConcatenate.i51.i27.i24(i27 %mul_ln1118_17, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_46"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="27" op_0_bw="14">
<![CDATA[
hls_label_22:160  %zext_ln1118_16 = zext i14 %data_4_V_read_12 to i27

]]></Node>
<StgValue><ssdm name="zext_ln1118_16"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="28" op_0_bw="14">
<![CDATA[
hls_label_22:161  %zext_ln1118_17 = zext i14 %data_4_V_read_12 to i28

]]></Node>
<StgValue><ssdm name="zext_ln1118_17"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="26" op_0_bw="14">
<![CDATA[
hls_label_22:162  %zext_ln1118_18 = zext i14 %data_4_V_read_12 to i26

]]></Node>
<StgValue><ssdm name="zext_ln1118_18"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_22:163  %mul_ln1118_18 = mul i26 %zext_ln1118_18, -1629

]]></Node>
<StgValue><ssdm name="mul_ln1118_18"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_22:166  %mul_ln728_32 = mul i28 %zext_ln1118_17, 8238

]]></Node>
<StgValue><ssdm name="mul_ln728_32"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_22:168  %mul_ln1118_19 = mul i28 %zext_ln1118_17, -5718

]]></Node>
<StgValue><ssdm name="mul_ln1118_19"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_22:170  %mul_ln1118_20 = mul i26 %zext_ln1118_18, -1174

]]></Node>
<StgValue><ssdm name="mul_ln1118_20"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_22:173  %mul_ln728_33 = mul i26 %zext_ln1118_18, 3692

]]></Node>
<StgValue><ssdm name="mul_ln728_33"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_22:176  %mul_ln1118_21 = mul i28 %zext_ln1118_17, -5280

]]></Node>
<StgValue><ssdm name="mul_ln1118_21"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_22:178  %mul_ln1118_22 = mul i27 %zext_ln1118_16, -2790

]]></Node>
<StgValue><ssdm name="mul_ln1118_22"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_22:181  %mul_ln728_34 = mul i27 %zext_ln1118_16, 8068

]]></Node>
<StgValue><ssdm name="mul_ln728_34"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_22:184  %mul_ln1118_23 = mul i26 %zext_ln1118_18, -1085

]]></Node>
<StgValue><ssdm name="mul_ln1118_23"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_22:187  %mul_ln728_35 = mul i27 %zext_ln1118_16, 4330

]]></Node>
<StgValue><ssdm name="mul_ln728_35"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_22:190  %mul_ln728_36 = mul i27 %zext_ln1118_16, 6560

]]></Node>
<StgValue><ssdm name="mul_ln728_36"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_22:193  %mul_ln1118_24 = mul i26 %zext_ln1118_18, -1708

]]></Node>
<StgValue><ssdm name="mul_ln1118_24"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="25" op_0_bw="14">
<![CDATA[
hls_label_22:196  %zext_ln1118_19 = zext i14 %data_5_V_read_12 to i25

]]></Node>
<StgValue><ssdm name="zext_ln1118_19"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="27" op_0_bw="14">
<![CDATA[
hls_label_22:197  %zext_ln1118_20 = zext i14 %data_5_V_read_12 to i27

]]></Node>
<StgValue><ssdm name="zext_ln1118_20"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="28" op_0_bw="14">
<![CDATA[
hls_label_22:198  %zext_ln1118_21 = zext i14 %data_5_V_read_12 to i28

]]></Node>
<StgValue><ssdm name="zext_ln1118_21"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_22:199  %mul_ln728_37 = mul i27 %zext_ln1118_20, 5924

]]></Node>
<StgValue><ssdm name="mul_ln728_37"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_22:202  %mul_ln1118_25 = mul i27 %zext_ln1118_20, -2318

]]></Node>
<StgValue><ssdm name="mul_ln1118_25"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_22:205  %mul_ln728_38 = mul i27 %zext_ln1118_20, 5306

]]></Node>
<StgValue><ssdm name="mul_ln728_38"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_22:208  %mul_ln1118_26 = mul i28 %zext_ln1118_21, -7358

]]></Node>
<StgValue><ssdm name="mul_ln1118_26"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_22:210  %mul_ln728_39 = mul i28 %zext_ln1118_21, -9096

]]></Node>
<StgValue><ssdm name="mul_ln728_39"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_22:212  %mul_ln728_40 = mul i27 %zext_ln1118_20, 5870

]]></Node>
<StgValue><ssdm name="mul_ln728_40"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_22:215  %mul_ln728_41 = mul i28 %zext_ln1118_21, 9451

]]></Node>
<StgValue><ssdm name="mul_ln728_41"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_22:217  %mul_ln1118_27 = mul i27 %zext_ln1118_20, -2590

]]></Node>
<StgValue><ssdm name="mul_ln1118_27"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_22:220  %mul_ln1118_28 = mul i28 %zext_ln1118_21, -6440

]]></Node>
<StgValue><ssdm name="mul_ln1118_28"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_22:222  %mul_ln1118_29 = mul i25 %zext_ln1118_19, -984

]]></Node>
<StgValue><ssdm name="mul_ln1118_29"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_22:225  %mul_ln1118_30 = mul i27 %zext_ln1118_20, -3514

]]></Node>
<StgValue><ssdm name="mul_ln1118_30"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_22:228  %mul_ln728_42 = mul i27 %zext_ln1118_20, 7322

]]></Node>
<StgValue><ssdm name="mul_ln728_42"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="25" op_0_bw="14">
<![CDATA[
hls_label_22:231  %zext_ln1118_22 = zext i14 %data_6_V_read_12 to i25

]]></Node>
<StgValue><ssdm name="zext_ln1118_22"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="27" op_0_bw="14">
<![CDATA[
hls_label_22:232  %zext_ln1118_23 = zext i14 %data_6_V_read_12 to i27

]]></Node>
<StgValue><ssdm name="zext_ln1118_23"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="28" op_0_bw="14">
<![CDATA[
hls_label_22:233  %zext_ln1118_24 = zext i14 %data_6_V_read_12 to i28

]]></Node>
<StgValue><ssdm name="zext_ln1118_24"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_22:234  %mul_ln728_43 = mul i28 %zext_ln1118_24, -9040

]]></Node>
<StgValue><ssdm name="mul_ln728_43"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="52" op_0_bw="52" op_1_bw="28" op_2_bw="24">
<![CDATA[
hls_label_22:235  %shl_ln728_71 = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %mul_ln728_43, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_71"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_22:236  %mul_ln728_44 = mul i27 %zext_ln1118_23, 7506

]]></Node>
<StgValue><ssdm name="mul_ln728_44"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_22:239  %mul_ln1118_31 = mul i27 %zext_ln1118_23, -2168

]]></Node>
<StgValue><ssdm name="mul_ln1118_31"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="51" op_0_bw="51" op_1_bw="27" op_2_bw="24">
<![CDATA[
hls_label_22:240  %shl_ln728_73 = call i51 @_ssdm_op_BitConcatenate.i51.i27.i24(i27 %mul_ln1118_31, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_73"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="52" op_0_bw="51">
<![CDATA[
hls_label_22:241  %sext_ln728_70 = sext i51 %shl_ln728_73 to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_70"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_22:242  %mul_ln1118_32 = mul i28 %zext_ln1118_24, -6901

]]></Node>
<StgValue><ssdm name="mul_ln1118_32"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="52" op_0_bw="52" op_1_bw="28" op_2_bw="24">
<![CDATA[
hls_label_22:243  %shl_ln728_74 = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %mul_ln1118_32, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_74"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_22:244  %mul_ln1118_33 = mul i27 %zext_ln1118_23, -3636

]]></Node>
<StgValue><ssdm name="mul_ln1118_33"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="51" op_0_bw="51" op_1_bw="27" op_2_bw="24">
<![CDATA[
hls_label_22:245  %shl_ln728_75 = call i51 @_ssdm_op_BitConcatenate.i51.i27.i24(i27 %mul_ln1118_33, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_75"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="52" op_0_bw="51">
<![CDATA[
hls_label_22:246  %sext_ln728_71 = sext i51 %shl_ln728_75 to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_71"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_22:247  %mul_ln1118_34 = mul i25 %zext_ln1118_22, -758

]]></Node>
<StgValue><ssdm name="mul_ln1118_34"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_22:250  %mul_ln728_45 = mul i25 %zext_ln1118_22, 1435

]]></Node>
<StgValue><ssdm name="mul_ln728_45"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_22:253  %mul_ln728_46 = mul i28 %zext_ln1118_24, 10179

]]></Node>
<StgValue><ssdm name="mul_ln728_46"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="52" op_0_bw="52" op_1_bw="28" op_2_bw="24">
<![CDATA[
hls_label_22:254  %shl_ln728_78 = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %mul_ln728_46, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_78"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="26" op_0_bw="14">
<![CDATA[
hls_label_22:255  %zext_ln1118_25 = zext i14 %data_6_V_read_12 to i26

]]></Node>
<StgValue><ssdm name="zext_ln1118_25"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_22:256  %mul_ln728_47 = mul i26 %zext_ln1118_25, 3655

]]></Node>
<StgValue><ssdm name="mul_ln728_47"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="50" op_0_bw="50" op_1_bw="26" op_2_bw="24">
<![CDATA[
hls_label_22:257  %shl_ln728_79 = call i50 @_ssdm_op_BitConcatenate.i50.i26.i24(i26 %mul_ln728_47, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_79"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="52" op_0_bw="50">
<![CDATA[
hls_label_22:258  %zext_ln728_33 = zext i50 %shl_ln728_79 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_33"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_22:259  %mul_ln1118_35 = mul i28 %zext_ln1118_24, -4909

]]></Node>
<StgValue><ssdm name="mul_ln1118_35"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="52" op_0_bw="52" op_1_bw="28" op_2_bw="24">
<![CDATA[
hls_label_22:260  %shl_ln728_80 = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %mul_ln1118_35, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_80"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_22:261  %mul_ln728_48 = mul i25 %zext_ln1118_22, 1943

]]></Node>
<StgValue><ssdm name="mul_ln728_48"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_22:264  %mul_ln1118_36 = mul i28 %zext_ln1118_24, -7112

]]></Node>
<StgValue><ssdm name="mul_ln1118_36"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="52" op_0_bw="52" op_1_bw="28" op_2_bw="24">
<![CDATA[
hls_label_22:265  %shl_ln728_82 = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %mul_ln1118_36, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_82"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="26" op_0_bw="14">
<![CDATA[
hls_label_22:266  %zext_ln728_34 = zext i14 %data_7_V_read_12 to i26

]]></Node>
<StgValue><ssdm name="zext_ln728_34"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="28" op_0_bw="14">
<![CDATA[
hls_label_22:267  %zext_ln1118_27 = zext i14 %data_7_V_read_12 to i28

]]></Node>
<StgValue><ssdm name="zext_ln1118_27"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="25" op_0_bw="14">
<![CDATA[
hls_label_22:268  %zext_ln1118_28 = zext i14 %data_7_V_read_12 to i25

]]></Node>
<StgValue><ssdm name="zext_ln1118_28"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="27" op_0_bw="14">
<![CDATA[
hls_label_22:269  %zext_ln1118_29 = zext i14 %data_7_V_read_12 to i27

]]></Node>
<StgValue><ssdm name="zext_ln1118_29"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_22:270  %mul_ln728_49 = mul i27 %zext_ln1118_29, 5103

]]></Node>
<StgValue><ssdm name="mul_ln728_49"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="51" op_0_bw="51" op_1_bw="27" op_2_bw="24">
<![CDATA[
hls_label_22:271  %shl_ln728_83 = call i51 @_ssdm_op_BitConcatenate.i51.i27.i24(i27 %mul_ln728_49, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_83"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="52" op_0_bw="51">
<![CDATA[
hls_label_22:272  %zext_ln728_35 = zext i51 %shl_ln728_83 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_35"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_22:273  %mul_ln728_50 = mul i26 %zext_ln728_34, 2846

]]></Node>
<StgValue><ssdm name="mul_ln728_50"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="50" op_0_bw="50" op_1_bw="26" op_2_bw="24">
<![CDATA[
hls_label_22:274  %shl_ln728_84 = call i50 @_ssdm_op_BitConcatenate.i50.i26.i24(i26 %mul_ln728_50, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_84"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="51" op_0_bw="50">
<![CDATA[
hls_label_22:275  %zext_ln1118_30 = zext i50 %shl_ln728_84 to i51

]]></Node>
<StgValue><ssdm name="zext_ln1118_30"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_22:276  %mul_ln728_51 = mul i28 %zext_ln1118_27, 8976

]]></Node>
<StgValue><ssdm name="mul_ln728_51"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="52" op_0_bw="52" op_1_bw="28" op_2_bw="24">
<![CDATA[
hls_label_22:277  %shl_ln728_85 = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %mul_ln728_51, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_85"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_22:278  %mul_ln728_52 = mul i28 %zext_ln1118_27, 9374

]]></Node>
<StgValue><ssdm name="mul_ln728_52"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="52" op_0_bw="52" op_1_bw="28" op_2_bw="24">
<![CDATA[
hls_label_22:279  %shl_ln728_86 = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %mul_ln728_52, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_86"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_22:280  %mul_ln728_53 = mul i28 %zext_ln1118_27, 8700

]]></Node>
<StgValue><ssdm name="mul_ln728_53"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="52" op_0_bw="52" op_1_bw="28" op_2_bw="24">
<![CDATA[
hls_label_22:281  %shl_ln728_87 = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %mul_ln728_53, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_87"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_22:296  %mul_ln728_54 = mul i27 %zext_ln1118_29, 4968

]]></Node>
<StgValue><ssdm name="mul_ln728_54"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="51" op_0_bw="51" op_1_bw="27" op_2_bw="24">
<![CDATA[
hls_label_22:297  %shl_ln728_90 = call i51 @_ssdm_op_BitConcatenate.i51.i27.i24(i27 %mul_ln728_54, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_90"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="52" op_0_bw="51">
<![CDATA[
hls_label_22:298  %zext_ln728_36 = zext i51 %shl_ln728_90 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_36"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_22:299  %mul_ln728_55 = mul i28 %zext_ln1118_27, -9896

]]></Node>
<StgValue><ssdm name="mul_ln728_55"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="52" op_0_bw="52" op_1_bw="28" op_2_bw="24">
<![CDATA[
hls_label_22:300  %shl_ln728_91 = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %mul_ln728_55, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_91"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_22:301  %mul_ln1118_37 = mul i28 %zext_ln1118_27, -7374

]]></Node>
<StgValue><ssdm name="mul_ln1118_37"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="52" op_0_bw="52" op_1_bw="28" op_2_bw="24">
<![CDATA[
hls_label_22:302  %shl_ln728_92 = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %mul_ln1118_37, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_92"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_22:303  %mul_ln1118_38 = mul i25 %zext_ln1118_28, -680

]]></Node>
<StgValue><ssdm name="mul_ln1118_38"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="49" op_0_bw="49" op_1_bw="25" op_2_bw="24">
<![CDATA[
hls_label_22:304  %shl_ln728_93 = call i49 @_ssdm_op_BitConcatenate.i49.i25.i24(i25 %mul_ln1118_38, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_93"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_22:305  %mul_ln728_56 = mul i28 %zext_ln1118_27, -8724

]]></Node>
<StgValue><ssdm name="mul_ln728_56"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="52" op_0_bw="52" op_1_bw="28" op_2_bw="24">
<![CDATA[
hls_label_22:306  %shl_ln728_94 = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %mul_ln728_56, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_94"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:307  %add_ln703 = add i52 %sext_ln728, %shl_ln728_11

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:311  %add_ln703_7 = add i52 %zext_ln728_35, -5291399708672

]]></Node>
<StgValue><ssdm name="add_ln703_7"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:312  %add_ln703_8 = add i52 %add_ln703_7, %shl_ln728_71

]]></Node>
<StgValue><ssdm name="add_ln703_8"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:315  %add_ln703_11 = add i52 %zext_ln728, %shl_ln728_12

]]></Node>
<StgValue><ssdm name="add_ln703_11"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:316  %add_ln703_12 = add i52 %zext_ln728_11, %shl_ln728_36

]]></Node>
<StgValue><ssdm name="add_ln703_12"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
hls_label_22:319  %add_ln703_15 = add i51 %zext_ln1118_30, -5291399708672

]]></Node>
<StgValue><ssdm name="add_ln703_15"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
hls_label_22:324  %add_ln703_19 = add i50 %shl_ln728_1, %zext_ln728_4

]]></Node>
<StgValue><ssdm name="add_ln703_19"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:326  %add_ln703_20 = add i52 %sext_ln728_55, %zext_ln728_17

]]></Node>
<StgValue><ssdm name="add_ln703_20"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:329  %add_ln703_23 = add i52 %shl_ln728_85, -15702400434176

]]></Node>
<StgValue><ssdm name="add_ln703_23"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:330  %add_ln703_24 = add i52 %add_ln703_23, %sext_ln728_70

]]></Node>
<StgValue><ssdm name="add_ln703_24"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:333  %add_ln703_27 = add i52 %shl_ln728_2, %shl_ln728_14

]]></Node>
<StgValue><ssdm name="add_ln703_27"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:334  %add_ln703_28 = add i52 %zext_ln728_12, %shl_ln728_38

]]></Node>
<StgValue><ssdm name="add_ln703_28"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:337  %add_ln703_31 = add i52 %shl_ln728_86, 50989851738112

]]></Node>
<StgValue><ssdm name="add_ln703_31"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:338  %add_ln703_32 = add i52 %add_ln703_31, %shl_ln728_74

]]></Node>
<StgValue><ssdm name="add_ln703_32"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:341  %add_ln703_35 = add i52 %zext_ln728_1, %zext_ln728_5

]]></Node>
<StgValue><ssdm name="add_ln703_35"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:342  %add_ln703_36 = add i52 %shl_ln728_27, %zext_ln728_18

]]></Node>
<StgValue><ssdm name="add_ln703_36"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:345  %add_ln703_39 = add i52 %shl_ln728_87, -11836929867776

]]></Node>
<StgValue><ssdm name="add_ln703_39"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:346  %add_ln703_40 = add i52 %add_ln703_39, %sext_ln728_71

]]></Node>
<StgValue><ssdm name="add_ln703_40"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:349  %add_ln703_43 = add i52 %shl_ln728_4, %shl_ln728_16

]]></Node>
<StgValue><ssdm name="add_ln703_43"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:350  %add_ln703_44 = add i52 %sext_ln728_56, %zext_ln728_19

]]></Node>
<StgValue><ssdm name="add_ln703_44"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
hls_label_22:358  %add_ln703_51 = add i51 %shl_ln728_5, %zext_ln728_6

]]></Node>
<StgValue><ssdm name="add_ln703_51"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:360  %add_ln703_52 = add i52 %shl_ln728_29, %sext_ln728_59

]]></Node>
<StgValue><ssdm name="add_ln703_52"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:367  %add_ln703_59 = add i52 %shl_ln728_6, %zext_ln728_7

]]></Node>
<StgValue><ssdm name="add_ln703_59"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:368  %add_ln703_60 = add i52 %shl_ln728_30, %zext_ln728_20

]]></Node>
<StgValue><ssdm name="add_ln703_60"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:371  %add_ln703_63 = add i52 %zext_ln728_36, -16664473108480

]]></Node>
<StgValue><ssdm name="add_ln703_63"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:372  %add_ln703_64 = add i52 %add_ln703_63, %shl_ln728_78

]]></Node>
<StgValue><ssdm name="add_ln703_64"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:375  %add_ln703_67 = add i52 %zext_ln728_2, %zext_ln728_8

]]></Node>
<StgValue><ssdm name="add_ln703_67"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
hls_label_22:376  %add_ln703_68 = add i51 %zext_ln728_13, %zext_ln728_21

]]></Node>
<StgValue><ssdm name="add_ln703_68"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:380  %add_ln703_71 = add i52 %shl_ln728_91, -19722489823232

]]></Node>
<StgValue><ssdm name="add_ln703_71"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:381  %add_ln703_72 = add i52 %add_ln703_71, %zext_ln728_33

]]></Node>
<StgValue><ssdm name="add_ln703_72"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:384  %add_ln703_75 = add i52 %shl_ln728_8, %sext_ln728_54

]]></Node>
<StgValue><ssdm name="add_ln703_75"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:389  %add_ln703_79 = add i52 %shl_ln728_92, -21371757264896

]]></Node>
<StgValue><ssdm name="add_ln703_79"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:390  %add_ln703_80 = add i52 %add_ln703_79, %shl_ln728_80

]]></Node>
<StgValue><ssdm name="add_ln703_80"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
hls_label_22:393  %add_ln703_83 = add i51 %sext_ln728_53, %shl_ln728_21

]]></Node>
<StgValue><ssdm name="add_ln703_83"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:395  %add_ln703_84 = add i52 %sext_ln728_57, %zext_ln728_22

]]></Node>
<StgValue><ssdm name="add_ln703_84"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
hls_label_22:398  %add_ln703_87 = add i49 %shl_ln728_93, -15908558864384

]]></Node>
<StgValue><ssdm name="add_ln703_87"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
hls_label_22:405  %add_ln703_92 = add i51 %zext_ln728_15, %shl_ln728_46

]]></Node>
<StgValue><ssdm name="add_ln703_92"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:409  %add_ln703_95 = add i52 %shl_ln728_82, %shl_ln728_94

]]></Node>
<StgValue><ssdm name="add_ln703_95"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_22:8  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str37)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_22:9  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln49"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
hls_label_22:10  call void (...)* @_ssdm_op_SpecResourceLimit(i32 96, [4 x i8]* @p_str25, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln81"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_22:11  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str37, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="52" op_0_bw="52" op_1_bw="28" op_2_bw="24">
<![CDATA[
hls_label_22:44  %shl_ln728_10 = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %mul_ln1118_5, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_10"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="48" op_0_bw="48" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_22:78  %shl_ln728_22 = call i48 @_ssdm_op_BitConcatenate.i48.i24.i24(i24 %mul_ln728_18, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_22"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="52" op_0_bw="48">
<![CDATA[
hls_label_22:79  %zext_ln728_9 = zext i48 %shl_ln728_22 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_9"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="51" op_0_bw="51" op_1_bw="27" op_2_bw="24">
<![CDATA[
hls_label_22:83  %shl_ln728_23 = call i51 @_ssdm_op_BitConcatenate.i51.i27.i24(i27 %mul_ln728_19, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_23"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="52" op_0_bw="51">
<![CDATA[
hls_label_22:84  %zext_ln728_10 = zext i51 %shl_ln728_23 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_10"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="50" op_0_bw="50" op_1_bw="26" op_2_bw="24">
<![CDATA[
hls_label_22:109  %shl_ln728_32 = call i50 @_ssdm_op_BitConcatenate.i50.i26.i24(i26 %mul_ln728_23, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_32"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="51" op_0_bw="50">
<![CDATA[
hls_label_22:110  %zext_ln728_14 = zext i50 %shl_ln728_32 to i51

]]></Node>
<StgValue><ssdm name="zext_ln728_14"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="48" op_0_bw="48" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_22:127  %shl_ln728_35 = call i48 @_ssdm_op_BitConcatenate.i48.i24.i24(i24 %sub_ln1118_1, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_35"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="52" op_0_bw="48">
<![CDATA[
hls_label_22:128  %sext_ln728_58 = sext i48 %shl_ln728_35 to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_58"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="49" op_0_bw="49" op_1_bw="25" op_2_bw="24">
<![CDATA[
hls_label_22:153  %shl_ln728_44 = call i49 @_ssdm_op_BitConcatenate.i49.i25.i24(i25 %mul_ln1118_16, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_44"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="51" op_0_bw="49">
<![CDATA[
hls_label_22:154  %sext_ln728_60 = sext i49 %shl_ln728_44 to i51

]]></Node>
<StgValue><ssdm name="sext_ln728_60"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="50" op_0_bw="50" op_1_bw="26" op_2_bw="24">
<![CDATA[
hls_label_22:164  %shl_ln728_47 = call i50 @_ssdm_op_BitConcatenate.i50.i26.i24(i26 %mul_ln1118_18, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_47"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="52" op_0_bw="50">
<![CDATA[
hls_label_22:165  %sext_ln728_61 = sext i50 %shl_ln728_47 to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_61"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="52" op_0_bw="52" op_1_bw="28" op_2_bw="24">
<![CDATA[
hls_label_22:167  %shl_ln728_48 = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %mul_ln728_32, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_48"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="52" op_0_bw="52" op_1_bw="28" op_2_bw="24">
<![CDATA[
hls_label_22:169  %shl_ln728_49 = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %mul_ln1118_19, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_49"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="50" op_0_bw="50" op_1_bw="26" op_2_bw="24">
<![CDATA[
hls_label_22:171  %shl_ln728_50 = call i50 @_ssdm_op_BitConcatenate.i50.i26.i24(i26 %mul_ln1118_20, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_50"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="52" op_0_bw="50">
<![CDATA[
hls_label_22:172  %sext_ln728_62 = sext i50 %shl_ln728_50 to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_62"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="50" op_0_bw="50" op_1_bw="26" op_2_bw="24">
<![CDATA[
hls_label_22:174  %shl_ln728_51 = call i50 @_ssdm_op_BitConcatenate.i50.i26.i24(i26 %mul_ln728_33, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_51"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="52" op_0_bw="50">
<![CDATA[
hls_label_22:175  %zext_ln728_23 = zext i50 %shl_ln728_51 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_23"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="52" op_0_bw="52" op_1_bw="28" op_2_bw="24">
<![CDATA[
hls_label_22:177  %shl_ln728_52 = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %mul_ln1118_21, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_52"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="51" op_0_bw="51" op_1_bw="27" op_2_bw="24">
<![CDATA[
hls_label_22:179  %shl_ln728_53 = call i51 @_ssdm_op_BitConcatenate.i51.i27.i24(i27 %mul_ln1118_22, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_53"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="52" op_0_bw="51">
<![CDATA[
hls_label_22:180  %sext_ln728_63 = sext i51 %shl_ln728_53 to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_63"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="51" op_0_bw="51" op_1_bw="27" op_2_bw="24">
<![CDATA[
hls_label_22:182  %shl_ln728_54 = call i51 @_ssdm_op_BitConcatenate.i51.i27.i24(i27 %mul_ln728_34, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_54"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="52" op_0_bw="51">
<![CDATA[
hls_label_22:183  %zext_ln728_24 = zext i51 %shl_ln728_54 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_24"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="50" op_0_bw="50" op_1_bw="26" op_2_bw="24">
<![CDATA[
hls_label_22:185  %shl_ln728_55 = call i50 @_ssdm_op_BitConcatenate.i50.i26.i24(i26 %mul_ln1118_23, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_55"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="52" op_0_bw="50">
<![CDATA[
hls_label_22:186  %sext_ln728_64 = sext i50 %shl_ln728_55 to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_64"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="51" op_0_bw="51" op_1_bw="27" op_2_bw="24">
<![CDATA[
hls_label_22:188  %shl_ln728_56 = call i51 @_ssdm_op_BitConcatenate.i51.i27.i24(i27 %mul_ln728_35, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_56"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="52" op_0_bw="51">
<![CDATA[
hls_label_22:189  %zext_ln728_25 = zext i51 %shl_ln728_56 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_25"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="51" op_0_bw="51" op_1_bw="27" op_2_bw="24">
<![CDATA[
hls_label_22:191  %shl_ln728_57 = call i51 @_ssdm_op_BitConcatenate.i51.i27.i24(i27 %mul_ln728_36, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_57"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="52" op_0_bw="51">
<![CDATA[
hls_label_22:192  %zext_ln728_26 = zext i51 %shl_ln728_57 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_26"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="50" op_0_bw="50" op_1_bw="26" op_2_bw="24">
<![CDATA[
hls_label_22:194  %shl_ln728_58 = call i50 @_ssdm_op_BitConcatenate.i50.i26.i24(i26 %mul_ln1118_24, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_58"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="52" op_0_bw="50">
<![CDATA[
hls_label_22:195  %sext_ln728_65 = sext i50 %shl_ln728_58 to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_65"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="51" op_0_bw="51" op_1_bw="27" op_2_bw="24">
<![CDATA[
hls_label_22:200  %shl_ln728_59 = call i51 @_ssdm_op_BitConcatenate.i51.i27.i24(i27 %mul_ln728_37, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_59"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="52" op_0_bw="51">
<![CDATA[
hls_label_22:201  %zext_ln728_27 = zext i51 %shl_ln728_59 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_27"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="51" op_0_bw="51" op_1_bw="27" op_2_bw="24">
<![CDATA[
hls_label_22:203  %shl_ln728_60 = call i51 @_ssdm_op_BitConcatenate.i51.i27.i24(i27 %mul_ln1118_25, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_60"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="52" op_0_bw="51">
<![CDATA[
hls_label_22:204  %sext_ln728_66 = sext i51 %shl_ln728_60 to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_66"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="51" op_0_bw="51" op_1_bw="27" op_2_bw="24">
<![CDATA[
hls_label_22:206  %shl_ln728_61 = call i51 @_ssdm_op_BitConcatenate.i51.i27.i24(i27 %mul_ln728_38, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_61"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="52" op_0_bw="51">
<![CDATA[
hls_label_22:207  %zext_ln728_28 = zext i51 %shl_ln728_61 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_28"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="52" op_0_bw="52" op_1_bw="28" op_2_bw="24">
<![CDATA[
hls_label_22:209  %shl_ln728_62 = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %mul_ln1118_26, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_62"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="52" op_0_bw="52" op_1_bw="28" op_2_bw="24">
<![CDATA[
hls_label_22:211  %shl_ln728_63 = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %mul_ln728_39, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_63"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="51" op_0_bw="51" op_1_bw="27" op_2_bw="24">
<![CDATA[
hls_label_22:213  %shl_ln728_64 = call i51 @_ssdm_op_BitConcatenate.i51.i27.i24(i27 %mul_ln728_40, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_64"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="52" op_0_bw="51">
<![CDATA[
hls_label_22:214  %zext_ln728_29 = zext i51 %shl_ln728_64 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_29"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="52" op_0_bw="52" op_1_bw="28" op_2_bw="24">
<![CDATA[
hls_label_22:216  %shl_ln728_65 = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %mul_ln728_41, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_65"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="51" op_0_bw="51" op_1_bw="27" op_2_bw="24">
<![CDATA[
hls_label_22:218  %shl_ln728_66 = call i51 @_ssdm_op_BitConcatenate.i51.i27.i24(i27 %mul_ln1118_27, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_66"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="52" op_0_bw="51">
<![CDATA[
hls_label_22:219  %sext_ln728_67 = sext i51 %shl_ln728_66 to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_67"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="52" op_0_bw="52" op_1_bw="28" op_2_bw="24">
<![CDATA[
hls_label_22:221  %shl_ln728_67 = call i52 @_ssdm_op_BitConcatenate.i52.i28.i24(i28 %mul_ln1118_28, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_67"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="49" op_0_bw="49" op_1_bw="25" op_2_bw="24">
<![CDATA[
hls_label_22:223  %shl_ln728_68 = call i49 @_ssdm_op_BitConcatenate.i49.i25.i24(i25 %mul_ln1118_29, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_68"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="52" op_0_bw="49">
<![CDATA[
hls_label_22:224  %sext_ln728_68 = sext i49 %shl_ln728_68 to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_68"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="51" op_0_bw="51" op_1_bw="27" op_2_bw="24">
<![CDATA[
hls_label_22:226  %shl_ln728_69 = call i51 @_ssdm_op_BitConcatenate.i51.i27.i24(i27 %mul_ln1118_30, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_69"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="52" op_0_bw="51">
<![CDATA[
hls_label_22:227  %sext_ln728_69 = sext i51 %shl_ln728_69 to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_69"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="51" op_0_bw="51" op_1_bw="27" op_2_bw="24">
<![CDATA[
hls_label_22:229  %shl_ln728_70 = call i51 @_ssdm_op_BitConcatenate.i51.i27.i24(i27 %mul_ln728_42, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_70"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="52" op_0_bw="51">
<![CDATA[
hls_label_22:230  %zext_ln728_30 = zext i51 %shl_ln728_70 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_30"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="51" op_0_bw="51" op_1_bw="27" op_2_bw="24">
<![CDATA[
hls_label_22:237  %shl_ln728_72 = call i51 @_ssdm_op_BitConcatenate.i51.i27.i24(i27 %mul_ln728_44, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_72"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="52" op_0_bw="51">
<![CDATA[
hls_label_22:238  %zext_ln728_31 = zext i51 %shl_ln728_72 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_31"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="49" op_0_bw="49" op_1_bw="25" op_2_bw="24">
<![CDATA[
hls_label_22:248  %shl_ln728_76 = call i49 @_ssdm_op_BitConcatenate.i49.i25.i24(i25 %mul_ln1118_34, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_76"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="51" op_0_bw="49">
<![CDATA[
hls_label_22:249  %sext_ln1118_1 = sext i49 %shl_ln728_76 to i51

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="49" op_0_bw="49" op_1_bw="25" op_2_bw="24">
<![CDATA[
hls_label_22:251  %shl_ln728_77 = call i49 @_ssdm_op_BitConcatenate.i49.i25.i24(i25 %mul_ln728_45, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_77"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="52" op_0_bw="49">
<![CDATA[
hls_label_22:252  %zext_ln728_32 = zext i49 %shl_ln728_77 to i52

]]></Node>
<StgValue><ssdm name="zext_ln728_32"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="49" op_0_bw="49" op_1_bw="25" op_2_bw="24">
<![CDATA[
hls_label_22:262  %shl_ln728_81 = call i49 @_ssdm_op_BitConcatenate.i49.i25.i24(i25 %mul_ln728_48, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_81"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="50" op_0_bw="49">
<![CDATA[
hls_label_22:263  %zext_ln1118_26 = zext i49 %shl_ln728_81 to i50

]]></Node>
<StgValue><ssdm name="zext_ln1118_26"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="25" op_0_bw="25" op_1_bw="14" op_2_bw="11">
<![CDATA[
hls_label_22:282  %shl_ln1118_1 = call i25 @_ssdm_op_BitConcatenate.i25.i14.i11(i14 %data_7_V_read_12, i11 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_1"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="26" op_0_bw="25">
<![CDATA[
hls_label_22:283  %zext_ln1118_31 = zext i25 %shl_ln1118_1 to i26

]]></Node>
<StgValue><ssdm name="zext_ln1118_31"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="17" op_0_bw="17" op_1_bw="14" op_2_bw="3">
<![CDATA[
hls_label_22:284  %shl_ln1118_2 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_7_V_read_12, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_2"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="26" op_0_bw="17">
<![CDATA[
hls_label_22:285  %zext_ln1118_32 = zext i17 %shl_ln1118_2 to i26

]]></Node>
<StgValue><ssdm name="zext_ln1118_32"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_22:286  %add_ln1118 = add i26 %zext_ln1118_32, %zext_ln1118_31

]]></Node>
<StgValue><ssdm name="add_ln1118"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="50" op_0_bw="50" op_1_bw="26" op_2_bw="24">
<![CDATA[
hls_label_22:287  %shl_ln728_88 = call i50 @_ssdm_op_BitConcatenate.i50.i26.i24(i26 %add_ln1118, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_88"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="51" op_0_bw="50">
<![CDATA[
hls_label_22:288  %zext_ln1118_33 = zext i50 %shl_ln728_88 to i51

]]></Node>
<StgValue><ssdm name="zext_ln1118_33"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="26" op_0_bw="26" op_1_bw="14" op_2_bw="12">
<![CDATA[
hls_label_22:289  %shl_ln1118_3 = call i26 @_ssdm_op_BitConcatenate.i26.i14.i12(i14 %data_7_V_read_12, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_3"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="27" op_0_bw="26">
<![CDATA[
hls_label_22:290  %zext_ln1118_34 = zext i26 %shl_ln1118_3 to i27

]]></Node>
<StgValue><ssdm name="zext_ln1118_34"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="18" op_0_bw="18" op_1_bw="14" op_2_bw="4">
<![CDATA[
hls_label_22:291  %shl_ln1118_4 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %data_7_V_read_12, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_4"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="27" op_0_bw="18">
<![CDATA[
hls_label_22:292  %zext_ln1118_35 = zext i18 %shl_ln1118_4 to i27

]]></Node>
<StgValue><ssdm name="zext_ln1118_35"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_22:293  %sub_ln1118_2 = sub i27 %zext_ln1118_35, %zext_ln1118_34

]]></Node>
<StgValue><ssdm name="sub_ln1118_2"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="51" op_0_bw="51" op_1_bw="27" op_2_bw="24">
<![CDATA[
hls_label_22:294  %shl_ln728_89 = call i51 @_ssdm_op_BitConcatenate.i51.i27.i24(i27 %sub_ln1118_2, i24 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_89"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="52" op_0_bw="51">
<![CDATA[
hls_label_22:295  %sext_ln728_72 = sext i51 %shl_ln728_89 to i52

]]></Node>
<StgValue><ssdm name="sext_ln728_72"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:308  %add_ln703_4 = add i52 %zext_ln728_10, %sext_ln728_58

]]></Node>
<StgValue><ssdm name="add_ln703_4"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:309  %add_ln703_5 = add i52 %add_ln703_4, %add_ln703

]]></Node>
<StgValue><ssdm name="add_ln703_5"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:310  %add_ln703_6 = add i52 %sext_ln728_61, %zext_ln728_27

]]></Node>
<StgValue><ssdm name="add_ln703_6"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:313  %add_ln703_9 = add i52 %add_ln703_8, %add_ln703_6

]]></Node>
<StgValue><ssdm name="add_ln703_9"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:314  %p_Val2_s = add i52 %add_ln703_9, %add_ln703_5

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:317  %add_ln703_13 = add i52 %add_ln703_12, %add_ln703_11

]]></Node>
<StgValue><ssdm name="add_ln703_13"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:318  %add_ln703_14 = add i52 %shl_ln728_48, %sext_ln728_66

]]></Node>
<StgValue><ssdm name="add_ln703_14"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="52" op_0_bw="51">
<![CDATA[
hls_label_22:320  %sext_ln703 = sext i51 %add_ln703_15 to i52

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:321  %add_ln703_16 = add i52 %sext_ln703, %zext_ln728_31

]]></Node>
<StgValue><ssdm name="add_ln703_16"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:322  %add_ln703_17 = add i52 %add_ln703_16, %add_ln703_14

]]></Node>
<StgValue><ssdm name="add_ln703_17"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:323  %acc_1_V = add i52 %add_ln703_17, %add_ln703_13

]]></Node>
<StgValue><ssdm name="acc_1_V"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="52" op_0_bw="50">
<![CDATA[
hls_label_22:325  %sext_ln703_1 = sext i50 %add_ln703_19 to i52

]]></Node>
<StgValue><ssdm name="sext_ln703_1"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:327  %add_ln703_21 = add i52 %add_ln703_20, %sext_ln703_1

]]></Node>
<StgValue><ssdm name="add_ln703_21"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:328  %add_ln703_22 = add i52 %shl_ln728_49, %zext_ln728_28

]]></Node>
<StgValue><ssdm name="add_ln703_22"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:331  %add_ln703_25 = add i52 %add_ln703_24, %add_ln703_22

]]></Node>
<StgValue><ssdm name="add_ln703_25"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:332  %acc_2_V = add i52 %add_ln703_25, %add_ln703_21

]]></Node>
<StgValue><ssdm name="acc_2_V"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:335  %add_ln703_29 = add i52 %add_ln703_28, %add_ln703_27

]]></Node>
<StgValue><ssdm name="add_ln703_29"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:336  %add_ln703_30 = add i52 %sext_ln728_62, %shl_ln728_62

]]></Node>
<StgValue><ssdm name="add_ln703_30"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:339  %add_ln703_33 = add i52 %add_ln703_32, %add_ln703_30

]]></Node>
<StgValue><ssdm name="add_ln703_33"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:340  %acc_3_V = add i52 %add_ln703_33, %add_ln703_29

]]></Node>
<StgValue><ssdm name="acc_3_V"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:343  %add_ln703_37 = add i52 %add_ln703_36, %add_ln703_35

]]></Node>
<StgValue><ssdm name="add_ln703_37"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:344  %add_ln703_38 = add i52 %zext_ln728_23, %shl_ln728_63

]]></Node>
<StgValue><ssdm name="add_ln703_38"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:347  %add_ln703_41 = add i52 %add_ln703_40, %add_ln703_38

]]></Node>
<StgValue><ssdm name="add_ln703_41"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:348  %acc_4_V = add i52 %add_ln703_41, %add_ln703_37

]]></Node>
<StgValue><ssdm name="acc_4_V"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:351  %add_ln703_45 = add i52 %add_ln703_44, %add_ln703_43

]]></Node>
<StgValue><ssdm name="add_ln703_45"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:352  %add_ln703_46 = add i52 %shl_ln728_52, %zext_ln728_29

]]></Node>
<StgValue><ssdm name="add_ln703_46"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
hls_label_22:353  %add_ln703_47 = add i51 %zext_ln1118_33, -11063835754496

]]></Node>
<StgValue><ssdm name="add_ln703_47"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
hls_label_22:354  %add_ln703_48 = add i51 %add_ln703_47, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="add_ln703_48"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="52" op_0_bw="51">
<![CDATA[
hls_label_22:355  %sext_ln703_2 = sext i51 %add_ln703_48 to i52

]]></Node>
<StgValue><ssdm name="sext_ln703_2"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:356  %add_ln703_49 = add i52 %sext_ln703_2, %add_ln703_46

]]></Node>
<StgValue><ssdm name="add_ln703_49"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:357  %acc_5_V = add i52 %add_ln703_49, %add_ln703_45

]]></Node>
<StgValue><ssdm name="acc_5_V"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="52" op_0_bw="51">
<![CDATA[
hls_label_22:359  %sext_ln703_3 = sext i51 %add_ln703_51 to i52

]]></Node>
<StgValue><ssdm name="sext_ln703_3"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:361  %add_ln703_53 = add i52 %add_ln703_52, %sext_ln703_3

]]></Node>
<StgValue><ssdm name="add_ln703_53"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:362  %add_ln703_54 = add i52 %sext_ln728_63, %shl_ln728_65

]]></Node>
<StgValue><ssdm name="add_ln703_54"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:363  %add_ln703_55 = add i52 %sext_ln728_72, -1958505086976

]]></Node>
<StgValue><ssdm name="add_ln703_55"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:364  %add_ln703_56 = add i52 %add_ln703_55, %zext_ln728_32

]]></Node>
<StgValue><ssdm name="add_ln703_56"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:365  %add_ln703_57 = add i52 %add_ln703_56, %add_ln703_54

]]></Node>
<StgValue><ssdm name="add_ln703_57"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:366  %acc_6_V = add i52 %add_ln703_57, %add_ln703_53

]]></Node>
<StgValue><ssdm name="acc_6_V"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:369  %add_ln703_61 = add i52 %add_ln703_60, %add_ln703_59

]]></Node>
<StgValue><ssdm name="add_ln703_61"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:370  %add_ln703_62 = add i52 %zext_ln728_24, %sext_ln728_67

]]></Node>
<StgValue><ssdm name="add_ln703_62"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:373  %add_ln703_65 = add i52 %add_ln703_64, %add_ln703_62

]]></Node>
<StgValue><ssdm name="add_ln703_65"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:374  %acc_7_V = add i52 %add_ln703_65, %add_ln703_61

]]></Node>
<StgValue><ssdm name="acc_7_V"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="52" op_0_bw="51">
<![CDATA[
hls_label_22:377  %zext_ln703 = zext i51 %add_ln703_68 to i52

]]></Node>
<StgValue><ssdm name="zext_ln703"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:378  %add_ln703_69 = add i52 %zext_ln703, %add_ln703_67

]]></Node>
<StgValue><ssdm name="add_ln703_69"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:379  %add_ln703_70 = add i52 %sext_ln728_64, %shl_ln728_67

]]></Node>
<StgValue><ssdm name="add_ln703_70"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:382  %add_ln703_73 = add i52 %add_ln703_72, %add_ln703_70

]]></Node>
<StgValue><ssdm name="add_ln703_73"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:383  %acc_8_V = add i52 %add_ln703_73, %add_ln703_69

]]></Node>
<StgValue><ssdm name="acc_8_V"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
hls_label_22:385  %add_ln703_76 = add i51 %zext_ln728_14, %sext_ln728_60

]]></Node>
<StgValue><ssdm name="add_ln703_76"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="52" op_0_bw="51">
<![CDATA[
hls_label_22:386  %sext_ln703_4 = sext i51 %add_ln703_76 to i52

]]></Node>
<StgValue><ssdm name="sext_ln703_4"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:387  %add_ln703_77 = add i52 %sext_ln703_4, %add_ln703_75

]]></Node>
<StgValue><ssdm name="add_ln703_77"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:388  %add_ln703_78 = add i52 %zext_ln728_25, %sext_ln728_68

]]></Node>
<StgValue><ssdm name="add_ln703_78"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:391  %add_ln703_81 = add i52 %add_ln703_80, %add_ln703_78

]]></Node>
<StgValue><ssdm name="add_ln703_81"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:392  %acc_9_V = add i52 %add_ln703_81, %add_ln703_77

]]></Node>
<StgValue><ssdm name="acc_9_V"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="52" op_0_bw="51">
<![CDATA[
hls_label_22:394  %sext_ln703_5 = sext i51 %add_ln703_83 to i52

]]></Node>
<StgValue><ssdm name="sext_ln703_5"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:396  %add_ln703_85 = add i52 %add_ln703_84, %sext_ln703_5

]]></Node>
<StgValue><ssdm name="add_ln703_85"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:397  %add_ln703_86 = add i52 %zext_ln728_26, %sext_ln728_69

]]></Node>
<StgValue><ssdm name="add_ln703_86"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="50" op_0_bw="49">
<![CDATA[
hls_label_22:399  %sext_ln703_6 = sext i49 %add_ln703_87 to i50

]]></Node>
<StgValue><ssdm name="sext_ln703_6"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
hls_label_22:400  %add_ln703_88 = add i50 %sext_ln703_6, %zext_ln1118_26

]]></Node>
<StgValue><ssdm name="add_ln703_88"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="52" op_0_bw="50">
<![CDATA[
hls_label_22:401  %sext_ln703_7 = sext i50 %add_ln703_88 to i52

]]></Node>
<StgValue><ssdm name="sext_ln703_7"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:402  %add_ln703_89 = add i52 %sext_ln703_7, %add_ln703_86

]]></Node>
<StgValue><ssdm name="add_ln703_89"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:403  %acc_10_V = add i52 %add_ln703_89, %add_ln703_85

]]></Node>
<StgValue><ssdm name="acc_10_V"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:404  %add_ln703_91 = add i52 %zext_ln728_9, %shl_ln728_10

]]></Node>
<StgValue><ssdm name="add_ln703_91"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="52" op_0_bw="51">
<![CDATA[
hls_label_22:406  %sext_ln703_8 = sext i51 %add_ln703_92 to i52

]]></Node>
<StgValue><ssdm name="sext_ln703_8"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:407  %add_ln703_93 = add i52 %sext_ln703_8, %add_ln703_91

]]></Node>
<StgValue><ssdm name="add_ln703_93"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:408  %add_ln703_94 = add i52 %sext_ln728_65, %zext_ln728_30

]]></Node>
<StgValue><ssdm name="add_ln703_94"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:410  %add_ln703_96 = add i52 %add_ln703_95, %add_ln703_94

]]></Node>
<StgValue><ssdm name="add_ln703_96"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
hls_label_22:411  %acc_11_V = add i52 %add_ln703_96, %add_ln703_93

]]></Node>
<StgValue><ssdm name="acc_11_V"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="16" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_22:412  %res_0_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i52.i32.i32(i52 %p_Val2_s, i32 36, i32 51)

]]></Node>
<StgValue><ssdm name="res_0_V_write_assign"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="16" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_22:413  %res_1_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i52.i32.i32(i52 %acc_1_V, i32 36, i32 51)

]]></Node>
<StgValue><ssdm name="res_1_V_write_assign"/></StgValue>
</operation>

<operation id="417" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="16" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_22:414  %res_2_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i52.i32.i32(i52 %acc_2_V, i32 36, i32 51)

]]></Node>
<StgValue><ssdm name="res_2_V_write_assign"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="16" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_22:415  %res_3_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i52.i32.i32(i52 %acc_3_V, i32 36, i32 51)

]]></Node>
<StgValue><ssdm name="res_3_V_write_assign"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="16" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_22:416  %res_4_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i52.i32.i32(i52 %acc_4_V, i32 36, i32 51)

]]></Node>
<StgValue><ssdm name="res_4_V_write_assign"/></StgValue>
</operation>

<operation id="420" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="16" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_22:417  %res_5_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i52.i32.i32(i52 %acc_5_V, i32 36, i32 51)

]]></Node>
<StgValue><ssdm name="res_5_V_write_assign"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="16" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_22:418  %res_6_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i52.i32.i32(i52 %acc_6_V, i32 36, i32 51)

]]></Node>
<StgValue><ssdm name="res_6_V_write_assign"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="16" op_0_bw="16" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_22:419  %res_7_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i52.i32.i32(i52 %acc_7_V, i32 36, i32 51)

]]></Node>
<StgValue><ssdm name="res_7_V_write_assign"/></StgValue>
</operation>

<operation id="423" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="16" op_0_bw="16" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_22:420  %res_8_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i52.i32.i32(i52 %acc_8_V, i32 36, i32 51)

]]></Node>
<StgValue><ssdm name="res_8_V_write_assign"/></StgValue>
</operation>

<operation id="424" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="16" op_0_bw="16" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_22:421  %res_9_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i52.i32.i32(i52 %acc_9_V, i32 36, i32 51)

]]></Node>
<StgValue><ssdm name="res_9_V_write_assign"/></StgValue>
</operation>

<operation id="425" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="16" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_22:422  %res_10_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i52.i32.i32(i52 %acc_10_V, i32 36, i32 51)

]]></Node>
<StgValue><ssdm name="res_10_V_write_assign"/></StgValue>
</operation>

<operation id="426" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="16" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_22:423  %res_11_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i52.i32.i32(i52 %acc_11_V, i32 36, i32 51)

]]></Node>
<StgValue><ssdm name="res_11_V_write_assign"/></StgValue>
</operation>

<operation id="427" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
hls_label_22:424  %mrv = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %res_0_V_write_assign, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="428" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
hls_label_22:425  %mrv_1 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv, i16 %res_1_V_write_assign, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="429" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
hls_label_22:426  %mrv_2 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_1, i16 %res_2_V_write_assign, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="430" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
hls_label_22:427  %mrv_3 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_2, i16 %res_3_V_write_assign, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="431" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
hls_label_22:428  %mrv_4 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_3, i16 %res_4_V_write_assign, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="432" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
hls_label_22:429  %mrv_5 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_4, i16 %res_5_V_write_assign, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="433" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
hls_label_22:430  %mrv_6 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_5, i16 %res_6_V_write_assign, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="434" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
hls_label_22:431  %mrv_7 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_6, i16 %res_7_V_write_assign, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="435" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
hls_label_22:432  %mrv_8 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_7, i16 %res_8_V_write_assign, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="436" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
hls_label_22:433  %mrv_9 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_8, i16 %res_9_V_write_assign, 9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="437" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
hls_label_22:434  %mrv_10 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_9, i16 %res_10_V_write_assign, 10

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="438" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="192" op_0_bw="192" op_1_bw="16">
<![CDATA[
hls_label_22:435  %mrv_11 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_10, i16 %res_11_V_write_assign, 11

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="439" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="192">
<![CDATA[
hls_label_22:436  ret { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_11

]]></Node>
<StgValue><ssdm name="ret_ln127"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
