// Seed: 3828928567
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output tri0 id_1;
  genvar id_3;
  assign id_1 = 1;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout logic [7:0] id_1;
  xnor primCall (id_3, id_1, id_2);
  module_0 modCall_1 (
      id_5,
      id_4
  );
endmodule
module module_2 (
    input supply1 id_0,
    output tri0 id_1,
    input tri0 id_2,
    output tri id_3
);
  logic id_5;
  ;
  if (1'b0) wire id_6;
  else begin : LABEL_0
    assign id_1 = -1;
  end
  localparam id_7 = (1);
  parameter id_8 = 1;
  logic [-1 : 1] id_9;
  module_0 modCall_1 (
      id_5,
      id_9
  );
endmodule
