#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27b4b20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27aabc0 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x27e5dd0 .functor NOT 1, L_0x27e68e0, C4<0>, C4<0>, C4<0>;
L_0x27e6700 .functor XOR 1, L_0x27e6450, L_0x27e65a0, C4<0>, C4<0>;
L_0x27e6870 .functor XOR 1, L_0x27e6700, L_0x27e67a0, C4<0>, C4<0>;
v0x27e5190_0 .net *"_ivl_10", 0 0, L_0x27e67a0;  1 drivers
v0x27e5290_0 .net *"_ivl_12", 0 0, L_0x27e6870;  1 drivers
v0x27e5370_0 .net *"_ivl_2", 0 0, L_0x27e6390;  1 drivers
v0x27e5430_0 .net *"_ivl_4", 0 0, L_0x27e6450;  1 drivers
v0x27e5510_0 .net *"_ivl_6", 0 0, L_0x27e65a0;  1 drivers
v0x27e5640_0 .net *"_ivl_8", 0 0, L_0x27e6700;  1 drivers
v0x27e5720_0 .var "clk", 0 0;
v0x27e57c0_0 .var/2u "stats1", 159 0;
v0x27e5880_0 .var/2u "strobe", 0 0;
v0x27e59d0_0 .net "tb_match", 0 0, L_0x27e68e0;  1 drivers
v0x27e5a90_0 .net "tb_mismatch", 0 0, L_0x27e5dd0;  1 drivers
v0x27e5b50_0 .net "x", 0 0, v0x27e3880_0;  1 drivers
v0x27e5bf0_0 .net "y", 0 0, v0x27e3940_0;  1 drivers
v0x27e5c90_0 .net "z_dut", 0 0, L_0x27e62e0;  1 drivers
v0x27e5d30_0 .net "z_ref", 0 0, L_0x27e5f40;  1 drivers
L_0x27e6390 .concat [ 1 0 0 0], L_0x27e5f40;
L_0x27e6450 .concat [ 1 0 0 0], L_0x27e5f40;
L_0x27e65a0 .concat [ 1 0 0 0], L_0x27e62e0;
L_0x27e67a0 .concat [ 1 0 0 0], L_0x27e5f40;
L_0x27e68e0 .cmp/eeq 1, L_0x27e6390, L_0x27e6870;
S_0x27b5e40 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x27aabc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x27e5ea0 .functor NOT 1, v0x27e3940_0, C4<0>, C4<0>, C4<0>;
L_0x27e5f40 .functor OR 1, v0x27e3880_0, L_0x27e5ea0, C4<0>, C4<0>;
v0x27b4220_0 .net *"_ivl_0", 0 0, L_0x27e5ea0;  1 drivers
v0x27b42c0_0 .net "x", 0 0, v0x27e3880_0;  alias, 1 drivers
v0x27e3380_0 .net "y", 0 0, v0x27e3940_0;  alias, 1 drivers
v0x27e3420_0 .net "z", 0 0, L_0x27e5f40;  alias, 1 drivers
S_0x27e3560 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x27aabc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x27e37a0_0 .net "clk", 0 0, v0x27e5720_0;  1 drivers
v0x27e3880_0 .var "x", 0 0;
v0x27e3940_0 .var "y", 0 0;
E_0x27bc730 .event negedge, v0x27e37a0_0;
E_0x27bc8d0/0 .event negedge, v0x27e37a0_0;
E_0x27bc8d0/1 .event posedge, v0x27e37a0_0;
E_0x27bc8d0 .event/or E_0x27bc8d0/0, E_0x27bc8d0/1;
S_0x27e39e0 .scope module, "top_module1" "top_module" 3 76, 4 1 0, S_0x27aabc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
v0x27e4b50_0 .net "a", 0 0, L_0x27e6070;  1 drivers
v0x27e4c40_0 .net "b", 0 0, L_0x27e6120;  1 drivers
v0x27e4d50_0 .net "x", 0 0, v0x27e3880_0;  alias, 1 drivers
v0x27e4df0_0 .net "y", 0 0, v0x27e3940_0;  alias, 1 drivers
v0x27e4f20_0 .net "z", 0 0, L_0x27e62e0;  alias, 1 drivers
S_0x27e3bc0 .scope module, "and1" "andGate" 4 8, 4 13 0, S_0x27e39e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x27e6070 .functor AND 1, v0x27e3880_0, v0x27e3940_0, C4<1>, C4<1>;
v0x27e3e30_0 .net "a", 0 0, v0x27e3880_0;  alias, 1 drivers
v0x27e3f40_0 .net "b", 0 0, v0x27e3940_0;  alias, 1 drivers
v0x27e4050_0 .net "z", 0 0, L_0x27e6070;  alias, 1 drivers
S_0x27e4150 .scope module, "and2" "andGate" 4 9, 4 13 0, S_0x27e39e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x27e6120 .functor AND 1, v0x27e3940_0, v0x27e3880_0, C4<1>, C4<1>;
v0x27e43a0_0 .net "a", 0 0, v0x27e3940_0;  alias, 1 drivers
v0x27e4460_0 .net "b", 0 0, v0x27e3880_0;  alias, 1 drivers
v0x27e4520_0 .net "z", 0 0, L_0x27e6120;  alias, 1 drivers
S_0x27e4620 .scope module, "and3" "andGate" 4 10, 4 13 0, S_0x27e39e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x27e62e0 .functor AND 1, L_0x27e6070, L_0x27e6120, C4<1>, C4<1>;
v0x27e48a0_0 .net "a", 0 0, L_0x27e6070;  alias, 1 drivers
v0x27e4970_0 .net "b", 0 0, L_0x27e6120;  alias, 1 drivers
v0x27e4a40_0 .net "z", 0 0, L_0x27e62e0;  alias, 1 drivers
S_0x27e4fe0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x27aabc0;
 .timescale -12 -12;
E_0x27bcb20 .event anyedge, v0x27e5880_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27e5880_0;
    %nor/r;
    %assign/vec4 v0x27e5880_0, 0;
    %wait E_0x27bcb20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27e3560;
T_1 ;
    %wait E_0x27bc8d0;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x27e3940_0, 0;
    %assign/vec4 v0x27e3880_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x27e3560;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27bc730;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x27aabc0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e5720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e5880_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x27aabc0;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x27e5720_0;
    %inv;
    %store/vec4 v0x27e5720_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x27aabc0;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27e37a0_0, v0x27e5a90_0, v0x27e5b50_0, v0x27e5bf0_0, v0x27e5d30_0, v0x27e5c90_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x27aabc0;
T_6 ;
    %load/vec4 v0x27e57c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x27e57c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27e57c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0x27e57c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27e57c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27e57c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27e57c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x27aabc0;
T_7 ;
    %wait E_0x27bc8d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27e57c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e57c0_0, 4, 32;
    %load/vec4 v0x27e59d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x27e57c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e57c0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27e57c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e57c0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x27e5d30_0;
    %load/vec4 v0x27e5d30_0;
    %load/vec4 v0x27e5c90_0;
    %xor;
    %load/vec4 v0x27e5d30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x27e57c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e57c0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x27e57c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e57c0_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can10_depth0/machine/mt2015_q4/iter0/response4/top_module.sv";
