# TCL File Generated by Component Editor 11.0
# Wed Dec 14 01:11:30 EST 2011
# DO NOT MODIFY


# +-----------------------------------
# | 
# | ports2avalon "USBPorts 2 Avalon" v1.0
# | qqqqqqq 2011.12.14.01:11:30
# | USBPorts to Avalon Master Bridge
# | 
# | E:/Stuff/Project/ece1749/trunk/new/ip/ports2avalon/ports2avalon.v
# | 
# |    ./ports2avalon.v syn, sim
# | 
# +-----------------------------------

# +-----------------------------------
# | request TCL package from ACDS 11.0
# | 
package require -exact sopc 11.0
# | 
# +-----------------------------------

# +-----------------------------------
# | module ports2avalon
# | 
set_module_property DESCRIPTION "USBPorts to Avalon Master Bridge"
set_module_property NAME ports2avalon
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR qqqqqqq
set_module_property DISPLAY_NAME "USBPorts 2 Avalon"
set_module_property TOP_LEVEL_HDL_FILE ports2avalon.v
set_module_property TOP_LEVEL_HDL_MODULE ports2avalon
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL TRUE
set_module_property FIX_110_VIP_PATH false
# | 
# +-----------------------------------

# +-----------------------------------
# | files
# | 
add_file ports2avalon.v {SYNTHESIS SIMULATION}
# | 
# +-----------------------------------

# +-----------------------------------
# | parameters
# | 
add_parameter ADDRESS_WIDTH INTEGER 32
set_parameter_property ADDRESS_WIDTH DEFAULT_VALUE 32
set_parameter_property ADDRESS_WIDTH DISPLAY_NAME ADDRESS_WIDTH
set_parameter_property ADDRESS_WIDTH TYPE INTEGER
set_parameter_property ADDRESS_WIDTH UNITS None
set_parameter_property ADDRESS_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property ADDRESS_WIDTH AFFECTS_GENERATION false
set_parameter_property ADDRESS_WIDTH HDL_PARAMETER true
# | 
# +-----------------------------------

# +-----------------------------------
# | display items
# | 
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point clock
# | 
add_interface clock clock end
set_interface_property clock clockRate 0

set_interface_property clock ENABLED true

add_interface_port clock clk clk Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point reset
# | 
add_interface reset reset end
set_interface_property reset associatedClock ""
set_interface_property reset synchronousEdges NONE

set_interface_property reset ENABLED true

add_interface_port reset reset_n reset_n Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point master
# | 
add_interface master avalon start
set_interface_property master addressUnits SYMBOLS
set_interface_property master associatedClock clock
set_interface_property master associatedReset reset
set_interface_property master bitsPerSymbol 8
set_interface_property master burstOnBurstBoundariesOnly false
set_interface_property master burstcountUnits WORDS
set_interface_property master doStreamReads false
set_interface_property master doStreamWrites false
set_interface_property master holdTime 0
set_interface_property master linewrapBursts false
set_interface_property master maximumPendingReadTransactions 0
set_interface_property master readLatency 0
set_interface_property master readWaitTime 1
set_interface_property master setupTime 0
set_interface_property master timingUnits Cycles
set_interface_property master writeWaitTime 0

set_interface_property master ENABLED true

add_interface_port master address address Output ADDRESS_WIDTH
add_interface_port master read read Output 1
add_interface_port master readdata readdata Input 32
add_interface_port master write write Output 1
add_interface_port master writedata writedata Output 32
add_interface_port master waitrequest waitrequest Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point usb
# | 
add_interface usb conduit end

set_interface_property usb ENABLED true

add_interface_port usb usb_address export Input 32
add_interface_port usb usb_address_ready export Input 1
add_interface_port usb usb_writedata export Input 32
add_interface_port usb usb_writedata_ready export Input 1
add_interface_port usb usb_readdata export Output 32
add_interface_port usb usb_readdata_ready export Output 1
add_interface_port usb usb_address_want export Output 1
add_interface_port usb usb_writedata_want export Output 1
add_interface_port usb usb_readdata_want export Input 1
# | 
# +-----------------------------------
