==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7866:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:49 ; elapsed = 00:01:53 . Memory (MB): peak = 693.344 ; gain = 320.734 ; free physical = 212 ; free virtual = 9120
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:49 ; elapsed = 00:01:53 . Memory (MB): peak = 693.344 ; gain = 320.734 ; free physical = 212 ; free virtual = 9120
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:51 ; elapsed = 00:01:54 . Memory (MB): peak = 693.344 ; gain = 320.734 ; free physical = 175 ; free virtual = 9095
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'int_56_div7' into 'operator_int_56_div7' (test.cpp:6941) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div7' (test.cpp:6957) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div7' into 'operator_double_div7' (test.cpp:6988) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div7' (test.cpp:6990) automatically.
WARNING: [SYNCHK 200-23] test.cpp:6932: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:51 ; elapsed = 00:01:55 . Memory (MB): peak = 693.344 ; gain = 320.734 ; free physical = 164 ; free virtual = 9086
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:6929) in function 'int_56_div7' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div7' into 'lut_div7_chunk' (test.cpp:3956) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div7' into 'lut_div7_chunk' (test.cpp:3957) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div7' into 'lut_div7_chunk' (test.cpp:3958) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div7' into 'lut_div7_chunk' (test.cpp:3959) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div7' into 'lut_div7_chunk' (test.cpp:3960) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q2_div7' into 'lut_div7_chunk' (test.cpp:3961) automatically.
INFO: [XFORM 203-602] Inlining function 'int_56_div7' into 'operator_int_56_div7' (test.cpp:6941) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div7' (test.cpp:6957) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div7' into 'operator_double_div7' (test.cpp:6988) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div7' (test.cpp:6990) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:6970:7) in function 'operator_double_div7'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test.cpp:6971:8) to (test.cpp:6989:3) in function 'operator_double_div7'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:52 ; elapsed = 00:01:55 . Memory (MB): peak = 772.613 ; gain = 400.004 ; free physical = 131 ; free virtual = 9039
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:52 ; elapsed = 00:01:56 . Memory (MB): peak = 772.613 ; gain = 400.004 ; free physical = 151 ; free virtual = 9060
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div7' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div7/in' to 'operator_double_div7/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div7_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.01 seconds; current allocated memory: 325.476 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 325.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (41.4104ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('call_ret4_7_i_i', test.cpp:6933->test.cpp:6941->test.cpp:6988) to 'lut_div7_chunk' (3.67 ns)
	'call' operation ('call_ret4_8_i_i', test.cpp:6933->test.cpp:6941->test.cpp:6988) to 'lut_div7_chunk' (3.67 ns)
	'call' operation ('call_ret4_9_i_i', test.cpp:6933->test.cpp:6941->test.cpp:6988) to 'lut_div7_chunk' (3.67 ns)
	'call' operation ('call_ret4_i_i_9', test.cpp:6933->test.cpp:6941->test.cpp:6988) to 'lut_div7_chunk' (3.67 ns)
	'call' operation ('call_ret4_10_i_i', test.cpp:6933->test.cpp:6941->test.cpp:6988) to 'lut_div7_chunk' (3.67 ns)
	'call' operation ('call_ret4_11_i_i', test.cpp:6933->test.cpp:6941->test.cpp:6988) to 'lut_div7_chunk' (3.67 ns)
	'call' operation ('call_ret4_12_i_i', test.cpp:6933->test.cpp:6941->test.cpp:6988) to 'lut_div7_chunk' (3.67 ns)
	'call' operation ('call_ret4_13_i_i', test.cpp:6933->test.cpp:6941->test.cpp:6988) to 'lut_div7_chunk' (3.67 ns)
	'call' operation ('call_ret4_14_i_i', test.cpp:6933->test.cpp:6941->test.cpp:6988) to 'lut_div7_chunk' (3.67 ns)
	'call' operation ('call_ret4_15_i_i', test.cpp:6933->test.cpp:6941->test.cpp:6988) to 'lut_div7_chunk' (3.67 ns)
	'call' operation ('call_ret4_16_i_i', test.cpp:6933->test.cpp:6941->test.cpp:6988) to 'lut_div7_chunk' (3.67 ns)
	multiplexor before 'phi' operation ('mant.V') with incoming values : ('ssdm_int<52 + 1024 * 0, false>.V', test.cpp:6547->test.cpp:6957) ('new_mant.V', test.cpp:6988) (1.06 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 326.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 326.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div7_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'operator_double_div7_mux_646_1_1_1' to 'operator_double_dbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_double_dbkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div7_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 327.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div7/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div7' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div7'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 329.387 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:54 ; elapsed = 00:01:58 . Memory (MB): peak = 772.613 ; gain = 400.004 ; free physical = 442 ; free virtual = 9327
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div7.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div7.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div7.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div9'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7866:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:11:47 ; elapsed = 00:20:56 . Memory (MB): peak = 756.609 ; gain = 384.000 ; free physical = 1777 ; free virtual = 8944
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:11:47 ; elapsed = 00:20:56 . Memory (MB): peak = 756.609 ; gain = 384.000 ; free physical = 1777 ; free virtual = 8944
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:11:48 ; elapsed = 00:20:57 . Memory (MB): peak = 756.609 ; gain = 384.000 ; free physical = 1763 ; free virtual = 8937
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'int_56_div7' into 'operator_int_56_div7' (test.cpp:6941) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div7' (test.cpp:6957) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div7' into 'operator_double_div7' (test.cpp:6988) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div7' (test.cpp:6990) automatically.
WARNING: [SYNCHK 200-23] test.cpp:6932: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:11:49 ; elapsed = 00:20:57 . Memory (MB): peak = 756.609 ; gain = 384.000 ; free physical = 1744 ; free virtual = 8921
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:6929) in function 'int_56_div7' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div7' into 'lut_div7_chunk' (test.cpp:3956) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div7' into 'lut_div7_chunk' (test.cpp:3957) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div7' into 'lut_div7_chunk' (test.cpp:3958) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div7' into 'lut_div7_chunk' (test.cpp:3959) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div7' into 'lut_div7_chunk' (test.cpp:3960) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q2_div7' into 'lut_div7_chunk' (test.cpp:3961) automatically.
INFO: [XFORM 203-602] Inlining function 'int_56_div7' into 'operator_int_56_div7' (test.cpp:6941) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div7' (test.cpp:6957) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div7' into 'operator_double_div7' (test.cpp:6988) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div7' (test.cpp:6990) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:6970:7) in function 'operator_double_div7'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test.cpp:6971:8) to (test.cpp:6989:3) in function 'operator_double_div7'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:11:49 ; elapsed = 00:20:58 . Memory (MB): peak = 820.609 ; gain = 448.000 ; free physical = 1687 ; free virtual = 8867
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:11:49 ; elapsed = 00:20:58 . Memory (MB): peak = 820.609 ; gain = 448.000 ; free physical = 1729 ; free virtual = 8909
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div7' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div7/in' to 'operator_double_div7/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div7_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 248.01 seconds; current allocated memory: 392.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 392.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (41.4104ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('call_ret4_7_i_i', test.cpp:6933->test.cpp:6941->test.cpp:6988) to 'lut_div7_chunk' (3.67 ns)
	'call' operation ('call_ret4_8_i_i', test.cpp:6933->test.cpp:6941->test.cpp:6988) to 'lut_div7_chunk' (3.67 ns)
	'call' operation ('call_ret4_9_i_i', test.cpp:6933->test.cpp:6941->test.cpp:6988) to 'lut_div7_chunk' (3.67 ns)
	'call' operation ('call_ret4_i_i_9', test.cpp:6933->test.cpp:6941->test.cpp:6988) to 'lut_div7_chunk' (3.67 ns)
	'call' operation ('call_ret4_10_i_i', test.cpp:6933->test.cpp:6941->test.cpp:6988) to 'lut_div7_chunk' (3.67 ns)
	'call' operation ('call_ret4_11_i_i', test.cpp:6933->test.cpp:6941->test.cpp:6988) to 'lut_div7_chunk' (3.67 ns)
	'call' operation ('call_ret4_12_i_i', test.cpp:6933->test.cpp:6941->test.cpp:6988) to 'lut_div7_chunk' (3.67 ns)
	'call' operation ('call_ret4_13_i_i', test.cpp:6933->test.cpp:6941->test.cpp:6988) to 'lut_div7_chunk' (3.67 ns)
	'call' operation ('call_ret4_14_i_i', test.cpp:6933->test.cpp:6941->test.cpp:6988) to 'lut_div7_chunk' (3.67 ns)
	'call' operation ('call_ret4_15_i_i', test.cpp:6933->test.cpp:6941->test.cpp:6988) to 'lut_div7_chunk' (3.67 ns)
	'call' operation ('call_ret4_16_i_i', test.cpp:6933->test.cpp:6941->test.cpp:6988) to 'lut_div7_chunk' (3.67 ns)
	multiplexor before 'phi' operation ('mant.V') with incoming values : ('ssdm_int<52 + 1024 * 0, false>.V', test.cpp:6547->test.cpp:6957) ('new_mant.V', test.cpp:6988) (1.06 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 393.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 393.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div7_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'operator_double_div7_mux_646_1_1_1' to 'operator_double_dbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_double_dbkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div7_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 394.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div7/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div7' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div7'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 396.170 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:11:51 ; elapsed = 00:21:00 . Memory (MB): peak = 820.609 ; gain = 448.000 ; free physical = 1719 ; free virtual = 8930
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div7.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div7.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div7.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div9'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:10:54 ; elapsed = 00:15:47 . Memory (MB): peak = 693.180 ; gain = 320.578 ; free physical = 2099 ; free virtual = 10035
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:10:54 ; elapsed = 00:15:47 . Memory (MB): peak = 693.180 ; gain = 320.578 ; free physical = 2099 ; free virtual = 10035
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:10:55 ; elapsed = 00:15:48 . Memory (MB): peak = 693.180 ; gain = 320.578 ; free physical = 2095 ; free virtual = 10036
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div7_chunk' into 'int_56_div7' (test.cpp:497) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div7' (test.cpp:523) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div7' into 'operator_double_div7' (test.cpp:552) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div7' (test.cpp:557) automatically.
WARNING: [SYNCHK 200-23] test.cpp:500: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:10:55 ; elapsed = 00:15:49 . Memory (MB): peak = 693.180 ; gain = 320.578 ; free physical = 2085 ; free virtual = 10026
INFO: [XFORM 203-602] Inlining function 'lut_div7_chunk' into 'int_56_div7' (test.cpp:497) automatically.
INFO: [XFORM 203-602] Inlining function 'int_56_div7' into 'operator_int_56_div7' (test.cpp:508) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div7' (test.cpp:523) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div7' into 'operator_double_div7' (test.cpp:552) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div7' (test.cpp:557) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:499:6) in function 'operator_double_div7'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:10:55 ; elapsed = 00:15:49 . Memory (MB): peak = 693.180 ; gain = 320.578 ; free physical = 2035 ; free virtual = 9978
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:10:55 ; elapsed = 00:15:49 . Memory (MB): peak = 693.180 ; gain = 320.578 ; free physical = 2033 ; free virtual = 9977
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div7' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div7/in' to 'operator_double_div7/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.292ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'shl' operation ('r.V', test.cpp:548) (2.29 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 238.94 seconds; current allocated memory: 280.142 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 280.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div7/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div7' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_double_div7_r0' to 'operator_double_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div7_r1' to 'operator_double_dcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div7_r2' to 'operator_double_ddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div7_q0' to 'operator_double_deOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div7_q1' to 'operator_double_dfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div7_q2' to 'operator_double_dg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div7_lshr_52ns_11ns_52_7_1' to 'operator_double_dhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div7_shl_56ns_11ns_56_7_1' to 'operator_double_dibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div7_lshr_56ns_6ns_56_7_1' to 'operator_double_djbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_double_dhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_double_dibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_double_djbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div7'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 281.806 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dhbi'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dibs'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_djbC'
INFO: [RTMG 210-279] Implementing memory 'operator_double_dbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_ddEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_deOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dg8j_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:10:57 ; elapsed = 00:15:51 . Memory (MB): peak = 693.180 ; gain = 320.578 ; free physical = 2028 ; free virtual = 9974
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div7.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div7.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div7.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div9'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:11:05 ; elapsed = 00:14:38 . Memory (MB): peak = 693.184 ; gain = 320.578 ; free physical = 2183 ; free virtual = 9985
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:11:05 ; elapsed = 00:14:38 . Memory (MB): peak = 693.184 ; gain = 320.578 ; free physical = 2184 ; free virtual = 9985
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:11:06 ; elapsed = 00:14:39 . Memory (MB): peak = 693.184 ; gain = 320.578 ; free physical = 2181 ; free virtual = 9985
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div7_chunk' into 'int_56_div7' (test.cpp:497) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div7' (test.cpp:523) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div7' into 'operator_double_div7' (test.cpp:552) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div7' (test.cpp:557) automatically.
WARNING: [SYNCHK 200-23] test.cpp:500: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:11:06 ; elapsed = 00:14:39 . Memory (MB): peak = 693.184 ; gain = 320.578 ; free physical = 2170 ; free virtual = 9976
INFO: [XFORM 203-602] Inlining function 'lut_div7_chunk' into 'int_56_div7' (test.cpp:497) automatically.
INFO: [XFORM 203-602] Inlining function 'int_56_div7' into 'operator_int_56_div7' (test.cpp:508) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div7' (test.cpp:523) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div7' into 'operator_double_div7' (test.cpp:552) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div7' (test.cpp:557) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:499:6) in function 'operator_double_div7'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:11:06 ; elapsed = 00:14:40 . Memory (MB): peak = 693.184 ; gain = 320.578 ; free physical = 2120 ; free virtual = 9927
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:11:07 ; elapsed = 00:14:40 . Memory (MB): peak = 693.184 ; gain = 320.578 ; free physical = 2118 ; free virtual = 9926
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div7' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div7/in' to 'operator_double_div7/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 217.74 seconds; current allocated memory: 279.158 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 279.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div7/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div7' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_double_div7_r0' to 'operator_double_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div7_r1' to 'operator_double_dcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div7_r2' to 'operator_double_ddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div7_q0' to 'operator_double_deOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div7_q1' to 'operator_double_dfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div7_q2' to 'operator_double_dg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div7'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 280.458 MB.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_ddEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_deOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dg8j_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:11:08 ; elapsed = 00:14:41 . Memory (MB): peak = 693.184 ; gain = 320.578 ; free physical = 2091 ; free virtual = 9902
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div7.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div7.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div7.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div9'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:13:57 ; elapsed = 00:19:37 . Memory (MB): peak = 693.211 ; gain = 320.605 ; free physical = 2147 ; free virtual = 9894
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:13:57 ; elapsed = 00:19:37 . Memory (MB): peak = 693.211 ; gain = 320.605 ; free physical = 2147 ; free virtual = 9894
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:13:58 ; elapsed = 00:19:38 . Memory (MB): peak = 693.211 ; gain = 320.605 ; free physical = 2163 ; free virtual = 9912
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div7_chunk' into 'int_56_div7' (test.cpp:497) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div7' (test.cpp:523) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div7' into 'operator_double_div7' (test.cpp:552) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div7' (test.cpp:557) automatically.
WARNING: [SYNCHK 200-23] test.cpp:500: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:13:58 ; elapsed = 00:19:38 . Memory (MB): peak = 693.211 ; gain = 320.605 ; free physical = 2158 ; free virtual = 9909
INFO: [XFORM 203-602] Inlining function 'lut_div7_chunk' into 'int_56_div7' (test.cpp:497) automatically.
INFO: [XFORM 203-602] Inlining function 'int_56_div7' into 'operator_int_56_div7' (test.cpp:508) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div7' (test.cpp:523) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div7' into 'operator_double_div7' (test.cpp:552) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div7' (test.cpp:557) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:499:6) in function 'operator_double_div7'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:13:58 ; elapsed = 00:19:38 . Memory (MB): peak = 708.609 ; gain = 336.004 ; free physical = 2126 ; free virtual = 9878
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:13:58 ; elapsed = 00:19:38 . Memory (MB): peak = 709.215 ; gain = 336.609 ; free physical = 2122 ; free virtual = 9875
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div7' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div7/in' to 'operator_double_div7/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.292ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'shl' operation ('r.V', test.cpp:548) (2.29 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 233.43 seconds; current allocated memory: 319.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 319.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div7/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div7' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_double_div7_r0' to 'operator_double_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div7_r1' to 'operator_double_dcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div7_r2' to 'operator_double_ddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div7_q0' to 'operator_double_deOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div7_q1' to 'operator_double_dfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div7_q2' to 'operator_double_dg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div7_lshr_52ns_11ns_52_7_1' to 'operator_double_dhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div7_shl_56ns_11ns_56_7_1' to 'operator_double_dibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div7_lshr_56ns_6ns_56_7_1' to 'operator_double_djbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_double_dhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_double_dibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_double_djbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div7'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 321.078 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dhbi'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dibs'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_djbC'
INFO: [RTMG 210-279] Implementing memory 'operator_double_dbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_ddEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_deOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dg8j_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:14:00 ; elapsed = 00:19:40 . Memory (MB): peak = 709.215 ; gain = 336.609 ; free physical = 2117 ; free virtual = 9871
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div7.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div7.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div7.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div9'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:12:41 ; elapsed = 00:20:38 . Memory (MB): peak = 693.188 ; gain = 320.582 ; free physical = 2106 ; free virtual = 9636
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:12:41 ; elapsed = 00:20:38 . Memory (MB): peak = 693.188 ; gain = 320.582 ; free physical = 2106 ; free virtual = 9636
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:12:42 ; elapsed = 00:20:39 . Memory (MB): peak = 693.188 ; gain = 320.582 ; free physical = 2108 ; free virtual = 9639
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div7' (test.cpp:692) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div7' into 'operator_double_div7' (test.cpp:721) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div7' (test.cpp:726) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:12:43 ; elapsed = 00:20:39 . Memory (MB): peak = 693.188 ; gain = 320.582 ; free physical = 2106 ; free virtual = 9637
INFO: [XFORM 203-602] Inlining function 'int_56_div7' into 'operator_int_56_div7' (test.cpp:677) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div7' (test.cpp:692) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div7' into 'operator_double_div7' (test.cpp:721) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div7' (test.cpp:726) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:727:3) in function 'operator_double_div7'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:12:43 ; elapsed = 00:20:40 . Memory (MB): peak = 708.609 ; gain = 336.004 ; free physical = 2070 ; free virtual = 9603
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:12:43 ; elapsed = 00:20:40 . Memory (MB): peak = 709.191 ; gain = 336.586 ; free physical = 2064 ; free virtual = 9597
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div7' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div7/in' to 'operator_double_div7/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div7_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 250.54 seconds; current allocated memory: 329.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 329.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.292ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'shl' operation ('r.V', test.cpp:717) (2.29 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 330.409 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (3.02442ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'call' operation ('call_ret1_i_i', test.cpp:617->test.cpp:677->test.cpp:721) to 'lut_div7_chunk' (3.02 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 331.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div7_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div7_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 331.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div7/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div7' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_double_div7_lshr_52ns_11ns_52_7_1' to 'operator_double_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div7_shl_56ns_11ns_56_7_1' to 'operator_double_dcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_double_dbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_double_dcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div7'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 333.144 MB.
INFO: [RTMG 210-279] Implementing memory 'lut_div7_chunk_r0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div7_chunk_r1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div7_chunk_r2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div7_chunk_q0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div7_chunk_q1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div7_chunk_q2_rom' using distributed ROMs.
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dbkb'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dcud'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:12:45 ; elapsed = 00:20:42 . Memory (MB): peak = 709.191 ; gain = 336.586 ; free physical = 2043 ; free virtual = 9584
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div7.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div7.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div7.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div9'.
INFO: [HLS 200-10] Cleaning up the solution database.
