// Seed: 2259720940
module module_0 (
    input supply0 id_0,
    input supply0 id_1
    , id_11,
    input supply1 id_2,
    input wor id_3,
    output wire id_4,
    input supply1 id_5,
    output wor id_6,
    output tri0 id_7,
    output supply1 id_8,
    output wire id_9
);
  logic id_12;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    output wand id_2,
    output supply1 id_3,
    input wire id_4,
    input supply1 id_5,
    input supply0 id_6,
    input wor id_7,
    input supply0 id_8,
    output supply1 id_9,
    output wand id_10,
    input tri id_11,
    input uwire id_12,
    input supply1 id_13,
    output uwire id_14,
    input wand id_15,
    input tri1 id_16,
    input tri1 id_17,
    output tri1 id_18,
    output tri1 id_19,
    output supply0 id_20,
    output wand id_21,
    output wand id_22,
    input wor id_23,
    input tri0 id_24,
    output uwire id_25
);
  wire id_27;
  ;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_6,
      id_11,
      id_14,
      id_4,
      id_3,
      id_14,
      id_10,
      id_20
  );
  assign modCall_1.id_6 = 0;
endmodule
