# Loading project modelsim
do memory_testbench.do
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 13:55:39 on Oct 10,2016
# vlog -reportprogress 300 comb_test.v control_unit.v control_unit_testbench.v flash_interface_testbench.v lshift.v memory_testbench.v multiplier.v ../memory.v ../testbench/ram_controller_mem_model.v 
# -- Compiling module comb_test
# -- Compiling module control_unit
# -- Compiling module control_unit_testbench
# -- Compiling module flash_interface_testbench
# -- Compiling module lshift
# -- Compiling module memory_testbench
# ** Error: memory_testbench.v(179): (vlog-2892) Net type of 'pll_ref_clk' must be explicitly declared.
# ** Error: memory_testbench.v(180): (vlog-2892) Net type of 'phy_clk' must be explicitly declared.
# ** Error: memory_testbench.v(186): (vlog-2892) Net type of 'write_req' must be explicitly declared.
# ** Error: memory_testbench.v(187): (vlog-2892) Net type of 'read_req' must be explicitly declared.
# ** Error: memory_testbench.v(188): (vlog-2892) Net type of 'data_write' must be explicitly declared.
# ** Error: memory_testbench.v(189): (vlog-2892) Net type of 'data_read' must be explicitly declared.
# ** Error: memory_testbench.v(190): (vlog-2892) Net type of 'addr' must be explicitly declared.
# ** Error: memory_testbench.v(192): (vlog-2892) Net type of 'program' must be explicitly declared.
# ** Error: memory_testbench.v(219): (vlog-2892) Net type of 'okClk' must be explicitly declared.
# ** Error: memory_testbench.v(220): (vlog-2892) Net type of 'okHE' must be explicitly declared.
# ** Error: memory_testbench.v(221): (vlog-2892) Net type of 'okEHx' must be explicitly declared.
# -- Compiling module multiplier
# -- Compiling module memory
# -- Compiling module ram_controller_mem_model_ram_module
# ** Error: ../testbench/ram_controller_mem_model.v(43): (vlog-2892) Net type of 'data' must be explicitly declared.
# ** Error: ../testbench/ram_controller_mem_model.v(44): (vlog-2892) Net type of 'rdaddress' must be explicitly declared.
# ** Error: ../testbench/ram_controller_mem_model.v(45): (vlog-2892) Net type of 'wraddress' must be explicitly declared.
# ** Error: ../testbench/ram_controller_mem_model.v(46): (vlog-2892) Net type of 'wrclock' must be explicitly declared.
# ** Error: ../testbench/ram_controller_mem_model.v(47): (vlog-2892) Net type of 'wren' must be explicitly declared.
# -- Compiling module ram_controller_mem_model
# ** Error: ../testbench/ram_controller_mem_model.v(154): (vlog-2892) Net type of 'mem_addr' must be explicitly declared.
# ** Error: ../testbench/ram_controller_mem_model.v(155): (vlog-2892) Net type of 'mem_ba' must be explicitly declared.
# ** Error: ../testbench/ram_controller_mem_model.v(161): (vlog-2892) Net type of 'mem_dm' must be explicitly declared.
# ** Error: ../testbench/ram_controller_mem_model.v(156): (vlog-2892) Net type of 'mem_cas_n' must be explicitly declared.
# ** Error: ../testbench/ram_controller_mem_model.v(157): (vlog-2892) Net type of 'mem_cke' must be explicitly declared.
# ** Error: ../testbench/ram_controller_mem_model.v(158): (vlog-2892) Net type of 'mem_clk' must be explicitly declared.
# ** Error: ../testbench/ram_controller_mem_model.v(159): (vlog-2892) Net type of 'mem_clk_n' must be explicitly declared.
# ** Error: ../testbench/ram_controller_mem_model.v(160): (vlog-2892) Net type of 'mem_cs_n' must be explicitly declared.
# ** Error: ../testbench/ram_controller_mem_model.v(162): (vlog-2892) Net type of 'mem_odt' must be explicitly declared.
# ** Error: ../testbench/ram_controller_mem_model.v(163): (vlog-2892) Net type of 'mem_ras_n' must be explicitly declared.
# ** Error: ../testbench/ram_controller_mem_model.v(164): (vlog-2892) Net type of 'mem_we_n' must be explicitly declared.
# End time: 13:55:40 on Oct 10,2016, Elapsed time: 0:00:01
# Errors: 27, Warnings: 0
# ** Error: /opt/altera/16.0/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./memory_testbench.do line 1
# /opt/altera/16.0/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog *.v ../memory.v ../testbench/ram_controller_mem_model.v"
do memory_testbench.do
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 13:59:37 on Oct 10,2016
# vlog -reportprogress 300 comb_test.v control_unit.v control_unit_testbench.v flash_interface_testbench.v lshift.v memory_testbench.v multiplier.v ../memory.v ../testbench/ram_controller_mem_model.v 
# -- Compiling module comb_test
# -- Compiling module control_unit
# -- Compiling module control_unit_testbench
# -- Compiling module flash_interface_testbench
# -- Compiling module lshift
# -- Compiling module memory_testbench
# ** Error: memory_testbench.v(179): (vlog-2892) Net type of 'pll_ref_clk' must be explicitly declared.
# ** Error: memory_testbench.v(180): (vlog-2892) Net type of 'phy_clk' must be explicitly declared.
# ** Error: memory_testbench.v(186): (vlog-2892) Net type of 'write_req' must be explicitly declared.
# ** Error: memory_testbench.v(187): (vlog-2892) Net type of 'read_req' must be explicitly declared.
# ** Error: memory_testbench.v(188): (vlog-2892) Net type of 'data_write' must be explicitly declared.
# ** Error: memory_testbench.v(189): (vlog-2892) Net type of 'data_read' must be explicitly declared.
# ** Error: memory_testbench.v(190): (vlog-2892) Net type of 'addr' must be explicitly declared.
# ** Error: memory_testbench.v(192): (vlog-2892) Net type of 'program' must be explicitly declared.
# ** Error: memory_testbench.v(219): (vlog-2892) Net type of 'okClk' must be explicitly declared.
# ** Error: memory_testbench.v(220): (vlog-2892) Net type of 'okHE' must be explicitly declared.
# ** Error: memory_testbench.v(221): (vlog-2892) Net type of 'okEHx' must be explicitly declared.
# -- Compiling module multiplier
# -- Compiling module memory
# -- Compiling module ram_controller_mem_model_ram_module
# -- Compiling module ram_controller_mem_model
# ** Error: ../testbench/ram_controller_mem_model.v(153): (vlog-2892) Net type of 'mem_addr' must be explicitly declared.
# End time: 13:59:37 on Oct 10,2016, Elapsed time: 0:00:00
# Errors: 12, Warnings: 0
# ** Error: /opt/altera/16.0/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./memory_testbench.do line 1
# /opt/altera/16.0/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog *.v ../memory.v ../testbench/ram_controller_mem_model.v"
do memory_testbench.do
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:14:36 on Oct 10,2016
# vlog -reportprogress 300 comb_test.v control_unit.v control_unit_testbench.v flash_interface_testbench.v lshift.v memory_testbench.v multiplier.v ../memory.v ../testbench/ram_controller_mem_model.v 
# -- Compiling module comb_test
# -- Compiling module control_unit
# -- Compiling module control_unit_testbench
# -- Compiling module flash_interface_testbench
# -- Compiling module lshift
# -- Compiling module memory_testbench
# ** Error: memory_testbench.v(95): (vlog-2110) Illegal reference to net "clk".
# ** Error: memory_testbench.v(97): (vlog-2110) Illegal reference to net "clk".
# ** Error: memory_testbench.v(229): (vlog-2892) Net type of 'okClk' must be explicitly declared.
# ** Error: memory_testbench.v(230): (vlog-2892) Net type of 'okHE' must be explicitly declared.
# ** Error: memory_testbench.v(231): (vlog-2892) Net type of 'okEHx' must be explicitly declared.
# -- Compiling module multiplier
# -- Compiling module memory
# -- Compiling module ram_controller_mem_model_ram_module
# -- Compiling module ram_controller_mem_model
# ** Error: ../testbench/ram_controller_mem_model.v(153): (vlog-2892) Net type of 'mem_addr' must be explicitly declared.
# End time: 14:14:36 on Oct 10,2016, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: /opt/altera/16.0/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./memory_testbench.do line 1
# /opt/altera/16.0/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog *.v ../memory.v ../testbench/ram_controller_mem_model.v"
do memory_testbench.do
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:15:05 on Oct 10,2016
# vlog -reportprogress 300 comb_test.v control_unit.v control_unit_testbench.v flash_interface_testbench.v lshift.v memory_testbench.v multiplier.v ../memory.v ../testbench/ram_controller_mem_model.v 
# -- Compiling module comb_test
# -- Compiling module control_unit
# -- Compiling module control_unit_testbench
# -- Compiling module flash_interface_testbench
# -- Compiling module lshift
# -- Compiling module memory_testbench
# ** Error: memory_testbench.v(229): (vlog-2892) Net type of 'okClk' must be explicitly declared.
# ** Error: memory_testbench.v(230): (vlog-2892) Net type of 'okHE' must be explicitly declared.
# ** Error: memory_testbench.v(231): (vlog-2892) Net type of 'okEHx' must be explicitly declared.
# -- Compiling module multiplier
# -- Compiling module memory
# -- Compiling module ram_controller_mem_model_ram_module
# -- Compiling module ram_controller_mem_model
# ** Error: ../testbench/ram_controller_mem_model.v(153): (vlog-2892) Net type of 'mem_addr' must be explicitly declared.
# End time: 14:15:05 on Oct 10,2016, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /opt/altera/16.0/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./memory_testbench.do line 1
# /opt/altera/16.0/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog *.v ../memory.v ../testbench/ram_controller_mem_model.v"
do memory_testbench.do
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:21:23 on Oct 10,2016
# vlog -reportprogress 300 comb_test.v control_unit.v control_unit_testbench.v flash_interface_testbench.v lshift.v memory_testbench.v multiplier.v ../memory.v ../testbench/ram_controller_mem_model.v 
# -- Compiling module comb_test
# -- Compiling module control_unit
# -- Compiling module control_unit_testbench
# -- Compiling module flash_interface_testbench
# -- Compiling module lshift
# -- Compiling module memory_testbench
# ** Error (suppressible): memory_testbench.v(223): (vlog-2367) Multiple connections to the same port: program.
# -- Compiling module multiplier
# -- Compiling module memory
# -- Compiling module ram_controller_mem_model_ram_module
# -- Compiling module ram_controller_mem_model
# ** Error: ../testbench/ram_controller_mem_model.v(153): (vlog-2892) Net type of 'mem_addr' must be explicitly declared.
# End time: 14:21:23 on Oct 10,2016, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /opt/altera/16.0/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./memory_testbench.do line 1
# /opt/altera/16.0/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog *.v ../memory.v ../testbench/ram_controller_mem_model.v"
do memory_testbench.do
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:22:17 on Oct 10,2016
# vlog -reportprogress 300 comb_test.v control_unit.v control_unit_testbench.v flash_interface_testbench.v lshift.v memory_testbench.v multiplier.v ../memory.v ../testbench/ram_controller_mem_model.v 
# -- Compiling module comb_test
# -- Compiling module control_unit
# -- Compiling module control_unit_testbench
# -- Compiling module flash_interface_testbench
# -- Compiling module lshift
# -- Compiling module memory_testbench
# ** Error (suppressible): memory_testbench.v(223): (vlog-2367) Multiple connections to the same port: program.
# -- Compiling module multiplier
# -- Compiling module memory
# -- Compiling module ram_controller_mem_model_ram_module
# -- Compiling module ram_controller_mem_model
# End time: 14:22:17 on Oct 10,2016, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/altera/16.0/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./memory_testbench.do line 1
# /opt/altera/16.0/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog *.v ../memory.v ../testbench/ram_controller_mem_model.v"
do memory_testbench.do
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:22:23 on Oct 10,2016
# vlog -reportprogress 300 comb_test.v control_unit.v control_unit_testbench.v flash_interface_testbench.v lshift.v memory_testbench.v multiplier.v ../memory.v ../testbench/ram_controller_mem_model.v 
# -- Compiling module comb_test
# -- Compiling module control_unit
# -- Compiling module control_unit_testbench
# -- Compiling module flash_interface_testbench
# -- Compiling module lshift
# -- Compiling module memory_testbench
# ** Error: memory_testbench.v(219): (vlog-2892) Net type of 'input_buffer_empty' must be explicitly declared.
# ** Error: memory_testbench.v(220): (vlog-2892) Net type of 'input_buffer_q' must be explicitly declared.
# ** Error: memory_testbench.v(221): (vlog-2892) Net type of 'input_buffer_read' must be explicitly declared.
# -- Compiling module multiplier
# -- Compiling module memory
# -- Compiling module ram_controller_mem_model_ram_module
# -- Compiling module ram_controller_mem_model
# End time: 14:22:23 on Oct 10,2016, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /opt/altera/16.0/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./memory_testbench.do line 1
# /opt/altera/16.0/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog *.v ../memory.v ../testbench/ram_controller_mem_model.v"
do memory_testbench.do
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:23:45 on Oct 10,2016
# vlog -reportprogress 300 comb_test.v control_unit.v control_unit_testbench.v flash_interface_testbench.v lshift.v memory_testbench.v multiplier.v ../memory.v ../testbench/ram_controller_mem_model.v 
# -- Compiling module comb_test
# -- Compiling module control_unit
# -- Compiling module control_unit_testbench
# -- Compiling module flash_interface_testbench
# -- Compiling module lshift
# -- Compiling module memory_testbench
# -- Compiling module multiplier
# -- Compiling module memory
# -- Compiling module ram_controller_mem_model_ram_module
# -- Compiling module ram_controller_mem_model
# 
# Top level modules:
# 	comb_test
# 	control_unit_testbench
# 	flash_interface_testbench
# 	memory_testbench
# End time: 14:23:45 on Oct 10,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L 220model_ver -L altera_mf_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# ** Error: (vsim-3033) ../memory.v(356): Instantiation of 'ram_controller' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: ../memory.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 2
do memory_testbench.do
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:24:28 on Oct 10,2016
# vlog -reportprogress 300 comb_test.v control_unit.v control_unit_testbench.v flash_interface_testbench.v lshift.v memory_testbench.v multiplier.v ../memory.v ../testbench/ram_controller_mem_model.v 
# -- Compiling module comb_test
# -- Compiling module control_unit
# -- Compiling module control_unit_testbench
# -- Compiling module flash_interface_testbench
# -- Compiling module lshift
# -- Compiling module memory_testbench
# -- Compiling module multiplier
# -- Compiling module memory
# -- Compiling module ram_controller_mem_model_ram_module
# -- Compiling module ram_controller_mem_model
# 
# Top level modules:
# 	comb_test
# 	control_unit_testbench
# 	flash_interface_testbench
# 	memory_testbench
# End time: 14:24:28 on Oct 10,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L 220model_ver -L altera_mf_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# ** Error: (vsim-3033) ../memory.v(356): Instantiation of 'ram_controller' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: ../memory.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 2
do memory_testbench.do
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:24:55 on Oct 10,2016
# vlog -reportprogress 300 comb_test.v control_unit.v control_unit_testbench.v flash_interface_testbench.v lshift.v memory_testbench.v multiplier.v ../memory.v ../testbench/ram_controller_mem_model.v ../testbench/ram_controller.v 
# -- Compiling module comb_test
# -- Compiling module control_unit
# -- Compiling module control_unit_testbench
# -- Compiling module flash_interface_testbench
# -- Compiling module lshift
# -- Compiling module memory_testbench
# -- Compiling module multiplier
# -- Compiling module memory
# -- Compiling module ram_controller_mem_model_ram_module
# -- Compiling module ram_controller_mem_model
# ** Error: (vlog-7) Failed to open design unit file "../testbench/ram_controller.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 14:24:55 on Oct 10,2016, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/altera/16.0/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./memory_testbench.do line 1
# /opt/altera/16.0/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog *.v ../memory.v ../testbench/ram_controller_mem_model.v ../testbench/ram_controller.v"
do memory_testbench.do
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:25:07 on Oct 10,2016
# vlog -reportprogress 300 comb_test.v control_unit.v control_unit_testbench.v flash_interface_testbench.v lshift.v memory_testbench.v multiplier.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v 
# -- Compiling module comb_test
# -- Compiling module control_unit
# -- Compiling module control_unit_testbench
# -- Compiling module flash_interface_testbench
# -- Compiling module lshift
# -- Compiling module memory_testbench
# -- Compiling module multiplier
# -- Compiling module memory
# -- Compiling module ram_controller_mem_model_ram_module
# -- Compiling module ram_controller_mem_model
# -- Compiling module ram_controller
# ** Error: ../ram_controller.v(69): (vlog-2892) Net type of 'local_address' must be explicitly declared.
# ** Error: ../ram_controller.v(73): (vlog-2892) Net type of 'local_wdata' must be explicitly declared.
# ** Error: ../ram_controller.v(74): (vlog-2892) Net type of 'local_be' must be explicitly declared.
# ** Error: ../ram_controller.v(75): (vlog-2892) Net type of 'local_size' must be explicitly declared.
# ** Error: ../ram_controller.v(80): (vlog-2892) Net type of 'local_rdata' must be explicitly declared.
# ** Error: ../ram_controller.v(85): (vlog-2892) Net type of 'mem_odt' must be explicitly declared.
# ** Error: ../ram_controller.v(86): (vlog-2892) Net type of 'mem_cs_n' must be explicitly declared.
# ** Error: ../ram_controller.v(87): (vlog-2892) Net type of 'mem_cke' must be explicitly declared.
# ** Error: ../ram_controller.v(88): (vlog-2892) Net type of 'mem_addr' must be explicitly declared.
# ** Error: ../ram_controller.v(89): (vlog-2892) Net type of 'mem_ba' must be explicitly declared.
# ** Error: ../ram_controller.v(93): (vlog-2892) Net type of 'mem_dm' must be explicitly declared.
# ** Error: ../ram_controller.v(98): (vlog-2892) Net type of 'mem_clk' must be explicitly declared.
# ** Error: ../ram_controller.v(99): (vlog-2892) Net type of 'mem_clk_n' must be explicitly declared.
# ** Error: ../ram_controller.v(100): (vlog-2892) Net type of 'mem_dq' must be explicitly declared.
# ** Error: ../ram_controller.v(101): (vlog-2892) Net type of 'mem_dqs' must be explicitly declared.
# ** Error: ../ram_controller.v(70): (vlog-2892) Net type of 'local_write_req' must be explicitly declared.
# ** Error: ../ram_controller.v(71): (vlog-2892) Net type of 'local_read_req' must be explicitly declared.
# ** Error: ../ram_controller.v(72): (vlog-2892) Net type of 'local_burstbegin' must be explicitly declared.
# ** Error: ../ram_controller.v(76): (vlog-2892) Net type of 'global_reset_n' must be explicitly declared.
# ** Error: ../ram_controller.v(77): (vlog-2892) Net type of 'pll_ref_clk' must be explicitly declared.
# ** Error: ../ram_controller.v(78): (vlog-2892) Net type of 'soft_reset_n' must be explicitly declared.
# ** Error: ../ram_controller.v(79): (vlog-2892) Net type of 'local_ready' must be explicitly declared.
# ** Error: ../ram_controller.v(81): (vlog-2892) Net type of 'local_rdata_valid' must be explicitly declared.
# ** Error: ../ram_controller.v(82): (vlog-2892) Net type of 'local_refresh_ack' must be explicitly declared.
# ** Error: ../ram_controller.v(83): (vlog-2892) Net type of 'local_init_done' must be explicitly declared.
# ** Error: ../ram_controller.v(84): (vlog-2892) Net type of 'reset_phy_clk_n' must be explicitly declared.
# ** Error: ../ram_controller.v(90): (vlog-2892) Net type of 'mem_ras_n' must be explicitly declared.
# ** Error: ../ram_controller.v(91): (vlog-2892) Net type of 'mem_cas_n' must be explicitly declared.
# ** Error: ../ram_controller.v(92): (vlog-2892) Net type of 'mem_we_n' must be explicitly declared.
# ** Error: ../ram_controller.v(94): (vlog-2892) Net type of 'phy_clk' must be explicitly declared.
# ** Error: ../ram_controller.v(95): (vlog-2892) Net type of 'aux_full_rate_clk' must be explicitly declared.
# ** Error: ../ram_controller.v(96): (vlog-2892) Net type of 'aux_half_rate_clk' must be explicitly declared.
# ** Error: ../ram_controller.v(97): (vlog-2892) Net type of 'reset_request_n' must be explicitly declared.
# End time: 14:25:08 on Oct 10,2016, Elapsed time: 0:00:01
# Errors: 33, Warnings: 0
# ** Error: /opt/altera/16.0/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./memory_testbench.do line 1
# /opt/altera/16.0/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog *.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v"
do memory_testbench.do
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:25:46 on Oct 10,2016
# vlog -reportprogress 300 comb_test.v control_unit.v control_unit_testbench.v flash_interface_testbench.v lshift.v memory_testbench.v multiplier.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v 
# -- Compiling module comb_test
# -- Compiling module control_unit
# -- Compiling module control_unit_testbench
# -- Compiling module flash_interface_testbench
# -- Compiling module lshift
# -- Compiling module memory_testbench
# -- Compiling module multiplier
# -- Compiling module memory
# -- Compiling module ram_controller_mem_model_ram_module
# -- Compiling module ram_controller_mem_model
# -- Compiling module ram_controller
# 
# Top level modules:
# 	comb_test
# 	control_unit_testbench
# 	flash_interface_testbench
# 	memory_testbench
# End time: 14:25:46 on Oct 10,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L 220model_ver -L altera_mf_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# ** Error: (vsim-3033) ../ram_controller.v(134): Instantiation of 'ram_controller_controller_phy' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst File: ../ram_controller.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 2
do memory_testbench.do
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:26:19 on Oct 10,2016
# vlog -reportprogress 300 comb_test.v control_unit.v control_unit_testbench.v flash_interface_testbench.v lshift.v memory_testbench.v multiplier.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v 
# -- Compiling module comb_test
# -- Compiling module control_unit
# -- Compiling module control_unit_testbench
# -- Compiling module flash_interface_testbench
# -- Compiling module lshift
# -- Compiling module memory_testbench
# -- Compiling module multiplier
# -- Compiling module memory
# -- Compiling module ram_controller_mem_model_ram_module
# -- Compiling module ram_controller_mem_model
# -- Compiling module ram_controller
# 
# Top level modules:
# 	comb_test
# 	control_unit_testbench
# 	flash_interface_testbench
# 	memory_testbench
# End time: 14:26:19 on Oct 10,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L 220model_ver -L altera_mf_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# ** Error: (vsim-3033) ../ram_controller.v(134): Instantiation of 'ram_controller_controller_phy' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst File: ../ram_controller.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 3
do memory_testbench.do
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:26:37 on Oct 10,2016
# vlog -reportprogress 300 comb_test.v control_unit.v control_unit_testbench.v flash_interface_testbench.v lshift.v memory_testbench.v multiplier.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_phy.v 
# -- Compiling module comb_test
# -- Compiling module control_unit
# -- Compiling module control_unit_testbench
# -- Compiling module flash_interface_testbench
# -- Compiling module lshift
# -- Compiling module memory_testbench
# -- Compiling module multiplier
# -- Compiling module memory
# -- Compiling module ram_controller_mem_model_ram_module
# -- Compiling module ram_controller_mem_model
# -- Compiling module ram_controller
# -- Compiling module ram_controller_phy
# 
# Top level modules:
# 	comb_test
# 	control_unit_testbench
# 	flash_interface_testbench
# 	memory_testbench
# 	ram_controller_phy
# End time: 14:26:38 on Oct 10,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -L 220model_ver -L altera_mf_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# ** Error: (vsim-3033) ../ram_controller.v(134): Instantiation of 'ram_controller_controller_phy' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst File: ../ram_controller.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 5
do memory_testbench.do
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:27:13 on Oct 10,2016
# vlog -reportprogress 300 comb_test.v control_unit.v control_unit_testbench.v flash_interface_testbench.v lshift.v memory_testbench.v multiplier.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_phy.v 
# -- Compiling module comb_test
# -- Compiling module control_unit
# -- Compiling module control_unit_testbench
# -- Compiling module flash_interface_testbench
# -- Compiling module lshift
# -- Compiling module memory_testbench
# -- Compiling module multiplier
# -- Compiling module memory
# -- Compiling module ram_controller_mem_model_ram_module
# -- Compiling module ram_controller_mem_model
# -- Compiling module ram_controller
# -- Compiling module ram_controller_phy
# 
# Top level modules:
# 	comb_test
# 	control_unit_testbench
# 	flash_interface_testbench
# 	memory_testbench
# 	ram_controller_phy
# End time: 14:27:13 on Oct 10,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L 220model_ver -L altera_mf_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# ** Error: (vsim-3033) ../ram_controller.v(134): Instantiation of 'ram_controller_controller_phy' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst File: ../ram_controller.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 5
do memory_testbench.do
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:27:39 on Oct 10,2016
# vlog -reportprogress 300 comb_test.v control_unit.v control_unit_testbench.v flash_interface_testbench.v lshift.v memory_testbench.v multiplier.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller_phy.v ../ram_controller.v 
# -- Compiling module comb_test
# -- Compiling module control_unit
# -- Compiling module control_unit_testbench
# -- Compiling module flash_interface_testbench
# -- Compiling module lshift
# -- Compiling module memory_testbench
# -- Compiling module multiplier
# -- Compiling module memory
# -- Compiling module ram_controller_mem_model_ram_module
# -- Compiling module ram_controller_mem_model
# -- Compiling module ram_controller_phy
# ** Error: ../ram_controller_phy.v(95): (vlog-2892) Net type of 'ctl_dqs_burst' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(96): (vlog-2892) Net type of 'ctl_wdata_valid' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(97): (vlog-2892) Net type of 'ctl_wdata' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(98): (vlog-2892) Net type of 'ctl_dm' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(99): (vlog-2892) Net type of 'ctl_addr' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(100): (vlog-2892) Net type of 'ctl_ba' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(101): (vlog-2892) Net type of 'ctl_cas_n' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(102): (vlog-2892) Net type of 'ctl_cke' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(103): (vlog-2892) Net type of 'ctl_cs_n' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(104): (vlog-2892) Net type of 'ctl_odt' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(105): (vlog-2892) Net type of 'ctl_ras_n' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(106): (vlog-2892) Net type of 'ctl_we_n' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(107): (vlog-2892) Net type of 'ctl_rst_n' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(108): (vlog-2892) Net type of 'ctl_mem_clk_disable' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(109): (vlog-2892) Net type of 'ctl_doing_rd' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(111): (vlog-2892) Net type of 'ctl_cal_byte_lane_sel_n' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(114): (vlog-2892) Net type of 'dbg_addr' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(118): (vlog-2892) Net type of 'dbg_wr_data' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(122): (vlog-2892) Net type of 'ctl_wlat' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(123): (vlog-2892) Net type of 'ctl_rdata' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(124): (vlog-2892) Net type of 'ctl_rdata_valid' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(125): (vlog-2892) Net type of 'ctl_rlat' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(129): (vlog-2892) Net type of 'mem_addr' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(130): (vlog-2892) Net type of 'mem_ba' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(132): (vlog-2892) Net type of 'mem_cke' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(133): (vlog-2892) Net type of 'mem_cs_n' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(134): (vlog-2892) Net type of 'mem_dm' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(135): (vlog-2892) Net type of 'mem_odt' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(139): (vlog-2892) Net type of 'dbg_rd_data' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(143): (vlog-2892) Net type of 'mem_clk' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(144): (vlog-2892) Net type of 'mem_clk_n' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(145): (vlog-2892) Net type of 'mem_dq' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(146): (vlog-2892) Net type of 'mem_dqs' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(147): (vlog-2892) Net type of 'mem_dqs_n' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(92): (vlog-2892) Net type of 'pll_ref_clk' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(93): (vlog-2892) Net type of 'global_reset_n' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(94): (vlog-2892) Net type of 'soft_reset_n' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(110): (vlog-2892) Net type of 'ctl_cal_req' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(112): (vlog-2892) Net type of 'dbg_clk' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(113): (vlog-2892) Net type of 'dbg_reset_n' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(115): (vlog-2892) Net type of 'dbg_wr' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(116): (vlog-2892) Net type of 'dbg_rd' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(117): (vlog-2892) Net type of 'dbg_cs' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(119): (vlog-2892) Net type of 'reset_request_n' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(120): (vlog-2892) Net type of 'ctl_clk' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(121): (vlog-2892) Net type of 'ctl_reset_n' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(126): (vlog-2892) Net type of 'ctl_cal_success' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(127): (vlog-2892) Net type of 'ctl_cal_fail' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(128): (vlog-2892) Net type of 'ctl_cal_warning' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(131): (vlog-2892) Net type of 'mem_cas_n' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(136): (vlog-2892) Net type of 'mem_ras_n' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(137): (vlog-2892) Net type of 'mem_we_n' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(138): (vlog-2892) Net type of 'mem_reset_n' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(140): (vlog-2892) Net type of 'dbg_waitrequest' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(141): (vlog-2892) Net type of 'aux_half_rate_clk' must be explicitly declared.
# ** Error: ../ram_controller_phy.v(142): (vlog-2892) Net type of 'aux_full_rate_clk' must be explicitly declared.
# -- Compiling module ram_controller
# End time: 14:27:40 on Oct 10,2016, Elapsed time: 0:00:01
# Errors: 56, Warnings: 0
# ** Error: /opt/altera/16.0/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./memory_testbench.do line 4
# /opt/altera/16.0/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog *.v ../memory.v \
#          ../testbench/ram_controller_mem_model.v \
#          ../ram_controller_phy.v \
#          ../ram_controller.v"
do memory_testbench.do
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:33:16 on Oct 10,2016
# vlog -reportprogress 300 comb_test.v control_unit.v control_unit_testbench.v flash_interface_testbench.v lshift.v memory_testbench.v multiplier.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller_phy.v ../ram_controller.v 
# -- Compiling module comb_test
# -- Compiling module control_unit
# -- Compiling module control_unit_testbench
# -- Compiling module flash_interface_testbench
# -- Compiling module lshift
# -- Compiling module memory_testbench
# -- Compiling module multiplier
# -- Compiling module memory
# -- Compiling module ram_controller_mem_model_ram_module
# -- Compiling module ram_controller_mem_model
# -- Compiling module ram_controller_phy
# -- Compiling module ram_controller
# 
# Top level modules:
# 	comb_test
# 	control_unit_testbench
# 	flash_interface_testbench
# 	memory_testbench
# 	ram_controller_phy
# End time: 14:33:16 on Oct 10,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L 220model_ver -L altera_mf_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# ** Error: (vsim-3033) ../ram_controller.v(134): Instantiation of 'ram_controller_controller_phy' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst File: ../ram_controller.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 5
do memory_testbench.do
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:35:00 on Oct 10,2016
# vlog -reportprogress 300 comb_test.v control_unit.v control_unit_testbench.v flash_interface_testbench.v lshift.v memory_testbench.v multiplier.v ram_controller_controller_phy.v ram_controller_phy.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller_phy.v ../ram_controller.v 
# -- Compiling module comb_test
# -- Compiling module control_unit
# -- Compiling module control_unit_testbench
# -- Compiling module flash_interface_testbench
# -- Compiling module lshift
# -- Compiling module memory_testbench
# -- Compiling module multiplier
# -- Compiling module ram_controller_controller_phy
# ** Error: ram_controller_controller_phy.v(143): (vlog-2892) Net type of 'dqs_delay_ctrl_import' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(144): (vlog-2892) Net type of 'dqs_offset_delay_ctrl' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(147): (vlog-2892) Net type of 'hc_scan_din' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(149): (vlog-2892) Net type of 'hc_scan_enable_dm' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(150): (vlog-2892) Net type of 'hc_scan_enable_dq' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(151): (vlog-2892) Net type of 'hc_scan_enable_dqs' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(152): (vlog-2892) Net type of 'hc_scan_enable_dqs_config' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(153): (vlog-2892) Net type of 'hc_scan_update' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(154): (vlog-2892) Net type of 'local_address' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(156): (vlog-2892) Net type of 'local_be' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(164): (vlog-2892) Net type of 'local_size' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(165): (vlog-2892) Net type of 'local_wdata' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(167): (vlog-2892) Net type of 'oct_ctl_rs_value' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(168): (vlog-2892) Net type of 'oct_ctl_rt_value' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(169): (vlog-2892) Net type of 'pll_phasecounterselect' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(173): (vlog-2892) Net type of 'pll_reconfig_counter_param' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(174): (vlog-2892) Net type of 'pll_reconfig_counter_type' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(175): (vlog-2892) Net type of 'pll_reconfig_data_in' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(145): (vlog-2892) Net type of 'global_reset_n' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(146): (vlog-2892) Net type of 'hc_scan_ck' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(148): (vlog-2892) Net type of 'hc_scan_enable_access' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(155): (vlog-2892) Net type of 'local_autopch_req' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(157): (vlog-2892) Net type of 'local_burstbegin' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(158): (vlog-2892) Net type of 'local_multicast_req' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(159): (vlog-2892) Net type of 'local_read_req' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(160): (vlog-2892) Net type of 'local_refresh_chip' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(161): (vlog-2892) Net type of 'local_refresh_req' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(162): (vlog-2892) Net type of 'local_self_rfsh_chip' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(163): (vlog-2892) Net type of 'local_self_rfsh_req' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(166): (vlog-2892) Net type of 'local_write_req' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(170): (vlog-2892) Net type of 'pll_phasestep' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(171): (vlog-2892) Net type of 'pll_phaseupdown' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(172): (vlog-2892) Net type of 'pll_reconfig' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(176): (vlog-2892) Net type of 'pll_reconfig_enable' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(177): (vlog-2892) Net type of 'pll_reconfig_read_param' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(178): (vlog-2892) Net type of 'pll_reconfig_soft_reset_en_n' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(179): (vlog-2892) Net type of 'pll_reconfig_write_param' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(180): (vlog-2892) Net type of 'pll_ref_clk' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(181): (vlog-2892) Net type of 'soft_reset_n' must be explicitly declared.
# -- Compiling module ram_controller_phy
# -- Compiling module memory
# -- Compiling module ram_controller_mem_model_ram_module
# -- Compiling module ram_controller_mem_model
# ** Warning: ../ram_controller_phy.v(34): (vlog-2275) 'ram_controller_phy' already exists and will be overwritten.
# -- Compiling module ram_controller_phy
# -- Compiling module ram_controller
# End time: 14:35:00 on Oct 10,2016, Elapsed time: 0:00:00
# Errors: 39, Warnings: 1
# ** Error: /opt/altera/16.0/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./memory_testbench.do line 4
# /opt/altera/16.0/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog *.v ../memory.v \
#          ../testbench/ram_controller_mem_model.v \
#          ../ram_controller_phy.v \
#          ../ram_controller.v"
do memory_testbench.do
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:35:55 on Oct 10,2016
# vlog -reportprogress 300 comb_test.v control_unit.v control_unit_testbench.v flash_interface_testbench.v lshift.v memory_testbench.v multiplier.v ram_controller_controller_phy.v ram_controller_phy.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller_phy.v ../ram_controller.v 
# -- Compiling module comb_test
# -- Compiling module control_unit
# -- Compiling module control_unit_testbench
# -- Compiling module flash_interface_testbench
# -- Compiling module lshift
# -- Compiling module memory_testbench
# -- Compiling module multiplier
# -- Compiling module ram_controller_controller_phy
# ** Error: ram_controller_controller_phy.v(143): (vlog-2892) Net type of 'dqs_delay_ctrl_import' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(144): (vlog-2892) Net type of 'dqs_offset_delay_ctrl' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(147): (vlog-2892) Net type of 'hc_scan_din' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(149): (vlog-2892) Net type of 'hc_scan_enable_dm' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(150): (vlog-2892) Net type of 'hc_scan_enable_dq' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(151): (vlog-2892) Net type of 'hc_scan_enable_dqs' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(152): (vlog-2892) Net type of 'hc_scan_enable_dqs_config' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(153): (vlog-2892) Net type of 'hc_scan_update' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(154): (vlog-2892) Net type of 'local_address' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(156): (vlog-2892) Net type of 'local_be' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(164): (vlog-2892) Net type of 'local_size' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(165): (vlog-2892) Net type of 'local_wdata' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(167): (vlog-2892) Net type of 'oct_ctl_rs_value' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(168): (vlog-2892) Net type of 'oct_ctl_rt_value' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(169): (vlog-2892) Net type of 'pll_phasecounterselect' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(173): (vlog-2892) Net type of 'pll_reconfig_counter_param' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(174): (vlog-2892) Net type of 'pll_reconfig_counter_type' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(175): (vlog-2892) Net type of 'pll_reconfig_data_in' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(145): (vlog-2892) Net type of 'global_reset_n' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(146): (vlog-2892) Net type of 'hc_scan_ck' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(148): (vlog-2892) Net type of 'hc_scan_enable_access' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(155): (vlog-2892) Net type of 'local_autopch_req' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(157): (vlog-2892) Net type of 'local_burstbegin' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(158): (vlog-2892) Net type of 'local_multicast_req' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(159): (vlog-2892) Net type of 'local_read_req' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(160): (vlog-2892) Net type of 'local_refresh_chip' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(161): (vlog-2892) Net type of 'local_refresh_req' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(162): (vlog-2892) Net type of 'local_self_rfsh_chip' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(163): (vlog-2892) Net type of 'local_self_rfsh_req' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(166): (vlog-2892) Net type of 'local_write_req' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(170): (vlog-2892) Net type of 'pll_phasestep' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(171): (vlog-2892) Net type of 'pll_phaseupdown' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(172): (vlog-2892) Net type of 'pll_reconfig' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(176): (vlog-2892) Net type of 'pll_reconfig_enable' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(177): (vlog-2892) Net type of 'pll_reconfig_read_param' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(178): (vlog-2892) Net type of 'pll_reconfig_soft_reset_en_n' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(179): (vlog-2892) Net type of 'pll_reconfig_write_param' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(180): (vlog-2892) Net type of 'pll_ref_clk' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(181): (vlog-2892) Net type of 'soft_reset_n' must be explicitly declared.
# -- Compiling module ram_controller_phy
# -- Compiling module memory
# -- Compiling module ram_controller_mem_model_ram_module
# -- Compiling module ram_controller_mem_model
# ** Warning: ../ram_controller_phy.v(34): (vlog-2275) 'ram_controller_phy' already exists and will be overwritten.
# -- Compiling module ram_controller_phy
# -- Compiling module ram_controller
# End time: 14:35:55 on Oct 10,2016, Elapsed time: 0:00:00
# Errors: 39, Warnings: 1
# ** Error: /opt/altera/16.0/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./memory_testbench.do line 4
# /opt/altera/16.0/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog *.v ../memory.v \
#          ../testbench/ram_controller_mem_model.v \
#          ../ram_controller_phy.v \
#          ../ram_controller.v"
do memory_testbench.do
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:36:30 on Oct 10,2016
# vlog -reportprogress 300 comb_test.v control_unit.v control_unit_testbench.v flash_interface_testbench.v lshift.v memory_testbench.v multiplier.v ram_controller_controller_phy.v ram_controller_phy.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller_phy.v ../ram_controller.v 
# -- Compiling module comb_test
# -- Compiling module control_unit
# -- Compiling module control_unit_testbench
# -- Compiling module flash_interface_testbench
# -- Compiling module lshift
# -- Compiling module memory_testbench
# -- Compiling module multiplier
# -- Compiling module ram_controller_controller_phy
# ** Error: ram_controller_controller_phy.v(143): (vlog-2892) Net type of 'dqs_delay_ctrl_import' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(144): (vlog-2892) Net type of 'dqs_offset_delay_ctrl' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(147): (vlog-2892) Net type of 'hc_scan_din' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(149): (vlog-2892) Net type of 'hc_scan_enable_dm' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(150): (vlog-2892) Net type of 'hc_scan_enable_dq' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(151): (vlog-2892) Net type of 'hc_scan_enable_dqs' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(152): (vlog-2892) Net type of 'hc_scan_enable_dqs_config' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(153): (vlog-2892) Net type of 'hc_scan_update' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(154): (vlog-2892) Net type of 'local_address' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(156): (vlog-2892) Net type of 'local_be' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(164): (vlog-2892) Net type of 'local_size' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(165): (vlog-2892) Net type of 'local_wdata' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(167): (vlog-2892) Net type of 'oct_ctl_rs_value' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(168): (vlog-2892) Net type of 'oct_ctl_rt_value' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(169): (vlog-2892) Net type of 'pll_phasecounterselect' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(173): (vlog-2892) Net type of 'pll_reconfig_counter_param' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(174): (vlog-2892) Net type of 'pll_reconfig_counter_type' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(175): (vlog-2892) Net type of 'pll_reconfig_data_in' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(145): (vlog-2892) Net type of 'global_reset_n' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(146): (vlog-2892) Net type of 'hc_scan_ck' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(148): (vlog-2892) Net type of 'hc_scan_enable_access' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(155): (vlog-2892) Net type of 'local_autopch_req' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(157): (vlog-2892) Net type of 'local_burstbegin' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(158): (vlog-2892) Net type of 'local_multicast_req' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(159): (vlog-2892) Net type of 'local_read_req' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(160): (vlog-2892) Net type of 'local_refresh_chip' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(161): (vlog-2892) Net type of 'local_refresh_req' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(162): (vlog-2892) Net type of 'local_self_rfsh_chip' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(163): (vlog-2892) Net type of 'local_self_rfsh_req' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(166): (vlog-2892) Net type of 'local_write_req' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(170): (vlog-2892) Net type of 'pll_phasestep' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(171): (vlog-2892) Net type of 'pll_phaseupdown' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(172): (vlog-2892) Net type of 'pll_reconfig' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(176): (vlog-2892) Net type of 'pll_reconfig_enable' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(177): (vlog-2892) Net type of 'pll_reconfig_read_param' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(178): (vlog-2892) Net type of 'pll_reconfig_soft_reset_en_n' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(179): (vlog-2892) Net type of 'pll_reconfig_write_param' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(180): (vlog-2892) Net type of 'pll_ref_clk' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(181): (vlog-2892) Net type of 'soft_reset_n' must be explicitly declared.
# -- Compiling module ram_controller_phy
# -- Compiling module memory
# -- Compiling module ram_controller_mem_model_ram_module
# -- Compiling module ram_controller_mem_model
# ** Warning: ../ram_controller_phy.v(34): (vlog-2275) 'ram_controller_phy' already exists and will be overwritten.
# -- Compiling module ram_controller_phy
# -- Compiling module ram_controller
# End time: 14:36:30 on Oct 10,2016, Elapsed time: 0:00:00
# Errors: 39, Warnings: 1
# ** Error: /opt/altera/16.0/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./memory_testbench.do line 4
# /opt/altera/16.0/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog *.v ../memory.v \
#          ../testbench/ram_controller_mem_model.v \
#          ../ram_controller_phy.v \
#          ../ram_controller.v"
do memory_testbench.do
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:37:46 on Oct 10,2016
# vlog -reportprogress 300 comb_test.v control_unit.v control_unit_testbench.v flash_interface_testbench.v lshift.v memory_testbench.v multiplier.v ram_controller_controller_phy.v ram_controller_phy.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller_phy.v ../ram_controller.v 
# -- Compiling module comb_test
# -- Compiling module control_unit
# -- Compiling module control_unit_testbench
# -- Compiling module flash_interface_testbench
# -- Compiling module lshift
# -- Compiling module memory_testbench
# -- Compiling module multiplier
# -- Compiling module ram_controller_controller_phy
# ** Error: ram_controller_controller_phy.v(143): (vlog-2892) Net type of 'dqs_delay_ctrl_import' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(144): (vlog-2892) Net type of 'dqs_offset_delay_ctrl' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(147): (vlog-2892) Net type of 'hc_scan_din' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(149): (vlog-2892) Net type of 'hc_scan_enable_dm' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(150): (vlog-2892) Net type of 'hc_scan_enable_dq' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(151): (vlog-2892) Net type of 'hc_scan_enable_dqs' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(152): (vlog-2892) Net type of 'hc_scan_enable_dqs_config' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(153): (vlog-2892) Net type of 'hc_scan_update' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(154): (vlog-2892) Net type of 'local_address' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(156): (vlog-2892) Net type of 'local_be' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(164): (vlog-2892) Net type of 'local_size' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(165): (vlog-2892) Net type of 'local_wdata' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(167): (vlog-2892) Net type of 'oct_ctl_rs_value' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(168): (vlog-2892) Net type of 'oct_ctl_rt_value' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(169): (vlog-2892) Net type of 'pll_phasecounterselect' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(173): (vlog-2892) Net type of 'pll_reconfig_counter_param' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(174): (vlog-2892) Net type of 'pll_reconfig_counter_type' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(175): (vlog-2892) Net type of 'pll_reconfig_data_in' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(145): (vlog-2892) Net type of 'global_reset_n' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(146): (vlog-2892) Net type of 'hc_scan_ck' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(148): (vlog-2892) Net type of 'hc_scan_enable_access' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(155): (vlog-2892) Net type of 'local_autopch_req' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(157): (vlog-2892) Net type of 'local_burstbegin' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(158): (vlog-2892) Net type of 'local_multicast_req' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(159): (vlog-2892) Net type of 'local_read_req' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(160): (vlog-2892) Net type of 'local_refresh_chip' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(161): (vlog-2892) Net type of 'local_refresh_req' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(162): (vlog-2892) Net type of 'local_self_rfsh_chip' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(163): (vlog-2892) Net type of 'local_self_rfsh_req' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(166): (vlog-2892) Net type of 'local_write_req' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(170): (vlog-2892) Net type of 'pll_phasestep' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(171): (vlog-2892) Net type of 'pll_phaseupdown' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(172): (vlog-2892) Net type of 'pll_reconfig' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(176): (vlog-2892) Net type of 'pll_reconfig_enable' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(177): (vlog-2892) Net type of 'pll_reconfig_read_param' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(178): (vlog-2892) Net type of 'pll_reconfig_soft_reset_en_n' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(179): (vlog-2892) Net type of 'pll_reconfig_write_param' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(180): (vlog-2892) Net type of 'pll_ref_clk' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(181): (vlog-2892) Net type of 'soft_reset_n' must be explicitly declared.
# -- Compiling module ram_controller_phy
# -- Compiling module memory
# -- Compiling module ram_controller_mem_model_ram_module
# -- Compiling module ram_controller_mem_model
# ** Warning: ../ram_controller_phy.v(34): (vlog-2275) 'ram_controller_phy' already exists and will be overwritten.
# -- Compiling module ram_controller_phy
# -- Compiling module ram_controller
# End time: 14:37:47 on Oct 10,2016, Elapsed time: 0:00:01
# Errors: 39, Warnings: 1
# ** Error: /opt/altera/16.0/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./memory_testbench.do line 4
# /opt/altera/16.0/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog *.v ../memory.v \
#          ../testbench/ram_controller_mem_model.v \
#          ../ram_controller_phy.v \
#          ../ram_controller.v"
do memory_testbench.do
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:38:38 on Oct 10,2016
# vlog -reportprogress 300 comb_test.v control_unit.v control_unit_testbench.v flash_interface_testbench.v lshift.v memory_testbench.v multiplier.v ram_controller_controller_phy.v ram_controller_phy.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller_phy.v ../ram_controller.v 
# -- Compiling module comb_test
# -- Compiling module control_unit
# -- Compiling module control_unit_testbench
# -- Compiling module flash_interface_testbench
# -- Compiling module lshift
# -- Compiling module memory_testbench
# -- Compiling module multiplier
# -- Compiling module ram_controller_controller_phy
# ** Error: ram_controller_controller_phy.v(143): (vlog-2892) Net type of 'dqs_delay_ctrl_import' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(144): (vlog-2892) Net type of 'dqs_offset_delay_ctrl' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(147): (vlog-2892) Net type of 'hc_scan_din' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(149): (vlog-2892) Net type of 'hc_scan_enable_dm' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(150): (vlog-2892) Net type of 'hc_scan_enable_dq' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(151): (vlog-2892) Net type of 'hc_scan_enable_dqs' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(152): (vlog-2892) Net type of 'hc_scan_enable_dqs_config' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(153): (vlog-2892) Net type of 'hc_scan_update' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(154): (vlog-2892) Net type of 'local_address' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(156): (vlog-2892) Net type of 'local_be' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(164): (vlog-2892) Net type of 'local_size' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(165): (vlog-2892) Net type of 'local_wdata' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(167): (vlog-2892) Net type of 'oct_ctl_rs_value' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(168): (vlog-2892) Net type of 'oct_ctl_rt_value' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(169): (vlog-2892) Net type of 'pll_phasecounterselect' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(173): (vlog-2892) Net type of 'pll_reconfig_counter_param' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(174): (vlog-2892) Net type of 'pll_reconfig_counter_type' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(175): (vlog-2892) Net type of 'pll_reconfig_data_in' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(145): (vlog-2892) Net type of 'global_reset_n' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(146): (vlog-2892) Net type of 'hc_scan_ck' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(148): (vlog-2892) Net type of 'hc_scan_enable_access' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(155): (vlog-2892) Net type of 'local_autopch_req' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(157): (vlog-2892) Net type of 'local_burstbegin' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(158): (vlog-2892) Net type of 'local_multicast_req' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(159): (vlog-2892) Net type of 'local_read_req' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(160): (vlog-2892) Net type of 'local_refresh_chip' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(161): (vlog-2892) Net type of 'local_refresh_req' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(162): (vlog-2892) Net type of 'local_self_rfsh_chip' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(163): (vlog-2892) Net type of 'local_self_rfsh_req' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(166): (vlog-2892) Net type of 'local_write_req' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(170): (vlog-2892) Net type of 'pll_phasestep' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(171): (vlog-2892) Net type of 'pll_phaseupdown' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(172): (vlog-2892) Net type of 'pll_reconfig' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(176): (vlog-2892) Net type of 'pll_reconfig_enable' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(177): (vlog-2892) Net type of 'pll_reconfig_read_param' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(178): (vlog-2892) Net type of 'pll_reconfig_soft_reset_en_n' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(179): (vlog-2892) Net type of 'pll_reconfig_write_param' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(180): (vlog-2892) Net type of 'pll_ref_clk' must be explicitly declared.
# ** Error: ram_controller_controller_phy.v(181): (vlog-2892) Net type of 'soft_reset_n' must be explicitly declared.
# -- Compiling module ram_controller_phy
# -- Compiling module memory
# -- Compiling module ram_controller_mem_model_ram_module
# -- Compiling module ram_controller_mem_model
# ** Warning: ../ram_controller_phy.v(34): (vlog-2275) 'ram_controller_phy' already exists and will be overwritten.
# -- Compiling module ram_controller_phy
# -- Compiling module ram_controller
# End time: 14:38:38 on Oct 10,2016, Elapsed time: 0:00:00
# Errors: 39, Warnings: 1
# ** Error: /opt/altera/16.0/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./memory_testbench.do line 4
# /opt/altera/16.0/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog *.v ../memory.v \
#          ../testbench/ram_controller_mem_model.v \
#          ../ram_controller_phy.v \
#          ../ram_controller.v"
vcom
# Compile of control_unit_testbench.v was successful.
# Compile of control_unit.v was successful.
# Compile of lshift.v was successful.
# Compile of multiplier.v was successful.
# Compile of flash_interface_testbench.v was successful.
# Compile of flash_interface.v was successful.
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ADC_PLL.v was successful.
# Compile of ADC_PLL_inst.v failed with 2 errors.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of alt_mem_ddrx_buffer_manager.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_csr.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_64_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_64_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_lpddr2_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_phy_defines.v was successful.
# Compile of aux_io.v was successful.
# Compile of control_unit.v was successful.
# Compile of daq_firmware.v was successful.
# Compile of debug_unit.v failed with 4 errors.
# Compile of fifo8_256.v was successful.
# Compile of fifo32_256.v was successful.
# Compile of fifo32_clk_crossing_with_usage.v was successful.
# Compile of fifo32_clock_crossing.v was successful.
# Compile of flash_controller.v failed with 5 errors.
# 56 compiles, 3 failed with 11 errors.
vcom
vcom *
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:49:59 on Oct 10,2016
# vcom -reportprogress 300 comb_test.v compile.tcl control_unit.v control_unit_testbench.do control_unit_testbench.v design_library flash_interface_testbench.do flash_interface_testbench.v instruction_set.vh instructions.txt lshift.v memory_binary.txt memory_hex.txt memory_testbench.do memory_testbench.v modelsim.cr.mti modelsim.ini modelsim.mpf multiplier.v register_space.vh test_library transcript vsim.wlf work 
# -- Loading package STANDARD
# ** Error: comb_test.v(1): near "default_": 
# ** Error: comb_test.v(1): VHDL Compiler exiting
# End time: 14:49:59 on Oct 10,2016, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /opt/altera/16.0/modelsim_ase/linuxaloem/vcom failed.
vcom 
# Compile of control_unit_testbench.v was successful.
# Compile of control_unit.v was successful.
# Compile of lshift.v was successful.
# Compile of multiplier.v was successful.
# Compile of flash_interface_testbench.v was successful.
# Compile of flash_interface.v was successful.
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of ram_controller.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of alt_mem_ddrx_buffer_manager.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_csr.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_64_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_64_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_lpddr2_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_phy_defines.v was successful.
# Compile of aux_io.v was successful.
# Compile of control_unit.v was successful.
# Compile of daq_firmware.v was successful.
# Compile of debug_unit.v failed with 4 errors.
# Compile of fifo8_256.v was successful.
# Compile of fifo32_256.v was successful.
# Compile of fifo32_clk_crossing_with_usage.v was successful.
# Compile of fifo32_clock_crossing.v was successful.
# Compile of flash_controller.v failed with 5 errors.
# 54 compiles, 4 failed with 9 errors.
# Compile of control_unit_testbench.v was successful.
# Compile of control_unit.v was successful.
# Compile of lshift.v was successful.
# Compile of multiplier.v was successful.
# Compile of flash_interface_testbench.v was successful.
# Compile of flash_interface.v was successful.
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of ram_controller.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of alt_mem_ddrx_buffer_manager.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_csr.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_64_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_64_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_lpddr2_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_phy_defines.v was successful.
# Compile of aux_io.v was successful.
# Compile of control_unit.v was successful.
# Compile of daq_firmware.v was successful.
# Compile of debug_unit.v failed with 4 errors.
# Compile of fifo8_256.v was successful.
# Compile of fifo32_256.v was successful.
# Compile of fifo32_clk_crossing_with_usage.v was successful.
# Compile of fifo32_clock_crossing.v was successful.
# Compile of flash_controller.v failed with 5 errors.
# Compile of adc_pll.v was successful.
# 55 compiles, 2 failed with 9 errors.
# Compile of control_unit_testbench.v was successful.
# Compile of control_unit.v was successful.
# Compile of lshift.v was successful.
# Compile of multiplier.v was successful.
# Compile of flash_interface_testbench.v was successful.
# Compile of flash_interface.v was successful.
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of ram_controller.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of alt_mem_ddrx_buffer_manager.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_csr.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_64_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_64_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_lpddr2_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_phy_defines.v was successful.
# Compile of aux_io.v was successful.
# Compile of control_unit.v was successful.
# Compile of daq_firmware.v was successful.
# Compile of debug_unit.v failed with 4 errors.
# Compile of fifo8_256.v was successful.
# Compile of fifo32_256.v was successful.
# Compile of fifo32_clk_crossing_with_usage.v was successful.
# Compile of fifo32_clock_crossing.v was successful.
# Compile of flash_controller.v failed with 5 errors.
# Compile of adc_pll.v was successful.
# 55 compiles, 2 failed with 9 errors.
# Compile of control_unit_testbench.v was successful.
# Compile of control_unit.v was successful.
# Compile of lshift.v was successful.
# Compile of multiplier.v was successful.
# Compile of flash_interface_testbench.v was successful.
# Compile of flash_interface.v was successful.
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of ram_controller.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of alt_mem_ddrx_buffer_manager.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_csr.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_64_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_64_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_lpddr2_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_phy_defines.v was successful.
# Compile of aux_io.v was successful.
# Compile of control_unit.v was successful.
# Compile of daq_firmware.v was successful.
# Compile of debug_unit.v failed with 2 errors.
# Compile of fifo8_256.v was successful.
# Compile of fifo32_256.v was successful.
# Compile of fifo32_clk_crossing_with_usage.v was successful.
# Compile of fifo32_clock_crossing.v was successful.
# Compile of flash_controller.v failed with 5 errors.
# Compile of adc_pll.v was successful.
# 55 compiles, 2 failed with 7 errors.
# Compile of control_unit_testbench.v was successful.
# Compile of control_unit.v was successful.
# Compile of lshift.v was successful.
# Compile of multiplier.v was successful.
# Compile of flash_interface_testbench.v was successful.
# Compile of flash_interface.v was successful.
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of ram_controller.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of alt_mem_ddrx_buffer_manager.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_csr.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_64_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_64_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_lpddr2_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_phy_defines.v was successful.
# Compile of aux_io.v was successful.
# Compile of control_unit.v was successful.
# Compile of daq_firmware.v was successful.
# Compile of debug_unit.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of fifo32_256.v was successful.
# Compile of fifo32_clk_crossing_with_usage.v was successful.
# Compile of fifo32_clock_crossing.v was successful.
# Compile of flash_controller.v failed with 5 errors.
# Compile of adc_pll.v was successful.
# 55 compiles, 1 failed with 5 errors.
# Compile of control_unit_testbench.v was successful.
# Compile of control_unit.v was successful.
# Compile of lshift.v was successful.
# Compile of multiplier.v was successful.
# Compile of flash_interface_testbench.v was successful.
# Compile of flash_interface.v was successful.
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of ram_controller.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of alt_mem_ddrx_buffer_manager.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_csr.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_64_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_64_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_lpddr2_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_phy_defines.v was successful.
# Compile of aux_io.v was successful.
# Compile of control_unit.v was successful.
# Compile of daq_firmware.v was successful.
# Compile of debug_unit.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of fifo32_256.v was successful.
# Compile of fifo32_clk_crossing_with_usage.v was successful.
# Compile of fifo32_clock_crossing.v was successful.
# Compile of adc_pll.v was successful.
# 54 compiles, 0 failed with no errors.
vlog --help
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# ** Error (suppressible): (vlog-1902) Option "--help" is either unknown, requires an argument, or was given with a bad argument.
# Use the -help option for complete vlog usage.
# Errors: 1, Warnings: 0
# /opt/altera/16.0/modelsim_ase/linuxaloem/vlog failed.
vlog -h
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Usage: vlog [options] files
# Options:
#   -help              Print this message
#   -version           Print the version of the compiler
#   -work <path>       Specify library WORK
#   -fatal <msgNumber>[,<msgNumber>...]
#                      Report the listed messages as fatal
#   -error <msgNumber>[,<msgNumber>...]
#                      Report the listed messages as errors
#   -warning <msgNumber>[,<msgNumber>...]
#                      Report the listed messages as warnings
#   -warning error     Report all warnings as errors
#   -note <msgNumber>[,<msgNumber>...]
#                      Report the listed message as notes
#   -suppress <msgNumber>[,<msgNumber>...]
#                      Suppress the listed messages
#   -msglimit [all,|none,][-|+]<msgNumber>[,[-|+]<msgNumber>...]
#                      Limit the reporting of listed messages to default count
#   -msglimitcount <limit_value> -msglimit [all,|none,][-|+]<msgNumber>[,[-|+]<msgNumber>...]
#                      Limit the reporting of listed messages to user defined count
#   -svfilesuffix=<extension>[,<extension>...]
#                      filename extensions for SystemVerilog code
#   -93                Preserve the case of Verilog module (and parameter
#                      and port) names in the equivalent VHDL entity by using
#                      VHDL-1993 extended identifiers; this may be useful
#                      in mixed-language designs
#   -afs_check         Dump XML information from compilation unit scope
#   -ams               Enable AMS wreal extensions
#   -wireasinterconnect               Convert qualifying nets from wire to interconnect.
#   -wireasinterconnectverbose       Identify which nets have been converted from wire to interconnect.
#   -addpragmaprefix <prefix>
#                      Enable recognition of synthesis and coverage pragmas with
#                      a user specified prefix.
#   -compat            Disable optimizations that result in different event ordering
#                      than Verilog-XL (at expense of performance).
#   -ccflags "opts"
#                      Specify in quotes all the C/C++ compiler options for vlog/qverilog
#   -ccwarn [on|off|verbose|strict]
#                      Enable additional error/warning gcc flags with C/C++ files compilation
#                      Options are:
#                         on (default): compiles with -Wreturn-type, -Wimplicit, 
#                             -Wuninitialized,  -Wmissing-declarations gcc options
#                         off: compiles without any warning options
#                         verbose: compiles with the -Wall gcc option
#                         strict: compiles with the -Werror gcc option
#   -compile_uselibs[=<directory_name>]
#                      Use the `uselib directive to find verilog source files
#                      and compile them into automatically created libraries
#   -cuname <compilation_unit_name>
#                      Explicitly name the compilation unit package. The option
#                      can only be used with -mfcu. The <compilation_unit_name>
#                      can be top design unit name at vsim and vopt commandline
#   -cuautoname=[file|du]
#                      Select method for naming $unit library entries.
#                      file - base the name of the first file on the command line (default)
#                      du   - base the name on the first design unit following items
#                             found in the $unit scope
#   -createlib         Create libraries that do not exist.
#   -nocreatelib       Do not create libraries that do not exist.
#   +cover[=<spec>]
#                      <spec> is used to enable code coverage metrics for certain
#                      kinds of constructs.
#                      <spec> consists of one or more of the following letter codes:
#                         s (statement)
#                         b (branch)
#                         c (condition)
#                         e (expression)
#                         f (finite state machine)
#                         t (toggle)
#                         x (extended toggle)
#                      If no <spec> characters are given, sbceft is the default.
#   -coverenhanced     Enables functionality which may change the appearance or content of coverage
#                      metrics. A detailed list of these changes can be found by searching in the
#                      release notes for 'coverenhanced'. This option only takes meaningful effect in
#                      letter releases (e.g. 10.2b). It has no effect in initial major releases (e.g. 10.2).
#   -coveropt <i>      Specify a digit for code coverage optimization level: 1 through 4.
#   -coverexcludedefault Automatically exclude case default clauses.
#   -coverfec          Enable Focused Expression Coverage analysis for conditions and expressions.
#   -nocoverfec        Disable Focused Expression Coverage analysis for conditions and expressions.
#   -coverrec          Enable Rapid Expression Coverage mode of FEC for conditions and expressions.
#   -nocoverrec        Disable Rapid Expression Coverage mode of FEC for conditions and expressions.
#   -coverudp          Enable UDP Coverage analysis for conditions and expressions.
#   -nocoverudp        Disable UDP Coverage analysis for conditions and expressions.
#   -nocovershort      Disable short circuiting of expressions/condition when coverage is enabled.
#   -coverexpandrdpfx  Bit-blast multi-bit operands of reduction prefix expressions for expression/condition coverage.
#   -nocoverexpandrdpfx Don't bit-blast multi-bit operands of reduction prefix expressions for expression/condition coverage.
#   -nocoverexcludedefault Don't automatically exclude case default clauses.
#   -covercells        Enable code coverage options in cells
#   -nocovercells      Disable code coverage options in cells
#   -constimmedassert  Show constant immediate assertions in GUI/UCDB/reports etc.
#   -togglecountlimit n Quit collecting toggle info after count n is reached.
#   -togglewidthlimit n Don't collect toggle data on reg's or arrays wider than n.
#   -extendedtogglemode [1|2|3]
#                      Change the level of support for extended toggles.
#                      The levels of support are:
#                      1 - 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z')
#                      2 - 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'
#                      3 - 0L->1H & 1H->0L & all 'Z' transitions
#   -toggleportsonly   Enable toggle statistics collection only for ports.
#   -maxudprows n      Max number of rows allowed in UDP tables for code coverage.
#   -maxfecrows n      Max number of input patterns allowed in FEC table for code coverage.
#   -fecudpeffort n    Limit the size of expressions and conditions considered for expr/cond coverage.
#                      Levels supported are:
#                      1 - (low) Only small expressions and conditions considered for coverage.
#                      2 - (medium) Bigger expressions and conditions considered for coverage.
#                      3 - (high) Very large expressions and conditions considered for coverage.
#   -coverreportcancelled Report coverage items that have been optimized away.
#   -coverdeglitch <period> Report only the last execution of non-clocked processes/continuous assignments
#                      within time greater than <period>, where <period> is 0 or
#                      a time string with units
#   +define+<macro_name>[=<macro_text>]
#                      Same as compiler directive: `define macro_name macro_text
#   -deglitchalways    Make always blocks insensitive to variable
#                      glitches, potentially breaking zero delay oscillations
#                      among combinatorial always blocks. (default)
#   -nodeglitchalways  Disable -deglitchalways behavior.
#   +delay_mode_distributed
#                      Use structural delays and ignore path delays
#   +delay_mode_path   Set structural delays to zero and use path delays
#   +delay_mode_unit   Set non-zero structural delays to one
#   +delay_mode_zero   Set structural delays to zero
#   -dpiforceheader    Force generation of dpi header file even when
#                      empty of function prototypes
#   -dpiheader <filename>
#                      Save the generated declarations of SystemVerilog DPI
#                      tasks and functions into <filename>
#   -E <filename>      Write preprocessed Verilog and SystemVerilog into <filename>
#   -Epretty <filename>
#                      Write pretty preprocessed Verilog and SystemVerilog into <filename>
#   -Edebug <filename>
#                      Write debugable preprocessed Verilog and SystemVerilog into <filename>
#   -enumfirstinit     Initialize an enum using its first elem.
#   -f <path>          Specify a file containing more command line arguments
#   -F <path>          Specify a file containing more command line arguments. Prefixes relative
#                      file names within the arguments file with the absolute path of arguments file,
#                      if lookup with relative path fails.
#   -outf <filename>   Specify a file to save the final list of options after recursively expanding
#                      all -f, -file and -F files.
#   -force_refresh     Force a refresh of the library image from .dat file(s)
#                      even if there are dependency errors
#   -optionset <optionset_name>
#                      Calls an option set in modelsim.ini.
#   -nofsmresettrans   Disable recognition of implicit asynchronous reset transitions for FSMs
#   -fsmresettrans     Enable recognition of implicit asynchronous reset transitions for FSMs
#   -nofsmsingle       Disable recognition FSMs having single bit current state variable
#   -fsmsingle         Enable recognition FSMs having single bit current state variable
#   -fsmimplicittrans  Enable recognition of implicit transitions in FSMs
#   -nofsmimplicittrans Disable recognition of implicit transitions in FSMs
#   -fsmmultitrans     Enable recognition of Multi-state transitions in FSMs
#   -fsmverbose [b|t|w]
#                      Provides information about FSMs recognized, including state reachability analysis.
#                      There are three detail levels that can be set with this option.
#                         b (displays only basic information)
#                         t (displays a transition table in addition to the basic information)
#                         w (displays any warning messages in addition to the basic information)
#                      If no character is specified, btw is the default.
#   -nofsmxassign      Disable recognition of FSMs containing x assignment
#   -fsmxassign        Enable recognition of FSMs containing x assignment
#   -gen_xml <entity> <output>
#                      Output (into a file) the interface definition of the
#                      specified design unit in XML format
#   -gen_xmlstruct <entity> <output>
#                      Similar to -gen_xml, but also output the structural definition
#                      of the specified design unit in XML format
#   -ignorepragmaprefix <prefix>
#                      Ignore synthesis and coverage pragmas with specified prefix
#   -hazards           Enable run-time hazard checking code
#   +incdir+<dir>      Search directory for files included with
#                      `include "filename"
#   -incr              Enable incremental compilation
#   +initmem[=<spec>][+0|1|X|Z]
#                      Initialize fixed-size arrays of type indicated by <spec>.
#   +initreg[=<spec>][+0|1|X|Z]
#                      Initialize variables of type indicated by <spec>.
#                      Valid values of <spec> are:
#                         r (4-state integral types)
#                         b (2-state integral types)
#                         e (enum types)
#                         u (udp types)
#                      If no <spec> is given, all these types are enabled.
#                      If 0|1|X|Z is specified, all the bits in the variable
#                      are intialized to that value.  Otherwise, these variables
#                      are prepared for randomization during vsim.
#   +iterevaluation    Enable an iterative evaluation mechanism on optimized gate-level
#                      cells with feedback loops.
#   -L <libname>       Search library for design units needed when optimizing
#   -Lf <libname>      Same as -L, but libraries are searched before `uselib
#   -l <filename>      Write compilation log to <filename>
#   +libext+<suffix>   Specify suffix of files in library directory
#   -libmap <path>     Specify Verilog 2001 library map file
#   -libmap_verbose    Display library map pattern matching information during compilation
#   +librescan         Scan libraries in command line order for all
#                      unresolved module references
#   -line <lineNum>    Specify a starting line number
#   -lint              Perform lint-style checks
#   -lowercasepragma   Allow only lower case pragmas
#   -lowercasepslpragma   Allow only lower case PSL pragmas
#   -modelsimini <modelsim.ini>
#                      Specify path to the modelsim.ini file.
#   +maxdelays         Use maximum timing from min:typ:max expressions
#   -mfcu[=macro]      Multi-file compilation unit, all files in command line make up a compilation unit.
#                      The =macro modifier only enables the visibility of macro definitions across different files.
#                      The default is to have each file be a separate compilation unit (-sfcu mode).
#   +mindelays         Use minimum timing from min:typ:max expressions
#   -mixedansiports    Enables mixing of ANSI-style and non-ANSI-style declarations
#   -nodebug[=ports][=pli][=ports+pli]
#                      Do not put symbolic debugging information into the library
#   -nodbgsym
#                      Do not generate symbols debugging database
#   -smartdbgsym
#                      Generate symbols debugging database for only some special cases
#   -noexcludeternary <design_unit>
#                      Disables exclusion of ternary expressions in UCDB.
#   -noForceUnsignedToVhdlInteger
#                      Prevents conversion of untyped parameters to integer.
#   -noincr            Forces complete analysis and code generation, effectively turning
#                      off incremental compilation
#   +nolibcell         Do not automatically define library modules as cells(default)
#   +libcell           Define library modules (found with -v|-y search) as cells
#   -nologo            Disable startup banner
#   -[w]prof=<filename> Enables CPU (-prof) or WALL (-wprof) time based profiling
#                       and saves the profile data to the given filename.
#   -proftick=<integer> Set the time interval between the profile data collection.
#                       Default value is 10.
#   -nooverrideundef <macro_name>
#                      Do not ignore `undef if the macro is defined using +define option
#   -nopsl             Disable embedded PSL language parsing
#   -novopt            Do not run the "vopt" compiler before simulation
#   +nospecify         Disable specify path delays and timing checks
#   +notimingchecks    Disable timing checks
#   -nowarn <number>   Disable specified category of warning messages; verror 1907 to see them
#   +nowarn<CODE>      Disable specified warning message
#  +num_opt_cell_conds+<value> 
#                      Restricts gate-level optimization capacity for accepting cells with
#                      I/O path and timing check conditions.
#                      <value> integer between 32 and 1023, inclusive. where the default 
#                      value is 1023.
#   -noconstimmedassert  Do not show constant immediate assertions in GUI/UCDB/reports etc.
#   -O0                Disable optimizations
#   -O1                Enable some optimizations (default)
#   -pedanticerrors    Enforce strict language checks
#   -permissive        Relax some language error checks to warnings.
#   -printinfilenames[=<filename>]
#                      Print path names for all source files opened during compilation.
#   +protect[=<file>]  Enable use of `protect...`endprotect compiler directives
#   -pslext            Enable PSL LTL/Universal operators
#   -pslfile <file>    Compile and bind PSL vunits specified by <file>
#   -quiet             Disable 'Loading' messages
#   -R [<simargs>]     Cause vsim to be invoked with <simargs> and top-level
#                      modules; simargs consists of the rest of the arguments
#                      or until a single-character dash is encountered
#   -                  Indicate end of optional -R <simargs>
#   -refresh           Refresh the library image from .dat file(s)
#   -scdpiheader <filename>
#                      Save the generated declarations of SystemVerilog SystemC DPI
#                      tasks and functions into <filename>
#   -sfcu              Single-file compilation unit (default),
#                      each file in command line is a separate compilation unit
#   -skipprotected     Ignore protected regions
#   -skipprotectedmodule Ignore modules containing protected regions
#   -skipsynthoffregion Ignore all constructs within synthesis_off or translate_off pragma regions.
#   -source            Print the source line with error messages
#   -stats[=[+-]<args>] Enables compiler statistics
#                      <args> are all,none,time,cmd,msg,perf,verbose,list,kb
#   -sv                Enable SystemVerilog features and keywords
#   -sv05compat        Ensure compatibility with IEEE standard 1800-2005
#   -sv09compat        Ensure compatibility with IEEE standard 1800-2009
#   -sv12compat        Ensure compatibility with IEEE standard 1800-2012
#   -svinputport=net|var|relaxed
#                      Select the default kind for an input port that is
#                      declared with a type, but without the var keyword.
#                      Select 'net' for strict LRM compliance, where the
#                      kind always defaults to wire. Select 'var' for
#                      non-compliant behavior, where the kind always defaults
#                      to var. The default is 'relaxed', where only a
#                      type that is a 4-state scalar or 4-state single
#                      dimension vector type defaults to wire.
#   -svext[=[+|-]<extension>[,[+|-]<extension>]*]
#                      Enable SystemVerilog language extensions.
#                      Valid extensions are:
#                      acum  - Assignment Compatible Untyped Mailbox.
#                      ared  - Iterate over innermost array elements for array reduction methods.
#                      atpi  - Allow Types in Port Identifiers.
#                      bstr  - Allow usage of string builtin method bittostr.
#                      catx  - Concat extensions.
#                      ctlc  - Cast time literal in constraint context to time datatype.
#                      daoa  - Allow passing dynamic array as open array output port argument.
#                      evdactor - Do early variable declaration assignments in constructors.
#                      evis  - Expand Environment Variables within Include String literals.
#                      feci  - Treat constant expressions in foreach loop variable indices as constant.
#                      fin0  - $finish() system call works as $finish(0), prints no diagnostic information.
#                      hiercross1 - Allow hierarchical cross feature.
#                      hiercross2 - Allow an alternate hierarchical cross feature.
#                      ias   - Iterate on always @* evaluations until inputs settle.
#                      idcl  - Pass import DPI call location as implicit scope.
#                      iddp  - Ignore DPI disable protocol check.
#                      ifca  - Iterate on feedback continuous assignment until inputs settle.
#                      omaa  - Allow shuffle method on assoc array.
#                      pae   - Automatically export all symbols imported and referenced in a package.
#                      sccts - String concatenation convert to string.
#                      spsl  - Search for packages in source libraries specified with -y and +libext.
#                      stop0 - $stop() system call works as $stop(0), prints no diagnostic information.
#                      substr1 - Allow one argument in substr() builtin method. Second argument will be end of string.
#                      udm0  - UnDefined Macro is assume to be defined as the value 1'b0.
#                      uslt  - Promote unused design units to top-level design units.
#                      vmctor- Honor virtual method calls in class constructor.
#                      arif  - Allow ref args in fork.
#   -tbxhvllint[=<fileName>][+ignorepkgs[=[[<lib1>.]<pkg1>]...[,[<libN>.]<pkgN>]]]
#                      The -tbxhvllint switch causes the compiler to warn about delays found in the source
#                      code that may cause synchronization issues in Veloce TBX.
#                      NOTE: If you plan to use vsim's -tbxhvllint switch to extract run time delay
#                      ----- information then you must use this switch with the compiler.
#                      - The #delay warnings may be captured in the optional file <fileName>.
#                      - Additionally, the switch '+ignorepkgs' allows you to suppress #delay warnings from
#                        imported packages. The '+ignorepkgs' without any arguments will suppress warnings
#                        related to all #delays found in all the imported packages. You may fine tune the
#                        message suppression by specifying package names (with optional library names). For
#                        example '-tbxhvllint+ignorepkgs=uvm_pkg' will cause messages related to #delays
#                        found in any package named 'uvm_pkg' (regardless of the library). Specifying
#                        '-tbxhvllint+ignorepkgs=mylib.mypkg' will suppress #delay messages related to
#                        imported package 'mypkg' from library 'mylib'.
#                      - Multiple '-tbxhvllint' switches are allowed.
#   -timescale[=]<timescale>
#                      Specify the default timescale for modules not having an
#                      explicit timescale. The format of <timescale> is the same
#                      as that of the `timescale directive.
#                      For example, -timescale "1 ns / 1 ps".
#   -override_timescale[=]<timescale>
#                      Override the timescale specified in the source code.
#   +typdelays         Use typical timing from min:typ:max expressions
#   -s                 Do not load the std package.
#   -u                 Convert regular Verilog identifiers to uppercase
#   -v <path>          Specify Verilog source library file
#   -vv                Print auto C/C++ compile/link subprocess command line information
#   -vlog95compat      Ensure compatibility with Std 1364-1995
#   -vlog01compat      Ensure compatibility with Std 1364-2001
#   -convertallparams  Enables converting parameters not defined in ANSI style
#                      to VHDL generics of type std_logic_vector, bit_vector,
#                      std_logic and bit.
#   -mixedsvvh [b | s | v] [packedstruct]
#                      Facilitates using SV packages at the SV-VHDL mixed-language boundary.
#                         b - treat scalars/vectors in package as bit/bit_vector
#                         s - treat scalars/vectors in package as std_logic/std_logic_vector
#                         v - treat scalars/vectors in package as vl_logic/vl_logic_vector
#                         packedstruct - treat packed structures as VHDL arrays of equivalent size
#   -y <path>          Specify Verilog source library directory
#   -vmake             Collects complete list of command line args and files processed for use by vmake.
#   -writetoplevels <fileName>
#                      Writes complete list of toplevels into <fileName> (also includes the name specified
#                      with -cuname). The file <fileName> can be used with vopt command's -f switch.
vcom
vlog
vlog -help
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Usage: vlog [options] files
# Options:
#   -help              Print this message
#   -version           Print the version of the compiler
#   -work <path>       Specify library WORK
#   -fatal <msgNumber>[,<msgNumber>...]
#                      Report the listed messages as fatal
#   -error <msgNumber>[,<msgNumber>...]
#                      Report the listed messages as errors
#   -warning <msgNumber>[,<msgNumber>...]
#                      Report the listed messages as warnings
#   -warning error     Report all warnings as errors
#   -note <msgNumber>[,<msgNumber>...]
#                      Report the listed message as notes
#   -suppress <msgNumber>[,<msgNumber>...]
#                      Suppress the listed messages
#   -msglimit [all,|none,][-|+]<msgNumber>[,[-|+]<msgNumber>...]
#                      Limit the reporting of listed messages to default count
#   -msglimitcount <limit_value> -msglimit [all,|none,][-|+]<msgNumber>[,[-|+]<msgNumber>...]
#                      Limit the reporting of listed messages to user defined count
#   -svfilesuffix=<extension>[,<extension>...]
#                      filename extensions for SystemVerilog code
#   -93                Preserve the case of Verilog module (and parameter
#                      and port) names in the equivalent VHDL entity by using
#                      VHDL-1993 extended identifiers; this may be useful
#                      in mixed-language designs
#   -afs_check         Dump XML information from compilation unit scope
#   -ams               Enable AMS wreal extensions
#   -wireasinterconnect               Convert qualifying nets from wire to interconnect.
#   -wireasinterconnectverbose       Identify which nets have been converted from wire to interconnect.
#   -addpragmaprefix <prefix>
#                      Enable recognition of synthesis and coverage pragmas with
#                      a user specified prefix.
#   -compat            Disable optimizations that result in different event ordering
#                      than Verilog-XL (at expense of performance).
#   -ccflags "opts"
#                      Specify in quotes all the C/C++ compiler options for vlog/qverilog
#   -ccwarn [on|off|verbose|strict]
#                      Enable additional error/warning gcc flags with C/C++ files compilation
#                      Options are:
#                         on (default): compiles with -Wreturn-type, -Wimplicit, 
#                             -Wuninitialized,  -Wmissing-declarations gcc options
#                         off: compiles without any warning options
#                         verbose: compiles with the -Wall gcc option
#                         strict: compiles with the -Werror gcc option
#   -compile_uselibs[=<directory_name>]
#                      Use the `uselib directive to find verilog source files
#                      and compile them into automatically created libraries
#   -cuname <compilation_unit_name>
#                      Explicitly name the compilation unit package. The option
#                      can only be used with -mfcu. The <compilation_unit_name>
#                      can be top design unit name at vsim and vopt commandline
#   -cuautoname=[file|du]
#                      Select method for naming $unit library entries.
#                      file - base the name of the first file on the command line (default)
#                      du   - base the name on the first design unit following items
#                             found in the $unit scope
#   -createlib         Create libraries that do not exist.
#   -nocreatelib       Do not create libraries that do not exist.
#   +cover[=<spec>]
#                      <spec> is used to enable code coverage metrics for certain
#                      kinds of constructs.
#                      <spec> consists of one or more of the following letter codes:
#                         s (statement)
#                         b (branch)
#                         c (condition)
#                         e (expression)
#                         f (finite state machine)
#                         t (toggle)
#                         x (extended toggle)
#                      If no <spec> characters are given, sbceft is the default.
#   -coverenhanced     Enables functionality which may change the appearance or content of coverage
#                      metrics. A detailed list of these changes can be found by searching in the
#                      release notes for 'coverenhanced'. This option only takes meaningful effect in
#                      letter releases (e.g. 10.2b). It has no effect in initial major releases (e.g. 10.2).
#   -coveropt <i>      Specify a digit for code coverage optimization level: 1 through 4.
#   -coverexcludedefault Automatically exclude case default clauses.
#   -coverfec          Enable Focused Expression Coverage analysis for conditions and expressions.
#   -nocoverfec        Disable Focused Expression Coverage analysis for conditions and expressions.
#   -coverrec          Enable Rapid Expression Coverage mode of FEC for conditions and expressions.
#   -nocoverrec        Disable Rapid Expression Coverage mode of FEC for conditions and expressions.
#   -coverudp          Enable UDP Coverage analysis for conditions and expressions.
#   -nocoverudp        Disable UDP Coverage analysis for conditions and expressions.
#   -nocovershort      Disable short circuiting of expressions/condition when coverage is enabled.
#   -coverexpandrdpfx  Bit-blast multi-bit operands of reduction prefix expressions for expression/condition coverage.
#   -nocoverexpandrdpfx Don't bit-blast multi-bit operands of reduction prefix expressions for expression/condition coverage.
#   -nocoverexcludedefault Don't automatically exclude case default clauses.
#   -covercells        Enable code coverage options in cells
#   -nocovercells      Disable code coverage options in cells
#   -constimmedassert  Show constant immediate assertions in GUI/UCDB/reports etc.
#   -togglecountlimit n Quit collecting toggle info after count n is reached.
#   -togglewidthlimit n Don't collect toggle data on reg's or arrays wider than n.
#   -extendedtogglemode [1|2|3]
#                      Change the level of support for extended toggles.
#                      The levels of support are:
#                      1 - 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z')
#                      2 - 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'
#                      3 - 0L->1H & 1H->0L & all 'Z' transitions
#   -toggleportsonly   Enable toggle statistics collection only for ports.
#   -maxudprows n      Max number of rows allowed in UDP tables for code coverage.
#   -maxfecrows n      Max number of input patterns allowed in FEC table for code coverage.
#   -fecudpeffort n    Limit the size of expressions and conditions considered for expr/cond coverage.
#                      Levels supported are:
#                      1 - (low) Only small expressions and conditions considered for coverage.
#                      2 - (medium) Bigger expressions and conditions considered for coverage.
#                      3 - (high) Very large expressions and conditions considered for coverage.
#   -coverreportcancelled Report coverage items that have been optimized away.
#   -coverdeglitch <period> Report only the last execution of non-clocked processes/continuous assignments
#                      within time greater than <period>, where <period> is 0 or
#                      a time string with units
#   +define+<macro_name>[=<macro_text>]
#                      Same as compiler directive: `define macro_name macro_text
#   -deglitchalways    Make always blocks insensitive to variable
#                      glitches, potentially breaking zero delay oscillations
#                      among combinatorial always blocks. (default)
#   -nodeglitchalways  Disable -deglitchalways behavior.
#   +delay_mode_distributed
#                      Use structural delays and ignore path delays
#   +delay_mode_path   Set structural delays to zero and use path delays
#   +delay_mode_unit   Set non-zero structural delays to one
#   +delay_mode_zero   Set structural delays to zero
#   -dpiforceheader    Force generation of dpi header file even when
#                      empty of function prototypes
#   -dpiheader <filename>
#                      Save the generated declarations of SystemVerilog DPI
#                      tasks and functions into <filename>
#   -E <filename>      Write preprocessed Verilog and SystemVerilog into <filename>
#   -Epretty <filename>
#                      Write pretty preprocessed Verilog and SystemVerilog into <filename>
#   -Edebug <filename>
#                      Write debugable preprocessed Verilog and SystemVerilog into <filename>
#   -enumfirstinit     Initialize an enum using its first elem.
#   -f <path>          Specify a file containing more command line arguments
#   -F <path>          Specify a file containing more command line arguments. Prefixes relative
#                      file names within the arguments file with the absolute path of arguments file,
#                      if lookup with relative path fails.
#   -outf <filename>   Specify a file to save the final list of options after recursively expanding
#                      all -f, -file and -F files.
#   -force_refresh     Force a refresh of the library image from .dat file(s)
#                      even if there are dependency errors
#   -optionset <optionset_name>
#                      Calls an option set in modelsim.ini.
#   -nofsmresettrans   Disable recognition of implicit asynchronous reset transitions for FSMs
#   -fsmresettrans     Enable recognition of implicit asynchronous reset transitions for FSMs
#   -nofsmsingle       Disable recognition FSMs having single bit current state variable
#   -fsmsingle         Enable recognition FSMs having single bit current state variable
#   -fsmimplicittrans  Enable recognition of implicit transitions in FSMs
#   -nofsmimplicittrans Disable recognition of implicit transitions in FSMs
#   -fsmmultitrans     Enable recognition of Multi-state transitions in FSMs
#   -fsmverbose [b|t|w]
#                      Provides information about FSMs recognized, including state reachability analysis.
#                      There are three detail levels that can be set with this option.
#                         b (displays only basic information)
#                         t (displays a transition table in addition to the basic information)
#                         w (displays any warning messages in addition to the basic information)
#                      If no character is specified, btw is the default.
#   -nofsmxassign      Disable recognition of FSMs containing x assignment
#   -fsmxassign        Enable recognition of FSMs containing x assignment
#   -gen_xml <entity> <output>
#                      Output (into a file) the interface definition of the
#                      specified design unit in XML format
#   -gen_xmlstruct <entity> <output>
#                      Similar to -gen_xml, but also output the structural definition
#                      of the specified design unit in XML format
#   -ignorepragmaprefix <prefix>
#                      Ignore synthesis and coverage pragmas with specified prefix
#   -hazards           Enable run-time hazard checking code
#   +incdir+<dir>      Search directory for files included with
#                      `include "filename"
#   -incr              Enable incremental compilation
#   +initmem[=<spec>][+0|1|X|Z]
#                      Initialize fixed-size arrays of type indicated by <spec>.
#   +initreg[=<spec>][+0|1|X|Z]
#                      Initialize variables of type indicated by <spec>.
#                      Valid values of <spec> are:
#                         r (4-state integral types)
#                         b (2-state integral types)
#                         e (enum types)
#                         u (udp types)
#                      If no <spec> is given, all these types are enabled.
#                      If 0|1|X|Z is specified, all the bits in the variable
#                      are intialized to that value.  Otherwise, these variables
#                      are prepared for randomization during vsim.
#   +iterevaluation    Enable an iterative evaluation mechanism on optimized gate-level
#                      cells with feedback loops.
#   -L <libname>       Search library for design units needed when optimizing
#   -Lf <libname>      Same as -L, but libraries are searched before `uselib
#   -l <filename>      Write compilation log to <filename>
#   +libext+<suffix>   Specify suffix of files in library directory
#   -libmap <path>     Specify Verilog 2001 library map file
#   -libmap_verbose    Display library map pattern matching information during compilation
#   +librescan         Scan libraries in command line order for all
#                      unresolved module references
#   -line <lineNum>    Specify a starting line number
#   -lint              Perform lint-style checks
#   -lowercasepragma   Allow only lower case pragmas
#   -lowercasepslpragma   Allow only lower case PSL pragmas
#   -modelsimini <modelsim.ini>
#                      Specify path to the modelsim.ini file.
#   +maxdelays         Use maximum timing from min:typ:max expressions
#   -mfcu[=macro]      Multi-file compilation unit, all files in command line make up a compilation unit.
#                      The =macro modifier only enables the visibility of macro definitions across different files.
#                      The default is to have each file be a separate compilation unit (-sfcu mode).
#   +mindelays         Use minimum timing from min:typ:max expressions
#   -mixedansiports    Enables mixing of ANSI-style and non-ANSI-style declarations
#   -nodebug[=ports][=pli][=ports+pli]
#                      Do not put symbolic debugging information into the library
#   -nodbgsym
#                      Do not generate symbols debugging database
#   -smartdbgsym
#                      Generate symbols debugging database for only some special cases
#   -noexcludeternary <design_unit>
#                      Disables exclusion of ternary expressions in UCDB.
#   -noForceUnsignedToVhdlInteger
#                      Prevents conversion of untyped parameters to integer.
#   -noincr            Forces complete analysis and code generation, effectively turning
#                      off incremental compilation
#   +nolibcell         Do not automatically define library modules as cells(default)
#   +libcell           Define library modules (found with -v|-y search) as cells
#   -nologo            Disable startup banner
#   -[w]prof=<filename> Enables CPU (-prof) or WALL (-wprof) time based profiling
#                       and saves the profile data to the given filename.
#   -proftick=<integer> Set the time interval between the profile data collection.
#                       Default value is 10.
#   -nooverrideundef <macro_name>
#                      Do not ignore `undef if the macro is defined using +define option
#   -nopsl             Disable embedded PSL language parsing
#   -novopt            Do not run the "vopt" compiler before simulation
#   +nospecify         Disable specify path delays and timing checks
#   +notimingchecks    Disable timing checks
#   -nowarn <number>   Disable specified category of warning messages; verror 1907 to see them
#   +nowarn<CODE>      Disable specified warning message
#  +num_opt_cell_conds+<value> 
#                      Restricts gate-level optimization capacity for accepting cells with
#                      I/O path and timing check conditions.
#                      <value> integer between 32 and 1023, inclusive. where the default 
#                      value is 1023.
#   -noconstimmedassert  Do not show constant immediate assertions in GUI/UCDB/reports etc.
#   -O0                Disable optimizations
#   -O1                Enable some optimizations (default)
#   -pedanticerrors    Enforce strict language checks
#   -permissive        Relax some language error checks to warnings.
#   -printinfilenames[=<filename>]
#                      Print path names for all source files opened during compilation.
#   +protect[=<file>]  Enable use of `protect...`endprotect compiler directives
#   -pslext            Enable PSL LTL/Universal operators
#   -pslfile <file>    Compile and bind PSL vunits specified by <file>
#   -quiet             Disable 'Loading' messages
#   -R [<simargs>]     Cause vsim to be invoked with <simargs> and top-level
#                      modules; simargs consists of the rest of the arguments
#                      or until a single-character dash is encountered
#   -                  Indicate end of optional -R <simargs>
#   -refresh           Refresh the library image from .dat file(s)
#   -scdpiheader <filename>
#                      Save the generated declarations of SystemVerilog SystemC DPI
#                      tasks and functions into <filename>
#   -sfcu              Single-file compilation unit (default),
#                      each file in command line is a separate compilation unit
#   -skipprotected     Ignore protected regions
#   -skipprotectedmodule Ignore modules containing protected regions
#   -skipsynthoffregion Ignore all constructs within synthesis_off or translate_off pragma regions.
#   -source            Print the source line with error messages
#   -stats[=[+-]<args>] Enables compiler statistics
#                      <args> are all,none,time,cmd,msg,perf,verbose,list,kb
#   -sv                Enable SystemVerilog features and keywords
#   -sv05compat        Ensure compatibility with IEEE standard 1800-2005
#   -sv09compat        Ensure compatibility with IEEE standard 1800-2009
#   -sv12compat        Ensure compatibility with IEEE standard 1800-2012
#   -svinputport=net|var|relaxed
#                      Select the default kind for an input port that is
#                      declared with a type, but without the var keyword.
#                      Select 'net' for strict LRM compliance, where the
#                      kind always defaults to wire. Select 'var' for
#                      non-compliant behavior, where the kind always defaults
#                      to var. The default is 'relaxed', where only a
#                      type that is a 4-state scalar or 4-state single
#                      dimension vector type defaults to wire.
#   -svext[=[+|-]<extension>[,[+|-]<extension>]*]
#                      Enable SystemVerilog language extensions.
#                      Valid extensions are:
#                      acum  - Assignment Compatible Untyped Mailbox.
#                      ared  - Iterate over innermost array elements for array reduction methods.
#                      atpi  - Allow Types in Port Identifiers.
#                      bstr  - Allow usage of string builtin method bittostr.
#                      catx  - Concat extensions.
#                      ctlc  - Cast time literal in constraint context to time datatype.
#                      daoa  - Allow passing dynamic array as open array output port argument.
#                      evdactor - Do early variable declaration assignments in constructors.
#                      evis  - Expand Environment Variables within Include String literals.
#                      feci  - Treat constant expressions in foreach loop variable indices as constant.
#                      fin0  - $finish() system call works as $finish(0), prints no diagnostic information.
#                      hiercross1 - Allow hierarchical cross feature.
#                      hiercross2 - Allow an alternate hierarchical cross feature.
#                      ias   - Iterate on always @* evaluations until inputs settle.
#                      idcl  - Pass import DPI call location as implicit scope.
#                      iddp  - Ignore DPI disable protocol check.
#                      ifca  - Iterate on feedback continuous assignment until inputs settle.
#                      omaa  - Allow shuffle method on assoc array.
#                      pae   - Automatically export all symbols imported and referenced in a package.
#                      sccts - String concatenation convert to string.
#                      spsl  - Search for packages in source libraries specified with -y and +libext.
#                      stop0 - $stop() system call works as $stop(0), prints no diagnostic information.
#                      substr1 - Allow one argument in substr() builtin method. Second argument will be end of string.
#                      udm0  - UnDefined Macro is assume to be defined as the value 1'b0.
#                      uslt  - Promote unused design units to top-level design units.
#                      vmctor- Honor virtual method calls in class constructor.
#                      arif  - Allow ref args in fork.
#   -tbxhvllint[=<fileName>][+ignorepkgs[=[[<lib1>.]<pkg1>]...[,[<libN>.]<pkgN>]]]
#                      The -tbxhvllint switch causes the compiler to warn about delays found in the source
#                      code that may cause synchronization issues in Veloce TBX.
#                      NOTE: If you plan to use vsim's -tbxhvllint switch to extract run time delay
#                      ----- information then you must use this switch with the compiler.
#                      - The #delay warnings may be captured in the optional file <fileName>.
#                      - Additionally, the switch '+ignorepkgs' allows you to suppress #delay warnings from
#                        imported packages. The '+ignorepkgs' without any arguments will suppress warnings
#                        related to all #delays found in all the imported packages. You may fine tune the
#                        message suppression by specifying package names (with optional library names). For
#                        example '-tbxhvllint+ignorepkgs=uvm_pkg' will cause messages related to #delays
#                        found in any package named 'uvm_pkg' (regardless of the library). Specifying
#                        '-tbxhvllint+ignorepkgs=mylib.mypkg' will suppress #delay messages related to
#                        imported package 'mypkg' from library 'mylib'.
#                      - Multiple '-tbxhvllint' switches are allowed.
#   -timescale[=]<timescale>
#                      Specify the default timescale for modules not having an
#                      explicit timescale. The format of <timescale> is the same
#                      as that of the `timescale directive.
#                      For example, -timescale "1 ns / 1 ps".
#   -override_timescale[=]<timescale>
#                      Override the timescale specified in the source code.
#   +typdelays         Use typical timing from min:typ:max expressions
#   -s                 Do not load the std package.
#   -u                 Convert regular Verilog identifiers to uppercase
#   -v <path>          Specify Verilog source library file
#   -vv                Print auto C/C++ compile/link subprocess command line information
#   -vlog95compat      Ensure compatibility with Std 1364-1995
#   -vlog01compat      Ensure compatibility with Std 1364-2001
#   -convertallparams  Enables converting parameters not defined in ANSI style
#                      to VHDL generics of type std_logic_vector, bit_vector,
#                      std_logic and bit.
#   -mixedsvvh [b | s | v] [packedstruct]
#                      Facilitates using SV packages at the SV-VHDL mixed-language boundary.
#                         b - treat scalars/vectors in package as bit/bit_vector
#                         s - treat scalars/vectors in package as std_logic/std_logic_vector
#                         v - treat scalars/vectors in package as vl_logic/vl_logic_vector
#                         packedstruct - treat packed structures as VHDL arrays of equivalent size
#   -y <path>          Specify Verilog source library directory
#   -vmake             Collects complete list of command line args and files processed for use by vmake.
#   -writetoplevels <fileName>
#                      Writes complete list of toplevels into <fileName> (also includes the name specified
#                      with -cuname). The file <fileName> can be used with vopt command's -f switch.
do memory_testbench.do
# vsim -L 220model_ver -L altera_mf_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller.v(134): Instantiation of 'ram_controller_controller_phy' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 5
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of ram_controller_controller_phy.v failed with 39 errors.
# Compile of ram_controller_ex_lfsr8.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq.vhd was successful with warnings.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.v was successful.
# 8 compiles, 1 failed with 39 errors.
# Compile of control_unit_testbench.v was successful.
# Compile of control_unit.v was successful.
# Compile of lshift.v was successful.
# Compile of multiplier.v was successful.
# Compile of flash_interface_testbench.v was successful.
# Compile of flash_interface.v was successful.
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of ram_controller.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of alt_mem_ddrx_buffer_manager.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_csr.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_64_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_64_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_lpddr2_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_phy_defines.v was successful.
# Compile of aux_io.v was successful.
# Compile of control_unit.v was successful.
# Compile of daq_firmware.v was successful.
# Compile of debug_unit.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of fifo32_256.v was successful.
# Compile of fifo32_clk_crossing_with_usage.v was successful.
# Compile of fifo32_clock_crossing.v was successful.
# Compile of adc_pll.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of ram_controller_controller_phy.v failed with 39 errors.
# Compile of ram_controller_ex_lfsr8.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq.vhd was successful with warnings.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.v was successful.
# 62 compiles, 1 failed with 39 errors.
# Compile of control_unit_testbench.v was successful.
# Compile of control_unit.v was successful.
# Compile of lshift.v was successful.
# Compile of multiplier.v was successful.
# Compile of flash_interface_testbench.v was successful.
# Compile of flash_interface.v was successful.
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of ram_controller.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of alt_mem_ddrx_buffer_manager.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_csr.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_64_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_64_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_lpddr2_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_phy_defines.v was successful.
# Compile of aux_io.v was successful.
# Compile of control_unit.v was successful.
# Compile of daq_firmware.v was successful.
# Compile of debug_unit.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of fifo32_256.v was successful.
# Compile of fifo32_clk_crossing_with_usage.v was successful.
# Compile of fifo32_clock_crossing.v was successful.
# Compile of adc_pll.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_ex_lfsr8.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq.vhd was successful with warnings.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.v was successful.
# 62 compiles, 0 failed with no errors.
do memory_testbench.do
# vsim -L 220model_ver -L altera_mf_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Loading altera_mf_ver.altddio_in
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2832): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/genblk3/dm[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2849): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/genblk3/dm[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2832): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/genblk3/dm[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2849): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/genblk3/dm[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2879): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2903): Instantiation of 'cycloneiii_ddio_oe' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2918): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2879): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2903): Instantiation of 'cycloneiii_ddio_oe' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2918): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 5
# Compile of control_unit_testbench.v was successful.
# Compile of flash_interface_testbench.v was successful.
# Compile of memory_testbench.v was successful.
# 3 compiles, 0 failed with no errors.
vlog -work work -refresh -force_refresh
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:44:03 on Oct 10,2016
# vlog -reportprogress 300 -work work -refresh -force_refresh 
# -- Refreshing module ADC_PLL
# -- Refreshing module adc_pll
# -- Refreshing module alt_mem_ddrx_addr_cmd
# -- Refreshing module alt_mem_ddrx_addr_cmd_wrap
# -- Refreshing module alt_mem_ddrx_arbiter
# -- Refreshing module alt_mem_ddrx_buffer
# -- Refreshing module alt_mem_ddrx_buffer_manager
# -- Refreshing module alt_mem_ddrx_burst_gen
# -- Refreshing module alt_mem_ddrx_burst_tracking
# -- Refreshing module alt_mem_ddrx_cmd_gen
# -- Refreshing module alt_mem_ddrx_controller
# -- Refreshing module alt_mem_ddrx_controller_st_top
# -- Refreshing module alt_mem_ddrx_csr
# -- Refreshing module alt_mem_ddrx_dataid_manager
# -- Refreshing module alt_mem_ddrx_ddr2_odt_gen
# -- Refreshing module alt_mem_ddrx_ddr3_odt_gen
# -- Refreshing module alt_mem_ddrx_ecc_decoder
# -- Refreshing module alt_mem_ddrx_ecc_decoder_32
# -- Refreshing module alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# -- Refreshing module alt_mem_ddrx_ecc_decoder_32_decode
# -- Refreshing module alt_mem_ddrx_ecc_decoder_64
# -- Refreshing module alt_mem_ddrx_ecc_decoder_64_altecc_decoder
# -- Refreshing module alt_mem_ddrx_ecc_decoder_64_decode
# -- Refreshing module alt_mem_ddrx_ecc_encoder
# -- Refreshing module alt_mem_ddrx_ecc_encoder_32
# -- Refreshing module alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# -- Refreshing module alt_mem_ddrx_ecc_encoder_64
# -- Refreshing module alt_mem_ddrx_ecc_encoder_64_altecc_encoder
# -- Refreshing module alt_mem_ddrx_ecc_encoder_decoder_wrapper
# -- Refreshing module alt_mem_ddrx_fifo
# -- Refreshing module alt_mem_ddrx_input_if
# -- Refreshing module alt_mem_ddrx_list
# -- Refreshing module alt_mem_ddrx_lpddr2_addr_cmd
# -- Refreshing module alt_mem_ddrx_mm_st_converter
# -- Refreshing module alt_mem_ddrx_odt_gen
# -- Refreshing module alt_mem_ddrx_rank_timer
# -- Refreshing module alt_mem_ddrx_rdata_path
# -- Refreshing module alt_mem_ddrx_rdwr_data_tmg
# -- Refreshing module alt_mem_ddrx_sideband
# -- Refreshing module alt_mem_ddrx_tbp
# -- Refreshing module alt_mem_ddrx_timing_param
# -- Refreshing module alt_mem_ddrx_wdata_path
# -- Refreshing module aux_io
# -- Refreshing module comb_test
# -- Refreshing module control_unit
# -- Refreshing module control_unit_testbench
# -- Refreshing module daq_firmware
# -- Refreshing module debug_unit
# -- Refreshing module fifo32_256
# -- Refreshing module fifo32_clk_crossing_with_usage
# -- Refreshing module fifo32_clock_crossing
# -- Refreshing module fifo8_256
# -- Refreshing module flash_interface
# -- Refreshing module flash_interface_testbench
# -- Refreshing module lshift
# -- Refreshing module memory
# -- Refreshing module memory_testbench
# -- Refreshing module multiplier
# -- Refreshing module ram_controller
# -- Refreshing module ram_controller_alt_mem_ddrx_controller_top
# -- Refreshing module ram_controller_controller_phy
# -- Refreshing module ram_controller_ex_lfsr8
# -- Refreshing module ram_controller_mem_model
# -- Refreshing module ram_controller_mem_model_ram_module
# -- Refreshing module ram_controller_phy
# -- Refreshing module ram_controller_phy_alt_mem_phy
# -- Refreshing module ram_controller_phy_alt_mem_phy_ac
# -- Refreshing module ram_controller_phy_alt_mem_phy_addr_cmd
# -- Skipping package ram_controller_phy_alt_mem_phy_addr_cmd_pkg
# -- Skipping entity ram_controller_phy_alt_mem_phy_admin
# -- Refreshing module ram_controller_phy_alt_mem_phy_clk_reset
# -- Skipping package ram_controller_phy_alt_mem_phy_constants_pkg
# -- Skipping entity ram_controller_phy_alt_mem_phy_ctrl
# -- Skipping entity ram_controller_phy_alt_mem_phy_dgrb
# -- Skipping entity ram_controller_phy_alt_mem_phy_dgwb
# -- Refreshing module ram_controller_phy_alt_mem_phy_dp_io
# -- Skipping entity ram_controller_phy_alt_mem_phy_iram
# -- Skipping package ram_controller_phy_alt_mem_phy_iram_addr_pkg
# -- Skipping entity ram_controller_phy_alt_mem_phy_iram_ram
# -- Refreshing module ram_controller_phy_alt_mem_phy_mimic
# -- Refreshing module ram_controller_phy_alt_mem_phy_mimic_debug
# -- Skipping entity ram_controller_phy_alt_mem_phy_mmi
# -- Refreshing module ram_controller_phy_alt_mem_phy_mux
# -- Refreshing module ram_controller_phy_alt_mem_phy_pll
# -- Refreshing module ram_controller_phy_alt_mem_phy_rdata_valid
# -- Refreshing module ram_controller_phy_alt_mem_phy_read_dp
# -- Skipping package ram_controller_phy_alt_mem_phy_record_pkg
# -- Skipping package ram_controller_phy_alt_mem_phy_regs_pkg
# -- Refreshing module ram_controller_phy_alt_mem_phy_reset_pipe
# -- Skipping entity ram_controller_phy_alt_mem_phy_seq
# -- Refreshing module ram_controller_phy_alt_mem_phy_seq_wrapper
# -- Refreshing module ram_controller_phy_alt_mem_phy_write_dp_fr
# End time: 15:44:04 on Oct 10,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work -refresh -force_refresh
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:44:04 on Oct 10,2016
# vcom -reportprogress 300 -work work -refresh -force_refresh 
# -- Skipping module adc_pll
# -- Skipping module ADC_PLL
# -- Skipping module alt_mem_ddrx_addr_cmd
# -- Skipping module alt_mem_ddrx_addr_cmd_wrap
# -- Skipping module alt_mem_ddrx_arbiter
# -- Skipping module alt_mem_ddrx_buffer
# -- Skipping module alt_mem_ddrx_buffer_manager
# -- Skipping module alt_mem_ddrx_burst_gen
# -- Skipping module alt_mem_ddrx_burst_tracking
# -- Skipping module alt_mem_ddrx_cmd_gen
# -- Skipping module alt_mem_ddrx_controller
# -- Skipping module alt_mem_ddrx_controller_st_top
# -- Skipping module alt_mem_ddrx_csr
# -- Skipping module alt_mem_ddrx_dataid_manager
# -- Skipping module alt_mem_ddrx_ddr2_odt_gen
# -- Skipping module alt_mem_ddrx_ddr3_odt_gen
# -- Skipping module alt_mem_ddrx_ecc_decoder
# -- Skipping module alt_mem_ddrx_ecc_decoder_32
# -- Skipping module alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# -- Skipping module alt_mem_ddrx_ecc_decoder_32_decode
# -- Skipping module alt_mem_ddrx_ecc_decoder_64
# -- Skipping module alt_mem_ddrx_ecc_decoder_64_altecc_decoder
# -- Skipping module alt_mem_ddrx_ecc_decoder_64_decode
# -- Skipping module alt_mem_ddrx_ecc_encoder
# -- Skipping module alt_mem_ddrx_ecc_encoder_32
# -- Skipping module alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# -- Skipping module alt_mem_ddrx_ecc_encoder_64
# -- Skipping module alt_mem_ddrx_ecc_encoder_64_altecc_encoder
# -- Skipping module alt_mem_ddrx_ecc_encoder_decoder_wrapper
# -- Skipping module alt_mem_ddrx_fifo
# -- Skipping module alt_mem_ddrx_input_if
# -- Skipping module alt_mem_ddrx_list
# -- Skipping module alt_mem_ddrx_lpddr2_addr_cmd
# -- Skipping module alt_mem_ddrx_mm_st_converter
# -- Skipping module alt_mem_ddrx_odt_gen
# -- Skipping module alt_mem_ddrx_rank_timer
# -- Skipping module alt_mem_ddrx_rdata_path
# -- Skipping module alt_mem_ddrx_rdwr_data_tmg
# -- Skipping module alt_mem_ddrx_sideband
# -- Skipping module alt_mem_ddrx_tbp
# -- Skipping module alt_mem_ddrx_timing_param
# -- Skipping module alt_mem_ddrx_wdata_path
# -- Skipping module aux_io
# -- Skipping module comb_test
# -- Skipping module control_unit
# -- Skipping module control_unit_testbench
# -- Skipping module daq_firmware
# -- Skipping module debug_unit
# -- Skipping module fifo32_256
# -- Skipping module fifo32_clk_crossing_with_usage
# -- Skipping module fifo32_clock_crossing
# -- Skipping module fifo8_256
# -- Skipping module flash_interface
# -- Skipping module flash_interface_testbench
# -- Skipping module lshift
# -- Skipping module memory
# -- Skipping module memory_testbench
# -- Skipping module multiplier
# -- Skipping module ram_controller
# -- Skipping module ram_controller_alt_mem_ddrx_controller_top
# -- Skipping module ram_controller_controller_phy
# -- Skipping module ram_controller_ex_lfsr8
# -- Skipping module ram_controller_mem_model
# -- Skipping module ram_controller_mem_model_ram_module
# -- Skipping module ram_controller_phy
# -- Skipping module ram_controller_phy_alt_mem_phy
# -- Skipping module ram_controller_phy_alt_mem_phy_ac
# -- Skipping module ram_controller_phy_alt_mem_phy_addr_cmd
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package ram_controller_phy_alt_mem_phy_addr_cmd_pkg
# -- Compiling package body ram_controller_phy_alt_mem_phy_addr_cmd_pkg
# -- Loading package ram_controller_phy_alt_mem_phy_addr_cmd_pkg
# -- Loading package ram_controller_phy_alt_mem_phy_record_pkg
# -- Loading package ram_controller_phy_alt_mem_phy_addr_cmd_pkg
# -- Compiling entity ram_controller_phy_alt_mem_phy_admin
# -- Loading package ram_controller_phy_alt_mem_phy_constants_pkg
# -- Compiling architecture struct of ram_controller_phy_alt_mem_phy_admin
# -- Skipping module ram_controller_phy_alt_mem_phy_clk_reset
# -- Compiling package ram_controller_phy_alt_mem_phy_constants_pkg
# -- Loading package ram_controller_phy_alt_mem_phy_iram_addr_pkg
# -- Compiling entity ram_controller_phy_alt_mem_phy_ctrl
# -- Loading package ram_controller_phy_alt_mem_phy_constants_pkg
# -- Compiling architecture struct of ram_controller_phy_alt_mem_phy_ctrl
# -- Compiling entity ram_controller_phy_alt_mem_phy_dgrb
# -- Compiling architecture struct of ram_controller_phy_alt_mem_phy_dgrb
# -- Compiling entity ram_controller_phy_alt_mem_phy_dgwb
# -- Compiling architecture rtl of ram_controller_phy_alt_mem_phy_dgwb
# -- Skipping module ram_controller_phy_alt_mem_phy_dp_io
# -- Loading entity ram_controller_phy_alt_mem_phy_iram_ram
# -- Compiling entity ram_controller_phy_alt_mem_phy_iram
# -- Loading package ram_controller_phy_alt_mem_phy_regs_pkg
# -- Compiling architecture struct of ram_controller_phy_alt_mem_phy_iram
# -- Compiling package ram_controller_phy_alt_mem_phy_iram_addr_pkg
# -- Compiling package body ram_controller_phy_alt_mem_phy_iram_addr_pkg
# -- Loading package ram_controller_phy_alt_mem_phy_iram_addr_pkg
# -- Compiling entity ram_controller_phy_alt_mem_phy_iram_ram
# -- Compiling architecture struct of ram_controller_phy_alt_mem_phy_iram_ram
# -- Skipping module ram_controller_phy_alt_mem_phy_mimic
# -- Skipping module ram_controller_phy_alt_mem_phy_mimic_debug
# -- Compiling entity ram_controller_phy_alt_mem_phy_mmi
# -- Loading package ram_controller_phy_alt_mem_phy_iram_addr_pkg
# -- Compiling architecture struct of ram_controller_phy_alt_mem_phy_mmi
# -- Skipping module ram_controller_phy_alt_mem_phy_mux
# -- Skipping module ram_controller_phy_alt_mem_phy_pll
# -- Skipping module ram_controller_phy_alt_mem_phy_rdata_valid
# -- Skipping module ram_controller_phy_alt_mem_phy_read_dp
# -- Compiling package ram_controller_phy_alt_mem_phy_record_pkg
# -- Compiling package body ram_controller_phy_alt_mem_phy_record_pkg
# -- Loading package ram_controller_phy_alt_mem_phy_record_pkg
# -- Loading package ram_controller_phy_alt_mem_phy_record_pkg
# -- Compiling package ram_controller_phy_alt_mem_phy_regs_pkg
# -- Compiling package body ram_controller_phy_alt_mem_phy_regs_pkg
# -- Loading package ram_controller_phy_alt_mem_phy_regs_pkg
# -- Skipping module ram_controller_phy_alt_mem_phy_reset_pipe
# -- Compiling entity ram_controller_phy_alt_mem_phy_seq
# -- Loading package ram_controller_phy_alt_mem_phy_regs_pkg
# -- Loading entity ram_controller_phy_alt_mem_phy_admin
# -- Loading entity ram_controller_phy_alt_mem_phy_mmi
# -- Loading entity ram_controller_phy_alt_mem_phy_iram_ram
# -- Loading entity ram_controller_phy_alt_mem_phy_iram
# -- Loading entity ram_controller_phy_alt_mem_phy_dgrb
# -- Loading entity ram_controller_phy_alt_mem_phy_dgwb
# -- Loading entity ram_controller_phy_alt_mem_phy_ctrl
# -- Compiling architecture struct of ram_controller_phy_alt_mem_phy_seq
# -- Skipping module ram_controller_phy_alt_mem_phy_seq_wrapper
# -- Skipping module ram_controller_phy_alt_mem_phy_write_dp_fr
# End time: 15:44:04 on Oct 10,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of control_unit_testbench.v was successful.
# Compile of flash_interface_testbench.v was successful.
# Compile of memory_testbench.v was successful.
# 3 compiles, 0 failed with no errors.
vsim work.memory_testbench
# vsim work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(172): Instantiation of 'ram_controller_mem_model' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v
#         Searched libraries:
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(191): Instantiation of 'memory' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v
#         Searched libraries:
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 5
project -help
# unknown or ambiguous subcommand "-help": must be addfile, addfolder, calculateorder, close, compileall, compileorder, compileoutofdate, currentsim, delete, env, filenames, history, new, open, removefile, simargs, or startsim
project -addfile control_unit_testbench.v
# unknown or ambiguous subcommand "-addfile": must be addfile, addfolder, calculateorder, close, compileall, compileorder, compileoutofdate, currentsim, delete, env, filenames, history, new, open, removefile, simargs, or startsim
project addfile control_unit_testbench.v
project addfile control_unit_testbench.v
project --help
# unknown or ambiguous subcommand "--help": must be addfile, addfolder, calculateorder, close, compileall, compileorder, compileoutofdate, currentsim, delete, env, filenames, history, new, open, removefile, simargs, or startsim
project compileall
# Compile of flash_interface_testbench.v was successful.
# Compile of memory_testbench.v was successful.
# Compile of control_unit_testbench.v was successful.
# 3 compiles, 0 failed with no errors.
project currentsim
project currentsim
project removefile *
# The file /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/* is not found within the project.
project removefile --help
# The file /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/--help is not found within the project.
project filenames
# /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/flash_interface_testbench.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/control_unit_testbench.v
do memory_testbench.do
# ../memory_testbench.v
# ../memory_testbench.v ../memory.v
# Compile of memory.v was successful.
# 1 compiles, 1 failed with no errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(172): Instantiation of 'ram_controller_mem_model' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Loading work.memory
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(356): Instantiation of 'ram_controller' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(396): Instantiation of 'flash_interface' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 17
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# 2 compiles, 0 failed with no errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v(172): Instantiation of 'ram_controller_mem_model' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Loading work.memory
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(356): Instantiation of 'ram_controller' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(396): Instantiation of 'flash_interface' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 17
project filenames
# /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# 3 compiles, 0 failed with no errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(356): Instantiation of 'ram_controller' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(396): Instantiation of 'flash_interface' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 18
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of ram_controller.v was successful.
# 4 compiles, 0 failed with no errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller.v(133): Instantiation of 'ram_controller_controller_phy' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(396): Instantiation of 'flash_interface' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 19
project filenames
# /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/testbench/ram_controller_mem_model.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller.v
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# 5 compiles, 0 failed with no errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v(256): Instantiation of 'ram_controller_alt_mem_ddrx_controller_top' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v(324): Instantiation of 'ram_controller_phy' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(396): Instantiation of 'flash_interface' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 20
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ..ram_controller_alt_mem_ddrx_controller_top.v
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# 5 compiles, 1 failed with no errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v(256): Instantiation of 'ram_controller_alt_mem_ddrx_controller_top' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v(324): Instantiation of 'ram_controller_phy' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(396): Instantiation of 'flash_interface' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 21
project filenames
# /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/testbench/ram_controller_mem_model.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/..ram_controller_alt_mem_ddrx_controller_top.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller.v
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# 6 compiles, 0 failed with no errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(498): Instantiation of 'alt_mem_ddrx_mm_st_converter' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): Instantiation of 'alt_mem_ddrx_controller_st_top' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v(324): Instantiation of 'ram_controller_phy' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(396): Instantiation of 'flash_interface' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 21
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# 7 compiles, 0 failed with no errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): Instantiation of 'alt_mem_ddrx_controller_st_top' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v(324): Instantiation of 'ram_controller_phy' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(396): Instantiation of 'flash_interface' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 22
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# 8 compiles, 0 failed with no errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v(1019): Instantiation of 'alt_mem_ddrx_controller' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v(324): Instantiation of 'ram_controller_phy' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(396): Instantiation of 'flash_interface' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 23
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# 9 compiles, 0 failed with no errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v(1059): Instantiation of 'alt_mem_ddrx_input_if' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v(1176): Instantiation of 'alt_mem_ddrx_cmd_gen' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v(1308): Instantiation of 'alt_mem_ddrx_tbp' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v(1432): Instantiation of 'alt_mem_ddrx_arbiter' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v(1542): Instantiation of 'alt_mem_ddrx_burst_gen' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v(1661): Instantiation of 'alt_mem_ddrx_addr_cmd_wrap' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v(1779): Instantiation of 'alt_mem_ddrx_rdwr_data_tmg' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v(1912): Instantiation of 'alt_mem_ddrx_wdata_path' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v(2013): Instantiation of 'alt_mem_ddrx_rdata_path' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v(2111): Instantiation of 'alt_mem_ddrx_ecc_encoder_decoder_wrapper' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v(2190): Instantiation of 'alt_mem_ddrx_sideband' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v(2284): Instantiation of 'alt_mem_ddrx_rank_timer' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v(2415): Instantiation of 'alt_mem_ddrx_timing_param' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v(324): Instantiation of 'ram_controller_phy' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(396): Instantiation of 'flash_interface' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 24
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# 16 compiles, 0 failed with no errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v(1912): Instantiation of 'alt_mem_ddrx_wdata_path' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v(2013): Instantiation of 'alt_mem_ddrx_rdata_path' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v(2111): Instantiation of 'alt_mem_ddrx_ecc_encoder_decoder_wrapper' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v(2190): Instantiation of 'alt_mem_ddrx_sideband' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v(2284): Instantiation of 'alt_mem_ddrx_rank_timer' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v(2415): Instantiation of 'alt_mem_ddrx_timing_param' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v(324): Instantiation of 'ram_controller_phy' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(396): Instantiation of 'flash_interface' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 31
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_ecc_encoder_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_ecc_encoder_decoder.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_ecc_encoder_decoder.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_ecc_encoder_decoder.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# 21 compiles, 1 failed with no errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v(467): Instantiation of 'alt_mem_ddrx_list' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/wdata_path_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v(490): Instantiation of 'alt_mem_ddrx_list' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/wdata_path_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v(512): Instantiation of 'alt_mem_ddrx_burst_tracking' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/wdata_path_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v(544): Instantiation of 'alt_mem_ddrx_dataid_manager' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/wdata_path_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v(910): Instantiation of 'alt_mem_ddrx_fifo' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/wdata_path_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Loading work.alt_mem_ddrx_rdata_path
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_rdata_path.v(571): Instantiation of 'alt_mem_ddrx_fifo' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/rdata_path_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_rdata_path.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_rdata_path.v(798): Instantiation of 'alt_mem_ddrx_fifo' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/rdata_path_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_rdata_path.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v(2111): Instantiation of 'alt_mem_ddrx_ecc_encoder_decoder_wrapper' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v(324): Instantiation of 'ram_controller_phy' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(396): Instantiation of 'flash_interface' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 37
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# 22 compiles, 0 failed with no errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v(512): Instantiation of 'alt_mem_ddrx_burst_tracking' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/wdata_path_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v(544): Instantiation of 'alt_mem_ddrx_dataid_manager' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/wdata_path_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v(910): Instantiation of 'alt_mem_ddrx_fifo' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/wdata_path_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Loading work.alt_mem_ddrx_rdata_path
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_rdata_path.v(571): Instantiation of 'alt_mem_ddrx_fifo' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/rdata_path_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_rdata_path.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_rdata_path.v(798): Instantiation of 'alt_mem_ddrx_fifo' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/rdata_path_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_rdata_path.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v(2111): Instantiation of 'alt_mem_ddrx_ecc_encoder_decoder_wrapper' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v(324): Instantiation of 'ram_controller_phy' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(396): Instantiation of 'flash_interface' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 37
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# 25 compiles, 0 failed with no errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v(2111): Instantiation of 'alt_mem_ddrx_ecc_encoder_decoder_wrapper' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v(324): Instantiation of 'ram_controller_phy' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(396): Instantiation of 'flash_interface' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 40
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# 26 compiles, 0 failed with no errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v(324): Instantiation of 'ram_controller_phy' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(396): Instantiation of 'flash_interface' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 41
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../ram_controller_phy.v
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of ram_controller_phy.v was successful.
# 27 compiles, 0 failed with no errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy.v(150): Instantiation of 'ram_controller_phy_alt_mem_phy' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(396): Instantiation of 'flash_interface' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 42
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# 28 compiles, 0 failed with no errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(824): Instantiation of 'ram_controller_phy_alt_mem_phy_seq_wrapper' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(396): Instantiation of 'flash_interface' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 43
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 29 compiles, 0 failed with no errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(396): Instantiation of 'flash_interface' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 44
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 30 compiles, 0 failed with no errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/flash_interface.v(205): Instantiation of 'fifo8_256' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/flash_interface_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/flash_interface.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/flash_interface.v(216): Instantiation of 'fifo8_256' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/flash_interface_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/flash_interface.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 46
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 31 compiles, 0 failed with no errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd_wrap.v(536): Instantiation of 'alt_mem_ddrx_addr_cmd' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/addr_cmd_wrap_inst/gen_bg_afi_signal_decode[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd_wrap.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd_wrap.v(693): Instantiation of 'alt_mem_ddrx_odt_gen' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/addr_cmd_wrap_inst/gen_bg_afi_signal_decode[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd_wrap.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd_wrap.v(536): Instantiation of 'alt_mem_ddrx_addr_cmd' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/addr_cmd_wrap_inst/gen_bg_afi_signal_decode[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd_wrap.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd_wrap.v(693): Instantiation of 'alt_mem_ddrx_odt_gen' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/addr_cmd_wrap_inst/gen_bg_afi_signal_decode[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd_wrap.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v(616): Instantiation of 'alt_mem_ddrx_buffer' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/wdata_path_inst/wdata_buffer_per_dwidth_ratio[0]/wdata_buffer_per_dqs_group[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v(639): Instantiation of 'alt_mem_ddrx_buffer' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/wdata_path_inst/wdata_buffer_per_dwidth_ratio[0]/wdata_buffer_per_dqs_group[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v(616): Instantiation of 'alt_mem_ddrx_buffer' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/wdata_path_inst/wdata_buffer_per_dwidth_ratio[1]/wdata_buffer_per_dqs_group[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v(639): Instantiation of 'alt_mem_ddrx_buffer' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/wdata_path_inst/wdata_buffer_per_dwidth_ratio[1]/wdata_buffer_per_dqs_group[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_rdata_path.v(1143): Instantiation of 'alt_mem_ddrx_buffer' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/rdata_path_inst/gen_rdata_return_inorder/genblk1 File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_rdata_path.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(671): Instantiation of 'alt_mem_ddrx_ecc_encoder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/encoder_inst_per_drate[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(693): Instantiation of 'alt_mem_ddrx_ecc_encoder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/encoder_inst_per_drate[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(715): Instantiation of 'alt_mem_ddrx_ecc_encoder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/encoder_inst_per_drate[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(671): Instantiation of 'alt_mem_ddrx_ecc_encoder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/encoder_inst_per_drate[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(693): Instantiation of 'alt_mem_ddrx_ecc_encoder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/encoder_inst_per_drate[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(715): Instantiation of 'alt_mem_ddrx_ecc_encoder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/encoder_inst_per_drate[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(764): Instantiation of 'alt_mem_ddrx_ecc_decoder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/decoder_inst_per_drate[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(764): Instantiation of 'alt_mem_ddrx_ecc_decoder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/decoder_inst_per_drate[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Loading altera_mf_ver.altddio_in
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2832): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/genblk3/dm[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2849): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/genblk3/dm[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2832): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/genblk3/dm[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2849): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/genblk3/dm[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2879): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2903): Instantiation of 'cycloneiii_ddio_oe' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2918): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2879): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2903): Instantiation of 'cycloneiii_ddio_oe' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2918): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(1522): Instantiation of 'ram_controller_phy_alt_mem_phy_pll' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/clk/genblk2 File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 47
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 32 compiles, 0 failed with no errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd_wrap.v(693): Instantiation of 'alt_mem_ddrx_odt_gen' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/addr_cmd_wrap_inst/gen_bg_afi_signal_decode[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd_wrap.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd_wrap.v(693): Instantiation of 'alt_mem_ddrx_odt_gen' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/addr_cmd_wrap_inst/gen_bg_afi_signal_decode[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd_wrap.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v(616): Instantiation of 'alt_mem_ddrx_buffer' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/wdata_path_inst/wdata_buffer_per_dwidth_ratio[0]/wdata_buffer_per_dqs_group[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v(639): Instantiation of 'alt_mem_ddrx_buffer' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/wdata_path_inst/wdata_buffer_per_dwidth_ratio[0]/wdata_buffer_per_dqs_group[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v(616): Instantiation of 'alt_mem_ddrx_buffer' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/wdata_path_inst/wdata_buffer_per_dwidth_ratio[1]/wdata_buffer_per_dqs_group[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v(639): Instantiation of 'alt_mem_ddrx_buffer' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/wdata_path_inst/wdata_buffer_per_dwidth_ratio[1]/wdata_buffer_per_dqs_group[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_rdata_path.v(1143): Instantiation of 'alt_mem_ddrx_buffer' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/rdata_path_inst/gen_rdata_return_inorder/genblk1 File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_rdata_path.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(671): Instantiation of 'alt_mem_ddrx_ecc_encoder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/encoder_inst_per_drate[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(693): Instantiation of 'alt_mem_ddrx_ecc_encoder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/encoder_inst_per_drate[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(715): Instantiation of 'alt_mem_ddrx_ecc_encoder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/encoder_inst_per_drate[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(671): Instantiation of 'alt_mem_ddrx_ecc_encoder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/encoder_inst_per_drate[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(693): Instantiation of 'alt_mem_ddrx_ecc_encoder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/encoder_inst_per_drate[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(715): Instantiation of 'alt_mem_ddrx_ecc_encoder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/encoder_inst_per_drate[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(764): Instantiation of 'alt_mem_ddrx_ecc_decoder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/decoder_inst_per_drate[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(764): Instantiation of 'alt_mem_ddrx_ecc_decoder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/decoder_inst_per_drate[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Loading altera_mf_ver.altddio_in
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2832): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/genblk3/dm[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2849): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/genblk3/dm[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2832): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/genblk3/dm[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2849): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/genblk3/dm[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2879): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2903): Instantiation of 'cycloneiii_ddio_oe' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2918): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2879): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2903): Instantiation of 'cycloneiii_ddio_oe' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2918): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(1522): Instantiation of 'ram_controller_phy_alt_mem_phy_pll' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/clk/genblk2 File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 48
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_odt_gen.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_odt_gen.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_odt_gen.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 33 compiles, 0 failed with no errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v(616): Instantiation of 'alt_mem_ddrx_buffer' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/wdata_path_inst/wdata_buffer_per_dwidth_ratio[0]/wdata_buffer_per_dqs_group[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v(639): Instantiation of 'alt_mem_ddrx_buffer' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/wdata_path_inst/wdata_buffer_per_dwidth_ratio[0]/wdata_buffer_per_dqs_group[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v(616): Instantiation of 'alt_mem_ddrx_buffer' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/wdata_path_inst/wdata_buffer_per_dwidth_ratio[1]/wdata_buffer_per_dqs_group[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v(639): Instantiation of 'alt_mem_ddrx_buffer' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/wdata_path_inst/wdata_buffer_per_dwidth_ratio[1]/wdata_buffer_per_dqs_group[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_rdata_path.v(1143): Instantiation of 'alt_mem_ddrx_buffer' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/rdata_path_inst/gen_rdata_return_inorder/genblk1 File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_rdata_path.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(671): Instantiation of 'alt_mem_ddrx_ecc_encoder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/encoder_inst_per_drate[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(693): Instantiation of 'alt_mem_ddrx_ecc_encoder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/encoder_inst_per_drate[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(715): Instantiation of 'alt_mem_ddrx_ecc_encoder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/encoder_inst_per_drate[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(671): Instantiation of 'alt_mem_ddrx_ecc_encoder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/encoder_inst_per_drate[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(693): Instantiation of 'alt_mem_ddrx_ecc_encoder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/encoder_inst_per_drate[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(715): Instantiation of 'alt_mem_ddrx_ecc_encoder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/encoder_inst_per_drate[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(764): Instantiation of 'alt_mem_ddrx_ecc_decoder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/decoder_inst_per_drate[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(764): Instantiation of 'alt_mem_ddrx_ecc_decoder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/decoder_inst_per_drate[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Loading altera_mf_ver.altddio_in
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2832): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/genblk3/dm[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2849): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/genblk3/dm[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2832): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/genblk3/dm[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2849): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/genblk3/dm[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2879): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2903): Instantiation of 'cycloneiii_ddio_oe' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2918): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2879): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2903): Instantiation of 'cycloneiii_ddio_oe' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2918): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(1522): Instantiation of 'ram_controller_phy_alt_mem_phy_pll' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/clk/genblk2 File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 50
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 34 compiles, 0 failed with no errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(671): Instantiation of 'alt_mem_ddrx_ecc_encoder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/encoder_inst_per_drate[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(693): Instantiation of 'alt_mem_ddrx_ecc_encoder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/encoder_inst_per_drate[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(715): Instantiation of 'alt_mem_ddrx_ecc_encoder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/encoder_inst_per_drate[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(671): Instantiation of 'alt_mem_ddrx_ecc_encoder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/encoder_inst_per_drate[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(693): Instantiation of 'alt_mem_ddrx_ecc_encoder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/encoder_inst_per_drate[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(715): Instantiation of 'alt_mem_ddrx_ecc_encoder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/encoder_inst_per_drate[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(764): Instantiation of 'alt_mem_ddrx_ecc_decoder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/decoder_inst_per_drate[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(764): Instantiation of 'alt_mem_ddrx_ecc_decoder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/decoder_inst_per_drate[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Loading altera_mf_ver.altddio_in
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2832): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/genblk3/dm[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2849): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/genblk3/dm[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2832): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/genblk3/dm[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2849): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/genblk3/dm[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2879): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2903): Instantiation of 'cycloneiii_ddio_oe' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2918): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2879): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2903): Instantiation of 'cycloneiii_ddio_oe' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2918): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(1522): Instantiation of 'ram_controller_phy_alt_mem_phy_pll' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/clk/genblk2 File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 51
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 36 compiles, 0 failed with no errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Loading altera_mf_ver.altddio_in
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2832): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/genblk3/dm[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2849): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/genblk3/dm[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2832): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/genblk3/dm[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2849): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/genblk3/dm[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2879): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2903): Instantiation of 'cycloneiii_ddio_oe' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2918): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2879): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2903): Instantiation of 'cycloneiii_ddio_oe' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2918): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(1522): Instantiation of 'ram_controller_phy_alt_mem_phy_pll' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/clk/genblk2 File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 53
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 37 compiles, 0 failed with no errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Loading altera_mf_ver.altddio_in
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneiii_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2832): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/genblk3/dm[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2849): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/genblk3/dm[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2832): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/genblk3/dm[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2849): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/genblk3/dm[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2879): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2903): Instantiation of 'cycloneiii_ddio_oe' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2918): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2879): Instantiation of 'cycloneiii_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2903): Instantiation of 'cycloneiii_ddio_oe' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2918): Instantiation of 'cycloneiii_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 54
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 37 compiles, 0 failed with no errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneiv_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneive_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Loading altera_mf_ver.altddio_in
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneive_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneive_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneive_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneive_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneive_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneive_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneive_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneive_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneive_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneive_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[2] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneive_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[3] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneive_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[4] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneive_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[5] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneive_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[6] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2744): Instantiation of 'cycloneive_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2768): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2781): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[7] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2832): Instantiation of 'cycloneive_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/genblk3/dm[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2849): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/genblk3/dm[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2832): Instantiation of 'cycloneive_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/genblk3/dm[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2849): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/genblk3/dm[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2879): Instantiation of 'cycloneive_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2903): Instantiation of 'cycloneive_ddio_oe' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2918): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2879): Instantiation of 'cycloneive_ddio_out' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2903): Instantiation of 'cycloneive_ddio_oe' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v(2918): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[1] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneiv
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 54
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 37 compiles, 0 failed with no errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# ** Error: (vsim-3033) /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(6727): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[0]/dq_ddio_out File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# ** Error: (vsim-3033) /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(6727): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[1]/dq_ddio_out File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
# ** Error: (vsim-3033) /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(6727): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[2]/dq_ddio_out File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
# ** Error: (vsim-3033) /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(6727): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[3]/dq_ddio_out File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
# ** Error: (vsim-3033) /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(6727): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[4]/dq_ddio_out File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
# ** Error: (vsim-3033) /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(6727): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[5]/dq_ddio_out File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
# ** Error: (vsim-3033) /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(6727): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[6]/dq_ddio_out File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
# ** Error: (vsim-3033) /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(6727): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[0]/dq[7]/dq_ddio_out File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
# ** Error: (vsim-3033) /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(6727): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[0]/dq_ddio_out File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
# ** Error: (vsim-3033) /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(6727): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[1]/dq_ddio_out File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
# ** Error: (vsim-3033) /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(6727): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[2]/dq_ddio_out File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
# ** Error: (vsim-3033) /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(6727): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[3]/dq_ddio_out File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
# ** Error: (vsim-3033) /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(6727): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[4]/dq_ddio_out File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
# ** Error: (vsim-3033) /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(6727): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[5]/dq_ddio_out File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
# ** Error: (vsim-3033) /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(6727): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[6]/dq_ddio_out File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
# ** Error: (vsim-3033) /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(6727): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs_group[1]/dq[7]/dq_ddio_out File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
# ** Error: (vsim-3033) /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(6727): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/genblk3/dm[0]/dm_ddio_out File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
# ** Error: (vsim-3033) /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(6727): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/genblk3/dm[1]/dm_ddio_out File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
# ** Error: (vsim-3033) /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(6727): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[0]/dqs_ddio_out File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
# Loading cycloneive_ver.cycloneive_ddio_oe
# ** Error: (vsim-3033) /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(6872): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[0]/dqsoe_ddio_oe File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
# ** Error: (vsim-3033) /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(6889): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[0]/dqsoe_ddio_oe File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
# ** Error: (vsim-3033) /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(6727): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[1]/dqs_ddio_out File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
# ** Error: (vsim-3033) /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(6872): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[1]/dqsoe_ddio_oe File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
# ** Error: (vsim-3033) /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(6889): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst/ram_controller_phy_alt_mem_phy_inst/dpio/dqs[1]/dqsoe_ddio_oe File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 54
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 37 compiles, 0 failed with no errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_odt_gen.v(192): Instantiation of 'alt_mem_ddrx_ddr2_odt_gen' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/addr_cmd_wrap_inst/gen_bg_afi_signal_decode[0]/odt_gen_inst/ddr2_odt_gen[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_odt_gen.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_odt_gen.v(223): Instantiation of 'alt_mem_ddrx_ddr3_odt_gen' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/addr_cmd_wrap_inst/gen_bg_afi_signal_decode[0]/odt_gen_inst/ddr3_odt_gen[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_odt_gen.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_odt_gen.v(192): Instantiation of 'alt_mem_ddrx_ddr2_odt_gen' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/addr_cmd_wrap_inst/gen_bg_afi_signal_decode[1]/odt_gen_inst/ddr2_odt_gen[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_odt_gen.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_odt_gen.v(223): Instantiation of 'alt_mem_ddrx_ddr3_odt_gen' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/addr_cmd_wrap_inst/gen_bg_afi_signal_decode[1]/odt_gen_inst/ddr3_odt_gen[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_odt_gen.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder.v(200): Instantiation of 'alt_mem_ddrx_ecc_encoder_32' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/encoder_inst_per_drate[0]/encoder_inst/genblk4/genblk1 File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder.v(200): Instantiation of 'alt_mem_ddrx_ecc_encoder_32' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/encoder_inst_per_drate[0]/rmw_partial_encoder_inst/genblk4/genblk1 File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder.v(200): Instantiation of 'alt_mem_ddrx_ecc_encoder_32' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/encoder_inst_per_drate[0]/rmw_correct_encoder_inst/genblk4/genblk1 File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder.v(200): Instantiation of 'alt_mem_ddrx_ecc_encoder_32' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/encoder_inst_per_drate[1]/encoder_inst/genblk4/genblk1 File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder.v(200): Instantiation of 'alt_mem_ddrx_ecc_encoder_32' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/encoder_inst_per_drate[1]/rmw_partial_encoder_inst/genblk4/genblk1 File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder.v(200): Instantiation of 'alt_mem_ddrx_ecc_encoder_32' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/encoder_inst_per_drate[1]/rmw_correct_encoder_inst/genblk4/genblk1 File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_decoder.v(319): Instantiation of 'alt_mem_ddrx_ecc_decoder_32' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/decoder_inst_per_drate[0]/decoder_inst/genblk5/genblk1 File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_decoder.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_decoder.v(319): Instantiation of 'alt_mem_ddrx_ecc_decoder_32' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/decoder_inst_per_drate[1]/decoder_inst/genblk5/genblk1 File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_decoder.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 54
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 38 compiles, 0 failed with no errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_odt_gen.v(192): Instantiation of 'alt_mem_ddrx_ddr2_odt_gen' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/addr_cmd_wrap_inst/gen_bg_afi_signal_decode[0]/odt_gen_inst/ddr2_odt_gen[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_odt_gen.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_odt_gen.v(192): Instantiation of 'alt_mem_ddrx_ddr2_odt_gen' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/addr_cmd_wrap_inst/gen_bg_afi_signal_decode[1]/odt_gen_inst/ddr2_odt_gen[0] File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_odt_gen.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder.v(200): Instantiation of 'alt_mem_ddrx_ecc_encoder_32' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/encoder_inst_per_drate[0]/encoder_inst/genblk4/genblk1 File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder.v(200): Instantiation of 'alt_mem_ddrx_ecc_encoder_32' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/encoder_inst_per_drate[0]/rmw_partial_encoder_inst/genblk4/genblk1 File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder.v(200): Instantiation of 'alt_mem_ddrx_ecc_encoder_32' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/encoder_inst_per_drate[0]/rmw_correct_encoder_inst/genblk4/genblk1 File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder.v(200): Instantiation of 'alt_mem_ddrx_ecc_encoder_32' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/encoder_inst_per_drate[1]/encoder_inst/genblk4/genblk1 File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder.v(200): Instantiation of 'alt_mem_ddrx_ecc_encoder_32' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/encoder_inst_per_drate[1]/rmw_partial_encoder_inst/genblk4/genblk1 File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder.v(200): Instantiation of 'alt_mem_ddrx_ecc_encoder_32' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/encoder_inst_per_drate[1]/rmw_correct_encoder_inst/genblk4/genblk1 File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_decoder.v(319): Instantiation of 'alt_mem_ddrx_ecc_decoder_32' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/decoder_inst_per_drate[0]/decoder_inst/genblk5/genblk1 File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_decoder.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# ** Error: (vsim-3033) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_decoder.v(319): Instantiation of 'alt_mem_ddrx_ecc_decoder_32' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/ecc_encoder_decoder_wrapper_inst/decoder_inst_per_drate[1]/decoder_inst/genblk5/genblk1 File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_decoder.v
#         Searched libraries:
#             /opt/altera/16.0/modelsim_ase/altera/verilog/220model
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/16.0/modelsim_ase/altera/verilog/sgate
#             /opt/altera/16.0/modelsim_ase/altera/verilog/cycloneive
#             /opt/altera/16.0/modelsim_ase/altera/verilog/altera
#             /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/work
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 55
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller.v(133): [TFMPC] - Too few port connections. Expected 77, found 76.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller.v(133): [TFMPC] - Missing connection for port 'ecc_interrupt'.
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(498): [PCDPC] - Port size (8) does not match connection size (1) for port 'itf_cmd_id'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_mm_st_converter.v(53).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/mm_st_converter_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_mm_st_converter.v
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(498): [PCDPC] - Port size (1) does not match connection size (2) for port 'itf_rd_data_error'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_mm_st_converter.v(71).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/mm_st_converter_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_mm_st_converter.v
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Too few port connections. Expected 86, found 75.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [PCDPC] - Port size (8) does not match connection size (1) for port 'itf_cmd_id'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v(20).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [PCDPC] - Port size (1) does not match connection size (2) for port 'itf_rd_data_error'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'afi_rrank'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'afi_wrank'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'afi_init_req'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'local_deep_powerdn_ack'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'local_deep_powerdn_req'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'local_deep_powerdn_chip'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'local_zqcal_req'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'local_zqcal_chip'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'tbp_empty'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'cmd_gen_busy'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'sideband_in_refresh'.
# ** Error (suppressible): (vsim-8602) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v(1010): Replication multiplier (0) should be greater than zero.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v
# ** Fatal: (vsim-3373) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v(1010): Range of part-select [-1:0] into 'int_afi_rrank' [1:0] is reversed.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 58
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(498): [PCDPC] - Port size (8) does not match connection size (1) for port 'itf_cmd_id'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_mm_st_converter.v(53).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/mm_st_converter_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_mm_st_converter.v
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(498): [PCDPC] - Port size (1) does not match connection size (2) for port 'itf_rd_data_error'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_mm_st_converter.v(71).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/mm_st_converter_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_mm_st_converter.v
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Too few port connections. Expected 86, found 75.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [PCDPC] - Port size (8) does not match connection size (1) for port 'itf_cmd_id'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v(20).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [PCDPC] - Port size (1) does not match connection size (2) for port 'itf_rd_data_error'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'afi_rrank'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'afi_wrank'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'afi_init_req'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'local_deep_powerdn_ack'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'local_deep_powerdn_req'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'local_deep_powerdn_chip'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'local_zqcal_req'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'local_zqcal_chip'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'tbp_empty'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'cmd_gen_busy'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'sideband_in_refresh'.
# ** Error (suppressible): (vsim-8602) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v(1010): Replication multiplier (0) should be greater than zero.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v
# ** Fatal: (vsim-3373) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v(1010): Range of part-select [-1:0] into 'int_afi_rrank' [1:0] is reversed.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 58
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:23:45 on Oct 10,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(498): [PCDPC] - Port size (8) does not match connection size (1) for port 'itf_cmd_id'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_mm_st_converter.v(53).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/mm_st_converter_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_mm_st_converter.v
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(498): [PCDPC] - Port size (1) does not match connection size (2) for port 'itf_rd_data_error'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_mm_st_converter.v(71).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/mm_st_converter_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_mm_st_converter.v
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Too few port connections. Expected 86, found 75.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [PCDPC] - Port size (8) does not match connection size (1) for port 'itf_cmd_id'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v(20).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [PCDPC] - Port size (1) does not match connection size (2) for port 'itf_rd_data_error'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'afi_rrank'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'afi_wrank'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'afi_init_req'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'local_deep_powerdn_ack'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'local_deep_powerdn_req'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'local_deep_powerdn_chip'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'local_zqcal_req'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'local_zqcal_chip'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'tbp_empty'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'cmd_gen_busy'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'sideband_in_refresh'.
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd_wrap.v(536): [PCDPC] - Port size (3) does not match connection size (8) for port 'bg_to_lmr'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd.v(62).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/addr_cmd_wrap_inst/gen_bg_afi_signal_decode[0]/alt_mem_ddrx_addr_cmd_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd.v
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd_wrap.v(536): [PCDPC] - Port size (3) does not match connection size (8) for port 'bg_to_lmr'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd.v(62).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/addr_cmd_wrap_inst/gen_bg_afi_signal_decode[1]/alt_mem_ddrx_addr_cmd_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd.v
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/wdata_path_inst/rmw_data_fifo_inst/gen_fifo_instance/genblk1/scfifo_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/rdata_path_inst/pending_rd_fifo/gen_fifo_instance/genblk1/scfifo_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/rdata_path_inst/errcmd_fifo_inst/gen_fifo_instance/genblk1/scfifo_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/rdata_path_inst/gen_rdata_return_inorder/genblk1/inordr_info_fifo_inst/gen_fifo_instance/genblk1/scfifo_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v(324): [TFMPC] - Too few port connections. Expected 56, found 55.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v(324): [TFMPC] - Missing connection for port 'ctl_cal_warning'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34207 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Error: (vish-4014) No objects found matching '/flash_interface_testbench/clk'.
# Error in macro ./memory_testbench.do line 62
# (vish-4014) No objects found matching '/flash_interface_testbench/clk'.
#     while executing
# "add wave -position insertpoint -label clk                            sim:/flash_interface_testbench/clk"
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 11:11:14 on Oct 11,2016, Elapsed time: 20:47:29
# Errors: 664, Warnings: 63
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 11:11:14 on Oct 11,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(498): [PCDPC] - Port size (8) does not match connection size (1) for port 'itf_cmd_id'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_mm_st_converter.v(53).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/mm_st_converter_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_mm_st_converter.v
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(498): [PCDPC] - Port size (1) does not match connection size (2) for port 'itf_rd_data_error'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_mm_st_converter.v(71).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/mm_st_converter_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_mm_st_converter.v
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Too few port connections. Expected 86, found 75.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [PCDPC] - Port size (8) does not match connection size (1) for port 'itf_cmd_id'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v(20).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [PCDPC] - Port size (1) does not match connection size (2) for port 'itf_rd_data_error'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'afi_rrank'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'afi_wrank'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'afi_init_req'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'local_deep_powerdn_ack'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'local_deep_powerdn_req'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'local_deep_powerdn_chip'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'local_zqcal_req'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'local_zqcal_chip'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'tbp_empty'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'cmd_gen_busy'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'sideband_in_refresh'.
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd_wrap.v(536): [PCDPC] - Port size (3) does not match connection size (8) for port 'bg_to_lmr'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd.v(62).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/addr_cmd_wrap_inst/gen_bg_afi_signal_decode[0]/alt_mem_ddrx_addr_cmd_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd.v
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd_wrap.v(536): [PCDPC] - Port size (3) does not match connection size (8) for port 'bg_to_lmr'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd.v(62).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/addr_cmd_wrap_inst/gen_bg_afi_signal_decode[1]/alt_mem_ddrx_addr_cmd_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd.v
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/wdata_path_inst/rmw_data_fifo_inst/gen_fifo_instance/genblk1/scfifo_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/rdata_path_inst/pending_rd_fifo/gen_fifo_instance/genblk1/scfifo_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/rdata_path_inst/errcmd_fifo_inst/gen_fifo_instance/genblk1/scfifo_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/rdata_path_inst/gen_rdata_return_inorder/genblk1/inordr_info_fifo_inst/gen_fifo_instance/genblk1/scfifo_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v(324): [TFMPC] - Too few port connections. Expected 56, found 55.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v(324): [TFMPC] - Missing connection for port 'ctl_cal_warning'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34207 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 4200 ns
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 11:14:12 on Oct 11,2016, Elapsed time: 0:02:58
# Errors: 0, Warnings: 30
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 11:14:12 on Oct 11,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Error (suppressible): (vsim-3053) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(498): Illegal output or inout port connection for port 'itf_cmd_id'.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/mm_st_converter_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_mm_st_converter.v
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(498): [PCDPC] - Port size (1) does not match connection size (2) for port 'itf_rd_data_error'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_mm_st_converter.v(71).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/mm_st_converter_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_mm_st_converter.v
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Too few port connections. Expected 86, found 75.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [PCDPC] - Port size (8) does not match connection size (1) for port 'itf_cmd_id'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v(20).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [PCDPC] - Port size (1) does not match connection size (2) for port 'itf_rd_data_error'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'afi_rrank'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'afi_wrank'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'afi_init_req'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'local_deep_powerdn_ack'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'local_deep_powerdn_req'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'local_deep_powerdn_chip'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'local_zqcal_req'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'local_zqcal_chip'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'tbp_empty'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'cmd_gen_busy'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'sideband_in_refresh'.
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd_wrap.v(536): [PCDPC] - Port size (3) does not match connection size (8) for port 'bg_to_lmr'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd.v(62).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/addr_cmd_wrap_inst/gen_bg_afi_signal_decode[0]/alt_mem_ddrx_addr_cmd_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd.v
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd_wrap.v(536): [PCDPC] - Port size (3) does not match connection size (8) for port 'bg_to_lmr'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd.v(62).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/addr_cmd_wrap_inst/gen_bg_afi_signal_decode[1]/alt_mem_ddrx_addr_cmd_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd.v
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/wdata_path_inst/rmw_data_fifo_inst/gen_fifo_instance/genblk1/scfifo_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/rdata_path_inst/pending_rd_fifo/gen_fifo_instance/genblk1/scfifo_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/rdata_path_inst/errcmd_fifo_inst/gen_fifo_instance/genblk1/scfifo_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/rdata_path_inst/gen_rdata_return_inorder/genblk1/inordr_info_fifo_inst/gen_fifo_instance/genblk1/scfifo_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v(324): [TFMPC] - Too few port connections. Expected 56, found 55.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v(324): [TFMPC] - Missing connection for port 'ctl_cal_warning'.
# Loading altera_ver.PRIM_GDFF_LOW
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 58
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 11:14:12 on Oct 11,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Error (suppressible): (vsim-3053) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(498): Illegal output or inout port connection for port 'itf_cmd_id'.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/mm_st_converter_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_mm_st_converter.v
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(498): [PCDPC] - Port size (1) does not match connection size (2) for port 'itf_rd_data_error'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_mm_st_converter.v(71).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/mm_st_converter_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_mm_st_converter.v
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Too few port connections. Expected 86, found 75.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [PCDPC] - Port size (8) does not match connection size (1) for port 'itf_cmd_id'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v(20).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [PCDPC] - Port size (1) does not match connection size (2) for port 'itf_rd_data_error'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'afi_rrank'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'afi_wrank'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'afi_init_req'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'local_deep_powerdn_ack'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'local_deep_powerdn_req'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'local_deep_powerdn_chip'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'local_zqcal_req'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'local_zqcal_chip'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'tbp_empty'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'cmd_gen_busy'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'sideband_in_refresh'.
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd_wrap.v(536): [PCDPC] - Port size (3) does not match connection size (8) for port 'bg_to_lmr'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd.v(62).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/addr_cmd_wrap_inst/gen_bg_afi_signal_decode[0]/alt_mem_ddrx_addr_cmd_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd.v
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd_wrap.v(536): [PCDPC] - Port size (3) does not match connection size (8) for port 'bg_to_lmr'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd.v(62).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/addr_cmd_wrap_inst/gen_bg_afi_signal_decode[1]/alt_mem_ddrx_addr_cmd_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd.v
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/wdata_path_inst/rmw_data_fifo_inst/gen_fifo_instance/genblk1/scfifo_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/rdata_path_inst/pending_rd_fifo/gen_fifo_instance/genblk1/scfifo_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/rdata_path_inst/errcmd_fifo_inst/gen_fifo_instance/genblk1/scfifo_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/rdata_path_inst/gen_rdata_return_inorder/genblk1/inordr_info_fifo_inst/gen_fifo_instance/genblk1/scfifo_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v(324): [TFMPC] - Too few port connections. Expected 56, found 55.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v(324): [TFMPC] - Missing connection for port 'ctl_cal_warning'.
# Loading altera_ver.PRIM_GDFF_LOW
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 58
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 11:14:12 on Oct 11,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(498): [PCDPC] - Port size (1) does not match connection size (2) for port 'itf_rd_data_error'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_mm_st_converter.v(71).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/mm_st_converter_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_mm_st_converter.v
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Too few port connections. Expected 86, found 75.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [PCDPC] - Port size (1) does not match connection size (2) for port 'itf_rd_data_error'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'afi_rrank'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'afi_wrank'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'afi_init_req'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'local_deep_powerdn_ack'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'local_deep_powerdn_req'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'local_deep_powerdn_chip'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'local_zqcal_req'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'local_zqcal_chip'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'tbp_empty'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'cmd_gen_busy'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'sideband_in_refresh'.
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd_wrap.v(536): [PCDPC] - Port size (3) does not match connection size (8) for port 'bg_to_lmr'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd.v(62).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/addr_cmd_wrap_inst/gen_bg_afi_signal_decode[0]/alt_mem_ddrx_addr_cmd_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd.v
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd_wrap.v(536): [PCDPC] - Port size (3) does not match connection size (8) for port 'bg_to_lmr'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd.v(62).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/addr_cmd_wrap_inst/gen_bg_afi_signal_decode[1]/alt_mem_ddrx_addr_cmd_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd.v
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/wdata_path_inst/rmw_data_fifo_inst/gen_fifo_instance/genblk1/scfifo_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/rdata_path_inst/pending_rd_fifo/gen_fifo_instance/genblk1/scfifo_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/rdata_path_inst/errcmd_fifo_inst/gen_fifo_instance/genblk1/scfifo_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/rdata_path_inst/gen_rdata_return_inorder/genblk1/inordr_info_fifo_inst/gen_fifo_instance/genblk1/scfifo_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v(324): [TFMPC] - Too few port connections. Expected 56, found 55.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v(324): [TFMPC] - Missing connection for port 'ctl_cal_warning'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34207 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 4200 ns
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 11:18:42 on Oct 11,2016, Elapsed time: 0:04:30
# Errors: 2, Warnings: 82
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 11:18:42 on Oct 11,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(498): [PCDPC] - Port size (1) does not match connection size (3) for port 'itf_rd_data_error'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_mm_st_converter.v(71).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/mm_st_converter_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_mm_st_converter.v
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Too few port connections. Expected 86, found 81.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [PCDPC] - Port size (1) does not match connection size (3) for port 'itf_rd_data_error'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v
# ** Error: (vsim-3063) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): Port 'afiwrantk' not found in the connected module (77th connection).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'afi_wrank'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'local_zqcal_req'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'local_zqcal_chip'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'tbp_empty'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'cmd_gen_busy'.
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [TFMPC] - Missing connection for port 'sideband_in_refresh'.
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd_wrap.v(536): [PCDPC] - Port size (3) does not match connection size (8) for port 'bg_to_lmr'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd.v(62).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/addr_cmd_wrap_inst/gen_bg_afi_signal_decode[0]/alt_mem_ddrx_addr_cmd_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd.v
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd_wrap.v(536): [PCDPC] - Port size (3) does not match connection size (8) for port 'bg_to_lmr'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd.v(62).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/addr_cmd_wrap_inst/gen_bg_afi_signal_decode[1]/alt_mem_ddrx_addr_cmd_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd.v
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/wdata_path_inst/rmw_data_fifo_inst/gen_fifo_instance/genblk1/scfifo_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/rdata_path_inst/pending_rd_fifo/gen_fifo_instance/genblk1/scfifo_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/rdata_path_inst/errcmd_fifo_inst/gen_fifo_instance/genblk1/scfifo_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/rdata_path_inst/gen_rdata_return_inorder/genblk1/inordr_info_fifo_inst/gen_fifo_instance/genblk1/scfifo_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v(324): [TFMPC] - Too few port connections. Expected 56, found 55.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v(324): [TFMPC] - Missing connection for port 'ctl_cal_warning'.
# Loading altera_ver.PRIM_GDFF_LOW
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 58
project filenames
# /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_rdata_path.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy_seq_wrapper.vo /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_burst_gen.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_rdwr_data_tmg.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_mm_st_converter.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/fifo8_256.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_buffer.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ddr2_odt_gen.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_list.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_cmd_gen.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_tbp.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/flash_interface.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_timing_param.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_arbiter.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/testbench/ram_controller_mem_model.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_input_if.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_32_syn.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy_pll.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ddr3_odt_gen.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_decoder.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_dataid_manager.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_decoder_32_syn.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd_wrap.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_odt_gen.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_burst_tracking.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_sideband.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_rank_timer.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller.v
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 11:18:42 on Oct 11,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(498): [PCDPC] - Port size (1) does not match connection size (2) for port 'itf_rd_data_error'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_mm_st_converter.v(71).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/mm_st_converter_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_mm_st_converter.v
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v(644): [PCDPC] - Port size (1) does not match connection size (2) for port 'itf_rd_data_error'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd_wrap.v(536): [PCDPC] - Port size (3) does not match connection size (8) for port 'bg_to_lmr'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd.v(62).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/addr_cmd_wrap_inst/gen_bg_afi_signal_decode[0]/alt_mem_ddrx_addr_cmd_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd.v
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd_wrap.v(536): [PCDPC] - Port size (3) does not match connection size (8) for port 'bg_to_lmr'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd.v(62).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/addr_cmd_wrap_inst/gen_bg_afi_signal_decode[1]/alt_mem_ddrx_addr_cmd_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd.v
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/wdata_path_inst/rmw_data_fifo_inst/gen_fifo_instance/genblk1/scfifo_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/rdata_path_inst/pending_rd_fifo/gen_fifo_instance/genblk1/scfifo_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/rdata_path_inst/errcmd_fifo_inst/gen_fifo_instance/genblk1/scfifo_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/rdata_path_inst/gen_rdata_return_inorder/genblk1/inordr_info_fifo_inst/gen_fifo_instance/genblk1/scfifo_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v(324): [TFMPC] - Too few port connections. Expected 56, found 55.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v(324): [TFMPC] - Missing connection for port 'ctl_cal_warning'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34207 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 4200 ns
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 11:22:18 on Oct 11,2016, Elapsed time: 0:03:36
# Errors: 1, Warnings: 37
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 11:22:18 on Oct 11,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd_wrap.v(536): [PCDPC] - Port size (3) does not match connection size (8) for port 'bg_to_lmr'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd.v(62).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/addr_cmd_wrap_inst/gen_bg_afi_signal_decode[0]/alt_mem_ddrx_addr_cmd_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd.v
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd_wrap.v(536): [PCDPC] - Port size (3) does not match connection size (8) for port 'bg_to_lmr'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd.v(62).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/addr_cmd_wrap_inst/gen_bg_afi_signal_decode[1]/alt_mem_ddrx_addr_cmd_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd.v
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/wdata_path_inst/rmw_data_fifo_inst/gen_fifo_instance/genblk1/scfifo_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/rdata_path_inst/pending_rd_fifo/gen_fifo_instance/genblk1/scfifo_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/rdata_path_inst/errcmd_fifo_inst/gen_fifo_instance/genblk1/scfifo_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/rdata_path_inst/gen_rdata_return_inorder/genblk1/inordr_info_fifo_inst/gen_fifo_instance/genblk1/scfifo_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v(324): [TFMPC] - Too few port connections. Expected 56, found 55.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v(324): [TFMPC] - Missing connection for port 'ctl_cal_warning'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34207 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 4200 ns
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 11:24:05 on Oct 11,2016, Elapsed time: 0:01:47
# Errors: 0, Warnings: 14
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 11:24:05 on Oct 11,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v(1661): [PCDPC] - Port size (3) does not match connection size (8) for port 'bg_to_lmr'. The port definition is at: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd_wrap.v(79).
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/addr_cmd_wrap_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd_wrap.v
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/wdata_path_inst/rmw_data_fifo_inst/gen_fifo_instance/genblk1/scfifo_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/rdata_path_inst/pending_rd_fifo/gen_fifo_instance/genblk1/scfifo_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/rdata_path_inst/errcmd_fifo_inst/gen_fifo_instance/genblk1/scfifo_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/rdata_path_inst/gen_rdata_return_inorder/genblk1/inordr_info_fifo_inst/gen_fifo_instance/genblk1/scfifo_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v(324): [TFMPC] - Too few port connections. Expected 56, found 55.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v(324): [TFMPC] - Missing connection for port 'ctl_cal_warning'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34207 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 4200 ns
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 11:24:48 on Oct 11,2016, Elapsed time: 0:00:43
# Errors: 0, Warnings: 13
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 11:24:48 on Oct 11,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/wdata_path_inst/rmw_data_fifo_inst/gen_fifo_instance/genblk1/scfifo_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/rdata_path_inst/pending_rd_fifo/gen_fifo_instance/genblk1/scfifo_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/rdata_path_inst/errcmd_fifo_inst/gen_fifo_instance/genblk1/scfifo_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_alt_mem_ddrx_controller_top_inst/controller_inst/controller_inst/rdata_path_inst/gen_rdata_return_inorder/genblk1/inordr_info_fifo_inst/gen_fifo_instance/genblk1/scfifo_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v(112): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v(324): [TFMPC] - Too few port connections. Expected 56, found 55.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v(324): [TFMPC] - Missing connection for port 'ctl_cal_warning'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34207 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 4200 ns
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 11:26:05 on Oct 11,2016, Elapsed time: 0:01:17
# Errors: 0, Warnings: 12
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 11:26:05 on Oct 11,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3017) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v(324): [TFMPC] - Too few port connections. Expected 56, found 55.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst/ram_controller_controller_phy_inst/ram_controller_phy_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy.v
# ** Warning: (vsim-3722) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v(324): [TFMPC] - Missing connection for port 'ctl_cal_warning'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34207 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 4200 ns
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 11:27:13 on Oct 11,2016, Elapsed time: 0:01:08
# Errors: 0, Warnings: 4
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 11:27:13 on Oct 11,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34207 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 4200 ns
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 11:33:07 on Oct 11,2016, Elapsed time: 0:05:54
# Errors: 0, Warnings: 2
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 11:33:07 on Oct 11,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34207 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 4200 ns
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 11:35:06 on Oct 11,2016, Elapsed time: 0:01:59
# Errors: 0, Warnings: 2
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 11:35:06 on Oct 11,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34191 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 4200 ns
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v failed with 1 errors.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 1 failed with 1 error.
# End time: 12:10:09 on Oct 11,2016, Elapsed time: 0:35:03
# Errors: 0, Warnings: 2
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 12:10:09 on Oct 11,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34191 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 1050 ns
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 12:11:26 on Oct 11,2016, Elapsed time: 0:01:17
# Errors: 0, Warnings: 2
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 12:11:26 on Oct 11,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34202 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 1050 ns
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 12:13:00 on Oct 11,2016, Elapsed time: 0:01:34
# Errors: 0, Warnings: 2
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 12:13:00 on Oct 11,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34202 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 1050 ns
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 12:16:39 on Oct 11,2016, Elapsed time: 0:03:39
# Errors: 0, Warnings: 2
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 12:16:39 on Oct 11,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34202 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Error: (vish-4014) No objects found matching '/memory_textbench/memory_inst/local_address'.
# Error in macro ./memory_testbench.do line 68
# (vish-4014) No objects found matching '/memory_textbench/memory_inst/local_address'.
#     while executing
# "add wave -position insertpoint -label local_address                  sim:/memory_textbench/memory_inst/local_address"
project compileall -n 
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim/memory_testbench.v
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/testbench/ram_controller_mem_model.v
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/flash_interface.v
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/fifo8_256.v
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller.v
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_controller_phy.v
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_alt_mem_ddrx_controller_top.v
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_mm_st_converter.v
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller_st_top.v
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_controller.v
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_input_if.v
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_cmd_gen.v
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_tbp.v
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_arbiter.v
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_burst_gen.v
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd.v
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_addr_cmd_wrap.v
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_rdwr_data_tmg.v
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_wdata_path.v
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_rdata_path.v
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_sideband.v
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_rank_timer.v
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_timing_param.v
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_list.v
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_burst_tracking.v
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_dataid_manager.v
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_fifo.v
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder.v
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_encoder_32_syn.v
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_decoder.v
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ecc_decoder_32_syn.v
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_odt_gen.v
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ddr2_odt_gen.v
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_ddr3_odt_gen.v
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/alt_mem_ddrx_buffer.v
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy.v
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy.v
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy_pll.v
# vlog_capture -work work -stats=none /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller_phy_alt_mem_phy_seq_wrapper.vo
vopt 
# Error: cannot find "/opt/altera/16.0/modelsim_ase/bin/../linux/vopt"
# child process exited abnormally
vopt --help
# Error: cannot find "/opt/altera/16.0/modelsim_ase/bin/../linux/vopt"
# child process exited abnormally
vsim -help
# Usage: vsim [options] [[<library>.]<primary>[(<secondary>)]]...
#    -default_radix radix|radix_flag[,radix_flag...] Set default radix and radix flags.
#                            Specifying just a radix will clear all radix flags. Specifying
#                            just radix flags will set the flags but leave the default radix unchanged.
#    -help                   Print this message
#    -version                Print the version of the simulator
#    <library_name>.<design_unit>
#                            Specifies a library and associated design unit; multiple library/design unit
#                            specifications can be made. If no library is specified, the work library is
#                            used.
# --------------------------- VHDL and Verilog options ---------------------------
#    -assertcover            Keep assertion counts for coverage statistics
#    -assertdebug            Keep data for debugging assertion failures
#    -assertfile <filename>  Alternative file for recording assert messages
#    -msgfile <filename>     Alternative file for recording non-assert messages
#    -assume                 Simulate PSL and Verilog assume directives same as assert directives
#    -autoexclusionsdisable=fsm|assertions|all|none 
#                            Turns on/off automatic fsm or assertions code coverage exclusions
#    -autoprofile[=<profile_database>]
#                            Automatically collect profile data without requiring the use of profile
#                            commands. Specifying a profile database name is optional
#    -attemptedimmedcovers   Exclude unattempted immediate covers to participate in coverage calculations
#    -batch                  Batch mode
#    -c                      Command line mode
#    -capacity               Enable fine grain capacity analysis
#    -colormap new           Specifies that the window should have a new private colormap instead of
#                            using the default colormap for the screen.
#    -coverage               Allows enabled coverage statistics to be kept
#    -coverenhanced          Enables functionality which may change the appearance or content of coverage
#                            metrics. A detailed list of these changes can be found by searching in the
#                            release notes for 'coverenhanced'. This option only takes meaningful effect in
#                            letter releases (e.g. 10.2b). It has no effect in initial major releases (e.g. 10.2).
#    -covercountnone         Disables the default behavior to increment the count of all matching rows in
#                            condition and expression coverage UDP tables. Has no effect on FEC coverage.
#    -coverstore <path>      Specifies the path where coverage data will be dumped during exit
#                            of a simulation run. The -testname argument is required for this
#                            option to specify a testname for the current simulation run.
#    -do "<command>"         Execute <command> on startup; <command> can be
#                            a macro filename
#    -display <display-spec> Specifies the name of the display to use.
#                            Does not apply to Windows platforms.
#    -displaymsgmode <mode>  Controls transcripting of display system task messages.
#                            Messages will appear in transcript and/or MsgViewer (.wlf file)
#                            Valid modes - tran, wlf, both (Default: tran)
#    +delayed_timing_checks  Causes timing checks to be performed on the delayed versions of input ports
#    +dumpports+direction    Provide port direction info in VCD file for dumpports
#    +dumpports+unique       Provide unique Extended VCD identifier for each port
#    +dumpports+no_strength_range
#                            Ignore strength range when resolving conflicts
#    +dumpports+collapse     Collapse dumpport vectors into single VCD ids
#    +dumpports+nocollapse   Don't collapse dumpport vectors into single VCD ids
#    +dumpports+force_direction
#                            Ignore driver location. Use port direction for input and output ports
#    -f <filename>           Read command line arguments from <filename>
#    -optionset <optionset_name>
#                            Calls an option set in modelsim.ini.
#    -g<Name>=<Value>        Specify generic/parameter default Value for Name
#    -g <Name>=<Value>       Alternate way to specify generic/parameter default Value for Name
#    -G<Name>=<Value>        Override generic/parameter with specified Value
#    -G <Name>=<Value>       Alternate way to override generic/parameter with specified Value
#    -geometry <geometry_spec> Specifies the size and location of the main window.
#                            Where <geometry_spec> is of the form: WxH+X+Y
#    -gblso <shared_obj>[,<shared_obj>...] Open the specified shared object(s) with global
#                            symbol visibility. If multiple shared objects are specified, 
#                            they will first be merged internally and then loaded as single shared object.
#    -gui                    Open the GUI without loading a design
#    -i                      Force interactive mode
#    -ignoreinilibs          Ignore the libraries specified with the 'LibrarySearchPath' variable in the vsim 
#                            section of the ini file
#    -immedassert            Enable SystemVerilog and VHDL immediate assertions
#    -installcolormap        Cause the application to use its own color map
#    -keeploaded             Prevent the simulator from unloading/reloading
#                            shared libraries
#    -keeploadedrestart      Prevent the simulator from unloading/reloading
#                            shared libraries during restart
#    -keepstdout             Do not redirect stdout to transcript window
#    -l <filename>           Write simulation log to <filename>
#                            (Default: transcript)
#    -learn <fname>          Learn the names of objects externally accessed at runtime
#                            (by methods such as PLI, VPI, Signal Spy, or CLI).
#                            <fname>.ocf, <fname>.ocm and <fname>.acc files created
#    -lib <libname>          Load top-level design units from <libname>
#                            (Default: work)
#    -lic_noqueue            Do not wait in the license queue when a license
#                            is not available
#    -lic_vhdl               Immediately reserve a VHDL license
#    -lic_vlog               Immediately reserve a Verilog license
#    -lic_no_viewer          Disable checkout of viewer license and always use a
#                            simulation license to view
#    -lic_viewsim            View with a simulation license if a viewer license
#                            is not available
#    -logfile <filename>     Write simulation log to <filename>
#                            (Default: transcript)
#    -memprof                Collect memory allocation profile data for use with
#                            current simulation
#    -memprof+call           Unwinds the call stack and collects the call tree information.
#    -memprof[+file=<filename>]
#                            Collect memory allocation profile data for use with
#                            current simulation and copy raw data to <filename>
#    -memprof[+fileonly=<filename>]
#                            Collect memory allocation profile data in raw format
#                            to <filename>
#    -modelsimini <modelsim.ini>
#                            Specify path to the modelsim.ini file
#    -mlopt					Optimize mixed language nets
#    -multisource_delay min|max|latest
#                            Controls annotation of SDF INTERCONNECT construct
#                            (Default: max)
#    +multisource_int_delays Enable multisource interconnect delays
#                            for both Verilog and VHDL
#    -msglimit [all,|none,][-|+]<msgNumber>[,[-|+]<msgNumber>...]
#                            Limit the listed messages to display five times
#    -msglimitcount <limit_value> -msglimit [all,|none,][-|+]<msgNumber>[,[-|+]<msgNumber>...]
# 	                        Limit the reporting of listed messages to user defined count
#    -msgmode <mode>         Controls transcripting of elaboration/runtime messages.
#                            Messages will appear in transcript and/or MsgViewer (.wlf file)
#                            Valid modes - tran, wlf, both (Default: tran)
#    -multicount <covtypes>  Specifies the single-bit or multi-bit count modes for bins of
#                            different coverage types
#    -mvchome  <path>        Location of Questa Verification IP installation.
#                            Overrides 'MvcHome' modelsim.ini setting
#    -name <name>            Specifies the application name used by the interpreter for send commands.
#    +no_notifier            Disable notifier toggling for timing constraint
#                            violations
#    -noappendclose          Do not physically close VHDL files when they are opened in append mode.
#    -noassertcover          Do not keep assertion counts for coverage statistics
#    -noassertdebug          Do not keep data for debugging assertion failures
#    -noassume               Do not simulate PSL and Verilog assume directives
#    -nocapacity             Do not display capacity related information
#    -noexcludehiz           Do not automatically exclude rows with Hi-Z for
#                            expression coverage
#    -noexcludeternary       Disables the automatic exclusion of UCDB coverage data rows resulting
#                            from ternary expressions for the entire design.
#    -nolog                  Do not generate a simulation log file
#    -nopsl                  Disable PSL assertions
#    -nostdout               Do not write transcript to stdout (batch mode only)
#    +no_tchk_msg            Disable timing constraint error messages
#    -note <msgNumber>[,<msgNumber>...]  Change the severity of the listed
#                            messages to Note
#    +notimingchecks         Disable Verilog and VITAL timing checks
#    -novhdlvariablelogging  Disables higher performance VHDL variable logging
#    -nosyncio               Disables synchronization of I/O from different
#                            sources like C/C++ application(PLI,VPI,DPI)
#                            and GUI. vsim will perform better when it does
#                            not have to synchronize I/Os. This option is on
#                            by default with -batch
#    -nowiremodelforce       Restores the force command to previous usage (prior to version 10.0b)
#                            where an input port cannot be forced directly if it is mapped at a
#                            higher level in VHDL and mixed models. Signals must be forced at the 
#                            top of the hierarchy connected to the input port.
#    -onfinish <mode>        Customize the kernel shutdown behavior at the end of simulation
#                            Valid modes - ask, stop, exit, final (Default: ask)
#    -pa                     Enable PowerAware RTL mode
#    -pa_allowtimezeroevent[=all]
#                            Enable corruption, isolation, or release of signals at time 0 for 
#                            the following events: pa_corrupt_register, pa_iso_on and pa_iso_off.
#    -pa_debugdir <directory> Specify the location for the writing and retrieval of post-simulation
#                            debug information for power aware simulations.
#    -pa_disabletimezeroevent Disable the default behavior of the -pa_allowtimezeroevent switch.
#    -pa_gls <testbench_top> Enables gate-level simulation for Power Aware, performed on the 
#                            top-of-design test bench (testbench_top).
#    -pa_highlight           Enables visual indication (highlighting) of power states of signals viewed
#                            in the Wave window.
#    -pa_lib <libname>       Use PA specific dumps from <libname> library. (Default: work)
#    -pa_togglelimit=<n>     Instructs vsim to discontinue reporting an error (8906) for each signal
#                            that toggles during power off and issue note (8922) instead.
#                            The default value is 5.
#    -pa_top <dut path>      Allow vsim to use different top level hierarchy for PA
#                            (Example: -pa_top /tb2/dut_inst
#    -pa_zcorrupt            Change the default corruption value used at power-down from 'X' to 'Z'.
#    -debugdb[=<dbname>]     To create or use Schematic Debug database (Default: vsim.dbg)
#    -postsimdataflow        Needed with -debugdb, to enable post simulation dataflow
#    -pedanticerrors         Enforce strict language checks
#    -permissive             Relax some language error checks to warnings.
#    -printsimstats[=[val][v]] Print simstats results
#                            Possible values: 0 - disable simstats, 1 - end of simulation(default)
#                                             2 - end of each run command and simulation, v - verbose stats
#    -psl                    Enable PSL assertions
#    -psloneattempt          Force single PSL assertion coverage attempt
#    -pslinfinitythreshold   Redefine infinite clock tick for strong operators
#    -quiet                  Do not report 'Loading...' messages
#    -qwavedb=<options>...   Use qwavedb to log event data in place of wlf
#    -runinit                Execute run -init before command prompt or running -do files.
#    -sdfmax[@<delayScale>] [<instance>=]<sdffile>
#                            Annotate VITAL or Verilog <instance> with maximum
#                            timing from <sdffile>, scaled by <delayScale>
#    -sdfmaxerrors <n>       Max number of missing instances reported (default is 5)
#    -sdfmin[@<delayScale>] [<instance>=]<sdffile>
#                            Annotate VITAL or Verilog <instance> with minimum
#                            timing from <sdffile>, scaled by <delayScale>
#    -sdfminr[@<delayScale>] [<instance>=]<sdffile>
#                            Specifies when an instance of a Preoptimized Design Unit 
#                            (vopt -pdu) with an associated default SDF
#                            file is to be re-annotated with minimum, typical, or
#                            maximum timing from the specified SDF file.
#    -sdfnoerror             Treat SDF errors as warnings
#    -sdfnowarn              Disable warnings from SDF annotator
#    -sdfreport=<fileName>   Report unannotated/partially-annotated specify objects into <fileName>
#    +sdf_report_unannotated_insts Enable error messages for any un-annotated Verilog instances with
#                            specify blocks or VHDL instances with VITAL timing generics that are under
#                            regions of SDF annotation.
#    -sdftyp[@<delayScale>] [<instance>=]<sdffile>
#                            Annotate VITAL or Verilog <instance> with typical
#                            timing from <sdffile>, scaled by <delayScale>
#    +sdf_verbose            Display SDF annotator status messages
#    -showautoexcludprows    Display auto-excluded UDP rows of table, in expression coverage
#    -showlibsearchpath      Show all the libraries which will be searched for precompiled modules
#    -suppress <msgNumber>[,<msgNumber>...]  Suppress the listed messages
#    -stats[=[+-]<args>]     Enables simulation statistics
#                            <args> are all,none,time,cmd,msg,perf,verbose,list,kb,eor
#    -sync                   Executes all X server commands synchronously, so that errors are reported
#                            immediately. Does not apply to Windows platforms.
#    -syncio                 Enable I/O synchronization with -batch option
#                            where I/O synchronization is disabled by default
#                            for optimal performance.
#    -undefsyms=[<args>]     Generate stubs for undefined symbols in the shared libraries being loaded
#                            <args> are on, off, verbose
#    -t [1|10|100]fs|ps|ns|us|ms|sec  Time resolution limit
#                            (VHDL default: resolution setting from .ini file)
#                            (Verilog default: minimum time_precision in the
#                            design)
#    -tag <string>           Set tag for FLI/PLI tracing to <string>
#    -notoggleints           Excludes VHDL integers from toggle coverage
#    -testname <name>        Specifies a testname for the current simulation run. Required
#                            only when coverage data is saved in a coverstore.
#    -togglemaxintvalues     Sets max number of values saved for VHDL integers
#    -togglemaxrealvalues    Sets max number of values saved for SystemVerilog reals
#    -togglemaxfixedsizearray <size>
#                            Sets the limit on the size of Verilog unpacked fixed-size arrays
#                            that are included for toggle coverage
#    -togglecountlimit       Sets max count saved for a toggle node
#    -togglewidthlimit       Sets max width for vectors counted for toggles
#    -togglevlogreal         Includes Verilog real type in toggle coverage
#    -togglefixedsizearray   Includes Verilog unpacked fixed-size arrays, VHDL multi-d arrays and VHDL arrays-of-arrays in toggle coverage
#    -togglevlogints         Includes Verilog integers for toggle coverage
#    -togglevhdlrecords      Includes VHDL records for toggle coverage
#    -notogglevlogints       Excludes Verilog integers from toggle coverage
#    -notogglevlogreal       Excludes Verilog real type in toggle coverage
#    -notogglefixedsizearray Excludes Verilog unpacked fixed-size arrays, VHDL multi-d arrays and VHDL arrays-of-arrays in toggle coverage
#    -notogglevhdlrecords    Excludes VHDL records from toggle coverage
#    -nowlfdeleteonquit      Preserve the current simulation WLF file (vsim.wlf) when the simulator exits.
#    -togglepackedasvec      Treat SystemVerilog packed structures and multi-d arrays as flattened vectors
#    -togglevlogenumbits     Treat SystemVerilog enums as reg-vectors for toggle coverage
#    -extendedtogglemode [1|2|3]
#                            Change the level of support for extended toggles.
#                            The levels of support are:
#                            1 - 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z')
#                            2 - 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'
#                            3 - 0L->1H & 1H->0L & all 'Z' transitions
#    -toggleportsonly        Enable toggle statistics collection only for ports
#    -toggledeglitch <period> Enable toggle deglitching. Require signal stable longer than period value
#                            <period> must be a time value with units
#    -title <string>         Optional title for the Main window
#    -trace_dpi <n>          Set DPI tracing to level <n>. The default is 0 which turns off tracing.
#                            The levels of support are:
#                            1 - turning on all tracing
#                            0 - turning off all tracing (default)
#                            i - turning on the tracing of DPI import call only
#                            e - turning on the tracing of DPI export call only
#                            a - turning on the tracing of DPI import/export call arguments only
#    -trace_foreign <n>      Set FLI/PLI tracing to level <n>
#    -ucdbteststatusmsgfilter <TCL style regular expression>
#                            Matching messages do not propagate their status to UCDB TESTSTATUS
#    -unattemptedimmed       Include immediate assertions to participate in assertion coverage calculations
#    -valgrind "[options]"   same as SystemC -valgrind option
#    -vcdstim [<instance>=]<filename>  Stimulate the top-level design or instances
#                            from an Extended VCD file
#    -vhdlmergepdupackage    VHDL packages with the same name and same library are shared between PDUs
#    -vhdlseparatepdupackage VHDL packages with the same name and same library are not shared between PDUs
#    -vhdlvariablelogging    Enables higher performance VHDL variable logging
#    -visual <visual>        Specify the visual to use for the window. Does not apply to Windows platforms.
#    -visualizer[=<bin-file><visualizer-options>...]  Visualizer interactive mode
#    -view [<dataset>=]<filename>  View the contents of a WLF file
#    -viewcov [<dataset>=]<ucdbfilename>  View the contents of the coverage ucdb file
#    -warning <msgNumber>[,<msgNumber>...]  Change the severity of the listed
#                            messages to Warning
#    -warning error          Report all warnings as errors
#    -wlf <filename>         Specify the name of the WLF file (Default: vsim.wlf)
#    -wlfcompress            Create compressed WLF files.
#    -wlflock                Lock a WLF file.
#    -wlfopt                 Turn on WLF file optimizations (default)
#    -nowlfopt               Turn off WLF file optimizations
#    -nowlfcompress          Turn off WLF file compression
#    -nowlflock              Turn off WLF file locking
#    -wlfslim <size>         Specify maximum number of Megabytes to be saved in
#                            WLF file (Default: infinite)
#    -wlftlim <duration>     Specify maximum duration of time to be saved in
#                            WLF file (Default: all)
#    -wlfcachesize <n>       Specify WLF reader cache size (per WLF file.)
#                            (Default: no reader cache)
#    -wlfsimcachesize <n>    Specify WLF reader cache size for current simulation
#                            (Default: no reader cache)
#    -wlfdeleteonquit        Delete WLF file when simulation quits.
#    -nowlfcollapse          Log every item event and preserve event order.
#    -wlfcollapsedelta       Log item values only at end of iteration. (default)
#    -wlfcollapsetime        Log item values only at end of time step.
# --------------------------------- VHDL options ---------------------------------
#    -absentisempty          Treat non-existent VHDL files opened for read
#                            as empty
#    -accessobjdebug         Enable access value designated object debug features.
#    -defaultstdlogicinittoz Sets the default VHDL initialization of std_logic to "Z" (high impedance)
#                            for ports of type OUT and INOUT.
#    -nocollapse             Disable optimization of internal port map connections
#    -nofileshare            Do not share file descriptors for VHDL files opened
#                            for write or append that have identical names
#    -noglitch               Disable VITAL glitch generation
#    +no_glitch_msg          Disable glitch error messages
#    -oldvhdlforgennames     Enable the use of a previous style of naming in VHDL for...generate
#                            statement iteration names in the design hierarchy.
#    -stackcheck             Enable runtime stack usage sanity checking.
#    -std_input <filename>   Use filename for VHDL textio STD_INPUT file
#    -std_output <filename>  Use filename for VHDL textio STD_OUTPUT file
#    -strictvital            Sacrifice performance for strict VITAL compliance
#    -vital2.2b              Select SDF mapping for VITAL 2.2b (Default: VITAL 95)
#    -vital_fix_negative_setup_hold_sum
#                            Set negative time to zero when setuphold sum is negative
# -------------------------------- Verilog options -------------------------------
#    -allowcheckpointcpp 1|0 Turn on/off the support for checkpointing foreign C++ libraries.
#                            Must be used in the vsim session where a checkpoint is created.
#    +alt_path_delays        Use current output value instead of pending value
#                            when selecting inertial specify path output delay
#    +bitblast[=[iopath|tcheck]] Bit-blast Verilog specify paths and/or tchecks with wide ports.
#                            Without the optional qualifiers operates on specify paths and tchecks.
#                            +bitblast=iopath bit-blasts specify paths with wide ports.
#                            +bitblast=tcheck bit-blasts tchecks with wide ports.
#    -checkvifacedrivers 1|0 Include assignments through virtual interfaces in the multiple-driver analysis.
#    -classdebug             Enable class debug features.
#    -nocvgcollapseembeddedinstances 
#                            Turning off the optimization of collapsing embedded covergroup 
#                            instances when type_option.merge_instances is set to zero.
#    -cvgmaxrptrhscross      Set the maximum cross bin BINRHS terms in coverage report.
#    -cvgprecollect <ucdb_filename>
#                            Specify a UCDB file as optimization control for the current
#                            simulation. This switch can occur multiple times.          
#    -cvgprecollectlog <log_filename>
#                            Specify the path of the log file where the precollect processing information 
#                            will be written to.          
#    -cvgperinstance         Force the option.per_instance control in all covergroup declarations to 1.
#    -cvgsingledefaultbin    Collapse a Covergroup default array bin into a scalar bin
#    -cvghaltillbin          Halt simulation when an illegal cover/cross bin gets hit
#    -cvgmergeinstances      Set the default value of covergroup type_option.merge_instances to 1
#    -cvgsparsecross         Force modelling of Covergroup cross bins in a sparse fashion.
#    -cvgsparsearraybin      Force modelling of Covergroup unsize array bins in a sparse fashion.
#    -cvgzwnocollect <1|0>   Turn on/off the coverage data collection of zero-weight coverage items.
#    -cvgbintstamp           Record simulation timestamp when a covergroup bin is covered during simulation run
#    -cvgopt[=[+|-]<mode>[,[+|-]<mode>]*]
#                            Enable Covergroup optimization modes.
#                            Valid modes are:
#                            minhitcnt - stop sampling coverpoint/cross when it is fully covered.
#    -nocrossautobins[=[uncond|cond]] Avoid generating auto bins in cross coverage computation.
#    -noimplicitcoverpoint   Avoid collecting coverage for implicit coverpoints.
#    +autofindloop           Find the infinite zero-delay loop when Iteration Limit is exceeded.
#                            This option should be used with full design visibility e.g. vopt +acc
#    -hazards                Enable hazard checking
#    +initmem+<seed>         Specify seed value to be used for randomizing
#                            fixed-size arrays marked for randomization by vlog/vopt.
#    +initreg+<seed>         Specify seed value to be used for randomizing
#                            variables marked for randomization by vlog/vopt.
#    -initreport <filename>  Report initial values generated due to
#                            applying +initreg/+initmem options to vlog/vopt
#    +initregNBA | +noinitregNBA
#                            Controls whether +initreg settings applied to registers
#                            of sequential UDPs should be non-blocking. This is useful when continuous
#                            assignments overwrite register initialization.
#                            +initregNBA -- (default) enables this functionality
#                            +noinitregNBA -- disables this functionality.
#    +int_delays             Optimize annotation of interconnect delays
#    -L <libname>            Search library for design units instantiated from
#                            Verilog and for VHDL default component binding
#    -Lf <libname>           Same as -L, but libraries are searched before `uselib
#    +maxdelays              Use maximum timing from min:typ:max expressions
#    +mindelays              Use minimum timing from min:typ:max expressions
#    +no_autodtc             Turn off auto-detection of optimized cells with negative timing checks
#                            and autoapplication of +delayed_timing_checks to those cells.
#    +no_cancelled_e_msg     Disable negative pulse warning messages
#    -noimmedca              Revert to pre-6.5 continuous assignment event ordering
#    +no_neg_tchk            Set negative timing check limits to zero
#    +no_path_edge           Ignore the input edge specification on path delays
#    +no_pulse_msg           Disable path pulse error warning messages
#    +nosdferror             Treat SDF errors as warnings
#    +nosdfwarn              Disable warnings from SDF annotator
#    +no_show_cancelled_e    Cancel negative pulse (Default)
#    +nospecify              Disable specify path delays and timing checks
#    +notiftoggle01[+<seed>] Use the metastable UDP evaluation of enabled Verilog cells in simulation.
#                            Default seed value is 0
#    -no_autoacc             Prevents vsim from automatically passing the +acc switch to vopt.
#    -nosva                  Disable SystemVerilog concurrent assertions
#    -noimmedassert          Disable SystemVerilog and VHDL immediate assertions
#    -nocvg                  Disable Covergroup object construction and builtin calls
#    -nocvgmergeinstances    Set the default value of covergroup type_option.merge_instances to 0
#    -nocvgperinstance       Force the option.per_instance control in all covergroup declarations to 0.
#    -nocvgzwopt             Enable sampling for zero weight covergroup items
#    -no_risefall_delaynets  Disables the rise/fall delay net delay negative timing check algorithm.
#    +nowarnBSOB             Disables run-time warning messages for bit-selects in initial blocks
#                            that are out of bounds
#    +nowarn<CODE | Number>  Disable specified warning message
#                            (Example: +nowarnTFMPC)
#    +ntc_warn               Enable warnings from negative timing constraint
#                            algorithm
#    +ntcnotchks             Disable timing checks while maintaining NTC delays
#    -pli "<object list>"    Load the list of PLI shared objects
#    -plicompatdefault [latest | 2009 | 2005 | 2001]
#                            Specify the VPI object model behavior within vsim. This switch applies
#                            globally, not to individual libraries.
#    +<plusarg>              Option accessible by PLI routine mc_scan_plusargs
#    +pulse_e/<percent>      Set path pulse error limit as percentage of
#                            path delay
#    +pulse_e_style_ondetect Drive pulse error state immediately on detection
#    +pulse_e_style_onevent  Drive pulse error state on time of pending event
#                            (Default)
#    +pulse_int_e/<percent>  Set interconnect pulse error limit as percentage
#                            of delay
#    +pulse_int_r/<percent>  Set interconnect pulse rejection limit as
#                            percentage of delay
#    +pulse_r/<percent>      Set path pulse rejection limit as percentage of
#                            path delay
#    +sdf_iopath_to_prim_ok  Prevent vsim from issuing an error when it cannot locate specify path 
#                            delays to annotate
#    +sdf_nocheck_celltype   Disable check between SDF celltype name and
#                            module name
#    +show_cancelled_e       Drive pulse error state on negative pulse
#    -solvebeforeerrorseverity=<value>
#                            Specify error message severity for suppressible errors that
#                            are detected in a solve/before constraint
#                            Valid values:
#                              0 - no error
#                              1 - warning
#                              2 - error
#                              3 - failure
#                              4 - fatal
#    -solveengineerrorseverity=<value>
#                            Specify error message severity for suppressible errors that
#                            are related to solve engine capacity limits
#                            Valid values:
#                              0 - no error
#                              1 - warning
#                              2 - error
#                              3 - failure
#                              4 - fatal
#    -solveengine <engine>   Use specified solver engine to evaluate randomize() scenarios
#                            Valid engines - auto, bdd, act
#    -solvefaildebug[=value] Display constraint conflicts on randomize() failure
#                            Valid values:
#                              0 - disable solvefaildebug
#                              1 - basic debug (no performance penalty)
#                              2 - enhanced debug (runtime performance penalty)
#                            If no value is specified, basic debug will be enabled.
#    -solvefailtestcase[=filename]
#                            Upon encountering a randomize() failure, generate a
#                            simplified testcase that will reproduce the failure.
#                            Optionally output the testcase to the specified file.
#                            Testcases for 'no-solution' failures will only be
#                            produced if -solvefaildebug is enabled.
#    -solveprofile           Enable randomize() profiling (profile data included in solver report)
#    -solverev <version>     Specify random sequence compatibility with <version>
#                            (Example: -solverev 6.2a)
#    -solvetimeout <value>   Specify solver timeout threshold (in seconds). randomize() will fail
#                            if the CPU time required to evaluate any randset exceeds the specified
#                            timeout. A value of 0 will disable timeout failures.
#    -solveverbose           Print information about randomize() call processing
#    -sv_seed <seed|random>  Specify seed value (or 'random') for the random number
#                            generator (RNG) of the SystemVerilog root thread
#    -sv_reseed <seed|random> Reseed existing SystemVerilog RNGs with specified seed
#                            value (or 'random') when restoring from checkpoint
#    -sva                    Enable SystemVerilog concurrent assertions
#    -svext=[+|-]<extension>[,[+|-]<extension>]*
#                            Enable/disable non-LRM compliant SystemVerilog language extensions
#                            Valid extensions are:
#                              cfce        - generate an error if $cast fails as a function
#                              expdfmt     - enable format string extensions for $display/$sformatf
#                              extscan     - Support values greater than 32 bit for string builtin methods (atohex, atobin, atooct, atoi)
#                              fmtcap      - prints capital hex digits with %X/%H in display calls
#                              iddp        - ignore DPI disable protocol check
#                              lfmt        - zero-pad data if '0' prefixes width in format specifier (e.g. "%04h")
#                              pbi         - pointer based comparison of class handles
#    -svrandext=[+|-]<extension>[,[+|-]<extension>]*
#                            Enable/disable non-LRM compliant SystemVerilog constrained-random language extensions
#                            Valid extensions are:
#                              forkjoinstab - preserve parent thread random stability when seeding fork/join sub-threads (Default)
#                              nonrandstab  - disable seeding of "non-random" class instances (Default)
#                              nodist       - interpret 'dist' constraint as 'inside' (ACT only)
#                              noorder      - ignore solve/before ordering constraints (ACT only)
#                              packrandidx  - allow random index for packed variable in constraint (Default)
#                              promotedist  - promote priority of 'dist' constraint if LHS has no solve/before
#                              skew         - skew randomize results (ACT only)
#    -tab <filename>         Specify PLI TAB file
#    -tbxhvllint             Enables TBX to identify delays encountered at runtime, with file name
#                            line number and the delay maturity time. (This feature depends on
#                            libraries that have been compiled with -tbxhvllint specified to vlog)
#    +transport_int_delays   Use transport mode for interconnect delays
#    +transport_path_delays  Use transport mode for path delays
#                            (Default: inertial)
#    +typdelays              Use typical timing from min:typ:max expressions
#                            (Default)
#    -udpcountlimit [<n> | 0 ] Limit the number of counts that are tracked for UDP Coverage.
#    -usenonstdcoveragesavesysf Replaces implementation of the built-in, IEEE 1800 compliant
#                            system function with the non-standard variant, and thus affects all 
#                            calls to $coverage_save().
#    -uvmcontrol=[all,disable,struct,reseed,msglog,trlog,certe]
#                            Control specific UVM-aware debug options
#    +vlog_retain_on | +vlog_retain_off
#                            Enable or disable SDF RETAIN delay processing.
#                            +vlog_retain_on is the default behavior.
#    +vlog_retain_same2same_on | +vlog_retain_same2same_off
#                            Enable or disable SDF RETAIN delay processing of X insertion on outputs
#                            that do not change, but the causal inputs change. 
#                            +vlog_retain_same2same_on is the default behavior.
#    -v2k_int_delays         Use Verilog 2000 style interconnect delays
#    -wreal_resolution <resolver>[,check|,nocheck ]
#                            Specify resolve behavior for AMS wreal net
#                            with multiple drivers, where <resolver> is
#                            default, 4state, sum, avg, min, or max.
# 							check/nocheck determine if compatibility with
# 							nettype real resolution functions is to be checked.
#    -wrealdefaultzero       Sets the default value for an undriven wreal net to zero (0).
#    -gconrun/-nogconrun     Enable/disable garbage collection after each simulation run command.
#    -gconstep/-nogconstep   Enable/disable garbage collection after each step command.
#    -gcthreshold <n>        Specify the threshold for Garbage Collection.
#                            The default size is 100.  (i.e. Garbage Collection will be
#                            triggered after every 100M byte of class object allocation.)
# -------------------------------- SystemC options -------------------------------
#    -cpppath </path/to/[gcc|g++]> 
#                            Specify path to the desired GNU compiler.
#                            Use same compiler path as specified on the sccom
#                            command line.
#    -cppinstall <[gcc|g++] version> 
#                            Specify the version of the desired GNU compiler
#                            supported and distributed by Mentor.
#                            Use same compiler path as specified on the sccom command line.
#    -enabledpisoscb         Enable calling DPI export task/function from the SystemC start_of_simulation callback
#    -noautoldlibpath        Disable setting of LD_LIBRARY_PATH set internally.
#    -sc22                   Use the IEEE 1666-2005 standard (default: IEEE 1666-2011).
#    -sc_arg <arg>           Specify a SystemC command line argument
#                            accessible using sc_main(), sc_argc() and
#                            sc_argv()
#    -scdpidebug             Turn on debugging for SystemC DPI export function call
#    -sclib <libname>        Load the SystemC shared library from <libname>
#                            By default the systemc.so shared library is loaded
#                            from the library in which the top level SystemC design
#                            unit is compiled. This option should be used when systemc.so 
#                            is not in the same library as the top level SystemC design unit.
#    -scstacksize <value>    Set SystemC thread stack size. The stack size is set as an integer
#                            number followed by the unit which can be Kb(Kilo-byte), Mb(Mega-byte) or
#                            Gb(Giga-byte). Examples: '1000 Kb', '1 Mb', '1 Gb'
#    -noscmainscopename      Strip sc_main() scope from the hierarchical path.
#    -valgrind "[options]"   Run valgrind in simulation with user given options
# ------------------------------ Visualizer options ------------------------------
#    -qwavedb[=+<option>[+<option>+...]]
#      Specifies the name of the qwave.db simulation database file and
#      other logging-related option settings.  Options are:
#         [+rollover[=<file-size>[,<num-files>]]] Rollover files.
#         [+assertion[=pass]]                     Log assertions.
#         [+class[=<filter_file.txt>]]            Log classes.
#         [+displaymsgmode[=log | both | tran]]   Log $display, etc messages.
#         [+glitch]                               Retain glitches in waveform data.
#         [+dynarray[=<max-depth>]]               Log dynamic arrays.
#         [+maxbits[=<n>]]                        Adjust max. size of a (packed) wave.
#         [+memory[=<max-depth>[,<max-dim>]]]     Log memories.
#         [+msgmode[=log | both | tran]]          Log simulation messages
#         [+queue]                                Log queues
#         [+report[=class]]                       Report everything logged.
#         [+signal[=<signals>.txt]]               Log items listed in a file.
#         [+statictaskfunc]                       Log parameters and static variables in SV tasks and functions.
#         [+transaction[=uvm | vip | transaction_filter_file.txt]]
#                                                 Log transactions.
#         [+vhdlvariable]                         Log VHDL variables.
#         [+wavefile[=<filename>.db]]             Set the name of the qwave.db file.
#    -visualizer[=<file.bin>] Used during simulation to provide the name of required design.bin file
#                             containing design information for the GUI.
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 12:26:42 on Oct 11,2016, Elapsed time: 0:10:03
# Errors: 5, Warnings: 1
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 12:26:42 on Oct 11,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34202 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Error: (vish-4014) No objects found matching '/memory_textbench/memory_inst/local_address'.
# Error in macro ./memory_testbench.do line 68
# (vish-4014) No objects found matching '/memory_textbench/memory_inst/local_address'.
#     while executing
# "add wave -position insertpoint -label local_address                  sim:/memory_textbench/memory_inst/local_address"
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 12:27:21 on Oct 11,2016, Elapsed time: 0:00:39
# Errors: 3, Warnings: 1
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 12:27:21 on Oct 11,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34202 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Error: (vish-4014) No objects found matching '/memory_testbench/memory_inst/local_be'.
# Error in macro ./memory_testbench.do line 73
# (vish-4014) No objects found matching '/memory_testbench/memory_inst/local_be'.
#     while executing
# "add wave -position insertpoint -label local_be                       sim:/memory_testbench/memory_inst/local_be"
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 12:28:14 on Oct 11,2016, Elapsed time: 0:00:53
# Errors: 3, Warnings: 1
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 12:28:14 on Oct 11,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34202 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 1050 ns
run 1000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns

do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 12:38:19 on Oct 11,2016, Elapsed time: 0:10:05
# Errors: 0, Warnings: 2
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 12:38:19 on Oct 11,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Error (suppressible): (vsim-3053) /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/memory.v(356): Illegal output or inout port connection for port 'reset_phy_clk_n'.
#    Time: 0 ps  Iteration: 0  Instance: /memory_testbench/memory_inst/ram_controller_inst File: /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/ram_controller.v
# Loading altera_ver.PRIM_GDFF_LOW
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./memory_testbench.do PAUSED at line 58
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 12:38:19 on Oct 11,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34202 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 10500 ns
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 12:45:12 on Oct 11,2016, Elapsed time: 0:06:53
# Errors: 1, Warnings: 2
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 12:45:12 on Oct 11,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34191 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 105 us
run 100000 ns
run 50000 ns
run 100000 ns
add wave -position insertpoint  \
sim:/memory_testbench/mem_dqs
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 16:58:05 on Oct 11,2016, Elapsed time: 4:12:53
# Errors: 0, Warnings: 2
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 16:58:05 on Oct 11,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34191 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 194499  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 752298 ps
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 16:59:27 on Oct 11,2016, Elapsed time: 0:01:22
# Errors: 0, Warnings: 2
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 16:59:27 on Oct 11,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34191 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 105 us
run 100000 ns
