# started on Wed Jan 15 01:28:50 2025

976.00	msec	task-clock:u	976003941	100.00	0.999	CPUs utilized
0		context-switches:u	976003941	100.00	0.000	/sec
0		cpu-migrations:u	976003941	100.00	0.000	/sec
33		page-faults:u	976003941	100.00	33.811	/sec
2338681098		cycles:u	477756167	48.00	2.396	GHz
6631843028		instructions:u	481758187	49.00	2.84	insn per cycle
2185077159		branches:u	485757981	49.00	2.239	G/sec
3433		branch-misses:u	489748868	50.00	0.00	of all branches
69981		L1-dcache-loads:u	496725571	50.00	71.702	K/sec
3811		L1-dcache-load-misses:u	500060535	51.00	5.45	of all L1-dcache accesses
8010		LLC-loads:u	500059794	51.00	8.207	K/sec
1634		LLC-load-misses:u	426255477	43.00	20.40	of all LL-cache accesses
2223813125		L1-icache-loads:u	422245700	43.00	2.278	G/sec
2165		L1-icache-load-misses:u	418254332	42.00	0.00	of all L1-icache accesses
7450		dTLB-loads:u	411326722	42.00	7.633	K/sec
0		dTLB-load-misses:u	407944351	41.00		
2186151903		iTLB-loads:u	407943332	41.00	2.240	G/sec
2		iTLB-load-misses:u	407942796	41.00	0.00	of all iTLB cache accesses
<not supported>		L1-dcache-prefetches:u	0	100.00		
<not supported>		L1-dcache-prefetch-misses:u	0	100.00		
