##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: Clock_1                  | Frequency: 62.70 MHz   | Target: 1.00 MHz   | 
Clock: Clock_1(fixed-function)  | N/A                    | Target: 1.00 MHz   | 
Clock: Clock_2                  | Frequency: 142.48 MHz  | Target: 0.00 MHz   | 
Clock: CyBUS_CLK                | N/A                    | Target: 24.00 MHz  | 
Clock: CyILO                    | N/A                    | Target: 0.00 MHz   | 
Clock: CyIMO                    | N/A                    | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK             | N/A                    | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                | N/A                    | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        1e+006           984050       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2       Clock_2        1e+010           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name      Setup to Clk  Clock Name:Phase  
-------------  ------------  ----------------  
Button(0)_PAD  14477         Clock_2:R         


                       3.2::Clock to Out
                       -----------------

Port Name                  Clock to Out  Clock Name:Phase  
-------------------------  ------------  ----------------  
BaseRotation(0)_PAD        24754         Clock_1:R         
EyelidClose(0)_PAD         23235         Clock_1:R         
EyelidTilt(0)_PAD          24850         Clock_1:R         
Jaw(0)_PAD                 23454         Clock_1:R         
LeftEyeballBottom(0)_PAD   23593         Clock_1:R         
LeftEyeballTop(0)_PAD      24335         Clock_1:R         
LeftEyebrow1(0)_PAD        24235         Clock_1:R         
LeftEyebrow2(0)_PAD        23276         Clock_1:R         
LipLeft(0)_PAD             26064         Clock_1:R         
LipRight(0)_PAD            23919         Clock_1:R         
NeckLeft(0)_PAD            25901         Clock_1:R         
NeckRight(0)_PAD           24060         Clock_1:R         
RightEyeballBottom(0)_PAD  22586         Clock_1:R         
RightEyeballTop(0)_PAD     23738         Clock_1:R         
RightEyebrow1(0)_PAD       22829         Clock_1:R         
RightEyebrow2(0)_PAD       23100         Clock_1:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 62.70 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984050p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11720
-------------------------------------   ----- 
End-of-path arrival time (ps)           11720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  984050  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  984050  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  984050  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3090   6590  984050  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11720  984050  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11720  984050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 142.48 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/q
Path End       : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9999992981p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3509
-------------------------------------   ---- 
End-of-path arrival time (ps)           3509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell66         0      0  RISE       1

Data path
pin name                                    model name   delay     AT       slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/q       macrocell66   1250   1250  9999992981  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0  macrocell67   2259   3509  9999992981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell67         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984050p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11720
-------------------------------------   ----- 
End-of-path arrival time (ps)           11720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  984050  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  984050  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  984050  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3090   6590  984050  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11720  984050  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11720  984050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell2       0      0  RISE       1


5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/q
Path End       : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9999992981p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3509
-------------------------------------   ---- 
End-of-path arrival time (ps)           3509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell66         0      0  RISE       1

Data path
pin name                                    model name   delay     AT       slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/q       macrocell66   1250   1250  9999992981  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0  macrocell67   2259   3509  9999992981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell67         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984050p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11720
-------------------------------------   ----- 
End-of-path arrival time (ps)           11720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  984050  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  984050  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  984050  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3090   6590  984050  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11720  984050  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11720  984050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell2       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RightEyeball:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RightEyeball:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \RightEyeball:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984050p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11720
-------------------------------------   ----- 
End-of-path arrival time (ps)           11720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\RightEyeball:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  984050  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  984050  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  984050  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   3090   6590  984050  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11720  984050  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11720  984050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell8       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Neck:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Neck:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Neck:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984143p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11627
-------------------------------------   ----- 
End-of-path arrival time (ps)           11627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell13      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\Neck:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell13    760    760  984143  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell14      0    760  984143  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell14   2740   3500  984143  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell13   2997   6497  984143  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell13   5130  11627  984143  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell14      0  11627  984143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell14      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LeftEyeball:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \LeftEyeball:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \LeftEyeball:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984149p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11621
-------------------------------------   ----- 
End-of-path arrival time (ps)           11621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\LeftEyeball:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  984149  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  984149  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  984149  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   2991   6491  984149  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   5130  11621  984149  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  11621  984149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell6       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RightEyebrow:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RightEyebrow:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \RightEyebrow:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984238p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11532
-------------------------------------   ----- 
End-of-path arrival time (ps)           11532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\RightEyebrow:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  984238  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  984238  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  984238  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2902   6402  984238  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11532  984238  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11532  984238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell4       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Eyelids:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Eyelids:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Eyelids:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984238p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11532
-------------------------------------   ----- 
End-of-path arrival time (ps)           11532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell9       0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Eyelids:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  984238  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  984238  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  984238  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    2902   6402  984238  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell9    5130  11532  984238  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell10      0  11532  984238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell10      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lips:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Lips:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Lips:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984238p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11532
-------------------------------------   ----- 
End-of-path arrival time (ps)           11532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell11      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\Lips:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11    760    760  984238  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0    760  984238  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2740   3500  984238  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell11   2902   6402  984238  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell11   5130  11532  984238  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell12      0  11532  984238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell12      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Base:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Base:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Base:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984238p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11532
-------------------------------------   ----- 
End-of-path arrival time (ps)           11532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Base:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell15      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\Base:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell15    760    760  984238  RISE       1
\Base:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell16      0    760  984238  RISE       1
\Base:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell16   2740   3500  984238  RISE       1
\Base:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell15   2902   6402  984238  RISE       1
\Base:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell15   5130  11532  984238  RISE       1
\Base:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell16      0  11532  984238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Base:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell16      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987349p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6591
-------------------------------------   ---- 
End-of-path arrival time (ps)           6591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  984050  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  984050  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  984050  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   3091   6591  987349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell2       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RightEyeball:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RightEyeball:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \RightEyeball:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987349p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6591
-------------------------------------   ---- 
End-of-path arrival time (ps)           6591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\RightEyeball:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  984050  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  984050  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  984050  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell8   3091   6591  987349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell8       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987350p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6590
-------------------------------------   ---- 
End-of-path arrival time (ps)           6590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  984050  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  984050  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  984050  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3090   6590  987350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RightEyeball:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RightEyeball:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \RightEyeball:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987350p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6590
-------------------------------------   ---- 
End-of-path arrival time (ps)           6590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\RightEyeball:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  984050  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  984050  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  984050  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   3090   6590  987350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \LeftEyebrow:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \LeftEyebrow:PWMUDB:genblk8:stsreg\/clock
Path slack     : 987379p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12121
-------------------------------------   ----- 
End-of-path arrival time (ps)           12121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  984050  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  984050  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  984050  RISE       1
\LeftEyebrow:PWMUDB:status_2\/main_1          macrocell1      2956   6456  987379  RISE       1
\LeftEyebrow:PWMUDB:status_2\/q               macrocell1      3350   9806  987379  RISE       1
\LeftEyebrow:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2315  12121  987379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyebrow:PWMUDB:genblk8:stsreg\/clock                  statusicell1        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RightEyeball:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RightEyeball:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \RightEyeball:PWMUDB:genblk8:stsreg\/clock
Path slack     : 987379p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12121
-------------------------------------   ----- 
End-of-path arrival time (ps)           12121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\RightEyeball:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  984050  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  984050  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  984050  RISE       1
\RightEyeball:PWMUDB:status_2\/main_1          macrocell4      2956   6456  987379  RISE       1
\RightEyeball:PWMUDB:status_2\/q               macrocell4      3350   9806  987379  RISE       1
\RightEyeball:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2315  12121  987379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyeball:PWMUDB:genblk8:stsreg\/clock                 statusicell4        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RightEyebrow:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RightEyebrow:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \RightEyebrow:PWMUDB:genblk8:stsreg\/clock
Path slack     : 987416p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12084
-------------------------------------   ----- 
End-of-path arrival time (ps)           12084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\RightEyebrow:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  984238  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  984238  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  984238  RISE       1
\RightEyebrow:PWMUDB:status_2\/main_1          macrocell2      2921   6421  987416  RISE       1
\RightEyebrow:PWMUDB:status_2\/q               macrocell2      3350   9771  987416  RISE       1
\RightEyebrow:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2313  12084  987416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyebrow:PWMUDB:genblk8:stsreg\/clock                 statusicell2        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Eyelids:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Eyelids:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Eyelids:PWMUDB:genblk8:stsreg\/clock
Path slack     : 987416p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12084
-------------------------------------   ----- 
End-of-path arrival time (ps)           12084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell9       0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Eyelids:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  984238  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  984238  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  984238  RISE       1
\Eyelids:PWMUDB:status_2\/main_1          macrocell5       2921   6421  987416  RISE       1
\Eyelids:PWMUDB:status_2\/q               macrocell5       3350   9771  987416  RISE       1
\Eyelids:PWMUDB:genblk8:stsreg\/status_2  statusicell5     2313  12084  987416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Eyelids:PWMUDB:genblk8:stsreg\/clock                      statusicell5        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lips:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Lips:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Lips:PWMUDB:genblk8:stsreg\/clock
Path slack     : 987416p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12084
-------------------------------------   ----- 
End-of-path arrival time (ps)           12084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell11      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\Lips:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11    760    760  984238  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0    760  984238  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2740   3500  984238  RISE       1
\Lips:PWMUDB:status_2\/main_1          macrocell6       2921   6421  987416  RISE       1
\Lips:PWMUDB:status_2\/q               macrocell6       3350   9771  987416  RISE       1
\Lips:PWMUDB:genblk8:stsreg\/status_2  statusicell6     2313  12084  987416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lips:PWMUDB:genblk8:stsreg\/clock                         statusicell6        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Base:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Base:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Base:PWMUDB:genblk8:stsreg\/clock
Path slack     : 987416p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12084
-------------------------------------   ----- 
End-of-path arrival time (ps)           12084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Base:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell15      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\Base:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell15    760    760  984238  RISE       1
\Base:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell16      0    760  984238  RISE       1
\Base:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell16   2740   3500  984238  RISE       1
\Base:PWMUDB:status_2\/main_1          macrocell8       2921   6421  987416  RISE       1
\Base:PWMUDB:status_2\/q               macrocell8       3350   9771  987416  RISE       1
\Base:PWMUDB:genblk8:stsreg\/status_2  statusicell8     2313  12084  987416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Base:PWMUDB:genblk8:stsreg\/clock                         statusicell8        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Neck:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Neck:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Neck:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987443p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6497
-------------------------------------   ---- 
End-of-path arrival time (ps)           6497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell13      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\Neck:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell13    760    760  984143  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell14      0    760  984143  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell14   2740   3500  984143  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell14   2997   6497  987443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell14      0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Neck:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Neck:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Neck:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987443p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6497
-------------------------------------   ---- 
End-of-path arrival time (ps)           6497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell13      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\Neck:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell13    760    760  984143  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell14      0    760  984143  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell14   2740   3500  984143  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell13   2997   6497  987443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell13      0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LeftEyeball:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \LeftEyeball:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \LeftEyeball:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987449p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6491
-------------------------------------   ---- 
End-of-path arrival time (ps)           6491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\LeftEyeball:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  984149  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  984149  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  984149  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell6   2991   6491  987449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell6       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LeftEyeball:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \LeftEyeball:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \LeftEyeball:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987449p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6491
-------------------------------------   ---- 
End-of-path arrival time (ps)           6491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\LeftEyeball:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  984149  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  984149  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  984149  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   2991   6491  987449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell5       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Neck:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Neck:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Neck:PWMUDB:genblk8:stsreg\/clock
Path slack     : 987533p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11967
-------------------------------------   ----- 
End-of-path arrival time (ps)           11967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell13      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\Neck:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell13    760    760  984143  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell14      0    760  984143  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell14   2740   3500  984143  RISE       1
\Neck:PWMUDB:status_2\/main_1          macrocell7       2862   6362  987533  RISE       1
\Neck:PWMUDB:status_2\/q               macrocell7       3350   9712  987533  RISE       1
\Neck:PWMUDB:genblk8:stsreg\/status_2  statusicell7     2255  11967  987533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Neck:PWMUDB:genblk8:stsreg\/clock                         statusicell7        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RightEyebrow:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RightEyebrow:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \RightEyebrow:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987537p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\RightEyebrow:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  984238  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  984238  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  984238  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   2903   6403  987537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell4       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Eyelids:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Eyelids:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Eyelids:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987537p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell9       0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Eyelids:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  984238  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  984238  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  984238  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell10   2903   6403  987537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell10      0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lips:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Lips:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Lips:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987537p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell11      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\Lips:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11    760    760  984238  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0    760  984238  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2740   3500  984238  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell12   2903   6403  987537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell12      0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Base:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Base:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Base:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987537p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Base:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell15      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\Base:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell15    760    760  984238  RISE       1
\Base:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell16      0    760  984238  RISE       1
\Base:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell16   2740   3500  984238  RISE       1
\Base:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell16   2903   6403  987537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Base:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell16      0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RightEyebrow:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RightEyebrow:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \RightEyebrow:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987538p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6402
-------------------------------------   ---- 
End-of-path arrival time (ps)           6402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\RightEyebrow:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  984238  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  984238  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  984238  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2902   6402  987538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Eyelids:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Eyelids:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Eyelids:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987538p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6402
-------------------------------------   ---- 
End-of-path arrival time (ps)           6402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell9       0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Eyelids:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  984238  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  984238  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  984238  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    2902   6402  987538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell9       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lips:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Lips:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Lips:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987538p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6402
-------------------------------------   ---- 
End-of-path arrival time (ps)           6402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell11      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\Lips:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11    760    760  984238  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0    760  984238  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2740   3500  984238  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell11   2902   6402  987538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell11      0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Base:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Base:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Base:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987538p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6402
-------------------------------------   ---- 
End-of-path arrival time (ps)           6402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Base:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell15      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\Base:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell15    760    760  984238  RISE       1
\Base:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell16      0    760  984238  RISE       1
\Base:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell16   2740   3500  984238  RISE       1
\Base:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell15   2902   6402  987538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Base:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell15      0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LeftEyeball:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \LeftEyeball:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \LeftEyeball:PWMUDB:genblk8:stsreg\/clock
Path slack     : 987548p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11952
-------------------------------------   ----- 
End-of-path arrival time (ps)           11952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\LeftEyeball:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  984149  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  984149  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  984149  RISE       1
\LeftEyeball:PWMUDB:status_2\/main_1          macrocell3      2847   6347  987548  RISE       1
\LeftEyeball:PWMUDB:status_2\/q               macrocell3      3350   9697  987548  RISE       1
\LeftEyeball:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2255  11952  987548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyeball:PWMUDB:genblk8:stsreg\/clock                  statusicell3        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LeftEyebrow:PWMUDB:runmode_enable\/q
Path End       : \LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 989574p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyebrow:PWMUDB:runmode_enable\/clock_0                macrocell10         0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\LeftEyebrow:PWMUDB:runmode_enable\/q         macrocell10     1250   1250  986274  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   3116   4366  989574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RightEyeball:PWMUDB:runmode_enable\/q
Path End       : \RightEyeball:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \RightEyeball:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 989576p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4364
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyeball:PWMUDB:runmode_enable\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\RightEyeball:PWMUDB:runmode_enable\/q         macrocell31     1250   1250  986276  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell7   3114   4364  989576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RightEyebrow:PWMUDB:runmode_enable\/q
Path End       : \RightEyebrow:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \RightEyebrow:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 989588p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyebrow:PWMUDB:runmode_enable\/clock_0               macrocell17         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\RightEyebrow:PWMUDB:runmode_enable\/q         macrocell17     1250   1250  986411  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   3102   4352  989588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell4       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Eyelids:PWMUDB:runmode_enable\/q
Path End       : \Eyelids:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Eyelids:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 989588p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Eyelids:PWMUDB:runmode_enable\/clock_0                    macrocell38         0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Eyelids:PWMUDB:runmode_enable\/q         macrocell38      1250   1250  986411  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell10   3102   4352  989588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell10      0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lips:PWMUDB:runmode_enable\/q
Path End       : \Lips:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Lips:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 989588p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lips:PWMUDB:runmode_enable\/clock_0                       macrocell45         0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\Lips:PWMUDB:runmode_enable\/q         macrocell45      1250   1250  986411  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell12   3102   4352  989588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell12      0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Base:PWMUDB:runmode_enable\/q
Path End       : \Base:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Base:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 989588p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Base:PWMUDB:runmode_enable\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\Base:PWMUDB:runmode_enable\/q         macrocell59      1250   1250  986411  RISE       1
\Base:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell16   3102   4352  989588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Base:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell16      0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LeftEyeball:PWMUDB:runmode_enable\/q
Path End       : \LeftEyeball:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \LeftEyeball:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 989670p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyeball:PWMUDB:runmode_enable\/clock_0                macrocell24         0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\LeftEyeball:PWMUDB:runmode_enable\/q         macrocell24     1250   1250  986370  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell5   3020   4270  989670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell5       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RightEyebrow:PWMUDB:runmode_enable\/q
Path End       : \RightEyebrow:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \RightEyebrow:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 989711p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyebrow:PWMUDB:runmode_enable\/clock_0               macrocell17         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\RightEyebrow:PWMUDB:runmode_enable\/q         macrocell17     1250   1250  986411  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   2979   4229  989711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Eyelids:PWMUDB:runmode_enable\/q
Path End       : \Eyelids:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Eyelids:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 989711p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Eyelids:PWMUDB:runmode_enable\/clock_0                    macrocell38         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\Eyelids:PWMUDB:runmode_enable\/q         macrocell38     1250   1250  986411  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell9   2979   4229  989711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell9       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lips:PWMUDB:runmode_enable\/q
Path End       : \Lips:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Lips:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 989711p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lips:PWMUDB:runmode_enable\/clock_0                       macrocell45         0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\Lips:PWMUDB:runmode_enable\/q         macrocell45      1250   1250  986411  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell11   2979   4229  989711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell11      0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Base:PWMUDB:runmode_enable\/q
Path End       : \Base:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Base:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 989711p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Base:PWMUDB:runmode_enable\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\Base:PWMUDB:runmode_enable\/q         macrocell59      1250   1250  986411  RISE       1
\Base:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell15   2979   4229  989711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Base:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell15      0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LeftEyebrow:PWMUDB:runmode_enable\/q
Path End       : \LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 989716p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4224
-------------------------------------   ---- 
End-of-path arrival time (ps)           4224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyebrow:PWMUDB:runmode_enable\/clock_0                macrocell10         0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\LeftEyebrow:PWMUDB:runmode_enable\/q         macrocell10     1250   1250  986274  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   2974   4224  989716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell2       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RightEyeball:PWMUDB:runmode_enable\/q
Path End       : \RightEyeball:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \RightEyeball:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 989728p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4212
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyeball:PWMUDB:runmode_enable\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\RightEyeball:PWMUDB:runmode_enable\/q         macrocell31     1250   1250  986276  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell8   2962   4212  989728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell8       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LeftEyeball:PWMUDB:runmode_enable\/q
Path End       : \LeftEyeball:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \LeftEyeball:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 989821p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4119
-------------------------------------   ---- 
End-of-path arrival time (ps)           4119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyeball:PWMUDB:runmode_enable\/clock_0                macrocell24         0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\LeftEyeball:PWMUDB:runmode_enable\/q         macrocell24     1250   1250  986370  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell6   2869   4119  989821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell6       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Neck:PWMUDB:runmode_enable\/q
Path End       : \Neck:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Neck:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 989831p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4109
-------------------------------------   ---- 
End-of-path arrival time (ps)           4109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Neck:PWMUDB:runmode_enable\/clock_0                       macrocell52         0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\Neck:PWMUDB:runmode_enable\/q         macrocell52      1250   1250  986532  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell14   2859   4109  989831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell14      0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Neck:PWMUDB:runmode_enable\/q
Path End       : \Neck:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Neck:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 989832p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Neck:PWMUDB:runmode_enable\/clock_0                       macrocell52         0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\Neck:PWMUDB:runmode_enable\/q         macrocell52      1250   1250  986532  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell13   2858   4108  989832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell13      0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RightEyeball:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_127/main_1
Capture Clock  : Net_127/clock_0
Path slack     : 990008p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6482
-------------------------------------   ---- 
End-of-path arrival time (ps)           6482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\RightEyeball:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell7   1600   1600  990008  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell8      0   1600  990008  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell8   2270   3870  990008  RISE       1
Net_127/main_1                                macrocell37     2612   6482  990008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_127/clock_0                                            macrocell37         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_48/main_1
Capture Clock  : Net_48/clock_0
Path slack     : 990013p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6477
-------------------------------------   ---- 
End-of-path arrival time (ps)           6477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  990013  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  990013  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  990013  RISE       1
Net_48/main_1                                macrocell16     2607   6477  990013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_48/clock_0                                             macrocell16         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RightEyeball:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \RightEyeball:PWMUDB:prevCompare2\/main_0
Capture Clock  : \RightEyeball:PWMUDB:prevCompare2\/clock_0
Path slack     : 990019p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6471
-------------------------------------   ---- 
End-of-path arrival time (ps)           6471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\RightEyeball:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell7   1600   1600  990008  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell8      0   1600  990008  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell8   2270   3870  990008  RISE       1
\RightEyeball:PWMUDB:prevCompare2\/main_0     macrocell33     2601   6471  990019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyeball:PWMUDB:prevCompare2\/clock_0                 macrocell33         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RightEyeball:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \RightEyeball:PWMUDB:status_1\/main_1
Capture Clock  : \RightEyeball:PWMUDB:status_1\/clock_0
Path slack     : 990019p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6471
-------------------------------------   ---- 
End-of-path arrival time (ps)           6471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\RightEyeball:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell7   1600   1600  990008  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell8      0   1600  990008  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell8   2270   3870  990008  RISE       1
\RightEyeball:PWMUDB:status_1\/main_1         macrocell35     2601   6471  990019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyeball:PWMUDB:status_1\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RightEyebrow:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_62/main_1
Capture Clock  : Net_62/clock_0
Path slack     : 990020p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6470
-------------------------------------   ---- 
End-of-path arrival time (ps)           6470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\RightEyebrow:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell3   1600   1600  990020  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell4      0   1600  990020  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell4   2270   3870  990020  RISE       1
Net_62/main_1                                 macrocell23     2600   6470  990020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_62/clock_0                                             macrocell23         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Eyelids:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_176/main_1
Capture Clock  : Net_176/clock_0
Path slack     : 990020p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6470
-------------------------------------   ---- 
End-of-path arrival time (ps)           6470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell9       0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Eyelids:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell9    1600   1600  990020  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell10      0   1600  990020  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell10   2270   3870  990020  RISE       1
Net_176/main_1                           macrocell44      2600   6470  990020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_176/clock_0                                            macrocell44         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lips:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_236/main_1
Capture Clock  : Net_236/clock_0
Path slack     : 990020p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6470
-------------------------------------   ---- 
End-of-path arrival time (ps)           6470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell11      0      0  RISE       1

Data path
pin name                              model name      delay     AT   slack  edge  Fanout
------------------------------------  --------------  -----  -----  ------  ----  ------
\Lips:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell11   1600   1600  990020  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell12      0   1600  990020  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell12   2270   3870  990020  RISE       1
Net_236/main_1                        macrocell51      2600   6470  990020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_236/clock_0                                            macrocell51         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Base:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_862/main_1
Capture Clock  : Net_862/clock_0
Path slack     : 990020p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6470
-------------------------------------   ---- 
End-of-path arrival time (ps)           6470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Base:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell15      0      0  RISE       1

Data path
pin name                              model name      delay     AT   slack  edge  Fanout
------------------------------------  --------------  -----  -----  ------  ----  ------
\Base:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell15   1600   1600  990020  RISE       1
\Base:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell16      0   1600  990020  RISE       1
\Base:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell16   2270   3870  990020  RISE       1
Net_862/main_1                        macrocell65      2600   6470  990020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_862/clock_0                                            macrocell65         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \LeftEyebrow:PWMUDB:prevCompare2\/main_0
Capture Clock  : \LeftEyebrow:PWMUDB:prevCompare2\/clock_0
Path slack     : 990027p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6463
-------------------------------------   ---- 
End-of-path arrival time (ps)           6463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  990013  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  990013  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  990013  RISE       1
\LeftEyebrow:PWMUDB:prevCompare2\/main_0     macrocell12     2593   6463  990027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyebrow:PWMUDB:prevCompare2\/clock_0                  macrocell12         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \LeftEyebrow:PWMUDB:status_1\/main_1
Capture Clock  : \LeftEyebrow:PWMUDB:status_1\/clock_0
Path slack     : 990027p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6463
-------------------------------------   ---- 
End-of-path arrival time (ps)           6463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  990013  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  990013  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  990013  RISE       1
\LeftEyebrow:PWMUDB:status_1\/main_1         macrocell14     2593   6463  990027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyebrow:PWMUDB:status_1\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RightEyebrow:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \RightEyebrow:PWMUDB:prevCompare2\/main_0
Capture Clock  : \RightEyebrow:PWMUDB:prevCompare2\/clock_0
Path slack     : 990029p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6461
-------------------------------------   ---- 
End-of-path arrival time (ps)           6461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\RightEyebrow:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell3   1600   1600  990020  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell4      0   1600  990020  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell4   2270   3870  990020  RISE       1
\RightEyebrow:PWMUDB:prevCompare2\/main_0     macrocell19     2591   6461  990029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyebrow:PWMUDB:prevCompare2\/clock_0                 macrocell19         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Eyelids:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Eyelids:PWMUDB:prevCompare2\/main_0
Capture Clock  : \Eyelids:PWMUDB:prevCompare2\/clock_0
Path slack     : 990029p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6461
-------------------------------------   ---- 
End-of-path arrival time (ps)           6461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell9       0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Eyelids:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell9    1600   1600  990020  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell10      0   1600  990020  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell10   2270   3870  990020  RISE       1
\Eyelids:PWMUDB:prevCompare2\/main_0     macrocell40      2591   6461  990029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Eyelids:PWMUDB:prevCompare2\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lips:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Lips:PWMUDB:prevCompare2\/main_0
Capture Clock  : \Lips:PWMUDB:prevCompare2\/clock_0
Path slack     : 990029p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6461
-------------------------------------   ---- 
End-of-path arrival time (ps)           6461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell11      0      0  RISE       1

Data path
pin name                              model name      delay     AT   slack  edge  Fanout
------------------------------------  --------------  -----  -----  ------  ----  ------
\Lips:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell11   1600   1600  990020  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell12      0   1600  990020  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell12   2270   3870  990020  RISE       1
\Lips:PWMUDB:prevCompare2\/main_0     macrocell47      2591   6461  990029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lips:PWMUDB:prevCompare2\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Base:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Base:PWMUDB:prevCompare2\/main_0
Capture Clock  : \Base:PWMUDB:prevCompare2\/clock_0
Path slack     : 990029p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6461
-------------------------------------   ---- 
End-of-path arrival time (ps)           6461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Base:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell15      0      0  RISE       1

Data path
pin name                              model name      delay     AT   slack  edge  Fanout
------------------------------------  --------------  -----  -----  ------  ----  ------
\Base:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell15   1600   1600  990020  RISE       1
\Base:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell16      0   1600  990020  RISE       1
\Base:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell16   2270   3870  990020  RISE       1
\Base:PWMUDB:prevCompare2\/main_0     macrocell61      2591   6461  990029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Base:PWMUDB:prevCompare2\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RightEyebrow:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \RightEyebrow:PWMUDB:status_1\/main_1
Capture Clock  : \RightEyebrow:PWMUDB:status_1\/clock_0
Path slack     : 990029p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6461
-------------------------------------   ---- 
End-of-path arrival time (ps)           6461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\RightEyebrow:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell3   1600   1600  990020  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell4      0   1600  990020  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell4   2270   3870  990020  RISE       1
\RightEyebrow:PWMUDB:status_1\/main_1         macrocell21     2591   6461  990029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyebrow:PWMUDB:status_1\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Eyelids:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Eyelids:PWMUDB:status_1\/main_1
Capture Clock  : \Eyelids:PWMUDB:status_1\/clock_0
Path slack     : 990029p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6461
-------------------------------------   ---- 
End-of-path arrival time (ps)           6461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell9       0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Eyelids:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell9    1600   1600  990020  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell10      0   1600  990020  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell10   2270   3870  990020  RISE       1
\Eyelids:PWMUDB:status_1\/main_1         macrocell42      2591   6461  990029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Eyelids:PWMUDB:status_1\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lips:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Lips:PWMUDB:status_1\/main_1
Capture Clock  : \Lips:PWMUDB:status_1\/clock_0
Path slack     : 990029p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6461
-------------------------------------   ---- 
End-of-path arrival time (ps)           6461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell11      0      0  RISE       1

Data path
pin name                              model name      delay     AT   slack  edge  Fanout
------------------------------------  --------------  -----  -----  ------  ----  ------
\Lips:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell11   1600   1600  990020  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell12      0   1600  990020  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell12   2270   3870  990020  RISE       1
\Lips:PWMUDB:status_1\/main_1         macrocell49      2591   6461  990029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lips:PWMUDB:status_1\/clock_0                             macrocell49         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Base:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Base:PWMUDB:status_1\/main_1
Capture Clock  : \Base:PWMUDB:status_1\/clock_0
Path slack     : 990029p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6461
-------------------------------------   ---- 
End-of-path arrival time (ps)           6461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Base:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell15      0      0  RISE       1

Data path
pin name                              model name      delay     AT   slack  edge  Fanout
------------------------------------  --------------  -----  -----  ------  ----  ------
\Base:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell15   1600   1600  990020  RISE       1
\Base:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell16      0   1600  990020  RISE       1
\Base:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell16   2270   3870  990020  RISE       1
\Base:PWMUDB:status_1\/main_1         macrocell63      2591   6461  990029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Base:PWMUDB:status_1\/clock_0                             macrocell63         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LeftEyeball:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_89/main_1
Capture Clock  : Net_89/clock_0
Path slack     : 990075p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6415
-------------------------------------   ---- 
End-of-path arrival time (ps)           6415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\LeftEyeball:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell5   1600   1600  990075  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell6      0   1600  990075  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell6   2270   3870  990075  RISE       1
Net_89/main_1                                macrocell30     2545   6415  990075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_89/clock_0                                             macrocell30         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Neck:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_307/main_1
Capture Clock  : Net_307/clock_0
Path slack     : 990075p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6415
-------------------------------------   ---- 
End-of-path arrival time (ps)           6415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell13      0      0  RISE       1

Data path
pin name                              model name      delay     AT   slack  edge  Fanout
------------------------------------  --------------  -----  -----  ------  ----  ------
\Neck:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell13   1600   1600  990075  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell14      0   1600  990075  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell14   2270   3870  990075  RISE       1
Net_307/main_1                        macrocell58      2545   6415  990075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_307/clock_0                                            macrocell58         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LeftEyeball:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \LeftEyeball:PWMUDB:prevCompare2\/main_0
Capture Clock  : \LeftEyeball:PWMUDB:prevCompare2\/clock_0
Path slack     : 990087p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\LeftEyeball:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell5   1600   1600  990075  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell6      0   1600  990075  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell6   2270   3870  990075  RISE       1
\LeftEyeball:PWMUDB:prevCompare2\/main_0     macrocell26     2533   6403  990087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyeball:PWMUDB:prevCompare2\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Neck:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Neck:PWMUDB:prevCompare2\/main_0
Capture Clock  : \Neck:PWMUDB:prevCompare2\/clock_0
Path slack     : 990087p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell13      0      0  RISE       1

Data path
pin name                              model name      delay     AT   slack  edge  Fanout
------------------------------------  --------------  -----  -----  ------  ----  ------
\Neck:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell13   1600   1600  990075  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell14      0   1600  990075  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell14   2270   3870  990075  RISE       1
\Neck:PWMUDB:prevCompare2\/main_0     macrocell54      2533   6403  990087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Neck:PWMUDB:prevCompare2\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LeftEyeball:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \LeftEyeball:PWMUDB:status_1\/main_1
Capture Clock  : \LeftEyeball:PWMUDB:status_1\/clock_0
Path slack     : 990087p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\LeftEyeball:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell5   1600   1600  990075  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell6      0   1600  990075  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell6   2270   3870  990075  RISE       1
\LeftEyeball:PWMUDB:status_1\/main_1         macrocell28     2533   6403  990087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyeball:PWMUDB:status_1\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Neck:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Neck:PWMUDB:status_1\/main_1
Capture Clock  : \Neck:PWMUDB:status_1\/clock_0
Path slack     : 990087p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell13      0      0  RISE       1

Data path
pin name                              model name      delay     AT   slack  edge  Fanout
------------------------------------  --------------  -----  -----  ------  ----  ------
\Neck:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell13   1600   1600  990075  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell14      0   1600  990075  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell14   2270   3870  990075  RISE       1
\Neck:PWMUDB:status_1\/main_1         macrocell56      2533   6403  990087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Neck:PWMUDB:status_1\/clock_0                             macrocell56         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RightEyeball:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_126/main_1
Capture Clock  : Net_126/clock_0
Path slack     : 990121p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6369
-------------------------------------   ---- 
End-of-path arrival time (ps)           6369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\RightEyeball:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  990121  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  990121  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  990121  RISE       1
Net_126/main_1                                macrocell36     2619   6369  990121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_126/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_47/main_1
Capture Clock  : Net_47/clock_0
Path slack     : 990128p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6362
-------------------------------------   ---- 
End-of-path arrival time (ps)           6362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  990128  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  990128  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  990128  RISE       1
Net_47/main_1                                macrocell15     2612   6362  990128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_47/clock_0                                             macrocell15         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RightEyeball:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \RightEyeball:PWMUDB:prevCompare1\/main_0
Capture Clock  : \RightEyeball:PWMUDB:prevCompare1\/clock_0
Path slack     : 990136p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6354
-------------------------------------   ---- 
End-of-path arrival time (ps)           6354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\RightEyeball:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  990121  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  990121  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  990121  RISE       1
\RightEyeball:PWMUDB:prevCompare1\/main_0     macrocell32     2604   6354  990136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyeball:PWMUDB:prevCompare1\/clock_0                 macrocell32         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RightEyeball:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \RightEyeball:PWMUDB:status_0\/main_1
Capture Clock  : \RightEyeball:PWMUDB:status_0\/clock_0
Path slack     : 990136p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6354
-------------------------------------   ---- 
End-of-path arrival time (ps)           6354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\RightEyeball:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  990121  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  990121  RISE       1
\RightEyeball:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  990121  RISE       1
\RightEyeball:PWMUDB:status_0\/main_1         macrocell34     2604   6354  990136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyeball:PWMUDB:status_0\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RightEyebrow:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_61/main_1
Capture Clock  : Net_61/clock_0
Path slack     : 990139p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\RightEyebrow:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  990139  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  990139  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  990139  RISE       1
Net_61/main_1                                 macrocell22     2601   6351  990139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_61/clock_0                                             macrocell22         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Eyelids:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_175/main_1
Capture Clock  : Net_175/clock_0
Path slack     : 990139p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell9       0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Eyelids:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    1520   1520  990139  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   1520  990139  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   2230   3750  990139  RISE       1
Net_175/main_1                           macrocell43      2601   6351  990139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_175/clock_0                                            macrocell43         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lips:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_235/main_1
Capture Clock  : Net_235/clock_0
Path slack     : 990139p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell11      0      0  RISE       1

Data path
pin name                              model name      delay     AT   slack  edge  Fanout
------------------------------------  --------------  -----  -----  ------  ----  ------
\Lips:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell11   1520   1520  990139  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell12      0   1520  990139  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell12   2230   3750  990139  RISE       1
Net_235/main_1                        macrocell50      2601   6351  990139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_235/clock_0                                            macrocell50         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Base:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_861/main_1
Capture Clock  : Net_861/clock_0
Path slack     : 990139p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Base:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell15      0      0  RISE       1

Data path
pin name                              model name      delay     AT   slack  edge  Fanout
------------------------------------  --------------  -----  -----  ------  ----  ------
\Base:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell15   1520   1520  990139  RISE       1
\Base:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell16      0   1520  990139  RISE       1
\Base:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell16   2230   3750  990139  RISE       1
Net_861/main_1                        macrocell64      2601   6351  990139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_861/clock_0                                            macrocell64         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \LeftEyebrow:PWMUDB:prevCompare1\/main_0
Capture Clock  : \LeftEyebrow:PWMUDB:prevCompare1\/clock_0
Path slack     : 990139p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  990128  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  990128  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  990128  RISE       1
\LeftEyebrow:PWMUDB:prevCompare1\/main_0     macrocell11     2601   6351  990139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyebrow:PWMUDB:prevCompare1\/clock_0                  macrocell11         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \LeftEyebrow:PWMUDB:status_0\/main_1
Capture Clock  : \LeftEyebrow:PWMUDB:status_0\/clock_0
Path slack     : 990139p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\LeftEyebrow:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  990128  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  990128  RISE       1
\LeftEyebrow:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  990128  RISE       1
\LeftEyebrow:PWMUDB:status_0\/main_1         macrocell13     2601   6351  990139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyebrow:PWMUDB:status_0\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RightEyebrow:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \RightEyebrow:PWMUDB:prevCompare1\/main_0
Capture Clock  : \RightEyebrow:PWMUDB:prevCompare1\/clock_0
Path slack     : 990148p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6342
-------------------------------------   ---- 
End-of-path arrival time (ps)           6342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\RightEyebrow:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  990139  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  990139  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  990139  RISE       1
\RightEyebrow:PWMUDB:prevCompare1\/main_0     macrocell18     2592   6342  990148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyebrow:PWMUDB:prevCompare1\/clock_0                 macrocell18         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Eyelids:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Eyelids:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Eyelids:PWMUDB:prevCompare1\/clock_0
Path slack     : 990148p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6342
-------------------------------------   ---- 
End-of-path arrival time (ps)           6342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell9       0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Eyelids:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    1520   1520  990139  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   1520  990139  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   2230   3750  990139  RISE       1
\Eyelids:PWMUDB:prevCompare1\/main_0     macrocell39      2592   6342  990148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Eyelids:PWMUDB:prevCompare1\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lips:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Lips:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Lips:PWMUDB:prevCompare1\/clock_0
Path slack     : 990148p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6342
-------------------------------------   ---- 
End-of-path arrival time (ps)           6342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell11      0      0  RISE       1

Data path
pin name                              model name      delay     AT   slack  edge  Fanout
------------------------------------  --------------  -----  -----  ------  ----  ------
\Lips:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell11   1520   1520  990139  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell12      0   1520  990139  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell12   2230   3750  990139  RISE       1
\Lips:PWMUDB:prevCompare1\/main_0     macrocell46      2592   6342  990148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lips:PWMUDB:prevCompare1\/clock_0                         macrocell46         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Base:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Base:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Base:PWMUDB:prevCompare1\/clock_0
Path slack     : 990148p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6342
-------------------------------------   ---- 
End-of-path arrival time (ps)           6342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Base:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell15      0      0  RISE       1

Data path
pin name                              model name      delay     AT   slack  edge  Fanout
------------------------------------  --------------  -----  -----  ------  ----  ------
\Base:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell15   1520   1520  990139  RISE       1
\Base:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell16      0   1520  990139  RISE       1
\Base:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell16   2230   3750  990139  RISE       1
\Base:PWMUDB:prevCompare1\/main_0     macrocell60      2592   6342  990148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Base:PWMUDB:prevCompare1\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RightEyebrow:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \RightEyebrow:PWMUDB:status_0\/main_1
Capture Clock  : \RightEyebrow:PWMUDB:status_0\/clock_0
Path slack     : 990148p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6342
-------------------------------------   ---- 
End-of-path arrival time (ps)           6342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\RightEyebrow:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  990139  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  990139  RISE       1
\RightEyebrow:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  990139  RISE       1
\RightEyebrow:PWMUDB:status_0\/main_1         macrocell20     2592   6342  990148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyebrow:PWMUDB:status_0\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Eyelids:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Eyelids:PWMUDB:status_0\/main_1
Capture Clock  : \Eyelids:PWMUDB:status_0\/clock_0
Path slack     : 990148p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6342
-------------------------------------   ---- 
End-of-path arrival time (ps)           6342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell9       0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Eyelids:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    1520   1520  990139  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   1520  990139  RISE       1
\Eyelids:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   2230   3750  990139  RISE       1
\Eyelids:PWMUDB:status_0\/main_1         macrocell41      2592   6342  990148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Eyelids:PWMUDB:status_0\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lips:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Lips:PWMUDB:status_0\/main_1
Capture Clock  : \Lips:PWMUDB:status_0\/clock_0
Path slack     : 990148p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6342
-------------------------------------   ---- 
End-of-path arrival time (ps)           6342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell11      0      0  RISE       1

Data path
pin name                              model name      delay     AT   slack  edge  Fanout
------------------------------------  --------------  -----  -----  ------  ----  ------
\Lips:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell11   1520   1520  990139  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell12      0   1520  990139  RISE       1
\Lips:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell12   2230   3750  990139  RISE       1
\Lips:PWMUDB:status_0\/main_1         macrocell48      2592   6342  990148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lips:PWMUDB:status_0\/clock_0                             macrocell48         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Base:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Base:PWMUDB:status_0\/main_1
Capture Clock  : \Base:PWMUDB:status_0\/clock_0
Path slack     : 990148p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6342
-------------------------------------   ---- 
End-of-path arrival time (ps)           6342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Base:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell15      0      0  RISE       1

Data path
pin name                              model name      delay     AT   slack  edge  Fanout
------------------------------------  --------------  -----  -----  ------  ----  ------
\Base:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell15   1520   1520  990139  RISE       1
\Base:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell16      0   1520  990139  RISE       1
\Base:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell16   2230   3750  990139  RISE       1
\Base:PWMUDB:status_0\/main_1         macrocell62      2592   6342  990148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Base:PWMUDB:status_0\/clock_0                             macrocell62         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LeftEyeball:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_88/main_1
Capture Clock  : Net_88/clock_0
Path slack     : 990187p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6303
-------------------------------------   ---- 
End-of-path arrival time (ps)           6303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\LeftEyeball:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  990187  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  990187  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  990187  RISE       1
Net_88/main_1                                macrocell29     2553   6303  990187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_88/clock_0                                             macrocell29         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Neck:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_306/main_1
Capture Clock  : Net_306/clock_0
Path slack     : 990187p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6303
-------------------------------------   ---- 
End-of-path arrival time (ps)           6303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell13      0      0  RISE       1

Data path
pin name                              model name      delay     AT   slack  edge  Fanout
------------------------------------  --------------  -----  -----  ------  ----  ------
\Neck:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell13   1520   1520  990187  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell14      0   1520  990187  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell14   2230   3750  990187  RISE       1
Net_306/main_1                        macrocell57      2553   6303  990187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_306/clock_0                                            macrocell57         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LeftEyeball:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \LeftEyeball:PWMUDB:prevCompare1\/main_0
Capture Clock  : \LeftEyeball:PWMUDB:prevCompare1\/clock_0
Path slack     : 990200p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6290
-------------------------------------   ---- 
End-of-path arrival time (ps)           6290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\LeftEyeball:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  990187  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  990187  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  990187  RISE       1
\LeftEyeball:PWMUDB:prevCompare1\/main_0     macrocell25     2540   6290  990200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyeball:PWMUDB:prevCompare1\/clock_0                  macrocell25         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Neck:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Neck:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Neck:PWMUDB:prevCompare1\/clock_0
Path slack     : 990200p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6290
-------------------------------------   ---- 
End-of-path arrival time (ps)           6290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell13      0      0  RISE       1

Data path
pin name                              model name      delay     AT   slack  edge  Fanout
------------------------------------  --------------  -----  -----  ------  ----  ------
\Neck:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell13   1520   1520  990187  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell14      0   1520  990187  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell14   2230   3750  990187  RISE       1
\Neck:PWMUDB:prevCompare1\/main_0     macrocell53      2540   6290  990200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Neck:PWMUDB:prevCompare1\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LeftEyeball:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \LeftEyeball:PWMUDB:status_0\/main_1
Capture Clock  : \LeftEyeball:PWMUDB:status_0\/clock_0
Path slack     : 990200p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6290
-------------------------------------   ---- 
End-of-path arrival time (ps)           6290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\LeftEyeball:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  990187  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  990187  RISE       1
\LeftEyeball:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  990187  RISE       1
\LeftEyeball:PWMUDB:status_0\/main_1         macrocell27     2540   6290  990200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyeball:PWMUDB:status_0\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Neck:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Neck:PWMUDB:status_0\/main_1
Capture Clock  : \Neck:PWMUDB:status_0\/clock_0
Path slack     : 990200p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6290
-------------------------------------   ---- 
End-of-path arrival time (ps)           6290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell13      0      0  RISE       1

Data path
pin name                              model name      delay     AT   slack  edge  Fanout
------------------------------------  --------------  -----  -----  ------  ----  ------
\Neck:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell13   1520   1520  990187  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell14      0   1520  990187  RISE       1
\Neck:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell14   2230   3750  990187  RISE       1
\Neck:PWMUDB:status_0\/main_1         macrocell55      2540   6290  990200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Neck:PWMUDB:status_0\/clock_0                             macrocell55         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RightEyeball:PWMUDB:runmode_enable\/q
Path End       : Net_126/main_0
Capture Clock  : Net_126/clock_0
Path slack     : 992127p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyeball:PWMUDB:runmode_enable\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\RightEyeball:PWMUDB:runmode_enable\/q  macrocell31   1250   1250  986276  RISE       1
Net_126/main_0                          macrocell36   3113   4363  992127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_126/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RightEyeball:PWMUDB:runmode_enable\/q
Path End       : Net_127/main_0
Capture Clock  : Net_127/clock_0
Path slack     : 992127p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyeball:PWMUDB:runmode_enable\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\RightEyeball:PWMUDB:runmode_enable\/q  macrocell31   1250   1250  986276  RISE       1
Net_127/main_0                          macrocell37   3113   4363  992127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_127/clock_0                                            macrocell37         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LeftEyebrow:PWMUDB:runmode_enable\/q
Path End       : Net_47/main_0
Capture Clock  : Net_47/clock_0
Path slack     : 992131p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyebrow:PWMUDB:runmode_enable\/clock_0                macrocell10         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\LeftEyebrow:PWMUDB:runmode_enable\/q  macrocell10   1250   1250  986274  RISE       1
Net_47/main_0                          macrocell15   3109   4359  992131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_47/clock_0                                             macrocell15         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LeftEyebrow:PWMUDB:runmode_enable\/q
Path End       : Net_48/main_0
Capture Clock  : Net_48/clock_0
Path slack     : 992131p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyebrow:PWMUDB:runmode_enable\/clock_0                macrocell10         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\LeftEyebrow:PWMUDB:runmode_enable\/q  macrocell10   1250   1250  986274  RISE       1
Net_48/main_0                          macrocell16   3109   4359  992131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_48/clock_0                                             macrocell16         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RightEyebrow:PWMUDB:runmode_enable\/q
Path End       : Net_61/main_0
Capture Clock  : Net_61/clock_0
Path slack     : 992148p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyebrow:PWMUDB:runmode_enable\/clock_0               macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\RightEyebrow:PWMUDB:runmode_enable\/q  macrocell17   1250   1250  986411  RISE       1
Net_61/main_0                           macrocell22   3092   4342  992148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_61/clock_0                                             macrocell22         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RightEyebrow:PWMUDB:runmode_enable\/q
Path End       : Net_62/main_0
Capture Clock  : Net_62/clock_0
Path slack     : 992148p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyebrow:PWMUDB:runmode_enable\/clock_0               macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\RightEyebrow:PWMUDB:runmode_enable\/q  macrocell17   1250   1250  986411  RISE       1
Net_62/main_0                           macrocell23   3092   4342  992148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_62/clock_0                                             macrocell23         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Eyelids:PWMUDB:runmode_enable\/q
Path End       : Net_175/main_0
Capture Clock  : Net_175/clock_0
Path slack     : 992148p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Eyelids:PWMUDB:runmode_enable\/clock_0                    macrocell38         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Eyelids:PWMUDB:runmode_enable\/q  macrocell38   1250   1250  986411  RISE       1
Net_175/main_0                     macrocell43   3092   4342  992148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_175/clock_0                                            macrocell43         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Eyelids:PWMUDB:runmode_enable\/q
Path End       : Net_176/main_0
Capture Clock  : Net_176/clock_0
Path slack     : 992148p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Eyelids:PWMUDB:runmode_enable\/clock_0                    macrocell38         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Eyelids:PWMUDB:runmode_enable\/q  macrocell38   1250   1250  986411  RISE       1
Net_176/main_0                     macrocell44   3092   4342  992148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_176/clock_0                                            macrocell44         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lips:PWMUDB:runmode_enable\/q
Path End       : Net_235/main_0
Capture Clock  : Net_235/clock_0
Path slack     : 992148p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lips:PWMUDB:runmode_enable\/clock_0                       macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\Lips:PWMUDB:runmode_enable\/q  macrocell45   1250   1250  986411  RISE       1
Net_235/main_0                  macrocell50   3092   4342  992148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_235/clock_0                                            macrocell50         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lips:PWMUDB:runmode_enable\/q
Path End       : Net_236/main_0
Capture Clock  : Net_236/clock_0
Path slack     : 992148p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lips:PWMUDB:runmode_enable\/clock_0                       macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\Lips:PWMUDB:runmode_enable\/q  macrocell45   1250   1250  986411  RISE       1
Net_236/main_0                  macrocell51   3092   4342  992148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_236/clock_0                                            macrocell51         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Base:PWMUDB:runmode_enable\/q
Path End       : Net_861/main_0
Capture Clock  : Net_861/clock_0
Path slack     : 992148p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Base:PWMUDB:runmode_enable\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\Base:PWMUDB:runmode_enable\/q  macrocell59   1250   1250  986411  RISE       1
Net_861/main_0                  macrocell64   3092   4342  992148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_861/clock_0                                            macrocell64         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Base:PWMUDB:runmode_enable\/q
Path End       : Net_862/main_0
Capture Clock  : Net_862/clock_0
Path slack     : 992148p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Base:PWMUDB:runmode_enable\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\Base:PWMUDB:runmode_enable\/q  macrocell59   1250   1250  986411  RISE       1
Net_862/main_0                  macrocell65   3092   4342  992148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_862/clock_0                                            macrocell65         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LeftEyeball:PWMUDB:runmode_enable\/q
Path End       : Net_88/main_0
Capture Clock  : Net_88/clock_0
Path slack     : 992222p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4268
-------------------------------------   ---- 
End-of-path arrival time (ps)           4268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyeball:PWMUDB:runmode_enable\/clock_0                macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\LeftEyeball:PWMUDB:runmode_enable\/q  macrocell24   1250   1250  986370  RISE       1
Net_88/main_0                          macrocell29   3018   4268  992222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_88/clock_0                                             macrocell29         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LeftEyeball:PWMUDB:runmode_enable\/q
Path End       : Net_89/main_0
Capture Clock  : Net_89/clock_0
Path slack     : 992222p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4268
-------------------------------------   ---- 
End-of-path arrival time (ps)           4268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyeball:PWMUDB:runmode_enable\/clock_0                macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\LeftEyeball:PWMUDB:runmode_enable\/q  macrocell24   1250   1250  986370  RISE       1
Net_89/main_0                          macrocell30   3018   4268  992222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_89/clock_0                                             macrocell30         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Neck:PWMUDB:runmode_enable\/q
Path End       : Net_306/main_0
Capture Clock  : Net_306/clock_0
Path slack     : 992400p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4090
-------------------------------------   ---- 
End-of-path arrival time (ps)           4090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Neck:PWMUDB:runmode_enable\/clock_0                       macrocell52         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\Neck:PWMUDB:runmode_enable\/q  macrocell52   1250   1250  986532  RISE       1
Net_306/main_0                  macrocell57   2840   4090  992400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_306/clock_0                                            macrocell57         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Neck:PWMUDB:runmode_enable\/q
Path End       : Net_307/main_0
Capture Clock  : Net_307/clock_0
Path slack     : 992400p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4090
-------------------------------------   ---- 
End-of-path arrival time (ps)           4090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Neck:PWMUDB:runmode_enable\/clock_0                       macrocell52         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\Neck:PWMUDB:runmode_enable\/q  macrocell52   1250   1250  986532  RISE       1
Net_307/main_0                  macrocell58   2840   4090  992400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_307/clock_0                                            macrocell58         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RightEyebrow:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \RightEyebrow:PWMUDB:runmode_enable\/main_0
Capture Clock  : \RightEyebrow:PWMUDB:runmode_enable\/clock_0
Path slack     : 992940p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyebrow:PWMUDB:genblk1:ctrlreg\/clock                controlcell2        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\RightEyebrow:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  992940  RISE       1
\RightEyebrow:PWMUDB:runmode_enable\/main_0      macrocell17    2340   3550  992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyebrow:PWMUDB:runmode_enable\/clock_0               macrocell17         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Eyelids:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Eyelids:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Eyelids:PWMUDB:runmode_enable\/clock_0
Path slack     : 992940p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Eyelids:PWMUDB:genblk1:ctrlreg\/clock                     controlcell5        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\Eyelids:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   1210   1210  992940  RISE       1
\Eyelids:PWMUDB:runmode_enable\/main_0      macrocell38    2340   3550  992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Eyelids:PWMUDB:runmode_enable\/clock_0                    macrocell38         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lips:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Lips:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Lips:PWMUDB:runmode_enable\/clock_0
Path slack     : 992940p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lips:PWMUDB:genblk1:ctrlreg\/clock                        controlcell6        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Lips:PWMUDB:genblk1:ctrlreg\/control_7  controlcell6   1210   1210  992940  RISE       1
\Lips:PWMUDB:runmode_enable\/main_0      macrocell45    2340   3550  992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lips:PWMUDB:runmode_enable\/clock_0                       macrocell45         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Base:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Base:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Base:PWMUDB:runmode_enable\/clock_0
Path slack     : 992940p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Base:PWMUDB:genblk1:ctrlreg\/clock                        controlcell8        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Base:PWMUDB:genblk1:ctrlreg\/control_7  controlcell8   1210   1210  992940  RISE       1
\Base:PWMUDB:runmode_enable\/main_0      macrocell59    2340   3550  992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Base:PWMUDB:runmode_enable\/clock_0                       macrocell59         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LeftEyebrow:PWMUDB:prevCompare2\/q
Path End       : \LeftEyebrow:PWMUDB:status_1\/main_0
Capture Clock  : \LeftEyebrow:PWMUDB:status_1\/clock_0
Path slack     : 992944p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyebrow:PWMUDB:prevCompare2\/clock_0                  macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\LeftEyebrow:PWMUDB:prevCompare2\/q   macrocell12   1250   1250  992944  RISE       1
\LeftEyebrow:PWMUDB:status_1\/main_0  macrocell14   2296   3546  992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyebrow:PWMUDB:status_1\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RightEyeball:PWMUDB:prevCompare2\/q
Path End       : \RightEyeball:PWMUDB:status_1\/main_0
Capture Clock  : \RightEyeball:PWMUDB:status_1\/clock_0
Path slack     : 992944p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyeball:PWMUDB:prevCompare2\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\RightEyeball:PWMUDB:prevCompare2\/q   macrocell33   1250   1250  992944  RISE       1
\RightEyeball:PWMUDB:status_1\/main_0  macrocell35   2296   3546  992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyeball:PWMUDB:status_1\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LeftEyebrow:PWMUDB:prevCompare1\/q
Path End       : \LeftEyebrow:PWMUDB:status_0\/main_0
Capture Clock  : \LeftEyebrow:PWMUDB:status_0\/clock_0
Path slack     : 992946p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyebrow:PWMUDB:prevCompare1\/clock_0                  macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\LeftEyebrow:PWMUDB:prevCompare1\/q   macrocell11   1250   1250  992946  RISE       1
\LeftEyebrow:PWMUDB:status_0\/main_0  macrocell13   2294   3544  992946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyebrow:PWMUDB:status_0\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RightEyeball:PWMUDB:prevCompare1\/q
Path End       : \RightEyeball:PWMUDB:status_0\/main_0
Capture Clock  : \RightEyeball:PWMUDB:status_0\/clock_0
Path slack     : 992946p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyeball:PWMUDB:prevCompare1\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\RightEyeball:PWMUDB:prevCompare1\/q   macrocell32   1250   1250  992946  RISE       1
\RightEyeball:PWMUDB:status_0\/main_0  macrocell34   2294   3544  992946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyeball:PWMUDB:status_0\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RightEyebrow:PWMUDB:prevCompare2\/q
Path End       : \RightEyebrow:PWMUDB:status_1\/main_0
Capture Clock  : \RightEyebrow:PWMUDB:status_1\/clock_0
Path slack     : 992949p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyebrow:PWMUDB:prevCompare2\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\RightEyebrow:PWMUDB:prevCompare2\/q   macrocell19   1250   1250  992949  RISE       1
\RightEyebrow:PWMUDB:status_1\/main_0  macrocell21   2291   3541  992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyebrow:PWMUDB:status_1\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Eyelids:PWMUDB:prevCompare2\/q
Path End       : \Eyelids:PWMUDB:status_1\/main_0
Capture Clock  : \Eyelids:PWMUDB:status_1\/clock_0
Path slack     : 992949p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Eyelids:PWMUDB:prevCompare2\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\Eyelids:PWMUDB:prevCompare2\/q   macrocell40   1250   1250  992949  RISE       1
\Eyelids:PWMUDB:status_1\/main_0  macrocell42   2291   3541  992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Eyelids:PWMUDB:status_1\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lips:PWMUDB:prevCompare2\/q
Path End       : \Lips:PWMUDB:status_1\/main_0
Capture Clock  : \Lips:PWMUDB:status_1\/clock_0
Path slack     : 992949p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lips:PWMUDB:prevCompare2\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\Lips:PWMUDB:prevCompare2\/q   macrocell47   1250   1250  992949  RISE       1
\Lips:PWMUDB:status_1\/main_0  macrocell49   2291   3541  992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lips:PWMUDB:status_1\/clock_0                             macrocell49         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Base:PWMUDB:prevCompare2\/q
Path End       : \Base:PWMUDB:status_1\/main_0
Capture Clock  : \Base:PWMUDB:status_1\/clock_0
Path slack     : 992949p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Base:PWMUDB:prevCompare2\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\Base:PWMUDB:prevCompare2\/q   macrocell61   1250   1250  992949  RISE       1
\Base:PWMUDB:status_1\/main_0  macrocell63   2291   3541  992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Base:PWMUDB:status_1\/clock_0                             macrocell63         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RightEyebrow:PWMUDB:prevCompare1\/q
Path End       : \RightEyebrow:PWMUDB:status_0\/main_0
Capture Clock  : \RightEyebrow:PWMUDB:status_0\/clock_0
Path slack     : 992949p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyebrow:PWMUDB:prevCompare1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\RightEyebrow:PWMUDB:prevCompare1\/q   macrocell18   1250   1250  992949  RISE       1
\RightEyebrow:PWMUDB:status_0\/main_0  macrocell20   2291   3541  992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyebrow:PWMUDB:status_0\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Eyelids:PWMUDB:prevCompare1\/q
Path End       : \Eyelids:PWMUDB:status_0\/main_0
Capture Clock  : \Eyelids:PWMUDB:status_0\/clock_0
Path slack     : 992949p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Eyelids:PWMUDB:prevCompare1\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\Eyelids:PWMUDB:prevCompare1\/q   macrocell39   1250   1250  992949  RISE       1
\Eyelids:PWMUDB:status_0\/main_0  macrocell41   2291   3541  992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Eyelids:PWMUDB:status_0\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lips:PWMUDB:prevCompare1\/q
Path End       : \Lips:PWMUDB:status_0\/main_0
Capture Clock  : \Lips:PWMUDB:status_0\/clock_0
Path slack     : 992949p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lips:PWMUDB:prevCompare1\/clock_0                         macrocell46         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\Lips:PWMUDB:prevCompare1\/q   macrocell46   1250   1250  992949  RISE       1
\Lips:PWMUDB:status_0\/main_0  macrocell48   2291   3541  992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lips:PWMUDB:status_0\/clock_0                             macrocell48         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Base:PWMUDB:prevCompare1\/q
Path End       : \Base:PWMUDB:status_0\/main_0
Capture Clock  : \Base:PWMUDB:status_0\/clock_0
Path slack     : 992949p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Base:PWMUDB:prevCompare1\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\Base:PWMUDB:prevCompare1\/q   macrocell60   1250   1250  992949  RISE       1
\Base:PWMUDB:status_0\/main_0  macrocell62   2291   3541  992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Base:PWMUDB:status_0\/clock_0                             macrocell62         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LeftEyebrow:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \LeftEyebrow:PWMUDB:runmode_enable\/main_0
Capture Clock  : \LeftEyebrow:PWMUDB:runmode_enable\/clock_0
Path slack     : 992966p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyebrow:PWMUDB:genblk1:ctrlreg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\LeftEyebrow:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  992966  RISE       1
\LeftEyebrow:PWMUDB:runmode_enable\/main_0      macrocell10    2314   3524  992966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyebrow:PWMUDB:runmode_enable\/clock_0                macrocell10         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RightEyeball:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \RightEyeball:PWMUDB:runmode_enable\/main_0
Capture Clock  : \RightEyeball:PWMUDB:runmode_enable\/clock_0
Path slack     : 992966p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyeball:PWMUDB:genblk1:ctrlreg\/clock                controlcell4        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\RightEyeball:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  992966  RISE       1
\RightEyeball:PWMUDB:runmode_enable\/main_0      macrocell31    2314   3524  992966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyeball:PWMUDB:runmode_enable\/clock_0               macrocell31         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LeftEyeball:PWMUDB:prevCompare2\/q
Path End       : \LeftEyeball:PWMUDB:status_1\/main_0
Capture Clock  : \LeftEyeball:PWMUDB:status_1\/clock_0
Path slack     : 993004p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyeball:PWMUDB:prevCompare2\/clock_0                  macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\LeftEyeball:PWMUDB:prevCompare2\/q   macrocell26   1250   1250  993004  RISE       1
\LeftEyeball:PWMUDB:status_1\/main_0  macrocell28   2236   3486  993004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyeball:PWMUDB:status_1\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Neck:PWMUDB:prevCompare2\/q
Path End       : \Neck:PWMUDB:status_1\/main_0
Capture Clock  : \Neck:PWMUDB:status_1\/clock_0
Path slack     : 993004p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Neck:PWMUDB:prevCompare2\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\Neck:PWMUDB:prevCompare2\/q   macrocell54   1250   1250  993004  RISE       1
\Neck:PWMUDB:status_1\/main_0  macrocell56   2236   3486  993004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Neck:PWMUDB:status_1\/clock_0                             macrocell56         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LeftEyeball:PWMUDB:prevCompare1\/q
Path End       : \LeftEyeball:PWMUDB:status_0\/main_0
Capture Clock  : \LeftEyeball:PWMUDB:status_0\/clock_0
Path slack     : 993006p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyeball:PWMUDB:prevCompare1\/clock_0                  macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\LeftEyeball:PWMUDB:prevCompare1\/q   macrocell25   1250   1250  993006  RISE       1
\LeftEyeball:PWMUDB:status_0\/main_0  macrocell27   2234   3484  993006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyeball:PWMUDB:status_0\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Neck:PWMUDB:prevCompare1\/q
Path End       : \Neck:PWMUDB:status_0\/main_0
Capture Clock  : \Neck:PWMUDB:status_0\/clock_0
Path slack     : 993006p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Neck:PWMUDB:prevCompare1\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\Neck:PWMUDB:prevCompare1\/q   macrocell53   1250   1250  993006  RISE       1
\Neck:PWMUDB:status_0\/main_0  macrocell55   2234   3484  993006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Neck:PWMUDB:status_0\/clock_0                             macrocell55         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LeftEyeball:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \LeftEyeball:PWMUDB:runmode_enable\/main_0
Capture Clock  : \LeftEyeball:PWMUDB:runmode_enable\/clock_0
Path slack     : 993029p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3461
-------------------------------------   ---- 
End-of-path arrival time (ps)           3461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyeball:PWMUDB:genblk1:ctrlreg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\LeftEyeball:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  993029  RISE       1
\LeftEyeball:PWMUDB:runmode_enable\/main_0      macrocell24    2251   3461  993029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyeball:PWMUDB:runmode_enable\/clock_0                macrocell24         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Neck:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Neck:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Neck:PWMUDB:runmode_enable\/clock_0
Path slack     : 993029p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3461
-------------------------------------   ---- 
End-of-path arrival time (ps)           3461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Neck:PWMUDB:genblk1:ctrlreg\/clock                        controlcell7        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Neck:PWMUDB:genblk1:ctrlreg\/control_7  controlcell7   1210   1210  993029  RISE       1
\Neck:PWMUDB:runmode_enable\/main_0      macrocell52    2251   3461  993029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Neck:PWMUDB:runmode_enable\/clock_0                       macrocell52         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LeftEyebrow:PWMUDB:status_0\/q
Path End       : \LeftEyebrow:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \LeftEyebrow:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995926p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyebrow:PWMUDB:status_0\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\LeftEyebrow:PWMUDB:status_0\/q               macrocell13    1250   1250  995926  RISE       1
\LeftEyebrow:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2324   3574  995926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyebrow:PWMUDB:genblk8:stsreg\/clock                  statusicell1        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RightEyeball:PWMUDB:status_0\/q
Path End       : \RightEyeball:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \RightEyeball:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995926p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyeball:PWMUDB:status_0\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\RightEyeball:PWMUDB:status_0\/q               macrocell34    1250   1250  995926  RISE       1
\RightEyeball:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2324   3574  995926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyeball:PWMUDB:genblk8:stsreg\/clock                 statusicell4        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RightEyebrow:PWMUDB:status_0\/q
Path End       : \RightEyebrow:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \RightEyebrow:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995927p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyebrow:PWMUDB:status_0\/clock_0                     macrocell20         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\RightEyebrow:PWMUDB:status_0\/q               macrocell20    1250   1250  995927  RISE       1
\RightEyebrow:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2323   3573  995927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyebrow:PWMUDB:genblk8:stsreg\/clock                 statusicell2        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Eyelids:PWMUDB:status_0\/q
Path End       : \Eyelids:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Eyelids:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995927p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Eyelids:PWMUDB:status_0\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Eyelids:PWMUDB:status_0\/q               macrocell41    1250   1250  995927  RISE       1
\Eyelids:PWMUDB:genblk8:stsreg\/status_0  statusicell5   2323   3573  995927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Eyelids:PWMUDB:genblk8:stsreg\/clock                      statusicell5        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lips:PWMUDB:status_0\/q
Path End       : \Lips:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Lips:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995927p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lips:PWMUDB:status_0\/clock_0                             macrocell48         0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Lips:PWMUDB:status_0\/q               macrocell48    1250   1250  995927  RISE       1
\Lips:PWMUDB:genblk8:stsreg\/status_0  statusicell6   2323   3573  995927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lips:PWMUDB:genblk8:stsreg\/clock                         statusicell6        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Base:PWMUDB:status_0\/q
Path End       : \Base:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Base:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995927p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Base:PWMUDB:status_0\/clock_0                             macrocell62         0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Base:PWMUDB:status_0\/q               macrocell62    1250   1250  995927  RISE       1
\Base:PWMUDB:genblk8:stsreg\/status_0  statusicell8   2323   3573  995927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Base:PWMUDB:genblk8:stsreg\/clock                         statusicell8        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RightEyebrow:PWMUDB:status_1\/q
Path End       : \RightEyebrow:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \RightEyebrow:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995929p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyebrow:PWMUDB:status_1\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\RightEyebrow:PWMUDB:status_1\/q               macrocell21    1250   1250  995929  RISE       1
\RightEyebrow:PWMUDB:genblk8:stsreg\/status_1  statusicell2   2321   3571  995929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyebrow:PWMUDB:genblk8:stsreg\/clock                 statusicell2        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Eyelids:PWMUDB:status_1\/q
Path End       : \Eyelids:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \Eyelids:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995929p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Eyelids:PWMUDB:status_1\/clock_0                          macrocell42         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Eyelids:PWMUDB:status_1\/q               macrocell42    1250   1250  995929  RISE       1
\Eyelids:PWMUDB:genblk8:stsreg\/status_1  statusicell5   2321   3571  995929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Eyelids:PWMUDB:genblk8:stsreg\/clock                      statusicell5        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lips:PWMUDB:status_1\/q
Path End       : \Lips:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \Lips:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995929p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lips:PWMUDB:status_1\/clock_0                             macrocell49         0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Lips:PWMUDB:status_1\/q               macrocell49    1250   1250  995929  RISE       1
\Lips:PWMUDB:genblk8:stsreg\/status_1  statusicell6   2321   3571  995929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lips:PWMUDB:genblk8:stsreg\/clock                         statusicell6        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Base:PWMUDB:status_1\/q
Path End       : \Base:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \Base:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995929p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Base:PWMUDB:status_1\/clock_0                             macrocell63         0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Base:PWMUDB:status_1\/q               macrocell63    1250   1250  995929  RISE       1
\Base:PWMUDB:genblk8:stsreg\/status_1  statusicell8   2321   3571  995929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Base:PWMUDB:genblk8:stsreg\/clock                         statusicell8        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LeftEyebrow:PWMUDB:status_1\/q
Path End       : \LeftEyebrow:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \LeftEyebrow:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995951p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyebrow:PWMUDB:status_1\/clock_0                      macrocell14         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\LeftEyebrow:PWMUDB:status_1\/q               macrocell14    1250   1250  995951  RISE       1
\LeftEyebrow:PWMUDB:genblk8:stsreg\/status_1  statusicell1   2299   3549  995951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyebrow:PWMUDB:genblk8:stsreg\/clock                  statusicell1        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RightEyeball:PWMUDB:status_1\/q
Path End       : \RightEyeball:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \RightEyeball:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995951p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyeball:PWMUDB:status_1\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\RightEyeball:PWMUDB:status_1\/q               macrocell35    1250   1250  995951  RISE       1
\RightEyeball:PWMUDB:genblk8:stsreg\/status_1  statusicell4   2299   3549  995951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RightEyeball:PWMUDB:genblk8:stsreg\/clock                 statusicell4        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LeftEyeball:PWMUDB:status_0\/q
Path End       : \LeftEyeball:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \LeftEyeball:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995987p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3513
-------------------------------------   ---- 
End-of-path arrival time (ps)           3513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyeball:PWMUDB:status_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\LeftEyeball:PWMUDB:status_0\/q               macrocell27    1250   1250  995987  RISE       1
\LeftEyeball:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2263   3513  995987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyeball:PWMUDB:genblk8:stsreg\/clock                  statusicell3        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Neck:PWMUDB:status_0\/q
Path End       : \Neck:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Neck:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995987p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3513
-------------------------------------   ---- 
End-of-path arrival time (ps)           3513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Neck:PWMUDB:status_0\/clock_0                             macrocell55         0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Neck:PWMUDB:status_0\/q               macrocell55    1250   1250  995987  RISE       1
\Neck:PWMUDB:genblk8:stsreg\/status_0  statusicell7   2263   3513  995987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Neck:PWMUDB:genblk8:stsreg\/clock                         statusicell7        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LeftEyeball:PWMUDB:status_1\/q
Path End       : \LeftEyeball:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \LeftEyeball:PWMUDB:genblk8:stsreg\/clock
Path slack     : 996010p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3490
-------------------------------------   ---- 
End-of-path arrival time (ps)           3490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyeball:PWMUDB:status_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\LeftEyeball:PWMUDB:status_1\/q               macrocell28    1250   1250  996010  RISE       1
\LeftEyeball:PWMUDB:genblk8:stsreg\/status_1  statusicell3   2240   3490  996010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LeftEyeball:PWMUDB:genblk8:stsreg\/clock                  statusicell3        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Neck:PWMUDB:status_1\/q
Path End       : \Neck:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \Neck:PWMUDB:genblk8:stsreg\/clock
Path slack     : 996010p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3490
-------------------------------------   ---- 
End-of-path arrival time (ps)           3490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Neck:PWMUDB:status_1\/clock_0                             macrocell56         0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Neck:PWMUDB:status_1\/q               macrocell56    1250   1250  996010  RISE       1
\Neck:PWMUDB:genblk8:stsreg\/status_1  statusicell7   2240   3490  996010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Neck:PWMUDB:genblk8:stsreg\/clock                         statusicell7        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/q
Path End       : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9999992981p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3509
-------------------------------------   ---- 
End-of-path arrival time (ps)           3509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell66         0      0  RISE       1

Data path
pin name                                    model name   delay     AT       slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/q       macrocell66   1250   1250  9999992981  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0  macrocell67   2259   3509  9999992981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell67         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_936/main_0
Capture Clock  : Net_936/clock_0
Path slack     : 9999992981p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3509
-------------------------------------   ---- 
End-of-path arrival time (ps)           3509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/q  macrocell66   1250   1250  9999992981  RISE       1
Net_936/main_0                         macrocell68   2259   3509  9999992981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_936/clock_0                                            macrocell68         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_936/main_1
Capture Clock  : Net_936/clock_0
Path slack     : 9999992984p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/q  macrocell67   1250   1250  9999992984  RISE       1
Net_936/main_1                         macrocell68   2256   3506  9999992984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_936/clock_0                                            macrocell68         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

