
*** Running vivado
    with args -log bd_0837_vsc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0837_vsc_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0837_vsc_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/mycolorRegister_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/pixelDataToVideoStream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/tmds_v1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user '18195' on host 'desktop-stnsrib' (Windows NT_amd64 version 6.2) on Mon Jan 23 16:38:05 -0500 2023
INFO: [HLS 200-10] In directory 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1'
Sourcing Tcl script 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/runhls.tcl'
INFO: [HLS 200-1510] Running: open_project bd_0837_vsc_0 
INFO: [HLS 200-10] Creating and opening project 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0'.
INFO: [HLS 200-1510] Running: set_top v_vscaler 
INFO: [HLS 200-1510] Running: open_solution prj 
INFO: [HLS 200-10] Creating and opening solution 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src  c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/v_vscaler_config.h 
INFO: [HLS 200-10] Adding design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/v_vscaler_config.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src  c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/v_vscaler.cpp 
INFO: [HLS 200-10] Adding design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/v_vscaler.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src  c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/v_vscaler.h 
INFO: [HLS 200-10] Adding design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/v_vscaler.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src  c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls_video.h 
INFO: [HLS 200-10] Adding design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls_video.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src  c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls_opencv.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src  c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_axi_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src  c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src  c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_core.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src  c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_fast.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src  c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_haar.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src  c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_harris.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src  c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_histogram.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src  c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_hough.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src  c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_imgbase.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src  c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_imgproc.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src  c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src  c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_mem.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src  c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_stereobm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src  c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_types.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls -I c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src  c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_undistort.h' to the project
INFO: [HLS 200-1510] Running: create_clock -period 13.468 -name ap_clk 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 13.468ns.
INFO: [HLS 200-1510] Running: config_schedule -verbose 
WARNING: [HLS 200-484] The 'config_schedule -verbose' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: config_dataflow -default_channel fifo 
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [HLS 200-1510] Running: config_rtl -prefix bd_0837_vsc_0_ 
WARNING: [HLS 200-483] The 'config_rtl -prefix' command is deprecated and will be removed in a future release. Use 'config_rtl -module_prefix' as its replacement.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 190.677 MB.
INFO: [HLS 200-10] Analyzing design file 'c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/v_vscaler.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:128:1
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:129:1
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:130:1
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-169] There are a total of 8 such instances of non-canonical statements in the dataflow region: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:100:2
Resolution: For help on HLS 214-169 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-169.html
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/v_vscaler.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
WARNING: [HLS 207-5496] the pragma is not supported and will be ignored: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_core.h:598:9
WARNING: [HLS 207-5496] the pragma is not supported and will be ignored: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_core.h:699:9
WARNING: [HLS 207-5301] unused parameter 'p0': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h:116:67
WARNING: [HLS 207-5301] unused parameter 'p1': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h:116:77
WARNING: [HLS 207-5301] unused parameter 'p2': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h:116:87
WARNING: [HLS 207-5301] unused parameter 'p0': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h:130:67
WARNING: [HLS 207-5301] unused parameter 'p1': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h:130:77
WARNING: [HLS 207-5301] unused parameter 'p2': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h:130:87
WARNING: [HLS 207-5301] unused parameter 'p0': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h:144:67
WARNING: [HLS 207-5301] unused parameter 'p1': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h:144:77
WARNING: [HLS 207-5301] unused parameter 'p2': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h:144:87
WARNING: [HLS 207-5301] unused parameter 'p0': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h:174:67
WARNING: [HLS 207-5301] unused parameter 'p1': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h:174:77
WARNING: [HLS 207-5301] unused parameter 'p2': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h:174:87
WARNING: [HLS 207-5301] unused parameter 'val': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h:183:44
WARNING: [HLS 207-5301] unused parameter 'p0': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h:183:65
WARNING: [HLS 207-5301] unused parameter 'p1': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h:183:75
WARNING: [HLS 207-5301] unused parameter 'p2': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h:183:85
WARNING: [HLS 207-5301] unused parameter 'src': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h:192:31
WARNING: [HLS 207-5301] unused parameter 'p0': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h:192:65
WARNING: [HLS 207-5301] unused parameter 'p1': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h:192:75
WARNING: [HLS 207-5301] unused parameter 'p2': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h:192:85
WARNING: [HLS 207-5301] unused parameter 'val': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h:201:44
WARNING: [HLS 207-5301] unused parameter 'p2': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h:201:85
WARNING: [HLS 207-5301] unused parameter 'p0': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h:215:67
WARNING: [HLS 207-5301] unused parameter 'p1': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h:215:77
WARNING: [HLS 207-5301] unused parameter 'p2': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h:215:87
WARNING: [HLS 207-5301] unused parameter 'p0': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h:226:67
WARNING: [HLS 207-5301] unused parameter 'p1': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h:226:77
WARNING: [HLS 207-5301] unused parameter 'p2': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h:226:87
WARNING: [HLS 207-5301] unused parameter 'p0': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h:237:67
WARNING: [HLS 207-5301] unused parameter 'p1': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h:237:77
WARNING: [HLS 207-5301] unused parameter 'p2': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h:237:87
WARNING: [HLS 207-5301] unused parameter 'p1': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h:248:78
WARNING: [HLS 207-5301] unused parameter 'p2': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h:248:89
WARNING: [HLS 207-5301] unused parameter 'p0': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h:261:67
WARNING: [HLS 207-5301] unused parameter 'p1': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h:261:77
WARNING: [HLS 207-5301] unused parameter 'p2': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h:261:87
WARNING: [HLS 207-5301] unused parameter 'p1': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h:289:77
WARNING: [HLS 207-5301] unused parameter 'p2': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h:289:87
WARNING: [HLS 207-5301] unused parameter 'sqsum': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_arithm.h:319:54
WARNING: [HLS 207-5301] unused parameter 'cast': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_imgproc.h:278:27
WARNING: [HLS 207-1017] unknown pragma ignored: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_imgproc.h:1157:9
WARNING: [HLS 207-5301] unused parameter 'flags': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_undistort.h:163:39
WARNING: [HLS 207-5301] unused parameter 'x': c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_undistort.h:435:24
WARNING: [HLS 207-5514] extra token before variable expression is ignored: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_haar.h:192:43
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:104:28
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:105:28
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:109:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:111:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:112:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:113:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:114:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:115:38
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:117:23
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:117:38
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:118:23
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:118:38
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:119:23
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:119:38
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:120:23
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:120:38
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:121:23
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:121:38
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:124:9
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:124:31
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:219:9
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:219:31
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:232:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:233:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:234:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:235:38
WARNING: [HLS 207-5301] unused parameter 'ColorMode': C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:194:15
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:843:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1085:38
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1120:38
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 38.235 seconds; current allocated memory: 197.268 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::operator>>(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<5, false>(ap_int_base<5, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<5, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<5, false>(ap_int_base<5, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:711)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<24, false>::ap_range_ref(ap_int_base<24, false>*, int, int)' into 'ap_int_base<24, false>::range(int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:899:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::range(int, int)' into 'ap_int_base<24, false>::operator()(int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:936:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<24, false>::get() const' into 'ap_int_base<8, false>::ap_int_base<24, false>(ap_range_ref<24, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<24, false>(ap_range_ref<24, false> const&)' into 'ap_uint<8>::ap_uint<24, false>(ap_range_ref<24, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int.h:237:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::operator()(int, int)' into 'void hls::AXIGetBitFields<24, ap_uint<8> >(ap_uint<24>, int, int, ap_uint<8>&)' (c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_axi_io.h:49:14)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(ap_uint<24>, int, int, ap_uint<8>&)' into 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' (c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_axi_io.h:71:2)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<5, false>(ap_int_base<5, false> const&)' into 'ap_int_base<5, false>::RType<32, true>::plus operator+<5, false, 32, true>(ap_int_base<5, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<5, false>::RType<32, true>::plus operator+<5, false, 32, true>(ap_int_base<5, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<5, false>::RType<($_0)32, true>::plus operator+<5, false>(ap_int_base<5, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::RType<32, true>::plus operator+<5, false, 32, true>(ap_int_base<5, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<5, false>::RType<($_0)32, true>::plus operator+<5, false>(ap_int_base<5, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<33, true>::RType<32, true>::mult operator*<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<33, true>::RType<32, true>::mult operator*<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<33, true>::RType<($_0)32, true>::mult operator*<33, true>(ap_int_base<33, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<32, true>::mult operator*<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<33, true>::RType<($_0)32, true>::mult operator*<33, true>(ap_int_base<33, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:481)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<5, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:730:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>& ap_int_base<5, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<5, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:730:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::write(hls::Scalar<3, ap_uint<8> > const&)' into 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::operator<<(hls::Scalar<3, ap_uint<8> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:796:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:870:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::operator>>(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:869:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::operator<<(hls::Scalar<3, ap_uint<8> > const&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:861:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::operator++(int)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:839:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:856:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::RType<($_0)32, true>::plus operator+<5, false>(ap_int_base<5, false> const&, int)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:856:32)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:855:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::operator>>(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:811:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::operator long long() const' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:855:48)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<($_0)32, true>::mult operator*<33, true>(ap_int_base<33, true> const&, int)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:855:60)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::RType<($_0)32, true>::plus operator+<5, false>(ap_int_base<5, false> const&, int)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:855:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:852:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::RType<($_0)32, true>::plus operator+<5, false>(ap_int_base<5, false> const&, int)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:852:35)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:851:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:812:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::operator long long() const' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:851:48)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<($_0)32, true>::mult operator*<33, true>(ap_int_base<33, true> const&, int)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:851:60)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::RType<($_0)32, true>::plus operator+<5, false>(ap_int_base<5, false> const&, int)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:851:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:848:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::RType<($_0)32, true>::plus operator+<5, false>(ap_int_base<5, false> const&, int)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:848:32)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:847:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::operator>>(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:830:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::operator unsigned long long() const' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:847:53)
INFO: [HLS 214-131] Inlining function 'bool operator<<5, false>(ap_int_base<5, false> const&, int)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:839:63)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:832:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::read(hls::Scalar<3, ap_uint<8> >&)' into 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::operator>>(hls::Scalar<3, ap_uint<8> >&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::ap_range_ref(ap_int_base<8, false>*, int, int)' into 'ap_int_base<8, false>::range(int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:899:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::range(int, int)' into 'ap_int_base<8, false>::operator()(int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:936:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::get() const' into 'ap_int_base<8, false>::ap_int_base<8, false>(ap_range_ref<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<8, false>(ap_range_ref<8, false> const&)' into 'ap_uint<8>::ap_uint<8, false>(ap_range_ref<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int.h:237:92)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<2, 1280, ap_uint<8>, 0>::insert_top_row(ap_uint<8>, int)' into 'hls::LineBuffer<2, 1280, ap_uint<8>, 0>::insert_bottom(ap_uint<8>, int)' (c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_mem.h:874:2)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 1280, ap_uint<8>, 0>::insert_top_row(ap_uint<8>, int)' into 'hls::LineBuffer<3, 1280, ap_uint<8>, 0>::insert_bottom(ap_uint<8>, int)' (c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_mem.h:874:2)
INFO: [HLS 214-131] Inlining function 'ap_int_base<40, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<8, false>::mult operator*<32, true, 8, false>(ap_int_base<32, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<40, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<32, true>::RType<8, false>::mult operator*<32, true, 8, false>(ap_int_base<32, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<($_0)32, true>::mult operator*<8, false>(int, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:216)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<8, false>::mult operator*<32, true, 8, false>(ap_int_base<32, true> const&, ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<($_0)32, true>::mult operator*<8, false>(int, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:254)
INFO: [HLS 214-131] Inlining function 'ap_int_base<41, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<40, true>::plus operator+<8, false, 40, true>(ap_int_base<8, false> const&, ap_int_base<40, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<41, true>::ap_int_base<40, true>(ap_int_base<40, true> const&)' into 'ap_int_base<8, false>::RType<40, true>::plus operator+<8, false, 40, true>(ap_int_base<8, false> const&, ap_int_base<40, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<42, true>::ap_int_base<41, true>(ap_int_base<41, true> const&)' into 'ap_int_base<41, true>::RType<8, false>::plus operator+<41, true, 8, false>(ap_int_base<41, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<42, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<41, true>::RType<8, false>::plus operator+<41, true, 8, false>(ap_int_base<41, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<43, true>::ap_int_base<42, true>(ap_int_base<42, true> const&)' into 'ap_int_base<42, true>::RType<32, true>::plus operator+<42, true, 32, true>(ap_int_base<42, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<43, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<42, true>::RType<32, true>::plus operator+<42, true, 32, true>(ap_int_base<42, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<42, true>::RType<($_0)32, true>::plus operator+<42, true>(ap_int_base<42, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<42, true>::RType<32, true>::plus operator+<42, true, 32, true>(ap_int_base<42, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<42, true>::RType<($_0)32, true>::plus operator+<42, true>(ap_int_base<42, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<43, true>::RType<($_0)32, true>::div operator/<43, true>(ap_int_base<43, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:2052)
INFO: [HLS 214-131] Inlining function 'ap_int_base<43, true>::RType<32, true>::div operator/<43, true, 32, true>(ap_int_base<43, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<43, true>::RType<($_0)32, true>::div operator/<43, true>(ap_int_base<43, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:2050)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::plus operator+<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::plus operator+<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::RType<32, true>::plus operator+<9, false, 32, true>(ap_int_base<9, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<9, false>::RType<32, true>::plus operator+<9, false, 32, true>(ap_int_base<9, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<32, true>::plus operator+<9, false, 32, true>(ap_int_base<9, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<33, true>::RType<($_0)32, true>::div operator/<33, true>(ap_int_base<33, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:2052)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<32, true>::div operator/<33, true, 32, true>(ap_int_base<33, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<33, true>::RType<($_0)32, true>::div operator/<33, true>(ap_int_base<33, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:2050)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1027:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::operator<<(hls::Scalar<3, ap_uint<8> > const&)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1235:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::operator<<(hls::Scalar<3, ap_uint<8> > const&)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1233:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<($_0)32, true>::div operator/<33, true>(ap_int_base<33, true> const&, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1213:96)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1213:91)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::plus operator+<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1213:70)
INFO: [HLS 214-131] Inlining function 'ap_int_base<43, true>::RType<($_0)32, true>::div operator/<43, true>(ap_int_base<43, true> const&, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1202:119)
INFO: [HLS 214-131] Inlining function 'ap_int_base<42, true>::RType<($_0)32, true>::plus operator+<42, true>(ap_int_base<42, true> const&, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1202:114)
INFO: [HLS 214-131] Inlining function 'ap_int_base<41, true>::RType<8, false>::plus operator+<41, true, 8, false>(ap_int_base<41, true> const&, ap_int_base<8, false> const&)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1202:93)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<40, true>::plus operator+<8, false, 40, true>(ap_int_base<8, false> const&, ap_int_base<40, true> const&)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1202:70)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::mult operator*<8, false>(int, ap_int_base<8, false> const&)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1202:73)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1182:42)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 1280, ap_uint<8>, 0>::getval(int, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1178:58)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1028:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<8, false>(ap_int_base<8, false> const&)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1171:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1171:17)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1163:31)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 1280, ap_uint<8>, 0>::insert_bottom(ap_uint<8>, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1152:31)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1029:19)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<8, false>(ap_int_base<8, false> const&)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1150:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1150:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1130:38)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 1280, ap_uint<8>, 0>::getval(int, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1126:57)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1030:19)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1125:31)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<8, false>(ap_int_base<8, false> const&)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1114:57)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1114:25)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1106:31)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<2, 1280, ap_uint<8>, 0>::insert_bottom(ap_uint<8>, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1099:23)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1032:19)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<8, false>(ap_int_base<8, false> const&)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1095:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1095:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1093:47)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<2, 1280, ap_uint<8>, 0>::getval(int, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1089:57)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1033:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::operator>>(hls::Scalar<3, ap_uint<8> >&)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1075:24)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 1280, ap_uint<8>, 0>::LineBuffer()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1037:19)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<2, 1280, ap_uint<8>, 0>::LineBuffer()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1036:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_range_ref<24, false>& ap_range_ref<24, false>::operator=<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:413:31)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<6, 1280, ap_uint<24>, 0>::insert_top_row(ap_uint<24>, int)' into 'hls::LineBuffer<6, 1280, ap_uint<24>, 0>::insert_bottom(ap_uint<24>, int)' (c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_mem.h:874:2)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<16, true>::mult operator*<8, false, 16, true>(ap_int_base<8, false> const&, ap_int_base<16, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<8, false>::RType<16, true>::mult operator*<8, false, 16, true>(ap_int_base<8, false> const&, ap_int_base<16, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base(short)' into 'ap_int_base<8, false>::RType<($_0)16, true>::mult operator*<8, false>(ap_int_base<8, false> const&, short)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1459:493)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<16, true>::mult operator*<8, false, 16, true>(ap_int_base<8, false> const&, ap_int_base<16, true> const&)' into 'ap_int_base<8, false>::RType<($_0)16, true>::mult operator*<8, false>(ap_int_base<8, false> const&, short)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1459:491)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)16, true>::mult operator*<8, false>(ap_int_base<8, false> const&, short)' into 'vscale_polyphase(short (*) [6], hls::Scalar<3, ap_uint<8> >*, unsigned char, hls::Scalar<3, ap_uint<8> >*)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:398:47)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, true>::operator long long() const' into 'vscale_polyphase(short (*) [6], hls::Scalar<3, ap_uint<8> >*, unsigned char, hls::Scalar<3, ap_uint<8> >*)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:398:24)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'vscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, unsigned char&, short (*) [6], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:209:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::operator<<(hls::Scalar<3, ap_uint<8> > const&)' into 'vscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, unsigned char&, short (*) [6], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:373:24)
INFO: [HLS 214-131] Inlining function 'vscale_polyphase(short (*) [6], hls::Scalar<3, ap_uint<8> >*, unsigned char, hls::Scalar<3, ap_uint<8> >*)' into 'vscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, unsigned char&, short (*) [6], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:371:17)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<24, false>& ap_range_ref<24, false>::operator=<8, false>(ap_int_base<8, false> const&)' into 'vscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, unsigned char&, short (*) [6], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:357:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::operator()(int, int)' into 'vscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, unsigned char&, short (*) [6], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:357:29)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'vscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, unsigned char&, short (*) [6], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:347:37)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<6, 1280, ap_uint<24>, 0>::insert_bottom(ap_uint<24>, int)' into 'vscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, unsigned char&, short (*) [6], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:340:29)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'vscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, unsigned char&, short (*) [6], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:209:29)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<24, false>& ap_range_ref<24, false>::operator=<8, false>(ap_int_base<8, false> const&)' into 'vscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, unsigned char&, short (*) [6], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:337:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::operator()(int, int)' into 'vscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, unsigned char&, short (*) [6], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:337:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::operator>>(hls::Scalar<3, ap_uint<8> >&)' into 'vscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, unsigned char&, short (*) [6], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:331:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::operator()(int, int)' into 'vscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, unsigned char&, short (*) [6], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:318:59)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<6, 1280, ap_uint<24>, 0>::getval(int, int)' into 'vscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, unsigned char&, short (*) [6], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:312:53)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'vscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, unsigned char&, short (*) [6], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:210:21)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<6, 1280, ap_uint<24>, 0>::LineBuffer()' into 'vscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, unsigned char&, short (*) [6], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:212:21)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::operator<<(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:262:86)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:893:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::operator<<(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:986:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<24, false>& ap_range_ref<24, false>::operator=<8, false>(ap_int_base<8, false> const&)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:980:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::operator()(int, int)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:980:23)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<24, false>& ap_range_ref<24, false>::operator=<8, false>(ap_int_base<8, false> const&)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:977:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::operator()(int, int)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:977:23)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<24, false>& ap_range_ref<24, false>::operator=<8, false>(ap_int_base<8, false> const&)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:974:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::operator()(int, int)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:974:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::operator unsigned long long() const' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:970:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::operator unsigned long long() const' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:969:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::operator unsigned long long() const' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:968:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::operator>>(hls::Scalar<3, ap_uint<8> >&)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:959:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::stream()' into 'v_vscaler(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, unsigned char&, short (*) [6], hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:140:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::stream()' into 'v_vscaler(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, unsigned char&, short (*) [6], hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:141:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::stream()' into 'v_vscaler(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, unsigned char&, short (*) [6], hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:142:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::stream()' into 'v_vscaler(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, unsigned char&, short (*) [6], hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:143:17)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:102:1)
INFO: [HLS 214-210] Disaggregating variable 'pix'
INFO: [HLS 214-210] Disaggregating variable 'PixBufVal160'
INFO: [HLS 214-210] Disaggregating variable 'CBufVal'
INFO: [HLS 214-210] Disaggregating variable 'PixBufVal'
INFO: [HLS 214-210] Disaggregating variable 'linebuf_c'
INFO: [HLS 214-210] Disaggregating variable 'linebuf_y'
INFO: [HLS 214-210] Disaggregating variable 'pixbuf_c'
INFO: [HLS 214-210] Disaggregating variable 'pixbuf_y'
INFO: [HLS 214-210] Disaggregating variable 'mpix_c'
INFO: [HLS 214-210] Disaggregating variable 'mpix_y'
INFO: [HLS 214-210] Disaggregating variable 'outpix'
INFO: [HLS 214-210] Disaggregating variable 'pix'
INFO: [HLS 214-210] Disaggregating variable 'PixArrayVal'
INFO: [HLS 214-210] Disaggregating variable 'LineBuf'
INFO: [HLS 214-210] Disaggregating variable 'PixArray'
INFO: [HLS 214-210] Disaggregating variable 'OutPix'
INFO: [HLS 214-210] Disaggregating variable 'SrcPix'
INFO: [HLS 214-210] Disaggregating variable 'pix'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_class.hls::Scalars' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_class.hls::Scalars' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_class.hls::Scalars' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_class.hls::Scalars' into 'vscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned int&, unsigned char&, short (*) [6], hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 20.246 seconds; current allocated memory: 200.054 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 200.055 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 212.049 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:674: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 227.562 MB.
INFO: [XFORM 203-510] Pipelining loop 'loop_init_coeff_tap' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:253) in function 'vscale_core_polyphase' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width_for_procpix' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:213) in function 'vscale_core_polyphase' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_1063_2' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1034) in function 'v_vcresampler_core' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_938_2' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:935) in function 'MultiPixStream2AXIvideo' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:795) in function 'AXIvideo2MultiPixStream' for pipelining.
WARNING: [XFORM 203-561] Updating loop upper bound from 2160 to 720 for loop 'loop_height' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:795:30) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 720) < AVE (= 1080)) for loop 'loop_height' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:795:30) in function 'AXIvideo2MultiPixStream'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_310_1' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:310) in function 'vscale_core_polyphase' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_315_3' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:315) in function 'vscale_core_polyphase' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_325_4' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:325) in function 'vscale_core_polyphase' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_334_6' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:213) in function 'vscale_core_polyphase' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_344_7' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:347) in function 'vscale_core_polyphase' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_354_9' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:346) in function 'vscale_core_polyphase' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_389_2' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:389) in function 'vscale_core_polyphase' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_396_3' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:392) in function 'vscale_core_polyphase' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1077_3' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1077) in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1087_4' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1034) in function 'v_vcresampler_core' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1102_6' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1105) in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1123_8' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1123) in function 'v_vcresampler_core' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1159_11' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1162) in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1186_14' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1018) in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_964_4' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:895) in function 'MultiPixStream2AXIvideo' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_839_2' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:839) in function 'AXIvideo2MultiPixStream' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'SrcPix.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:209) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'OutPix.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:209) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'PixArray.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:210) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuf.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:212) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FiltCoeff' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:211) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'PixArrayVal.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:347) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1027) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outpix.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1028) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mpix_y.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1029) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mpix_c.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1030) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixbuf_y.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1032) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixbuf_c.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1033) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'linebuf_y.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1036) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'linebuf_c.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1037) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:893) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:796) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'map'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'PixArray.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:210) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'pixbuf_y.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1032) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'pixbuf_c.val.V' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1033) in dimension 2 completely.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'v_vscaler' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:92)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
Resolution: For help on HLS 200-786 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-786.html
INFO: [XFORM 203-712] Applying dataflow to function 'v_vscaler' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:92), detected/extracted 5 process function(s): 
	 'Block_.split4_proc'
	 'AXIvideo2MultiPixStream'
	 'v_vcresampler_core'
	 'vscale_core_polyphase'
	 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:213:20) to (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:299:9) in function 'vscale_core_polyphase'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1189:25) to (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1230:27) in function 'v_vcresampler_core'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:844:2) in function 'AXIvideo2MultiPixStream'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'v_vcresampler_core' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1011)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.256 seconds; current allocated memory: 263.843 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_init_coeff_phase' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:250:14) in function 'vscale_core_polyphase'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuf.val.V[2]' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:212).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuf.val.V[1]' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:212).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuf.val.V[0]' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:212).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuf.val.V[4]' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:212).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuf.val.V[3]' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:212).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuf.val.V[5]' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:212).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuf.val.V[2]' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:212).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuf.val.V[1]' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:212).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuf.val.V[0]' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:212).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuf.val.V[4]' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:212).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuf.val.V[3]' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:212).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuf.val.V[5]' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:212).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_y.val.V[0]' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1036).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_y.val.V[1]' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1036).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_y.val.V[0]' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1036).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_y.val.V[1]' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1036).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c.val.V[2]' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1037).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c.val.V[0]' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1037).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c.val.V[1]' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1037).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c.val.V[2]' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1037).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c.val.V[0]' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1037).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c.val.V[1]' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1037).
INFO: [HLS 200-472] Inferring partial write operation for 'LineBuf.val.V[0]' (c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_mem.h:798:17)
INFO: [HLS 200-472] Inferring partial write operation for 'LineBuf.val.V[5]' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:360:39)
INFO: [HLS 200-472] Inferring partial write operation for 'FiltCoeff[0]' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:255:29)
INFO: [HLS 200-472] Inferring partial write operation for 'linebuf_y.val.V[0]' (c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_mem.h:798:17)
INFO: [HLS 200-472] Inferring partial write operation for 'linebuf_y.val.V[1]' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1116:37)
INFO: [HLS 200-472] Inferring partial write operation for 'linebuf_c.val.V[0]' (c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/src/hls/hls_video_mem.h:798:17)
INFO: [HLS 200-472] Inferring partial write operation for 'linebuf_c.val.V[1]' (C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1173:37)
WARNING: [HLS 200-1614] Cosimulation may deadlock if process AXIvideo2MultiPixStream has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
WARNING: [HLS 200-1449] Process vscale_core_polyphase has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.569 seconds; current allocated memory: 354.133 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_vscaler' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split4_proc' to 'Block_split4_proc'.
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	14	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.598 seconds; current allocated memory: 354.427 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 354.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<unsigned short>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<unsigned short>'
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.588 seconds; current allocated memory: 354.601 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 354.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	68	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_start'
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_width'
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_eol'
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.616 seconds; current allocated memory: 354.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 355.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_vcresampler_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'load' operation ('InCPix_V_1_load_1') on local variable 'InCPix.V'
   b  'select' operation ('outpix.val.V[1]', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:1132)
   c  constant 1

INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'add' operation ('add_ln1346_1')
   b  'bitconcatenate' operation ('shl_ln')
   c  'load' operation ('ret_load_1') on local variable 'ret'

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 5	0	5	99	11	2.2	3	2	3	8	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1063_2'.
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 2 with current asap = 0, alap = 2
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 2 with current asap = 0, alap = 2
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 1 with current asap = 0, alap = 1
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_1063_2'
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.687 seconds; current allocated memory: 355.842 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 356.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vscale_core_polyphase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_17) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeff_5_load', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:398) on array 'FiltCoeff[5]', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:211
   b  'phi' operation ('PixArray.val.V[5][2]') with incoming values : ('PixArray.val.V[5][2]') ('PixArray.val.V[5][2]', C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145)
   c  'add' operation ('add_ln398_16', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:398)
  DSP Expression: add_ln398_17 = zext_ln215_17 * sext_ln215_5 + add_ln398_16
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_16) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeff_4_load', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:398) on array 'FiltCoeff[4]', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:211
   b  'phi' operation ('PixArray.val.V[4][2]') with incoming values : ('PixArray.val.V[5][2]') ('PixArray.val.V[4][2]')
   c  'add' operation ('add_ln398_15', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:398)
  DSP Expression: add_ln398_16 = zext_ln215_16 * sext_ln215_4 + add_ln398_15_cast_i
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_15) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeff_3_load', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:398) on array 'FiltCoeff[3]', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:211
   b  'phi' operation ('PixArray.val.V[3][2]') with incoming values : ('PixArray.val.V[4][2]') ('PixArray.val.V[3][2]')
   c  'add' operation ('add_ln398_14', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:398)
  DSP Expression: add_ln398_15 = zext_ln215_15 * sext_ln215_3 + add_ln398_14
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_14) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeff_2_load', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:398) on array 'FiltCoeff[2]', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:211
   b  'phi' operation ('PixArray.val.V[2][2]') with incoming values : ('PixArray.val.V[3][2]') ('PixArray.val.V[2][2]')
   c  'add' operation ('add_ln398_13', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:398)
  DSP Expression: add_ln398_14 = zext_ln215_14 * sext_ln215_2 + add_ln398_13_cast_i
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_13) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeff_1_load', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:398) on array 'FiltCoeff[1]', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:211
   b  'phi' operation ('PixArray.val.V[1][2]') with incoming values : ('PixArray.val.V[2][2]') ('PixArray.val.V[1][2]')
   c  'add' operation ('add_ln398_12', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:398)
  DSP Expression: add_ln398_13 = zext_ln215_13 * sext_ln215_1 + add_ln398_12_cast_i
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_12) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeff_0_load', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:398) on array 'FiltCoeff[0]', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:211
   b  'phi' operation ('PixArray.val.V[0][2]') with incoming values : ('PixArray.val.V[1][2]') ('PixArray.val.V[0][2]')
   c  constant 2048
  DSP Expression: add_ln398_12 = zext_ln215_12 * sext_ln215 + 2048
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_11) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeff_5_load', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:398) on array 'FiltCoeff[5]', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:211
   b  'phi' operation ('PixArray.val.V[5][1]') with incoming values : ('PixArray.val.V[5][1]') ('PixArray.val.V[5][1]', C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145)
   c  'add' operation ('add_ln398_10', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:398)
  DSP Expression: add_ln398_11 = zext_ln215_11 * sext_ln215_5 + add_ln398_10
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_10) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeff_4_load', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:398) on array 'FiltCoeff[4]', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:211
   b  'phi' operation ('PixArray.val.V[4][1]') with incoming values : ('PixArray.val.V[5][1]') ('PixArray.val.V[4][1]')
   c  'add' operation ('add_ln398_9', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:398)
  DSP Expression: add_ln398_10 = zext_ln215_10 * sext_ln215_4 + add_ln398_9_cast_i
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_9) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeff_3_load', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:398) on array 'FiltCoeff[3]', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:211
   b  'phi' operation ('PixArray.val.V[3][1]') with incoming values : ('PixArray.val.V[4][1]') ('PixArray.val.V[3][1]')
   c  'add' operation ('add_ln398_8', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:398)
  DSP Expression: add_ln398_9 = zext_ln215_9 * sext_ln215_3 + add_ln398_8
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_8) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeff_2_load', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:398) on array 'FiltCoeff[2]', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:211
   b  'phi' operation ('PixArray.val.V[2][1]') with incoming values : ('PixArray.val.V[3][1]') ('PixArray.val.V[2][1]')
   c  'add' operation ('add_ln398_7', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:398)
  DSP Expression: add_ln398_8 = zext_ln215_8 * sext_ln215_2 + add_ln398_7_cast_i
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_7) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeff_1_load', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:398) on array 'FiltCoeff[1]', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:211
   b  'phi' operation ('PixArray.val.V[1][1]') with incoming values : ('PixArray.val.V[2][1]') ('PixArray.val.V[1][1]')
   c  'add' operation ('add_ln398_6', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:398)
  DSP Expression: add_ln398_7 = zext_ln215_7 * sext_ln215_1 + add_ln398_6_cast_i
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_6) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeff_0_load', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:398) on array 'FiltCoeff[0]', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:211
   b  'phi' operation ('PixArray.val.V[0][1]') with incoming values : ('PixArray.val.V[1][1]') ('PixArray.val.V[0][1]')
   c  constant 2048
  DSP Expression: add_ln398_6 = zext_ln215_6 * sext_ln215 + 2048
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_5) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeff_5_load', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:398) on array 'FiltCoeff[5]', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:211
   b  'phi' operation ('PixArray.val.V[5][0]') with incoming values : ('PixArray.val.V[5][0]') ('PixArray.val.V[5][0]', C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145)
   c  'add' operation ('add_ln398_4', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:398)
  DSP Expression: add_ln398_5 = zext_ln215_5 * sext_ln215_5 + add_ln398_4
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_4) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeff_4_load', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:398) on array 'FiltCoeff[4]', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:211
   b  'phi' operation ('PixArray.val.V[4][0]') with incoming values : ('PixArray.val.V[5][0]') ('PixArray.val.V[4][0]')
   c  'add' operation ('add_ln398_3', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:398)
  DSP Expression: add_ln398_4 = zext_ln215_4 * sext_ln215_4 + sext_ln398_5
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_3) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeff_3_load', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:398) on array 'FiltCoeff[3]', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:211
   b  'phi' operation ('PixArray.val.V[3][0]') with incoming values : ('PixArray.val.V[4][0]') ('PixArray.val.V[3][0]')
   c  'add' operation ('add_ln398_2', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:398)
  DSP Expression: add_ln398_3 = zext_ln215_3 * sext_ln215_3 + add_ln398_2
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_2) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeff_2_load', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:398) on array 'FiltCoeff[2]', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:211
   b  'phi' operation ('PixArray.val.V[2][0]') with incoming values : ('PixArray.val.V[3][0]') ('PixArray.val.V[2][0]')
   c  'add' operation ('add_ln398_1', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:398)
  DSP Expression: add_ln398_2 = zext_ln215_2 * sext_ln215_2 + sext_ln398_2
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeff_1_load', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:398) on array 'FiltCoeff[1]', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:211
   b  'phi' operation ('PixArray.val.V[1][0]') with incoming values : ('PixArray.val.V[2][0]') ('PixArray.val.V[1][0]')
   c  'add' operation ('add_ln398', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:398)
  DSP Expression: add_ln398_1 = zext_ln215_1 * sext_ln215_1 + sext_ln398
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1345) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeff_0_load', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:398) on array 'FiltCoeff[0]', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:211
   b  'phi' operation ('PixArray.val.V[0][0]') with incoming values : ('PixArray.val.V[1][0]') ('PixArray.val.V[0][0]')
   c  constant 2048
  DSP Expression: add_ln398 = zext_ln215 * sext_ln215 + 2048
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'select' operation ('select_ln250', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:250)
   b  'bitconcatenate' operation ('tmp_cast', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:255)
   c  'bitconcatenate' operation ('tmp_1', C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0/prj/.autopilot/db/v_vscaler.cpp:255)

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 15	0	7	212	20	2.9	4	2.4	3	13	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_init_coeff_phase_loop_init_coeff_tap'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_init_coeff_phase_loop_init_coeff_tap'
INFO: [SCHED 204-61] Pipelining loop 'loop_width_for_procpix'.
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 5 with current asap = 0, alap = 5
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 4 with current asap = 0, alap = 4
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 3 with current asap = 0, alap = 3
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 2 with current asap = 0, alap = 2
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 1 with current asap = 0, alap = 1
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'loop_width_for_procpix'
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.556 seconds; current allocated memory: 357.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_4' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_5' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.516 seconds; current allocated memory: 358.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	44	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_938_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_938_2'
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.057 seconds; current allocated memory: 359.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 368.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_vscaler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	6	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.712 seconds; current allocated memory: 368.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.546 seconds; current allocated memory: 369.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split4_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.501 seconds; current allocated memory: 369.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 369.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 370.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_vcresampler_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_vcresampler_core'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.444 seconds; current allocated memory: 372.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vscale_core_polyphase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_16s_13ns_24_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_16s_24s_25_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_16s_25s_26_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_16s_26s_26_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_16s_26s_27_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_16s_27s_27_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vscale_core_polyphase'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.879 seconds; current allocated memory: 377.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.35 seconds; current allocated memory: 381.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_vscaler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/HeightIn' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/Width' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/HeightOut' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/LineRate' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/ColorMode' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/vfltCoeff' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_vscaler' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'HeightIn', 'Width', 'HeightOut', 'LineRate', 'ColorMode', 'vfltCoeff' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_vscaler'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.769 seconds; current allocated memory: 384.077 MB.
INFO: [RTMG 210-278] Implementing memory 'bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_1_ram (RAM)' using auto RAMs.
WARNING: [RTMG 210-274] Memory 'bd_0837_vsc_0_v_vcresampler_core_linebuf_c_val_V_2' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'bd_0837_vsc_0_v_vcresampler_core_linebuf_c_val_V_2_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram (RAM_1P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ColorMode_c_U(bd_0837_vsc_0_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_HeightIn_c_U(bd_0837_vsc_0_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_HeightOut_c_U(bd_0837_vsc_0_fifo_w10_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_LineRate_c_U(bd_0837_vsc_0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_Width_c_U(bd_0837_vsc_0_fifo_w11_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ColorMode_vcr_c_U(bd_0837_vsc_0_fifo_w8_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SrcYUV_U(bd_0837_vsc_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_HeightIn_c14_U(bd_0837_vsc_0_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_Width_c15_U(bd_0837_vsc_0_fifo_w11_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ColorMode_c16_U(bd_0837_vsc_0_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SrcYUV422_U(bd_0837_vsc_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_HeightIn_c17_U(bd_0837_vsc_0_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_Width_c18_U(bd_0837_vsc_0_fifo_w11_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ColorMode_vcr_c19_U(bd_0837_vsc_0_fifo_w8_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'OutYUV_U(bd_0837_vsc_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_Width_c20_U(bd_0837_vsc_0_fifo_w11_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_HeightOut_c21_U(bd_0837_vsc_0_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AXIvideo2MultiPixStream_U0_U(bd_0837_vsc_0_start_for_AXIvideo2MultiPixStream_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_vcresampler_core_U0_U(bd_0837_vsc_0_start_for_v_vcresampler_core_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MultiPixStream2AXIvideo_U0_U(bd_0837_vsc_0_start_for_MultiPixStream2AXIvideo_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.534 seconds; current allocated memory: 390.137 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for v_vscaler with prefix bd_0837_vsc_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_vscaler with prefix bd_0837_vsc_0_.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 101.88 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 25 seconds. CPU system time: 3 seconds. Elapsed time: 86.271 seconds; current allocated memory: 390.979 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -vendor xilinx.com -library ip -version 1.1 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Jan 23 16:39:48 2023...
INFO: [HLS 200-802] Generated output file bd_0837_vsc_0/prj/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 12.834 seconds; current allocated memory: 395.874 MB.
INFO: [HLS 200-112] Total CPU user time: 32 seconds. Total CPU system time: 5 seconds. Total elapsed time: 103.083 seconds; peak allocated memory: 390.137 MB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Jan 23 16:39:48 2023...
compile_c: Time (s): cpu = 00:00:00 ; elapsed = 00:01:45 . Memory (MB): peak = 1126.406 ; gain = 0.000
Command: synth_design -top bd_0837_vsc_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 52220
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1154.531 ; gain = 28.125
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/synth/bd_0837_vsc_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_v_vscaler' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_v_vscaler.v:12]
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_CTRL_s_axi' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_CTRL_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 12'b000000000000 
	Parameter ADDR_GIE bound to: 12'b000000000100 
	Parameter ADDR_IER bound to: 12'b000000001000 
	Parameter ADDR_ISR bound to: 12'b000000001100 
	Parameter ADDR_HEIGHTIN_DATA_0 bound to: 12'b000000010000 
	Parameter ADDR_HEIGHTIN_CTRL bound to: 12'b000000010100 
	Parameter ADDR_WIDTH_DATA_0 bound to: 12'b000000011000 
	Parameter ADDR_WIDTH_CTRL bound to: 12'b000000011100 
	Parameter ADDR_HEIGHTOUT_DATA_0 bound to: 12'b000000100000 
	Parameter ADDR_HEIGHTOUT_CTRL bound to: 12'b000000100100 
	Parameter ADDR_LINERATE_DATA_0 bound to: 12'b000000101000 
	Parameter ADDR_LINERATE_CTRL bound to: 12'b000000101100 
	Parameter ADDR_COLORMODE_DATA_0 bound to: 12'b000000110000 
	Parameter ADDR_COLORMODE_CTRL bound to: 12'b000000110100 
	Parameter ADDR_VFLTCOEFF_BASE bound to: 12'b100000000000 
	Parameter ADDR_VFLTCOEFF_HIGH bound to: 12'b101111111111 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_CTRL_s_axi_ram' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_CTRL_s_axi.v:516]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 192 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_CTRL_s_axi_ram' (1#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_CTRL_s_axi.v:516]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_CTRL_s_axi.v:269]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_CTRL_s_axi' (2#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_CTRL_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_Block_split4_proc' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_Block_split4_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_Block_split4_proc' (3#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_Block_split4_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_AXIvideo2MultiPixStream' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_AXIvideo2MultiPixStream.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state8 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state10 bound to: 9'b100000000 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_reg_unsigned_short_s' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_reg_unsigned_short_s' (4#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_regslice_both' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_regslice_both.v:8]
	Parameter DataWidth bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_regslice_both' (5#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_regslice_both__parameterized0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_regslice_both.v:8]
	Parameter DataWidth bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_regslice_both__parameterized0' (5#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_regslice_both__parameterized1' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_regslice_both.v:8]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_regslice_both__parameterized1' (5#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_AXIvideo2MultiPixStream' (6#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_AXIvideo2MultiPixStream.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_v_vcresampler_core' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_v_vcresampler_core.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state8 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0.v:46]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1280 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram' (7#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0' (8#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0.v:46]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_1' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_1.v:37]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_1_ram' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_1.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1280 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_1_ram' (9#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_1' (10#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_1.v:37]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_v_vcresampler_core_linebuf_c_val_V_2' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_v_vcresampler_core_linebuf_c_val_V_2.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_v_vcresampler_core_linebuf_c_val_V_2_rom' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_v_vcresampler_core_linebuf_c_val_V_2.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1280 - type: integer 
INFO: [Synth 8-3876] $readmem data file './bd_0837_vsc_0_v_vcresampler_core_linebuf_c_val_V_2_rom.dat' is read successfully [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_v_vcresampler_core_linebuf_c_val_V_2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_v_vcresampler_core_linebuf_c_val_V_2_rom' (11#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_v_vcresampler_core_linebuf_c_val_V_2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_v_vcresampler_core_linebuf_c_val_V_2' (12#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_v_vcresampler_core_linebuf_c_val_V_2.v:39]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_v_vcresampler_core' (13#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_v_vcresampler_core.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_vscale_core_polyphase' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_vscale_core_polyphase.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b000010 
	Parameter ap_ST_fsm_state4 bound to: 6'b000100 
	Parameter ap_ST_fsm_state5 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 6'b010000 
	Parameter ap_ST_fsm_state16 bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0.v:37]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram' (14#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0' (15#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0.v:37]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0.v:46]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0.v:6]
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1280 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram' (16#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0' (17#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0.v:46]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0' (18#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1' (19#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1' (20#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1' (21#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 25 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2' (22#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1' (23#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3' (24#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1' (25#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4' (26#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1' (27#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 27 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5' (28#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1' (29#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1.v:46]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_vscale_core_polyphase' (30#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_vscale_core_polyphase.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_MultiPixStream2AXIvideo' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_MultiPixStream2AXIvideo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state7 bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_MultiPixStream2AXIvideo' (31#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_fifo_w8_d2_S' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_fifo_w8_d2_S.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_fifo_w8_d2_S_shiftReg' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_fifo_w8_d2_S.v:8]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_fifo_w8_d2_S_shiftReg' (32#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_fifo_w8_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_fifo_w8_d2_S' (33#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_fifo_w8_d2_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_fifo_w10_d2_S' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_fifo_w10_d2_S.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_fifo_w10_d2_S_shiftReg' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_fifo_w10_d2_S.v:8]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_fifo_w10_d2_S_shiftReg' (34#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_fifo_w10_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_fifo_w10_d2_S' (35#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_fifo_w10_d2_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_fifo_w10_d4_S' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_fifo_w10_d4_S.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_fifo_w10_d4_S_shiftReg' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_fifo_w10_d4_S.v:8]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_fifo_w10_d4_S_shiftReg' (36#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_fifo_w10_d4_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_fifo_w10_d4_S' (37#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_fifo_w10_d4_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_fifo_w32_d4_S' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_fifo_w32_d4_S.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_fifo_w32_d4_S_shiftReg' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_fifo_w32_d4_S.v:8]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_fifo_w32_d4_S_shiftReg' (38#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_fifo_w32_d4_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_fifo_w32_d4_S' (39#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_fifo_w32_d4_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_fifo_w11_d2_S' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_fifo_w11_d2_S.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_fifo_w11_d2_S_shiftReg' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_fifo_w11_d2_S.v:8]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_fifo_w11_d2_S_shiftReg' (40#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_fifo_w11_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_fifo_w11_d2_S' (41#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_fifo_w11_d2_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_fifo_w8_d3_S' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_fifo_w8_d3_S.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_fifo_w8_d3_S_shiftReg' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_fifo_w8_d3_S.v:8]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_fifo_w8_d3_S_shiftReg' (42#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_fifo_w8_d3_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_fifo_w8_d3_S' (43#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_fifo_w8_d3_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_fifo_w24_d16_S' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_fifo_w24_d16_S.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_fifo_w24_d16_S_shiftReg' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_fifo_w24_d16_S.v:8]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_fifo_w24_d16_S_shiftReg' (44#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_fifo_w24_d16_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_fifo_w24_d16_S' (45#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_fifo_w24_d16_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_start_for_AXIvideo2MultiPixStream_U0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_start_for_AXIvideo2MultiPixStream_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_start_for_AXIvideo2MultiPixStream_U0_shiftReg' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_start_for_AXIvideo2MultiPixStream_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_start_for_AXIvideo2MultiPixStream_U0_shiftReg' (46#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_start_for_AXIvideo2MultiPixStream_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_start_for_AXIvideo2MultiPixStream_U0' (47#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_start_for_AXIvideo2MultiPixStream_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_start_for_v_vcresampler_core_U0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_start_for_v_vcresampler_core_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_start_for_v_vcresampler_core_U0_shiftReg' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_start_for_v_vcresampler_core_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_start_for_v_vcresampler_core_U0_shiftReg' (48#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_start_for_v_vcresampler_core_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_start_for_v_vcresampler_core_U0' (49#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_start_for_v_vcresampler_core_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_start_for_MultiPixStream2AXIvideo_U0' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_start_for_MultiPixStream2AXIvideo_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'bd_0837_vsc_0_start_for_MultiPixStream2AXIvideo_U0_shiftReg' [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_start_for_MultiPixStream2AXIvideo_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_start_for_MultiPixStream2AXIvideo_U0_shiftReg' (50#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_start_for_MultiPixStream2AXIvideo_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_start_for_MultiPixStream2AXIvideo_U0' (51#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_start_for_MultiPixStream2AXIvideo_U0.v:42]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0_v_vscaler' (52#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_0837_vsc_0_v_vscaler.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0837_vsc_0' (53#1) [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/synth/bd_0837_vsc_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1257.875 ; gain = 131.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1257.875 ; gain = 131.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1257.875 ; gain = 131.469
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 1257.875 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/bd_0837_vsc_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/bd_0837_vsc_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/dont_touch.xdc]
Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/bd_0837_vsc_0.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/ip/ip_1/bd_0837_vsc_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1371.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.137 . Memory (MB): peak = 1384.891 ; gain = 13.828
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1384.891 ; gain = 258.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1384.891 ; gain = 258.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/dont_touch.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1384.891 ; gain = 258.484
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "bd_0837_vsc_0_CTRL_s_axi_ram:/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1384.891 ; gain = 258.484
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_id_V_U' (bd_0837_vsc_0_regslice_both__parameterized1) to 'inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_dest_V_U'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   18 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 6     
	   2 Input   10 Bit       Adders := 4     
	   3 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   3 Input    9 Bit       Adders := 1     
	   4 Input    9 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 6     
	   2 Input    2 Bit       Adders := 12    
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
+---Registers : 
	               32 Bit    Registers := 9     
	               24 Bit    Registers := 16    
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 18    
	               16 Bit    Registers := 11    
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 30    
	               10 Bit    Registers := 21    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 96    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 15    
	                2 Bit    Registers := 29    
	                1 Bit    Registers := 172   
+---RAMs : 
	              30K Bit	(1280 X 24 bit)          RAMs := 6     
	              10K Bit	(1280 X 8 bit)          RAMs := 4     
	               6K Bit	(192 X 32 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 15    
	  10 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 14    
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 5     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 81    
	   3 Input    7 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 2     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 5     
	   3 Input    3 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 22    
	   4 Input    2 Bit        Muxes := 13    
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 171   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mac_muladd_8ns_16s_13ns_24_4_1_U46/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C:0x800)+(A2*B'')'.
DSP Report: register mac_muladd_8ns_16s_13ns_24_4_1_U46/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U46/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_13ns_24_4_1_U46/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U46/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_13ns_24_4_1_U46/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U46/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_13ns_24_4_1_U46/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U46/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_13ns_24_4_1_U46/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U46/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_13ns_24_4_1_U46/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U46/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_13ns_24_4_1_U46/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U46/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_16s_24s_25_4_1_U49/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_16s_24s_25_4_1_U49/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U49/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_24s_25_4_1_U49/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U49/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_24s_25_4_1_U49/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U49/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_24s_25_4_1_U49/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U49/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_24s_25_4_1_U49/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U49/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_24s_25_4_1_U49/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U49/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_24s_25_4_1_U49/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U49/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_24s_25_4_1_U49/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U49/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_16s_25s_26_4_1_U52/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_16s_25s_26_4_1_U52/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U52/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_25s_26_4_1_U52/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U52/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_25s_26_4_1_U52/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U52/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_25s_26_4_1_U52/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U52/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_25s_26_4_1_U52/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U52/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_25s_26_4_1_U52/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U52/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_25s_26_4_1_U52/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U52/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_25s_26_4_1_U52/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U52/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_16s_26s_26_4_1_U55/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_16s_26s_26_4_1_U55/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U55/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_26_4_1_U55/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U55/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_26_4_1_U55/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U55/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_26_4_1_U55/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U55/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_26_4_1_U55/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U55/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_26_4_1_U55/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U55/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_26s_26_4_1_U55/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U55/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_26s_26_4_1_U55/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U55/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_16s_26s_27_4_1_U58/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_16s_26s_27_4_1_U58/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U58/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_27_4_1_U58/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U58/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_27_4_1_U58/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U58/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_27_4_1_U58/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U58/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_27_4_1_U58/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U58/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_27_4_1_U58/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U58/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_26s_27_4_1_U58/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U58/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_26s_27_4_1_U58/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U58/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_16s_27s_27_4_1_U61/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_16s_27s_27_4_1_U61/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U61/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_27s_27_4_1_U61/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U61/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_27s_27_4_1_U61/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U61/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_27s_27_4_1_U61/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U61/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_27s_27_4_1_U61/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U61/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_27s_27_4_1_U61/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U61/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_27s_27_4_1_U61/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U61/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_27s_27_4_1_U61/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U61/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_16s_13ns_24_4_1_U47/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C:0x800)+(A2*B'')'.
DSP Report: register mac_muladd_8ns_16s_13ns_24_4_1_U47/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U47/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_13ns_24_4_1_U47/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U47/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_13ns_24_4_1_U47/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U47/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_13ns_24_4_1_U47/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U47/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_13ns_24_4_1_U47/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U47/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_13ns_24_4_1_U47/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U47/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_13ns_24_4_1_U47/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U47/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_16s_24s_25_4_1_U50/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_16s_24s_25_4_1_U50/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U50/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_24s_25_4_1_U50/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U50/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_24s_25_4_1_U50/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U50/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_24s_25_4_1_U50/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U50/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_24s_25_4_1_U50/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U50/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_24s_25_4_1_U50/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U50/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_24s_25_4_1_U50/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U50/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_24s_25_4_1_U50/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U50/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_16s_25s_26_4_1_U53/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_16s_25s_26_4_1_U53/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U53/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_25s_26_4_1_U53/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U53/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_25s_26_4_1_U53/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U53/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_25s_26_4_1_U53/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U53/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_25s_26_4_1_U53/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U53/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_25s_26_4_1_U53/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U53/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_25s_26_4_1_U53/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U53/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_25s_26_4_1_U53/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U53/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_16s_26s_26_4_1_U56/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_16s_26s_26_4_1_U56/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U56/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_26_4_1_U56/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U56/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_26_4_1_U56/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U56/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_26_4_1_U56/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U56/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_26_4_1_U56/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U56/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_26_4_1_U56/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U56/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_26s_26_4_1_U56/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U56/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_26s_26_4_1_U56/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U56/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_16s_26s_27_4_1_U59/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_16s_26s_27_4_1_U59/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U59/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_27_4_1_U59/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U59/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_27_4_1_U59/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U59/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_27_4_1_U59/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U59/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_27_4_1_U59/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U59/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_27_4_1_U59/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U59/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_26s_27_4_1_U59/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U59/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_26s_27_4_1_U59/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U59/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_16s_27s_27_4_1_U62/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_16s_27s_27_4_1_U62/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U62/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_27s_27_4_1_U62/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U62/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_27s_27_4_1_U62/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U62/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_27s_27_4_1_U62/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U62/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_27s_27_4_1_U62/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U62/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_27s_27_4_1_U62/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U62/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_27s_27_4_1_U62/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U62/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_27s_27_4_1_U62/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U62/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_16s_13ns_24_4_1_U48/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C:0x800)+(A2*B'')'.
DSP Report: register mac_muladd_8ns_16s_13ns_24_4_1_U48/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U48/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_13ns_24_4_1_U48/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U48/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_13ns_24_4_1_U48/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U48/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_13ns_24_4_1_U48/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U48/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_13ns_24_4_1_U48/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U48/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_13ns_24_4_1_U48/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U48/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_13ns_24_4_1_U48/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U48/bd_0837_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_16s_24s_25_4_1_U51/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_16s_24s_25_4_1_U51/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U51/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_24s_25_4_1_U51/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U51/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_24s_25_4_1_U51/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U51/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_24s_25_4_1_U51/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U51/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_24s_25_4_1_U51/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U51/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_24s_25_4_1_U51/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U51/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_24s_25_4_1_U51/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U51/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_24s_25_4_1_U51/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U51/bd_0837_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_16s_25s_26_4_1_U54/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_16s_25s_26_4_1_U54/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U54/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_25s_26_4_1_U54/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U54/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_25s_26_4_1_U54/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U54/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_25s_26_4_1_U54/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U54/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_25s_26_4_1_U54/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U54/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_25s_26_4_1_U54/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U54/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_25s_26_4_1_U54/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U54/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_25s_26_4_1_U54/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U54/bd_0837_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_16s_26s_26_4_1_U57/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_16s_26s_26_4_1_U57/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U57/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_26_4_1_U57/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U57/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_26_4_1_U57/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U57/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_26_4_1_U57/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U57/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_26_4_1_U57/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U57/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_26_4_1_U57/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U57/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_26s_26_4_1_U57/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U57/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_26s_26_4_1_U57/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U57/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_16s_26s_27_4_1_U60/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_16s_26s_27_4_1_U60/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U60/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_27_4_1_U60/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U60/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_27_4_1_U60/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U60/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_27_4_1_U60/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U60/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_27_4_1_U60/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U60/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_27_4_1_U60/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U60/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_26s_27_4_1_U60/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U60/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_26s_27_4_1_U60/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U60/bd_0837_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_16s_27s_27_4_1_U63/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_16s_27s_27_4_1_U63/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U63/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_27s_27_4_1_U63/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U63/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_27s_27_4_1_U63/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U63/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_27s_27_4_1_U63/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U63/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_27s_27_4_1_U63/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U63/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_27s_27_4_1_U63/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U63/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_27s_27_4_1_U63/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U63/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_27s_27_4_1_U63/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U63/bd_0837_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
INFO: [Synth 8-3971] The signal "inst/CTRL_s_axi_U/int_vfltCoeff/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1384.891 ; gain = 258.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+---------------------------------+-----------------------------------------------+---------------+----------------+
|Module Name                      | RTL Object                                    | Depth x Width | Implemented As | 
+---------------------------------+-----------------------------------------------+---------------+----------------+
|bd_0837_vsc_0_v_vcresampler_core | idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep | 2048x1        | Block RAM      | 
+---------------------------------+-----------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+------------------------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                   | RTL Object                                                                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/CTRL_s_axi_U             | int_vfltCoeff/gen_write[1].mem_reg                                                   | 192 x 32(READ_FIRST)   | W | R | 192 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|inst/v_vcresampler_core_U0    | linebuf_y_val_V_0_U/bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/v_vcresampler_core_U0    | linebuf_y_val_V_1_U/bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_1_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst/v_vcresampler_core_U0    | linebuf_c_val_V_0_U/bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/v_vcresampler_core_U0    | linebuf_c_val_V_1_U/bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/vscale_core_polyphase_U0 | LineBuf_val_V_0_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg  | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|inst/vscale_core_polyphase_U0 | LineBuf_val_V_1_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg  | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|inst/vscale_core_polyphase_U0 | LineBuf_val_V_2_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg  | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|inst/vscale_core_polyphase_U0 | LineBuf_val_V_3_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg  | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|inst/vscale_core_polyphase_U0 | LineBuf_val_V_4_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg  | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|inst/vscale_core_polyphase_U0 | LineBuf_val_V_5_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg  | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
+------------------------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------------------+-----------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                   | RTL Object                                                                  | Inference      | Size (Depth x Width) | Primitives     | 
+------------------------------+-----------------------------------------------------------------------------+----------------+----------------------+----------------+
|inst/vscale_core_polyphase_U0 | FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|inst/vscale_core_polyphase_U0 | FiltCoeff_1_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|inst/vscale_core_polyphase_U0 | FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|inst/vscale_core_polyphase_U0 | FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|inst/vscale_core_polyphase_U0 | FiltCoeff_4_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|inst/vscale_core_polyphase_U0 | FiltCoeff_5_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
+------------------------------+-----------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                         | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bd_0837_vsc_0_vscale_core_polyphase | (C:0x800)+(A2*B'')' | 24     | 17     | 13     | -      | 24     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_0837_vsc_0_vscale_core_polyphase | (C+(A''*B'')')'     | 25     | 17     | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_0837_vsc_0_vscale_core_polyphase | (C+(A''*B'')')'     | 25     | 17     | 25     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_0837_vsc_0_vscale_core_polyphase | (PCIN+(A''*B'')')'  | 25     | 17     | -      | -      | 26     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|bd_0837_vsc_0_vscale_core_polyphase | (C+(A''*B'')')'     | 25     | 17     | 26     | -      | 27     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_0837_vsc_0_vscale_core_polyphase | (PCIN+(A''*B'')')'  | 25     | 17     | -      | -      | 27     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|bd_0837_vsc_0_vscale_core_polyphase | (C:0x800)+(A2*B'')' | 24     | 17     | 13     | -      | 24     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_0837_vsc_0_vscale_core_polyphase | (C+(A''*B'')')'     | 25     | 17     | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_0837_vsc_0_vscale_core_polyphase | (C+(A''*B'')')'     | 25     | 17     | 25     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_0837_vsc_0_vscale_core_polyphase | (PCIN+(A''*B'')')'  | 25     | 17     | -      | -      | 26     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|bd_0837_vsc_0_vscale_core_polyphase | (C+(A''*B'')')'     | 25     | 17     | 26     | -      | 27     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_0837_vsc_0_vscale_core_polyphase | (PCIN+(A''*B'')')'  | 25     | 17     | -      | -      | 27     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|bd_0837_vsc_0_vscale_core_polyphase | (C:0x800)+(A2*B'')' | 24     | 17     | 13     | -      | 24     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_0837_vsc_0_vscale_core_polyphase | (C+(A''*B'')')'     | 25     | 17     | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_0837_vsc_0_vscale_core_polyphase | (C+(A''*B'')')'     | 25     | 17     | 25     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_0837_vsc_0_vscale_core_polyphase | (PCIN+(A''*B'')')'  | 25     | 17     | -      | -      | 26     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|bd_0837_vsc_0_vscale_core_polyphase | (C+(A''*B'')')'     | 25     | 17     | 26     | -      | 27     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_0837_vsc_0_vscale_core_polyphase | (PCIN+(A''*B'')')'  | 25     | 17     | -      | -      | 27     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1384.891 ; gain = 258.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1422.215 ; gain = 295.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------------------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                   | RTL Object                                                                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/CTRL_s_axi_U             | int_vfltCoeff/gen_write[1].mem_reg                                                   | 192 x 32(READ_FIRST)   | W | R | 192 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|inst/v_vcresampler_core_U0    | linebuf_y_val_V_0_U/bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/v_vcresampler_core_U0    | linebuf_y_val_V_1_U/bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_1_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst/v_vcresampler_core_U0    | linebuf_c_val_V_0_U/bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/v_vcresampler_core_U0    | linebuf_c_val_V_1_U/bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/vscale_core_polyphase_U0 | LineBuf_val_V_0_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg  | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|inst/vscale_core_polyphase_U0 | LineBuf_val_V_1_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg  | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|inst/vscale_core_polyphase_U0 | LineBuf_val_V_2_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg  | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|inst/vscale_core_polyphase_U0 | LineBuf_val_V_3_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg  | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|inst/vscale_core_polyphase_U0 | LineBuf_val_V_4_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg  | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|inst/vscale_core_polyphase_U0 | LineBuf_val_V_5_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg  | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
+------------------------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------------------------+-----------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                   | RTL Object                                                                  | Inference      | Size (Depth x Width) | Primitives     | 
+------------------------------+-----------------------------------------------------------------------------+----------------+----------------------+----------------+
|inst/vscale_core_polyphase_U0 | FiltCoeff_0_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|inst/vscale_core_polyphase_U0 | FiltCoeff_1_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|inst/vscale_core_polyphase_U0 | FiltCoeff_2_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|inst/vscale_core_polyphase_U0 | FiltCoeff_3_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|inst/vscale_core_polyphase_U0 | FiltCoeff_4_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|inst/vscale_core_polyphase_U0 | FiltCoeff_5_U/bd_0837_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
+------------------------------+-----------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/CTRL_s_axi_U/int_vfltCoeff/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/CTRL_s_axi_U/int_vfltCoeff/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/v_vcresampler_core_U0/linebuf_y_val_V_0_U/bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/v_vcresampler_core_U0/linebuf_y_val_V_1_U/bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/v_vcresampler_core_U0/linebuf_c_val_V_0_U/bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/v_vcresampler_core_U0/linebuf_c_val_V_1_U/bd_0837_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/vscale_core_polyphase_U0/LineBuf_val_V_0_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/vscale_core_polyphase_U0/LineBuf_val_V_0_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/vscale_core_polyphase_U0/LineBuf_val_V_1_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/vscale_core_polyphase_U0/LineBuf_val_V_1_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/vscale_core_polyphase_U0/LineBuf_val_V_2_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/vscale_core_polyphase_U0/LineBuf_val_V_2_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/vscale_core_polyphase_U0/LineBuf_val_V_3_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/vscale_core_polyphase_U0/LineBuf_val_V_3_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/vscale_core_polyphase_U0/LineBuf_val_V_4_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/vscale_core_polyphase_U0/LineBuf_val_V_4_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/vscale_core_polyphase_U0/LineBuf_val_V_5_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/vscale_core_polyphase_U0/LineBuf_val_V_5_U/bd_0837_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1435.746 ; gain = 309.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1450.578 ; gain = 324.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1450.578 ; gain = 324.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1450.578 ; gain = 324.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1450.578 ; gain = 324.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1450.582 ; gain = 324.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1450.582 ; gain = 324.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[3]  | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[3]  | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[2]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__3     | SRL_SIG_reg[15] | 24     | 24         | 24     | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[2]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    61|
|2     |DSP48E1  |    18|
|5     |LUT1     |    29|
|6     |LUT2     |   175|
|7     |LUT3     |   546|
|8     |LUT4     |   432|
|9     |LUT5     |   310|
|10    |LUT6     |   384|
|11    |RAM64X1S |    96|
|12    |RAMB18E1 |    11|
|15    |RAMB36E1 |     7|
|17    |SRL16E   |   130|
|18    |FDRE     |  1942|
|19    |FDSE     |    69|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1450.582 ; gain = 324.176
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 1450.582 ; gain = 197.160
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1450.582 ; gain = 324.176
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 1462.637 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 193 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1462.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  RAM64X1S => RAM64X1S (RAMS64E): 96 instances

INFO: [Common 17-83] Releasing license: Synthesis
159 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1462.637 ; gain = 336.230
INFO: [Common 17-1381] The checkpoint 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0837_vsc_0, cache-ID = ab60844f45b98cf3
INFO: [Coretcl 2-1174] Renamed 123 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Travail/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/bd_0837_vsc_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0837_vsc_0_utilization_synth.rpt -pb bd_0837_vsc_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 23 16:40:44 2023...
