INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdes_10_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srldelay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.ip_user_files/bd/mb_snes/ip/mb_snes_clk_wiz_1_0/mb_snes_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_snes_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.ip_user_files/bd/mb_snes/ip/mb_snes_clk_wiz_1_0/mb_snes_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_snes_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.ip_user_files/bd/mb_snes/ip/mb_snes_xbar_0/sim/mb_snes_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_snes_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.ip_user_files/bd/mb_snes/ip/mb_snes_lmb_bram_0/sim/mb_snes_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_snes_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.ip_user_files/bd/mb_snes/ip/mb_snes_microblaze_0_xlconcat_0/sim/mb_snes_microblaze_0_xlconcat_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_snes_microblaze_0_xlconcat_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.ip_user_files/bd/mb_snes/sim/mb_snes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_B1CTFA
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_18HZBUD
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_1VP2ER5
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_WACD4I
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_NJ5Y61
INFO: [VRFC 10-311] analyzing module m05_couplers_imp_1MNPZSQ
INFO: [VRFC 10-311] analyzing module m06_couplers_imp_ZS21HA
INFO: [VRFC 10-311] analyzing module mb_snes
INFO: [VRFC 10-311] analyzing module mb_snes_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_10U7NFA
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_18NWMLM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/apple1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apple1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/cpu/arlet_6502.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arlet_6502
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/hex_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_driver
INFO: [VRFC 10-311] analyzing module nibble_to_hex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/pwr_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwr_reset
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_basic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_basic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_wozmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_wozmon
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/apple1_urbana.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apple1_urbana
WARNING: [VRFC 10-2938] 'clk_100MHz' is already implicitly declared on line 60 [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/apple1_urbana.sv:79]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/boards/spartan3e_starterkit/apple1_s3e_starterkit_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apple1_s3e_starterkit_top
WARNING: [VRFC 10-2938] 'vde' is already implicitly declared on line 82 [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/boards/spartan3e_starterkit/apple1_s3e_starterkit_top.v:88]
WARNING: [VRFC 10-2938] 'clk_100MHz' is already implicitly declared on line 37 [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/boards/spartan3e_starterkit/apple1_s3e_starterkit_top.v:89]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/uart/async_tx_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
WARNING: [VRFC 10-8426] non-net output port 'RxD_endofpacket' cannot be initialized at declaration in SystemVerilog mode [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/uart/async_tx_rx.v:84]
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/ps2keyboard/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/ps2keyboard/ps2keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2keyboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/uart/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/cpu/arlet_6502.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arlet_6502
WARNING: [VRFC 10-3609] overwriting previous definition of module 'arlet_6502' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/cpu/arlet_6502.v:25]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sim_1/new/apple1_urbana_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apple1_urbana_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sim_1/new/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arlet_6502_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sim_1/new/timing_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apple1_post_synth_tb
