    [section codeM]

  JMP main
recursive:

.BB0:
  ENTER 0
.BB1:
  LD d R0, [BP, 16]
  LDI32 R1, 8
  LE R0, R1
  JZ .BB3
  JNZ .BB2

.BB2:
  LDI32 R0, 0
  MOV RT, R0
  JMP .BB4

.BB3:
  LDI32 R0, 0x6C
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  PUSH R0
  POP R0
  MOV OUT, R0
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  LDI32 R0, 0x0A
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  PUSH R0
  POP R0
  MOV OUT, R0
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  LD d R0, [BP, 16]
  LDI32 R1, 1
  ADD d R0, R1
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  PUSH R0
  CALL recursive
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  JMP .BB2

.BB4:
  LEAVE 0
  RET

retString:

.BB0:
  ENTER 0
.BB1:
  LDI32 R0, retString_const0
  MOV RT, R0
  JMP .BB2

.BB2:
  LEAVE 0
  RET

retArr2:

.BB0:
  ENTER 1
.BB1:
  LDI32 AR, retArr2_const1
  LDC64 R1, AR
  LDI32 R0, retArr2_const0
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  PUSH R1
  PUSH R0
  POP R0
  POP R1
  ADD q ALR, R1
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  LD b R0, [BP, -8]
  LDI32 R1, 0
  LDI32 BR2, 8
  MUL q R1, BR2
  ADD q R0, R1
  LD q R0, R0
  LDI32 R1, 6
  LDI32 BR2, 8
  MUL q R1, BR2
  ADD q R0, R1
  LDI32 R1, 0x32
  ST q R1, R0
  LD b R0, [BP, -8]
  LDI32 R1, 0
  LDI32 BR2, 8
  MUL q R1, BR2
  ADD q R0, R1
  LD q R0, R0
  LDI32 R1, 5
  LDI32 BR2, 8
  MUL q R1, BR2
  ADD q R0, R1
  LDI32 R1, 0x6B
  ST q R1, R0
  LD b R0, [BP, -8]
  MOV RT, R0
  JMP .BB2

.BB2:
  LEAVE 1
  RET

retArr:

.BB0:
  ENTER 1
.BB1:
  LDI32 AR, retArr_const1
  LDC64 R1, AR
  LDI32 R0, retArr_const0
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  PUSH R1
  PUSH R0
  POP R0
  POP R1
  ADD q ALR, R1
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  LD b R0, [BP, -8]
  LDI32 R1, 6
  LDI32 BR2, 8
  MUL q R1, BR2
  ADD q R0, R1
  LDI32 R1, 0x32
  ST q R1, R0
  LD b R0, [BP, -8]
  LDI32 R1, 5
  LDI32 BR2, 8
  MUL q R1, BR2
  ADD q R0, R1
  LDI32 R1, 0x6B
  ST q R1, R0
  LD b R0, [BP, -8]
  MOV RT, R0
  JMP .BB2

.BB2:
  LEAVE 1
  RET

test:

.BB0:
  ENTER 1
.BB1:
  LD d R0, [BP, 16]
  LD d R1, [BP, 24]
  ADD d R0, R1
  LD d R1, [BP, 32]
  ADD d R0, R1
  LD d R1, [BP, 40]
  ADD d R0, R1
  ST d R0, [BP, -8]
  LD d R0, [BP, -8]
  MOV RT, R0
  JMP .BB2

.BB2:
  LEAVE 1
  RET

main:

.BB0:
  ENTER 9
.BB1:
  LDI32 R0, 123
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  PUSH R0
  CALL printNumber
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  LDI32 R0, 0x0A
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  PUSH R0
  POP R0
  MOV OUT, R0
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  LDI32 AR, main_const3
  LDC64 R1, AR
  LDI32 R0, main_const2
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  PUSH R1
  PUSH R0
  POP R0
  POP R1
  ADD q ALR, R1
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  LD b R0, [BP, -32]
  LDI32 R1, 1
  LDI32 BR2, 8
  MUL q R1, BR2
  ADD q R0, R1
  LDI32 R1, 0x31
  ST q R1, R0
  LD b R0, [BP, -32]
  LDI32 R1, 2
  LDI32 BR2, 8
  MUL q R1, BR2
  ADD q R0, R1
  LDI32 R1, 0x68
  ST q R1, R0
  LD b R0, [BP, -32]
  LDI32 R1, 1
  LDI32 BR2, 8
  MUL q R1, BR2
  ADD q R0, R1
  LD q R0, R0
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  PUSH R0
  POP R0
  MOV OUT, R0
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  LDI32 R0, 0x0A
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  PUSH R0
  POP R0
  MOV OUT, R0
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  LD b R0, [BP, -32]
  LDI32 R1, 2
  LDI32 BR2, 8
  MUL q R1, BR2
  ADD q R0, R1
  LD q R0, R0
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  PUSH R0
  POP R0
  MOV OUT, R0
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  LDI32 R0, 0x0A
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  PUSH R0
  POP R0
  MOV OUT, R0
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  CALL retArr
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  ST b RT, [BP, -40]
  LD b R0, [BP, -40]
  LDI32 R1, 6
  LDI32 BR2, 8
  MUL q R1, BR2
  ADD q R0, R1
  LD q R0, R0
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  PUSH R0
  POP R0
  MOV OUT, R0
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  LDI32 R0, 0x0A
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  PUSH R0
  POP R0
  MOV OUT, R0
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  LD b R0, [BP, -40]
  LDI32 R1, 5
  LDI32 BR2, 8
  MUL q R1, BR2
  ADD q R0, R1
  LD q R0, R0
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  PUSH R0
  POP R0
  MOV OUT, R0
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  LDI32 R0, 0x0A
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  PUSH R0
  POP R0
  MOV OUT, R0
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  LDI32 R0, 0
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  PUSH R0
  CALL recursive
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  LDI32 R0, main_const4
  ST q R0, [BP, -48]
  LD q R0, [BP, -48]
  LDI32 R1, 0
  LDI32 BR2, 8
  MUL q R1, BR2
  ADD q R0, R1
  LDC64 R0, R0
  ST b R0, [BP, -56]
  LDI32 R0, 0
  ST d R0, [BP, -64]
  LD q R0, [BP, -48]
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  PUSH R0
  CALL strlength
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  ST d RT, [BP, -72]
  JMP .BB2

.BB2:
  LD d R0, [BP, -64]
  LD d R1, [BP, -72]
  NEQ R0, R1
  JZ .BB4
  JNZ .BB3

.BB3:
  LDI32 R0, 0x0A
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  PUSH R0
  POP R0
  MOV OUT, R0
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  LDI32 R3, 1
  LDI32 R2, 0
  LDI32 R1, 0
  LDI32 R0, 0
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  PUSH R3
  PUSH R2
  PUSH R1
  PUSH R0
  CALL test
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  LDI32 R2, 0
  LDI32 R1, 0
  LDI32 R0, 0
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  PUSH RT
  PUSH R2
  PUSH R1
  PUSH R0
  CALL test
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  LDI32 R2, 1
  LDI32 R1, 1
  LDI32 R0, 1
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  PUSH RT
  PUSH R2
  PUSH R1
  PUSH R0
  CALL test
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  LDI32 R2, 3
  LDI32 R1, 2
  LDI32 R0, 1
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  PUSH RT
  PUSH R2
  PUSH R1
  PUSH R0
  CALL test
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  ST d RT, [BP, -24]
  JMP .BB5

.BB4:
  LD q R0, [BP, -48]
  LD d R1, [BP, -64]
  LDI32 BR2, 8
  MUL q R1, BR2
  ADD q R0, R1
  LDC64 R0, R0
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  PUSH R0
  POP R0
  MOV OUT, R0
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  LD d R0, [BP, -64]
  LDI32 R1, 1
  ADD d R0, R1
  ST d R0, [BP, -64]
  JMP .BB2

.BB5:
  LD d R0, [BP, -24]
  LDI32 R1, 10
  EQ R0, R1
  JZ .BB7
  JNZ .BB8

.BB6:
  LDI32 R0, 0x0A
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  PUSH R0
  POP R0
  MOV OUT, R0
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  LDI32 R0, 0
  ST d R0, [BP, -64]
  LDI32 R0, 3
  ST d R0, [BP, -72]
  JMP .BB18

.BB7:
  LDI32 R0, 0
  ST d R0, [BP, -64]
  LDI32 R0, 4
  ST d R0, [BP, -72]
  JMP .BB9

.BB8:
  JMP .BB12

.BB9:
  LD d R0, [BP, -64]
  LD d R1, [BP, -72]
  NEQ R0, R1
  JZ .BB11
  JNZ .BB10

.BB10:
  JMP .BB6

.BB11:
  LDI32 R0, main_const1
  LD d R1, [BP, -64]
  LDI32 BR2, 8
  MUL q R1, BR2
  ADD q R0, R1
  LDC64 R0, R0
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  PUSH R0
  POP R0
  MOV OUT, R0
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  LD d R0, [BP, -64]
  LDI32 R1, 1
  ADD d R0, R1
  ST d R0, [BP, -64]
  JMP .BB9

.BB12:
  LD d R0, [BP, -24]
  LDI32 R1, 9
  EQ R0, R1
  JZ .BB14
  JNZ .BB13

.BB13:
  JMP .BB6

.BB14:
  LDI32 R0, 0
  ST d R0, [BP, -64]
  LDI32 R0, 3
  ST d R0, [BP, -72]
  JMP .BB15

.BB15:
  LD d R0, [BP, -64]
  LD d R1, [BP, -72]
  NEQ R0, R1
  JZ .BB17
  JNZ .BB16

.BB16:
  JMP .BB13

.BB17:
  LDI32 R0, main_const0
  LD d R1, [BP, -64]
  LDI32 BR2, 8
  MUL q R1, BR2
  ADD q R0, R1
  LDC64 R0, R0
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  PUSH R0
  POP R0
  MOV OUT, R0
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  LD d R0, [BP, -64]
  LDI32 R1, 1
  ADD d R0, R1
  ST d R0, [BP, -64]
  JMP .BB15

.BB18:
  LD d R0, [BP, -64]
  LD d R1, [BP, -72]
  NEQ R0, R1
  JZ .BB20
  JNZ .BB19

.BB19:
  LDI32 R0, 0x0A
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  PUSH R0
  POP R0
  MOV OUT, R0
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  MOV RT, IN
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  ST b RT, [BP, -8]
  LD b R0, [BP, -8]
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  PUSH R0
  POP R0
  MOV OUT, R0
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  LDI32 R0, 0x0A
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  PUSH R0
  POP R0
  MOV OUT, R0
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  LDI32 R0, 0x61
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  PUSH R0
  POP R0
  MOV OUT, R0
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  LDI32 R0, 0x0A
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  PUSH R0
  POP R0
  MOV OUT, R0
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  CALL retArr2
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  ST b RT, [BP, -16]
  LD b R0, [BP, -16]
  LDI32 R1, 0
  LDI32 BR2, 8
  MUL q R1, BR2
  ADD q R0, R1
  LD q R0, R0
  LDI32 R1, 5
  LDI32 BR2, 8
  MUL q R1, BR2
  ADD q R0, R1
  LD q R0, R0
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  PUSH R0
  POP R0
  MOV OUT, R0
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  LDI32 R0, 0x0A
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  PUSH R0
  POP R0
  MOV OUT, R0
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  LDI32 R0, 0
  MOV RT, R0
  JMP .BB21

.BB20:
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  CALL retString
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  LD d R0, [BP, -64]
  LDI32 BR2, 8
  MUL q R0, BR2
  ADD q RT, R0
  LDC64 RT, RT
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  PUSH RT
  POP R0
  MOV OUT, R0
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  LD d R0, [BP, -64]
  LDI32 R1, 1
  ADD d R0, R1
  ST d R0, [BP, -64]
  JMP .BB18

.BB21:
  LEAVE 9
  HLT

printNumber:

.BB0:
  ENTER 3
.BB1:
  LD d R0, [BP, 16]
  ST d R0, [BP, -24]
  JMP .BB2

.BB2:
  LD d R0, [BP, -24]
  LDI32 R1, 0
  LE R0, R1
  JZ .BB4
  JNZ .BB3

.BB3:
  LD d R0, [BP, -24]
  LDI32 R1, 0
  EQ R0, R1
  JZ .BB6
  JNZ .BB7

.BB4:
  LDI32 R0, 0x2D
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  PUSH R0
  POP R0
  MOV OUT, R0
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  LD d R0, [BP, -24]
  NEG d R0
  ST d R0, [BP, -24]
  JMP .BB3

.BB5:
  LDI32 R0, 0
  MOV RT, R0
  JMP .BB14

.BB6:
  LDI32 R0, 0x30
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  PUSH R0
  POP R0
  MOV OUT, R0
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  JMP .BB5

.BB7:
  LDI32 AR, printNumber_const1
  LDC64 R1, AR
  LDI32 R0, printNumber_const0
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  PUSH R1
  PUSH R0
  POP R0
  POP R1
  ADD q ALR, R1
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  LDI32 R0, 0
  ST d R0, [BP, -16]
  JMP .BB8

.BB8:
  LD d R0, [BP, -24]
  LDI32 R1, 0
  GR R0, R1
  JZ .BB10
  JNZ .BB9

.BB9:
  LD d R0, [BP, -16]
  LDI32 R1, 1
  SUB d R0, R1
  ST d R0, [BP, -16]
  JMP .BB11

.BB10:
  LD b R0, [BP, -8]
  LD d R1, [BP, -16]
  LDI32 BR2, 8
  MUL q R1, BR2
  ADD q R0, R1
  LD d R1, [BP, -24]
  LDI32 R2, 10
  MOD d R1, R2
  LDI32 R2, 48
  OR q R1, R2
  ST q R1, R0
  LD d R0, [BP, -16]
  LDI32 R1, 1
  ADD d R0, R1
  ST d R0, [BP, -16]
  LD d R0, [BP, -24]
  LDI32 R1, 10
  DIV d R0, R1
  ST d R0, [BP, -24]
  JMP .BB8

.BB11:
  LD d R0, [BP, -16]
  LDI32 R1, -1
  NEQ R0, R1
  JZ .BB13
  JNZ .BB12

.BB12:
  JMP .BB5

.BB13:
  LD b R0, [BP, -8]
  LD d R1, [BP, -16]
  LDI32 BR2, 8
  MUL q R1, BR2
  ADD q R0, R1
  LD q R0, R0
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  PUSH R0
  POP R0
  MOV OUT, R0
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  LD d R0, [BP, -16]
  LDI32 R1, 1
  SUB d R0, R1
  ST d R0, [BP, -16]
  JMP .BB11

.BB14:
  LEAVE 3
  RET

println:

.BB0:
  ENTER 0
.BB1:
  LDI32 R0, 0x0A
  MOV BR1, SP
  PUSH R0
  PUSH R1
  PUSH R2
  PUSH R3
  PUSH R4
  PUSH R5
  PUSH R6
  PUSH R7
  PUSH R0
  POP R0
  MOV OUT, R0
  POP R7
  POP R6
  POP R5
  POP R4
  POP R3
  POP R2
  POP R1
  POP R0
  LDI32 R0, 0
  MOV RT, R0
  JMP .BB2

.BB2:
  LEAVE 0
  RET

strlength:

.BB0:
  ENTER 1
.BB1:
  LDI32 R0, 0
  ST d R0, [BP, -8]
  JMP .BB2

.BB2:
  LDI32 R0, 1
  LDI32 R1, 1
  EQ R0, R1
  JZ .BB4
  JNZ .BB3

.BB3:
  LD d R0, [BP, -8]
  MOV RT, R0
  JMP .BB8

.BB4:
  JMP .BB5

.BB5:
  LD q R0, [BP, 16]
  LD d R1, [BP, -8]
  LDI32 BR2, 8
  MUL q R1, BR2
  ADD q R0, R1
  LDC64 R0, R0
  LDI32 R1, 0x00
  EQ R0, R1
  JZ .BB7
  JNZ .BB6

.BB6:
  LD d R0, [BP, -8]
  LDI32 R1, 1
  ADD d R0, R1
  ST d R0, [BP, -8]
  JMP .BB2

.BB7:
  JMP .BB3

.BB8:
  LEAVE 1
  RET


    [section constantsM]


retString_const0:
  dq 0x6C
  dq 0x6F
  dq 0x6C
  dq 0x00
retArr2_const0:
  dq 0x61
  dq 0x72
  dq 0x72
  dq 0x33
  dq 0x00
retArr2_const1:
  dq 16

retArr_const0:
  dq 0x61
  dq 0x72
  dq 0x72
  dq 0x32
  dq 0x00
retArr_const1:
  dq 8

main_const0:
  dq 0x4E
  dq 0x4F
  dq 0x00
main_const1:
  dq 0x59
  dq 0x45
  dq 0x53
  dq 0x00
main_const2:
  dq 0x61
  dq 0x72
  dq 0x72
  dq 0x00
main_const3:
  dq 4

main_const4:
  dq 0x48
  dq 0x65
  dq 0x6C
  dq 0x6C
  dq 0x6F
  dq 0x2C
  dq 0x20
  dq 0x57
  dq 0x6F
  dq 0x72
  dq 0x6C
  dq 0x64
  dq 0x21
  dq 0x00
printNumber_const0:
  dq 0x62
  dq 0x75
  dq 0x66
  dq 0x66
  dq 0x65
  dq 0x72
  dq 0x00
printNumber_const1:
  dq 10
