|CPU_TEST_Sim
cpuClk => cpu1:main_processor.clk
memClk => system_memory:main_memory.clock
memClk => cpu1:main_processor.mem_clk
rst => cpu1:main_processor.rst
outA[0] <= cpu1:main_processor.dOutA[0]
outA[1] <= cpu1:main_processor.dOutA[1]
outA[2] <= cpu1:main_processor.dOutA[2]
outA[3] <= cpu1:main_processor.dOutA[3]
outA[4] <= cpu1:main_processor.dOutA[4]
outA[5] <= cpu1:main_processor.dOutA[5]
outA[6] <= cpu1:main_processor.dOutA[6]
outA[7] <= cpu1:main_processor.dOutA[7]
outA[8] <= cpu1:main_processor.dOutA[8]
outA[9] <= cpu1:main_processor.dOutA[9]
outA[10] <= cpu1:main_processor.dOutA[10]
outA[11] <= cpu1:main_processor.dOutA[11]
outA[12] <= cpu1:main_processor.dOutA[12]
outA[13] <= cpu1:main_processor.dOutA[13]
outA[14] <= cpu1:main_processor.dOutA[14]
outA[15] <= cpu1:main_processor.dOutA[15]
outA[16] <= cpu1:main_processor.dOutA[16]
outA[17] <= cpu1:main_processor.dOutA[17]
outA[18] <= cpu1:main_processor.dOutA[18]
outA[19] <= cpu1:main_processor.dOutA[19]
outA[20] <= cpu1:main_processor.dOutA[20]
outA[21] <= cpu1:main_processor.dOutA[21]
outA[22] <= cpu1:main_processor.dOutA[22]
outA[23] <= cpu1:main_processor.dOutA[23]
outA[24] <= cpu1:main_processor.dOutA[24]
outA[25] <= cpu1:main_processor.dOutA[25]
outA[26] <= cpu1:main_processor.dOutA[26]
outA[27] <= cpu1:main_processor.dOutA[27]
outA[28] <= cpu1:main_processor.dOutA[28]
outA[29] <= cpu1:main_processor.dOutA[29]
outA[30] <= cpu1:main_processor.dOutA[30]
outA[31] <= cpu1:main_processor.dOutA[31]
outB[0] <= cpu1:main_processor.dOutB[0]
outB[1] <= cpu1:main_processor.dOutB[1]
outB[2] <= cpu1:main_processor.dOutB[2]
outB[3] <= cpu1:main_processor.dOutB[3]
outB[4] <= cpu1:main_processor.dOutB[4]
outB[5] <= cpu1:main_processor.dOutB[5]
outB[6] <= cpu1:main_processor.dOutB[6]
outB[7] <= cpu1:main_processor.dOutB[7]
outB[8] <= cpu1:main_processor.dOutB[8]
outB[9] <= cpu1:main_processor.dOutB[9]
outB[10] <= cpu1:main_processor.dOutB[10]
outB[11] <= cpu1:main_processor.dOutB[11]
outB[12] <= cpu1:main_processor.dOutB[12]
outB[13] <= cpu1:main_processor.dOutB[13]
outB[14] <= cpu1:main_processor.dOutB[14]
outB[15] <= cpu1:main_processor.dOutB[15]
outB[16] <= cpu1:main_processor.dOutB[16]
outB[17] <= cpu1:main_processor.dOutB[17]
outB[18] <= cpu1:main_processor.dOutB[18]
outB[19] <= cpu1:main_processor.dOutB[19]
outB[20] <= cpu1:main_processor.dOutB[20]
outB[21] <= cpu1:main_processor.dOutB[21]
outB[22] <= cpu1:main_processor.dOutB[22]
outB[23] <= cpu1:main_processor.dOutB[23]
outB[24] <= cpu1:main_processor.dOutB[24]
outB[25] <= cpu1:main_processor.dOutB[25]
outB[26] <= cpu1:main_processor.dOutB[26]
outB[27] <= cpu1:main_processor.dOutB[27]
outB[28] <= cpu1:main_processor.dOutB[28]
outB[29] <= cpu1:main_processor.dOutB[29]
outB[30] <= cpu1:main_processor.dOutB[30]
outB[31] <= cpu1:main_processor.dOutB[31]
outC <= cpu1:main_processor.dOutC
outZ <= cpu1:main_processor.dOutZ
outIR[0] <= cpu1:main_processor.dOutIR[0]
outIR[1] <= cpu1:main_processor.dOutIR[1]
outIR[2] <= cpu1:main_processor.dOutIR[2]
outIR[3] <= cpu1:main_processor.dOutIR[3]
outIR[4] <= cpu1:main_processor.dOutIR[4]
outIR[5] <= cpu1:main_processor.dOutIR[5]
outIR[6] <= cpu1:main_processor.dOutIR[6]
outIR[7] <= cpu1:main_processor.dOutIR[7]
outIR[8] <= cpu1:main_processor.dOutIR[8]
outIR[9] <= cpu1:main_processor.dOutIR[9]
outIR[10] <= cpu1:main_processor.dOutIR[10]
outIR[11] <= cpu1:main_processor.dOutIR[11]
outIR[12] <= cpu1:main_processor.dOutIR[12]
outIR[13] <= cpu1:main_processor.dOutIR[13]
outIR[14] <= cpu1:main_processor.dOutIR[14]
outIR[15] <= cpu1:main_processor.dOutIR[15]
outIR[16] <= cpu1:main_processor.dOutIR[16]
outIR[17] <= cpu1:main_processor.dOutIR[17]
outIR[18] <= cpu1:main_processor.dOutIR[18]
outIR[19] <= cpu1:main_processor.dOutIR[19]
outIR[20] <= cpu1:main_processor.dOutIR[20]
outIR[21] <= cpu1:main_processor.dOutIR[21]
outIR[22] <= cpu1:main_processor.dOutIR[22]
outIR[23] <= cpu1:main_processor.dOutIR[23]
outIR[24] <= cpu1:main_processor.dOutIR[24]
outIR[25] <= cpu1:main_processor.dOutIR[25]
outIR[26] <= cpu1:main_processor.dOutIR[26]
outIR[27] <= cpu1:main_processor.dOutIR[27]
outIR[28] <= cpu1:main_processor.dOutIR[28]
outIR[29] <= cpu1:main_processor.dOutIR[29]
outIR[30] <= cpu1:main_processor.dOutIR[30]
outIR[31] <= cpu1:main_processor.dOutIR[31]
outPC[0] <= cpu1:main_processor.dOutPC[0]
outPC[1] <= cpu1:main_processor.dOutPC[1]
outPC[2] <= cpu1:main_processor.dOutPC[2]
outPC[3] <= cpu1:main_processor.dOutPC[3]
outPC[4] <= cpu1:main_processor.dOutPC[4]
outPC[5] <= cpu1:main_processor.dOutPC[5]
outPC[6] <= cpu1:main_processor.dOutPC[6]
outPC[7] <= cpu1:main_processor.dOutPC[7]
outPC[8] <= cpu1:main_processor.dOutPC[8]
outPC[9] <= cpu1:main_processor.dOutPC[9]
outPC[10] <= cpu1:main_processor.dOutPC[10]
outPC[11] <= cpu1:main_processor.dOutPC[11]
outPC[12] <= cpu1:main_processor.dOutPC[12]
outPC[13] <= cpu1:main_processor.dOutPC[13]
outPC[14] <= cpu1:main_processor.dOutPC[14]
outPC[15] <= cpu1:main_processor.dOutPC[15]
outPC[16] <= cpu1:main_processor.dOutPC[16]
outPC[17] <= cpu1:main_processor.dOutPC[17]
outPC[18] <= cpu1:main_processor.dOutPC[18]
outPC[19] <= cpu1:main_processor.dOutPC[19]
outPC[20] <= cpu1:main_processor.dOutPC[20]
outPC[21] <= cpu1:main_processor.dOutPC[21]
outPC[22] <= cpu1:main_processor.dOutPC[22]
outPC[23] <= cpu1:main_processor.dOutPC[23]
outPC[24] <= cpu1:main_processor.dOutPC[24]
outPC[25] <= cpu1:main_processor.dOutPC[25]
outPC[26] <= cpu1:main_processor.dOutPC[26]
outPC[27] <= cpu1:main_processor.dOutPC[27]
outPC[28] <= cpu1:main_processor.dOutPC[28]
outPC[29] <= cpu1:main_processor.dOutPC[29]
outPC[30] <= cpu1:main_processor.dOutPC[30]
outPC[31] <= cpu1:main_processor.dOutPC[31]
addrOut[0] <= cpu1:main_processor.addrOut[0]
addrOut[1] <= cpu1:main_processor.addrOut[1]
addrOut[2] <= cpu1:main_processor.addrOut[2]
addrOut[3] <= cpu1:main_processor.addrOut[3]
addrOut[4] <= cpu1:main_processor.addrOut[4]
addrOut[5] <= cpu1:main_processor.addrOut[5]
wEn <= cpu1:main_processor.wEn
memDataOut[0] <= system_memory:main_memory.q[0]
memDataOut[1] <= system_memory:main_memory.q[1]
memDataOut[2] <= system_memory:main_memory.q[2]
memDataOut[3] <= system_memory:main_memory.q[3]
memDataOut[4] <= system_memory:main_memory.q[4]
memDataOut[5] <= system_memory:main_memory.q[5]
memDataOut[6] <= system_memory:main_memory.q[6]
memDataOut[7] <= system_memory:main_memory.q[7]
memDataOut[8] <= system_memory:main_memory.q[8]
memDataOut[9] <= system_memory:main_memory.q[9]
memDataOut[10] <= system_memory:main_memory.q[10]
memDataOut[11] <= system_memory:main_memory.q[11]
memDataOut[12] <= system_memory:main_memory.q[12]
memDataOut[13] <= system_memory:main_memory.q[13]
memDataOut[14] <= system_memory:main_memory.q[14]
memDataOut[15] <= system_memory:main_memory.q[15]
memDataOut[16] <= system_memory:main_memory.q[16]
memDataOut[17] <= system_memory:main_memory.q[17]
memDataOut[18] <= system_memory:main_memory.q[18]
memDataOut[19] <= system_memory:main_memory.q[19]
memDataOut[20] <= system_memory:main_memory.q[20]
memDataOut[21] <= system_memory:main_memory.q[21]
memDataOut[22] <= system_memory:main_memory.q[22]
memDataOut[23] <= system_memory:main_memory.q[23]
memDataOut[24] <= system_memory:main_memory.q[24]
memDataOut[25] <= system_memory:main_memory.q[25]
memDataOut[26] <= system_memory:main_memory.q[26]
memDataOut[27] <= system_memory:main_memory.q[27]
memDataOut[28] <= system_memory:main_memory.q[28]
memDataOut[29] <= system_memory:main_memory.q[29]
memDataOut[30] <= system_memory:main_memory.q[30]
memDataOut[31] <= system_memory:main_memory.q[31]
memDataIn[0] <= cpu1:main_processor.dataOut[0]
memDataIn[1] <= cpu1:main_processor.dataOut[1]
memDataIn[2] <= cpu1:main_processor.dataOut[2]
memDataIn[3] <= cpu1:main_processor.dataOut[3]
memDataIn[4] <= cpu1:main_processor.dataOut[4]
memDataIn[5] <= cpu1:main_processor.dataOut[5]
memDataIn[6] <= cpu1:main_processor.dataOut[6]
memDataIn[7] <= cpu1:main_processor.dataOut[7]
memDataIn[8] <= cpu1:main_processor.dataOut[8]
memDataIn[9] <= cpu1:main_processor.dataOut[9]
memDataIn[10] <= cpu1:main_processor.dataOut[10]
memDataIn[11] <= cpu1:main_processor.dataOut[11]
memDataIn[12] <= cpu1:main_processor.dataOut[12]
memDataIn[13] <= cpu1:main_processor.dataOut[13]
memDataIn[14] <= cpu1:main_processor.dataOut[14]
memDataIn[15] <= cpu1:main_processor.dataOut[15]
memDataIn[16] <= cpu1:main_processor.dataOut[16]
memDataIn[17] <= cpu1:main_processor.dataOut[17]
memDataIn[18] <= cpu1:main_processor.dataOut[18]
memDataIn[19] <= cpu1:main_processor.dataOut[19]
memDataIn[20] <= cpu1:main_processor.dataOut[20]
memDataIn[21] <= cpu1:main_processor.dataOut[21]
memDataIn[22] <= cpu1:main_processor.dataOut[22]
memDataIn[23] <= cpu1:main_processor.dataOut[23]
memDataIn[24] <= cpu1:main_processor.dataOut[24]
memDataIn[25] <= cpu1:main_processor.dataOut[25]
memDataIn[26] <= cpu1:main_processor.dataOut[26]
memDataIn[27] <= cpu1:main_processor.dataOut[27]
memDataIn[28] <= cpu1:main_processor.dataOut[28]
memDataIn[29] <= cpu1:main_processor.dataOut[29]
memDataIn[30] <= cpu1:main_processor.dataOut[30]
memDataIn[31] <= cpu1:main_processor.dataOut[31]
T_Info[0] <= cpu1:main_processor.outT[0]
T_Info[1] <= cpu1:main_processor.outT[1]
T_Info[2] <= cpu1:main_processor.outT[2]
wen_mem <= cpu1:main_processor.wen_mem
en_mem <= cpu1:main_processor.en_mem


|CPU_TEST_Sim|system_memory:main_memory
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component
wren_a => altsyncram_ukd1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ukd1:auto_generated.data_a[0]
data_a[1] => altsyncram_ukd1:auto_generated.data_a[1]
data_a[2] => altsyncram_ukd1:auto_generated.data_a[2]
data_a[3] => altsyncram_ukd1:auto_generated.data_a[3]
data_a[4] => altsyncram_ukd1:auto_generated.data_a[4]
data_a[5] => altsyncram_ukd1:auto_generated.data_a[5]
data_a[6] => altsyncram_ukd1:auto_generated.data_a[6]
data_a[7] => altsyncram_ukd1:auto_generated.data_a[7]
data_a[8] => altsyncram_ukd1:auto_generated.data_a[8]
data_a[9] => altsyncram_ukd1:auto_generated.data_a[9]
data_a[10] => altsyncram_ukd1:auto_generated.data_a[10]
data_a[11] => altsyncram_ukd1:auto_generated.data_a[11]
data_a[12] => altsyncram_ukd1:auto_generated.data_a[12]
data_a[13] => altsyncram_ukd1:auto_generated.data_a[13]
data_a[14] => altsyncram_ukd1:auto_generated.data_a[14]
data_a[15] => altsyncram_ukd1:auto_generated.data_a[15]
data_a[16] => altsyncram_ukd1:auto_generated.data_a[16]
data_a[17] => altsyncram_ukd1:auto_generated.data_a[17]
data_a[18] => altsyncram_ukd1:auto_generated.data_a[18]
data_a[19] => altsyncram_ukd1:auto_generated.data_a[19]
data_a[20] => altsyncram_ukd1:auto_generated.data_a[20]
data_a[21] => altsyncram_ukd1:auto_generated.data_a[21]
data_a[22] => altsyncram_ukd1:auto_generated.data_a[22]
data_a[23] => altsyncram_ukd1:auto_generated.data_a[23]
data_a[24] => altsyncram_ukd1:auto_generated.data_a[24]
data_a[25] => altsyncram_ukd1:auto_generated.data_a[25]
data_a[26] => altsyncram_ukd1:auto_generated.data_a[26]
data_a[27] => altsyncram_ukd1:auto_generated.data_a[27]
data_a[28] => altsyncram_ukd1:auto_generated.data_a[28]
data_a[29] => altsyncram_ukd1:auto_generated.data_a[29]
data_a[30] => altsyncram_ukd1:auto_generated.data_a[30]
data_a[31] => altsyncram_ukd1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ukd1:auto_generated.address_a[0]
address_a[1] => altsyncram_ukd1:auto_generated.address_a[1]
address_a[2] => altsyncram_ukd1:auto_generated.address_a[2]
address_a[3] => altsyncram_ukd1:auto_generated.address_a[3]
address_a[4] => altsyncram_ukd1:auto_generated.address_a[4]
address_a[5] => altsyncram_ukd1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ukd1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ukd1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ukd1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ukd1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ukd1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ukd1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ukd1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ukd1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ukd1:auto_generated.q_a[7]
q_a[8] <= altsyncram_ukd1:auto_generated.q_a[8]
q_a[9] <= altsyncram_ukd1:auto_generated.q_a[9]
q_a[10] <= altsyncram_ukd1:auto_generated.q_a[10]
q_a[11] <= altsyncram_ukd1:auto_generated.q_a[11]
q_a[12] <= altsyncram_ukd1:auto_generated.q_a[12]
q_a[13] <= altsyncram_ukd1:auto_generated.q_a[13]
q_a[14] <= altsyncram_ukd1:auto_generated.q_a[14]
q_a[15] <= altsyncram_ukd1:auto_generated.q_a[15]
q_a[16] <= altsyncram_ukd1:auto_generated.q_a[16]
q_a[17] <= altsyncram_ukd1:auto_generated.q_a[17]
q_a[18] <= altsyncram_ukd1:auto_generated.q_a[18]
q_a[19] <= altsyncram_ukd1:auto_generated.q_a[19]
q_a[20] <= altsyncram_ukd1:auto_generated.q_a[20]
q_a[21] <= altsyncram_ukd1:auto_generated.q_a[21]
q_a[22] <= altsyncram_ukd1:auto_generated.q_a[22]
q_a[23] <= altsyncram_ukd1:auto_generated.q_a[23]
q_a[24] <= altsyncram_ukd1:auto_generated.q_a[24]
q_a[25] <= altsyncram_ukd1:auto_generated.q_a[25]
q_a[26] <= altsyncram_ukd1:auto_generated.q_a[26]
q_a[27] <= altsyncram_ukd1:auto_generated.q_a[27]
q_a[28] <= altsyncram_ukd1:auto_generated.q_a[28]
q_a[29] <= altsyncram_ukd1:auto_generated.q_a[29]
q_a[30] <= altsyncram_ukd1:auto_generated.q_a[30]
q_a[31] <= altsyncram_ukd1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ukd1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|CPU_TEST_Sim|cpu1:main_processor
clk => reset_circuit:thereset.Clk
clk => control:thecontrol.clk
clk => datapath:thedatapath.Clk
mem_clk => control:thecontrol.mclk
mem_clk => datapath:thedatapath.mClk
rst => reset_circuit:thereset.Reset
dataIn[0] => control:thecontrol.INST[0]
dataIn[0] => datapath:thedatapath.DATA_IN[0]
dataIn[1] => control:thecontrol.INST[1]
dataIn[1] => datapath:thedatapath.DATA_IN[1]
dataIn[2] => control:thecontrol.INST[2]
dataIn[2] => datapath:thedatapath.DATA_IN[2]
dataIn[3] => control:thecontrol.INST[3]
dataIn[3] => datapath:thedatapath.DATA_IN[3]
dataIn[4] => control:thecontrol.INST[4]
dataIn[4] => datapath:thedatapath.DATA_IN[4]
dataIn[5] => control:thecontrol.INST[5]
dataIn[5] => datapath:thedatapath.DATA_IN[5]
dataIn[6] => control:thecontrol.INST[6]
dataIn[6] => datapath:thedatapath.DATA_IN[6]
dataIn[7] => control:thecontrol.INST[7]
dataIn[7] => datapath:thedatapath.DATA_IN[7]
dataIn[8] => control:thecontrol.INST[8]
dataIn[8] => datapath:thedatapath.DATA_IN[8]
dataIn[9] => control:thecontrol.INST[9]
dataIn[9] => datapath:thedatapath.DATA_IN[9]
dataIn[10] => control:thecontrol.INST[10]
dataIn[10] => datapath:thedatapath.DATA_IN[10]
dataIn[11] => control:thecontrol.INST[11]
dataIn[11] => datapath:thedatapath.DATA_IN[11]
dataIn[12] => control:thecontrol.INST[12]
dataIn[12] => datapath:thedatapath.DATA_IN[12]
dataIn[13] => control:thecontrol.INST[13]
dataIn[13] => datapath:thedatapath.DATA_IN[13]
dataIn[14] => control:thecontrol.INST[14]
dataIn[14] => datapath:thedatapath.DATA_IN[14]
dataIn[15] => control:thecontrol.INST[15]
dataIn[15] => datapath:thedatapath.DATA_IN[15]
dataIn[16] => control:thecontrol.INST[16]
dataIn[16] => datapath:thedatapath.DATA_IN[16]
dataIn[17] => control:thecontrol.INST[17]
dataIn[17] => datapath:thedatapath.DATA_IN[17]
dataIn[18] => control:thecontrol.INST[18]
dataIn[18] => datapath:thedatapath.DATA_IN[18]
dataIn[19] => control:thecontrol.INST[19]
dataIn[19] => datapath:thedatapath.DATA_IN[19]
dataIn[20] => control:thecontrol.INST[20]
dataIn[20] => datapath:thedatapath.DATA_IN[20]
dataIn[21] => control:thecontrol.INST[21]
dataIn[21] => datapath:thedatapath.DATA_IN[21]
dataIn[22] => control:thecontrol.INST[22]
dataIn[22] => datapath:thedatapath.DATA_IN[22]
dataIn[23] => control:thecontrol.INST[23]
dataIn[23] => datapath:thedatapath.DATA_IN[23]
dataIn[24] => control:thecontrol.INST[24]
dataIn[24] => datapath:thedatapath.DATA_IN[24]
dataIn[25] => control:thecontrol.INST[25]
dataIn[25] => datapath:thedatapath.DATA_IN[25]
dataIn[26] => control:thecontrol.INST[26]
dataIn[26] => datapath:thedatapath.DATA_IN[26]
dataIn[27] => control:thecontrol.INST[27]
dataIn[27] => datapath:thedatapath.DATA_IN[27]
dataIn[28] => control:thecontrol.INST[28]
dataIn[28] => datapath:thedatapath.DATA_IN[28]
dataIn[29] => control:thecontrol.INST[29]
dataIn[29] => datapath:thedatapath.DATA_IN[29]
dataIn[30] => control:thecontrol.INST[30]
dataIn[30] => datapath:thedatapath.DATA_IN[30]
dataIn[31] => control:thecontrol.INST[31]
dataIn[31] => datapath:thedatapath.DATA_IN[31]
dataOut[0] <= datapath:thedatapath.DATA_OUT[0]
dataOut[1] <= datapath:thedatapath.DATA_OUT[1]
dataOut[2] <= datapath:thedatapath.DATA_OUT[2]
dataOut[3] <= datapath:thedatapath.DATA_OUT[3]
dataOut[4] <= datapath:thedatapath.DATA_OUT[4]
dataOut[5] <= datapath:thedatapath.DATA_OUT[5]
dataOut[6] <= datapath:thedatapath.DATA_OUT[6]
dataOut[7] <= datapath:thedatapath.DATA_OUT[7]
dataOut[8] <= datapath:thedatapath.DATA_OUT[8]
dataOut[9] <= datapath:thedatapath.DATA_OUT[9]
dataOut[10] <= datapath:thedatapath.DATA_OUT[10]
dataOut[11] <= datapath:thedatapath.DATA_OUT[11]
dataOut[12] <= datapath:thedatapath.DATA_OUT[12]
dataOut[13] <= datapath:thedatapath.DATA_OUT[13]
dataOut[14] <= datapath:thedatapath.DATA_OUT[14]
dataOut[15] <= datapath:thedatapath.DATA_OUT[15]
dataOut[16] <= datapath:thedatapath.DATA_OUT[16]
dataOut[17] <= datapath:thedatapath.DATA_OUT[17]
dataOut[18] <= datapath:thedatapath.DATA_OUT[18]
dataOut[19] <= datapath:thedatapath.DATA_OUT[19]
dataOut[20] <= datapath:thedatapath.DATA_OUT[20]
dataOut[21] <= datapath:thedatapath.DATA_OUT[21]
dataOut[22] <= datapath:thedatapath.DATA_OUT[22]
dataOut[23] <= datapath:thedatapath.DATA_OUT[23]
dataOut[24] <= datapath:thedatapath.DATA_OUT[24]
dataOut[25] <= datapath:thedatapath.DATA_OUT[25]
dataOut[26] <= datapath:thedatapath.DATA_OUT[26]
dataOut[27] <= datapath:thedatapath.DATA_OUT[27]
dataOut[28] <= datapath:thedatapath.DATA_OUT[28]
dataOut[29] <= datapath:thedatapath.DATA_OUT[29]
dataOut[30] <= datapath:thedatapath.DATA_OUT[30]
dataOut[31] <= datapath:thedatapath.DATA_OUT[31]
addrOut[0] <= datapath:thedatapath.ADDR_OUT[0]
addrOut[1] <= datapath:thedatapath.ADDR_OUT[1]
addrOut[2] <= datapath:thedatapath.ADDR_OUT[2]
addrOut[3] <= datapath:thedatapath.ADDR_OUT[3]
addrOut[4] <= datapath:thedatapath.ADDR_OUT[4]
addrOut[5] <= datapath:thedatapath.ADDR_OUT[5]
addrOut[6] <= datapath:thedatapath.ADDR_OUT[6]
addrOut[7] <= datapath:thedatapath.ADDR_OUT[7]
addrOut[8] <= datapath:thedatapath.ADDR_OUT[8]
addrOut[9] <= datapath:thedatapath.ADDR_OUT[9]
addrOut[10] <= datapath:thedatapath.ADDR_OUT[10]
addrOut[11] <= datapath:thedatapath.ADDR_OUT[11]
addrOut[12] <= datapath:thedatapath.ADDR_OUT[12]
addrOut[13] <= datapath:thedatapath.ADDR_OUT[13]
addrOut[14] <= datapath:thedatapath.ADDR_OUT[14]
addrOut[15] <= datapath:thedatapath.ADDR_OUT[15]
addrOut[16] <= datapath:thedatapath.ADDR_OUT[16]
addrOut[17] <= datapath:thedatapath.ADDR_OUT[17]
addrOut[18] <= datapath:thedatapath.ADDR_OUT[18]
addrOut[19] <= datapath:thedatapath.ADDR_OUT[19]
addrOut[20] <= datapath:thedatapath.ADDR_OUT[20]
addrOut[21] <= datapath:thedatapath.ADDR_OUT[21]
addrOut[22] <= datapath:thedatapath.ADDR_OUT[22]
addrOut[23] <= datapath:thedatapath.ADDR_OUT[23]
addrOut[24] <= datapath:thedatapath.ADDR_OUT[24]
addrOut[25] <= datapath:thedatapath.ADDR_OUT[25]
addrOut[26] <= datapath:thedatapath.ADDR_OUT[26]
addrOut[27] <= datapath:thedatapath.ADDR_OUT[27]
addrOut[28] <= datapath:thedatapath.ADDR_OUT[28]
addrOut[29] <= datapath:thedatapath.ADDR_OUT[29]
addrOut[30] <= datapath:thedatapath.ADDR_OUT[30]
addrOut[31] <= datapath:thedatapath.ADDR_OUT[31]
wEn <= comb~0.DB_MAX_OUTPUT_PORT_TYPE
dOutA[0] <= datapath:thedatapath.OUT_A[0]
dOutA[1] <= datapath:thedatapath.OUT_A[1]
dOutA[2] <= datapath:thedatapath.OUT_A[2]
dOutA[3] <= datapath:thedatapath.OUT_A[3]
dOutA[4] <= datapath:thedatapath.OUT_A[4]
dOutA[5] <= datapath:thedatapath.OUT_A[5]
dOutA[6] <= datapath:thedatapath.OUT_A[6]
dOutA[7] <= datapath:thedatapath.OUT_A[7]
dOutA[8] <= datapath:thedatapath.OUT_A[8]
dOutA[9] <= datapath:thedatapath.OUT_A[9]
dOutA[10] <= datapath:thedatapath.OUT_A[10]
dOutA[11] <= datapath:thedatapath.OUT_A[11]
dOutA[12] <= datapath:thedatapath.OUT_A[12]
dOutA[13] <= datapath:thedatapath.OUT_A[13]
dOutA[14] <= datapath:thedatapath.OUT_A[14]
dOutA[15] <= datapath:thedatapath.OUT_A[15]
dOutA[16] <= datapath:thedatapath.OUT_A[16]
dOutA[17] <= datapath:thedatapath.OUT_A[17]
dOutA[18] <= datapath:thedatapath.OUT_A[18]
dOutA[19] <= datapath:thedatapath.OUT_A[19]
dOutA[20] <= datapath:thedatapath.OUT_A[20]
dOutA[21] <= datapath:thedatapath.OUT_A[21]
dOutA[22] <= datapath:thedatapath.OUT_A[22]
dOutA[23] <= datapath:thedatapath.OUT_A[23]
dOutA[24] <= datapath:thedatapath.OUT_A[24]
dOutA[25] <= datapath:thedatapath.OUT_A[25]
dOutA[26] <= datapath:thedatapath.OUT_A[26]
dOutA[27] <= datapath:thedatapath.OUT_A[27]
dOutA[28] <= datapath:thedatapath.OUT_A[28]
dOutA[29] <= datapath:thedatapath.OUT_A[29]
dOutA[30] <= datapath:thedatapath.OUT_A[30]
dOutA[31] <= datapath:thedatapath.OUT_A[31]
dOutB[0] <= datapath:thedatapath.OUT_B[0]
dOutB[1] <= datapath:thedatapath.OUT_B[1]
dOutB[2] <= datapath:thedatapath.OUT_B[2]
dOutB[3] <= datapath:thedatapath.OUT_B[3]
dOutB[4] <= datapath:thedatapath.OUT_B[4]
dOutB[5] <= datapath:thedatapath.OUT_B[5]
dOutB[6] <= datapath:thedatapath.OUT_B[6]
dOutB[7] <= datapath:thedatapath.OUT_B[7]
dOutB[8] <= datapath:thedatapath.OUT_B[8]
dOutB[9] <= datapath:thedatapath.OUT_B[9]
dOutB[10] <= datapath:thedatapath.OUT_B[10]
dOutB[11] <= datapath:thedatapath.OUT_B[11]
dOutB[12] <= datapath:thedatapath.OUT_B[12]
dOutB[13] <= datapath:thedatapath.OUT_B[13]
dOutB[14] <= datapath:thedatapath.OUT_B[14]
dOutB[15] <= datapath:thedatapath.OUT_B[15]
dOutB[16] <= datapath:thedatapath.OUT_B[16]
dOutB[17] <= datapath:thedatapath.OUT_B[17]
dOutB[18] <= datapath:thedatapath.OUT_B[18]
dOutB[19] <= datapath:thedatapath.OUT_B[19]
dOutB[20] <= datapath:thedatapath.OUT_B[20]
dOutB[21] <= datapath:thedatapath.OUT_B[21]
dOutB[22] <= datapath:thedatapath.OUT_B[22]
dOutB[23] <= datapath:thedatapath.OUT_B[23]
dOutB[24] <= datapath:thedatapath.OUT_B[24]
dOutB[25] <= datapath:thedatapath.OUT_B[25]
dOutB[26] <= datapath:thedatapath.OUT_B[26]
dOutB[27] <= datapath:thedatapath.OUT_B[27]
dOutB[28] <= datapath:thedatapath.OUT_B[28]
dOutB[29] <= datapath:thedatapath.OUT_B[29]
dOutB[30] <= datapath:thedatapath.OUT_B[30]
dOutB[31] <= datapath:thedatapath.OUT_B[31]
dOutC <= datapath:thedatapath.OUT_C
dOutZ <= datapath:thedatapath.OUT_Z
dOutIR[0] <= datapath:thedatapath.OUT_IR[0]
dOutIR[1] <= datapath:thedatapath.OUT_IR[1]
dOutIR[2] <= datapath:thedatapath.OUT_IR[2]
dOutIR[3] <= datapath:thedatapath.OUT_IR[3]
dOutIR[4] <= datapath:thedatapath.OUT_IR[4]
dOutIR[5] <= datapath:thedatapath.OUT_IR[5]
dOutIR[6] <= datapath:thedatapath.OUT_IR[6]
dOutIR[7] <= datapath:thedatapath.OUT_IR[7]
dOutIR[8] <= datapath:thedatapath.OUT_IR[8]
dOutIR[9] <= datapath:thedatapath.OUT_IR[9]
dOutIR[10] <= datapath:thedatapath.OUT_IR[10]
dOutIR[11] <= datapath:thedatapath.OUT_IR[11]
dOutIR[12] <= datapath:thedatapath.OUT_IR[12]
dOutIR[13] <= datapath:thedatapath.OUT_IR[13]
dOutIR[14] <= datapath:thedatapath.OUT_IR[14]
dOutIR[15] <= datapath:thedatapath.OUT_IR[15]
dOutIR[16] <= datapath:thedatapath.OUT_IR[16]
dOutIR[17] <= datapath:thedatapath.OUT_IR[17]
dOutIR[18] <= datapath:thedatapath.OUT_IR[18]
dOutIR[19] <= datapath:thedatapath.OUT_IR[19]
dOutIR[20] <= datapath:thedatapath.OUT_IR[20]
dOutIR[21] <= datapath:thedatapath.OUT_IR[21]
dOutIR[22] <= datapath:thedatapath.OUT_IR[22]
dOutIR[23] <= datapath:thedatapath.OUT_IR[23]
dOutIR[24] <= datapath:thedatapath.OUT_IR[24]
dOutIR[25] <= datapath:thedatapath.OUT_IR[25]
dOutIR[26] <= datapath:thedatapath.OUT_IR[26]
dOutIR[27] <= datapath:thedatapath.OUT_IR[27]
dOutIR[28] <= datapath:thedatapath.OUT_IR[28]
dOutIR[29] <= datapath:thedatapath.OUT_IR[29]
dOutIR[30] <= datapath:thedatapath.OUT_IR[30]
dOutIR[31] <= datapath:thedatapath.OUT_IR[31]
dOutPC[0] <= datapath:thedatapath.OUT_PC[0]
dOutPC[1] <= datapath:thedatapath.OUT_PC[1]
dOutPC[2] <= datapath:thedatapath.OUT_PC[2]
dOutPC[3] <= datapath:thedatapath.OUT_PC[3]
dOutPC[4] <= datapath:thedatapath.OUT_PC[4]
dOutPC[5] <= datapath:thedatapath.OUT_PC[5]
dOutPC[6] <= datapath:thedatapath.OUT_PC[6]
dOutPC[7] <= datapath:thedatapath.OUT_PC[7]
dOutPC[8] <= datapath:thedatapath.OUT_PC[8]
dOutPC[9] <= datapath:thedatapath.OUT_PC[9]
dOutPC[10] <= datapath:thedatapath.OUT_PC[10]
dOutPC[11] <= datapath:thedatapath.OUT_PC[11]
dOutPC[12] <= datapath:thedatapath.OUT_PC[12]
dOutPC[13] <= datapath:thedatapath.OUT_PC[13]
dOutPC[14] <= datapath:thedatapath.OUT_PC[14]
dOutPC[15] <= datapath:thedatapath.OUT_PC[15]
dOutPC[16] <= datapath:thedatapath.OUT_PC[16]
dOutPC[17] <= datapath:thedatapath.OUT_PC[17]
dOutPC[18] <= datapath:thedatapath.OUT_PC[18]
dOutPC[19] <= datapath:thedatapath.OUT_PC[19]
dOutPC[20] <= datapath:thedatapath.OUT_PC[20]
dOutPC[21] <= datapath:thedatapath.OUT_PC[21]
dOutPC[22] <= datapath:thedatapath.OUT_PC[22]
dOutPC[23] <= datapath:thedatapath.OUT_PC[23]
dOutPC[24] <= datapath:thedatapath.OUT_PC[24]
dOutPC[25] <= datapath:thedatapath.OUT_PC[25]
dOutPC[26] <= datapath:thedatapath.OUT_PC[26]
dOutPC[27] <= datapath:thedatapath.OUT_PC[27]
dOutPC[28] <= datapath:thedatapath.OUT_PC[28]
dOutPC[29] <= datapath:thedatapath.OUT_PC[29]
dOutPC[30] <= datapath:thedatapath.OUT_PC[30]
dOutPC[31] <= datapath:thedatapath.OUT_PC[31]
outT[0] <= control:thecontrol.T[0]
outT[1] <= control:thecontrol.T[1]
outT[2] <= control:thecontrol.T[2]
wen_mem <= control:thecontrol.wen
en_mem <= control:thecontrol.en


|CPU_TEST_Sim|cpu1:main_processor|reset_circuit:thereset
Reset => Enable_PD~2.OUTPUTSELECT
Reset => Clr_PC~2.OUTPUTSELECT
Reset => count~64.OUTPUTSELECT
Reset => count~65.OUTPUTSELECT
Reset => count~66.OUTPUTSELECT
Reset => count~67.OUTPUTSELECT
Reset => count~68.OUTPUTSELECT
Reset => count~69.OUTPUTSELECT
Reset => count~70.OUTPUTSELECT
Reset => count~71.OUTPUTSELECT
Reset => count~72.OUTPUTSELECT
Reset => count~73.OUTPUTSELECT
Reset => count~74.OUTPUTSELECT
Reset => count~75.OUTPUTSELECT
Reset => count~76.OUTPUTSELECT
Reset => count~77.OUTPUTSELECT
Reset => count~78.OUTPUTSELECT
Reset => count~79.OUTPUTSELECT
Reset => count~80.OUTPUTSELECT
Reset => count~81.OUTPUTSELECT
Reset => count~82.OUTPUTSELECT
Reset => count~83.OUTPUTSELECT
Reset => count~84.OUTPUTSELECT
Reset => count~85.OUTPUTSELECT
Reset => count~86.OUTPUTSELECT
Reset => count~87.OUTPUTSELECT
Reset => count~88.OUTPUTSELECT
Reset => count~89.OUTPUTSELECT
Reset => count~90.OUTPUTSELECT
Reset => count~91.OUTPUTSELECT
Reset => count~92.OUTPUTSELECT
Reset => count~93.OUTPUTSELECT
Reset => count~94.OUTPUTSELECT
Reset => count~95.OUTPUTSELECT
Clk => count[0].CLK
Clk => count[1].CLK
Clk => count[2].CLK
Clk => count[3].CLK
Clk => count[4].CLK
Clk => count[5].CLK
Clk => count[6].CLK
Clk => count[7].CLK
Clk => count[8].CLK
Clk => count[9].CLK
Clk => count[10].CLK
Clk => count[11].CLK
Clk => count[12].CLK
Clk => count[13].CLK
Clk => count[14].CLK
Clk => count[15].CLK
Clk => count[16].CLK
Clk => count[17].CLK
Clk => count[18].CLK
Clk => count[19].CLK
Clk => count[20].CLK
Clk => count[21].CLK
Clk => count[22].CLK
Clk => count[23].CLK
Clk => count[24].CLK
Clk => count[25].CLK
Clk => count[26].CLK
Clk => count[27].CLK
Clk => count[28].CLK
Clk => count[29].CLK
Clk => count[30].CLK
Clk => count[31].CLK
Clk => Clr_PC~reg0.CLK
Clk => Enable_PD~reg0.CLK
Enable_PD <= Enable_PD~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clr_PC <= Clr_PC~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|control:thecontrol
clk => process_2~1.IN0
clk => T[0]~reg0.CLK
clk => T[1]~reg0.CLK
clk => T[2]~reg0.CLK
clk => present_state~4.DATAIN
clk => process_2~0.IN0
mclk => wen~reg0.CLK
mclk => en~reg0.CLK
enable => T[0]~2.OUTPUTSELECT
enable => T[1]~1.OUTPUTSELECT
enable => T[2]~0.OUTPUTSELECT
enable => inc_PC~11.OUTPUTSELECT
enable => ld_PC~10.OUTPUTSELECT
enable => ld_B$latch.ACLR
enable => ld_C$latch.ACLR
enable => ld_Z$latch.ACLR
enable => ld_A$latch.ACLR
enable => clr_Z$latch.ACLR
enable => clr_C$latch.ACLR
enable => clr_B$latch.ACLR
enable => clr_A$latch.ACLR
enable => ld_IR$latch.ACLR
enable => ALU_op[0]$latch.ACLR
enable => ALU_op[1]$latch.ACLR
enable => ALU_op[2]$latch.ACLR
enable => DATA_Mux[0]$latch.ACLR
enable => DATA_Mux[1]$latch.ACLR
enable => IM_MUX2[0]$latch.ACLR
enable => IM_MUX2[1]$latch.ACLR
enable => REG_Mux$latch.ACLR
enable => IM_MUX1$latch.ACLR
enable => B_Mux$latch.ACLR
enable => A_Mux$latch.ACLR
statusC => Mux0.IN14
statusC => Mux13.IN14
statusC => Mux1.IN14
statusZ => Mux0.IN15
statusZ => ld_PC~1.DATAB
statusZ => Mux13.IN15
statusZ => ld_C~17.DATAB
statusZ => Mux1.IN15
statusZ => A_Mux~3.DATAB
statusZ => ld_PC~0.DATAB
statusZ => ld_C~15.DATAB
statusZ => A_Mux~2.DATAB
INST[0] => ~NO_FANOUT~
INST[1] => ~NO_FANOUT~
INST[2] => ~NO_FANOUT~
INST[3] => ~NO_FANOUT~
INST[4] => ~NO_FANOUT~
INST[5] => ~NO_FANOUT~
INST[6] => ~NO_FANOUT~
INST[7] => ~NO_FANOUT~
INST[8] => ~NO_FANOUT~
INST[9] => ~NO_FANOUT~
INST[10] => ~NO_FANOUT~
INST[11] => ~NO_FANOUT~
INST[12] => ~NO_FANOUT~
INST[13] => ~NO_FANOUT~
INST[14] => ~NO_FANOUT~
INST[15] => ~NO_FANOUT~
INST[16] => ~NO_FANOUT~
INST[17] => ~NO_FANOUT~
INST[18] => ~NO_FANOUT~
INST[19] => ~NO_FANOUT~
INST[20] => ~NO_FANOUT~
INST[21] => ~NO_FANOUT~
INST[22] => ~NO_FANOUT~
INST[23] => ~NO_FANOUT~
INST[24] => Mux0.IN19
INST[24] => Mux12.IN19
INST[24] => Mux13.IN19
INST[24] => Mux11.IN19
INST[24] => Mux10.IN19
INST[24] => Mux9.IN19
INST[24] => Mux8.IN19
INST[24] => Mux7.IN19
INST[24] => Mux6.IN19
INST[24] => Mux5.IN19
INST[24] => Mux4.IN19
INST[24] => Mux3.IN19
INST[24] => Mux2.IN19
INST[24] => Mux1.IN19
INST[25] => Mux0.IN18
INST[25] => Mux12.IN18
INST[25] => Mux13.IN18
INST[25] => Mux11.IN18
INST[25] => Mux10.IN18
INST[25] => Mux9.IN18
INST[25] => Mux8.IN18
INST[25] => Mux7.IN18
INST[25] => Mux6.IN18
INST[25] => Mux5.IN18
INST[25] => Mux4.IN18
INST[25] => Mux3.IN18
INST[25] => Mux2.IN18
INST[25] => Mux1.IN18
INST[26] => Mux0.IN17
INST[26] => Mux12.IN17
INST[26] => Mux13.IN17
INST[26] => Mux11.IN17
INST[26] => Mux10.IN17
INST[26] => Mux9.IN17
INST[26] => Mux8.IN17
INST[26] => Mux7.IN17
INST[26] => Mux6.IN17
INST[26] => Mux5.IN17
INST[26] => Mux4.IN17
INST[26] => Mux3.IN17
INST[26] => Mux2.IN17
INST[26] => Mux1.IN17
INST[27] => Mux0.IN16
INST[27] => Mux12.IN16
INST[27] => Mux13.IN16
INST[27] => Mux11.IN16
INST[27] => Mux10.IN16
INST[27] => Mux9.IN16
INST[27] => Mux8.IN16
INST[27] => Mux7.IN16
INST[27] => Mux6.IN16
INST[27] => Mux5.IN16
INST[27] => Mux4.IN16
INST[27] => Mux3.IN16
INST[27] => Mux2.IN16
INST[27] => Mux1.IN16
INST[28] => Equal0.IN3
INST[28] => Equal1.IN3
INST[28] => Equal2.IN2
INST[28] => Equal3.IN3
INST[28] => Equal4.IN3
INST[28] => Equal5.IN1
INST[28] => Equal6.IN2
INST[28] => Equal7.IN3
INST[28] => Equal8.IN1
INST[28] => Equal9.IN2
INST[28] => Equal10.IN3
INST[29] => Equal0.IN2
INST[29] => Equal1.IN2
INST[29] => Equal2.IN3
INST[29] => Equal3.IN2
INST[29] => Equal4.IN1
INST[29] => Equal5.IN3
INST[29] => Equal6.IN1
INST[29] => Equal7.IN1
INST[29] => Equal8.IN3
INST[29] => Equal9.IN1
INST[29] => Equal10.IN2
INST[30] => Equal0.IN1
INST[30] => Equal1.IN1
INST[30] => Equal2.IN1
INST[30] => Equal3.IN1
INST[30] => Equal4.IN0
INST[30] => Equal5.IN0
INST[30] => Equal6.IN3
INST[30] => Equal7.IN2
INST[30] => Equal8.IN2
INST[30] => Equal9.IN0
INST[30] => Equal10.IN1
INST[31] => Equal0.IN0
INST[31] => Equal1.IN0
INST[31] => Equal2.IN0
INST[31] => Equal3.IN0
INST[31] => Equal4.IN2
INST[31] => Equal5.IN2
INST[31] => Equal6.IN0
INST[31] => Equal7.IN0
INST[31] => Equal8.IN0
INST[31] => Equal9.IN3
INST[31] => Equal10.IN0
A_Mux <= A_Mux$latch.DB_MAX_OUTPUT_PORT_TYPE
B_Mux <= B_Mux$latch.DB_MAX_OUTPUT_PORT_TYPE
IM_MUX1 <= IM_MUX1$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_Mux <= REG_Mux$latch.DB_MAX_OUTPUT_PORT_TYPE
IM_MUX2[0] <= IM_MUX2[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
IM_MUX2[1] <= IM_MUX2[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_Mux[0] <= DATA_Mux[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_Mux[1] <= DATA_Mux[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_op[0] <= ALU_op[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_op[1] <= ALU_op[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_op[2] <= ALU_op[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
inc_PC <= inc_PC~11.DB_MAX_OUTPUT_PORT_TYPE
ld_PC <= ld_PC~10.DB_MAX_OUTPUT_PORT_TYPE
clr_IR <= <GND>
ld_IR <= ld_IR$latch.DB_MAX_OUTPUT_PORT_TYPE
clr_A <= clr_A$latch.DB_MAX_OUTPUT_PORT_TYPE
clr_B <= clr_B$latch.DB_MAX_OUTPUT_PORT_TYPE
clr_C <= clr_C$latch.DB_MAX_OUTPUT_PORT_TYPE
clr_Z <= clr_Z$latch.DB_MAX_OUTPUT_PORT_TYPE
ld_A <= ld_A$latch.DB_MAX_OUTPUT_PORT_TYPE
ld_B <= ld_B$latch.DB_MAX_OUTPUT_PORT_TYPE
ld_C <= ld_C$latch.DB_MAX_OUTPUT_PORT_TYPE
ld_Z <= ld_Z$latch.DB_MAX_OUTPUT_PORT_TYPE
T[0] <= T[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[1] <= T[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[2] <= T[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wen <= wen~reg0.DB_MAX_OUTPUT_PORT_TYPE
en <= en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath
Clk => bit32register:IR.clk
Clk => pc:PCOUNT.clk
Clk => bit32register:AREG.clk
Clk => bit32register:BREG.clk
Clk => bit1register:CREG.clk
Clk => bit1register:ZREG.clk
mClk => data_mem:DMEM.clk
WEN => data_mem:DMEM.wen
EN => data_mem:DMEM.en
Clr_A => bit32register:AREG.clr
Ld_A => bit32register:AREG.ld
Clr_B => bit32register:BREG.clr
Ld_B => bit32register:BREG.ld
Clr_C => bit1register:CREG.clr
Ld_C => bit1register:CREG.ld
Clr_Z => bit1register:ZREG.clr
Ld_Z => bit1register:ZREG.ld
Clr_PC => pc:PCOUNT.clr
Ld_PC => pc:PCOUNT.ld
Clr_IR => bit32register:IR.clr
Ld_IR => bit32register:IR.ld
OUT_A[0] <= bit32register:AREG.q[0]
OUT_A[1] <= bit32register:AREG.q[1]
OUT_A[2] <= bit32register:AREG.q[2]
OUT_A[3] <= bit32register:AREG.q[3]
OUT_A[4] <= bit32register:AREG.q[4]
OUT_A[5] <= bit32register:AREG.q[5]
OUT_A[6] <= bit32register:AREG.q[6]
OUT_A[7] <= bit32register:AREG.q[7]
OUT_A[8] <= bit32register:AREG.q[8]
OUT_A[9] <= bit32register:AREG.q[9]
OUT_A[10] <= bit32register:AREG.q[10]
OUT_A[11] <= bit32register:AREG.q[11]
OUT_A[12] <= bit32register:AREG.q[12]
OUT_A[13] <= bit32register:AREG.q[13]
OUT_A[14] <= bit32register:AREG.q[14]
OUT_A[15] <= bit32register:AREG.q[15]
OUT_A[16] <= bit32register:AREG.q[16]
OUT_A[17] <= bit32register:AREG.q[17]
OUT_A[18] <= bit32register:AREG.q[18]
OUT_A[19] <= bit32register:AREG.q[19]
OUT_A[20] <= bit32register:AREG.q[20]
OUT_A[21] <= bit32register:AREG.q[21]
OUT_A[22] <= bit32register:AREG.q[22]
OUT_A[23] <= bit32register:AREG.q[23]
OUT_A[24] <= bit32register:AREG.q[24]
OUT_A[25] <= bit32register:AREG.q[25]
OUT_A[26] <= bit32register:AREG.q[26]
OUT_A[27] <= bit32register:AREG.q[27]
OUT_A[28] <= bit32register:AREG.q[28]
OUT_A[29] <= bit32register:AREG.q[29]
OUT_A[30] <= bit32register:AREG.q[30]
OUT_A[31] <= bit32register:AREG.q[31]
OUT_B[0] <= bit32register:BREG.q[0]
OUT_B[1] <= bit32register:BREG.q[1]
OUT_B[2] <= bit32register:BREG.q[2]
OUT_B[3] <= bit32register:BREG.q[3]
OUT_B[4] <= bit32register:BREG.q[4]
OUT_B[5] <= bit32register:BREG.q[5]
OUT_B[6] <= bit32register:BREG.q[6]
OUT_B[7] <= bit32register:BREG.q[7]
OUT_B[8] <= bit32register:BREG.q[8]
OUT_B[9] <= bit32register:BREG.q[9]
OUT_B[10] <= bit32register:BREG.q[10]
OUT_B[11] <= bit32register:BREG.q[11]
OUT_B[12] <= bit32register:BREG.q[12]
OUT_B[13] <= bit32register:BREG.q[13]
OUT_B[14] <= bit32register:BREG.q[14]
OUT_B[15] <= bit32register:BREG.q[15]
OUT_B[16] <= bit32register:BREG.q[16]
OUT_B[17] <= bit32register:BREG.q[17]
OUT_B[18] <= bit32register:BREG.q[18]
OUT_B[19] <= bit32register:BREG.q[19]
OUT_B[20] <= bit32register:BREG.q[20]
OUT_B[21] <= bit32register:BREG.q[21]
OUT_B[22] <= bit32register:BREG.q[22]
OUT_B[23] <= bit32register:BREG.q[23]
OUT_B[24] <= bit32register:BREG.q[24]
OUT_B[25] <= bit32register:BREG.q[25]
OUT_B[26] <= bit32register:BREG.q[26]
OUT_B[27] <= bit32register:BREG.q[27]
OUT_B[28] <= bit32register:BREG.q[28]
OUT_B[29] <= bit32register:BREG.q[29]
OUT_B[30] <= bit32register:BREG.q[30]
OUT_B[31] <= bit32register:BREG.q[31]
OUT_C <= bit1register:CREG.q
OUT_Z <= bit1register:ZREG.q
OUT_PC[0] <= OUT_PC[0]~31.DB_MAX_OUTPUT_PORT_TYPE
OUT_PC[1] <= OUT_PC[1]~30.DB_MAX_OUTPUT_PORT_TYPE
OUT_PC[2] <= OUT_PC[2]~29.DB_MAX_OUTPUT_PORT_TYPE
OUT_PC[3] <= OUT_PC[3]~28.DB_MAX_OUTPUT_PORT_TYPE
OUT_PC[4] <= OUT_PC[4]~27.DB_MAX_OUTPUT_PORT_TYPE
OUT_PC[5] <= OUT_PC[5]~26.DB_MAX_OUTPUT_PORT_TYPE
OUT_PC[6] <= OUT_PC[6]~25.DB_MAX_OUTPUT_PORT_TYPE
OUT_PC[7] <= OUT_PC[7]~24.DB_MAX_OUTPUT_PORT_TYPE
OUT_PC[8] <= OUT_PC[8]~23.DB_MAX_OUTPUT_PORT_TYPE
OUT_PC[9] <= OUT_PC[9]~22.DB_MAX_OUTPUT_PORT_TYPE
OUT_PC[10] <= OUT_PC[10]~21.DB_MAX_OUTPUT_PORT_TYPE
OUT_PC[11] <= OUT_PC[11]~20.DB_MAX_OUTPUT_PORT_TYPE
OUT_PC[12] <= OUT_PC[12]~19.DB_MAX_OUTPUT_PORT_TYPE
OUT_PC[13] <= OUT_PC[13]~18.DB_MAX_OUTPUT_PORT_TYPE
OUT_PC[14] <= OUT_PC[14]~17.DB_MAX_OUTPUT_PORT_TYPE
OUT_PC[15] <= OUT_PC[15]~16.DB_MAX_OUTPUT_PORT_TYPE
OUT_PC[16] <= OUT_PC[16]~15.DB_MAX_OUTPUT_PORT_TYPE
OUT_PC[17] <= OUT_PC[17]~14.DB_MAX_OUTPUT_PORT_TYPE
OUT_PC[18] <= OUT_PC[18]~13.DB_MAX_OUTPUT_PORT_TYPE
OUT_PC[19] <= OUT_PC[19]~12.DB_MAX_OUTPUT_PORT_TYPE
OUT_PC[20] <= OUT_PC[20]~11.DB_MAX_OUTPUT_PORT_TYPE
OUT_PC[21] <= OUT_PC[21]~10.DB_MAX_OUTPUT_PORT_TYPE
OUT_PC[22] <= OUT_PC[22]~9.DB_MAX_OUTPUT_PORT_TYPE
OUT_PC[23] <= OUT_PC[23]~8.DB_MAX_OUTPUT_PORT_TYPE
OUT_PC[24] <= OUT_PC[24]~7.DB_MAX_OUTPUT_PORT_TYPE
OUT_PC[25] <= OUT_PC[25]~6.DB_MAX_OUTPUT_PORT_TYPE
OUT_PC[26] <= OUT_PC[26]~5.DB_MAX_OUTPUT_PORT_TYPE
OUT_PC[27] <= OUT_PC[27]~4.DB_MAX_OUTPUT_PORT_TYPE
OUT_PC[28] <= OUT_PC[28]~3.DB_MAX_OUTPUT_PORT_TYPE
OUT_PC[29] <= OUT_PC[29]~2.DB_MAX_OUTPUT_PORT_TYPE
OUT_PC[30] <= OUT_PC[30]~1.DB_MAX_OUTPUT_PORT_TYPE
OUT_PC[31] <= OUT_PC[31]~0.DB_MAX_OUTPUT_PORT_TYPE
OUT_IR[0] <= bit32register:IR.q[0]
OUT_IR[1] <= bit32register:IR.q[1]
OUT_IR[2] <= bit32register:IR.q[2]
OUT_IR[3] <= bit32register:IR.q[3]
OUT_IR[4] <= bit32register:IR.q[4]
OUT_IR[5] <= bit32register:IR.q[5]
OUT_IR[6] <= bit32register:IR.q[6]
OUT_IR[7] <= bit32register:IR.q[7]
OUT_IR[8] <= bit32register:IR.q[8]
OUT_IR[9] <= bit32register:IR.q[9]
OUT_IR[10] <= bit32register:IR.q[10]
OUT_IR[11] <= bit32register:IR.q[11]
OUT_IR[12] <= bit32register:IR.q[12]
OUT_IR[13] <= bit32register:IR.q[13]
OUT_IR[14] <= bit32register:IR.q[14]
OUT_IR[15] <= bit32register:IR.q[15]
OUT_IR[16] <= bit32register:IR.q[16]
OUT_IR[17] <= bit32register:IR.q[17]
OUT_IR[18] <= bit32register:IR.q[18]
OUT_IR[19] <= bit32register:IR.q[19]
OUT_IR[20] <= bit32register:IR.q[20]
OUT_IR[21] <= bit32register:IR.q[21]
OUT_IR[22] <= bit32register:IR.q[22]
OUT_IR[23] <= bit32register:IR.q[23]
OUT_IR[24] <= bit32register:IR.q[24]
OUT_IR[25] <= bit32register:IR.q[25]
OUT_IR[26] <= bit32register:IR.q[26]
OUT_IR[27] <= bit32register:IR.q[27]
OUT_IR[28] <= bit32register:IR.q[28]
OUT_IR[29] <= bit32register:IR.q[29]
OUT_IR[30] <= bit32register:IR.q[30]
OUT_IR[31] <= bit32register:IR.q[31]
Inc_PC => pc:PCOUNT.inc
ADDR_OUT[0] <= ADDR_OUT[0]~31.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[1] <= ADDR_OUT[1]~30.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[2] <= ADDR_OUT[2]~29.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[3] <= ADDR_OUT[3]~28.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[4] <= ADDR_OUT[4]~27.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[5] <= ADDR_OUT[5]~26.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[6] <= ADDR_OUT[6]~25.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[7] <= ADDR_OUT[7]~24.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[8] <= ADDR_OUT[8]~23.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[9] <= ADDR_OUT[9]~22.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[10] <= ADDR_OUT[10]~21.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[11] <= ADDR_OUT[11]~20.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[12] <= ADDR_OUT[12]~19.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[13] <= ADDR_OUT[13]~18.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[14] <= ADDR_OUT[14]~17.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[15] <= ADDR_OUT[15]~16.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[16] <= ADDR_OUT[16]~15.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[17] <= ADDR_OUT[17]~14.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[18] <= ADDR_OUT[18]~13.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[19] <= ADDR_OUT[19]~12.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[20] <= ADDR_OUT[20]~11.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[21] <= ADDR_OUT[21]~10.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[22] <= ADDR_OUT[22]~9.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[23] <= ADDR_OUT[23]~8.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[24] <= ADDR_OUT[24]~7.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[25] <= ADDR_OUT[25]~6.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[26] <= ADDR_OUT[26]~5.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[27] <= ADDR_OUT[27]~4.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[28] <= ADDR_OUT[28]~3.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[29] <= ADDR_OUT[29]~2.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[30] <= ADDR_OUT[30]~1.DB_MAX_OUTPUT_PORT_TYPE
ADDR_OUT[31] <= ADDR_OUT[31]~0.DB_MAX_OUTPUT_PORT_TYPE
DATA_IN[0] => mux3to1:DMux.in0[0]
DATA_IN[1] => mux3to1:DMux.in0[1]
DATA_IN[2] => mux3to1:DMux.in0[2]
DATA_IN[3] => mux3to1:DMux.in0[3]
DATA_IN[4] => mux3to1:DMux.in0[4]
DATA_IN[5] => mux3to1:DMux.in0[5]
DATA_IN[6] => mux3to1:DMux.in0[6]
DATA_IN[7] => mux3to1:DMux.in0[7]
DATA_IN[8] => mux3to1:DMux.in0[8]
DATA_IN[9] => mux3to1:DMux.in0[9]
DATA_IN[10] => mux3to1:DMux.in0[10]
DATA_IN[11] => mux3to1:DMux.in0[11]
DATA_IN[12] => mux3to1:DMux.in0[12]
DATA_IN[13] => mux3to1:DMux.in0[13]
DATA_IN[14] => mux3to1:DMux.in0[14]
DATA_IN[15] => mux3to1:DMux.in0[15]
DATA_IN[16] => mux3to1:DMux.in0[16]
DATA_IN[17] => mux3to1:DMux.in0[17]
DATA_IN[18] => mux3to1:DMux.in0[18]
DATA_IN[19] => mux3to1:DMux.in0[19]
DATA_IN[20] => mux3to1:DMux.in0[20]
DATA_IN[21] => mux3to1:DMux.in0[21]
DATA_IN[22] => mux3to1:DMux.in0[22]
DATA_IN[23] => mux3to1:DMux.in0[23]
DATA_IN[24] => mux3to1:DMux.in0[24]
DATA_IN[25] => mux3to1:DMux.in0[25]
DATA_IN[26] => mux3to1:DMux.in0[26]
DATA_IN[27] => mux3to1:DMux.in0[27]
DATA_IN[28] => mux3to1:DMux.in0[28]
DATA_IN[29] => mux3to1:DMux.in0[29]
DATA_IN[30] => mux3to1:DMux.in0[30]
DATA_IN[31] => mux3to1:DMux.in0[31]
DATA_OUT[0] <= mux3to1:DMux.y[0]
DATA_OUT[1] <= mux3to1:DMux.y[1]
DATA_OUT[2] <= mux3to1:DMux.y[2]
DATA_OUT[3] <= mux3to1:DMux.y[3]
DATA_OUT[4] <= mux3to1:DMux.y[4]
DATA_OUT[5] <= mux3to1:DMux.y[5]
DATA_OUT[6] <= mux3to1:DMux.y[6]
DATA_OUT[7] <= mux3to1:DMux.y[7]
DATA_OUT[8] <= mux3to1:DMux.y[8]
DATA_OUT[9] <= mux3to1:DMux.y[9]
DATA_OUT[10] <= mux3to1:DMux.y[10]
DATA_OUT[11] <= mux3to1:DMux.y[11]
DATA_OUT[12] <= mux3to1:DMux.y[12]
DATA_OUT[13] <= mux3to1:DMux.y[13]
DATA_OUT[14] <= mux3to1:DMux.y[14]
DATA_OUT[15] <= mux3to1:DMux.y[15]
DATA_OUT[16] <= mux3to1:DMux.y[16]
DATA_OUT[17] <= mux3to1:DMux.y[17]
DATA_OUT[18] <= mux3to1:DMux.y[18]
DATA_OUT[19] <= mux3to1:DMux.y[19]
DATA_OUT[20] <= mux3to1:DMux.y[20]
DATA_OUT[21] <= mux3to1:DMux.y[21]
DATA_OUT[22] <= mux3to1:DMux.y[22]
DATA_OUT[23] <= mux3to1:DMux.y[23]
DATA_OUT[24] <= mux3to1:DMux.y[24]
DATA_OUT[25] <= mux3to1:DMux.y[25]
DATA_OUT[26] <= mux3to1:DMux.y[26]
DATA_OUT[27] <= mux3to1:DMux.y[27]
DATA_OUT[28] <= mux3to1:DMux.y[28]
DATA_OUT[29] <= mux3to1:DMux.y[29]
DATA_OUT[30] <= mux3to1:DMux.y[30]
DATA_OUT[31] <= mux3to1:DMux.y[31]
MEM_OUT[0] <= data_mem:DMEM.data_out[0]
MEM_OUT[1] <= data_mem:DMEM.data_out[1]
MEM_OUT[2] <= data_mem:DMEM.data_out[2]
MEM_OUT[3] <= data_mem:DMEM.data_out[3]
MEM_OUT[4] <= data_mem:DMEM.data_out[4]
MEM_OUT[5] <= data_mem:DMEM.data_out[5]
MEM_OUT[6] <= data_mem:DMEM.data_out[6]
MEM_OUT[7] <= data_mem:DMEM.data_out[7]
MEM_OUT[8] <= data_mem:DMEM.data_out[8]
MEM_OUT[9] <= data_mem:DMEM.data_out[9]
MEM_OUT[10] <= data_mem:DMEM.data_out[10]
MEM_OUT[11] <= data_mem:DMEM.data_out[11]
MEM_OUT[12] <= data_mem:DMEM.data_out[12]
MEM_OUT[13] <= data_mem:DMEM.data_out[13]
MEM_OUT[14] <= data_mem:DMEM.data_out[14]
MEM_OUT[15] <= data_mem:DMEM.data_out[15]
MEM_OUT[16] <= data_mem:DMEM.data_out[16]
MEM_OUT[17] <= data_mem:DMEM.data_out[17]
MEM_OUT[18] <= data_mem:DMEM.data_out[18]
MEM_OUT[19] <= data_mem:DMEM.data_out[19]
MEM_OUT[20] <= data_mem:DMEM.data_out[20]
MEM_OUT[21] <= data_mem:DMEM.data_out[21]
MEM_OUT[22] <= data_mem:DMEM.data_out[22]
MEM_OUT[23] <= data_mem:DMEM.data_out[23]
MEM_OUT[24] <= data_mem:DMEM.data_out[24]
MEM_OUT[25] <= data_mem:DMEM.data_out[25]
MEM_OUT[26] <= data_mem:DMEM.data_out[26]
MEM_OUT[27] <= data_mem:DMEM.data_out[27]
MEM_OUT[28] <= data_mem:DMEM.data_out[28]
MEM_OUT[29] <= data_mem:DMEM.data_out[29]
MEM_OUT[30] <= data_mem:DMEM.data_out[30]
MEM_OUT[31] <= data_mem:DMEM.data_out[31]
MEM_IN[0] <= mux2to1:RMux.y[0]
MEM_IN[1] <= mux2to1:RMux.y[1]
MEM_IN[2] <= mux2to1:RMux.y[2]
MEM_IN[3] <= mux2to1:RMux.y[3]
MEM_IN[4] <= mux2to1:RMux.y[4]
MEM_IN[5] <= mux2to1:RMux.y[5]
MEM_IN[6] <= mux2to1:RMux.y[6]
MEM_IN[7] <= mux2to1:RMux.y[7]
MEM_IN[8] <= mux2to1:RMux.y[8]
MEM_IN[9] <= mux2to1:RMux.y[9]
MEM_IN[10] <= mux2to1:RMux.y[10]
MEM_IN[11] <= mux2to1:RMux.y[11]
MEM_IN[12] <= mux2to1:RMux.y[12]
MEM_IN[13] <= mux2to1:RMux.y[13]
MEM_IN[14] <= mux2to1:RMux.y[14]
MEM_IN[15] <= mux2to1:RMux.y[15]
MEM_IN[16] <= mux2to1:RMux.y[16]
MEM_IN[17] <= mux2to1:RMux.y[17]
MEM_IN[18] <= mux2to1:RMux.y[18]
MEM_IN[19] <= mux2to1:RMux.y[19]
MEM_IN[20] <= mux2to1:RMux.y[20]
MEM_IN[21] <= mux2to1:RMux.y[21]
MEM_IN[22] <= mux2to1:RMux.y[22]
MEM_IN[23] <= mux2to1:RMux.y[23]
MEM_IN[24] <= mux2to1:RMux.y[24]
MEM_IN[25] <= mux2to1:RMux.y[25]
MEM_IN[26] <= mux2to1:RMux.y[26]
MEM_IN[27] <= mux2to1:RMux.y[27]
MEM_IN[28] <= mux2to1:RMux.y[28]
MEM_IN[29] <= mux2to1:RMux.y[29]
MEM_IN[30] <= mux2to1:RMux.y[30]
MEM_IN[31] <= mux2to1:RMux.y[31]
MEM_ADDR[0] <= RED:REDU.result[0]
MEM_ADDR[1] <= RED:REDU.result[1]
MEM_ADDR[2] <= RED:REDU.result[2]
MEM_ADDR[3] <= RED:REDU.result[3]
MEM_ADDR[4] <= RED:REDU.result[4]
MEM_ADDR[5] <= RED:REDU.result[5]
MEM_ADDR[6] <= RED:REDU.result[6]
MEM_ADDR[7] <= RED:REDU.result[7]
DATA_Mux[0] => mux3to1:DMux.sel[0]
DATA_Mux[1] => mux3to1:DMux.sel[1]
REG_Mux => mux2to1:RMux.sel
A_MUX => mux2to1:AMux.sel
B_MUX => mux2to1:BMux.sel
IM_MUX1 => mux2to1:IMux1.sel
IM_MUX2[0] => mux3to1:IMux2.sel[0]
IM_MUX2[1] => mux3to1:IMux2.sel[1]
ALU_Op[0] => ALU:A_L_U.operation[0]
ALU_Op[1] => ALU:A_L_U.operation[1]
ALU_Op[2] => ALU:A_L_U.operation[2]


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|bit32register:IR
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
ld => q[31]~reg0.ENA
ld => q[30]~reg0.ENA
ld => q[29]~reg0.ENA
ld => q[28]~reg0.ENA
ld => q[27]~reg0.ENA
ld => q[26]~reg0.ENA
ld => q[25]~reg0.ENA
ld => q[24]~reg0.ENA
ld => q[23]~reg0.ENA
ld => q[22]~reg0.ENA
ld => q[21]~reg0.ENA
ld => q[20]~reg0.ENA
ld => q[19]~reg0.ENA
ld => q[18]~reg0.ENA
ld => q[17]~reg0.ENA
ld => q[16]~reg0.ENA
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clr => q[16]~reg0.ACLR
clr => q[17]~reg0.ACLR
clr => q[18]~reg0.ACLR
clr => q[19]~reg0.ACLR
clr => q[20]~reg0.ACLR
clr => q[21]~reg0.ACLR
clr => q[22]~reg0.ACLR
clr => q[23]~reg0.ACLR
clr => q[24]~reg0.ACLR
clr => q[25]~reg0.ACLR
clr => q[26]~reg0.ACLR
clr => q[27]~reg0.ACLR
clr => q[28]~reg0.ACLR
clr => q[29]~reg0.ACLR
clr => q[30]~reg0.ACLR
clr => q[31]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|pc:PCOUNT
d[0] => q~63.DATAB
d[1] => q~62.DATAB
d[2] => q~61.DATAB
d[3] => q~60.DATAB
d[4] => q~59.DATAB
d[5] => q~58.DATAB
d[6] => q~57.DATAB
d[7] => q~56.DATAB
d[8] => q~55.DATAB
d[9] => q~54.DATAB
d[10] => q~53.DATAB
d[11] => q~52.DATAB
d[12] => q~51.DATAB
d[13] => q~50.DATAB
d[14] => q~49.DATAB
d[15] => q~48.DATAB
d[16] => q~47.DATAB
d[17] => q~46.DATAB
d[18] => q~45.DATAB
d[19] => q~44.DATAB
d[20] => q~43.DATAB
d[21] => q~42.DATAB
d[22] => q~41.DATAB
d[23] => q~40.DATAB
d[24] => q~39.DATAB
d[25] => q~38.DATAB
d[26] => q~37.DATAB
d[27] => q~36.DATAB
d[28] => q~35.DATAB
d[29] => q~34.DATAB
d[30] => q~33.DATAB
d[31] => q~32.DATAB
ld => q~32.OUTPUTSELECT
ld => q~33.OUTPUTSELECT
ld => q~34.OUTPUTSELECT
ld => q~35.OUTPUTSELECT
ld => q~36.OUTPUTSELECT
ld => q~37.OUTPUTSELECT
ld => q~38.OUTPUTSELECT
ld => q~39.OUTPUTSELECT
ld => q~40.OUTPUTSELECT
ld => q~41.OUTPUTSELECT
ld => q~42.OUTPUTSELECT
ld => q~43.OUTPUTSELECT
ld => q~44.OUTPUTSELECT
ld => q~45.OUTPUTSELECT
ld => q~46.OUTPUTSELECT
ld => q~47.OUTPUTSELECT
ld => q~48.OUTPUTSELECT
ld => q~49.OUTPUTSELECT
ld => q~50.OUTPUTSELECT
ld => q~51.OUTPUTSELECT
ld => q~52.OUTPUTSELECT
ld => q~53.OUTPUTSELECT
ld => q~54.OUTPUTSELECT
ld => q~55.OUTPUTSELECT
ld => q~56.OUTPUTSELECT
ld => q~57.OUTPUTSELECT
ld => q~58.OUTPUTSELECT
ld => q~59.OUTPUTSELECT
ld => q~60.OUTPUTSELECT
ld => q~61.OUTPUTSELECT
ld => q~62.OUTPUTSELECT
ld => q~63.OUTPUTSELECT
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clr => q[16]~reg0.ACLR
clr => q[17]~reg0.ACLR
clr => q[18]~reg0.ACLR
clr => q[19]~reg0.ACLR
clr => q[20]~reg0.ACLR
clr => q[21]~reg0.ACLR
clr => q[22]~reg0.ACLR
clr => q[23]~reg0.ACLR
clr => q[24]~reg0.ACLR
clr => q[25]~reg0.ACLR
clr => q[26]~reg0.ACLR
clr => q[27]~reg0.ACLR
clr => q[28]~reg0.ACLR
clr => q[29]~reg0.ACLR
clr => q[30]~reg0.ACLR
clr => q[31]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
inc => q~64.OUTPUTSELECT
inc => q~65.OUTPUTSELECT
inc => q~66.OUTPUTSELECT
inc => q~67.OUTPUTSELECT
inc => q~68.OUTPUTSELECT
inc => q~69.OUTPUTSELECT
inc => q~70.OUTPUTSELECT
inc => q~71.OUTPUTSELECT
inc => q~72.OUTPUTSELECT
inc => q~73.OUTPUTSELECT
inc => q~74.OUTPUTSELECT
inc => q~75.OUTPUTSELECT
inc => q~76.OUTPUTSELECT
inc => q~77.OUTPUTSELECT
inc => q~78.OUTPUTSELECT
inc => q~79.OUTPUTSELECT
inc => q~80.OUTPUTSELECT
inc => q~81.OUTPUTSELECT
inc => q~82.OUTPUTSELECT
inc => q~83.OUTPUTSELECT
inc => q~84.OUTPUTSELECT
inc => q~85.OUTPUTSELECT
inc => q~86.OUTPUTSELECT
inc => q~87.OUTPUTSELECT
inc => q~88.OUTPUTSELECT
inc => q~89.OUTPUTSELECT
inc => q~90.OUTPUTSELECT
inc => q~91.OUTPUTSELECT
inc => q~92.OUTPUTSELECT
inc => q~93.OUTPUTSELECT
inc => q~94.OUTPUTSELECT
inc => q~95.OUTPUTSELECT
q[0] <> q[0]~reg0
q[1] <> q[1]~reg0
q[2] <> q[2]~reg0
q[3] <> q[3]~reg0
q[4] <> q[4]~reg0
q[5] <> q[5]~reg0
q[6] <> q[6]~reg0
q[7] <> q[7]~reg0
q[8] <> q[8]~reg0
q[9] <> q[9]~reg0
q[10] <> q[10]~reg0
q[11] <> q[11]~reg0
q[12] <> q[12]~reg0
q[13] <> q[13]~reg0
q[14] <> q[14]~reg0
q[15] <> q[15]~reg0
q[16] <> q[16]~reg0
q[17] <> q[17]~reg0
q[18] <> q[18]~reg0
q[19] <> q[19]~reg0
q[20] <> q[20]~reg0
q[21] <> q[21]~reg0
q[22] <> q[22]~reg0
q[23] <> q[23]~reg0
q[24] <> q[24]~reg0
q[25] <> q[25]~reg0
q[26] <> q[26]~reg0
q[27] <> q[27]~reg0
q[28] <> q[28]~reg0
q[29] <> q[29]~reg0
q[30] <> q[30]~reg0
q[31] <> q[31]~reg0


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|bit32register:AREG
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
ld => q[31]~reg0.ENA
ld => q[30]~reg0.ENA
ld => q[29]~reg0.ENA
ld => q[28]~reg0.ENA
ld => q[27]~reg0.ENA
ld => q[26]~reg0.ENA
ld => q[25]~reg0.ENA
ld => q[24]~reg0.ENA
ld => q[23]~reg0.ENA
ld => q[22]~reg0.ENA
ld => q[21]~reg0.ENA
ld => q[20]~reg0.ENA
ld => q[19]~reg0.ENA
ld => q[18]~reg0.ENA
ld => q[17]~reg0.ENA
ld => q[16]~reg0.ENA
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clr => q[16]~reg0.ACLR
clr => q[17]~reg0.ACLR
clr => q[18]~reg0.ACLR
clr => q[19]~reg0.ACLR
clr => q[20]~reg0.ACLR
clr => q[21]~reg0.ACLR
clr => q[22]~reg0.ACLR
clr => q[23]~reg0.ACLR
clr => q[24]~reg0.ACLR
clr => q[25]~reg0.ACLR
clr => q[26]~reg0.ACLR
clr => q[27]~reg0.ACLR
clr => q[28]~reg0.ACLR
clr => q[29]~reg0.ACLR
clr => q[30]~reg0.ACLR
clr => q[31]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|bit32register:BREG
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
ld => q[31]~reg0.ENA
ld => q[30]~reg0.ENA
ld => q[29]~reg0.ENA
ld => q[28]~reg0.ENA
ld => q[27]~reg0.ENA
ld => q[26]~reg0.ENA
ld => q[25]~reg0.ENA
ld => q[24]~reg0.ENA
ld => q[23]~reg0.ENA
ld => q[22]~reg0.ENA
ld => q[21]~reg0.ENA
ld => q[20]~reg0.ENA
ld => q[19]~reg0.ENA
ld => q[18]~reg0.ENA
ld => q[17]~reg0.ENA
ld => q[16]~reg0.ENA
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clr => q[16]~reg0.ACLR
clr => q[17]~reg0.ACLR
clr => q[18]~reg0.ACLR
clr => q[19]~reg0.ACLR
clr => q[20]~reg0.ACLR
clr => q[21]~reg0.ACLR
clr => q[22]~reg0.ACLR
clr => q[23]~reg0.ACLR
clr => q[24]~reg0.ACLR
clr => q[25]~reg0.ACLR
clr => q[26]~reg0.ACLR
clr => q[27]~reg0.ACLR
clr => q[28]~reg0.ACLR
clr => q[29]~reg0.ACLR
clr => q[30]~reg0.ACLR
clr => q[31]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|bit1register:CREG
d => q~reg0.DATAIN
ld => q~reg0.ENA
clr => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|bit1register:ZREG
d => q~reg0.DATAIN
ld => q~reg0.ENA
clr => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U
a[0] => adder32bit:adder1.a_in[0]
a[0] => and32bit:and1.a_in[0]
a[0] => or32bit:or1.a_in[0]
a[0] => rightshift32bit:lsr1.a_in[0]
a[0] => leftshift32bit:lsl1.a_in[0]
a[1] => adder32bit:adder1.a_in[1]
a[1] => and32bit:and1.a_in[1]
a[1] => or32bit:or1.a_in[1]
a[1] => rightshift32bit:lsr1.a_in[1]
a[1] => leftshift32bit:lsl1.a_in[1]
a[2] => adder32bit:adder1.a_in[2]
a[2] => and32bit:and1.a_in[2]
a[2] => or32bit:or1.a_in[2]
a[2] => rightshift32bit:lsr1.a_in[2]
a[2] => leftshift32bit:lsl1.a_in[2]
a[3] => adder32bit:adder1.a_in[3]
a[3] => and32bit:and1.a_in[3]
a[3] => or32bit:or1.a_in[3]
a[3] => rightshift32bit:lsr1.a_in[3]
a[3] => leftshift32bit:lsl1.a_in[3]
a[4] => adder32bit:adder1.a_in[4]
a[4] => and32bit:and1.a_in[4]
a[4] => or32bit:or1.a_in[4]
a[4] => rightshift32bit:lsr1.a_in[4]
a[4] => leftshift32bit:lsl1.a_in[4]
a[5] => adder32bit:adder1.a_in[5]
a[5] => and32bit:and1.a_in[5]
a[5] => or32bit:or1.a_in[5]
a[5] => rightshift32bit:lsr1.a_in[5]
a[5] => leftshift32bit:lsl1.a_in[5]
a[6] => adder32bit:adder1.a_in[6]
a[6] => and32bit:and1.a_in[6]
a[6] => or32bit:or1.a_in[6]
a[6] => rightshift32bit:lsr1.a_in[6]
a[6] => leftshift32bit:lsl1.a_in[6]
a[7] => adder32bit:adder1.a_in[7]
a[7] => and32bit:and1.a_in[7]
a[7] => or32bit:or1.a_in[7]
a[7] => rightshift32bit:lsr1.a_in[7]
a[7] => leftshift32bit:lsl1.a_in[7]
a[8] => adder32bit:adder1.a_in[8]
a[8] => and32bit:and1.a_in[8]
a[8] => or32bit:or1.a_in[8]
a[8] => rightshift32bit:lsr1.a_in[8]
a[8] => leftshift32bit:lsl1.a_in[8]
a[9] => adder32bit:adder1.a_in[9]
a[9] => and32bit:and1.a_in[9]
a[9] => or32bit:or1.a_in[9]
a[9] => rightshift32bit:lsr1.a_in[9]
a[9] => leftshift32bit:lsl1.a_in[9]
a[10] => adder32bit:adder1.a_in[10]
a[10] => and32bit:and1.a_in[10]
a[10] => or32bit:or1.a_in[10]
a[10] => rightshift32bit:lsr1.a_in[10]
a[10] => leftshift32bit:lsl1.a_in[10]
a[11] => adder32bit:adder1.a_in[11]
a[11] => and32bit:and1.a_in[11]
a[11] => or32bit:or1.a_in[11]
a[11] => rightshift32bit:lsr1.a_in[11]
a[11] => leftshift32bit:lsl1.a_in[11]
a[12] => adder32bit:adder1.a_in[12]
a[12] => and32bit:and1.a_in[12]
a[12] => or32bit:or1.a_in[12]
a[12] => rightshift32bit:lsr1.a_in[12]
a[12] => leftshift32bit:lsl1.a_in[12]
a[13] => adder32bit:adder1.a_in[13]
a[13] => and32bit:and1.a_in[13]
a[13] => or32bit:or1.a_in[13]
a[13] => rightshift32bit:lsr1.a_in[13]
a[13] => leftshift32bit:lsl1.a_in[13]
a[14] => adder32bit:adder1.a_in[14]
a[14] => and32bit:and1.a_in[14]
a[14] => or32bit:or1.a_in[14]
a[14] => rightshift32bit:lsr1.a_in[14]
a[14] => leftshift32bit:lsl1.a_in[14]
a[15] => adder32bit:adder1.a_in[15]
a[15] => and32bit:and1.a_in[15]
a[15] => or32bit:or1.a_in[15]
a[15] => rightshift32bit:lsr1.a_in[15]
a[15] => leftshift32bit:lsl1.a_in[15]
a[16] => adder32bit:adder1.a_in[16]
a[16] => and32bit:and1.a_in[16]
a[16] => or32bit:or1.a_in[16]
a[16] => rightshift32bit:lsr1.a_in[16]
a[16] => leftshift32bit:lsl1.a_in[16]
a[17] => adder32bit:adder1.a_in[17]
a[17] => and32bit:and1.a_in[17]
a[17] => or32bit:or1.a_in[17]
a[17] => rightshift32bit:lsr1.a_in[17]
a[17] => leftshift32bit:lsl1.a_in[17]
a[18] => adder32bit:adder1.a_in[18]
a[18] => and32bit:and1.a_in[18]
a[18] => or32bit:or1.a_in[18]
a[18] => rightshift32bit:lsr1.a_in[18]
a[18] => leftshift32bit:lsl1.a_in[18]
a[19] => adder32bit:adder1.a_in[19]
a[19] => and32bit:and1.a_in[19]
a[19] => or32bit:or1.a_in[19]
a[19] => rightshift32bit:lsr1.a_in[19]
a[19] => leftshift32bit:lsl1.a_in[19]
a[20] => adder32bit:adder1.a_in[20]
a[20] => and32bit:and1.a_in[20]
a[20] => or32bit:or1.a_in[20]
a[20] => rightshift32bit:lsr1.a_in[20]
a[20] => leftshift32bit:lsl1.a_in[20]
a[21] => adder32bit:adder1.a_in[21]
a[21] => and32bit:and1.a_in[21]
a[21] => or32bit:or1.a_in[21]
a[21] => rightshift32bit:lsr1.a_in[21]
a[21] => leftshift32bit:lsl1.a_in[21]
a[22] => adder32bit:adder1.a_in[22]
a[22] => and32bit:and1.a_in[22]
a[22] => or32bit:or1.a_in[22]
a[22] => rightshift32bit:lsr1.a_in[22]
a[22] => leftshift32bit:lsl1.a_in[22]
a[23] => adder32bit:adder1.a_in[23]
a[23] => and32bit:and1.a_in[23]
a[23] => or32bit:or1.a_in[23]
a[23] => rightshift32bit:lsr1.a_in[23]
a[23] => leftshift32bit:lsl1.a_in[23]
a[24] => adder32bit:adder1.a_in[24]
a[24] => and32bit:and1.a_in[24]
a[24] => or32bit:or1.a_in[24]
a[24] => rightshift32bit:lsr1.a_in[24]
a[24] => leftshift32bit:lsl1.a_in[24]
a[25] => adder32bit:adder1.a_in[25]
a[25] => and32bit:and1.a_in[25]
a[25] => or32bit:or1.a_in[25]
a[25] => rightshift32bit:lsr1.a_in[25]
a[25] => leftshift32bit:lsl1.a_in[25]
a[26] => adder32bit:adder1.a_in[26]
a[26] => and32bit:and1.a_in[26]
a[26] => or32bit:or1.a_in[26]
a[26] => rightshift32bit:lsr1.a_in[26]
a[26] => leftshift32bit:lsl1.a_in[26]
a[27] => adder32bit:adder1.a_in[27]
a[27] => and32bit:and1.a_in[27]
a[27] => or32bit:or1.a_in[27]
a[27] => rightshift32bit:lsr1.a_in[27]
a[27] => leftshift32bit:lsl1.a_in[27]
a[28] => adder32bit:adder1.a_in[28]
a[28] => and32bit:and1.a_in[28]
a[28] => or32bit:or1.a_in[28]
a[28] => rightshift32bit:lsr1.a_in[28]
a[28] => leftshift32bit:lsl1.a_in[28]
a[29] => adder32bit:adder1.a_in[29]
a[29] => and32bit:and1.a_in[29]
a[29] => or32bit:or1.a_in[29]
a[29] => rightshift32bit:lsr1.a_in[29]
a[29] => leftshift32bit:lsl1.a_in[29]
a[30] => adder32bit:adder1.a_in[30]
a[30] => and32bit:and1.a_in[30]
a[30] => or32bit:or1.a_in[30]
a[30] => rightshift32bit:lsr1.a_in[30]
a[30] => leftshift32bit:lsl1.a_in[30]
a[31] => adder32bit:adder1.a_in[31]
a[31] => and32bit:and1.a_in[31]
a[31] => or32bit:or1.a_in[31]
a[31] => rightshift32bit:lsr1.a_in[31]
a[31] => leftshift32bit:lsl1.a_in[31]
b[0] => and32bit:and1.b_in[0]
b[0] => or32bit:or1.b_in[0]
b[0] => mux2to1:negMux.in0[0]
b[0] => not32bit:notber.x[0]
b[1] => and32bit:and1.b_in[1]
b[1] => or32bit:or1.b_in[1]
b[1] => mux2to1:negMux.in0[1]
b[1] => not32bit:notber.x[1]
b[2] => and32bit:and1.b_in[2]
b[2] => or32bit:or1.b_in[2]
b[2] => mux2to1:negMux.in0[2]
b[2] => not32bit:notber.x[2]
b[3] => and32bit:and1.b_in[3]
b[3] => or32bit:or1.b_in[3]
b[3] => mux2to1:negMux.in0[3]
b[3] => not32bit:notber.x[3]
b[4] => and32bit:and1.b_in[4]
b[4] => or32bit:or1.b_in[4]
b[4] => mux2to1:negMux.in0[4]
b[4] => not32bit:notber.x[4]
b[5] => and32bit:and1.b_in[5]
b[5] => or32bit:or1.b_in[5]
b[5] => mux2to1:negMux.in0[5]
b[5] => not32bit:notber.x[5]
b[6] => and32bit:and1.b_in[6]
b[6] => or32bit:or1.b_in[6]
b[6] => mux2to1:negMux.in0[6]
b[6] => not32bit:notber.x[6]
b[7] => and32bit:and1.b_in[7]
b[7] => or32bit:or1.b_in[7]
b[7] => mux2to1:negMux.in0[7]
b[7] => not32bit:notber.x[7]
b[8] => and32bit:and1.b_in[8]
b[8] => or32bit:or1.b_in[8]
b[8] => mux2to1:negMux.in0[8]
b[8] => not32bit:notber.x[8]
b[9] => and32bit:and1.b_in[9]
b[9] => or32bit:or1.b_in[9]
b[9] => mux2to1:negMux.in0[9]
b[9] => not32bit:notber.x[9]
b[10] => and32bit:and1.b_in[10]
b[10] => or32bit:or1.b_in[10]
b[10] => mux2to1:negMux.in0[10]
b[10] => not32bit:notber.x[10]
b[11] => and32bit:and1.b_in[11]
b[11] => or32bit:or1.b_in[11]
b[11] => mux2to1:negMux.in0[11]
b[11] => not32bit:notber.x[11]
b[12] => and32bit:and1.b_in[12]
b[12] => or32bit:or1.b_in[12]
b[12] => mux2to1:negMux.in0[12]
b[12] => not32bit:notber.x[12]
b[13] => and32bit:and1.b_in[13]
b[13] => or32bit:or1.b_in[13]
b[13] => mux2to1:negMux.in0[13]
b[13] => not32bit:notber.x[13]
b[14] => and32bit:and1.b_in[14]
b[14] => or32bit:or1.b_in[14]
b[14] => mux2to1:negMux.in0[14]
b[14] => not32bit:notber.x[14]
b[15] => and32bit:and1.b_in[15]
b[15] => or32bit:or1.b_in[15]
b[15] => mux2to1:negMux.in0[15]
b[15] => not32bit:notber.x[15]
b[16] => and32bit:and1.b_in[16]
b[16] => or32bit:or1.b_in[16]
b[16] => mux2to1:negMux.in0[16]
b[16] => not32bit:notber.x[16]
b[17] => and32bit:and1.b_in[17]
b[17] => or32bit:or1.b_in[17]
b[17] => mux2to1:negMux.in0[17]
b[17] => not32bit:notber.x[17]
b[18] => and32bit:and1.b_in[18]
b[18] => or32bit:or1.b_in[18]
b[18] => mux2to1:negMux.in0[18]
b[18] => not32bit:notber.x[18]
b[19] => and32bit:and1.b_in[19]
b[19] => or32bit:or1.b_in[19]
b[19] => mux2to1:negMux.in0[19]
b[19] => not32bit:notber.x[19]
b[20] => and32bit:and1.b_in[20]
b[20] => or32bit:or1.b_in[20]
b[20] => mux2to1:negMux.in0[20]
b[20] => not32bit:notber.x[20]
b[21] => and32bit:and1.b_in[21]
b[21] => or32bit:or1.b_in[21]
b[21] => mux2to1:negMux.in0[21]
b[21] => not32bit:notber.x[21]
b[22] => and32bit:and1.b_in[22]
b[22] => or32bit:or1.b_in[22]
b[22] => mux2to1:negMux.in0[22]
b[22] => not32bit:notber.x[22]
b[23] => and32bit:and1.b_in[23]
b[23] => or32bit:or1.b_in[23]
b[23] => mux2to1:negMux.in0[23]
b[23] => not32bit:notber.x[23]
b[24] => and32bit:and1.b_in[24]
b[24] => or32bit:or1.b_in[24]
b[24] => mux2to1:negMux.in0[24]
b[24] => not32bit:notber.x[24]
b[25] => and32bit:and1.b_in[25]
b[25] => or32bit:or1.b_in[25]
b[25] => mux2to1:negMux.in0[25]
b[25] => not32bit:notber.x[25]
b[26] => and32bit:and1.b_in[26]
b[26] => or32bit:or1.b_in[26]
b[26] => mux2to1:negMux.in0[26]
b[26] => not32bit:notber.x[26]
b[27] => and32bit:and1.b_in[27]
b[27] => or32bit:or1.b_in[27]
b[27] => mux2to1:negMux.in0[27]
b[27] => not32bit:notber.x[27]
b[28] => and32bit:and1.b_in[28]
b[28] => or32bit:or1.b_in[28]
b[28] => mux2to1:negMux.in0[28]
b[28] => not32bit:notber.x[28]
b[29] => and32bit:and1.b_in[29]
b[29] => or32bit:or1.b_in[29]
b[29] => mux2to1:negMux.in0[29]
b[29] => not32bit:notber.x[29]
b[30] => and32bit:and1.b_in[30]
b[30] => or32bit:or1.b_in[30]
b[30] => mux2to1:negMux.in0[30]
b[30] => not32bit:notber.x[30]
b[31] => and32bit:and1.b_in[31]
b[31] => or32bit:or1.b_in[31]
b[31] => mux2to1:negMux.in0[31]
b[31] => not32bit:notber.x[31]
operation[0] => mux8to1:mux1.sel[0]
operation[1] => mux8to1:mux1.sel[1]
operation[2] => mux8to1:mux1.sel[2]
operation[2] => adder32bit:adder1.c_in
operation[2] => mux2to1:negMux.sel
result[0] <> result[0]~31
result[1] <> result[1]~30
result[2] <> result[2]~29
result[3] <> result[3]~28
result[4] <> result[4]~27
result[5] <> result[5]~26
result[6] <> result[6]~25
result[7] <> result[7]~24
result[8] <> result[8]~23
result[9] <> result[9]~22
result[10] <> result[10]~21
result[11] <> result[11]~20
result[12] <> result[12]~19
result[13] <> result[13]~18
result[14] <> result[14]~17
result[15] <> result[15]~16
result[16] <> result[16]~15
result[17] <> result[17]~14
result[18] <> result[18]~13
result[19] <> result[19]~12
result[20] <> result[20]~11
result[21] <> result[21]~10
result[22] <> result[22]~9
result[23] <> result[23]~8
result[24] <> result[24]~7
result[25] <> result[25]~6
result[26] <> result[26]~5
result[27] <> result[27]~4
result[28] <> result[28]~3
result[29] <> result[29]~2
result[30] <> result[30]~1
result[31] <> result[31]~0
carry_out <= adder32bit:adder1.c_out
zero <= zero~30.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U|mux8to1:mux1
in0[0] => Mux31.IN0
in0[1] => Mux30.IN0
in0[2] => Mux29.IN0
in0[3] => Mux28.IN0
in0[4] => Mux27.IN0
in0[5] => Mux26.IN0
in0[6] => Mux25.IN0
in0[7] => Mux24.IN0
in0[8] => Mux23.IN0
in0[9] => Mux22.IN0
in0[10] => Mux21.IN0
in0[11] => Mux20.IN0
in0[12] => Mux19.IN0
in0[13] => Mux18.IN0
in0[14] => Mux17.IN0
in0[15] => Mux16.IN0
in0[16] => Mux15.IN0
in0[17] => Mux14.IN0
in0[18] => Mux13.IN0
in0[19] => Mux12.IN0
in0[20] => Mux11.IN0
in0[21] => Mux10.IN0
in0[22] => Mux9.IN0
in0[23] => Mux8.IN0
in0[24] => Mux7.IN0
in0[25] => Mux6.IN0
in0[26] => Mux5.IN0
in0[27] => Mux4.IN0
in0[28] => Mux3.IN0
in0[29] => Mux2.IN0
in0[30] => Mux1.IN0
in0[31] => Mux0.IN0
in1[0] => Mux31.IN1
in1[1] => Mux30.IN1
in1[2] => Mux29.IN1
in1[3] => Mux28.IN1
in1[4] => Mux27.IN1
in1[5] => Mux26.IN1
in1[6] => Mux25.IN1
in1[7] => Mux24.IN1
in1[8] => Mux23.IN1
in1[9] => Mux22.IN1
in1[10] => Mux21.IN1
in1[11] => Mux20.IN1
in1[12] => Mux19.IN1
in1[13] => Mux18.IN1
in1[14] => Mux17.IN1
in1[15] => Mux16.IN1
in1[16] => Mux15.IN1
in1[17] => Mux14.IN1
in1[18] => Mux13.IN1
in1[19] => Mux12.IN1
in1[20] => Mux11.IN1
in1[21] => Mux10.IN1
in1[22] => Mux9.IN1
in1[23] => Mux8.IN1
in1[24] => Mux7.IN1
in1[25] => Mux6.IN1
in1[26] => Mux5.IN1
in1[27] => Mux4.IN1
in1[28] => Mux3.IN1
in1[29] => Mux2.IN1
in1[30] => Mux1.IN1
in1[31] => Mux0.IN1
in2[0] => Mux31.IN2
in2[1] => Mux30.IN2
in2[2] => Mux29.IN2
in2[3] => Mux28.IN2
in2[4] => Mux27.IN2
in2[5] => Mux26.IN2
in2[6] => Mux25.IN2
in2[7] => Mux24.IN2
in2[8] => Mux23.IN2
in2[9] => Mux22.IN2
in2[10] => Mux21.IN2
in2[11] => Mux20.IN2
in2[12] => Mux19.IN2
in2[13] => Mux18.IN2
in2[14] => Mux17.IN2
in2[15] => Mux16.IN2
in2[16] => Mux15.IN2
in2[17] => Mux14.IN2
in2[18] => Mux13.IN2
in2[19] => Mux12.IN2
in2[20] => Mux11.IN2
in2[21] => Mux10.IN2
in2[22] => Mux9.IN2
in2[23] => Mux8.IN2
in2[24] => Mux7.IN2
in2[25] => Mux6.IN2
in2[26] => Mux5.IN2
in2[27] => Mux4.IN2
in2[28] => Mux3.IN2
in2[29] => Mux2.IN2
in2[30] => Mux1.IN2
in2[31] => Mux0.IN2
in3[0] => Mux31.IN3
in3[1] => Mux30.IN3
in3[2] => Mux29.IN3
in3[3] => Mux28.IN3
in3[4] => Mux27.IN3
in3[5] => Mux26.IN3
in3[6] => Mux25.IN3
in3[7] => Mux24.IN3
in3[8] => Mux23.IN3
in3[9] => Mux22.IN3
in3[10] => Mux21.IN3
in3[11] => Mux20.IN3
in3[12] => Mux19.IN3
in3[13] => Mux18.IN3
in3[14] => Mux17.IN3
in3[15] => Mux16.IN3
in3[16] => Mux15.IN3
in3[17] => Mux14.IN3
in3[18] => Mux13.IN3
in3[19] => Mux12.IN3
in3[20] => Mux11.IN3
in3[21] => Mux10.IN3
in3[22] => Mux9.IN3
in3[23] => Mux8.IN3
in3[24] => Mux7.IN3
in3[25] => Mux6.IN3
in3[26] => Mux5.IN3
in3[27] => Mux4.IN3
in3[28] => Mux3.IN3
in3[29] => Mux2.IN3
in3[30] => Mux1.IN3
in3[31] => Mux0.IN3
in4[0] => Mux31.IN4
in4[1] => Mux30.IN4
in4[2] => Mux29.IN4
in4[3] => Mux28.IN4
in4[4] => Mux27.IN4
in4[5] => Mux26.IN4
in4[6] => Mux25.IN4
in4[7] => Mux24.IN4
in4[8] => Mux23.IN4
in4[9] => Mux22.IN4
in4[10] => Mux21.IN4
in4[11] => Mux20.IN4
in4[12] => Mux19.IN4
in4[13] => Mux18.IN4
in4[14] => Mux17.IN4
in4[15] => Mux16.IN4
in4[16] => Mux15.IN4
in4[17] => Mux14.IN4
in4[18] => Mux13.IN4
in4[19] => Mux12.IN4
in4[20] => Mux11.IN4
in4[21] => Mux10.IN4
in4[22] => Mux9.IN4
in4[23] => Mux8.IN4
in4[24] => Mux7.IN4
in4[25] => Mux6.IN4
in4[26] => Mux5.IN4
in4[27] => Mux4.IN4
in4[28] => Mux3.IN4
in4[29] => Mux2.IN4
in4[30] => Mux1.IN4
in4[31] => Mux0.IN4
in5[0] => Mux31.IN5
in5[1] => Mux30.IN5
in5[2] => Mux29.IN5
in5[3] => Mux28.IN5
in5[4] => Mux27.IN5
in5[5] => Mux26.IN5
in5[6] => Mux25.IN5
in5[7] => Mux24.IN5
in5[8] => Mux23.IN5
in5[9] => Mux22.IN5
in5[10] => Mux21.IN5
in5[11] => Mux20.IN5
in5[12] => Mux19.IN5
in5[13] => Mux18.IN5
in5[14] => Mux17.IN5
in5[15] => Mux16.IN5
in5[16] => Mux15.IN5
in5[17] => Mux14.IN5
in5[18] => Mux13.IN5
in5[19] => Mux12.IN5
in5[20] => Mux11.IN5
in5[21] => Mux10.IN5
in5[22] => Mux9.IN5
in5[23] => Mux8.IN5
in5[24] => Mux7.IN5
in5[25] => Mux6.IN5
in5[26] => Mux5.IN5
in5[27] => Mux4.IN5
in5[28] => Mux3.IN5
in5[29] => Mux2.IN5
in5[30] => Mux1.IN5
in5[31] => Mux0.IN5
in6[0] => Mux31.IN6
in6[1] => Mux30.IN6
in6[2] => Mux29.IN6
in6[3] => Mux28.IN6
in6[4] => Mux27.IN6
in6[5] => Mux26.IN6
in6[6] => Mux25.IN6
in6[7] => Mux24.IN6
in6[8] => Mux23.IN6
in6[9] => Mux22.IN6
in6[10] => Mux21.IN6
in6[11] => Mux20.IN6
in6[12] => Mux19.IN6
in6[13] => Mux18.IN6
in6[14] => Mux17.IN6
in6[15] => Mux16.IN6
in6[16] => Mux15.IN6
in6[17] => Mux14.IN6
in6[18] => Mux13.IN6
in6[19] => Mux12.IN6
in6[20] => Mux11.IN6
in6[21] => Mux10.IN6
in6[22] => Mux9.IN6
in6[23] => Mux8.IN6
in6[24] => Mux7.IN6
in6[25] => Mux6.IN6
in6[26] => Mux5.IN6
in6[27] => Mux4.IN6
in6[28] => Mux3.IN6
in6[29] => Mux2.IN6
in6[30] => Mux1.IN6
in6[31] => Mux0.IN6
in7[0] => Mux31.IN7
in7[1] => Mux30.IN7
in7[2] => Mux29.IN7
in7[3] => Mux28.IN7
in7[4] => Mux27.IN7
in7[5] => Mux26.IN7
in7[6] => Mux25.IN7
in7[7] => Mux24.IN7
in7[8] => Mux23.IN7
in7[9] => Mux22.IN7
in7[10] => Mux21.IN7
in7[11] => Mux20.IN7
in7[12] => Mux19.IN7
in7[13] => Mux18.IN7
in7[14] => Mux17.IN7
in7[15] => Mux16.IN7
in7[16] => Mux15.IN7
in7[17] => Mux14.IN7
in7[18] => Mux13.IN7
in7[19] => Mux12.IN7
in7[20] => Mux11.IN7
in7[21] => Mux10.IN7
in7[22] => Mux9.IN7
in7[23] => Mux8.IN7
in7[24] => Mux7.IN7
in7[25] => Mux6.IN7
in7[26] => Mux5.IN7
in7[27] => Mux4.IN7
in7[28] => Mux3.IN7
in7[29] => Mux2.IN7
in7[30] => Mux1.IN7
in7[31] => Mux0.IN7
sel[0] => Mux0.IN10
sel[0] => Mux1.IN10
sel[0] => Mux2.IN10
sel[0] => Mux3.IN10
sel[0] => Mux4.IN10
sel[0] => Mux5.IN10
sel[0] => Mux6.IN10
sel[0] => Mux7.IN10
sel[0] => Mux8.IN10
sel[0] => Mux9.IN10
sel[0] => Mux10.IN10
sel[0] => Mux11.IN10
sel[0] => Mux12.IN10
sel[0] => Mux13.IN10
sel[0] => Mux14.IN10
sel[0] => Mux15.IN10
sel[0] => Mux16.IN10
sel[0] => Mux17.IN10
sel[0] => Mux18.IN10
sel[0] => Mux19.IN10
sel[0] => Mux20.IN10
sel[0] => Mux21.IN10
sel[0] => Mux22.IN10
sel[0] => Mux23.IN10
sel[0] => Mux24.IN10
sel[0] => Mux25.IN10
sel[0] => Mux26.IN10
sel[0] => Mux27.IN10
sel[0] => Mux28.IN10
sel[0] => Mux29.IN10
sel[0] => Mux30.IN10
sel[0] => Mux31.IN10
sel[1] => Mux0.IN9
sel[1] => Mux1.IN9
sel[1] => Mux2.IN9
sel[1] => Mux3.IN9
sel[1] => Mux4.IN9
sel[1] => Mux5.IN9
sel[1] => Mux6.IN9
sel[1] => Mux7.IN9
sel[1] => Mux8.IN9
sel[1] => Mux9.IN9
sel[1] => Mux10.IN9
sel[1] => Mux11.IN9
sel[1] => Mux12.IN9
sel[1] => Mux13.IN9
sel[1] => Mux14.IN9
sel[1] => Mux15.IN9
sel[1] => Mux16.IN9
sel[1] => Mux17.IN9
sel[1] => Mux18.IN9
sel[1] => Mux19.IN9
sel[1] => Mux20.IN9
sel[1] => Mux21.IN9
sel[1] => Mux22.IN9
sel[1] => Mux23.IN9
sel[1] => Mux24.IN9
sel[1] => Mux25.IN9
sel[1] => Mux26.IN9
sel[1] => Mux27.IN9
sel[1] => Mux28.IN9
sel[1] => Mux29.IN9
sel[1] => Mux30.IN9
sel[1] => Mux31.IN9
sel[2] => Mux0.IN8
sel[2] => Mux1.IN8
sel[2] => Mux2.IN8
sel[2] => Mux3.IN8
sel[2] => Mux4.IN8
sel[2] => Mux5.IN8
sel[2] => Mux6.IN8
sel[2] => Mux7.IN8
sel[2] => Mux8.IN8
sel[2] => Mux9.IN8
sel[2] => Mux10.IN8
sel[2] => Mux11.IN8
sel[2] => Mux12.IN8
sel[2] => Mux13.IN8
sel[2] => Mux14.IN8
sel[2] => Mux15.IN8
sel[2] => Mux16.IN8
sel[2] => Mux17.IN8
sel[2] => Mux18.IN8
sel[2] => Mux19.IN8
sel[2] => Mux20.IN8
sel[2] => Mux21.IN8
sel[2] => Mux22.IN8
sel[2] => Mux23.IN8
sel[2] => Mux24.IN8
sel[2] => Mux25.IN8
sel[2] => Mux26.IN8
sel[2] => Mux27.IN8
sel[2] => Mux28.IN8
sel[2] => Mux29.IN8
sel[2] => Mux30.IN8
sel[2] => Mux31.IN8
y[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U|adder32bit:adder1
a_in[0] => fulladder:p1.a
a_in[1] => fulladder:p2.a
a_in[2] => fulladder:p3.a
a_in[3] => fulladder:p4.a
a_in[4] => fulladder:p5.a
a_in[5] => fulladder:p6.a
a_in[6] => fulladder:p7.a
a_in[7] => fulladder:p8.a
a_in[8] => fulladder:p9.a
a_in[9] => fulladder:p10.a
a_in[10] => fulladder:p11.a
a_in[11] => fulladder:p12.a
a_in[12] => fulladder:p13.a
a_in[13] => fulladder:p14.a
a_in[14] => fulladder:p15.a
a_in[15] => fulladder:p16.a
a_in[16] => fulladder:p17.a
a_in[17] => fulladder:p18.a
a_in[18] => fulladder:p19.a
a_in[19] => fulladder:p20.a
a_in[20] => fulladder:p21.a
a_in[21] => fulladder:p22.a
a_in[22] => fulladder:p23.a
a_in[23] => fulladder:p24.a
a_in[24] => fulladder:p25.a
a_in[25] => fulladder:p26.a
a_in[26] => fulladder:p27.a
a_in[27] => fulladder:p28.a
a_in[28] => fulladder:p29.a
a_in[29] => fulladder:p30.a
a_in[30] => fulladder:p31.a
a_in[31] => fulladder:p32.a
b_in[0] => fulladder:p1.b
b_in[1] => fulladder:p2.b
b_in[2] => fulladder:p3.b
b_in[3] => fulladder:p4.b
b_in[4] => fulladder:p5.b
b_in[5] => fulladder:p6.b
b_in[6] => fulladder:p7.b
b_in[7] => fulladder:p8.b
b_in[8] => fulladder:p9.b
b_in[9] => fulladder:p10.b
b_in[10] => fulladder:p11.b
b_in[11] => fulladder:p12.b
b_in[12] => fulladder:p13.b
b_in[13] => fulladder:p14.b
b_in[14] => fulladder:p15.b
b_in[15] => fulladder:p16.b
b_in[16] => fulladder:p17.b
b_in[17] => fulladder:p18.b
b_in[18] => fulladder:p19.b
b_in[19] => fulladder:p20.b
b_in[20] => fulladder:p21.b
b_in[21] => fulladder:p22.b
b_in[22] => fulladder:p23.b
b_in[23] => fulladder:p24.b
b_in[24] => fulladder:p25.b
b_in[25] => fulladder:p26.b
b_in[26] => fulladder:p27.b
b_in[27] => fulladder:p28.b
b_in[28] => fulladder:p29.b
b_in[29] => fulladder:p30.b
b_in[30] => fulladder:p31.b
b_in[31] => fulladder:p32.b
c_in => fulladder:p1.cin
result[0] <= fulladder:p1.sum
result[1] <= fulladder:p2.sum
result[2] <= fulladder:p3.sum
result[3] <= fulladder:p4.sum
result[4] <= fulladder:p5.sum
result[5] <= fulladder:p6.sum
result[6] <= fulladder:p7.sum
result[7] <= fulladder:p8.sum
result[8] <= fulladder:p9.sum
result[9] <= fulladder:p10.sum
result[10] <= fulladder:p11.sum
result[11] <= fulladder:p12.sum
result[12] <= fulladder:p13.sum
result[13] <= fulladder:p14.sum
result[14] <= fulladder:p15.sum
result[15] <= fulladder:p16.sum
result[16] <= fulladder:p17.sum
result[17] <= fulladder:p18.sum
result[18] <= fulladder:p19.sum
result[19] <= fulladder:p20.sum
result[20] <= fulladder:p21.sum
result[21] <= fulladder:p22.sum
result[22] <= fulladder:p23.sum
result[23] <= fulladder:p24.sum
result[24] <= fulladder:p25.sum
result[25] <= fulladder:p26.sum
result[26] <= fulladder:p27.sum
result[27] <= fulladder:p28.sum
result[28] <= fulladder:p29.sum
result[29] <= fulladder:p30.sum
result[30] <= fulladder:p31.sum
result[31] <= fulladder:p32.sum
c_out <= fulladder:p32.cout


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U|adder32bit:adder1|fulladder:p1
a => sum~0.IN0
a => cout~0.IN0
b => sum~0.IN1
b => cout~0.IN1
cin => sum~1.IN1
cin => cout~1.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~2.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U|adder32bit:adder1|fulladder:p2
a => sum~0.IN0
a => cout~0.IN0
b => sum~0.IN1
b => cout~0.IN1
cin => sum~1.IN1
cin => cout~1.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~2.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U|adder32bit:adder1|fulladder:p3
a => sum~0.IN0
a => cout~0.IN0
b => sum~0.IN1
b => cout~0.IN1
cin => sum~1.IN1
cin => cout~1.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~2.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U|adder32bit:adder1|fulladder:p4
a => sum~0.IN0
a => cout~0.IN0
b => sum~0.IN1
b => cout~0.IN1
cin => sum~1.IN1
cin => cout~1.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~2.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U|adder32bit:adder1|fulladder:p5
a => sum~0.IN0
a => cout~0.IN0
b => sum~0.IN1
b => cout~0.IN1
cin => sum~1.IN1
cin => cout~1.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~2.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U|adder32bit:adder1|fulladder:p6
a => sum~0.IN0
a => cout~0.IN0
b => sum~0.IN1
b => cout~0.IN1
cin => sum~1.IN1
cin => cout~1.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~2.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U|adder32bit:adder1|fulladder:p7
a => sum~0.IN0
a => cout~0.IN0
b => sum~0.IN1
b => cout~0.IN1
cin => sum~1.IN1
cin => cout~1.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~2.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U|adder32bit:adder1|fulladder:p8
a => sum~0.IN0
a => cout~0.IN0
b => sum~0.IN1
b => cout~0.IN1
cin => sum~1.IN1
cin => cout~1.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~2.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U|adder32bit:adder1|fulladder:p9
a => sum~0.IN0
a => cout~0.IN0
b => sum~0.IN1
b => cout~0.IN1
cin => sum~1.IN1
cin => cout~1.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~2.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U|adder32bit:adder1|fulladder:p10
a => sum~0.IN0
a => cout~0.IN0
b => sum~0.IN1
b => cout~0.IN1
cin => sum~1.IN1
cin => cout~1.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~2.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U|adder32bit:adder1|fulladder:p11
a => sum~0.IN0
a => cout~0.IN0
b => sum~0.IN1
b => cout~0.IN1
cin => sum~1.IN1
cin => cout~1.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~2.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U|adder32bit:adder1|fulladder:p12
a => sum~0.IN0
a => cout~0.IN0
b => sum~0.IN1
b => cout~0.IN1
cin => sum~1.IN1
cin => cout~1.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~2.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U|adder32bit:adder1|fulladder:p13
a => sum~0.IN0
a => cout~0.IN0
b => sum~0.IN1
b => cout~0.IN1
cin => sum~1.IN1
cin => cout~1.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~2.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U|adder32bit:adder1|fulladder:p14
a => sum~0.IN0
a => cout~0.IN0
b => sum~0.IN1
b => cout~0.IN1
cin => sum~1.IN1
cin => cout~1.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~2.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U|adder32bit:adder1|fulladder:p15
a => sum~0.IN0
a => cout~0.IN0
b => sum~0.IN1
b => cout~0.IN1
cin => sum~1.IN1
cin => cout~1.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~2.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U|adder32bit:adder1|fulladder:p16
a => sum~0.IN0
a => cout~0.IN0
b => sum~0.IN1
b => cout~0.IN1
cin => sum~1.IN1
cin => cout~1.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~2.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U|adder32bit:adder1|fulladder:p17
a => sum~0.IN0
a => cout~0.IN0
b => sum~0.IN1
b => cout~0.IN1
cin => sum~1.IN1
cin => cout~1.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~2.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U|adder32bit:adder1|fulladder:p18
a => sum~0.IN0
a => cout~0.IN0
b => sum~0.IN1
b => cout~0.IN1
cin => sum~1.IN1
cin => cout~1.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~2.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U|adder32bit:adder1|fulladder:p19
a => sum~0.IN0
a => cout~0.IN0
b => sum~0.IN1
b => cout~0.IN1
cin => sum~1.IN1
cin => cout~1.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~2.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U|adder32bit:adder1|fulladder:p20
a => sum~0.IN0
a => cout~0.IN0
b => sum~0.IN1
b => cout~0.IN1
cin => sum~1.IN1
cin => cout~1.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~2.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U|adder32bit:adder1|fulladder:p21
a => sum~0.IN0
a => cout~0.IN0
b => sum~0.IN1
b => cout~0.IN1
cin => sum~1.IN1
cin => cout~1.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~2.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U|adder32bit:adder1|fulladder:p22
a => sum~0.IN0
a => cout~0.IN0
b => sum~0.IN1
b => cout~0.IN1
cin => sum~1.IN1
cin => cout~1.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~2.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U|adder32bit:adder1|fulladder:p23
a => sum~0.IN0
a => cout~0.IN0
b => sum~0.IN1
b => cout~0.IN1
cin => sum~1.IN1
cin => cout~1.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~2.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U|adder32bit:adder1|fulladder:p24
a => sum~0.IN0
a => cout~0.IN0
b => sum~0.IN1
b => cout~0.IN1
cin => sum~1.IN1
cin => cout~1.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~2.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U|adder32bit:adder1|fulladder:p25
a => sum~0.IN0
a => cout~0.IN0
b => sum~0.IN1
b => cout~0.IN1
cin => sum~1.IN1
cin => cout~1.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~2.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U|adder32bit:adder1|fulladder:p26
a => sum~0.IN0
a => cout~0.IN0
b => sum~0.IN1
b => cout~0.IN1
cin => sum~1.IN1
cin => cout~1.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~2.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U|adder32bit:adder1|fulladder:p27
a => sum~0.IN0
a => cout~0.IN0
b => sum~0.IN1
b => cout~0.IN1
cin => sum~1.IN1
cin => cout~1.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~2.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U|adder32bit:adder1|fulladder:p28
a => sum~0.IN0
a => cout~0.IN0
b => sum~0.IN1
b => cout~0.IN1
cin => sum~1.IN1
cin => cout~1.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~2.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U|adder32bit:adder1|fulladder:p29
a => sum~0.IN0
a => cout~0.IN0
b => sum~0.IN1
b => cout~0.IN1
cin => sum~1.IN1
cin => cout~1.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~2.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U|adder32bit:adder1|fulladder:p30
a => sum~0.IN0
a => cout~0.IN0
b => sum~0.IN1
b => cout~0.IN1
cin => sum~1.IN1
cin => cout~1.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~2.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U|adder32bit:adder1|fulladder:p31
a => sum~0.IN0
a => cout~0.IN0
b => sum~0.IN1
b => cout~0.IN1
cin => sum~1.IN1
cin => cout~1.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~2.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U|adder32bit:adder1|fulladder:p32
a => sum~0.IN0
a => cout~0.IN0
b => sum~0.IN1
b => cout~0.IN1
cin => sum~1.IN1
cin => cout~1.IN1
sum <= sum~1.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~2.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U|and32bit:and1
a_in[0] => result~0.IN0
a_in[1] => result~1.IN0
a_in[2] => result~2.IN0
a_in[3] => result~3.IN0
a_in[4] => result~4.IN0
a_in[5] => result~5.IN0
a_in[6] => result~6.IN0
a_in[7] => result~7.IN0
a_in[8] => result~8.IN0
a_in[9] => result~9.IN0
a_in[10] => result~10.IN0
a_in[11] => result~11.IN0
a_in[12] => result~12.IN0
a_in[13] => result~13.IN0
a_in[14] => result~14.IN0
a_in[15] => result~15.IN0
a_in[16] => result~16.IN0
a_in[17] => result~17.IN0
a_in[18] => result~18.IN0
a_in[19] => result~19.IN0
a_in[20] => result~20.IN0
a_in[21] => result~21.IN0
a_in[22] => result~22.IN0
a_in[23] => result~23.IN0
a_in[24] => result~24.IN0
a_in[25] => result~25.IN0
a_in[26] => result~26.IN0
a_in[27] => result~27.IN0
a_in[28] => result~28.IN0
a_in[29] => result~29.IN0
a_in[30] => result~30.IN0
a_in[31] => result~31.IN0
b_in[0] => result~0.IN1
b_in[1] => result~1.IN1
b_in[2] => result~2.IN1
b_in[3] => result~3.IN1
b_in[4] => result~4.IN1
b_in[5] => result~5.IN1
b_in[6] => result~6.IN1
b_in[7] => result~7.IN1
b_in[8] => result~8.IN1
b_in[9] => result~9.IN1
b_in[10] => result~10.IN1
b_in[11] => result~11.IN1
b_in[12] => result~12.IN1
b_in[13] => result~13.IN1
b_in[14] => result~14.IN1
b_in[15] => result~15.IN1
b_in[16] => result~16.IN1
b_in[17] => result~17.IN1
b_in[18] => result~18.IN1
b_in[19] => result~19.IN1
b_in[20] => result~20.IN1
b_in[21] => result~21.IN1
b_in[22] => result~22.IN1
b_in[23] => result~23.IN1
b_in[24] => result~24.IN1
b_in[25] => result~25.IN1
b_in[26] => result~26.IN1
b_in[27] => result~27.IN1
b_in[28] => result~28.IN1
b_in[29] => result~29.IN1
b_in[30] => result~30.IN1
b_in[31] => result~31.IN1
result[0] <= result~0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result~1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result~3.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result~5.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result~6.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result~7.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result~8.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result~10.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result~11.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result~12.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result~13.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result~14.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result~15.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result~16.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result~17.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result~18.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result~19.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result~20.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result~21.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result~22.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result~23.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result~24.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result~25.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result~26.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result~27.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result~28.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result~29.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result~30.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result~31.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U|or32bit:or1
a_in[0] => result~0.IN0
a_in[1] => result~1.IN0
a_in[2] => result~2.IN0
a_in[3] => result~3.IN0
a_in[4] => result~4.IN0
a_in[5] => result~5.IN0
a_in[6] => result~6.IN0
a_in[7] => result~7.IN0
a_in[8] => result~8.IN0
a_in[9] => result~9.IN0
a_in[10] => result~10.IN0
a_in[11] => result~11.IN0
a_in[12] => result~12.IN0
a_in[13] => result~13.IN0
a_in[14] => result~14.IN0
a_in[15] => result~15.IN0
a_in[16] => result~16.IN0
a_in[17] => result~17.IN0
a_in[18] => result~18.IN0
a_in[19] => result~19.IN0
a_in[20] => result~20.IN0
a_in[21] => result~21.IN0
a_in[22] => result~22.IN0
a_in[23] => result~23.IN0
a_in[24] => result~24.IN0
a_in[25] => result~25.IN0
a_in[26] => result~26.IN0
a_in[27] => result~27.IN0
a_in[28] => result~28.IN0
a_in[29] => result~29.IN0
a_in[30] => result~30.IN0
a_in[31] => result~31.IN0
b_in[0] => result~0.IN1
b_in[1] => result~1.IN1
b_in[2] => result~2.IN1
b_in[3] => result~3.IN1
b_in[4] => result~4.IN1
b_in[5] => result~5.IN1
b_in[6] => result~6.IN1
b_in[7] => result~7.IN1
b_in[8] => result~8.IN1
b_in[9] => result~9.IN1
b_in[10] => result~10.IN1
b_in[11] => result~11.IN1
b_in[12] => result~12.IN1
b_in[13] => result~13.IN1
b_in[14] => result~14.IN1
b_in[15] => result~15.IN1
b_in[16] => result~16.IN1
b_in[17] => result~17.IN1
b_in[18] => result~18.IN1
b_in[19] => result~19.IN1
b_in[20] => result~20.IN1
b_in[21] => result~21.IN1
b_in[22] => result~22.IN1
b_in[23] => result~23.IN1
b_in[24] => result~24.IN1
b_in[25] => result~25.IN1
b_in[26] => result~26.IN1
b_in[27] => result~27.IN1
b_in[28] => result~28.IN1
b_in[29] => result~29.IN1
b_in[30] => result~30.IN1
b_in[31] => result~31.IN1
result[0] <= result~0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result~1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result~2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result~3.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result~5.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result~6.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result~7.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result~8.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result~10.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result~11.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result~12.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result~13.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result~14.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result~15.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result~16.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result~17.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result~18.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result~19.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result~20.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result~21.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result~22.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result~23.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result~24.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result~25.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result~26.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result~27.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result~28.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result~29.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result~30.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result~31.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U|rightshift32bit:lsr1
a_in[0] => ~NO_FANOUT~
a_in[1] => result[0].DATAIN
a_in[2] => result[1].DATAIN
a_in[3] => result[2].DATAIN
a_in[4] => result[3].DATAIN
a_in[5] => result[4].DATAIN
a_in[6] => result[5].DATAIN
a_in[7] => result[6].DATAIN
a_in[8] => result[7].DATAIN
a_in[9] => result[8].DATAIN
a_in[10] => result[9].DATAIN
a_in[11] => result[10].DATAIN
a_in[12] => result[11].DATAIN
a_in[13] => result[12].DATAIN
a_in[14] => result[13].DATAIN
a_in[15] => result[14].DATAIN
a_in[16] => result[15].DATAIN
a_in[17] => result[16].DATAIN
a_in[18] => result[17].DATAIN
a_in[19] => result[18].DATAIN
a_in[20] => result[19].DATAIN
a_in[21] => result[20].DATAIN
a_in[22] => result[21].DATAIN
a_in[23] => result[22].DATAIN
a_in[24] => result[23].DATAIN
a_in[25] => result[24].DATAIN
a_in[26] => result[25].DATAIN
a_in[27] => result[26].DATAIN
a_in[28] => result[27].DATAIN
a_in[29] => result[28].DATAIN
a_in[30] => result[29].DATAIN
a_in[31] => result[30].DATAIN
result[0] <= a_in[1].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= a_in[2].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= a_in[3].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= a_in[4].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= a_in[5].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= a_in[6].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= a_in[7].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= a_in[8].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= a_in[9].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= a_in[10].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= a_in[11].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= a_in[12].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= a_in[13].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= a_in[14].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= a_in[15].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= a_in[16].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= a_in[17].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= a_in[18].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= a_in[19].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= a_in[20].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= a_in[21].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= a_in[22].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= a_in[23].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= a_in[24].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= a_in[25].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= a_in[26].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= a_in[27].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= a_in[28].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= a_in[29].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= a_in[30].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= a_in[31].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= <GND>


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U|leftshift32bit:lsl1
a_in[0] => result[1].DATAIN
a_in[1] => result[2].DATAIN
a_in[2] => result[3].DATAIN
a_in[3] => result[4].DATAIN
a_in[4] => result[5].DATAIN
a_in[5] => result[6].DATAIN
a_in[6] => result[7].DATAIN
a_in[7] => result[8].DATAIN
a_in[8] => result[9].DATAIN
a_in[9] => result[10].DATAIN
a_in[10] => result[11].DATAIN
a_in[11] => result[12].DATAIN
a_in[12] => result[13].DATAIN
a_in[13] => result[14].DATAIN
a_in[14] => result[15].DATAIN
a_in[15] => result[16].DATAIN
a_in[16] => result[17].DATAIN
a_in[17] => result[18].DATAIN
a_in[18] => result[19].DATAIN
a_in[19] => result[20].DATAIN
a_in[20] => result[21].DATAIN
a_in[21] => result[22].DATAIN
a_in[22] => result[23].DATAIN
a_in[23] => result[24].DATAIN
a_in[24] => result[25].DATAIN
a_in[25] => result[26].DATAIN
a_in[26] => result[27].DATAIN
a_in[27] => result[28].DATAIN
a_in[28] => result[29].DATAIN
a_in[29] => result[30].DATAIN
a_in[30] => result[31].DATAIN
a_in[31] => ~NO_FANOUT~
result[0] <= <GND>
result[1] <= a_in[0].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= a_in[1].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= a_in[2].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= a_in[3].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= a_in[4].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= a_in[5].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= a_in[6].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= a_in[7].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= a_in[8].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= a_in[9].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= a_in[10].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= a_in[11].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= a_in[12].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= a_in[13].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= a_in[14].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= a_in[15].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= a_in[16].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= a_in[17].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= a_in[18].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= a_in[19].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= a_in[20].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= a_in[21].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= a_in[22].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= a_in[23].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= a_in[24].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= a_in[25].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= a_in[26].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= a_in[27].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= a_in[28].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= a_in[29].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= a_in[30].DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U|mux2to1:negMux
in0[0] => y~31.DATAB
in0[1] => y~30.DATAB
in0[2] => y~29.DATAB
in0[3] => y~28.DATAB
in0[4] => y~27.DATAB
in0[5] => y~26.DATAB
in0[6] => y~25.DATAB
in0[7] => y~24.DATAB
in0[8] => y~23.DATAB
in0[9] => y~22.DATAB
in0[10] => y~21.DATAB
in0[11] => y~20.DATAB
in0[12] => y~19.DATAB
in0[13] => y~18.DATAB
in0[14] => y~17.DATAB
in0[15] => y~16.DATAB
in0[16] => y~15.DATAB
in0[17] => y~14.DATAB
in0[18] => y~13.DATAB
in0[19] => y~12.DATAB
in0[20] => y~11.DATAB
in0[21] => y~10.DATAB
in0[22] => y~9.DATAB
in0[23] => y~8.DATAB
in0[24] => y~7.DATAB
in0[25] => y~6.DATAB
in0[26] => y~5.DATAB
in0[27] => y~4.DATAB
in0[28] => y~3.DATAB
in0[29] => y~2.DATAB
in0[30] => y~1.DATAB
in0[31] => y~0.DATAB
in1[0] => y~31.DATAA
in1[1] => y~30.DATAA
in1[2] => y~29.DATAA
in1[3] => y~28.DATAA
in1[4] => y~27.DATAA
in1[5] => y~26.DATAA
in1[6] => y~25.DATAA
in1[7] => y~24.DATAA
in1[8] => y~23.DATAA
in1[9] => y~22.DATAA
in1[10] => y~21.DATAA
in1[11] => y~20.DATAA
in1[12] => y~19.DATAA
in1[13] => y~18.DATAA
in1[14] => y~17.DATAA
in1[15] => y~16.DATAA
in1[16] => y~15.DATAA
in1[17] => y~14.DATAA
in1[18] => y~13.DATAA
in1[19] => y~12.DATAA
in1[20] => y~11.DATAA
in1[21] => y~10.DATAA
in1[22] => y~9.DATAA
in1[23] => y~8.DATAA
in1[24] => y~7.DATAA
in1[25] => y~6.DATAA
in1[26] => y~5.DATAA
in1[27] => y~4.DATAA
in1[28] => y~3.DATAA
in1[29] => y~2.DATAA
in1[30] => y~1.DATAA
in1[31] => y~0.DATAA
sel => y~0.OUTPUTSELECT
sel => y~1.OUTPUTSELECT
sel => y~2.OUTPUTSELECT
sel => y~3.OUTPUTSELECT
sel => y~4.OUTPUTSELECT
sel => y~5.OUTPUTSELECT
sel => y~6.OUTPUTSELECT
sel => y~7.OUTPUTSELECT
sel => y~8.OUTPUTSELECT
sel => y~9.OUTPUTSELECT
sel => y~10.OUTPUTSELECT
sel => y~11.OUTPUTSELECT
sel => y~12.OUTPUTSELECT
sel => y~13.OUTPUTSELECT
sel => y~14.OUTPUTSELECT
sel => y~15.OUTPUTSELECT
sel => y~16.OUTPUTSELECT
sel => y~17.OUTPUTSELECT
sel => y~18.OUTPUTSELECT
sel => y~19.OUTPUTSELECT
sel => y~20.OUTPUTSELECT
sel => y~21.OUTPUTSELECT
sel => y~22.OUTPUTSELECT
sel => y~23.OUTPUTSELECT
sel => y~24.OUTPUTSELECT
sel => y~25.OUTPUTSELECT
sel => y~26.OUTPUTSELECT
sel => y~27.OUTPUTSELECT
sel => y~28.OUTPUTSELECT
sel => y~29.OUTPUTSELECT
sel => y~30.OUTPUTSELECT
sel => y~31.OUTPUTSELECT
y[0] <= y~31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y~30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y~29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y~28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y~27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y~26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y~25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y~24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y~23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y~22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y~21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y~20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y~19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y~18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y~17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y~16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y~15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y~14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y~13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y~12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y~11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y~10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y~9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y~8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y~7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y~6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y~5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y~4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y~3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y~2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y~1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y~0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|ALU:A_L_U|not32bit:notber
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
x[10] => y[10].DATAIN
x[11] => y[11].DATAIN
x[12] => y[12].DATAIN
x[13] => y[13].DATAIN
x[14] => y[14].DATAIN
x[15] => y[15].DATAIN
x[16] => y[16].DATAIN
x[17] => y[17].DATAIN
x[18] => y[18].DATAIN
x[19] => y[19].DATAIN
x[20] => y[20].DATAIN
x[21] => y[21].DATAIN
x[22] => y[22].DATAIN
x[23] => y[23].DATAIN
x[24] => y[24].DATAIN
x[25] => y[25].DATAIN
x[26] => y[26].DATAIN
x[27] => y[27].DATAIN
x[28] => y[28].DATAIN
x[29] => y[29].DATAIN
x[30] => y[30].DATAIN
x[31] => y[31].DATAIN
y[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= x[8].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= x[9].DB_MAX_OUTPUT_PORT_TYPE
y[10] <= x[10].DB_MAX_OUTPUT_PORT_TYPE
y[11] <= x[11].DB_MAX_OUTPUT_PORT_TYPE
y[12] <= x[12].DB_MAX_OUTPUT_PORT_TYPE
y[13] <= x[13].DB_MAX_OUTPUT_PORT_TYPE
y[14] <= x[14].DB_MAX_OUTPUT_PORT_TYPE
y[15] <= x[15].DB_MAX_OUTPUT_PORT_TYPE
y[16] <= x[16].DB_MAX_OUTPUT_PORT_TYPE
y[17] <= x[17].DB_MAX_OUTPUT_PORT_TYPE
y[18] <= x[18].DB_MAX_OUTPUT_PORT_TYPE
y[19] <= x[19].DB_MAX_OUTPUT_PORT_TYPE
y[20] <= x[20].DB_MAX_OUTPUT_PORT_TYPE
y[21] <= x[21].DB_MAX_OUTPUT_PORT_TYPE
y[22] <= x[22].DB_MAX_OUTPUT_PORT_TYPE
y[23] <= x[23].DB_MAX_OUTPUT_PORT_TYPE
y[24] <= x[24].DB_MAX_OUTPUT_PORT_TYPE
y[25] <= x[25].DB_MAX_OUTPUT_PORT_TYPE
y[26] <= x[26].DB_MAX_OUTPUT_PORT_TYPE
y[27] <= x[27].DB_MAX_OUTPUT_PORT_TYPE
y[28] <= x[28].DB_MAX_OUTPUT_PORT_TYPE
y[29] <= x[29].DB_MAX_OUTPUT_PORT_TYPE
y[30] <= x[30].DB_MAX_OUTPUT_PORT_TYPE
y[31] <= x[31].DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|data_mem:DMEM
clk => M~36.CLK
clk => M~1.CLK
clk => M~2.CLK
clk => M~3.CLK
clk => M~4.CLK
clk => M~5.CLK
clk => M~6.CLK
clk => M~7.CLK
clk => M~8.CLK
clk => M~9.CLK
clk => M~10.CLK
clk => M~11.CLK
clk => M~12.CLK
clk => M~13.CLK
clk => M~14.CLK
clk => M~15.CLK
clk => M~16.CLK
clk => M~17.CLK
clk => M~18.CLK
clk => M~19.CLK
clk => M~20.CLK
clk => M~21.CLK
clk => M~22.CLK
clk => M~23.CLK
clk => M~24.CLK
clk => M~25.CLK
clk => M~26.CLK
clk => M~27.CLK
clk => M~28.CLK
clk => M~29.CLK
clk => M~30.CLK
clk => M~31.CLK
clk => M~32.CLK
clk => M~33.CLK
clk => M~34.CLK
clk => M~35.CLK
clk => sigOUT[0].CLK
clk => sigOUT[1].CLK
clk => sigOUT[2].CLK
clk => sigOUT[3].CLK
clk => sigOUT[4].CLK
clk => sigOUT[5].CLK
clk => sigOUT[6].CLK
clk => sigOUT[7].CLK
clk => sigOUT[8].CLK
clk => sigOUT[9].CLK
clk => sigOUT[10].CLK
clk => sigOUT[11].CLK
clk => sigOUT[12].CLK
clk => sigOUT[13].CLK
clk => sigOUT[14].CLK
clk => sigOUT[15].CLK
clk => sigOUT[16].CLK
clk => sigOUT[17].CLK
clk => sigOUT[18].CLK
clk => sigOUT[19].CLK
clk => sigOUT[20].CLK
clk => sigOUT[21].CLK
clk => sigOUT[22].CLK
clk => sigOUT[23].CLK
clk => sigOUT[24].CLK
clk => sigOUT[25].CLK
clk => sigOUT[26].CLK
clk => sigOUT[27].CLK
clk => sigOUT[28].CLK
clk => sigOUT[29].CLK
clk => sigOUT[30].CLK
clk => sigOUT[31].CLK
clk => M.CLK0
addr[0] => M~3.DATAIN
addr[0] => M.WADDR
addr[0] => M.RADDR
addr[1] => M~2.DATAIN
addr[1] => M.WADDR1
addr[1] => M.RADDR1
addr[2] => M~1.DATAIN
addr[2] => M.WADDR2
addr[2] => M.RADDR2
addr[3] => ~NO_FANOUT~
addr[4] => ~NO_FANOUT~
addr[5] => ~NO_FANOUT~
addr[6] => ~NO_FANOUT~
addr[7] => ~NO_FANOUT~
data_in[0] => M~35.DATAIN
data_in[0] => M.DATAIN
data_in[1] => M~34.DATAIN
data_in[1] => M.DATAIN1
data_in[2] => M~33.DATAIN
data_in[2] => M.DATAIN2
data_in[3] => M~32.DATAIN
data_in[3] => M.DATAIN3
data_in[4] => M~31.DATAIN
data_in[4] => M.DATAIN4
data_in[5] => M~30.DATAIN
data_in[5] => M.DATAIN5
data_in[6] => M~29.DATAIN
data_in[6] => M.DATAIN6
data_in[7] => M~28.DATAIN
data_in[7] => M.DATAIN7
data_in[8] => M~27.DATAIN
data_in[8] => M.DATAIN8
data_in[9] => M~26.DATAIN
data_in[9] => M.DATAIN9
data_in[10] => M~25.DATAIN
data_in[10] => M.DATAIN10
data_in[11] => M~24.DATAIN
data_in[11] => M.DATAIN11
data_in[12] => M~23.DATAIN
data_in[12] => M.DATAIN12
data_in[13] => M~22.DATAIN
data_in[13] => M.DATAIN13
data_in[14] => M~21.DATAIN
data_in[14] => M.DATAIN14
data_in[15] => M~20.DATAIN
data_in[15] => M.DATAIN15
data_in[16] => M~19.DATAIN
data_in[16] => M.DATAIN16
data_in[17] => M~18.DATAIN
data_in[17] => M.DATAIN17
data_in[18] => M~17.DATAIN
data_in[18] => M.DATAIN18
data_in[19] => M~16.DATAIN
data_in[19] => M.DATAIN19
data_in[20] => M~15.DATAIN
data_in[20] => M.DATAIN20
data_in[21] => M~14.DATAIN
data_in[21] => M.DATAIN21
data_in[22] => M~13.DATAIN
data_in[22] => M.DATAIN22
data_in[23] => M~12.DATAIN
data_in[23] => M.DATAIN23
data_in[24] => M~11.DATAIN
data_in[24] => M.DATAIN24
data_in[25] => M~10.DATAIN
data_in[25] => M.DATAIN25
data_in[26] => M~9.DATAIN
data_in[26] => M.DATAIN26
data_in[27] => M~8.DATAIN
data_in[27] => M.DATAIN27
data_in[28] => M~7.DATAIN
data_in[28] => M.DATAIN28
data_in[29] => M~6.DATAIN
data_in[29] => M.DATAIN29
data_in[30] => M~5.DATAIN
data_in[30] => M.DATAIN30
data_in[31] => M~4.DATAIN
data_in[31] => M.DATAIN31
wen => M~0.DATAB
wen => sigOUT~0.OUTPUTSELECT
wen => sigOUT~1.OUTPUTSELECT
wen => sigOUT~2.OUTPUTSELECT
wen => sigOUT~3.OUTPUTSELECT
wen => sigOUT~4.OUTPUTSELECT
wen => sigOUT~5.OUTPUTSELECT
wen => sigOUT~6.OUTPUTSELECT
wen => sigOUT~7.OUTPUTSELECT
wen => sigOUT~8.OUTPUTSELECT
wen => sigOUT~9.OUTPUTSELECT
wen => sigOUT~10.OUTPUTSELECT
wen => sigOUT~11.OUTPUTSELECT
wen => sigOUT~12.OUTPUTSELECT
wen => sigOUT~13.OUTPUTSELECT
wen => sigOUT~14.OUTPUTSELECT
wen => sigOUT~15.OUTPUTSELECT
wen => sigOUT~16.OUTPUTSELECT
wen => sigOUT~17.OUTPUTSELECT
wen => sigOUT~18.OUTPUTSELECT
wen => sigOUT~19.OUTPUTSELECT
wen => sigOUT~20.OUTPUTSELECT
wen => sigOUT~21.OUTPUTSELECT
wen => sigOUT~22.OUTPUTSELECT
wen => sigOUT~23.OUTPUTSELECT
wen => sigOUT~24.OUTPUTSELECT
wen => sigOUT~25.OUTPUTSELECT
wen => sigOUT~26.OUTPUTSELECT
wen => sigOUT~27.OUTPUTSELECT
wen => sigOUT~28.OUTPUTSELECT
wen => sigOUT~29.OUTPUTSELECT
wen => sigOUT~30.OUTPUTSELECT
wen => sigOUT~31.OUTPUTSELECT
en => M~0.OUTPUTSELECT
en => sigOUT~32.OUTPUTSELECT
en => sigOUT~33.OUTPUTSELECT
en => sigOUT~34.OUTPUTSELECT
en => sigOUT~35.OUTPUTSELECT
en => sigOUT~36.OUTPUTSELECT
en => sigOUT~37.OUTPUTSELECT
en => sigOUT~38.OUTPUTSELECT
en => sigOUT~39.OUTPUTSELECT
en => sigOUT~40.OUTPUTSELECT
en => sigOUT~41.OUTPUTSELECT
en => sigOUT~42.OUTPUTSELECT
en => sigOUT~43.OUTPUTSELECT
en => sigOUT~44.OUTPUTSELECT
en => sigOUT~45.OUTPUTSELECT
en => sigOUT~46.OUTPUTSELECT
en => sigOUT~47.OUTPUTSELECT
en => sigOUT~48.OUTPUTSELECT
en => sigOUT~49.OUTPUTSELECT
en => sigOUT~50.OUTPUTSELECT
en => sigOUT~51.OUTPUTSELECT
en => sigOUT~52.OUTPUTSELECT
en => sigOUT~53.OUTPUTSELECT
en => sigOUT~54.OUTPUTSELECT
en => sigOUT~55.OUTPUTSELECT
en => sigOUT~56.OUTPUTSELECT
en => sigOUT~57.OUTPUTSELECT
en => sigOUT~58.OUTPUTSELECT
en => sigOUT~59.OUTPUTSELECT
en => sigOUT~60.OUTPUTSELECT
en => sigOUT~61.OUTPUTSELECT
en => sigOUT~62.OUTPUTSELECT
en => sigOUT~63.OUTPUTSELECT
data_out[0] <= sigOUT[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= sigOUT[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= sigOUT[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= sigOUT[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= sigOUT[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= sigOUT[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= sigOUT[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= sigOUT[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= sigOUT[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= sigOUT[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= sigOUT[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= sigOUT[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= sigOUT[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= sigOUT[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= sigOUT[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= sigOUT[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= sigOUT[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= sigOUT[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= sigOUT[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= sigOUT[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= sigOUT[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= sigOUT[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= sigOUT[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= sigOUT[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= sigOUT[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= sigOUT[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= sigOUT[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= sigOUT[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= sigOUT[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= sigOUT[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= sigOUT[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= sigOUT[31].DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|mux2to1:AMux
in0[0] => y~31.DATAB
in0[1] => y~30.DATAB
in0[2] => y~29.DATAB
in0[3] => y~28.DATAB
in0[4] => y~27.DATAB
in0[5] => y~26.DATAB
in0[6] => y~25.DATAB
in0[7] => y~24.DATAB
in0[8] => y~23.DATAB
in0[9] => y~22.DATAB
in0[10] => y~21.DATAB
in0[11] => y~20.DATAB
in0[12] => y~19.DATAB
in0[13] => y~18.DATAB
in0[14] => y~17.DATAB
in0[15] => y~16.DATAB
in0[16] => y~15.DATAB
in0[17] => y~14.DATAB
in0[18] => y~13.DATAB
in0[19] => y~12.DATAB
in0[20] => y~11.DATAB
in0[21] => y~10.DATAB
in0[22] => y~9.DATAB
in0[23] => y~8.DATAB
in0[24] => y~7.DATAB
in0[25] => y~6.DATAB
in0[26] => y~5.DATAB
in0[27] => y~4.DATAB
in0[28] => y~3.DATAB
in0[29] => y~2.DATAB
in0[30] => y~1.DATAB
in0[31] => y~0.DATAB
in1[0] => y~31.DATAA
in1[1] => y~30.DATAA
in1[2] => y~29.DATAA
in1[3] => y~28.DATAA
in1[4] => y~27.DATAA
in1[5] => y~26.DATAA
in1[6] => y~25.DATAA
in1[7] => y~24.DATAA
in1[8] => y~23.DATAA
in1[9] => y~22.DATAA
in1[10] => y~21.DATAA
in1[11] => y~20.DATAA
in1[12] => y~19.DATAA
in1[13] => y~18.DATAA
in1[14] => y~17.DATAA
in1[15] => y~16.DATAA
in1[16] => y~15.DATAA
in1[17] => y~14.DATAA
in1[18] => y~13.DATAA
in1[19] => y~12.DATAA
in1[20] => y~11.DATAA
in1[21] => y~10.DATAA
in1[22] => y~9.DATAA
in1[23] => y~8.DATAA
in1[24] => y~7.DATAA
in1[25] => y~6.DATAA
in1[26] => y~5.DATAA
in1[27] => y~4.DATAA
in1[28] => y~3.DATAA
in1[29] => y~2.DATAA
in1[30] => y~1.DATAA
in1[31] => y~0.DATAA
sel => y~0.OUTPUTSELECT
sel => y~1.OUTPUTSELECT
sel => y~2.OUTPUTSELECT
sel => y~3.OUTPUTSELECT
sel => y~4.OUTPUTSELECT
sel => y~5.OUTPUTSELECT
sel => y~6.OUTPUTSELECT
sel => y~7.OUTPUTSELECT
sel => y~8.OUTPUTSELECT
sel => y~9.OUTPUTSELECT
sel => y~10.OUTPUTSELECT
sel => y~11.OUTPUTSELECT
sel => y~12.OUTPUTSELECT
sel => y~13.OUTPUTSELECT
sel => y~14.OUTPUTSELECT
sel => y~15.OUTPUTSELECT
sel => y~16.OUTPUTSELECT
sel => y~17.OUTPUTSELECT
sel => y~18.OUTPUTSELECT
sel => y~19.OUTPUTSELECT
sel => y~20.OUTPUTSELECT
sel => y~21.OUTPUTSELECT
sel => y~22.OUTPUTSELECT
sel => y~23.OUTPUTSELECT
sel => y~24.OUTPUTSELECT
sel => y~25.OUTPUTSELECT
sel => y~26.OUTPUTSELECT
sel => y~27.OUTPUTSELECT
sel => y~28.OUTPUTSELECT
sel => y~29.OUTPUTSELECT
sel => y~30.OUTPUTSELECT
sel => y~31.OUTPUTSELECT
y[0] <= y~31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y~30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y~29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y~28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y~27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y~26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y~25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y~24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y~23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y~22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y~21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y~20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y~19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y~18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y~17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y~16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y~15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y~14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y~13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y~12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y~11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y~10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y~9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y~8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y~7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y~6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y~5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y~4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y~3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y~2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y~1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y~0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|mux2to1:BMux
in0[0] => y~31.DATAB
in0[1] => y~30.DATAB
in0[2] => y~29.DATAB
in0[3] => y~28.DATAB
in0[4] => y~27.DATAB
in0[5] => y~26.DATAB
in0[6] => y~25.DATAB
in0[7] => y~24.DATAB
in0[8] => y~23.DATAB
in0[9] => y~22.DATAB
in0[10] => y~21.DATAB
in0[11] => y~20.DATAB
in0[12] => y~19.DATAB
in0[13] => y~18.DATAB
in0[14] => y~17.DATAB
in0[15] => y~16.DATAB
in0[16] => y~15.DATAB
in0[17] => y~14.DATAB
in0[18] => y~13.DATAB
in0[19] => y~12.DATAB
in0[20] => y~11.DATAB
in0[21] => y~10.DATAB
in0[22] => y~9.DATAB
in0[23] => y~8.DATAB
in0[24] => y~7.DATAB
in0[25] => y~6.DATAB
in0[26] => y~5.DATAB
in0[27] => y~4.DATAB
in0[28] => y~3.DATAB
in0[29] => y~2.DATAB
in0[30] => y~1.DATAB
in0[31] => y~0.DATAB
in1[0] => y~31.DATAA
in1[1] => y~30.DATAA
in1[2] => y~29.DATAA
in1[3] => y~28.DATAA
in1[4] => y~27.DATAA
in1[5] => y~26.DATAA
in1[6] => y~25.DATAA
in1[7] => y~24.DATAA
in1[8] => y~23.DATAA
in1[9] => y~22.DATAA
in1[10] => y~21.DATAA
in1[11] => y~20.DATAA
in1[12] => y~19.DATAA
in1[13] => y~18.DATAA
in1[14] => y~17.DATAA
in1[15] => y~16.DATAA
in1[16] => y~15.DATAA
in1[17] => y~14.DATAA
in1[18] => y~13.DATAA
in1[19] => y~12.DATAA
in1[20] => y~11.DATAA
in1[21] => y~10.DATAA
in1[22] => y~9.DATAA
in1[23] => y~8.DATAA
in1[24] => y~7.DATAA
in1[25] => y~6.DATAA
in1[26] => y~5.DATAA
in1[27] => y~4.DATAA
in1[28] => y~3.DATAA
in1[29] => y~2.DATAA
in1[30] => y~1.DATAA
in1[31] => y~0.DATAA
sel => y~0.OUTPUTSELECT
sel => y~1.OUTPUTSELECT
sel => y~2.OUTPUTSELECT
sel => y~3.OUTPUTSELECT
sel => y~4.OUTPUTSELECT
sel => y~5.OUTPUTSELECT
sel => y~6.OUTPUTSELECT
sel => y~7.OUTPUTSELECT
sel => y~8.OUTPUTSELECT
sel => y~9.OUTPUTSELECT
sel => y~10.OUTPUTSELECT
sel => y~11.OUTPUTSELECT
sel => y~12.OUTPUTSELECT
sel => y~13.OUTPUTSELECT
sel => y~14.OUTPUTSELECT
sel => y~15.OUTPUTSELECT
sel => y~16.OUTPUTSELECT
sel => y~17.OUTPUTSELECT
sel => y~18.OUTPUTSELECT
sel => y~19.OUTPUTSELECT
sel => y~20.OUTPUTSELECT
sel => y~21.OUTPUTSELECT
sel => y~22.OUTPUTSELECT
sel => y~23.OUTPUTSELECT
sel => y~24.OUTPUTSELECT
sel => y~25.OUTPUTSELECT
sel => y~26.OUTPUTSELECT
sel => y~27.OUTPUTSELECT
sel => y~28.OUTPUTSELECT
sel => y~29.OUTPUTSELECT
sel => y~30.OUTPUTSELECT
sel => y~31.OUTPUTSELECT
y[0] <= y~31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y~30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y~29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y~28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y~27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y~26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y~25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y~24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y~23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y~22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y~21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y~20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y~19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y~18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y~17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y~16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y~15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y~14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y~13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y~12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y~11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y~10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y~9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y~8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y~7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y~6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y~5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y~4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y~3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y~2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y~1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y~0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|mux2to1:RMux
in0[0] => y~31.DATAB
in0[1] => y~30.DATAB
in0[2] => y~29.DATAB
in0[3] => y~28.DATAB
in0[4] => y~27.DATAB
in0[5] => y~26.DATAB
in0[6] => y~25.DATAB
in0[7] => y~24.DATAB
in0[8] => y~23.DATAB
in0[9] => y~22.DATAB
in0[10] => y~21.DATAB
in0[11] => y~20.DATAB
in0[12] => y~19.DATAB
in0[13] => y~18.DATAB
in0[14] => y~17.DATAB
in0[15] => y~16.DATAB
in0[16] => y~15.DATAB
in0[17] => y~14.DATAB
in0[18] => y~13.DATAB
in0[19] => y~12.DATAB
in0[20] => y~11.DATAB
in0[21] => y~10.DATAB
in0[22] => y~9.DATAB
in0[23] => y~8.DATAB
in0[24] => y~7.DATAB
in0[25] => y~6.DATAB
in0[26] => y~5.DATAB
in0[27] => y~4.DATAB
in0[28] => y~3.DATAB
in0[29] => y~2.DATAB
in0[30] => y~1.DATAB
in0[31] => y~0.DATAB
in1[0] => y~31.DATAA
in1[1] => y~30.DATAA
in1[2] => y~29.DATAA
in1[3] => y~28.DATAA
in1[4] => y~27.DATAA
in1[5] => y~26.DATAA
in1[6] => y~25.DATAA
in1[7] => y~24.DATAA
in1[8] => y~23.DATAA
in1[9] => y~22.DATAA
in1[10] => y~21.DATAA
in1[11] => y~20.DATAA
in1[12] => y~19.DATAA
in1[13] => y~18.DATAA
in1[14] => y~17.DATAA
in1[15] => y~16.DATAA
in1[16] => y~15.DATAA
in1[17] => y~14.DATAA
in1[18] => y~13.DATAA
in1[19] => y~12.DATAA
in1[20] => y~11.DATAA
in1[21] => y~10.DATAA
in1[22] => y~9.DATAA
in1[23] => y~8.DATAA
in1[24] => y~7.DATAA
in1[25] => y~6.DATAA
in1[26] => y~5.DATAA
in1[27] => y~4.DATAA
in1[28] => y~3.DATAA
in1[29] => y~2.DATAA
in1[30] => y~1.DATAA
in1[31] => y~0.DATAA
sel => y~0.OUTPUTSELECT
sel => y~1.OUTPUTSELECT
sel => y~2.OUTPUTSELECT
sel => y~3.OUTPUTSELECT
sel => y~4.OUTPUTSELECT
sel => y~5.OUTPUTSELECT
sel => y~6.OUTPUTSELECT
sel => y~7.OUTPUTSELECT
sel => y~8.OUTPUTSELECT
sel => y~9.OUTPUTSELECT
sel => y~10.OUTPUTSELECT
sel => y~11.OUTPUTSELECT
sel => y~12.OUTPUTSELECT
sel => y~13.OUTPUTSELECT
sel => y~14.OUTPUTSELECT
sel => y~15.OUTPUTSELECT
sel => y~16.OUTPUTSELECT
sel => y~17.OUTPUTSELECT
sel => y~18.OUTPUTSELECT
sel => y~19.OUTPUTSELECT
sel => y~20.OUTPUTSELECT
sel => y~21.OUTPUTSELECT
sel => y~22.OUTPUTSELECT
sel => y~23.OUTPUTSELECT
sel => y~24.OUTPUTSELECT
sel => y~25.OUTPUTSELECT
sel => y~26.OUTPUTSELECT
sel => y~27.OUTPUTSELECT
sel => y~28.OUTPUTSELECT
sel => y~29.OUTPUTSELECT
sel => y~30.OUTPUTSELECT
sel => y~31.OUTPUTSELECT
y[0] <= y~31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y~30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y~29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y~28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y~27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y~26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y~25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y~24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y~23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y~22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y~21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y~20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y~19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y~18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y~17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y~16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y~15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y~14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y~13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y~12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y~11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y~10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y~9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y~8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y~7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y~6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y~5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y~4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y~3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y~2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y~1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y~0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|mux2to1:IMux1
in0[0] => y~31.DATAB
in0[1] => y~30.DATAB
in0[2] => y~29.DATAB
in0[3] => y~28.DATAB
in0[4] => y~27.DATAB
in0[5] => y~26.DATAB
in0[6] => y~25.DATAB
in0[7] => y~24.DATAB
in0[8] => y~23.DATAB
in0[9] => y~22.DATAB
in0[10] => y~21.DATAB
in0[11] => y~20.DATAB
in0[12] => y~19.DATAB
in0[13] => y~18.DATAB
in0[14] => y~17.DATAB
in0[15] => y~16.DATAB
in0[16] => y~15.DATAB
in0[17] => y~14.DATAB
in0[18] => y~13.DATAB
in0[19] => y~12.DATAB
in0[20] => y~11.DATAB
in0[21] => y~10.DATAB
in0[22] => y~9.DATAB
in0[23] => y~8.DATAB
in0[24] => y~7.DATAB
in0[25] => y~6.DATAB
in0[26] => y~5.DATAB
in0[27] => y~4.DATAB
in0[28] => y~3.DATAB
in0[29] => y~2.DATAB
in0[30] => y~1.DATAB
in0[31] => y~0.DATAB
in1[0] => y~31.DATAA
in1[1] => y~30.DATAA
in1[2] => y~29.DATAA
in1[3] => y~28.DATAA
in1[4] => y~27.DATAA
in1[5] => y~26.DATAA
in1[6] => y~25.DATAA
in1[7] => y~24.DATAA
in1[8] => y~23.DATAA
in1[9] => y~22.DATAA
in1[10] => y~21.DATAA
in1[11] => y~20.DATAA
in1[12] => y~19.DATAA
in1[13] => y~18.DATAA
in1[14] => y~17.DATAA
in1[15] => y~16.DATAA
in1[16] => y~15.DATAA
in1[17] => y~14.DATAA
in1[18] => y~13.DATAA
in1[19] => y~12.DATAA
in1[20] => y~11.DATAA
in1[21] => y~10.DATAA
in1[22] => y~9.DATAA
in1[23] => y~8.DATAA
in1[24] => y~7.DATAA
in1[25] => y~6.DATAA
in1[26] => y~5.DATAA
in1[27] => y~4.DATAA
in1[28] => y~3.DATAA
in1[29] => y~2.DATAA
in1[30] => y~1.DATAA
in1[31] => y~0.DATAA
sel => y~0.OUTPUTSELECT
sel => y~1.OUTPUTSELECT
sel => y~2.OUTPUTSELECT
sel => y~3.OUTPUTSELECT
sel => y~4.OUTPUTSELECT
sel => y~5.OUTPUTSELECT
sel => y~6.OUTPUTSELECT
sel => y~7.OUTPUTSELECT
sel => y~8.OUTPUTSELECT
sel => y~9.OUTPUTSELECT
sel => y~10.OUTPUTSELECT
sel => y~11.OUTPUTSELECT
sel => y~12.OUTPUTSELECT
sel => y~13.OUTPUTSELECT
sel => y~14.OUTPUTSELECT
sel => y~15.OUTPUTSELECT
sel => y~16.OUTPUTSELECT
sel => y~17.OUTPUTSELECT
sel => y~18.OUTPUTSELECT
sel => y~19.OUTPUTSELECT
sel => y~20.OUTPUTSELECT
sel => y~21.OUTPUTSELECT
sel => y~22.OUTPUTSELECT
sel => y~23.OUTPUTSELECT
sel => y~24.OUTPUTSELECT
sel => y~25.OUTPUTSELECT
sel => y~26.OUTPUTSELECT
sel => y~27.OUTPUTSELECT
sel => y~28.OUTPUTSELECT
sel => y~29.OUTPUTSELECT
sel => y~30.OUTPUTSELECT
sel => y~31.OUTPUTSELECT
y[0] <= y~31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y~30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y~29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y~28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y~27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y~26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y~25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y~24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y~23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y~22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y~21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y~20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y~19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y~18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y~17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y~16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y~15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y~14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y~13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y~12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y~11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y~10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y~9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y~8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y~7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y~6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y~5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y~4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y~3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y~2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y~1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y~0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|mux3to1:IMux2
in0[0] => Mux0.IN1
in0[1] => Mux1.IN1
in0[2] => Mux2.IN1
in0[3] => Mux3.IN1
in0[4] => Mux4.IN1
in0[5] => Mux5.IN1
in0[6] => Mux6.IN1
in0[7] => Mux7.IN1
in0[8] => Mux8.IN1
in0[9] => Mux9.IN1
in0[10] => Mux10.IN1
in0[11] => Mux11.IN1
in0[12] => Mux12.IN1
in0[13] => Mux13.IN1
in0[14] => Mux14.IN1
in0[15] => Mux15.IN1
in0[16] => Mux16.IN1
in0[17] => Mux17.IN1
in0[18] => Mux18.IN1
in0[19] => Mux19.IN1
in0[20] => Mux20.IN1
in0[21] => Mux21.IN1
in0[22] => Mux22.IN1
in0[23] => Mux23.IN1
in0[24] => Mux24.IN1
in0[25] => Mux25.IN1
in0[26] => Mux26.IN1
in0[27] => Mux27.IN1
in0[28] => Mux28.IN1
in0[29] => Mux29.IN1
in0[30] => Mux30.IN1
in0[31] => Mux31.IN1
in1[0] => Mux0.IN2
in1[1] => Mux1.IN2
in1[2] => Mux2.IN2
in1[3] => Mux3.IN2
in1[4] => Mux4.IN2
in1[5] => Mux5.IN2
in1[6] => Mux6.IN2
in1[7] => Mux7.IN2
in1[8] => Mux8.IN2
in1[9] => Mux9.IN2
in1[10] => Mux10.IN2
in1[11] => Mux11.IN2
in1[12] => Mux12.IN2
in1[13] => Mux13.IN2
in1[14] => Mux14.IN2
in1[15] => Mux15.IN2
in1[16] => Mux16.IN2
in1[17] => Mux17.IN2
in1[18] => Mux18.IN2
in1[19] => Mux19.IN2
in1[20] => Mux20.IN2
in1[21] => Mux21.IN2
in1[22] => Mux22.IN2
in1[23] => Mux23.IN2
in1[24] => Mux24.IN2
in1[25] => Mux25.IN2
in1[26] => Mux26.IN2
in1[27] => Mux27.IN2
in1[28] => Mux28.IN2
in1[29] => Mux29.IN2
in1[30] => Mux30.IN2
in1[31] => Mux31.IN2
in2[0] => Mux0.IN3
in2[1] => Mux1.IN3
in2[2] => Mux2.IN3
in2[3] => Mux3.IN3
in2[4] => Mux4.IN3
in2[5] => Mux5.IN3
in2[6] => Mux6.IN3
in2[7] => Mux7.IN3
in2[8] => Mux8.IN3
in2[9] => Mux9.IN3
in2[10] => Mux10.IN3
in2[11] => Mux11.IN3
in2[12] => Mux12.IN3
in2[13] => Mux13.IN3
in2[14] => Mux14.IN3
in2[15] => Mux15.IN3
in2[16] => Mux16.IN3
in2[17] => Mux17.IN3
in2[18] => Mux18.IN3
in2[19] => Mux19.IN3
in2[20] => Mux20.IN3
in2[21] => Mux21.IN3
in2[22] => Mux22.IN3
in2[23] => Mux23.IN3
in2[24] => Mux24.IN3
in2[25] => Mux25.IN3
in2[26] => Mux26.IN3
in2[27] => Mux27.IN3
in2[28] => Mux28.IN3
in2[29] => Mux29.IN3
in2[30] => Mux30.IN3
in2[31] => Mux31.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[0] => Mux16.IN5
sel[0] => Mux17.IN5
sel[0] => Mux18.IN5
sel[0] => Mux19.IN5
sel[0] => Mux20.IN5
sel[0] => Mux21.IN5
sel[0] => Mux22.IN5
sel[0] => Mux23.IN5
sel[0] => Mux24.IN5
sel[0] => Mux25.IN5
sel[0] => Mux26.IN5
sel[0] => Mux27.IN5
sel[0] => Mux28.IN5
sel[0] => Mux29.IN5
sel[0] => Mux30.IN5
sel[0] => Mux31.IN5
sel[0] => Mux32.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[1] => Mux16.IN4
sel[1] => Mux17.IN4
sel[1] => Mux18.IN4
sel[1] => Mux19.IN4
sel[1] => Mux20.IN4
sel[1] => Mux21.IN4
sel[1] => Mux22.IN4
sel[1] => Mux23.IN4
sel[1] => Mux24.IN4
sel[1] => Mux25.IN4
sel[1] => Mux26.IN4
sel[1] => Mux27.IN4
sel[1] => Mux28.IN4
sel[1] => Mux29.IN4
sel[1] => Mux30.IN4
sel[1] => Mux31.IN4
sel[1] => Mux32.IN4
y[0] <= y[0]~1.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~2.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~3.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~4.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~5.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~6.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~7.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~8.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y[8]~9.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y[9]~10.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y[10]~11.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y[11]~12.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y[12]~13.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y[13]~14.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y[14]~15.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y[15]~16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y[16]~17.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y[17]~18.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y[18]~19.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y[19]~20.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y[20]~21.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y[21]~22.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y[22]~23.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y[23]~24.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y[24]~25.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y[25]~26.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y[26]~27.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y[27]~28.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y[28]~29.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y[29]~30.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y[30]~31.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y[31]~32.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|mux3to1:DMux
in0[0] => Mux0.IN1
in0[1] => Mux1.IN1
in0[2] => Mux2.IN1
in0[3] => Mux3.IN1
in0[4] => Mux4.IN1
in0[5] => Mux5.IN1
in0[6] => Mux6.IN1
in0[7] => Mux7.IN1
in0[8] => Mux8.IN1
in0[9] => Mux9.IN1
in0[10] => Mux10.IN1
in0[11] => Mux11.IN1
in0[12] => Mux12.IN1
in0[13] => Mux13.IN1
in0[14] => Mux14.IN1
in0[15] => Mux15.IN1
in0[16] => Mux16.IN1
in0[17] => Mux17.IN1
in0[18] => Mux18.IN1
in0[19] => Mux19.IN1
in0[20] => Mux20.IN1
in0[21] => Mux21.IN1
in0[22] => Mux22.IN1
in0[23] => Mux23.IN1
in0[24] => Mux24.IN1
in0[25] => Mux25.IN1
in0[26] => Mux26.IN1
in0[27] => Mux27.IN1
in0[28] => Mux28.IN1
in0[29] => Mux29.IN1
in0[30] => Mux30.IN1
in0[31] => Mux31.IN1
in1[0] => Mux0.IN2
in1[1] => Mux1.IN2
in1[2] => Mux2.IN2
in1[3] => Mux3.IN2
in1[4] => Mux4.IN2
in1[5] => Mux5.IN2
in1[6] => Mux6.IN2
in1[7] => Mux7.IN2
in1[8] => Mux8.IN2
in1[9] => Mux9.IN2
in1[10] => Mux10.IN2
in1[11] => Mux11.IN2
in1[12] => Mux12.IN2
in1[13] => Mux13.IN2
in1[14] => Mux14.IN2
in1[15] => Mux15.IN2
in1[16] => Mux16.IN2
in1[17] => Mux17.IN2
in1[18] => Mux18.IN2
in1[19] => Mux19.IN2
in1[20] => Mux20.IN2
in1[21] => Mux21.IN2
in1[22] => Mux22.IN2
in1[23] => Mux23.IN2
in1[24] => Mux24.IN2
in1[25] => Mux25.IN2
in1[26] => Mux26.IN2
in1[27] => Mux27.IN2
in1[28] => Mux28.IN2
in1[29] => Mux29.IN2
in1[30] => Mux30.IN2
in1[31] => Mux31.IN2
in2[0] => Mux0.IN3
in2[1] => Mux1.IN3
in2[2] => Mux2.IN3
in2[3] => Mux3.IN3
in2[4] => Mux4.IN3
in2[5] => Mux5.IN3
in2[6] => Mux6.IN3
in2[7] => Mux7.IN3
in2[8] => Mux8.IN3
in2[9] => Mux9.IN3
in2[10] => Mux10.IN3
in2[11] => Mux11.IN3
in2[12] => Mux12.IN3
in2[13] => Mux13.IN3
in2[14] => Mux14.IN3
in2[15] => Mux15.IN3
in2[16] => Mux16.IN3
in2[17] => Mux17.IN3
in2[18] => Mux18.IN3
in2[19] => Mux19.IN3
in2[20] => Mux20.IN3
in2[21] => Mux21.IN3
in2[22] => Mux22.IN3
in2[23] => Mux23.IN3
in2[24] => Mux24.IN3
in2[25] => Mux25.IN3
in2[26] => Mux26.IN3
in2[27] => Mux27.IN3
in2[28] => Mux28.IN3
in2[29] => Mux29.IN3
in2[30] => Mux30.IN3
in2[31] => Mux31.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[0] => Mux16.IN5
sel[0] => Mux17.IN5
sel[0] => Mux18.IN5
sel[0] => Mux19.IN5
sel[0] => Mux20.IN5
sel[0] => Mux21.IN5
sel[0] => Mux22.IN5
sel[0] => Mux23.IN5
sel[0] => Mux24.IN5
sel[0] => Mux25.IN5
sel[0] => Mux26.IN5
sel[0] => Mux27.IN5
sel[0] => Mux28.IN5
sel[0] => Mux29.IN5
sel[0] => Mux30.IN5
sel[0] => Mux31.IN5
sel[0] => Mux32.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[1] => Mux16.IN4
sel[1] => Mux17.IN4
sel[1] => Mux18.IN4
sel[1] => Mux19.IN4
sel[1] => Mux20.IN4
sel[1] => Mux21.IN4
sel[1] => Mux22.IN4
sel[1] => Mux23.IN4
sel[1] => Mux24.IN4
sel[1] => Mux25.IN4
sel[1] => Mux26.IN4
sel[1] => Mux27.IN4
sel[1] => Mux28.IN4
sel[1] => Mux29.IN4
sel[1] => Mux30.IN4
sel[1] => Mux31.IN4
sel[1] => Mux32.IN4
y[0] <= y[0]~1.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~2.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~3.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~4.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~5.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~6.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~7.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~8.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y[8]~9.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y[9]~10.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y[10]~11.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y[11]~12.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y[12]~13.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y[13]~14.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y[14]~15.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y[15]~16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y[16]~17.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y[17]~18.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y[18]~19.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y[19]~20.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y[20]~21.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y[21]~22.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y[22]~23.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y[23]~24.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y[24]~25.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y[25]~26.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y[26]~27.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y[27]~28.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y[28]~29.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y[29]~30.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y[30]~31.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y[31]~32.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|LZE:LZE_A1
input[0] => result[0].DATAIN
input[1] => result[1].DATAIN
input[2] => result[2].DATAIN
input[3] => result[3].DATAIN
input[4] => result[4].DATAIN
input[5] => result[5].DATAIN
input[6] => result[6].DATAIN
input[7] => result[7].DATAIN
input[8] => result[8].DATAIN
input[9] => result[9].DATAIN
input[10] => result[10].DATAIN
input[11] => result[11].DATAIN
input[12] => result[12].DATAIN
input[13] => result[13].DATAIN
input[14] => result[14].DATAIN
input[15] => result[15].DATAIN
input[16] => ~NO_FANOUT~
input[17] => ~NO_FANOUT~
input[18] => ~NO_FANOUT~
input[19] => ~NO_FANOUT~
input[20] => ~NO_FANOUT~
input[21] => ~NO_FANOUT~
input[22] => ~NO_FANOUT~
input[23] => ~NO_FANOUT~
input[24] => ~NO_FANOUT~
input[25] => ~NO_FANOUT~
input[26] => ~NO_FANOUT~
input[27] => ~NO_FANOUT~
input[28] => ~NO_FANOUT~
input[29] => ~NO_FANOUT~
input[30] => ~NO_FANOUT~
input[31] => ~NO_FANOUT~
result[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= input[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= input[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= input[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= input[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= input[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= input[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= input[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|LZE:LZE_B1
input[0] => result[0].DATAIN
input[1] => result[1].DATAIN
input[2] => result[2].DATAIN
input[3] => result[3].DATAIN
input[4] => result[4].DATAIN
input[5] => result[5].DATAIN
input[6] => result[6].DATAIN
input[7] => result[7].DATAIN
input[8] => result[8].DATAIN
input[9] => result[9].DATAIN
input[10] => result[10].DATAIN
input[11] => result[11].DATAIN
input[12] => result[12].DATAIN
input[13] => result[13].DATAIN
input[14] => result[14].DATAIN
input[15] => result[15].DATAIN
input[16] => ~NO_FANOUT~
input[17] => ~NO_FANOUT~
input[18] => ~NO_FANOUT~
input[19] => ~NO_FANOUT~
input[20] => ~NO_FANOUT~
input[21] => ~NO_FANOUT~
input[22] => ~NO_FANOUT~
input[23] => ~NO_FANOUT~
input[24] => ~NO_FANOUT~
input[25] => ~NO_FANOUT~
input[26] => ~NO_FANOUT~
input[27] => ~NO_FANOUT~
input[28] => ~NO_FANOUT~
input[29] => ~NO_FANOUT~
input[30] => ~NO_FANOUT~
input[31] => ~NO_FANOUT~
result[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= input[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= input[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= input[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= input[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= input[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= input[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= input[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|LZE:LZE_P
input[0] => result[0].DATAIN
input[1] => result[1].DATAIN
input[2] => result[2].DATAIN
input[3] => result[3].DATAIN
input[4] => result[4].DATAIN
input[5] => result[5].DATAIN
input[6] => result[6].DATAIN
input[7] => result[7].DATAIN
input[8] => result[8].DATAIN
input[9] => result[9].DATAIN
input[10] => result[10].DATAIN
input[11] => result[11].DATAIN
input[12] => result[12].DATAIN
input[13] => result[13].DATAIN
input[14] => result[14].DATAIN
input[15] => result[15].DATAIN
input[16] => ~NO_FANOUT~
input[17] => ~NO_FANOUT~
input[18] => ~NO_FANOUT~
input[19] => ~NO_FANOUT~
input[20] => ~NO_FANOUT~
input[21] => ~NO_FANOUT~
input[22] => ~NO_FANOUT~
input[23] => ~NO_FANOUT~
input[24] => ~NO_FANOUT~
input[25] => ~NO_FANOUT~
input[26] => ~NO_FANOUT~
input[27] => ~NO_FANOUT~
input[28] => ~NO_FANOUT~
input[29] => ~NO_FANOUT~
input[30] => ~NO_FANOUT~
input[31] => ~NO_FANOUT~
result[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= input[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= input[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= input[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= input[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= input[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= input[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= input[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|LZE:LZE_I
input[0] => result[0].DATAIN
input[1] => result[1].DATAIN
input[2] => result[2].DATAIN
input[3] => result[3].DATAIN
input[4] => result[4].DATAIN
input[5] => result[5].DATAIN
input[6] => result[6].DATAIN
input[7] => result[7].DATAIN
input[8] => result[8].DATAIN
input[9] => result[9].DATAIN
input[10] => result[10].DATAIN
input[11] => result[11].DATAIN
input[12] => result[12].DATAIN
input[13] => result[13].DATAIN
input[14] => result[14].DATAIN
input[15] => result[15].DATAIN
input[16] => ~NO_FANOUT~
input[17] => ~NO_FANOUT~
input[18] => ~NO_FANOUT~
input[19] => ~NO_FANOUT~
input[20] => ~NO_FANOUT~
input[21] => ~NO_FANOUT~
input[22] => ~NO_FANOUT~
input[23] => ~NO_FANOUT~
input[24] => ~NO_FANOUT~
input[25] => ~NO_FANOUT~
input[26] => ~NO_FANOUT~
input[27] => ~NO_FANOUT~
input[28] => ~NO_FANOUT~
input[29] => ~NO_FANOUT~
input[30] => ~NO_FANOUT~
input[31] => ~NO_FANOUT~
result[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= input[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= input[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= input[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= input[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= input[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= input[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= input[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|UZE:UZE_I
input[0] => result[16].DATAIN
input[1] => result[17].DATAIN
input[2] => result[18].DATAIN
input[3] => result[19].DATAIN
input[4] => result[20].DATAIN
input[5] => result[21].DATAIN
input[6] => result[22].DATAIN
input[7] => result[23].DATAIN
input[8] => result[24].DATAIN
input[9] => result[25].DATAIN
input[10] => result[26].DATAIN
input[11] => result[27].DATAIN
input[12] => result[28].DATAIN
input[13] => result[29].DATAIN
input[14] => result[30].DATAIN
input[15] => result[31].DATAIN
input[16] => ~NO_FANOUT~
input[17] => ~NO_FANOUT~
input[18] => ~NO_FANOUT~
input[19] => ~NO_FANOUT~
input[20] => ~NO_FANOUT~
input[21] => ~NO_FANOUT~
input[22] => ~NO_FANOUT~
input[23] => ~NO_FANOUT~
input[24] => ~NO_FANOUT~
input[25] => ~NO_FANOUT~
input[26] => ~NO_FANOUT~
input[27] => ~NO_FANOUT~
input[28] => ~NO_FANOUT~
input[29] => ~NO_FANOUT~
input[30] => ~NO_FANOUT~
input[31] => ~NO_FANOUT~
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= input[7].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= input[9].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= input[10].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= input[11].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= input[12].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= input[13].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= input[14].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= input[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|datapath:thedatapath|RED:REDU
input[0] => result[0].DATAIN
input[1] => result[1].DATAIN
input[2] => result[2].DATAIN
input[3] => result[3].DATAIN
input[4] => result[4].DATAIN
input[5] => result[5].DATAIN
input[6] => result[6].DATAIN
input[7] => result[7].DATAIN
input[8] => ~NO_FANOUT~
input[9] => ~NO_FANOUT~
input[10] => ~NO_FANOUT~
input[11] => ~NO_FANOUT~
input[12] => ~NO_FANOUT~
input[13] => ~NO_FANOUT~
input[14] => ~NO_FANOUT~
input[15] => ~NO_FANOUT~
input[16] => ~NO_FANOUT~
input[17] => ~NO_FANOUT~
input[18] => ~NO_FANOUT~
input[19] => ~NO_FANOUT~
input[20] => ~NO_FANOUT~
input[21] => ~NO_FANOUT~
input[22] => ~NO_FANOUT~
input[23] => ~NO_FANOUT~
input[24] => ~NO_FANOUT~
input[25] => ~NO_FANOUT~
input[26] => ~NO_FANOUT~
input[27] => ~NO_FANOUT~
input[28] => ~NO_FANOUT~
input[29] => ~NO_FANOUT~
input[30] => ~NO_FANOUT~
input[31] => ~NO_FANOUT~
result[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE


