

================================================================
== Vitis HLS Report for 'fpadd503_58_59_Pipeline_VITIS_LOOP_23_1'
================================================================
* Date:           Tue May 20 14:37:53 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       20|       20|  0.200 us|  0.200 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |       18|       18|         4|          2|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    620|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    105|    -|
|Register         |        -|    -|     218|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     218|    725|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_117_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln24_fu_147_p2     |         +|   0|  0|  71|          64|          64|
    |tempReg_fu_142_p2      |         +|   0|  0|  71|          64|          64|
    |and_ln24_fu_190_p2     |       and|   0|  0|  64|          64|          64|
    |icmp_ln23_fu_95_p2     |      icmp|   0|  0|  13|           4|           5|
    |or_ln24_8_fu_200_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln24_fu_160_p2      |        or|   0|  0|  64|          64|          64|
    |select_ln24_fu_125_p3  |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    |xor_ln24_22_fu_156_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln24_24_fu_195_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln24_25_fu_173_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln24_fu_152_p2     |       xor|   0|  0|  64|          64|          64|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 620|         523|         586|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_218            |   9|          2|    4|          8|
    |c_0_address0_local                |  14|          3|    3|          9|
    |c_1_address0_local                |  14|          3|    3|          9|
    |carry_reg_76                      |   9|          2|    1|          2|
    |i_fu_46                           |   9|          2|    4|          8|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 105|         23|   20|         47|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln24_reg_261                  |  64|   0|   64|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |c_0_addr_reg_231                  |   2|   0|    3|          1|
    |c_0_addr_reg_231_pp0_iter1_reg    |   2|   0|    3|          1|
    |c_1_addr_reg_236                  |   2|   0|    3|          1|
    |c_1_addr_reg_236_pp0_iter1_reg    |   2|   0|    3|          1|
    |carry_reg_76                      |   1|   0|    1|          0|
    |i_218_reg_221                     |   4|   0|    4|          0|
    |i_fu_46                           |   4|   0|    4|          0|
    |icmp_ln23_reg_227                 |   1|   0|    1|          0|
    |icmp_ln23_reg_227_pp0_iter1_reg   |   1|   0|    1|          0|
    |select_ln24_reg_245               |  64|   0|   64|          0|
    |tempReg_reg_253                   |  64|   0|   64|          0|
    |trunc_ln23_reg_241                |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 218|   0|  222|          4|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-----------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+--------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  fpadd503.58.59_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  fpadd503.58.59_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  fpadd503.58.59_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  fpadd503.58.59_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  fpadd503.58.59_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  fpadd503.58.59_Pipeline_VITIS_LOOP_23_1|  return value|
|c_0_address0  |  out|    3|   ap_memory|                                      c_0|         array|
|c_0_ce0       |  out|    1|   ap_memory|                                      c_0|         array|
|c_0_we0       |  out|    1|   ap_memory|                                      c_0|         array|
|c_0_d0        |  out|   64|   ap_memory|                                      c_0|         array|
|c_0_q0        |   in|   64|   ap_memory|                                      c_0|         array|
|c_1_address0  |  out|    3|   ap_memory|                                      c_1|         array|
|c_1_ce0       |  out|    1|   ap_memory|                                      c_1|         array|
|c_1_we0       |  out|    1|   ap_memory|                                      c_1|         array|
|c_1_d0        |  out|   64|   ap_memory|                                      c_1|         array|
|c_1_q0        |   in|   64|   ap_memory|                                      c_1|         array|
+--------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.91>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/generic/fp_generic.c:20]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln20 = store i4 0, i4 %i" [src/generic/fp_generic.c:20]   --->   Operation 8 'store' 'store_ln20' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_218 = load i4 %i" [src/generic/fp_generic.c:23]   --->   Operation 10 'load' 'i_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.73ns)   --->   "%icmp_ln23 = icmp_eq  i4 %i_218, i4 8" [src/generic/fp_generic.c:23]   --->   Operation 11 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.inc.split, void %for.inc29.preheader.exitStub" [src/generic/fp_generic.c:23]   --->   Operation 12 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i_218, i32 1, i32 2" [src/generic/fp_generic.c:20]   --->   Operation 13 'partselect' 'lshr_ln' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i2 %lshr_ln" [src/generic/fp_generic.c:24]   --->   Operation 14 'zext' 'zext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%c_0_addr = getelementptr i64 %c_0, i32 0, i32 %zext_ln24" [src/generic/fp_generic.c:24]   --->   Operation 15 'getelementptr' 'c_0_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%c_1_addr = getelementptr i64 %c_1, i32 0, i32 %zext_ln24" [src/generic/fp_generic.c:24]   --->   Operation 16 'getelementptr' 'c_1_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%c_0_load = load i3 %c_0_addr" [src/generic/fp_generic.c:24]   --->   Operation 17 'load' 'c_0_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 18 [2/2] (2.32ns)   --->   "%c_1_load = load i3 %c_1_addr" [src/generic/fp_generic.c:24]   --->   Operation 18 'load' 'c_1_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 3.80>
ST_2 : Operation 19 [1/1] (1.73ns)   --->   "%add_ln23 = add i4 %i_218, i4 1" [src/generic/fp_generic.c:23]   --->   Operation 19 'add' 'add_ln23' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i4 %i_218" [src/generic/fp_generic.c:23]   --->   Operation 20 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 21 [1/2] ( I:2.32ns O:2.32ns )   --->   "%c_0_load = load i3 %c_0_addr" [src/generic/fp_generic.c:24]   --->   Operation 21 'load' 'c_0_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 22 [1/2] ( I:2.32ns O:2.32ns )   --->   "%c_1_load = load i3 %c_1_addr" [src/generic/fp_generic.c:24]   --->   Operation 22 'load' 'c_1_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 23 [1/1] (1.48ns)   --->   "%select_ln24 = select i1 %trunc_ln23, i64 %c_1_load, i64 %c_0_load" [src/generic/fp_generic.c:24]   --->   Operation 23 'select' 'select_ln24' <Predicate = (!icmp_ln23)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %trunc_ln23, void %arrayidx57.case.0, void %arrayidx57.case.1" [src/generic/fp_generic.c:24]   --->   Operation 24 'br' 'br_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln20 = store i4 %add_ln23, i4 %i" [src/generic/fp_generic.c:20]   --->   Operation 25 'store' 'store_ln20' <Predicate = (!icmp_ln23)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.04>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%carry = phi i1 0, void %newFuncRoot, i1 %tmp, void %arrayidx57.exit" [src/generic/fp_generic.c:23]   --->   Operation 26 'phi' 'carry' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:20]   --->   Operation 27 'specpipeline' 'specpipeline_ln20' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln20 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/generic/fp_generic.c:20]   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln20' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/generic/fp_generic.c:23]   --->   Operation 29 'specloopname' 'specloopname_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln24_17 = zext i1 %carry" [src/generic/fp_generic.c:24]   --->   Operation 30 'zext' 'zext_ln24_17' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (3.52ns)   --->   "%tempReg = add i64 %select_ln24, i64 %zext_ln24_17" [src/generic/fp_generic.c:24]   --->   Operation 31 'add' 'tempReg' <Predicate = (!icmp_ln23)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (3.52ns)   --->   "%add_ln24 = add i64 %select_ln24, i64 %tempReg" [src/generic/fp_generic.c:24]   --->   Operation 32 'add' 'add_ln24' <Predicate = (!icmp_ln23)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 33 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln24 = store i64 %add_ln24, i3 %c_0_addr" [src/generic/fp_generic.c:24]   --->   Operation 33 'store' 'store_ln24' <Predicate = (!icmp_ln23 & !trunc_ln23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln24 = br void %arrayidx57.exit" [src/generic/fp_generic.c:24]   --->   Operation 34 'br' 'br_ln24' <Predicate = (!icmp_ln23 & !trunc_ln23)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln24 = store i64 %add_ln24, i3 %c_1_addr" [src/generic/fp_generic.c:24]   --->   Operation 35 'store' 'store_ln24' <Predicate = (!icmp_ln23 & trunc_ln23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln24 = br void %arrayidx57.exit" [src/generic/fp_generic.c:24]   --->   Operation 36 'br' 'br_ln24' <Predicate = (!icmp_ln23 & trunc_ln23)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node xor_ln24_24)   --->   "%xor_ln24 = xor i64 %add_ln24, i64 %tempReg" [src/generic/fp_generic.c:24]   --->   Operation 37 'xor' 'xor_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node xor_ln24_24)   --->   "%xor_ln24_22 = xor i64 %select_ln24, i64 %tempReg" [src/generic/fp_generic.c:24]   --->   Operation 38 'xor' 'xor_ln24_22' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xor_ln24_24)   --->   "%or_ln24 = or i64 %xor_ln24, i64 %xor_ln24_22" [src/generic/fp_generic.c:24]   --->   Operation 39 'or' 'or_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_8)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:24]   --->   Operation 40 'bitselect' 'bit_sel' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_8)   --->   "%xor_ln24_25 = xor i1 %bit_sel, i1 1" [src/generic/fp_generic.c:24]   --->   Operation 41 'xor' 'xor_ln24_25' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_8)   --->   "%trunc_ln24 = trunc i64 %tempReg" [src/generic/fp_generic.c:24]   --->   Operation 42 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_8)   --->   "%xor_ln24_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln24_25, i63 %trunc_ln24" [src/generic/fp_generic.c:24]   --->   Operation 43 'bitconcatenate' 'xor_ln24_s' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_8)   --->   "%and_ln24 = and i64 %xor_ln24_s, i64 %select_ln24" [src/generic/fp_generic.c:24]   --->   Operation 44 'and' 'and_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln24_24 = xor i64 %or_ln24, i64 %add_ln24" [src/generic/fp_generic.c:24]   --->   Operation 45 'xor' 'xor_ln24_24' <Predicate = (!icmp_ln23)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln24_8 = or i64 %xor_ln24_24, i64 %and_ln24" [src/generic/fp_generic.c:24]   --->   Operation 46 'or' 'or_ln24_8' <Predicate = (!icmp_ln23)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln24_8, i32 63" [src/generic/fp_generic.c:23]   --->   Operation 47 'bitselect' 'tmp' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc" [src/generic/fp_generic.c:23]   --->   Operation 48 'br' 'br_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ c_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 01100]
store_ln20             (store            ) [ 00000]
br_ln0                 (br               ) [ 01111]
i_218                  (load             ) [ 00100]
icmp_ln23              (icmp             ) [ 01111]
br_ln23                (br               ) [ 00000]
lshr_ln                (partselect       ) [ 00000]
zext_ln24              (zext             ) [ 00000]
c_0_addr               (getelementptr    ) [ 01111]
c_1_addr               (getelementptr    ) [ 01111]
add_ln23               (add              ) [ 00000]
trunc_ln23             (trunc            ) [ 01111]
c_0_load               (load             ) [ 00000]
c_1_load               (load             ) [ 00000]
select_ln24            (select           ) [ 01111]
br_ln24                (br               ) [ 00000]
store_ln20             (store            ) [ 00000]
carry                  (phi              ) [ 01110]
specpipeline_ln20      (specpipeline     ) [ 00000]
speclooptripcount_ln20 (speclooptripcount) [ 00000]
specloopname_ln23      (specloopname     ) [ 00000]
zext_ln24_17           (zext             ) [ 00000]
tempReg                (add              ) [ 00101]
add_ln24               (add              ) [ 00101]
store_ln24             (store            ) [ 00000]
br_ln24                (br               ) [ 00000]
store_ln24             (store            ) [ 00000]
br_ln24                (br               ) [ 00000]
xor_ln24               (xor              ) [ 00000]
xor_ln24_22            (xor              ) [ 00000]
or_ln24                (or               ) [ 00000]
bit_sel                (bitselect        ) [ 00000]
xor_ln24_25            (xor              ) [ 00000]
trunc_ln24             (trunc            ) [ 00000]
xor_ln24_s             (bitconcatenate   ) [ 00000]
and_ln24               (and              ) [ 00000]
xor_ln24_24            (xor              ) [ 00000]
or_ln24_8              (or               ) [ 00000]
tmp                    (bitselect        ) [ 01111]
br_ln23                (br               ) [ 01111]
ret_ln0                (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="c_0_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="64" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="2" slack="0"/>
<pin id="54" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_0_addr/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="c_1_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="64" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="2" slack="0"/>
<pin id="61" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_1_addr/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="3" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="1"/>
<pin id="67" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="c_0_load/1 store_ln24/4 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="3" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="1"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="c_1_load/1 store_ln24/4 "/>
</bind>
</comp>

<comp id="76" class="1005" name="carry_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="2"/>
<pin id="78" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="carry (phireg) "/>
</bind>
</comp>

<comp id="80" class="1004" name="carry_phi_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="2"/>
<pin id="82" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="1" slack="1"/>
<pin id="84" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="carry/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln20_store_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="0"/>
<pin id="89" dir="0" index="1" bw="4" slack="0"/>
<pin id="90" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_218_load_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="0"/>
<pin id="94" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_218/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="icmp_ln23_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="4" slack="0"/>
<pin id="97" dir="0" index="1" bw="4" slack="0"/>
<pin id="98" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="lshr_ln_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="2" slack="0"/>
<pin id="103" dir="0" index="1" bw="4" slack="0"/>
<pin id="104" dir="0" index="2" bw="1" slack="0"/>
<pin id="105" dir="0" index="3" bw="3" slack="0"/>
<pin id="106" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="zext_ln24_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="2" slack="0"/>
<pin id="113" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="add_ln23_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="1"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="trunc_ln23_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="1"/>
<pin id="124" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="select_ln24_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="64" slack="0"/>
<pin id="128" dir="0" index="2" bw="64" slack="0"/>
<pin id="129" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln20_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="0"/>
<pin id="135" dir="0" index="1" bw="4" slack="1"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln24_17_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_17/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tempReg_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="1"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="add_ln24_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="1"/>
<pin id="149" dir="0" index="1" bw="64" slack="0"/>
<pin id="150" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="xor_ln24_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="1"/>
<pin id="154" dir="0" index="1" bw="64" slack="1"/>
<pin id="155" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="xor_ln24_22_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="2"/>
<pin id="158" dir="0" index="1" bw="64" slack="1"/>
<pin id="159" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24_22/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="or_ln24_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="bit_sel_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="1"/>
<pin id="169" dir="0" index="2" bw="7" slack="0"/>
<pin id="170" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="xor_ln24_25_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24_25/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="trunc_ln24_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="1"/>
<pin id="181" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="xor_ln24_s_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="63" slack="0"/>
<pin id="186" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln24_s/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="and_ln24_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="2"/>
<pin id="193" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln24/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="xor_ln24_24_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="0"/>
<pin id="197" dir="0" index="1" bw="64" slack="1"/>
<pin id="198" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24_24/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="or_ln24_8_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24_8/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="64" slack="0"/>
<pin id="209" dir="0" index="2" bw="7" slack="0"/>
<pin id="210" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="214" class="1005" name="i_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="0"/>
<pin id="216" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="221" class="1005" name="i_218_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="1"/>
<pin id="223" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_218 "/>
</bind>
</comp>

<comp id="227" class="1005" name="icmp_ln23_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="231" class="1005" name="c_0_addr_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="1"/>
<pin id="233" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_0_addr "/>
</bind>
</comp>

<comp id="236" class="1005" name="c_1_addr_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="1"/>
<pin id="238" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_1_addr "/>
</bind>
</comp>

<comp id="241" class="1005" name="trunc_ln23_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="2"/>
<pin id="243" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln23 "/>
</bind>
</comp>

<comp id="245" class="1005" name="select_ln24_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="1"/>
<pin id="247" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24 "/>
</bind>
</comp>

<comp id="253" class="1005" name="tempReg_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="1"/>
<pin id="255" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="261" class="1005" name="add_ln24_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="1"/>
<pin id="263" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="269" class="1005" name="tmp_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="14" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="14" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="69"><net_src comp="50" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="75"><net_src comp="57" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="76" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="99"><net_src comp="92" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="108"><net_src comp="92" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="101" pin=3"/></net>

<net id="114"><net_src comp="101" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="116"><net_src comp="111" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="130"><net_src comp="122" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="70" pin="3"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="64" pin="3"/><net_sink comp="125" pin=2"/></net>

<net id="137"><net_src comp="117" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="80" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="138" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="142" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="164"><net_src comp="152" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="156" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="34" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="36" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="177"><net_src comp="166" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="38" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="187"><net_src comp="40" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="173" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="194"><net_src comp="182" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="160" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="195" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="190" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="42" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="200" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="44" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="217"><net_src comp="46" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="220"><net_src comp="214" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="224"><net_src comp="92" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="230"><net_src comp="95" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="50" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="239"><net_src comp="57" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="244"><net_src comp="122" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="125" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="251"><net_src comp="245" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="252"><net_src comp="245" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="256"><net_src comp="142" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="259"><net_src comp="253" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="260"><net_src comp="253" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="264"><net_src comp="147" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="267"><net_src comp="261" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="268"><net_src comp="261" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="272"><net_src comp="206" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="80" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c_0 | {4 }
	Port: c_1 | {4 }
 - Input state : 
	Port: fpadd503.58.59_Pipeline_VITIS_LOOP_23_1 : c_0 | {1 2 }
	Port: fpadd503.58.59_Pipeline_VITIS_LOOP_23_1 : c_1 | {1 2 }
  - Chain level:
	State 1
		store_ln20 : 1
		i_218 : 1
		icmp_ln23 : 2
		br_ln23 : 3
		lshr_ln : 2
		zext_ln24 : 3
		c_0_addr : 4
		c_1_addr : 4
		c_0_load : 5
		c_1_load : 5
	State 2
		select_ln24 : 1
		br_ln24 : 1
		store_ln20 : 1
	State 3
		zext_ln24_17 : 1
		tempReg : 2
		add_ln24 : 3
	State 4
		xor_ln24_25 : 1
		xor_ln24_s : 1
		and_ln24 : 2
		or_ln24_8 : 2
		tmp : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |   xor_ln24_fu_152   |    0    |    64   |
|    xor   |  xor_ln24_22_fu_156 |    0    |    64   |
|          |  xor_ln24_25_fu_173 |    0    |    2    |
|          |  xor_ln24_24_fu_195 |    0    |    64   |
|----------|---------------------|---------|---------|
|          |   add_ln23_fu_117   |    0    |    13   |
|    add   |    tempReg_fu_142   |    0    |    71   |
|          |   add_ln24_fu_147   |    0    |    71   |
|----------|---------------------|---------|---------|
|    or    |    or_ln24_fu_160   |    0    |    64   |
|          |   or_ln24_8_fu_200  |    0    |    64   |
|----------|---------------------|---------|---------|
|  select  |  select_ln24_fu_125 |    0    |    64   |
|----------|---------------------|---------|---------|
|    and   |   and_ln24_fu_190   |    0    |    64   |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln23_fu_95   |    0    |    13   |
|----------|---------------------|---------|---------|
|partselect|    lshr_ln_fu_101   |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |   zext_ln24_fu_111  |    0    |    0    |
|          | zext_ln24_17_fu_138 |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln23_fu_122  |    0    |    0    |
|          |  trunc_ln24_fu_179  |    0    |    0    |
|----------|---------------------|---------|---------|
| bitselect|    bit_sel_fu_166   |    0    |    0    |
|          |      tmp_fu_206     |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|  xor_ln24_s_fu_182  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   618   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  add_ln24_reg_261 |   64   |
|  c_0_addr_reg_231 |    3   |
|  c_1_addr_reg_236 |    3   |
|    carry_reg_76   |    1   |
|   i_218_reg_221   |    4   |
|     i_reg_214     |    4   |
| icmp_ln23_reg_227 |    1   |
|select_ln24_reg_245|   64   |
|  tempReg_reg_253  |   64   |
|    tmp_reg_269    |    1   |
| trunc_ln23_reg_241|    1   |
+-------------------+--------+
|       Total       |   210  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_64 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_70 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   12   ||  3.176  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   618  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   18   |
|  Register |    -   |   210  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   210  |   636  |
+-----------+--------+--------+--------+
