// Seed: 3113741463
module module_0 (
    input supply0 id_0,
    output wor id_1,
    output tri id_2,
    input wire id_3,
    input tri id_4,
    output supply1 id_5,
    input uwire id_6,
    input wire id_7,
    input tri id_8,
    input tri0 id_9,
    input wor id_10,
    input wire id_11,
    input uwire id_12,
    input wire id_13
    , id_32,
    input supply1 id_14,
    output tri0 id_15,
    input uwire id_16,
    input wire id_17,
    output tri id_18,
    input uwire id_19,
    input tri0 id_20,
    output tri0 id_21,
    input tri id_22,
    input tri0 id_23,
    input wor id_24,
    input wand id_25,
    output tri0 id_26,
    output tri id_27,
    output uwire id_28,
    input uwire id_29,
    output tri id_30
);
  assign id_5 = id_0;
endmodule
module module_1 (
    output tri id_0,
    input wire id_1,
    input wire id_2,
    input supply0 id_3,
    inout wand id_4,
    output tri id_5,
    input supply1 id_6,
    output uwire id_7,
    output wor id_8
    , id_19, id_20,
    input supply0 id_9,
    input supply0 id_10,
    output tri1 id_11,
    input wor id_12,
    input wand id_13,
    input supply0 id_14,
    input uwire id_15,
    input wire id_16,
    output tri0 id_17
);
  wire id_21;
  module_0(
      id_2,
      id_5,
      id_7,
      id_2,
      id_3,
      id_8,
      id_14,
      id_12,
      id_14,
      id_16,
      id_12,
      id_12,
      id_9,
      id_4,
      id_3,
      id_7,
      id_12,
      id_1,
      id_4,
      id_1,
      id_3,
      id_17,
      id_16,
      id_4,
      id_4,
      id_4,
      id_11,
      id_8,
      id_8,
      id_13,
      id_4
  );
  wire id_22;
endmodule
