

================================================================
== Vitis HLS Report for 'chensy'
================================================================
* Date:           Sun Feb  2 20:37:43 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        rinos
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  11.710 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_12_1  |        ?|        ?|        27|         21|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     85|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    8|    1148|   1295|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    463|    -|
|Register         |        -|    -|     536|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    8|    1684|   1843|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |faddfsub_32ns_32ns_32_6_no_dsp_1_U2    |faddfsub_32ns_32ns_32_6_no_dsp_1    |        0|   0|  278|  392|    0|
    |faddfsub_32ns_32ns_32_6_no_dsp_1_U3    |faddfsub_32ns_32ns_32_6_no_dsp_1    |        0|   0|  278|  392|    0|
    |faddfsub_32ns_32ns_32_7_full_dsp_1_U1  |faddfsub_32ns_32ns_32_7_full_dsp_1  |        0|   2|  306|  231|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U4       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U5       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  140|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                    |        0|   8| 1148| 1295|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln12_fu_251_p2   |         +|   0|  0|  38|          31|           1|
    |ap_condition_244     |       and|   0|  0|   2|           1|           1|
    |ap_condition_590     |       and|   0|  0|   2|           1|           1|
    |ap_condition_594     |       and|   0|  0|   2|           1|           1|
    |icmp_ln12_fu_245_p2  |      icmp|   0|  0|  39|          32|          32|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  85|          67|          38|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  113|         22|    1|         22|
    |ap_done_int                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |ap_sig_allocacmp_i_load      |    9|          2|   31|         62|
    |ap_sig_allocacmp_x_load      |   13|          3|   32|         96|
    |ap_sig_allocacmp_y_load      |    9|          2|   32|         64|
    |ap_sig_allocacmp_z_load      |   13|          3|   32|         96|
    |grp_fu_150_opcode            |   13|          3|    2|          6|
    |grp_fu_150_p0                |   13|          3|   32|         96|
    |grp_fu_150_p1                |   13|          3|   32|         96|
    |grp_fu_154_opcode            |   13|          3|    2|          6|
    |grp_fu_154_p0                |   25|          6|   32|        192|
    |grp_fu_154_p1                |   21|          5|   32|        160|
    |grp_fu_159_opcode            |   13|          3|    2|          6|
    |grp_fu_159_p0                |   13|          3|   32|         96|
    |grp_fu_159_p1                |   13|          3|   32|         96|
    |grp_fu_163_p0                |   29|          7|   32|        224|
    |grp_fu_163_p1                |   25|          6|   32|        192|
    |grp_fu_169_p0                |   17|          4|   32|        128|
    |grp_fu_169_p1                |   17|          4|   32|        128|
    |i_fu_76                      |    9|          2|   31|         62|
    |w_fu_72                      |    9|          2|   32|         64|
    |x_fu_60                      |    9|          2|   32|         64|
    |y_fu_64                      |    9|          2|   32|         64|
    |z_fu_68                      |    9|          2|   32|         64|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  463|        103|  617|       2092|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |alpha_read_reg_376           |  32|   0|   32|          0|
    |ap_CS_fsm                    |  21|   0|   21|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |beta_read_reg_366            |  32|   0|   32|          0|
    |dt_read_reg_381              |  32|   0|   32|          0|
    |epsilon_read_reg_356         |  32|   0|   32|          0|
    |gamma_read_reg_361           |  32|   0|   32|          0|
    |i_fu_76                      |  31|   0|   31|          0|
    |icmp_ln12_reg_387            |   1|   0|    1|          0|
    |mul7_reg_407                 |  32|   0|   32|          0|
    |reg_196                      |  32|   0|   32|          0|
    |w_fu_72                      |  32|   0|   32|          0|
    |w_load_reg_419               |  32|   0|   32|          0|
    |x_fu_60                      |  32|   0|   32|          0|
    |x_load_reg_391               |  32|   0|   32|          0|
    |y_fu_64                      |  32|   0|   32|          0|
    |y_load_reg_412               |  32|   0|   32|          0|
    |z_fu_68                      |  32|   0|   32|          0|
    |z_load_reg_400               |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 536|   0|  536|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------+-----+-----+------------+----------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|          chensy|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|          chensy|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|          chensy|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|          chensy|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|          chensy|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|          chensy|  return value|
|dt              |   in|   32|     ap_none|              dt|        scalar|
|num_iterations  |   in|   32|     ap_none|  num_iterations|        scalar|
|alpha           |   in|   32|     ap_none|           alpha|        scalar|
|sigma           |   in|   32|     ap_none|           sigma|        scalar|
|beta            |   in|   32|     ap_none|            beta|        scalar|
|gamma           |   in|   32|     ap_none|           gamma|        scalar|
|epsilon         |   in|   32|     ap_none|         epsilon|        scalar|
|x_out           |  out|   32|      ap_vld|           x_out|       pointer|
|x_out_ap_vld    |  out|    1|      ap_vld|           x_out|       pointer|
|y_out           |  out|   32|      ap_vld|           y_out|       pointer|
|y_out_ap_vld    |  out|    1|      ap_vld|           y_out|       pointer|
|z_out           |  out|   32|      ap_vld|           z_out|       pointer|
|z_out_ap_vld    |  out|    1|      ap_vld|           z_out|       pointer|
|w_out           |  out|   32|      ap_vld|           w_out|       pointer|
|w_out_ap_vld    |  out|    1|      ap_vld|           w_out|       pointer|
+----------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 21, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 21, D = 27, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.39>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [rinos/chen.cpp:10]   --->   Operation 30 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [rinos/chen.cpp:10]   --->   Operation 31 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%z = alloca i32 1" [rinos/chen.cpp:10]   --->   Operation 32 'alloca' 'z' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%w = alloca i32 1" [rinos/chen.cpp:10]   --->   Operation 33 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 34 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [rinos/chen.cpp:3]   --->   Operation 35 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dt"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dt, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %num_iterations"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_iterations, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %alpha"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %alpha, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sigma"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sigma, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %beta"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %beta, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gamma"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gamma, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %epsilon"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %epsilon, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x_out"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y_out"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %z_out"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %w_out"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%epsilon_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %epsilon" [rinos/chen.cpp:4]   --->   Operation 58 'read' 'epsilon_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%gamma_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %gamma" [rinos/chen.cpp:4]   --->   Operation 59 'read' 'gamma_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%beta_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %beta" [rinos/chen.cpp:4]   --->   Operation 60 'read' 'beta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sigma_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sigma" [rinos/chen.cpp:4]   --->   Operation 61 'read' 'sigma_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %alpha" [rinos/chen.cpp:4]   --->   Operation 62 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%num_iterations_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_iterations" [rinos/chen.cpp:4]   --->   Operation 63 'read' 'num_iterations_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%dt_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dt" [rinos/chen.cpp:4]   --->   Operation 64 'read' 'dt_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.61ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 65 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 66 [1/1] (1.61ns)   --->   "%store_ln10 = store i32 0, i32 %w" [rinos/chen.cpp:10]   --->   Operation 66 'store' 'store_ln10' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 67 [1/1] (1.61ns)   --->   "%store_ln10 = store i32 0.01, i32 %z" [rinos/chen.cpp:10]   --->   Operation 67 'store' 'store_ln10' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 68 [1/1] (1.61ns)   --->   "%store_ln10 = store i32 0.01, i32 %y" [rinos/chen.cpp:10]   --->   Operation 68 'store' 'store_ln10' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 69 [1/1] (1.61ns)   --->   "%store_ln10 = store i32 0, i32 %x" [rinos/chen.cpp:10]   --->   Operation 69 'store' 'store_ln10' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.inc" [rinos/chen.cpp:12]   --->   Operation 70 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [rinos/chen.cpp:12]   --->   Operation 71 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i31 %i_load" [rinos/chen.cpp:12]   --->   Operation 72 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (2.70ns)   --->   "%icmp_ln12 = icmp_slt  i32 %zext_ln12, i32 %num_iterations_read" [rinos/chen.cpp:12]   --->   Operation 73 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (2.66ns)   --->   "%add_ln12 = add i31 %i_load, i31 1" [rinos/chen.cpp:12]   --->   Operation 74 'add' 'add_ln12' <Predicate = true> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %for.end.loopexit, void %for.inc.split" [rinos/chen.cpp:12]   --->   Operation 75 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%x_load = load i32 %x" [rinos/chen.cpp:19]   --->   Operation 76 'load' 'x_load' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%z_load = load i32 %z" [rinos/chen.cpp:21]   --->   Operation 77 'load' 'z_load' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 78 [4/4] (5.78ns)   --->   "%mul1 = fmul i32 %x_load, i32 %sigma_read" [rinos/chen.cpp:15]   --->   Operation 78 'fmul' 'mul1' <Predicate = (icmp_ln12)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [4/4] (5.78ns)   --->   "%mul2 = fmul i32 %x_load, i32 %z_load" [rinos/chen.cpp:15]   --->   Operation 79 'fmul' 'mul2' <Predicate = (icmp_ln12)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (1.61ns)   --->   "%store_ln12 = store i31 %add_ln12, i31 %i" [rinos/chen.cpp:12]   --->   Operation 80 'store' 'store_ln12' <Predicate = (icmp_ln12)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 5.92>
ST_2 : Operation 81 [3/4] (5.78ns)   --->   "%mul1 = fmul i32 %x_load, i32 %sigma_read" [rinos/chen.cpp:15]   --->   Operation 81 'fmul' 'mul1' <Predicate = (icmp_ln12)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [3/4] (5.78ns)   --->   "%mul2 = fmul i32 %x_load, i32 %z_load" [rinos/chen.cpp:15]   --->   Operation 82 'fmul' 'mul2' <Predicate = (icmp_ln12)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [4/4] (5.78ns)   --->   "%mul7 = fmul i32 %z_load, i32 %beta_read" [rinos/chen.cpp:16]   --->   Operation 83 'fmul' 'mul7' <Predicate = (icmp_ln12)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [7/7] (5.92ns)   --->   "%dw = fsub i32 %x_load, i32 %epsilon_read" [rinos/chen.cpp:17]   --->   Operation 84 'fsub' 'dw' <Predicate = (icmp_ln12)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.92>
ST_3 : Operation 85 [2/4] (5.78ns)   --->   "%mul1 = fmul i32 %x_load, i32 %sigma_read" [rinos/chen.cpp:15]   --->   Operation 85 'fmul' 'mul1' <Predicate = (icmp_ln12)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [2/4] (5.78ns)   --->   "%mul2 = fmul i32 %x_load, i32 %z_load" [rinos/chen.cpp:15]   --->   Operation 86 'fmul' 'mul2' <Predicate = (icmp_ln12)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [3/4] (5.78ns)   --->   "%mul7 = fmul i32 %z_load, i32 %beta_read" [rinos/chen.cpp:16]   --->   Operation 87 'fmul' 'mul7' <Predicate = (icmp_ln12)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [6/7] (5.92ns)   --->   "%dw = fsub i32 %x_load, i32 %epsilon_read" [rinos/chen.cpp:17]   --->   Operation 88 'fsub' 'dw' <Predicate = (icmp_ln12)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 11.3>
ST_4 : Operation 89 [1/4] (5.78ns)   --->   "%mul1 = fmul i32 %x_load, i32 %sigma_read" [rinos/chen.cpp:15]   --->   Operation 89 'fmul' 'mul1' <Predicate = (icmp_ln12)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/4] (5.78ns)   --->   "%mul2 = fmul i32 %x_load, i32 %z_load" [rinos/chen.cpp:15]   --->   Operation 90 'fmul' 'mul2' <Predicate = (icmp_ln12)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [6/6] (5.53ns)   --->   "%sub3 = fsub i32 %mul1, i32 %mul2" [rinos/chen.cpp:15]   --->   Operation 91 'fsub' 'sub3' <Predicate = (icmp_ln12)> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [2/4] (5.78ns)   --->   "%mul7 = fmul i32 %z_load, i32 %beta_read" [rinos/chen.cpp:16]   --->   Operation 92 'fmul' 'mul7' <Predicate = (icmp_ln12)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [5/7] (5.92ns)   --->   "%dw = fsub i32 %x_load, i32 %epsilon_read" [rinos/chen.cpp:17]   --->   Operation 93 'fsub' 'dw' <Predicate = (icmp_ln12)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.92>
ST_5 : Operation 94 [5/6] (5.53ns)   --->   "%sub3 = fsub i32 %mul1, i32 %mul2" [rinos/chen.cpp:15]   --->   Operation 94 'fsub' 'sub3' <Predicate = (icmp_ln12)> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/4] (5.78ns)   --->   "%mul7 = fmul i32 %z_load, i32 %beta_read" [rinos/chen.cpp:16]   --->   Operation 95 'fmul' 'mul7' <Predicate = (icmp_ln12)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [4/7] (5.92ns)   --->   "%dw = fsub i32 %x_load, i32 %epsilon_read" [rinos/chen.cpp:17]   --->   Operation 96 'fsub' 'dw' <Predicate = (icmp_ln12)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.92>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%y_load = load i32 %y" [rinos/chen.cpp:20]   --->   Operation 97 'load' 'y_load' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_6 : Operation 98 [6/6] (5.53ns)   --->   "%sub = fsub i32 %y_load, i32 %x_load" [rinos/chen.cpp:14]   --->   Operation 98 'fsub' 'sub' <Predicate = (icmp_ln12)> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [4/6] (5.53ns)   --->   "%sub3 = fsub i32 %mul1, i32 %mul2" [rinos/chen.cpp:15]   --->   Operation 99 'fsub' 'sub3' <Predicate = (icmp_ln12)> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [4/4] (5.78ns)   --->   "%mul4 = fmul i32 %y_load, i32 %gamma_read" [rinos/chen.cpp:15]   --->   Operation 100 'fmul' 'mul4' <Predicate = (icmp_ln12)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [4/4] (5.78ns)   --->   "%mul6 = fmul i32 %x_load, i32 %y_load" [rinos/chen.cpp:16]   --->   Operation 101 'fmul' 'mul6' <Predicate = (icmp_ln12)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [3/7] (5.92ns)   --->   "%dw = fsub i32 %x_load, i32 %epsilon_read" [rinos/chen.cpp:17]   --->   Operation 102 'fsub' 'dw' <Predicate = (icmp_ln12)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%ret_ln30 = ret" [rinos/chen.cpp:30]   --->   Operation 198 'ret' 'ret_ln30' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.92>
ST_7 : Operation 103 [5/6] (5.53ns)   --->   "%sub = fsub i32 %y_load, i32 %x_load" [rinos/chen.cpp:14]   --->   Operation 103 'fsub' 'sub' <Predicate = (icmp_ln12)> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [3/6] (5.53ns)   --->   "%sub3 = fsub i32 %mul1, i32 %mul2" [rinos/chen.cpp:15]   --->   Operation 104 'fsub' 'sub3' <Predicate = (icmp_ln12)> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [3/4] (5.78ns)   --->   "%mul4 = fmul i32 %y_load, i32 %gamma_read" [rinos/chen.cpp:15]   --->   Operation 105 'fmul' 'mul4' <Predicate = (icmp_ln12)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [3/4] (5.78ns)   --->   "%mul6 = fmul i32 %x_load, i32 %y_load" [rinos/chen.cpp:16]   --->   Operation 106 'fmul' 'mul6' <Predicate = (icmp_ln12)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [2/7] (5.92ns)   --->   "%dw = fsub i32 %x_load, i32 %epsilon_read" [rinos/chen.cpp:17]   --->   Operation 107 'fsub' 'dw' <Predicate = (icmp_ln12)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 11.7>
ST_8 : Operation 108 [4/6] (5.53ns)   --->   "%sub = fsub i32 %y_load, i32 %x_load" [rinos/chen.cpp:14]   --->   Operation 108 'fsub' 'sub' <Predicate = (icmp_ln12)> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [2/6] (5.53ns)   --->   "%sub3 = fsub i32 %mul1, i32 %mul2" [rinos/chen.cpp:15]   --->   Operation 109 'fsub' 'sub3' <Predicate = (icmp_ln12)> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [2/4] (5.78ns)   --->   "%mul4 = fmul i32 %y_load, i32 %gamma_read" [rinos/chen.cpp:15]   --->   Operation 110 'fmul' 'mul4' <Predicate = (icmp_ln12)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [2/4] (5.78ns)   --->   "%mul6 = fmul i32 %x_load, i32 %y_load" [rinos/chen.cpp:16]   --->   Operation 111 'fmul' 'mul6' <Predicate = (icmp_ln12)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/7] (5.92ns)   --->   "%dw = fsub i32 %x_load, i32 %epsilon_read" [rinos/chen.cpp:17]   --->   Operation 112 'fsub' 'dw' <Predicate = (icmp_ln12)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [4/4] (5.78ns)   --->   "%mul8 = fmul i32 %dw, i32 %dt_read" [rinos/chen.cpp:22]   --->   Operation 113 'fmul' 'mul8' <Predicate = (icmp_ln12)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 11.3>
ST_9 : Operation 114 [3/6] (5.53ns)   --->   "%sub = fsub i32 %y_load, i32 %x_load" [rinos/chen.cpp:14]   --->   Operation 114 'fsub' 'sub' <Predicate = (icmp_ln12)> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/6] (5.53ns)   --->   "%sub3 = fsub i32 %mul1, i32 %mul2" [rinos/chen.cpp:15]   --->   Operation 115 'fsub' 'sub3' <Predicate = (icmp_ln12)> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/4] (5.78ns)   --->   "%mul4 = fmul i32 %y_load, i32 %gamma_read" [rinos/chen.cpp:15]   --->   Operation 116 'fmul' 'mul4' <Predicate = (icmp_ln12)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [6/6] (5.53ns)   --->   "%add = fadd i32 %sub3, i32 %mul4" [rinos/chen.cpp:15]   --->   Operation 117 'fadd' 'add' <Predicate = (icmp_ln12)> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/4] (5.78ns)   --->   "%mul6 = fmul i32 %x_load, i32 %y_load" [rinos/chen.cpp:16]   --->   Operation 118 'fmul' 'mul6' <Predicate = (icmp_ln12)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [6/6] (5.53ns)   --->   "%dz = fsub i32 %mul6, i32 %mul7" [rinos/chen.cpp:16]   --->   Operation 119 'fsub' 'dz' <Predicate = (icmp_ln12)> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [3/4] (5.78ns)   --->   "%mul8 = fmul i32 %dw, i32 %dt_read" [rinos/chen.cpp:22]   --->   Operation 120 'fmul' 'mul8' <Predicate = (icmp_ln12)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.78>
ST_10 : Operation 121 [2/6] (5.53ns)   --->   "%sub = fsub i32 %y_load, i32 %x_load" [rinos/chen.cpp:14]   --->   Operation 121 'fsub' 'sub' <Predicate = (icmp_ln12)> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [5/6] (5.53ns)   --->   "%add = fadd i32 %sub3, i32 %mul4" [rinos/chen.cpp:15]   --->   Operation 122 'fadd' 'add' <Predicate = (icmp_ln12)> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [5/6] (5.53ns)   --->   "%dz = fsub i32 %mul6, i32 %mul7" [rinos/chen.cpp:16]   --->   Operation 123 'fsub' 'dz' <Predicate = (icmp_ln12)> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [2/4] (5.78ns)   --->   "%mul8 = fmul i32 %dw, i32 %dt_read" [rinos/chen.cpp:22]   --->   Operation 124 'fmul' 'mul8' <Predicate = (icmp_ln12)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 11.7>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%w_load = load i32 %w" [rinos/chen.cpp:22]   --->   Operation 125 'load' 'w_load' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_11 : Operation 126 [1/6] (5.53ns)   --->   "%sub = fsub i32 %y_load, i32 %x_load" [rinos/chen.cpp:14]   --->   Operation 126 'fsub' 'sub' <Predicate = (icmp_ln12)> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [4/4] (5.78ns)   --->   "%dx = fmul i32 %sub, i32 %alpha_read" [rinos/chen.cpp:14]   --->   Operation 127 'fmul' 'dx' <Predicate = (icmp_ln12)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 128 [4/6] (5.53ns)   --->   "%add = fadd i32 %sub3, i32 %mul4" [rinos/chen.cpp:15]   --->   Operation 128 'fadd' 'add' <Predicate = (icmp_ln12)> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 129 [4/6] (5.53ns)   --->   "%dz = fsub i32 %mul6, i32 %mul7" [rinos/chen.cpp:16]   --->   Operation 129 'fsub' 'dz' <Predicate = (icmp_ln12)> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 130 [1/4] (5.78ns)   --->   "%mul8 = fmul i32 %dw, i32 %dt_read" [rinos/chen.cpp:22]   --->   Operation 130 'fmul' 'mul8' <Predicate = (icmp_ln12)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [7/7] (5.92ns)   --->   "%w_1 = fadd i32 %w_load, i32 %mul8" [rinos/chen.cpp:22]   --->   Operation 131 'fadd' 'w_1' <Predicate = (icmp_ln12)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.92>
ST_12 : Operation 132 [3/4] (5.78ns)   --->   "%dx = fmul i32 %sub, i32 %alpha_read" [rinos/chen.cpp:14]   --->   Operation 132 'fmul' 'dx' <Predicate = (icmp_ln12)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 133 [3/6] (5.53ns)   --->   "%add = fadd i32 %sub3, i32 %mul4" [rinos/chen.cpp:15]   --->   Operation 133 'fadd' 'add' <Predicate = (icmp_ln12)> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [3/6] (5.53ns)   --->   "%dz = fsub i32 %mul6, i32 %mul7" [rinos/chen.cpp:16]   --->   Operation 134 'fsub' 'dz' <Predicate = (icmp_ln12)> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 135 [6/7] (5.92ns)   --->   "%w_1 = fadd i32 %w_load, i32 %mul8" [rinos/chen.cpp:22]   --->   Operation 135 'fadd' 'w_1' <Predicate = (icmp_ln12)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.92>
ST_13 : Operation 136 [2/4] (5.78ns)   --->   "%dx = fmul i32 %sub, i32 %alpha_read" [rinos/chen.cpp:14]   --->   Operation 136 'fmul' 'dx' <Predicate = (icmp_ln12)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 137 [2/6] (5.53ns)   --->   "%add = fadd i32 %sub3, i32 %mul4" [rinos/chen.cpp:15]   --->   Operation 137 'fadd' 'add' <Predicate = (icmp_ln12)> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 138 [2/6] (5.53ns)   --->   "%dz = fsub i32 %mul6, i32 %mul7" [rinos/chen.cpp:16]   --->   Operation 138 'fsub' 'dz' <Predicate = (icmp_ln12)> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 139 [5/7] (5.92ns)   --->   "%w_1 = fadd i32 %w_load, i32 %mul8" [rinos/chen.cpp:22]   --->   Operation 139 'fadd' 'w_1' <Predicate = (icmp_ln12)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 11.5>
ST_14 : Operation 140 [1/4] (5.78ns)   --->   "%dx = fmul i32 %sub, i32 %alpha_read" [rinos/chen.cpp:14]   --->   Operation 140 'fmul' 'dx' <Predicate = (icmp_ln12)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 141 [1/6] (5.53ns)   --->   "%add = fadd i32 %sub3, i32 %mul4" [rinos/chen.cpp:15]   --->   Operation 141 'fadd' 'add' <Predicate = (icmp_ln12)> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 142 [6/6] (5.53ns)   --->   "%dy = fsub i32 %add, i32 %w_load" [rinos/chen.cpp:15]   --->   Operation 142 'fsub' 'dy' <Predicate = (icmp_ln12)> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 143 [1/6] (5.53ns)   --->   "%dz = fsub i32 %mul6, i32 %mul7" [rinos/chen.cpp:16]   --->   Operation 143 'fsub' 'dz' <Predicate = (icmp_ln12)> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 144 [4/4] (5.78ns)   --->   "%mul = fmul i32 %dx, i32 %dt_read" [rinos/chen.cpp:19]   --->   Operation 144 'fmul' 'mul' <Predicate = (icmp_ln12)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 145 [4/4] (5.78ns)   --->   "%mul5 = fmul i32 %dz, i32 %dt_read" [rinos/chen.cpp:21]   --->   Operation 145 'fmul' 'mul5' <Predicate = (icmp_ln12)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 146 [4/7] (5.92ns)   --->   "%w_1 = fadd i32 %w_load, i32 %mul8" [rinos/chen.cpp:22]   --->   Operation 146 'fadd' 'w_1' <Predicate = (icmp_ln12)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.92>
ST_15 : Operation 147 [5/6] (5.53ns)   --->   "%dy = fsub i32 %add, i32 %w_load" [rinos/chen.cpp:15]   --->   Operation 147 'fsub' 'dy' <Predicate = (icmp_ln12)> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 148 [3/4] (5.78ns)   --->   "%mul = fmul i32 %dx, i32 %dt_read" [rinos/chen.cpp:19]   --->   Operation 148 'fmul' 'mul' <Predicate = (icmp_ln12)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 149 [3/4] (5.78ns)   --->   "%mul5 = fmul i32 %dz, i32 %dt_read" [rinos/chen.cpp:21]   --->   Operation 149 'fmul' 'mul5' <Predicate = (icmp_ln12)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 150 [3/7] (5.92ns)   --->   "%w_1 = fadd i32 %w_load, i32 %mul8" [rinos/chen.cpp:22]   --->   Operation 150 'fadd' 'w_1' <Predicate = (icmp_ln12)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.92>
ST_16 : Operation 151 [4/6] (5.53ns)   --->   "%dy = fsub i32 %add, i32 %w_load" [rinos/chen.cpp:15]   --->   Operation 151 'fsub' 'dy' <Predicate = (icmp_ln12)> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 152 [2/4] (5.78ns)   --->   "%mul = fmul i32 %dx, i32 %dt_read" [rinos/chen.cpp:19]   --->   Operation 152 'fmul' 'mul' <Predicate = (icmp_ln12)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 153 [2/4] (5.78ns)   --->   "%mul5 = fmul i32 %dz, i32 %dt_read" [rinos/chen.cpp:21]   --->   Operation 153 'fmul' 'mul5' <Predicate = (icmp_ln12)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 154 [2/7] (5.92ns)   --->   "%w_1 = fadd i32 %w_load, i32 %mul8" [rinos/chen.cpp:22]   --->   Operation 154 'fadd' 'w_1' <Predicate = (icmp_ln12)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 11.3>
ST_17 : Operation 155 [3/6] (5.53ns)   --->   "%dy = fsub i32 %add, i32 %w_load" [rinos/chen.cpp:15]   --->   Operation 155 'fsub' 'dy' <Predicate = (icmp_ln12)> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 156 [1/4] (5.78ns)   --->   "%mul = fmul i32 %dx, i32 %dt_read" [rinos/chen.cpp:19]   --->   Operation 156 'fmul' 'mul' <Predicate = (icmp_ln12)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 157 [6/6] (5.53ns)   --->   "%x_1 = fadd i32 %x_load, i32 %mul" [rinos/chen.cpp:19]   --->   Operation 157 'fadd' 'x_1' <Predicate = (icmp_ln12)> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 158 [1/4] (5.78ns)   --->   "%mul5 = fmul i32 %dz, i32 %dt_read" [rinos/chen.cpp:21]   --->   Operation 158 'fmul' 'mul5' <Predicate = (icmp_ln12)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 159 [6/6] (5.53ns)   --->   "%z_1 = fadd i32 %z_load, i32 %mul5" [rinos/chen.cpp:21]   --->   Operation 159 'fadd' 'z_1' <Predicate = (icmp_ln12)> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 160 [1/7] (5.92ns)   --->   "%w_1 = fadd i32 %w_load, i32 %mul8" [rinos/chen.cpp:22]   --->   Operation 160 'fadd' 'w_1' <Predicate = (icmp_ln12)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 161 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast i32 %w_1" [rinos/chen.cpp:28]   --->   Operation 161 'bitcast' 'bitcast_ln28' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %w_out, i32 %bitcast_ln28" [rinos/chen.cpp:28]   --->   Operation 162 'write' 'write_ln28' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 5.53>
ST_18 : Operation 163 [2/6] (5.53ns)   --->   "%dy = fsub i32 %add, i32 %w_load" [rinos/chen.cpp:15]   --->   Operation 163 'fsub' 'dy' <Predicate = (icmp_ln12)> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 164 [5/6] (5.53ns)   --->   "%x_1 = fadd i32 %x_load, i32 %mul" [rinos/chen.cpp:19]   --->   Operation 164 'fadd' 'x_1' <Predicate = (icmp_ln12)> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 165 [5/6] (5.53ns)   --->   "%z_1 = fadd i32 %z_load, i32 %mul5" [rinos/chen.cpp:21]   --->   Operation 165 'fadd' 'z_1' <Predicate = (icmp_ln12)> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 166 [1/1] (1.61ns)   --->   "%store_ln10 = store i32 %w_1, i32 %w" [rinos/chen.cpp:10]   --->   Operation 166 'store' 'store_ln10' <Predicate = (icmp_ln12)> <Delay = 1.61>

State 19 <SV = 18> <Delay = 11.3>
ST_19 : Operation 167 [1/6] (5.53ns)   --->   "%dy = fsub i32 %add, i32 %w_load" [rinos/chen.cpp:15]   --->   Operation 167 'fsub' 'dy' <Predicate = (icmp_ln12)> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 168 [4/6] (5.53ns)   --->   "%x_1 = fadd i32 %x_load, i32 %mul" [rinos/chen.cpp:19]   --->   Operation 168 'fadd' 'x_1' <Predicate = (icmp_ln12)> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 169 [4/4] (5.78ns)   --->   "%mul3 = fmul i32 %dy, i32 %dt_read" [rinos/chen.cpp:20]   --->   Operation 169 'fmul' 'mul3' <Predicate = (icmp_ln12)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 170 [4/6] (5.53ns)   --->   "%z_1 = fadd i32 %z_load, i32 %mul5" [rinos/chen.cpp:21]   --->   Operation 170 'fadd' 'z_1' <Predicate = (icmp_ln12)> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.78>
ST_20 : Operation 171 [3/6] (5.53ns)   --->   "%x_1 = fadd i32 %x_load, i32 %mul" [rinos/chen.cpp:19]   --->   Operation 171 'fadd' 'x_1' <Predicate = (icmp_ln12)> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 172 [3/4] (5.78ns)   --->   "%mul3 = fmul i32 %dy, i32 %dt_read" [rinos/chen.cpp:20]   --->   Operation 172 'fmul' 'mul3' <Predicate = (icmp_ln12)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 173 [3/6] (5.53ns)   --->   "%z_1 = fadd i32 %z_load, i32 %mul5" [rinos/chen.cpp:21]   --->   Operation 173 'fadd' 'z_1' <Predicate = (icmp_ln12)> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.78>
ST_21 : Operation 174 [2/6] (5.53ns)   --->   "%x_1 = fadd i32 %x_load, i32 %mul" [rinos/chen.cpp:19]   --->   Operation 174 'fadd' 'x_1' <Predicate = (icmp_ln12)> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 175 [2/4] (5.78ns)   --->   "%mul3 = fmul i32 %dy, i32 %dt_read" [rinos/chen.cpp:20]   --->   Operation 175 'fmul' 'mul3' <Predicate = (icmp_ln12)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 176 [2/6] (5.53ns)   --->   "%z_1 = fadd i32 %z_load, i32 %mul5" [rinos/chen.cpp:21]   --->   Operation 176 'fadd' 'z_1' <Predicate = (icmp_ln12)> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 11.3>
ST_22 : Operation 177 [1/6] (5.53ns)   --->   "%x_1 = fadd i32 %x_load, i32 %mul" [rinos/chen.cpp:19]   --->   Operation 177 'fadd' 'x_1' <Predicate = true> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 178 [1/4] (5.78ns)   --->   "%mul3 = fmul i32 %dy, i32 %dt_read" [rinos/chen.cpp:20]   --->   Operation 178 'fmul' 'mul3' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 179 [6/6] (5.53ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul3" [rinos/chen.cpp:20]   --->   Operation 179 'fadd' 'y_1' <Predicate = true> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 180 [1/6] (5.53ns)   --->   "%z_1 = fadd i32 %z_load, i32 %mul5" [rinos/chen.cpp:21]   --->   Operation 180 'fadd' 'z_1' <Predicate = true> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 181 [1/1] (0.00ns)   --->   "%bitcast_ln25 = bitcast i32 %x_1" [rinos/chen.cpp:25]   --->   Operation 181 'bitcast' 'bitcast_ln25' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 182 [1/1] (0.00ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %x_out, i32 %bitcast_ln25" [rinos/chen.cpp:25]   --->   Operation 182 'write' 'write_ln25' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 183 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i32 %z_1" [rinos/chen.cpp:27]   --->   Operation 183 'bitcast' 'bitcast_ln27' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 184 [1/1] (0.00ns)   --->   "%write_ln27 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %z_out, i32 %bitcast_ln27" [rinos/chen.cpp:27]   --->   Operation 184 'write' 'write_ln27' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 185 [1/1] (1.61ns)   --->   "%store_ln10 = store i32 %z_1, i32 %z" [rinos/chen.cpp:10]   --->   Operation 185 'store' 'store_ln10' <Predicate = true> <Delay = 1.61>
ST_22 : Operation 186 [1/1] (1.61ns)   --->   "%store_ln10 = store i32 %x_1, i32 %x" [rinos/chen.cpp:10]   --->   Operation 186 'store' 'store_ln10' <Predicate = true> <Delay = 1.61>

State 23 <SV = 22> <Delay = 5.53>
ST_23 : Operation 187 [5/6] (5.53ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul3" [rinos/chen.cpp:20]   --->   Operation 187 'fadd' 'y_1' <Predicate = true> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.53>
ST_24 : Operation 188 [4/6] (5.53ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul3" [rinos/chen.cpp:20]   --->   Operation 188 'fadd' 'y_1' <Predicate = true> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.53>
ST_25 : Operation 189 [3/6] (5.53ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul3" [rinos/chen.cpp:20]   --->   Operation 189 'fadd' 'y_1' <Predicate = true> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.53>
ST_26 : Operation 190 [2/6] (5.53ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul3" [rinos/chen.cpp:20]   --->   Operation 190 'fadd' 'y_1' <Predicate = true> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.14>
ST_27 : Operation 191 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [rinos/chen.cpp:13]   --->   Operation 191 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 192 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [rinos/chen.cpp:12]   --->   Operation 192 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 193 [1/6] (5.53ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul3" [rinos/chen.cpp:20]   --->   Operation 193 'fadd' 'y_1' <Predicate = true> <Delay = 5.53> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 194 [1/1] (0.00ns)   --->   "%bitcast_ln26 = bitcast i32 %y_1" [rinos/chen.cpp:26]   --->   Operation 194 'bitcast' 'bitcast_ln26' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 195 [1/1] (0.00ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %y_out, i32 %bitcast_ln26" [rinos/chen.cpp:26]   --->   Operation 195 'write' 'write_ln26' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 196 [1/1] (1.61ns)   --->   "%store_ln10 = store i32 %y_1, i32 %y" [rinos/chen.cpp:10]   --->   Operation 196 'store' 'store_ln10' <Predicate = true> <Delay = 1.61>
ST_27 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.inc" [rinos/chen.cpp:12]   --->   Operation 197 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_iterations]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ alpha]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sigma]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ beta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gamma]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ epsilon]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ z_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ w_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                   (alloca       ) [ 0111111111111111111111100000]
y                   (alloca       ) [ 0111111111111111111111111111]
z                   (alloca       ) [ 0111111111111111111111100000]
w                   (alloca       ) [ 0111111111111111111000000000]
i                   (alloca       ) [ 0100000000000000000000000000]
spectopmodule_ln3   (spectopmodule) [ 0000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000000]
epsilon_read        (read         ) [ 0011111110000000000000000000]
gamma_read          (read         ) [ 0011111111000000000000000000]
beta_read           (read         ) [ 0011110000000000000000000000]
sigma_read          (read         ) [ 0011100000000000000000000000]
alpha_read          (read         ) [ 0011111111111110000000000000]
num_iterations_read (read         ) [ 0000000000000000000000000000]
dt_read             (read         ) [ 0111111111111111111111100000]
store_ln0           (store        ) [ 0000000000000000000000000000]
store_ln10          (store        ) [ 0000000000000000000000000000]
store_ln10          (store        ) [ 0000000000000000000000000000]
store_ln10          (store        ) [ 0000000000000000000000000000]
store_ln10          (store        ) [ 0000000000000000000000000000]
br_ln12             (br           ) [ 0000000000000000000000000000]
i_load              (load         ) [ 0000000000000000000000000000]
zext_ln12           (zext         ) [ 0000000000000000000000000000]
icmp_ln12           (icmp         ) [ 0111111111111111111111000000]
add_ln12            (add          ) [ 0000000000000000000000000000]
br_ln12             (br           ) [ 0000000000000000000000000000]
x_load              (load         ) [ 0111111111111111111111100000]
z_load              (load         ) [ 0111111111111111111111100000]
store_ln12          (store        ) [ 0000000000000000000000000000]
mul1                (fmul         ) [ 0000011111000000000000000000]
mul2                (fmul         ) [ 0000011111000000000000000000]
mul7                (fmul         ) [ 0000001111111110000000000000]
y_load              (load         ) [ 0111111111111111111111111111]
dw                  (fsub         ) [ 0000000001110000000000000000]
sub3                (fsub         ) [ 0000000000111110000000000000]
mul4                (fmul         ) [ 0000000000111110000000000000]
mul6                (fmul         ) [ 0000000000111110000000000000]
w_load              (load         ) [ 0000000000001111111100000000]
sub                 (fsub         ) [ 0000000000001110000000000000]
mul8                (fmul         ) [ 0000000000001111110000000000]
dx                  (fmul         ) [ 0000000000000001110000000000]
add                 (fadd         ) [ 0000000000000001111100000000]
dz                  (fsub         ) [ 0000000000000001110000000000]
mul                 (fmul         ) [ 0100000000000000001111100000]
mul5                (fmul         ) [ 0100000000000000001111100000]
w_1                 (fadd         ) [ 0000000000000000001000000000]
bitcast_ln28        (bitcast      ) [ 0000000000000000000000000000]
write_ln28          (write        ) [ 0000000000000000000000000000]
store_ln10          (store        ) [ 0000000000000000000000000000]
dy                  (fsub         ) [ 0100000000000000000011100000]
x_1                 (fadd         ) [ 0000000000000000000000000000]
mul3                (fmul         ) [ 0011111000000000000000011111]
z_1                 (fadd         ) [ 0000000000000000000000000000]
bitcast_ln25        (bitcast      ) [ 0000000000000000000000000000]
write_ln25          (write        ) [ 0000000000000000000000000000]
bitcast_ln27        (bitcast      ) [ 0000000000000000000000000000]
write_ln27          (write        ) [ 0000000000000000000000000000]
store_ln10          (store        ) [ 0000000000000000000000000000]
store_ln10          (store        ) [ 0000000000000000000000000000]
specpipeline_ln13   (specpipeline ) [ 0000000000000000000000000000]
specloopname_ln12   (specloopname ) [ 0000000000000000000000000000]
y_1                 (fadd         ) [ 0000000000000000000000000000]
bitcast_ln26        (bitcast      ) [ 0000000000000000000000000000]
write_ln26          (write        ) [ 0000000000000000000000000000]
store_ln10          (store        ) [ 0000000000000000000000000000]
br_ln12             (br           ) [ 0000000000000000000000000000]
ret_ln30            (ret          ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dt">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dt"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="num_iterations">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_iterations"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="alpha">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sigma">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigma"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="beta">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="gamma">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gamma"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="epsilon">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="epsilon"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="y_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="z_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="w_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="x_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="y_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="z_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="w_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="i_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="epsilon_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="epsilon_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="gamma_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gamma_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="beta_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="beta_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="sigma_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sigma_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="alpha_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="num_iterations_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_iterations_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="dt_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dt_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln28_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="32" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln28/17 "/>
</bind>
</comp>

<comp id="129" class="1004" name="write_ln25_write_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="0" index="2" bw="32" slack="0"/>
<pin id="133" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln25/22 "/>
</bind>
</comp>

<comp id="136" class="1004" name="write_ln27_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln27/22 "/>
</bind>
</comp>

<comp id="143" class="1004" name="write_ln26_write_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="0" index="2" bw="32" slack="0"/>
<pin id="147" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln26/27 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="dw/2 w_1/11 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="sub3/4 sub/6 add/9 dy/14 x_1/17 y_1/22 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="dz/9 z_1/17 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1/1 mul7/2 mul4/6 mul8/8 dx/11 mul/14 mul3/19 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul2/1 mul6/6 mul5/14 "/>
</bind>
</comp>

<comp id="182" class="1005" name="reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1 mul4 dx mul "/>
</bind>
</comp>

<comp id="189" class="1005" name="reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul2 mul6 mul5 "/>
</bind>
</comp>

<comp id="196" class="1005" name="reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dw w_1 "/>
</bind>
</comp>

<comp id="201" class="1005" name="reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub3 add dy "/>
</bind>
</comp>

<comp id="207" class="1005" name="reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul8 mul3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln0_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="31" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln10_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln10_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln10_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln10_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="i_load_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="31" slack="0"/>
<pin id="240" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln12_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="31" slack="0"/>
<pin id="243" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="icmp_ln12_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="add_ln12_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="31" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="x_load_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="z_load_load_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_load/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln12_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="31" slack="0"/>
<pin id="268" dir="0" index="1" bw="31" slack="0"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="y_load_load_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="5"/>
<pin id="273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/6 "/>
</bind>
</comp>

<comp id="277" class="1004" name="w_load_load_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="10"/>
<pin id="279" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load/11 "/>
</bind>
</comp>

<comp id="281" class="1004" name="bitcast_ln28_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/17 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln10_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="0" index="1" bw="32" slack="17"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/18 "/>
</bind>
</comp>

<comp id="291" class="1004" name="bitcast_ln25_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25/22 "/>
</bind>
</comp>

<comp id="296" class="1004" name="bitcast_ln27_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27/22 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln10_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="21"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/22 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln10_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="21"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/22 "/>
</bind>
</comp>

<comp id="311" class="1004" name="bitcast_ln26_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln26/27 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln10_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="26"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/27 "/>
</bind>
</comp>

<comp id="321" class="1005" name="x_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="328" class="1005" name="y_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="335" class="1005" name="z_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="z "/>
</bind>
</comp>

<comp id="342" class="1005" name="w_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="349" class="1005" name="i_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="31" slack="0"/>
<pin id="351" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="356" class="1005" name="epsilon_read_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="epsilon_read "/>
</bind>
</comp>

<comp id="361" class="1005" name="gamma_read_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="5"/>
<pin id="363" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="gamma_read "/>
</bind>
</comp>

<comp id="366" class="1005" name="beta_read_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="1"/>
<pin id="368" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="beta_read "/>
</bind>
</comp>

<comp id="371" class="1005" name="sigma_read_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="1"/>
<pin id="373" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sigma_read "/>
</bind>
</comp>

<comp id="376" class="1005" name="alpha_read_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="10"/>
<pin id="378" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="alpha_read "/>
</bind>
</comp>

<comp id="381" class="1005" name="dt_read_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="7"/>
<pin id="383" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="dt_read "/>
</bind>
</comp>

<comp id="387" class="1005" name="icmp_ln12_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="1"/>
<pin id="389" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln12 "/>
</bind>
</comp>

<comp id="391" class="1005" name="x_load_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_load "/>
</bind>
</comp>

<comp id="400" class="1005" name="z_load_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="1"/>
<pin id="402" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="z_load "/>
</bind>
</comp>

<comp id="407" class="1005" name="mul7_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="4"/>
<pin id="409" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="mul7 "/>
</bind>
</comp>

<comp id="412" class="1005" name="y_load_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_load "/>
</bind>
</comp>

<comp id="419" class="1005" name="w_load_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_load "/>
</bind>
</comp>

<comp id="425" class="1005" name="sub_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="1"/>
<pin id="427" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="430" class="1005" name="dz_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="1"/>
<pin id="432" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dz "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="22" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="22" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="22" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="40" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="40" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="40" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="40" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="40" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="42" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="40" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="52" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="52" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="52" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="18" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="52" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="158"><net_src comp="154" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="167"><net_src comp="163" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="168"><net_src comp="98" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="169" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="174"><net_src comp="163" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="175"><net_src comp="169" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="176"><net_src comp="163" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="177"><net_src comp="150" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="178"><net_src comp="154" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="179"><net_src comp="163" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="180"><net_src comp="169" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="181"><net_src comp="159" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="185"><net_src comp="163" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="187"><net_src comp="182" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="188"><net_src comp="182" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="192"><net_src comp="169" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="195"><net_src comp="189" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="199"><net_src comp="150" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="204"><net_src comp="154" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="210"><net_src comp="163" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="217"><net_src comp="44" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="46" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="48" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="48" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="46" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="244"><net_src comp="238" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="241" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="110" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="238" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="50" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="257" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="265"><net_src comp="262" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="270"><net_src comp="251" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="271" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="280"><net_src comp="277" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="284"><net_src comp="150" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="290"><net_src comp="196" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="154" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="299"><net_src comp="159" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="305"><net_src comp="159" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="154" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="154" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="320"><net_src comp="154" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="60" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="326"><net_src comp="321" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="327"><net_src comp="321" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="331"><net_src comp="64" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="334"><net_src comp="328" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="338"><net_src comp="68" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="341"><net_src comp="335" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="345"><net_src comp="72" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="348"><net_src comp="342" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="352"><net_src comp="76" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="355"><net_src comp="349" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="359"><net_src comp="80" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="364"><net_src comp="86" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="369"><net_src comp="92" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="374"><net_src comp="98" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="379"><net_src comp="104" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="384"><net_src comp="116" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="390"><net_src comp="245" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="257" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="397"><net_src comp="391" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="398"><net_src comp="391" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="399"><net_src comp="391" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="403"><net_src comp="262" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="406"><net_src comp="400" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="410"><net_src comp="163" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="415"><net_src comp="271" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="418"><net_src comp="412" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="422"><net_src comp="277" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="428"><net_src comp="154" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="433"><net_src comp="159" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="169" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_out | {22 }
	Port: y_out | {27 }
	Port: z_out | {22 }
	Port: w_out | {17 }
 - Input state : 
	Port: chensy : dt | {1 }
	Port: chensy : num_iterations | {1 }
	Port: chensy : alpha | {1 }
	Port: chensy : sigma | {1 }
	Port: chensy : beta | {1 }
	Port: chensy : gamma | {1 }
	Port: chensy : epsilon | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln10 : 1
		store_ln10 : 1
		store_ln10 : 1
		store_ln10 : 1
		i_load : 1
		zext_ln12 : 2
		icmp_ln12 : 3
		add_ln12 : 2
		br_ln12 : 4
		x_load : 1
		z_load : 1
		mul1 : 2
		mul2 : 2
		store_ln12 : 3
	State 2
	State 3
	State 4
		sub3 : 1
	State 5
	State 6
		sub : 1
		mul4 : 1
		mul6 : 1
	State 7
	State 8
		mul8 : 1
	State 9
		add : 1
		dz : 1
	State 10
	State 11
		dx : 1
		w_1 : 1
	State 12
	State 13
	State 14
		dy : 1
		mul : 1
		mul5 : 1
	State 15
	State 16
	State 17
		x_1 : 1
		z_1 : 1
		bitcast_ln28 : 1
		write_ln28 : 2
	State 18
	State 19
		mul3 : 1
	State 20
	State 21
	State 22
		y_1 : 1
		bitcast_ln25 : 1
		write_ln25 : 2
		bitcast_ln27 : 1
		write_ln27 : 2
		store_ln10 : 1
		store_ln10 : 1
	State 23
	State 24
	State 25
	State 26
	State 27
		bitcast_ln26 : 1
		write_ln26 : 2
		store_ln10 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |            grp_fu_150           |    2    |   306   |   231   |
|   fadd   |            grp_fu_154           |    0    |   278   |   392   |
|          |            grp_fu_159           |    0    |   278   |   392   |
|----------|---------------------------------|---------|---------|---------|
|   fmul   |            grp_fu_163           |    3    |   143   |   140   |
|          |            grp_fu_169           |    3    |   143   |   140   |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln12_fu_245        |    0    |    0    |    39   |
|----------|---------------------------------|---------|---------|---------|
|    add   |         add_ln12_fu_251         |    0    |    0    |    38   |
|----------|---------------------------------|---------|---------|---------|
|          |     epsilon_read_read_fu_80     |    0    |    0    |    0    |
|          |      gamma_read_read_fu_86      |    0    |    0    |    0    |
|          |       beta_read_read_fu_92      |    0    |    0    |    0    |
|   read   |      sigma_read_read_fu_98      |    0    |    0    |    0    |
|          |      alpha_read_read_fu_104     |    0    |    0    |    0    |
|          | num_iterations_read_read_fu_110 |    0    |    0    |    0    |
|          |       dt_read_read_fu_116       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |     write_ln28_write_fu_122     |    0    |    0    |    0    |
|   write  |     write_ln25_write_fu_129     |    0    |    0    |    0    |
|          |     write_ln27_write_fu_136     |    0    |    0    |    0    |
|          |     write_ln26_write_fu_143     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   zext   |         zext_ln12_fu_241        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    8    |   1148  |   1372  |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| alpha_read_reg_376 |   32   |
|  beta_read_reg_366 |   32   |
|   dt_read_reg_381  |   32   |
|     dz_reg_430     |   32   |
|epsilon_read_reg_356|   32   |
| gamma_read_reg_361 |   32   |
|      i_reg_349     |   31   |
|  icmp_ln12_reg_387 |    1   |
|    mul7_reg_407    |   32   |
|       reg_182      |   32   |
|       reg_189      |   32   |
|       reg_196      |   32   |
|       reg_201      |   32   |
|       reg_207      |   32   |
| sigma_read_reg_371 |   32   |
|     sub_reg_425    |   32   |
|   w_load_reg_419   |   32   |
|      w_reg_342     |   32   |
|   x_load_reg_391   |   32   |
|      x_reg_321     |   32   |
|   y_load_reg_412   |   32   |
|      y_reg_328     |   32   |
|   z_load_reg_400   |   32   |
|      z_reg_335     |   32   |
+--------------------+--------+
|        Total       |   736  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_150 |  p0  |   3  |  32  |   96   ||    13   |
| grp_fu_150 |  p1  |   3  |  32  |   96   ||    13   |
| grp_fu_154 |  p0  |   7  |  32  |   224  ||    29   |
| grp_fu_154 |  p1  |   7  |  32  |   224  ||    29   |
| grp_fu_159 |  p0  |   3  |  32  |   96   ||    13   |
| grp_fu_159 |  p1  |   3  |  32  |   96   ||    13   |
| grp_fu_163 |  p0  |  12  |  32  |   384  ||    49   |
| grp_fu_163 |  p1  |   6  |  32  |   192  ||    25   |
| grp_fu_169 |  p0  |   4  |  32  |   128  ||    17   |
| grp_fu_169 |  p1  |   5  |  32  |   160  ||    21   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |  1696  || 17.1701 ||   222   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |  1148  |  1372  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    -   |   222  |
|  Register |    -   |    -   |   736  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   17   |  1884  |  1594  |
+-----------+--------+--------+--------+--------+
