Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Dec  8 16:51:31 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file obj/post_place_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.834     -930.188                     98                 3818        0.025        0.000                      0                 3818        3.500        0.000                       0                  1922  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk               -9.834     -930.188                     98                 3818        0.025        0.000                      0                 3818        3.500        0.000                       0                  1922  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           98  Failing Endpoints,  Worst Slack       -9.834ns,  Total Violation     -930.188ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.834ns  (required time - arrival time)
  Source:                 main/s/queue_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/s/size_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        19.499ns  (logic 7.689ns (39.433%)  route 11.810ns (60.567%))
  Logic Levels:           40  (CARRY4=25 LUT2=2 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1921, estimated)     1.619     5.127    main/s/clk_100mhz_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  main/s/queue_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.456     5.583 r  main/s/queue_reg[1][1]/Q
                         net (fo=6, estimated)        0.973     6.556    main/s/queue_reg[1]_33[1]
    SLICE_X5Y24          LUT5 (Prop_lut5_I1_O)        0.124     6.680 r  main/s/prev_read_ptr[0]_i_38/O
                         net (fo=1, routed)           0.000     6.680    main/s/prev_read_ptr[0]_i_38_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.212 r  main/s/prev_read_ptr_reg[0]_i_22/CO[3]
                         net (fo=1, estimated)        0.009     7.221    main/s/prev_read_ptr_reg[0]_i_22_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.335 r  main/s/prev_read_ptr_reg[0]_i_13/CO[3]
                         net (fo=1, estimated)        0.000     7.335    main/s/prev_read_ptr_reg[0]_i_13_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  main/s/prev_read_ptr_reg[0]_i_4/CO[3]
                         net (fo=1, estimated)        0.000     7.449    main/s/prev_read_ptr_reg[0]_i_4_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  main/s/prev_read_ptr_reg[0]_i_3/CO[3]
                         net (fo=68, estimated)       0.593     8.156    main/s/curval2
    SLICE_X5Y22          LUT5 (Prop_lut5_I1_O)        0.124     8.280 f  main/s/valid[2]_i_78/O
                         net (fo=1, estimated)        0.574     8.854    main/s/valid[2]_i_78_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I1_O)        0.124     8.978 r  main/s/valid[2]_i_57/O
                         net (fo=1, estimated)        0.463     9.441    main/s/valid[2]_i_57_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.839 r  main/s/valid_reg[2]_i_35/CO[3]
                         net (fo=1, estimated)        0.000     9.839    main/s/valid_reg[2]_i_35_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.953 r  main/s/valid_reg[2]_i_13/CO[3]
                         net (fo=1, estimated)        0.000     9.953    main/s/valid_reg[2]_i_13_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.067 r  main/s/valid_reg[2]_i_4/CO[3]
                         net (fo=1, estimated)        0.000    10.067    main/s/valid_reg[2]_i_4_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  main/s/valid_reg[2]_i_2/CO[3]
                         net (fo=65, estimated)       0.499    10.680    main/s/curval240_in
    SLICE_X8Y24          LUT2 (Prop_lut2_I0_O)        0.124    10.804 r  main/s/valid[3]_i_4/O
                         net (fo=42, estimated)       0.514    11.318    main/s/valid[3]_i_4_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I5_O)        0.124    11.442 r  main/s/valid[4]_i_56/O
                         net (fo=3, estimated)        0.629    12.071    main/s/valid[4]_i_56_n_0
    SLICE_X10Y27         LUT4 (Prop_lut4_I0_O)        0.124    12.195 r  main/s/valid[3]_i_20/O
                         net (fo=1, routed)           0.000    12.195    main/s/valid[3]_i_20_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.571 r  main/s/valid_reg[3]_i_6/CO[3]
                         net (fo=1, estimated)        0.000    12.571    main/s/valid_reg[3]_i_6_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.688 r  main/s/valid_reg[3]_i_5/CO[3]
                         net (fo=84, estimated)       0.694    13.382    main/s/curval243_in
    SLICE_X10Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.506 f  main/s/valid[4]_i_90/O
                         net (fo=2, estimated)        0.648    14.154    main/s/valid[4]_i_90_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I1_O)        0.124    14.278 r  main/s/valid[4]_i_65/O
                         net (fo=1, estimated)        0.567    14.845    main/s/valid[4]_i_65_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.243 r  main/s/valid_reg[4]_i_39/CO[3]
                         net (fo=1, estimated)        0.000    15.243    main/s/valid_reg[4]_i_39_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.357 r  main/s/valid_reg[4]_i_14/CO[3]
                         net (fo=1, estimated)        0.000    15.357    main/s/valid_reg[4]_i_14_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.471 r  main/s/valid_reg[4]_i_5/CO[3]
                         net (fo=1, estimated)        0.000    15.471    main/s/valid_reg[4]_i_5_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.585 r  main/s/valid_reg[4]_i_3/CO[3]
                         net (fo=28, estimated)       0.481    16.066    main/s/curval246_in
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.124    16.190 r  main/s/prev_read_ptr[2]_i_34_comp_1/O
                         net (fo=1, estimated)        0.468    16.658    main/s/prev_read_ptr[2]_i_34_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.178 r  main/s/prev_read_ptr_reg[2]_i_23/CO[3]
                         net (fo=1, estimated)        0.000    17.178    main/s/prev_read_ptr_reg[2]_i_23_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.295 r  main/s/prev_read_ptr_reg[2]_i_14/CO[3]
                         net (fo=1, estimated)        0.000    17.295    main/s/prev_read_ptr_reg[2]_i_14_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.412 r  main/s/prev_read_ptr_reg[2]_i_5/CO[3]
                         net (fo=1, estimated)        0.000    17.412    main/s/prev_read_ptr_reg[2]_i_5_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.529 r  main/s/prev_read_ptr_reg[2]_i_4/CO[3]
                         net (fo=56, estimated)       0.680    18.209    main/s/curval249_in
    SLICE_X9Y33          LUT6 (Prop_lut6_I1_O)        0.124    18.333 f  main/s/valid[6]_i_147/O
                         net (fo=2, estimated)        0.468    18.801    main/s/valid[6]_i_147_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I1_O)        0.124    18.925 r  main/s/valid[6]_i_89/O
                         net (fo=1, estimated)        0.478    19.403    main/s/valid[6]_i_89_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    19.923 r  main/s/valid_reg[6]_i_44/CO[3]
                         net (fo=1, estimated)        0.000    19.923    main/s/valid_reg[6]_i_44_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.040 r  main/s/valid_reg[6]_i_14/CO[3]
                         net (fo=1, estimated)        0.000    20.040    main/s/valid_reg[6]_i_14_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.157 r  main/s/valid_reg[6]_i_4/CO[3]
                         net (fo=37, estimated)       0.574    20.731    main/s/curval252_in
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.124    20.855 r  main/s/prev_read_ptr[2]_i_2__0/O
                         net (fo=41, estimated)       0.528    21.383    main/s/prev_read_ptr[2]_i_2__0_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I3_O)        0.124    21.507 r  main/s/valid[6]_i_106/O
                         net (fo=1, estimated)        0.543    22.050    main/s/valid[6]_i_106_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    22.600 r  main/s/valid_reg[6]_i_61/CO[3]
                         net (fo=1, estimated)        0.000    22.600    main/s/valid_reg[6]_i_61_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.717 r  main/s/valid_reg[6]_i_23/CO[3]
                         net (fo=1, estimated)        0.000    22.717    main/s/valid_reg[6]_i_23_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.834 r  main/s/valid_reg[6]_i_5/CO[3]
                         net (fo=1, estimated)        0.000    22.834    main/s/valid_reg[6]_i_5_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.951 r  main/s/valid_reg[6]_i_3/CO[3]
                         net (fo=12, estimated)       0.347    23.298    main/s/read_ptr2
    SLICE_X13Y28         LUT6 (Prop_lut6_I1_O)        0.124    23.422 f  main/s/valid[3]_i_3__0/O
                         net (fo=46, estimated)       0.676    24.098    main/s/lru_cache/valid_reg[3]_2
    SLICE_X14Y32         LUT6 (Prop_lut6_I3_O)        0.124    24.222 r  main/s/lru_cache/size_out[3]_i_1_comp_1/O
                         net (fo=4, estimated)        0.404    24.626    main/s/lru_cache_n_4
    SLICE_X15Y32         FDRE                                         r  main/s/size_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1921, estimated)     1.445    14.780    main/s/clk_100mhz_IBUF_BUFG
    SLICE_X15Y32         FDRE                                         r  main/s/size_out_reg[0]/C
                         clock pessimism              0.253    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X15Y32         FDRE (Setup_fdre_C_CE)      -0.205    14.792    main/s/size_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -24.626    
  -------------------------------------------------------------------
                         slack                                 -9.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 main/graph/position/queue_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/graph/position/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.280ns (68.817%)  route 0.127ns (31.183%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.040    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.066 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1921, estimated)     0.591     1.657    main/graph/position/clk_100mhz_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  main/graph/position/queue_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     1.798 r  main/graph/position/queue_reg[0][6]/Q
                         net (fo=1, estimated)        0.127     1.925    main/graph/position/queue_reg_n_0_[0][6]
    SLICE_X1Y48          LUT6 (Prop_lut6_I5_O)        0.045     1.970 r  main/graph/position/data_out[6]_i_4__0/O
                         net (fo=1, routed)           0.000     1.970    main/graph/position/data_out[6]_i_4__0_n_0
    SLICE_X1Y48          MUXF7 (Prop_muxf7_I0_O)      0.071     2.041 r  main/graph/position/data_out_reg[6]_i_2__0/O
                         net (fo=1, routed)           0.000     2.041    main/graph/position/data_out_reg[6]_i_2__0_n_0
    SLICE_X1Y48          MUXF8 (Prop_muxf8_I0_O)      0.023     2.064 r  main/graph/position/data_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.064    main/graph/position/queue[6]
    SLICE_X1Y48          FDRE                                         r  main/graph/position/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.271    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1921, estimated)     0.868     2.168    main/graph/position/clk_100mhz_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  main/graph/position/data_out_reg[6]/C
                         clock pessimism             -0.234     1.934    
    SLICE_X1Y48          FDRE (Hold_fdre_C_D)         0.105     2.039    main/graph/position/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6  main/gmem/ptr_mem/BRAM_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X15Y6  last_val_3_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X15Y6  last_val_3_reg[0]/C



