

================================================================
== Vitis HLS Report for 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol'
================================================================
* Date:           Mon Jul 15 19:05:01 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_resize_xf
* Solution:       sol2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.022 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        5|     4100|  50.000 ns|  41.000 us|    5|  4100|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- MMIterOutRow_MMIterOutCol  |        3|     4098|         4|          1|          1|  1 ~ 4096|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    376|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    118|    -|
|Register         |        -|    -|     194|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     194|    526|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1301_fu_198_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln1306_fu_234_p2              |         +|   0|  0|  23|          16|           1|
    |filled_next_fu_287_p2             |         +|   0|  0|  13|           4|           4|
    |sub_ln1324_fu_268_p2              |         -|   0|  0|  13|           4|           5|
    |sub_ln1332_1_fu_324_p2            |         -|   0|  0|  11|           1|           3|
    |sub_ln1332_fu_307_p2              |         -|   0|  0|  13|           4|           5|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter4  |       and|   0|  0|   2|           1|           1|
    |ap_condition_195                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_393                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_396                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op43_read_state3     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op65_write_state5    |       and|   0|  0|   2|           1|           1|
    |bLast_fu_224_p2                   |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln1301_fu_193_p2             |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln1306_fu_207_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1315_fu_229_p2             |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln1324_fu_274_p2             |      icmp|   0|  0|  13|           5|           5|
    |lshr_ln1332_fu_355_p2             |      lshr|   0|  0|  17|           8|           8|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ldata_din                         |        or|   0|  0|   8|           8|           8|
    |localbuffer_2_fu_361_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln1294_fu_212_p3           |    select|   0|  0|  16|           1|           1|
    |xf_bits_per_clock_fu_253_p3       |    select|   0|  0|   5|           1|           4|
    |shl_ln1320_fu_301_p2              |       shl|   0|  0|  17|           8|           8|
    |shl_ln1332_fu_345_p2              |       shl|   0|  0|  17|           8|           8|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln1333_fu_280_p2              |       xor|   0|  0|   5|           4|           5|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 376|         226|         196|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                       |   9|          2|    1|          2|
    |ap_phi_mux_conv3_i12_i_i933_pn_phi_fu_152_p4  |  14|          3|    4|         12|
    |ap_phi_reg_pp0_iter2_val_1_reg_158            |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter3_val_1_reg_158            |   9|          2|    8|         16|
    |filled_fu_76                                  |   9|          2|    4|          8|
    |indvar_flatten_fu_88                          |   9|          2|   32|         64|
    |j_fu_84                                       |   9|          2|   16|         32|
    |ldata_blk_n                                   |   9|          2|    1|          2|
    |localbuffer_fu_80                             |  14|          3|    8|         24|
    |p_dstgx_data_blk_n                            |   9|          2|    1|          2|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 118|         26|   85|        182|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_val_1_reg_158  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_val_1_reg_158  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_val_1_reg_158  |   8|   0|    8|          0|
    |bLast_reg_441                       |   1|   0|    1|          0|
    |filled_1_reg_450                    |   4|   0|    4|          0|
    |filled_fu_76                        |   4|   0|    4|          0|
    |icmp_ln1301_reg_437                 |   1|   0|    1|          0|
    |icmp_ln1315_reg_446                 |   1|   0|    1|          0|
    |icmp_ln1324_reg_466                 |   1|   0|    1|          0|
    |icmp_ln1324_reg_466_pp0_iter3_reg   |   1|   0|    1|          0|
    |indvar_flatten_fu_88                |  32|   0|   32|          0|
    |j_fu_84                             |  16|   0|   16|          0|
    |localbuffer_fu_80                   |   8|   0|    8|          0|
    |shl_ln1320_reg_470                  |   8|   0|    8|          0|
    |sub_ln1332_1_reg_485                |   3|   0|    3|          0|
    |sub_ln1332_reg_475                  |   5|   0|    5|          0|
    |tmp_13_reg_480                      |   1|   0|    1|          0|
    |val_1_reg_158                       |   8|   0|    8|          0|
    |zext_ln1320_2_reg_461               |   4|   0|    5|          1|
    |icmp_ln1301_reg_437                 |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 194|  32|  132|          1|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                       Source Object                       |    C Type    |
+-----------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol|  return value|
|p_dstgx_data_dout            |   in|    8|     ap_fifo|                                               p_dstgx_data|       pointer|
|p_dstgx_data_num_data_valid  |   in|    3|     ap_fifo|                                               p_dstgx_data|       pointer|
|p_dstgx_data_fifo_cap        |   in|    3|     ap_fifo|                                               p_dstgx_data|       pointer|
|p_dstgx_data_empty_n         |   in|    1|     ap_fifo|                                               p_dstgx_data|       pointer|
|p_dstgx_data_read            |  out|    1|     ap_fifo|                                               p_dstgx_data|       pointer|
|ldata_din                    |  out|    8|     ap_fifo|                                                      ldata|       pointer|
|ldata_num_data_valid         |   in|    3|     ap_fifo|                                                      ldata|       pointer|
|ldata_fifo_cap               |   in|    3|     ap_fifo|                                                      ldata|       pointer|
|ldata_full_n                 |   in|    1|     ap_fifo|                                                      ldata|       pointer|
|ldata_write                  |  out|    1|     ap_fifo|                                                      ldata|       pointer|
|bound                        |   in|   32|     ap_none|                                                      bound|        scalar|
|empty                        |   in|   16|     ap_none|                                                      empty|        scalar|
|sub                          |   in|   32|     ap_none|                                                        sub|        scalar|
|last_blk_width_load          |   in|    4|     ap_none|                                        last_blk_width_load|        scalar|
|cols_bound_per_npc_load      |   in|   32|     ap_none|                                    cols_bound_per_npc_load|        scalar|
|localbuffer_out              |  out|    8|      ap_vld|                                            localbuffer_out|       pointer|
|localbuffer_out_ap_vld       |  out|    1|      ap_vld|                                            localbuffer_out|       pointer|
|filled_out                   |  out|    4|      ap_vld|                                                 filled_out|       pointer|
|filled_out_ap_vld            |  out|    1|      ap_vld|                                                 filled_out|       pointer|
+-----------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%filled = alloca i32 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1294]   --->   Operation 7 'alloca' 'filled' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%localbuffer = alloca i32 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1295]   --->   Operation 8 'alloca' 'localbuffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1298]   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ldata, void @empty_7, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_dstgx_data, void @empty_7, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cols_bound_per_npc_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols_bound_per_npc_load" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1289]   --->   Operation 13 'read' 'cols_bound_per_npc_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%last_blk_width_load_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %last_blk_width_load" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1289]   --->   Operation 14 'read' 'last_blk_width_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1289]   --->   Operation 15 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %empty" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1289]   --->   Operation 16 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bound_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bound" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1289]   --->   Operation 17 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %indvar_flatten"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln1298 = store i16 0, i16 %j" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1298]   --->   Operation 19 'store' 'store_ln1298' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.70ns)   --->   "%store_ln1295 = store i8 0, i8 %localbuffer" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1295]   --->   Operation 20 'store' 'store_ln1295' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln1294 = store i4 0, i4 %filled" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1294]   --->   Operation 21 'store' 'store_ln1294' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body7"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.02>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i32 %indvar_flatten" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1301]   --->   Operation 23 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.55ns)   --->   "%icmp_ln1301 = icmp_eq  i32 %indvar_flatten_load, i32 %bound_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1301]   --->   Operation 24 'icmp' 'icmp_ln1301' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (2.55ns)   --->   "%add_ln1301 = add i32 %indvar_flatten_load, i32 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1301]   --->   Operation 25 'add' 'add_ln1301' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln1301 = br i1 %icmp_ln1301, void %for.inc35.loopexit, void %for.end37.loopexit.exitStub" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1301]   --->   Operation 26 'br' 'br_ln1301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%j_load = load i16 %j" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1306]   --->   Operation 27 'load' 'j_load' <Predicate = (!icmp_ln1301)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.07ns)   --->   "%icmp_ln1306 = icmp_eq  i16 %j_load, i16 %tmp" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1306]   --->   Operation 28 'icmp' 'icmp_ln1306' <Predicate = (!icmp_ln1301)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.80ns)   --->   "%select_ln1294 = select i1 %icmp_ln1306, i16 0, i16 %j_load" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1294]   --->   Operation 29 'select' 'select_ln1294' <Predicate = (!icmp_ln1301)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1306 = zext i16 %select_ln1294" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1306]   --->   Operation 30 'zext' 'zext_ln1306' <Predicate = (!icmp_ln1301)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.55ns)   --->   "%bLast = icmp_eq  i32 %sub_read, i32 %zext_ln1306" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1312]   --->   Operation 31 'icmp' 'bLast' <Predicate = (!icmp_ln1301)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (2.55ns)   --->   "%icmp_ln1315 = icmp_slt  i32 %zext_ln1306, i32 %cols_bound_per_npc_load_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1315]   --->   Operation 32 'icmp' 'icmp_ln1315' <Predicate = (!icmp_ln1301)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.58ns)   --->   "%br_ln1315 = br i1 %icmp_ln1315, void %if.end14, void %if.then10" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1315]   --->   Operation 33 'br' 'br_ln1315' <Predicate = (!icmp_ln1301)> <Delay = 1.58>
ST_2 : Operation 34 [1/1] (2.07ns)   --->   "%add_ln1306 = add i16 %select_ln1294, i16 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1306]   --->   Operation 34 'add' 'add_ln1306' <Predicate = (!icmp_ln1301)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln1301 = store i32 %add_ln1301, i32 %indvar_flatten" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1301]   --->   Operation 35 'store' 'store_ln1301' <Predicate = (!icmp_ln1301)> <Delay = 1.58>
ST_2 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln1298 = store i16 %add_ln1306, i16 %j" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1298]   --->   Operation 36 'store' 'store_ln1298' <Predicate = (!icmp_ln1301)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%filled_1 = load i4 %filled" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1333]   --->   Operation 37 'load' 'filled_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @MMIterOutRow_MMIterOutCol_str"   --->   Operation 38 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1301)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 4096, i64 1024"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln1301)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln1309 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_19" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1309]   --->   Operation 40 'specpipeline' 'specpipeline_ln1309' <Predicate = (!icmp_ln1301)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.02ns)   --->   "%xf_bits_per_clock = select i1 %bLast, i4 %last_blk_width_load_read, i4 8" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1333]   --->   Operation 41 'select' 'xf_bits_per_clock' <Predicate = (!icmp_ln1301)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1313 = zext i4 %xf_bits_per_clock" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1313]   --->   Operation 42 'zext' 'zext_ln1313' <Predicate = (!icmp_ln1301)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (3.63ns)   --->   "%val = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %p_dstgx_data" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1316]   --->   Operation 43 'read' 'val' <Predicate = (!icmp_ln1301 & icmp_ln1315)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 44 [1/1] (1.58ns)   --->   "%br_ln1316 = br void %if.end14" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1316]   --->   Operation 44 'br' 'br_ln1316' <Predicate = (!icmp_ln1301 & icmp_ln1315)> <Delay = 1.58>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln1320_2 = zext i4 %filled_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1320]   --->   Operation 45 'zext' 'zext_ln1320_2' <Predicate = (!icmp_ln1301)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.78ns)   --->   "%sub_ln1324 = sub i5 8, i5 %zext_ln1313" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1324]   --->   Operation 46 'sub' 'sub_ln1324' <Predicate = (!icmp_ln1301)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (1.78ns)   --->   "%icmp_ln1324 = icmp_sgt  i5 %sub_ln1324, i5 %zext_ln1320_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1324]   --->   Operation 47 'icmp' 'icmp_ln1324' <Predicate = (!icmp_ln1301)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln1324 = br i1 %icmp_ln1324, void %if.else21_ifconv, void %if.end14.for.inc_crit_edge" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1324]   --->   Operation 48 'br' 'br_ln1324' <Predicate = (!icmp_ln1301)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.97ns)   --->   "%xor_ln1333 = xor i4 %xf_bits_per_clock, i4 8" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1333]   --->   Operation 49 'xor' 'xor_ln1333' <Predicate = (!icmp_ln1301 & !icmp_ln1324)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 50 'br' 'br_ln0' <Predicate = (!icmp_ln1301 & !icmp_ln1324)> <Delay = 1.58>
ST_3 : Operation 51 [1/1] (1.58ns)   --->   "%br_ln1324 = br void %for.inc" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1324]   --->   Operation 51 'br' 'br_ln1324' <Predicate = (!icmp_ln1301 & icmp_ln1324)> <Delay = 1.58>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node filled_next)   --->   "%conv3_i12_i_i933_pn = phi i4 %xor_ln1333, void %if.else21_ifconv, i4 %xf_bits_per_clock, void %if.end14.for.inc_crit_edge"   --->   Operation 52 'phi' 'conv3_i12_i_i933_pn' <Predicate = (!icmp_ln1301)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.73ns) (out node of the LUT)   --->   "%filled_next = add i4 %conv3_i12_i_i933_pn, i4 %filled_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1333]   --->   Operation 53 'add' 'filled_next' <Predicate = (!icmp_ln1301)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln1294 = store i4 %filled_next, i4 %filled" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1294]   --->   Operation 54 'store' 'store_ln1294' <Predicate = (!icmp_ln1301)> <Delay = 1.58>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln1306 = br void %for.body7" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1306]   --->   Operation 55 'br' 'br_ln1306' <Predicate = (!icmp_ln1301)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.43>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%val_1 = phi i8 %val, void %if.then10, i8 0, void %for.inc35.loopexit"   --->   Operation 56 'phi' 'val_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%filled_1cast = zext i4 %filled_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1320]   --->   Operation 57 'zext' 'filled_1cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (3.14ns)   --->   "%shl_ln1320 = shl i8 %val_1, i8 %filled_1cast" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1320]   --->   Operation 58 'shl' 'shl_ln1320' <Predicate = true> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (1.78ns)   --->   "%sub_ln1332 = sub i5 8, i5 %zext_ln1320_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1332]   --->   Operation 59 'sub' 'sub_ln1332' <Predicate = (!icmp_ln1301 & !icmp_ln1324)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln1332 = trunc i5 %sub_ln1332" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1332]   --->   Operation 60 'trunc' 'trunc_ln1332' <Predicate = (!icmp_ln1301 & !icmp_ln1324)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %sub_ln1332, i32 4" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1332]   --->   Operation 61 'bitselect' 'tmp_13' <Predicate = (!icmp_ln1301 & !icmp_ln1324)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.65ns)   --->   "%sub_ln1332_1 = sub i3 0, i3 %trunc_ln1332" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1332]   --->   Operation 62 'sub' 'sub_ln1332_1' <Predicate = (!icmp_ln1301 & !icmp_ln1324)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%localbuffer_load_1 = load i8 %localbuffer"   --->   Operation 74 'load' 'localbuffer_load_1' <Predicate = (icmp_ln1301)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %localbuffer_out, i8 %localbuffer_load_1"   --->   Operation 75 'write' 'write_ln0' <Predicate = (icmp_ln1301)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%write_ln1333 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %filled_out, i4 %filled_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1333]   --->   Operation 76 'write' 'write_ln1333' <Predicate = (icmp_ln1301)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 77 'ret' 'ret_ln0' <Predicate = (icmp_ln1301)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.10>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%localbuffer_load = load i8 %localbuffer" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1321]   --->   Operation 63 'load' 'localbuffer_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.99ns)   --->   "%localbuffer_1 = or i8 %shl_ln1320, i8 %localbuffer_load" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1321]   --->   Operation 64 'or' 'localbuffer_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (3.63ns)   --->   "%write_ln1331 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %ldata, i8 %localbuffer_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1331]   --->   Operation 65 'write' 'write_ln1331' <Predicate = (!icmp_ln1301 & !icmp_ln1324)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln1332 = sext i5 %sub_ln1332" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1332]   --->   Operation 66 'sext' 'sext_ln1332' <Predicate = (!icmp_ln1301 & !icmp_ln1324 & !tmp_13)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln1332 = zext i3 %sub_ln1332_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1332]   --->   Operation 67 'zext' 'zext_ln1332' <Predicate = (!icmp_ln1301 & !icmp_ln1324 & tmp_13)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (3.14ns)   --->   "%shl_ln1332 = shl i8 %val_1, i8 %zext_ln1332" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1332]   --->   Operation 68 'shl' 'shl_ln1332' <Predicate = (!icmp_ln1301 & !icmp_ln1324 & tmp_13)> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1332cast = trunc i32 %sext_ln1332" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1332]   --->   Operation 69 'trunc' 'sext_ln1332cast' <Predicate = (!icmp_ln1301 & !icmp_ln1324 & !tmp_13)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (3.14ns)   --->   "%lshr_ln1332 = lshr i8 %val_1, i8 %sext_ln1332cast" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1332]   --->   Operation 70 'lshr' 'lshr_ln1332' <Predicate = (!icmp_ln1301 & !icmp_ln1324 & !tmp_13)> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (1.24ns)   --->   "%localbuffer_2 = select i1 %tmp_13, i8 %shl_ln1332, i8 %lshr_ln1332" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1332]   --->   Operation 71 'select' 'localbuffer_2' <Predicate = (!icmp_ln1301 & !icmp_ln1324)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (1.70ns)   --->   "%store_ln1295 = store i8 %localbuffer_2, i8 %localbuffer" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1295]   --->   Operation 72 'store' 'store_ln1295' <Predicate = (!icmp_ln1301 & !icmp_ln1324)> <Delay = 1.70>
ST_5 : Operation 73 [1/1] (1.70ns)   --->   "%store_ln1295 = store i8 %localbuffer_1, i8 %localbuffer" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1295]   --->   Operation 73 'store' 'store_ln1295' <Predicate = (!icmp_ln1301 & icmp_ln1324)> <Delay = 1.70>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ last_blk_width_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols_bound_per_npc_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_dstgx_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ldata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ localbuffer_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ filled_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
filled                       (alloca           ) [ 011100]
localbuffer                  (alloca           ) [ 011111]
j                            (alloca           ) [ 011000]
indvar_flatten               (alloca           ) [ 011000]
specinterface_ln0            (specinterface    ) [ 000000]
specinterface_ln0            (specinterface    ) [ 000000]
cols_bound_per_npc_load_read (read             ) [ 011000]
last_blk_width_load_read     (read             ) [ 011100]
sub_read                     (read             ) [ 011000]
tmp                          (read             ) [ 011000]
bound_read                   (read             ) [ 011000]
store_ln0                    (store            ) [ 000000]
store_ln1298                 (store            ) [ 000000]
store_ln1295                 (store            ) [ 000000]
store_ln1294                 (store            ) [ 000000]
br_ln0                       (br               ) [ 000000]
indvar_flatten_load          (load             ) [ 000000]
icmp_ln1301                  (icmp             ) [ 011111]
add_ln1301                   (add              ) [ 000000]
br_ln1301                    (br               ) [ 000000]
j_load                       (load             ) [ 000000]
icmp_ln1306                  (icmp             ) [ 000000]
select_ln1294                (select           ) [ 000000]
zext_ln1306                  (zext             ) [ 000000]
bLast                        (icmp             ) [ 010100]
icmp_ln1315                  (icmp             ) [ 011111]
br_ln1315                    (br               ) [ 011110]
add_ln1306                   (add              ) [ 000000]
store_ln1301                 (store            ) [ 000000]
store_ln1298                 (store            ) [ 000000]
filled_1                     (load             ) [ 010010]
specloopname_ln0             (specloopname     ) [ 000000]
speclooptripcount_ln0        (speclooptripcount) [ 000000]
specpipeline_ln1309          (specpipeline     ) [ 000000]
xf_bits_per_clock            (select           ) [ 000000]
zext_ln1313                  (zext             ) [ 000000]
val                          (read             ) [ 011110]
br_ln1316                    (br               ) [ 011110]
zext_ln1320_2                (zext             ) [ 010010]
sub_ln1324                   (sub              ) [ 000000]
icmp_ln1324                  (icmp             ) [ 010111]
br_ln1324                    (br               ) [ 000000]
xor_ln1333                   (xor              ) [ 000000]
br_ln0                       (br               ) [ 000000]
br_ln1324                    (br               ) [ 000000]
conv3_i12_i_i933_pn          (phi              ) [ 000000]
filled_next                  (add              ) [ 000000]
store_ln1294                 (store            ) [ 000000]
br_ln1306                    (br               ) [ 000000]
val_1                        (phi              ) [ 010011]
filled_1cast                 (zext             ) [ 000000]
shl_ln1320                   (shl              ) [ 010001]
sub_ln1332                   (sub              ) [ 010001]
trunc_ln1332                 (trunc            ) [ 000000]
tmp_13                       (bitselect        ) [ 010001]
sub_ln1332_1                 (sub              ) [ 010001]
localbuffer_load             (load             ) [ 000000]
localbuffer_1                (or               ) [ 000000]
write_ln1331                 (write            ) [ 000000]
sext_ln1332                  (sext             ) [ 000000]
zext_ln1332                  (zext             ) [ 000000]
shl_ln1332                   (shl              ) [ 000000]
sext_ln1332cast              (trunc            ) [ 000000]
lshr_ln1332                  (lshr             ) [ 000000]
localbuffer_2                (select           ) [ 000000]
store_ln1295                 (store            ) [ 000000]
store_ln1295                 (store            ) [ 000000]
localbuffer_load_1           (load             ) [ 000000]
write_ln0                    (write            ) [ 000000]
write_ln1333                 (write            ) [ 000000]
ret_ln0                      (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="empty">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sub">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="last_blk_width_load">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_blk_width_load"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cols_bound_per_npc_load">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_bound_per_npc_load"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_dstgx_data">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dstgx_data"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ldata">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="localbuffer_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localbuffer_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="filled_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filled_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="MMIterOutRow_MMIterOutCol_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="filled_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filled/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="localbuffer_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="localbuffer/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="j_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="indvar_flatten_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="cols_bound_per_npc_load_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_bound_per_npc_load_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="last_blk_width_load_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="0" index="1" bw="4" slack="0"/>
<pin id="101" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="last_blk_width_load_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sub_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="bound_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="val_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="write_ln1331_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="0" index="2" bw="8" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1331/5 "/>
</bind>
</comp>

<comp id="135" class="1004" name="write_ln0_write_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="0" slack="0"/>
<pin id="137" dir="0" index="1" bw="8" slack="0"/>
<pin id="138" dir="0" index="2" bw="8" slack="0"/>
<pin id="139" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln1333_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="4" slack="0"/>
<pin id="145" dir="0" index="2" bw="4" slack="1"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1333/4 "/>
</bind>
</comp>

<comp id="149" class="1005" name="conv3_i12_i_i933_pn_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="151" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="conv3_i12_i_i933_pn (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="conv3_i12_i_i933_pn_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="0"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="4" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="conv3_i12_i_i933_pn/3 "/>
</bind>
</comp>

<comp id="158" class="1005" name="val_1_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="1"/>
<pin id="160" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="val_1 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="val_1_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="1" slack="2"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val_1/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln0_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln1298_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="16" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1298/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln1295_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1295/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln1294_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="4" slack="0"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1294/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="indvar_flatten_load_load_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="icmp_ln1301_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="1"/>
<pin id="196" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1301/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln1301_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1301/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="j_load_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="1"/>
<pin id="206" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln1306_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="1"/>
<pin id="210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1306/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="select_ln1294_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="16" slack="0"/>
<pin id="215" dir="0" index="2" bw="16" slack="0"/>
<pin id="216" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1294/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln1306_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1306/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="bLast_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="bLast/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln1315_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="1"/>
<pin id="232" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1315/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="add_ln1306_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1306/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln1301_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="1"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1301/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln1298_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="0"/>
<pin id="247" dir="0" index="1" bw="16" slack="1"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1298/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="filled_1_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="2"/>
<pin id="252" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filled_1/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="xf_bits_per_clock_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="0" index="1" bw="4" slack="2"/>
<pin id="256" dir="0" index="2" bw="4" slack="0"/>
<pin id="257" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_bits_per_clock/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln1313_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1313/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="zext_ln1320_2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1320_2/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="sub_ln1324_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="5" slack="0"/>
<pin id="270" dir="0" index="1" bw="4" slack="0"/>
<pin id="271" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1324/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="icmp_ln1324_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="0"/>
<pin id="276" dir="0" index="1" bw="5" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1324/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="xor_ln1333_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="0"/>
<pin id="282" dir="0" index="1" bw="4" slack="0"/>
<pin id="283" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1333/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="filled_next_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="0" index="1" bw="4" slack="0"/>
<pin id="290" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="filled_next/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln1294_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="0"/>
<pin id="295" dir="0" index="1" bw="4" slack="2"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1294/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="filled_1cast_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="1"/>
<pin id="300" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="filled_1cast/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="shl_ln1320_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="0" index="1" bw="4" slack="0"/>
<pin id="304" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1320/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="sub_ln1332_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="5" slack="0"/>
<pin id="309" dir="0" index="1" bw="4" slack="1"/>
<pin id="310" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1332/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="trunc_ln1332_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="0"/>
<pin id="314" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1332/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_13_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="5" slack="0"/>
<pin id="319" dir="0" index="2" bw="4" slack="0"/>
<pin id="320" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sub_ln1332_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="3" slack="0"/>
<pin id="327" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1332_1/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="localbuffer_load_load_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="4"/>
<pin id="332" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="localbuffer_load/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="localbuffer_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="1"/>
<pin id="335" dir="0" index="1" bw="8" slack="0"/>
<pin id="336" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="localbuffer_1/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="sext_ln1332_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="5" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1332/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln1332_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="3" slack="1"/>
<pin id="344" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1332/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="shl_ln1332_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="1"/>
<pin id="347" dir="0" index="1" bw="3" slack="0"/>
<pin id="348" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1332/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="sext_ln1332cast_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="5" slack="0"/>
<pin id="353" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln1332cast/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="lshr_ln1332_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="1"/>
<pin id="357" dir="0" index="1" bw="8" slack="0"/>
<pin id="358" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1332/5 "/>
</bind>
</comp>

<comp id="361" class="1004" name="localbuffer_2_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="1"/>
<pin id="363" dir="0" index="1" bw="8" slack="0"/>
<pin id="364" dir="0" index="2" bw="8" slack="0"/>
<pin id="365" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="localbuffer_2/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln1295_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="8" slack="4"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1295/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="store_ln1295_store_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="0" index="1" bw="8" slack="4"/>
<pin id="376" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1295/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="localbuffer_load_1_load_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="3"/>
<pin id="380" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="localbuffer_load_1/4 "/>
</bind>
</comp>

<comp id="382" class="1005" name="filled_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="0"/>
<pin id="384" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="filled "/>
</bind>
</comp>

<comp id="389" class="1005" name="localbuffer_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="0"/>
<pin id="391" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="localbuffer "/>
</bind>
</comp>

<comp id="398" class="1005" name="j_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="0"/>
<pin id="400" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="405" class="1005" name="indvar_flatten_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="412" class="1005" name="cols_bound_per_npc_load_read_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_bound_per_npc_load_read "/>
</bind>
</comp>

<comp id="417" class="1005" name="last_blk_width_load_read_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="4" slack="2"/>
<pin id="419" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="last_blk_width_load_read "/>
</bind>
</comp>

<comp id="422" class="1005" name="sub_read_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_read "/>
</bind>
</comp>

<comp id="427" class="1005" name="tmp_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="16" slack="1"/>
<pin id="429" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="432" class="1005" name="bound_read_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="437" class="1005" name="icmp_ln1301_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="1"/>
<pin id="439" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1301 "/>
</bind>
</comp>

<comp id="441" class="1005" name="bLast_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="1"/>
<pin id="443" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="bLast "/>
</bind>
</comp>

<comp id="446" class="1005" name="icmp_ln1315_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="1"/>
<pin id="448" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1315 "/>
</bind>
</comp>

<comp id="450" class="1005" name="filled_1_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="4" slack="1"/>
<pin id="452" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="filled_1 "/>
</bind>
</comp>

<comp id="456" class="1005" name="val_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="1"/>
<pin id="458" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="461" class="1005" name="zext_ln1320_2_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="5" slack="1"/>
<pin id="463" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1320_2 "/>
</bind>
</comp>

<comp id="466" class="1005" name="icmp_ln1324_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="1"/>
<pin id="468" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1324 "/>
</bind>
</comp>

<comp id="470" class="1005" name="shl_ln1320_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="1"/>
<pin id="472" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1320 "/>
</bind>
</comp>

<comp id="475" class="1005" name="sub_ln1332_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="5" slack="1"/>
<pin id="477" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1332 "/>
</bind>
</comp>

<comp id="480" class="1005" name="tmp_13_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="1"/>
<pin id="482" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="485" class="1005" name="sub_ln1332_1_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="3" slack="1"/>
<pin id="487" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1332_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="30" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="32" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="30" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="34" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="30" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="60" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="70" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="72" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="74" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="16" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="161"><net_src comp="38" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="169"><net_src comp="162" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="36" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="38" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="40" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="197"><net_src comp="190" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="190" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="18" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="211"><net_src comp="204" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="36" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="204" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="223"><net_src comp="212" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="220" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="220" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="212" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="42" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="198" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="234" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="258"><net_src comp="58" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="259"><net_src comp="253" pin="3"/><net_sink comp="152" pin=2"/></net>

<net id="263"><net_src comp="253" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="250" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="62" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="260" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="264" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="253" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="58" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="286"><net_src comp="280" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="291"><net_src comp="152" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="250" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="305"><net_src comp="162" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="298" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="62" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="307" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="64" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="307" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="66" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="328"><net_src comp="68" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="312" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="337"><net_src comp="330" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="338"><net_src comp="333" pin="2"/><net_sink comp="128" pin=2"/></net>

<net id="349"><net_src comp="158" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="342" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="339" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="158" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="351" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="366"><net_src comp="345" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="367"><net_src comp="355" pin="2"/><net_sink comp="361" pin=2"/></net>

<net id="372"><net_src comp="361" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="333" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="378" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="385"><net_src comp="76" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="388"><net_src comp="382" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="392"><net_src comp="80" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="395"><net_src comp="389" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="396"><net_src comp="389" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="397"><net_src comp="389" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="401"><net_src comp="84" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="404"><net_src comp="398" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="408"><net_src comp="88" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="411"><net_src comp="405" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="415"><net_src comp="92" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="420"><net_src comp="98" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="425"><net_src comp="104" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="430"><net_src comp="110" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="435"><net_src comp="116" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="440"><net_src comp="193" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="224" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="449"><net_src comp="229" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="250" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="459"><net_src comp="122" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="464"><net_src comp="264" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="469"><net_src comp="274" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="301" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="478"><net_src comp="307" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="483"><net_src comp="316" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="488"><net_src comp="324" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="342" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dstgx_data | {}
	Port: ldata | {5 }
	Port: localbuffer_out | {4 }
	Port: filled_out | {4 }
 - Input state : 
	Port: MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol : bound | {1 }
	Port: MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol : empty | {1 }
	Port: MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol : sub | {1 }
	Port: MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol : last_blk_width_load | {1 }
	Port: MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol : cols_bound_per_npc_load | {1 }
	Port: MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol : p_dstgx_data | {3 }
	Port: MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol : ldata | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln1298 : 1
		store_ln1295 : 1
		store_ln1294 : 1
	State 2
		icmp_ln1301 : 1
		add_ln1301 : 1
		br_ln1301 : 2
		icmp_ln1306 : 1
		select_ln1294 : 2
		zext_ln1306 : 3
		bLast : 4
		icmp_ln1315 : 4
		br_ln1315 : 5
		add_ln1306 : 3
		store_ln1301 : 2
		store_ln1298 : 4
	State 3
		zext_ln1313 : 1
		zext_ln1320_2 : 1
		sub_ln1324 : 2
		icmp_ln1324 : 3
		br_ln1324 : 4
		xor_ln1333 : 1
		conv3_i12_i_i933_pn : 1
		filled_next : 2
		store_ln1294 : 3
	State 4
		shl_ln1320 : 1
		trunc_ln1332 : 1
		tmp_13 : 1
		sub_ln1332_1 : 2
		write_ln0 : 1
	State 5
		localbuffer_1 : 1
		write_ln1331 : 1
		shl_ln1332 : 1
		sext_ln1332cast : 1
		lshr_ln1332 : 2
		localbuffer_2 : 3
		store_ln1295 : 4
		store_ln1295 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|
| Operation|             Functional Unit             |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|
|          |            icmp_ln1301_fu_193           |    0    |    39   |
|          |            icmp_ln1306_fu_207           |    0    |    23   |
|   icmp   |               bLast_fu_224              |    0    |    39   |
|          |            icmp_ln1315_fu_229           |    0    |    39   |
|          |            icmp_ln1324_fu_274           |    0    |    13   |
|----------|-----------------------------------------|---------|---------|
|          |            add_ln1301_fu_198            |    0    |    39   |
|    add   |            add_ln1306_fu_234            |    0    |    23   |
|          |            filled_next_fu_287           |    0    |    13   |
|----------|-----------------------------------------|---------|---------|
|          |            sub_ln1324_fu_268            |    0    |    13   |
|    sub   |            sub_ln1332_fu_307            |    0    |    13   |
|          |           sub_ln1332_1_fu_324           |    0    |    11   |
|----------|-----------------------------------------|---------|---------|
|    shl   |            shl_ln1320_fu_301            |    0    |    17   |
|          |            shl_ln1332_fu_345            |    0    |    17   |
|----------|-----------------------------------------|---------|---------|
|          |           select_ln1294_fu_212          |    0    |    16   |
|  select  |         xf_bits_per_clock_fu_253        |    0    |    4    |
|          |           localbuffer_2_fu_361          |    0    |    8    |
|----------|-----------------------------------------|---------|---------|
|   lshr   |            lshr_ln1332_fu_355           |    0    |    17   |
|----------|-----------------------------------------|---------|---------|
|    or    |           localbuffer_1_fu_333          |    0    |    8    |
|----------|-----------------------------------------|---------|---------|
|    xor   |            xor_ln1333_fu_280            |    0    |    4    |
|----------|-----------------------------------------|---------|---------|
|          | cols_bound_per_npc_load_read_read_fu_92 |    0    |    0    |
|          |   last_blk_width_load_read_read_fu_98   |    0    |    0    |
|   read   |           sub_read_read_fu_104          |    0    |    0    |
|          |             tmp_read_fu_110             |    0    |    0    |
|          |          bound_read_read_fu_116         |    0    |    0    |
|          |             val_read_fu_122             |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          |        write_ln1331_write_fu_128        |    0    |    0    |
|   write  |          write_ln0_write_fu_135         |    0    |    0    |
|          |        write_ln1333_write_fu_142        |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          |            zext_ln1306_fu_220           |    0    |    0    |
|          |            zext_ln1313_fu_260           |    0    |    0    |
|   zext   |           zext_ln1320_2_fu_264          |    0    |    0    |
|          |           filled_1cast_fu_298           |    0    |    0    |
|          |            zext_ln1332_fu_342           |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   trunc  |           trunc_ln1332_fu_312           |    0    |    0    |
|          |          sext_ln1332cast_fu_351         |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
| bitselect|              tmp_13_fu_316              |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   sext   |            sext_ln1332_fu_339           |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   Total  |                                         |    0    |   356   |
|----------|-----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|            bLast_reg_441           |    1   |
|         bound_read_reg_432         |   32   |
|cols_bound_per_npc_load_read_reg_412|   32   |
|     conv3_i12_i_i933_pn_reg_149    |    4   |
|          filled_1_reg_450          |    4   |
|           filled_reg_382           |    4   |
|         icmp_ln1301_reg_437        |    1   |
|         icmp_ln1315_reg_446        |    1   |
|         icmp_ln1324_reg_466        |    1   |
|       indvar_flatten_reg_405       |   32   |
|              j_reg_398             |   16   |
|  last_blk_width_load_read_reg_417  |    4   |
|         localbuffer_reg_389        |    8   |
|         shl_ln1320_reg_470         |    8   |
|        sub_ln1332_1_reg_485        |    3   |
|         sub_ln1332_reg_475         |    5   |
|          sub_read_reg_422          |   32   |
|           tmp_13_reg_480           |    1   |
|             tmp_reg_427            |   16   |
|            val_1_reg_158           |    8   |
|             val_reg_456            |    8   |
|        zext_ln1320_2_reg_461       |    5   |
+------------------------------------+--------+
|                Total               |   226  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------|------|------|------|--------||---------||---------|
|      Comp     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------|------|------|------|--------||---------||---------|
| val_1_reg_158 |  p0  |   2  |   8  |   16   ||    9    |
|---------------|------|------|------|--------||---------||---------|
|     Total     |      |      |      |   16   ||  1.588  ||    9    |
|---------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   356  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   226  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   226  |   365  |
+-----------+--------+--------+--------+
