<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SystemZMachineScheduler.h source code [llvm/llvm/lib/Target/SystemZ/SystemZMachineScheduler.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::SystemZPostRASchedStrategy "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/SystemZ/SystemZMachineScheduler.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>SystemZ</a>/<a href='SystemZMachineScheduler.h.html'>SystemZMachineScheduler.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//==- SystemZMachineScheduler.h - SystemZ Scheduler Interface ----*- C++ -*-==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// -------------------------- Post RA scheduling ---------------------------- //</i></td></tr>
<tr><th id="10">10</th><td><i>// SystemZPostRASchedStrategy is a scheduling strategy which is plugged into</i></td></tr>
<tr><th id="11">11</th><td><i>// the MachineScheduler. It has a sorted Available set of SUs and a pickNode()</i></td></tr>
<tr><th id="12">12</th><td><i>// implementation that looks to optimize decoder grouping and balance the</i></td></tr>
<tr><th id="13">13</th><td><i>// usage of processor resources. Scheduler states are saved for the end</i></td></tr>
<tr><th id="14">14</th><td><i>// region of each MBB, so that a successor block can learn from it.</i></td></tr>
<tr><th id="15">15</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="SystemZHazardRecognizer.h.html">"SystemZHazardRecognizer.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineScheduler.h.html">"llvm/CodeGen/MachineScheduler.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/ScheduleDAG.h.html">"llvm/CodeGen/ScheduleDAG.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../../../include/c++/7/set.html">&lt;set&gt;</a></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#<span data-ppcond="22">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_SYSTEMZ_SYSTEMZMACHINESCHEDULER_H">LLVM_LIB_TARGET_SYSTEMZ_SYSTEMZMACHINESCHEDULER_H</span></u></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_SYSTEMZ_SYSTEMZMACHINESCHEDULER_H" data-ref="_M/LLVM_LIB_TARGET_SYSTEMZ_SYSTEMZMACHINESCHEDULER_H">LLVM_LIB_TARGET_SYSTEMZ_SYSTEMZMACHINESCHEDULER_H</dfn></u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><i class="doc">/// A MachineSchedStrategy implementation for SystemZ post RA scheduling.</i></td></tr>
<tr><th id="30">30</th><td><b>class</b> <dfn class="type def" id="llvm::SystemZPostRASchedStrategy" title='llvm::SystemZPostRASchedStrategy' data-ref="llvm::SystemZPostRASchedStrategy">SystemZPostRASchedStrategy</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedStrategy" title='llvm::MachineSchedStrategy' data-ref="llvm::MachineSchedStrategy">MachineSchedStrategy</a> {</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a> *<dfn class="decl" id="llvm::SystemZPostRASchedStrategy::MLI" title='llvm::SystemZPostRASchedStrategy::MLI' data-ref="llvm::SystemZPostRASchedStrategy::MLI">MLI</dfn>;</td></tr>
<tr><th id="33">33</th><td>  <em>const</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a> *<dfn class="decl" id="llvm::SystemZPostRASchedStrategy::TII" title='llvm::SystemZPostRASchedStrategy::TII' data-ref="llvm::SystemZPostRASchedStrategy::TII">TII</dfn>;</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td>  <i>// A SchedModel is needed before any DAG is built while advancing past</i></td></tr>
<tr><th id="36">36</th><td><i>  // non-scheduled instructions, so it would not always be possible to call</i></td></tr>
<tr><th id="37">37</th><td><i>  // DAG-&gt;getSchedClass(SU).</i></td></tr>
<tr><th id="38">38</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a> <dfn class="decl" id="llvm::SystemZPostRASchedStrategy::SchedModel" title='llvm::SystemZPostRASchedStrategy::SchedModel' data-ref="llvm::SystemZPostRASchedStrategy::SchedModel">SchedModel</dfn>;</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td>  <i class="doc">/// A candidate during instruction evaluation.</i></td></tr>
<tr><th id="41">41</th><td>  <b>struct</b> <dfn class="type def" id="llvm::SystemZPostRASchedStrategy::Candidate" title='llvm::SystemZPostRASchedStrategy::Candidate' data-ref="llvm::SystemZPostRASchedStrategy::Candidate">Candidate</dfn> {</td></tr>
<tr><th id="42">42</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="decl" id="llvm::SystemZPostRASchedStrategy::Candidate::SU" title='llvm::SystemZPostRASchedStrategy::Candidate::SU' data-ref="llvm::SystemZPostRASchedStrategy::Candidate::SU">SU</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td>    <i class="doc">/// The decoding cost.</i></td></tr>
<tr><th id="45">45</th><td>    <em>int</em> <dfn class="decl" id="llvm::SystemZPostRASchedStrategy::Candidate::GroupingCost" title='llvm::SystemZPostRASchedStrategy::Candidate::GroupingCost' data-ref="llvm::SystemZPostRASchedStrategy::Candidate::GroupingCost">GroupingCost</dfn> = <var>0</var>;</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td>    <i class="doc">/// The processor resources cost.</i></td></tr>
<tr><th id="48">48</th><td>    <em>int</em> <dfn class="decl" id="llvm::SystemZPostRASchedStrategy::Candidate::ResourcesCost" title='llvm::SystemZPostRASchedStrategy::Candidate::ResourcesCost' data-ref="llvm::SystemZPostRASchedStrategy::Candidate::ResourcesCost">ResourcesCost</dfn> = <var>0</var>;</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>    <dfn class="decl def" id="_ZN4llvm26SystemZPostRASchedStrategy9CandidateC1Ev" title='llvm::SystemZPostRASchedStrategy::Candidate::Candidate' data-ref="_ZN4llvm26SystemZPostRASchedStrategy9CandidateC1Ev">Candidate</dfn>() = <b>default</b>;</td></tr>
<tr><th id="51">51</th><td>    <a class="decl" href="SystemZMachineScheduler.cpp.html#_ZN4llvm26SystemZPostRASchedStrategy9CandidateC1EPNS_5SUnitERNS_23SystemZHazardRecognizerE" title='llvm::SystemZPostRASchedStrategy::Candidate::Candidate' data-ref="_ZN4llvm26SystemZPostRASchedStrategy9CandidateC1EPNS_5SUnitERNS_23SystemZHazardRecognizerE" id="_ZN4llvm26SystemZPostRASchedStrategy9CandidateC1EPNS_5SUnitERNS_23SystemZHazardRecognizerE">Candidate</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="1SU_" title='SU_' data-type='llvm::SUnit *' data-ref="1SU_">SU_</dfn>, <a class="type" href="SystemZHazardRecognizer.h.html#llvm::SystemZHazardRecognizer" title='llvm::SystemZHazardRecognizer' data-ref="llvm::SystemZHazardRecognizer">SystemZHazardRecognizer</a> &amp;<dfn class="local col2 decl" id="2HazardRec" title='HazardRec' data-type='llvm::SystemZHazardRecognizer &amp;' data-ref="2HazardRec">HazardRec</dfn>);</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td>    <i>// Compare two candidates.</i></td></tr>
<tr><th id="54">54</th><td>    <em>bool</em> <a class="decl" href="SystemZMachineScheduler.cpp.html#_ZN4llvm26SystemZPostRASchedStrategy9CandidateltERKS1_" title='llvm::SystemZPostRASchedStrategy::Candidate::operator&lt;' data-ref="_ZN4llvm26SystemZPostRASchedStrategy9CandidateltERKS1_" id="_ZN4llvm26SystemZPostRASchedStrategy9CandidateltERKS1_"><b>operator</b>&lt;</a>(<em>const</em> <a class="type" href="#llvm::SystemZPostRASchedStrategy::Candidate" title='llvm::SystemZPostRASchedStrategy::Candidate' data-ref="llvm::SystemZPostRASchedStrategy::Candidate">Candidate</a> &amp;<dfn class="local col3 decl" id="3other" title='other' data-type='const llvm::SystemZPostRASchedStrategy::Candidate &amp;' data-ref="3other">other</dfn>);</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>    <i>// Check if this node is free of cost ("as good as any").</i></td></tr>
<tr><th id="57">57</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm26SystemZPostRASchedStrategy9Candidate6noCostEv" title='llvm::SystemZPostRASchedStrategy::Candidate::noCost' data-ref="_ZNK4llvm26SystemZPostRASchedStrategy9Candidate6noCostEv">noCost</dfn>() <em>const</em> {</td></tr>
<tr><th id="58">58</th><td>      <b>return</b> (<a class="member" href="#llvm::SystemZPostRASchedStrategy::Candidate::GroupingCost" title='llvm::SystemZPostRASchedStrategy::Candidate::GroupingCost' data-ref="llvm::SystemZPostRASchedStrategy::Candidate::GroupingCost">GroupingCost</a> &lt;= <var>0</var> &amp;&amp; !<a class="member" href="#llvm::SystemZPostRASchedStrategy::Candidate::ResourcesCost" title='llvm::SystemZPostRASchedStrategy::Candidate::ResourcesCost' data-ref="llvm::SystemZPostRASchedStrategy::Candidate::ResourcesCost">ResourcesCost</a>);</td></tr>
<tr><th id="59">59</th><td>    }</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><u>#<span data-ppcond="61">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="62">62</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm26SystemZPostRASchedStrategy9Candidate9dumpCostsEv" title='llvm::SystemZPostRASchedStrategy::Candidate::dumpCosts' data-ref="_ZN4llvm26SystemZPostRASchedStrategy9Candidate9dumpCostsEv">dumpCosts</dfn>() {</td></tr>
<tr><th id="63">63</th><td>      <b>if</b> (<a class="member" href="#llvm::SystemZPostRASchedStrategy::Candidate::GroupingCost" title='llvm::SystemZPostRASchedStrategy::Candidate::GroupingCost' data-ref="llvm::SystemZPostRASchedStrategy::Candidate::GroupingCost">GroupingCost</a> != <var>0</var>)</td></tr>
<tr><th id="64">64</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Grouping cost:"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="member" href="#llvm::SystemZPostRASchedStrategy::Candidate::GroupingCost" title='llvm::SystemZPostRASchedStrategy::Candidate::GroupingCost' data-ref="llvm::SystemZPostRASchedStrategy::Candidate::GroupingCost">GroupingCost</a>;</td></tr>
<tr><th id="65">65</th><td>      <b>if</b> (<a class="member" href="#llvm::SystemZPostRASchedStrategy::Candidate::ResourcesCost" title='llvm::SystemZPostRASchedStrategy::Candidate::ResourcesCost' data-ref="llvm::SystemZPostRASchedStrategy::Candidate::ResourcesCost">ResourcesCost</a> != <var>0</var>)</td></tr>
<tr><th id="66">66</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Resource cost:"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="member" href="#llvm::SystemZPostRASchedStrategy::Candidate::ResourcesCost" title='llvm::SystemZPostRASchedStrategy::Candidate::ResourcesCost' data-ref="llvm::SystemZPostRASchedStrategy::Candidate::ResourcesCost">ResourcesCost</a>;</td></tr>
<tr><th id="67">67</th><td>    }</td></tr>
<tr><th id="68">68</th><td><u>#<span data-ppcond="61">endif</span></u></td></tr>
<tr><th id="69">69</th><td>  };</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>  <i>// A sorter for the Available set that makes sure that SUs are considered</i></td></tr>
<tr><th id="72">72</th><td><i>  // in the best order.</i></td></tr>
<tr><th id="73">73</th><td>  <b>struct</b> <dfn class="type def" id="llvm::SystemZPostRASchedStrategy::SUSorter" title='llvm::SystemZPostRASchedStrategy::SUSorter' data-ref="llvm::SystemZPostRASchedStrategy::SUSorter">SUSorter</dfn> {</td></tr>
<tr><th id="74">74</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm26SystemZPostRASchedStrategy8SUSorterclEPNS_5SUnitES3_" title='llvm::SystemZPostRASchedStrategy::SUSorter::operator()' data-ref="_ZNK4llvm26SystemZPostRASchedStrategy8SUSorterclEPNS_5SUnitES3_"><b>operator</b>()</dfn> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="4lhs" title='lhs' data-type='llvm::SUnit *' data-ref="4lhs">lhs</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="5rhs" title='rhs' data-type='llvm::SUnit *' data-ref="5rhs">rhs</dfn>) <em>const</em> {</td></tr>
<tr><th id="75">75</th><td>      <b>if</b> (<a class="local col4 ref" href="#4lhs" title='lhs' data-ref="4lhs">lhs</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduleHigh" title='llvm::SUnit::isScheduleHigh' data-ref="llvm::SUnit::isScheduleHigh">isScheduleHigh</a> &amp;&amp; !<a class="local col5 ref" href="#5rhs" title='rhs' data-ref="5rhs">rhs</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduleHigh" title='llvm::SUnit::isScheduleHigh' data-ref="llvm::SUnit::isScheduleHigh">isScheduleHigh</a>)</td></tr>
<tr><th id="76">76</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="77">77</th><td>      <b>if</b> (!<a class="local col4 ref" href="#4lhs" title='lhs' data-ref="4lhs">lhs</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduleHigh" title='llvm::SUnit::isScheduleHigh' data-ref="llvm::SUnit::isScheduleHigh">isScheduleHigh</a> &amp;&amp; <a class="local col5 ref" href="#5rhs" title='rhs' data-ref="5rhs">rhs</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduleHigh" title='llvm::SUnit::isScheduleHigh' data-ref="llvm::SUnit::isScheduleHigh">isScheduleHigh</a>)</td></tr>
<tr><th id="78">78</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>      <b>if</b> (<a class="local col4 ref" href="#4lhs" title='lhs' data-ref="4lhs">lhs</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>() &gt; <a class="local col5 ref" href="#5rhs" title='rhs' data-ref="5rhs">rhs</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>())</td></tr>
<tr><th id="81">81</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="82">82</th><td>      <b>else</b> <b>if</b> (<a class="local col4 ref" href="#4lhs" title='lhs' data-ref="4lhs">lhs</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>() &lt; <a class="local col5 ref" href="#5rhs" title='rhs' data-ref="5rhs">rhs</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>())</td></tr>
<tr><th id="83">83</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>      <b>return</b> (<a class="local col4 ref" href="#4lhs" title='lhs' data-ref="4lhs">lhs</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> &lt; <a class="local col5 ref" href="#5rhs" title='rhs' data-ref="5rhs">rhs</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>);</td></tr>
<tr><th id="86">86</th><td>    }</td></tr>
<tr><th id="87">87</th><td>  };</td></tr>
<tr><th id="88">88</th><td>  <i>// A set of SUs with a sorter and dump method.</i></td></tr>
<tr><th id="89">89</th><td>  <b>struct</b> <dfn class="type def" id="llvm::SystemZPostRASchedStrategy::SUSet" title='llvm::SystemZPostRASchedStrategy::SUSet' data-ref="llvm::SystemZPostRASchedStrategy::SUSet">SUSet</dfn> : <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*, <a class="type" href="#llvm::SystemZPostRASchedStrategy::SUSorter" title='llvm::SystemZPostRASchedStrategy::SUSorter' data-ref="llvm::SystemZPostRASchedStrategy::SUSorter">SUSorter</a>&gt; {</td></tr>
<tr><th id="90">90</th><td>    <u>#<span data-ppcond="90">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="91">91</th><td>    <em>void</em> <a class="decl" href="SystemZMachineScheduler.cpp.html#_ZNK4llvm26SystemZPostRASchedStrategy5SUSet4dumpERNS_23SystemZHazardRecognizerE" title='llvm::SystemZPostRASchedStrategy::SUSet::dump' data-ref="_ZNK4llvm26SystemZPostRASchedStrategy5SUSet4dumpERNS_23SystemZHazardRecognizerE" id="_ZNK4llvm26SystemZPostRASchedStrategy5SUSet4dumpERNS_23SystemZHazardRecognizerE">dump</a>(<a class="type" href="SystemZHazardRecognizer.h.html#llvm::SystemZHazardRecognizer" title='llvm::SystemZHazardRecognizer' data-ref="llvm::SystemZHazardRecognizer">SystemZHazardRecognizer</a> &amp;<dfn class="local col6 decl" id="6HazardRec" title='HazardRec' data-type='llvm::SystemZHazardRecognizer &amp;' data-ref="6HazardRec">HazardRec</dfn>) <em>const</em>;</td></tr>
<tr><th id="92">92</th><td>    <u>#<span data-ppcond="90">endif</span></u></td></tr>
<tr><th id="93">93</th><td>  };</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>  <i class="doc">/// The set of available SUs to schedule next.</i></td></tr>
<tr><th id="96">96</th><td>  <a class="type" href="#llvm::SystemZPostRASchedStrategy::SUSet" title='llvm::SystemZPostRASchedStrategy::SUSet' data-ref="llvm::SystemZPostRASchedStrategy::SUSet">SUSet</a> <dfn class="decl" id="llvm::SystemZPostRASchedStrategy::Available" title='llvm::SystemZPostRASchedStrategy::Available' data-ref="llvm::SystemZPostRASchedStrategy::Available">Available</dfn>;</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>  <i class="doc">/// Current MBB</i></td></tr>
<tr><th id="99">99</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="llvm::SystemZPostRASchedStrategy::MBB" title='llvm::SystemZPostRASchedStrategy::MBB' data-ref="llvm::SystemZPostRASchedStrategy::MBB">MBB</dfn>;</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>  <i class="doc">/// Maintain hazard recognizers for all blocks, so that the scheduler state</i></td></tr>
<tr><th id="102">102</th><td><i class="doc">  /// can be maintained past BB boundaries when appropariate.</i></td></tr>
<tr><th id="103">103</th><td>  <b>typedef</b> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>*, <a class="type" href="SystemZHazardRecognizer.h.html#llvm::SystemZHazardRecognizer" title='llvm::SystemZHazardRecognizer' data-ref="llvm::SystemZHazardRecognizer">SystemZHazardRecognizer</a>*&gt; <dfn class="typedef" id="llvm::SystemZPostRASchedStrategy::MBB2HazRec" title='llvm::SystemZPostRASchedStrategy::MBB2HazRec' data-type='std::map&lt;MachineBasicBlock *, SystemZHazardRecognizer *&gt;' data-ref="llvm::SystemZPostRASchedStrategy::MBB2HazRec">MBB2HazRec</dfn>;</td></tr>
<tr><th id="104">104</th><td>  <a class="typedef" href="#llvm::SystemZPostRASchedStrategy::MBB2HazRec" title='llvm::SystemZPostRASchedStrategy::MBB2HazRec' data-type='std::map&lt;MachineBasicBlock *, SystemZHazardRecognizer *&gt;' data-ref="llvm::SystemZPostRASchedStrategy::MBB2HazRec">MBB2HazRec</a> <dfn class="decl" id="llvm::SystemZPostRASchedStrategy::SchedStates" title='llvm::SystemZPostRASchedStrategy::SchedStates' data-ref="llvm::SystemZPostRASchedStrategy::SchedStates">SchedStates</dfn>;</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>  <i class="doc">/// Pointer to the HazardRecognizer that tracks the scheduler state for</i></td></tr>
<tr><th id="107">107</th><td><i class="doc">  /// the current region.</i></td></tr>
<tr><th id="108">108</th><td>  <a class="type" href="SystemZHazardRecognizer.h.html#llvm::SystemZHazardRecognizer" title='llvm::SystemZHazardRecognizer' data-ref="llvm::SystemZHazardRecognizer">SystemZHazardRecognizer</a> *<dfn class="decl" id="llvm::SystemZPostRASchedStrategy::HazardRec" title='llvm::SystemZPostRASchedStrategy::HazardRec' data-ref="llvm::SystemZPostRASchedStrategy::HazardRec">HazardRec</dfn>;</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  <i class="doc">/// Update the scheduler state by emitting (non-scheduled) instructions</i></td></tr>
<tr><th id="111">111</th><td><i class="doc">  /// up to, but not including, NextBegin.</i></td></tr>
<tr><th id="112">112</th><td>  <em>void</em> <a class="decl" href="SystemZMachineScheduler.cpp.html#_ZN4llvm26SystemZPostRASchedStrategy9advanceToENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::SystemZPostRASchedStrategy::advanceTo' data-ref="_ZN4llvm26SystemZPostRASchedStrategy9advanceToENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" id="_ZN4llvm26SystemZPostRASchedStrategy9advanceToENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">advanceTo</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="7NextBegin" title='NextBegin' data-type='MachineBasicBlock::iterator' data-ref="7NextBegin">NextBegin</dfn>);</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><b>public</b>:</td></tr>
<tr><th id="115">115</th><td>  <a class="decl" href="SystemZMachineScheduler.cpp.html#_ZN4llvm26SystemZPostRASchedStrategyC1EPKNS_19MachineSchedContextE" title='llvm::SystemZPostRASchedStrategy::SystemZPostRASchedStrategy' data-ref="_ZN4llvm26SystemZPostRASchedStrategyC1EPKNS_19MachineSchedContextE" id="_ZN4llvm26SystemZPostRASchedStrategyC1EPKNS_19MachineSchedContextE">SystemZPostRASchedStrategy</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="local col8 decl" id="8C" title='C' data-type='const llvm::MachineSchedContext *' data-ref="8C">C</dfn>);</td></tr>
<tr><th id="116">116</th><td>  <b>virtual</b> <a class="virtual decl" href="SystemZMachineScheduler.cpp.html#_ZN4llvm26SystemZPostRASchedStrategyD1Ev" title='llvm::SystemZPostRASchedStrategy::~SystemZPostRASchedStrategy' data-ref="_ZN4llvm26SystemZPostRASchedStrategyD1Ev" id="_ZN4llvm26SystemZPostRASchedStrategyD1Ev">~SystemZPostRASchedStrategy</a>();</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>  <i class="doc">/// Called for a region before scheduling.</i></td></tr>
<tr><th id="119">119</th><td>  <em>void</em> <a class="virtual decl" href="SystemZMachineScheduler.cpp.html#_ZN4llvm26SystemZPostRASchedStrategy10initPolicyENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_j" title='llvm::SystemZPostRASchedStrategy::initPolicy' data-ref="_ZN4llvm26SystemZPostRASchedStrategy10initPolicyENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_j" id="_ZN4llvm26SystemZPostRASchedStrategy10initPolicyENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_j">initPolicy</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="9Begin" title='Begin' data-type='MachineBasicBlock::iterator' data-ref="9Begin">Begin</dfn>,</td></tr>
<tr><th id="120">120</th><td>                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="10End" title='End' data-type='MachineBasicBlock::iterator' data-ref="10End">End</dfn>,</td></tr>
<tr><th id="121">121</th><td>                  <em>unsigned</em> <dfn class="local col1 decl" id="11NumRegionInstrs" title='NumRegionInstrs' data-type='unsigned int' data-ref="11NumRegionInstrs">NumRegionInstrs</dfn>) override;</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>  <i class="doc">/// PostRA scheduling does not track pressure.</i></td></tr>
<tr><th id="124">124</th><td>  <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm26SystemZPostRASchedStrategy19shouldTrackPressureEv" title='llvm::SystemZPostRASchedStrategy::shouldTrackPressure' data-ref="_ZNK4llvm26SystemZPostRASchedStrategy19shouldTrackPressureEv">shouldTrackPressure</dfn>() <em>const</em> override { <b>return</b> <b>false</b>; }</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>  <i>// Process scheduling regions top-down so that scheduler states can be</i></td></tr>
<tr><th id="127">127</th><td><i>  // transferrred over scheduling boundaries.</i></td></tr>
<tr><th id="128">128</th><td>  <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm26SystemZPostRASchedStrategy24doMBBSchedRegionsTopDownEv" title='llvm::SystemZPostRASchedStrategy::doMBBSchedRegionsTopDown' data-ref="_ZNK4llvm26SystemZPostRASchedStrategy24doMBBSchedRegionsTopDownEv">doMBBSchedRegionsTopDown</dfn>() <em>const</em> override { <b>return</b> <b>true</b>; }</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>  <em>void</em> <a class="virtual decl" href="SystemZMachineScheduler.cpp.html#_ZN4llvm26SystemZPostRASchedStrategy10initializeEPNS_13ScheduleDAGMIE" title='llvm::SystemZPostRASchedStrategy::initialize' data-ref="_ZN4llvm26SystemZPostRASchedStrategy10initializeEPNS_13ScheduleDAGMIE" id="_ZN4llvm26SystemZPostRASchedStrategy10initializeEPNS_13ScheduleDAGMIE">initialize</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a> *<dfn class="local col2 decl" id="12dag" title='dag' data-type='llvm::ScheduleDAGMI *' data-ref="12dag">dag</dfn>) override;</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>  <i class="doc">/// Tell the strategy that MBB is about to be processed.</i></td></tr>
<tr><th id="133">133</th><td>  <em>void</em> <a class="virtual decl" href="SystemZMachineScheduler.cpp.html#_ZN4llvm26SystemZPostRASchedStrategy8enterMBBEPNS_17MachineBasicBlockE" title='llvm::SystemZPostRASchedStrategy::enterMBB' data-ref="_ZN4llvm26SystemZPostRASchedStrategy8enterMBBEPNS_17MachineBasicBlockE" id="_ZN4llvm26SystemZPostRASchedStrategy8enterMBBEPNS_17MachineBasicBlockE">enterMBB</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="13NextMBB" title='NextMBB' data-type='llvm::MachineBasicBlock *' data-ref="13NextMBB">NextMBB</dfn>) override;</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>  <i class="doc">/// Tell the strategy that current MBB is done.</i></td></tr>
<tr><th id="136">136</th><td>  <em>void</em> <a class="virtual decl" href="SystemZMachineScheduler.cpp.html#_ZN4llvm26SystemZPostRASchedStrategy8leaveMBBEv" title='llvm::SystemZPostRASchedStrategy::leaveMBB' data-ref="_ZN4llvm26SystemZPostRASchedStrategy8leaveMBBEv" id="_ZN4llvm26SystemZPostRASchedStrategy8leaveMBBEv">leaveMBB</a>() override;</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>  <i class="doc">/// Pick the next node to schedule, or return NULL.</i></td></tr>
<tr><th id="139">139</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<a class="virtual decl" href="SystemZMachineScheduler.cpp.html#_ZN4llvm26SystemZPostRASchedStrategy8pickNodeERb" title='llvm::SystemZPostRASchedStrategy::pickNode' data-ref="_ZN4llvm26SystemZPostRASchedStrategy8pickNodeERb" id="_ZN4llvm26SystemZPostRASchedStrategy8pickNodeERb">pickNode</a>(<em>bool</em> &amp;<dfn class="local col4 decl" id="14IsTopNode" title='IsTopNode' data-type='bool &amp;' data-ref="14IsTopNode">IsTopNode</dfn>) override;</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>  <i class="doc">/// ScheduleDAGMI has scheduled an instruction - tell HazardRec</i></td></tr>
<tr><th id="142">142</th><td><i class="doc">  /// about it.</i></td></tr>
<tr><th id="143">143</th><td>  <em>void</em> <a class="virtual decl" href="SystemZMachineScheduler.cpp.html#_ZN4llvm26SystemZPostRASchedStrategy9schedNodeEPNS_5SUnitEb" title='llvm::SystemZPostRASchedStrategy::schedNode' data-ref="_ZN4llvm26SystemZPostRASchedStrategy9schedNodeEPNS_5SUnitEb" id="_ZN4llvm26SystemZPostRASchedStrategy9schedNodeEPNS_5SUnitEb">schedNode</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="15SU" title='SU' data-type='llvm::SUnit *' data-ref="15SU">SU</dfn>, <em>bool</em> <dfn class="local col6 decl" id="16IsTopNode" title='IsTopNode' data-type='bool' data-ref="16IsTopNode">IsTopNode</dfn>) override;</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td>  <i class="doc">/// SU has had all predecessor dependencies resolved. Put it into</i></td></tr>
<tr><th id="146">146</th><td><i class="doc">  /// Available.</i></td></tr>
<tr><th id="147">147</th><td>  <em>void</em> <a class="virtual decl" href="SystemZMachineScheduler.cpp.html#_ZN4llvm26SystemZPostRASchedStrategy14releaseTopNodeEPNS_5SUnitE" title='llvm::SystemZPostRASchedStrategy::releaseTopNode' data-ref="_ZN4llvm26SystemZPostRASchedStrategy14releaseTopNodeEPNS_5SUnitE" id="_ZN4llvm26SystemZPostRASchedStrategy14releaseTopNodeEPNS_5SUnitE">releaseTopNode</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="17SU" title='SU' data-type='llvm::SUnit *' data-ref="17SU">SU</dfn>) override;</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>  <i class="doc">/// Currently only scheduling top-down, so this method is empty.</i></td></tr>
<tr><th id="150">150</th><td>  <em>void</em> <dfn class="virtual decl def" id="_ZN4llvm26SystemZPostRASchedStrategy17releaseBottomNodeEPNS_5SUnitE" title='llvm::SystemZPostRASchedStrategy::releaseBottomNode' data-ref="_ZN4llvm26SystemZPostRASchedStrategy17releaseBottomNodeEPNS_5SUnitE">releaseBottomNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="18SU" title='SU' data-type='llvm::SUnit *' data-ref="18SU">SU</dfn>) override {};</td></tr>
<tr><th id="151">151</th><td>};</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><u>#<span data-ppcond="22">endif</span> // LLVM_LIB_TARGET_SYSTEMZ_SYSTEMZMACHINESCHEDULER_H</u></td></tr>
<tr><th id="156">156</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='SystemZMachineScheduler.cpp.html'>llvm/llvm/lib/Target/SystemZ/SystemZMachineScheduler.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
