Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Feb 22 14:10:52 2025
| Host         : RyuBAI-PC running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a100tfgg484-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 73
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 73         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on fdata[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on fdata[10] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on fdata[11] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on fdata[12] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on fdata[13] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on fdata[14] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on fdata[15] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on fdata[16] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on fdata[17] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on fdata[18] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on fdata[19] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on fdata[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on fdata[20] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on fdata[21] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on fdata[22] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on fdata[23] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on fdata[24] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on fdata[25] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on fdata[26] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on fdata[27] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on fdata[28] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on fdata[29] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on fdata[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on fdata[30] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on fdata[31] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on fdata[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on fdata[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on fdata[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on fdata[6] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on fdata[7] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on fdata[8] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on fdata[9] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on flaga relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on flagb relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on faddr[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on faddr[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on fdata[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on fdata[10] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on fdata[11] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on fdata[12] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on fdata[13] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on fdata[14] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on fdata[15] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on fdata[16] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on fdata[17] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on fdata[18] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on fdata[19] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on fdata[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on fdata[20] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on fdata[21] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on fdata[22] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on fdata[23] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on fdata[24] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on fdata[25] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on fdata[26] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on fdata[27] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on fdata[28] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on fdata[29] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on fdata[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on fdata[30] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on fdata[31] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on fdata[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on fdata[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on fdata[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on fdata[6] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on fdata[7] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on fdata[8] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on fdata[9] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on led0 relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on pktend relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on sloe relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on slrd relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on slwr relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>


