# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" \
"../../../../4-bit-full-adder.srcs/sources_1/new/adder.v" \
"../../../../4-bit-full-adder.srcs/sources_1/new/adder_register_top.v" \
"../../../../4-bit-full-adder.srcs/sim_1/new/tb_adder_register.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
