NDFramePage.OnPageTitleLoaded("File3:mvau_stream_tb_v2.sv","mvau_stream_tb_v2.sv");NDSummary.OnSummaryLoaded("File3:mvau_stream_tb_v2.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Groups","Group"],["Module","Module"],["Signals","Signal"]],[[239,0,1,"Module","Module"],[240,0,2,"<span class=\"Qualifier\">mvau_stream_tb_v2.</span>&#8203;sv (testbench)","mvau_stream_tb_v2.sv"],[241,0,1,"Signals","Signals"],[242,0,3,"rst_n","rst_n"],[243,0,3,"in_v","in_v"],[244,0,3,"weights","weights"],[245,0,3,"in_wgt","in_wgt"],[246,0,3,"in_wgt_um","in_wgt_um"],[247,0,3,"in_mat","in_mat"],[248,0,3,"in_act","in_act"],[249,0,3,"mvau_beh","mvau_beh"],[250,0,3,"out_v","out_v"],[251,0,3,"out","out"],[252,0,3,"out_packed","out_packed"],[253,0,3,"test_count","test_count"],[254,0,3,"do_comp","do_comp"],[255,0,1,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[256,0,0,"CLK_GEN","CLK_GEN"],[257,0,0,"WGT_MAT_GEN","WGT_MAT_GEN"],[258,0,0,"INP_ACT_MAT_GEN","INP_ACT_MAT_GEN"],[259,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"]]);