<optimization_record_list>

<optimization_record>
<recommendation_key>
NONE
</recommendation_key>
<recommendation>
Compilation Time Advisor
</recommendation>
<recommendation_description>
This advisor gives recommendations on how to reduce the compilation time. 
</recommendation_description>
<description>

</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="">
	NA
	</parent>
</parent_list>
<logic_algorithm>
NA
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
HOWTO
</recommendation_key>
<recommendation>
How to use the Compilation Time Optimization Advisor
</recommendation>
<recommendation_description>
Implement the recommendations in the Compilation Time Optimization Advisor to reduce the time required to compile your design.
</recommendation_description>
<description>
Altera recommends following the specific order of the recommendations when optimizing compilation time for your design. Later recommendations are made assuming you have already tried or considered previous recommendations.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	0
	</fmax_effect>
	<resource_effect>
	0
	</resource_effect>
	<compilation_effect>
	0
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Use the recommendations provided by the Compilation Time Optimization Advisor to make project or individual settings and assignments, learn about features, or make design changes to reduce the compilation time of your design.
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="0">
	NONE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
GENERAL
</recommendation_key>
<recommendation>
General Recommendations
</recommendation>
<recommendation_description>
The following recommendations are general recommendations for any design. Double-click a category to view the recommendations for that category.
</recommendation_description>
<description>

</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>

</image_path>
<parent_list>
	<parent priority="10">
	NONE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
GENERAL_MACHINE
</recommendation_key>
<recommendation>
Make Sure You Have Adequate Computing Resources
</recommendation>
<recommendation_description>
Check to make sure that the computer on which you are running the Quartus II software has adequate resources.
</recommendation_description>
<description>
The Quartus II software contains many intensive algorithms that require a powerful CPU and large amount of memory  to run. Altera recommends that when running the Quartus II software you not run other resource intensive software, and that you have a computer with as fast a CPU as possible and sufficient memory available. Memory requirements for each device family are documented in the file readme.txt in the Quartus II installation directory.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	0
	</fmax_effect>
	<resource_effect>
	0
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Make sure you have adequate computing resources.
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="30">
	GENERAL
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
GENERAL_PARALLEL
</recommendation_key>
<recommendation>
Turn on Parallel Compilation
</recommendation>
<recommendation_description>
Turn on parallel compilation by setting the number of processors that Quartus II can utilize.
</recommendation_description>
<description>
The Quartus II software has the ability to use parallel processing to reduce compilation time. You may either allow it to use all available processors, or you may specify a lower maximum number of processors to be used, to reserve one or more processors for other tasks. The results the Quartus II software produces are identical regardless of how many processors are assigned to it.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	0
	</fmax_effect>
	<resource_effect>
	0
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	In the Compilation Process Setting page of the Settings dialog box, either specify the number of processors to use, select "Use all available processors" or select "Use global parallel compilation setting." The default global setting is to use all processors; you can change this default in the Processing page of the Options dialog box.
	</action_description>
	<action_link>
	SETD_COMPILATION
	</action_link>
	<action_link>
	OPTIONS_PROCESS
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="10">
	GENERAL
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
GENERAL_QIC
</recommendation_key>
<recommendation>
Use Incremental Compilation
</recommendation>
<recommendation_description>
Try using the Incremental Compilation feature.
</recommendation_description>
<description>
The incremental compilation feature allows you to only compile portions of the design that you have modified, which can reduce compilation time significantly.
</description>
<more_info_link>
comp.chm::/increment/comp_view_qid.htm
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="10">
	GENERAL
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
MAP_TIME
</recommendation_key>
<recommendation>
Reduce Analysis &amp; Synthesis Time
</recommendation>
<recommendation_description>
The following recommendations help you reduce time spent in the Quartus II Analysis &amp; Synthesis stage.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="20">
	NONE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
MAP_SETTINGS
</recommendation_key>
<recommendation>
Modify Analysis &amp; Synthesis Settings
</recommendation>
<recommendation_description>
The following recommendations describe settings that can be used to reduce Analysis &amp; Synthesis compilation time.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>

</image_path>
<parent_list>
	<parent priority="10">
	MAP_TIME
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
MAP_SETTINGS_STAGE_1
</recommendation_key>
<recommendation>
Stage 1
</recommendation>
<recommendation_description>
Altera recommends implementing all recommendations for Stage 1 before recommendations in any following stages.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="10">
	MAP_SETTINGS
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
MAP_WYSIWYG_RESYNTHESIS
</recommendation_key>
<recommendation>
Turn off the "Perform WYSIWYG primitive resynthesis"
</recommendation>
<recommendation_description>
Try turning off the "Perform WYSIWYG primitive resynthesis" setting.
</recommendation_description>
<description>
The "Perform WYSIWYG primitive resynthesis" option maps the logic elements in an atom netlist to gates and remaps the gates back to Altera logic elements using the setting that you specified in the Optimization Technique logic option. For example, if you selected Speed under Optimization Technique in the Fitter Settings page, the compiler tries to remap the gates for minimum delay. This option is intended to operate on the output from an EDA synthesis tool and provides no benefit if enabled for a design synthesized with Quartus II Integrated Synthesis.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	-1
	</fmax_effect>
	<resource_effect>
	-1
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Turn off "Perform WYSIWYG primitive resynthesis" in the Analysis &amp; Synthesis Settings page, in the Settings dialog box.
	</action_description>
	<action_link>
	SETD_SYNTHESIS_NETLIST
	</action_link>
	<acf_variable_list>
		<acf_variable name="ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP">
		OFF
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>

</image_path>
<parent_list>
	<parent priority="60">
	MAP_SETTINGS_STAGE_1
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
MAP_SETTINGS_STAGE_2
</recommendation_key>
<recommendation>
Stage 2
</recommendation>
<recommendation_description>
Altera recommends implementing all recommendations in Stage 2 before recommendations in any following stages.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="20">
	MAP_SETTINGS
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
MAP_AUTO_RAM_ROM_EXTRACTION_RETIMING
</recommendation_key>
<recommendation>
Turn on "Auto DSP Block Replacement", "Auto ROM Replacement", and "Auto RAM Replacement"
</recommendation>
<recommendation_description>
Try turning on the "Auto DSP Block Replacement", "Auto ROM Replacement" and "Auto RAM Replacement" settings.
</recommendation_description>
<description>
The "Auto DSP Block Replacement", "Auto ROM Replacement", and "Auto RAM Replacement" settings in Quartus II Integrated Synthesis direct Analysis &amp; Synthesis to look for logic that can be replaced with DSP blocks, RAM blocks, or ROM blocks in your design. Replacing logic with these block resources reduces the size of your design.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	1
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Turn on "Auto DSP Block Replacement", "Auto ROM Replacement", and "Auto RAM Replacement" in the Analysis &amp; Synthesis Settings page, in the Settings dialog box.
	</action_description>
	<action_link>
	SETD_ANALYSIS_SYNTHESIS
	</action_link>
	<acf_variable_list>
		<acf_variable name="AUTO_ROM_RECOGNITION">
		ON
		</acf_variable>
		<acf_variable name=" AUTO_RAM_RECOGNITION">
		ON
		</acf_variable>
		<acf_variable name="AUTO_DSP_RECOGNITION">
		ON
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>

</image_path>
<parent_list>
	<parent priority="60">
	MAP_SETTINGS_STAGE_2
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
FIT_TIME
</recommendation_key>
<recommendation>
Reduce Fitting time
</recommendation>
<recommendation_description>
The following recommendations help you reduce time spent in the Quartus II Fitter stage.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="30">
	NONE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
FIT_SETTINGS
</recommendation_key>
<recommendation>
Modify Fitter Settings
</recommendation>
<recommendation_description>
The following recommendations describe settings that can be used to reduce Fitter compilation time.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="0">
	FIT_TIME
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
FIT_SETTINGS_STAGE_1
</recommendation_key>
<recommendation>
Stage 1
</recommendation>
<recommendation_description>
Altera recommends implementing all recommendations for Stage 1 before recommendations in any following stages.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="0">
	FIT_SETTINGS
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
FITTER_EFFORT
</recommendation_key>
<recommendation>
Select "Auto Fit" under "Fitter Effort"
</recommendation>
<recommendation_description>
Select "Auto Fit" under the "Fitter Effort" to allow the Fitter to better manage your compilation time.
</recommendation_description>
<description>
The "Fitter Effort" settings allow you to specify how much effort the Fitter applies to your design. Selecting "Auto Fit" (normally the default) allows the Fitter to apply only as much effort as is needed to make your design meet timing and route successfully.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	0
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select "Auto Fit" under "Fitter Effort" in the Fitter Settings page of the Settings dialog box.
	</action_description>
	<action_link>
	SETD_FITTER
	</action_link>
	<acf_variable_list>
		<acf_variable name="FITTER_EFFORT">
		AUTO FIT
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ACF
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="0">
	FIT_SETTINGS_STAGE_1
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
FITTER_RT_MULTIPLIER
</recommendation_key>
<recommendation>
Use the Default "Router Multiplier Effort" Value (1.0)
</recommendation>
<recommendation_description>
Try removing any "Router Effort Multiplier" settings.
</recommendation_description>
<description>
You should only change the Router Effort Multiplier if you have determined that the increased (or decreased) effort helps your results when measured on multiple compilations with different Fitter seeds. The results must be measured with different Fitter seeds to make sure that the setting is reliably improving and not just creating random variation in the results for your design. For more information on what this setting does, follow the link to the Settings dialog box.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Use the default value for "Router Effort Multiplier" (1.0).
	</action_description>
	<action_link>
	SETD_MORE_FITTER
	</action_link>
	<acf_variable_list>
		<acf_variable name="ROUTER_EFFORT_MULTIPLIER">
		1.0
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ACF
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="20">
	FIT_SETTINGS_STAGE_1
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
FITTER_PL_MULTIPLIER
</recommendation_key>
<recommendation>
Use the Default "Placement Multiplier Effort" Value (1.0)
</recommendation>
<recommendation_description>
Try removing any "Placement Effort Multiplier" settings.
</recommendation_description>
<description>
You should only change the Placement Effort Multiplier if you have determined that the increased (or decreased) effort helps your results when measured on multiple compilations with different Fitter seeds. The results must be measured with different Fitter seeds to make sure that the setting is reliably improving and not just creating random variation in the results for your design. If your design requires multiple fitting attempts and you are using the multiplier to help avoid that, you can instead change the "Fit Attempts to Skip" value. Having an effort multiplier that is too high can waste time in placement and cause higher fitting times, while having an effort that is too low can increase routing time and again cause higher overall fitting times. For more information on what this setting does, follow the link to the Settings dialog box.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Use the default value for "Placement Effort Multiplier" (1.0).
	</action_description>
	<action_link>
	SETD_MORE_FITTER
	</action_link>
	<acf_variable_list>
		<acf_variable name="PLACEMENT_EFFORT_MULTIPLIER">
		1.0
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ACF
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="30">
	FIT_SETTINGS_STAGE_1
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
FITTER_FSYN_EFFORT
</recommendation_key>
<recommendation>
Select the Appropriate "Physical Synthesis Effort"
</recommendation>
<recommendation_description>
Determine and select the appropriate "Physical synthesis effort".
</recommendation_description>
<description>
Physical Synthesis can significantly increase fitting time. You should measure the effect of the various effort levels to see how much effort is necessary to get the best results for your design. Measuring this in multiple compilations with different Fitter seeds is the best way to get an accurate view of what effort your design needs.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	99
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Determine and set the appropriate Physical Synthesis effort.
	</action_description>
	<action_link>
	SETD_PHYSICAL_SYNTHESIS
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="40">
	FIT_SETTINGS_STAGE_1
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
FITTER_AGGRESSIVE_ROUTABILITY
</recommendation_key>
<recommendation>
Change the "Fitter Aggressive Routability Optimizations" Setting
</recommendation>
<recommendation_description>
For most designs, select "Automatically" from the "Fitter Aggressive Routability Optimizations" list. For hard-to-route designs, the setting "Always" may be appropriate.
</recommendation_description>
<description>
Designs that are hard-to-route require multiple fitting attempts and may also spend a long time in the routing stage of the Fitter. For such designs, the "Aggressive Routability Optimizations" can help reduce fitting time by improving routability. Note that "Aggressive Routability Optimizations" have a default value of "Automatically", which means they are applied only in the third fit attempt. These optimizations generally reduce performance (~3% on average) and can also cause higher compilation time for designs that aren't very hard to route, because they spend additional time in routability optimization, so for easy-to-route designs the default setting is most appropriate.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	99
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Change the "Fitter Aggressive Routability Optimizations" setting, in the More Fitter Settings dialog box, depending on how hard your design is to route.
	</action_description>
	<action_link>
	SETD_MORE_FITTER
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="50">
	FIT_SETTINGS_STAGE_1
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
FITTER_SKIP_FIT_ATTEMPTS
</recommendation_key>
<recommendation>
Use the "Fit Attempts to Skip" option for hard-to-route designs
</recommendation>
<recommendation_description>
Skip one or two fit attempts for designs that always need multiple fit attempts
</recommendation_description>
<description>
Hard-to-route designs often require multiple fit attempts to get a successful fit.  For a design that regularly requires a second or third fit attempt, you can reduce compilation time by skipping the unsuccessful fitting attempts.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	99
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Change the "Fit Attempts to Skip" setting to be 1 if your design needs 2 fit attempts, and 2 if your design needs 3 fit attempts.
	</action_description>
	<action_link>
	SETD_MORE_FITTER
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="60">
	FIT_SETTINGS_STAGE_1
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
FIT_SETTINGS_STAGE_2
</recommendation_key>
<recommendation>
Stage 2
</recommendation>
<recommendation_description>
 Altera recommends implementing all recommendations for Stage 2 before recommendations in any following stages.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="10">
	FIT_SETTINGS
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
FITTER_LOGICLOCK
</recommendation_key>
<recommendation>
Remove LogicLock and/or Location Assignments
</recommendation>
<recommendation_description>
Try removing LogicLock and/or location assignments.
</recommendation_description>
<description>
 LogicLock and/or location assignments can provide hints to the Fitter to improve performance and reduce fitting time, they can also restrict the ability of the Fitter to optimize your design. Altera recommends that you determine the effect of your LogicLock and/or location assignments to verify that they help your results when measured on multiple compilations with different Fitter seeds. The results must be measured with different Fitter seeds to make sure that the settings are reliably improving and not just creating random variation in the results for your design. If you are using Incremental Compilation and cannot remove the floorplanning, try changing the floorplans to reduce compilation time.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	99
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Remove LogicLock and/or location assignments.
	</action_description>
	<action_link>
	LL
	</action_link>
	<action_link>
	AE_LOCATIONS
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="0">
	FIT_SETTINGS_STAGE_2
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
FITTER_IMPROVE_TIMING
</recommendation_key>
<recommendation>
Improve Design Performance with the Timing Optimization Advisor
</recommendation>
<recommendation_description>
Use the Timing Optimization Advisor to improve your design's performance.
</recommendation_description>
<description>
When you select "Auto Fit" under "Fitter Effort", the Quartus II software automatically reduces fitting time once timing and routability requirements of a design are satisfied. Consult the Timing Optimization Advisor to help improve your design's timing performance. The Timing Optimization Advisor recommends optimizations which can result in reduced fitting time as well, as long as the optimizations you enable do not themselves increase fitting time.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	1
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Use the Timing Optimization Advisor to improve your design's performance.
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="10">
	FIT_SETTINGS_STAGE_2
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
FIT_SETTINGS_STAGE_3
</recommendation_key>
<recommendation>
Stage 3
</recommendation>
<recommendation_description>
 Altera recommends implementing all recommendations for Stage 3 before recommendations in any following stages.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="20">
	FIT_SETTINGS
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
FITTER_FSYN_OFF
</recommendation_key>
<recommendation>
Turn Off Physical Synthesis Optimizations
</recommendation>
<recommendation_description>
Turn off Physical Synthesis Optimizations.
</recommendation_description>
<description>
Physical Synthesis can significantly increase fitting time. You should determine the affect of turning on Physical Synthesis to make sure it helps your results when measured on multiple compilations with different Fitter seeds. The results must be measured with different Fitter seeds to make sure that the setting is reliably improving and not just creating random variation in the results for your design. You can also reduce fitting time by making optimizations to your design that match those that Physical Synthesis made (especially for optimizations like register re-timing and duplication), potentially allowing you to turn off Physical Synthesis in future compilations.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	-1
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Turn off Physical Synthesis.
	</action_description>
	<action_link>
	SETD_PHYSICAL_SYNTHESIS
	</action_link>
	<acf_variable_list>
		<acf_variable name="PHYSICAL_SYNTHESIS_COMBO_LOGIC">
		OFF
		</acf_variable>
		<acf_variable name="PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION">
		OFF
		</acf_variable>
		<acf_variable name="PHYSICAL_SYNTHESIS_REGISTER_RETIMING">
		OFF
		</acf_variable>
		<acf_variable name="PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING">
		OFF
		</acf_variable>
		<acf_variable name="PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA">
		OFF
		</acf_variable>
		<acf_variable name="PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA">
		OFF
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="20">
	FIT_SETTINGS_STAGE_3
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
FAST_FIT
</recommendation_key>
<recommendation>
Select "Fast Fit" under "Fitter Effort"
</recommendation>
<recommendation_description>
Select "Fast Fit" under the "Fitter Effort" to allow the Fitter to run faster at the expense of performance.
</recommendation_description>
<description>
The "Fitter Effort" settings allow you to specify how much effort the Fitter applies to your design. Selecting "Fast Fit" allows the Fitter to reduce effort for your design at the expense of timing performance.  Fast Fit reduces fitting time by approximately 50%, although at the cost of approximately 10% in timing performance.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	-1
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select "Fast Fit" under "Fitter Effort" in the Fitter Settings page of the Settings dialog box.
	</action_description>
	<action_link>
	SETD_FITTER
	</action_link>
	<acf_variable_list>
		<acf_variable name="FITTER_EFFORT">
		FAST FIT
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="30">
	FIT_SETTINGS_STAGE_3
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
FIT_FEATURES
</recommendation_key>
<recommendation>
Use Fitter Features
</recommendation>
<recommendation_description>
The following recommendations describe Quartus features that can be used to reduce Fitter compilation time.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="10">
	FIT_TIME
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
FITTER_ETE
</recommendation_key>
<recommendation>
Perform an Early Timing Estimate
</recommendation>
<recommendation_description>
Try performing an Early Timing Estimate.
</recommendation_description>
<description>
The Early Timing Estimate allows you to run the Fitter and timing analysis in 10-20% of the normal time. While the result of such a fit is not usable to program a device, it does provide an estimate of design performance that is usually accurate to within 15% of final results. The Early Timing Estimate generates a timing report, as well as the ability to view the placement and add constraints, such as LogicLock, if necessary. Using the Early Timing Estimate can reduce the number of times you have to run a full iteration of the Fitter, and save you time.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Perform an Early Timing Estimate by pointing to Start and clicking Start Early Timing Estimate on the Processing menu.
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="10">
	FIT_FEATURES
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
FIT_DESIGN_CHANGES
</recommendation_key>
<recommendation>
Modify Your Design
</recommendation>
<recommendation_description>
The following recommendations describe ways to modify your design to reduce Fitter compilation time.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="20">
	FIT_TIME
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
FIT_DESIGN_CHANGE_SPEEDGRADE
</recommendation_key>
<recommendation>
Use a Faster Speed Grade
</recommendation>
<recommendation_description>
Try using a device with a faster speed-grade.
</recommendation_description>
<description>
When you select "Auto Fit" under "Fitter Effort", the Quartus II software automatically reduces fitting time once timing and routability requirements of a design are satisfied. A device with a faster speed-grade allows the Fitter to reduce fitting time more aggressively.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	1
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	SETD_DEVICE
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="0">
	FIT_DESIGN_CHANGES
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
FIT_DESIGN_CHANGE_TIMING
</recommendation_key>
<recommendation>
Reduce Your Timing Requirements
</recommendation>
<recommendation_description>
Try reducing your design's timing requirements.
</recommendation_description>
<description>
When you select "Auto Fit" under "Fitter Effort", the Quartus II software automatically reduces fitting time once timing and routability requirements of a design are satisfied. Reducing your design's timing requirements, whether temporarily or permanently, allows the Fitter to reduce fitting time more aggressively.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	SETD_TIMING
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="10">
	FIT_DESIGN_CHANGES
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
FIT_DESIGN_CHANGE_DEVICE
</recommendation_key>
<recommendation>
Use a Larger Device
</recommendation>
<recommendation_description>
Try using a larger device.
</recommendation_description>
<description>
When you select "Auto Fit" under "Fitter Effort", the Quartus II software automatically reduces fitting time once timing and routability requirements of a design are satisfied. For a design that has very high interconnect requirements on a device, and hence long routing times or multiple fitting attempts, using a larger device can reduce fitting time significantly.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	SETD_DEVICE
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="20">
	FIT_DESIGN_CHANGES
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
FIT_DESIGN_CHANGE_INTERCONNECT
</recommendation_key>
<recommendation>
Reduce Design Interconnect Requirements
</recommendation>
<recommendation_description>
Try reducing your design's interconnect requirements.
</recommendation_description>
<description>
Fitter compilation time is determined by the interconnect requirements of a design. Designs that have high interconnect requirements take longer to fit and often require multiple fit attempts, leading to high compilation time. To reduce interconnect requirements, you can restructure your design to avoid interconnect-heavy structures, such as crossbars, or use the congestion viewer in the Quartus II software to look for congested areas of the device that can benefit from either floorplanning or design restructuring. A design's interconnect requirements are reported by the routing stage of the Fitter as an info message that shows average and peak interconnect usage.
</description>
<more_info_link>

</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="30">
	FIT_DESIGN_CHANGES
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
TQ_TIME
</recommendation_key>
<recommendation>
Reduce TimeQuest Timing Analysis Time
</recommendation>
<recommendation_description>
The following recommendations help you reduce time spent in the Quartus II TimeQuest Timing Analyzer stage.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="40">
	NONE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
TQ_WC_USAGE
</recommendation_key>
<recommendation>
Use Wildcards or Lists
</recommendation>
<recommendation_description>
Try reducing the number of timing constraints and exceptions by using wildcards.
</recommendation_description>
<description>
The TimeQuest timing analyzer merges timing exceptions when possible, however, it is better to start with fewer timing exceptions. Using wildcards or lists of names by combining related exceptions reduces the effort TimeQuest must spend merging and resolving conflicts among timing exceptions.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="10">
	TQ_TIME
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
TQ_COL_USAGE
</recommendation_key>
<recommendation>
Use Collections
</recommendation>
<recommendation_description>
Try using collections instead of clock and/or node names.
</recommendation_description>
<description>
When specifying a clock and/or node name, wildcard, or list of names or wildcards, TimeQuest must match those names against different types, such as clocks, pins, ports, and nets. Using a collection command, such as [get_clocks clk], reduces the effort TimeQuest must spend matching names.  In some cases, using the collection command also resolves ambiguity when a name is applicable to more than one type, for example, [get_clocks clk] instead of [get_ports clk].
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="20">
	TQ_TIME
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
TQ_AVOID_STAR
</recommendation_key>
<recommendation>
Avoid the Use of the Asterisk (*)
</recommendation>
<recommendation_description>
Try to avoid the use of the asterisk (*) when possible.
</recommendation_description>
<description>
When using the asterisk (*), including implicit uses of the asterisk such as not specifying a -from or -to option, TimeQuest matches that asterisk against all names, reducing it later to the actual affected names. Instead, try providing a refined list of names or wildcards instead of the asterisk.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="30">
	TQ_TIME
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
TQ_USE_CLK_TO_CLK
</recommendation_key>
<recommendation>
Prefer Clock-to-Clock Exception
</recommendation>
<recommendation_description>
Use clock-to-clock exceptions when possible.
</recommendation_description>
<description>
TimeQuest can quickly and easily process clock-to-clock timing exceptions, for example, set_multicycle_path 2 -from [get_clocks clk] -to [get_clock clk]), including set_clock_groups. For path-based timing exceptions (-from, -to, or -through is not a clock), TimeQuest must resolve conflicts among other timing exceptions, which is more process intensive. Timing exceptions where either -from or -to is a clock (or both when -through is used) are the most resource intensive to process. Try to use clock-to-clock timing exceptions when possible, and prefer node-based timing exceptions over mixed node/clock-based timing exceptions.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="40">
	TQ_TIME
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
SYNTH_FSYN_OFF
</recommendation_key>
<recommendation>
Turn Off Physical Synthesis Optimizations
</recommendation>
<recommendation_description>
Turn off Physical Synthesis Optimizations.
</recommendation_description>
<description>
Physical Synthesis can significantly increase synthesis time. You should determine the affect of turning on Physical Synthesis to make sure it helps your results when measured on multiple compilations with different Fitter seeds. The results must be measured with different Fitter seeds to make sure that the setting is reliably improving and not just creating random variation in the results for your design. You can also reduce synthesis time by making optimizations to your design that match those that Physical Synthesis made (especially for optimizations like register re-timing), potentially allowing you to turn off Physical Synthesis in future compilations.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	-1
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Turn off Physical Synthesis.
	</action_description>
	<action_link>
	SETD_PHYSICAL_SYNTHESIS
	</action_link>
	<acf_variable_list>
		<acf_variable name="PHYSICAL_SYNTHESIS_COMBO_LOGIC">
		OFF
		</acf_variable>
		<acf_variable name="PHYSICAL_SYNTHESIS_REGISTER_RETIMING">
		OFF
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>

</image_path>
<parent_list>
	<parent priority="70">
	MAP_SETTINGS_STAGE_2
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>
</optimization_record_list>
