// Seed: 3201463823
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  uwire id_4, id_5;
  id_6 :
  assert property (@(posedge (id_5 + 1) or posedge 1 or id_1) id_5) if (id_3) id_2 -= 1'b0;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  supply1 id_2 = -1, id_3, id_4, id_5, id_6;
  tri1 id_7 = id_4;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7
  );
endmodule
module module_2 (
    input  uwire id_0,
    output logic id_1,
    input  wire  id_2
);
  always #1 id_1 <= "" || id_2;
  tri1 id_4;
  wand id_5, id_6, id_7, id_8, id_9, id_10;
  module_0 modCall_1 (
      id_10,
      id_6,
      id_5
  );
  assign modCall_1.id_3 = 0;
  if (id_2) assign id_5 = id_4;
  assign id_5 = 1;
  initial
    @(posedge id_0 + id_6 - id_7 or 1'b0 or posedge id_4)
      @(posedge -1'b0, 1)
        {-1, 1'b0, id_6, id_5} = id_10;
  supply0 id_11 = id_10, id_12;
  wire id_13;
endmodule
