<stg><name>filter_opr<filter2d_kernel,16,16,ap_int<8>,int,1080,1920,3,3></name>


<trans_list>

<trans id="1016" from="1" to="2">
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="2" to="3">
<condition id="770">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="2" to="2">
<condition id="772">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1019" from="3" to="4">
<condition id="774">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="3" to="3">
<condition id="776">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="4" to="4">
<condition id="778">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="4" to="5">
<condition id="780">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1023" from="5" to="6">
<condition id="781">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="6" to="7">
<condition id="783">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="7" to="8">
<condition id="785">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="8" to="9">
<condition id="889">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="9" to="10">
<condition id="890">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="10" to="11">
<condition id="891">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="11" to="12">
<condition id="892">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="12" to="20">
<condition id="893">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="12" to="13">
<condition id="901">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="13" to="14">
<condition id="894">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="14" to="15">
<condition id="895">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="15" to="16">
<condition id="896">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="16" to="17">
<condition id="897">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="17" to="18">
<condition id="898">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="18" to="19">
<condition id="899">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="19" to="8">
<condition id="900">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="20" to="5">
<condition id="888">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
entry_ifconv:0  %empty = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_2_V, [8 x i8]* @str200, i32 0, i32 0, i32 0, [8 x i8]* @str200) ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
entry_ifconv:1  %empty_106 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_1_V, [8 x i8]* @str197, i32 0, i32 0, i32 0, [8 x i8]* @str197) ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
entry_ifconv:2  %empty_107 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_0_V, [8 x i8]* @str194, i32 0, i32 0, i32 0, [8 x i8]* @str194) ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
entry_ifconv:3  %empty_108 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_2_V, [8 x i8]* @str191, i32 0, i32 0, i32 0, [8 x i8]* @str191) ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
entry_ifconv:4  %empty_109 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_1_V, [8 x i8]* @str188, i32 0, i32 0, i32 0, [8 x i8]* @str188) ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
entry_ifconv:5  %empty_110 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_0_V, [8 x i8]* @str185, i32 0, i32 0, i32 0, [8 x i8]* @str185) ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:6  %cols_read = call i12 @_ssdm_op_WireRead.i12(i12 %cols) ; <i12> [#uses=5]

]]></node>
<StgValue><ssdm name="cols_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:7  %rows_read = call i12 @_ssdm_op_WireRead.i12(i12 %rows) ; <i12> [#uses=4]

]]></node>
<StgValue><ssdm name="rows_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:8  %kernel_val_2_2_V_read_1 = call i8 @_ssdm_op_WireRead.i8(i8 %kernel_val_2_2_V_read) ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="kernel_val_2_2_V_read_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:9  %kernel_val_2_1_V_read_1 = call i8 @_ssdm_op_WireRead.i8(i8 %kernel_val_2_1_V_read) ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="kernel_val_2_1_V_read_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:10  %kernel_val_2_0_V_read_1 = call i8 @_ssdm_op_WireRead.i8(i8 %kernel_val_2_0_V_read) ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="kernel_val_2_0_V_read_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:11  %kernel_val_1_2_V_read_1 = call i8 @_ssdm_op_WireRead.i8(i8 %kernel_val_1_2_V_read) ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="kernel_val_1_2_V_read_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:12  %kernel_val_1_1_V_read_1 = call i8 @_ssdm_op_WireRead.i8(i8 %kernel_val_1_1_V_read) ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="kernel_val_1_1_V_read_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:13  %kernel_val_1_0_V_read_1 = call i8 @_ssdm_op_WireRead.i8(i8 %kernel_val_1_0_V_read) ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="kernel_val_1_0_V_read_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:14  %kernel_val_0_2_V_read_1 = call i8 @_ssdm_op_WireRead.i8(i8 %kernel_val_0_2_V_read) ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="kernel_val_0_2_V_read_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:15  %kernel_val_0_1_V_read_1 = call i8 @_ssdm_op_WireRead.i8(i8 %kernel_val_0_1_V_read) ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="kernel_val_0_1_V_read_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:16  %kernel_val_0_0_V_read_1 = call i8 @_ssdm_op_WireRead.i8(i8 %kernel_val_0_0_V_read) ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="kernel_val_0_0_V_read_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:17  %k_buf_0_val_0 = alloca [1920 x i8], align 1    ; <[1920 x i8]*> [#uses=3]

]]></node>
<StgValue><ssdm name="k_buf_0_val_0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:18  %k_buf_0_val_1 = alloca [1920 x i8], align 1    ; <[1920 x i8]*> [#uses=4]

]]></node>
<StgValue><ssdm name="k_buf_0_val_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:19  %k_buf_0_val_2 = alloca [1920 x i8], align 1    ; <[1920 x i8]*> [#uses=4]

]]></node>
<StgValue><ssdm name="k_buf_0_val_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:20  %k_buf_1_val_0 = alloca [1920 x i8], align 1    ; <[1920 x i8]*> [#uses=3]

]]></node>
<StgValue><ssdm name="k_buf_1_val_0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:21  %k_buf_1_val_1 = alloca [1920 x i8], align 1    ; <[1920 x i8]*> [#uses=4]

]]></node>
<StgValue><ssdm name="k_buf_1_val_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:22  %k_buf_1_val_2 = alloca [1920 x i8], align 1    ; <[1920 x i8]*> [#uses=4]

]]></node>
<StgValue><ssdm name="k_buf_1_val_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:23  %k_buf_2_val_0 = alloca [1920 x i8], align 1    ; <[1920 x i8]*> [#uses=3]

]]></node>
<StgValue><ssdm name="k_buf_2_val_0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:24  %k_buf_2_val_1 = alloca [1920 x i8], align 1    ; <[1920 x i8]*> [#uses=4]

]]></node>
<StgValue><ssdm name="k_buf_2_val_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:25  %k_buf_2_val_2 = alloca [1920 x i8], align 1    ; <[1920 x i8]*> [#uses=4]

]]></node>
<StgValue><ssdm name="k_buf_2_val_2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:26  %right_border_buf_0_val_0_0 = alloca i8, align 1 ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:27  %right_border_buf_0_val_0_1 = alloca i8, align 1 ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:28  %right_border_buf_0_val_0_2 = alloca i8, align 1 ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:29  %right_border_buf_1_val_0_0 = alloca i8, align 1 ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_0_0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:30  %right_border_buf_1_val_0_1 = alloca i8, align 1 ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_0_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:31  %right_border_buf_1_val_0_2 = alloca i8, align 1 ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_0_2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:32  %right_border_buf_2_val_0_0 = alloca i8, align 1 ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_0_0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:33  %right_border_buf_2_val_0_1 = alloca i8, align 1 ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_0_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:34  %right_border_buf_2_val_0_2 = alloca i8, align 1 ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_0_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:35  %col_buf_val_0_0_0 = alloca i8, align 1         ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="col_buf_val_0_0_0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:36  %col_buf_val_1_0_0 = alloca i8, align 1         ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="col_buf_val_1_0_0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:37  %col_buf_val_2_0_0 = alloca i8, align 1         ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="col_buf_val_2_0_0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="0">
<![CDATA[
entry_ifconv:38  br label %bb4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
bb4:0  %p_0202_rec = phi i2 [ %p_rec2, %bb3323324 ], [ 0, %entry_ifconv ] ; <i2> [#uses=4]

]]></node>
<StgValue><ssdm name="p_0202_rec"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb4:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb4:2  %exitcond = icmp eq i2 %p_0202_rec, -1          ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb4:3  %p_rec2 = add i2 %p_0202_rec, 1                 ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="p_rec2"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb4:4  br i1 %exitcond, label %bb7, label %bb3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb3:0  %rbegin6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([59 x i8]* @p_str47) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb3:1  switch i2 %p_0202_rec, label %branch2 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="p_0202_rec" val="1"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="0">
<![CDATA[
branch1:0  br label %bb3323

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="p_0202_rec" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="0">
<![CDATA[
branch0:0  br label %bb3323

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="p_0202_rec" val="!1"/>
<literal name="p_0202_rec" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="0">
<![CDATA[
branch2:0  br label %bb3323

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb3323:0  switch i2 %p_0202_rec, label %branch5 [
    i2 0, label %branch3
    i2 1, label %branch4
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="p_0202_rec" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="0">
<![CDATA[
branch4:0  br label %bb3323324

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="p_0202_rec" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="0" op_0_bw="0">
<![CDATA[
branch3:0  br label %bb3323324

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="p_0202_rec" val="!1"/>
<literal name="p_0202_rec" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="0" op_0_bw="0">
<![CDATA[
branch5:0  br label %bb3323324

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
bb3323324:0  %rend484 = call i32 (...)* @_ssdm_op_SpecRegionEnd([59 x i8]* @p_str47, i32 %rbegin6) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="rend484"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="0">
<![CDATA[
bb3323324:1  br label %bb4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
bb7:0  %p_0206_rec = phi i2 [ %p_rec3, %bb6364365 ], [ 0, %bb4 ] ; <i2> [#uses=4]

]]></node>
<StgValue><ssdm name="p_0206_rec"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb7:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb7:2  %exitcond9 = icmp eq i2 %p_0206_rec, -1         ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb7:3  %p_rec3 = add i2 %p_0206_rec, 1                 ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="p_rec3"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb7:4  br i1 %exitcond9, label %bb10, label %bb6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb6:0  %rbegin7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([56 x i8]* @p_str50) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb6:1  switch i2 %p_0206_rec, label %branch8 [
    i2 0, label %branch6
    i2 1, label %branch7
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="p_0206_rec" val="1"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="0" op_0_bw="0">
<![CDATA[
branch7:0  br label %bb6364

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="p_0206_rec" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="0">
<![CDATA[
branch6:0  br label %bb6364

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="p_0206_rec" val="!1"/>
<literal name="p_0206_rec" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="0" op_0_bw="0">
<![CDATA[
branch8:0  br label %bb6364

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb6364:0  switch i2 %p_0206_rec, label %branch11 [
    i2 0, label %branch9
    i2 1, label %branch10
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="p_0206_rec" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="0" op_0_bw="0">
<![CDATA[
branch10:0  br label %bb6364365

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="p_0206_rec" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="0" op_0_bw="0">
<![CDATA[
branch9:0  br label %bb6364365

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="p_0206_rec" val="!1"/>
<literal name="p_0206_rec" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="0">
<![CDATA[
branch11:0  br label %bb6364365

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
bb6364365:0  %rend486 = call i32 (...)* @_ssdm_op_SpecRegionEnd([56 x i8]* @p_str50, i32 %rbegin7) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="rend486"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="0" op_0_bw="0">
<![CDATA[
bb6364365:1  br label %bb7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
bb10:0  %p_0210_rec = phi i2 [ %p_rec, %bb9489490 ], [ 0, %bb7 ] ; <i2> [#uses=4]

]]></node>
<StgValue><ssdm name="p_0210_rec"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb10:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb10:2  %exitcond8 = icmp eq i2 %p_0210_rec, -1         ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb10:3  %p_rec = add i2 %p_0210_rec, 1                  ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="p_rec"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb10:4  br i1 %exitcond8, label %bb11, label %bb9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb9:0  %rbegin8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([56 x i8]* @p_str53) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb9:1  switch i2 %p_0210_rec, label %branch14 [
    i2 0, label %branch12
    i2 1, label %branch13
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="p_0210_rec" val="1"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="0" op_0_bw="0">
<![CDATA[
branch13:0  br label %bb9489

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="p_0210_rec" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="0" op_0_bw="0">
<![CDATA[
branch12:0  br label %bb9489

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="p_0210_rec" val="!1"/>
<literal name="p_0210_rec" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="0" op_0_bw="0">
<![CDATA[
branch14:0  br label %bb9489

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb9489:0  switch i2 %p_0210_rec, label %branch17 [
    i2 0, label %branch15
    i2 1, label %branch16
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="p_0210_rec" val="1"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="0" op_0_bw="0">
<![CDATA[
branch16:0  br label %bb9489490

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="p_0210_rec" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="0" op_0_bw="0">
<![CDATA[
branch15:0  br label %bb9489490

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="p_0210_rec" val="!1"/>
<literal name="p_0210_rec" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="0" op_0_bw="0">
<![CDATA[
branch17:0  br label %bb9489490

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
bb9489490:0  %rend488 = call i32 (...)* @_ssdm_op_SpecRegionEnd([56 x i8]* @p_str53, i32 %rbegin8) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="rend488"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="0">
<![CDATA[
bb9489490:1  br label %bb10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="8" op_0_bw="32">
<![CDATA[
bb11:0  %src_kernel_win_0_val_0_0 = alloca i8           ; <i8*> [#uses=13]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_0"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="8" op_0_bw="32">
<![CDATA[
bb11:1  %src_kernel_win_0_val_0_1 = alloca i8           ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_1"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="8" op_0_bw="32">
<![CDATA[
bb11:2  %src_kernel_win_2_val_1_0_1 = alloca i8         ; <i8*> [#uses=7]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_0_1"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="8" op_0_bw="32">
<![CDATA[
bb11:3  %src_kernel_win_0_val_1_0 = alloca i8           ; <i8*> [#uses=13]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_0"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="8" op_0_bw="32">
<![CDATA[
bb11:4  %src_kernel_win_0_val_1_1 = alloca i8           ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_1"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="8" op_0_bw="32">
<![CDATA[
bb11:5  %src_kernel_win_2_val_0_0_1 = alloca i8         ; <i8*> [#uses=7]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_0_1"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="8" op_0_bw="32">
<![CDATA[
bb11:6  %src_kernel_win_0_val_2_0 = alloca i8           ; <i8*> [#uses=13]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_0"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="8" op_0_bw="32">
<![CDATA[
bb11:7  %src_kernel_win_0_val_2_1 = alloca i8           ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="8" op_0_bw="32">
<![CDATA[
bb11:8  %src_kernel_win_1_val_1_0_1 = alloca i8         ; <i8*> [#uses=7]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_0_1"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="8" op_0_bw="32">
<![CDATA[
bb11:9  %src_kernel_win_1_val_0_0 = alloca i8           ; <i8*> [#uses=13]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_0_0"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="8" op_0_bw="32">
<![CDATA[
bb11:10  %src_kernel_win_1_val_0_1 = alloca i8           ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_0_1"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="8" op_0_bw="32">
<![CDATA[
bb11:11  %src_kernel_win_1_val_0_0_1 = alloca i8         ; <i8*> [#uses=5]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_0_0_1"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="8" op_0_bw="32">
<![CDATA[
bb11:12  %src_kernel_win_1_val_2_0 = alloca i8           ; <i8*> [#uses=13]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_2_0"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="8" op_0_bw="32">
<![CDATA[
bb11:13  %src_kernel_win_1_val_1_0 = alloca i8           ; <i8*> [#uses=13]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_0"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="8" op_0_bw="32">
<![CDATA[
bb11:14  %src_kernel_win_1_val_1_1 = alloca i8           ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_1"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="8" op_0_bw="32">
<![CDATA[
bb11:15  %src_kernel_win_0_val_1_0_1 = alloca i8         ; <i8*> [#uses=5]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_0_1"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="8" op_0_bw="32">
<![CDATA[
bb11:16  %src_kernel_win_1_val_2_1 = alloca i8           ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_2_1"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="8" op_0_bw="32">
<![CDATA[
bb11:17  %src_kernel_win_0_val_0_0_1 = alloca i8         ; <i8*> [#uses=5]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_0_1"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="8" op_0_bw="32">
<![CDATA[
bb11:18  %src_kernel_win_2_val_0_0 = alloca i8           ; <i8*> [#uses=13]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_0"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="8" op_0_bw="32">
<![CDATA[
bb11:19  %src_kernel_win_2_val_0_1 = alloca i8           ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_1"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="8" op_0_bw="32">
<![CDATA[
bb11:20  %src_kernel_win_2_val_2_1 = alloca i8           ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_2_1"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="8" op_0_bw="32">
<![CDATA[
bb11:21  %src_kernel_win_2_val_2_0 = alloca i8           ; <i8*> [#uses=13]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_2_0"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="8" op_0_bw="32">
<![CDATA[
bb11:22  %src_kernel_win_2_val_1_0 = alloca i8           ; <i8*> [#uses=13]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_0"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="8" op_0_bw="32">
<![CDATA[
bb11:23  %src_kernel_win_2_val_1_1 = alloca i8           ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_1"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="13" op_0_bw="12">
<![CDATA[
bb11:24  %rows_cast1 = zext i12 %rows_read to i13        ; <i13> [#uses=5]

]]></node>
<StgValue><ssdm name="rows_cast1"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb11:25  %heightloop = add i13 %rows_cast1, 5            ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="heightloop"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="14" op_0_bw="13">
<![CDATA[
bb11:26  %heightloop_cast77_cast = zext i13 %heightloop to i14 ; <i14> [#uses=3]

]]></node>
<StgValue><ssdm name="heightloop_cast77_cast"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="13" op_0_bw="12">
<![CDATA[
bb11:27  %cols_cast1 = zext i12 %cols_read to i13        ; <i13> [#uses=4]

]]></node>
<StgValue><ssdm name="cols_cast1"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb11:28  %widthloop = add i13 %cols_cast1, 2             ; <i13> [#uses=2]

]]></node>
<StgValue><ssdm name="widthloop"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="14" op_0_bw="12">
<![CDATA[
bb11:29  %rows_cast = zext i12 %rows_read to i14         ; <i14> [#uses=3]

]]></node>
<StgValue><ssdm name="rows_cast"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb11:30  %ref = add i13 %rows_cast1, -1                  ; <i13> [#uses=3]

]]></node>
<StgValue><ssdm name="ref"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="14" op_0_bw="12">
<![CDATA[
bb11:31  %cols_cast2 = zext i12 %cols_read to i14        ; <i14> [#uses=7]

]]></node>
<StgValue><ssdm name="cols_cast2"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb11:32  %tmp_s = add i13 %cols_cast1, -1                ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="15" op_0_bw="13">
<![CDATA[
bb11:33  %tmp_cast_cast_cast = sext i13 %tmp_s to i15    ; <i15> [#uses=6]

]]></node>
<StgValue><ssdm name="tmp_cast_cast_cast"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="2" op_0_bw="12">
<![CDATA[
bb11:34  %tmp_9 = trunc i12 %cols_read to i2             ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb11:35  %tmp_2 = add i13 %cols_cast1, -3                ; <i13> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb11:36  %tmp_6 = icmp eq i12 %cols_read, 1              ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
bb11:37  %tmp_10 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %cols_read, i1 false) ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="15" op_0_bw="13">
<![CDATA[
bb11:38  %tmp_29_cast_cast = zext i13 %tmp_10 to i15     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_29_cast_cast"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb11:39  %tmp_11 = icmp eq i12 %rows_read, 1             ; <i1> [#uses=6]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
bb11:40  %tmp_12 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %rows_read, i1 false) ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="14" op_0_bw="13">
<![CDATA[
bb11:41  %tmp_63_0_cast_cast_cast = zext i13 %tmp_12 to i14 ; <i14> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_63_0_cast_cast_cast"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="2" op_0_bw="13">
<![CDATA[
bb11:42  %tmp_13 = trunc i13 %ref to i2                  ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="16" op_0_bw="8">
<![CDATA[
bb11:43  %tmp_91_cast = sext i8 %kernel_val_0_0_V_read_1 to i16 ; <i16> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_91_cast"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="16" op_0_bw="8">
<![CDATA[
bb11:44  %tmp_93_cast = sext i8 %kernel_val_0_1_V_read_1 to i16 ; <i16> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_93_cast"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="16" op_0_bw="8">
<![CDATA[
bb11:45  %tmp_95_cast = sext i8 %kernel_val_0_2_V_read_1 to i16 ; <i16> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_95_cast"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="16" op_0_bw="8">
<![CDATA[
bb11:46  %tmp_97_cast = sext i8 %kernel_val_1_0_V_read_1 to i16 ; <i16> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_97_cast"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="16" op_0_bw="8">
<![CDATA[
bb11:47  %tmp_99_cast = sext i8 %kernel_val_1_1_V_read_1 to i16 ; <i16> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_99_cast"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="16" op_0_bw="8">
<![CDATA[
bb11:48  %tmp_101_cast = sext i8 %kernel_val_1_2_V_read_1 to i16 ; <i16> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_101_cast"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="16" op_0_bw="8">
<![CDATA[
bb11:49  %tmp_103_cast = sext i8 %kernel_val_2_0_V_read_1 to i16 ; <i16> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_103_cast"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="16" op_0_bw="8">
<![CDATA[
bb11:50  %tmp_105_cast = sext i8 %kernel_val_2_1_V_read_1 to i16 ; <i16> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_105_cast"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="16" op_0_bw="8">
<![CDATA[
bb11:51  %tmp_107_cast = sext i8 %kernel_val_2_2_V_read_1 to i16 ; <i16> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_107_cast"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb11:52  %tmp_14 = xor i2 %tmp_9, -1                     ; <i2> [#uses=9]

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="0" op_0_bw="0">
<![CDATA[
bb11:53  br label %bb106

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
bb106:0  %t_V = phi i12 [ 0, %bb11 ], [ %i_V, %bb104 ]   ; <i12> [#uses=3]

]]></node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="13" op_0_bw="12">
<![CDATA[
bb106:1  %tmp18_cast1 = zext i12 %t_V to i13             ; <i13> [#uses=4]

]]></node>
<StgValue><ssdm name="tmp18_cast1"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="14" op_0_bw="12">
<![CDATA[
bb106:2  %tmp18_cast = zext i12 %t_V to i14              ; <i14> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp18_cast"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb106:3  %p_assign_4 = sub i13 3, %tmp18_cast1           ; <i13> [#uses=3]

]]></node>
<StgValue><ssdm name="p_assign_4"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb106:4  %tmp_3 = icmp ult i14 %tmp18_cast, %heightloop_cast77_cast ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb106:5  %i_V = add i12 %t_V, 1                          ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb106:6  br i1 %tmp_3, label %bb12, label %bb107

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb12:2  %ult = icmp ult i14 %tmp18_cast, %heightloop_cast77_cast ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="ult"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb12:4  %ImagLoc_y = add i13 %tmp18_cast1, -4           ; <i13> [#uses=10]

]]></node>
<StgValue><ssdm name="ImagLoc_y"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="14" op_0_bw="13">
<![CDATA[
bb12:6  %ImagLoc_y_cast_cast = sext i13 %ImagLoc_y to i14 ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="ImagLoc_y_cast_cast"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb12:8  %tr1 = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %ImagLoc_y, i32 1, i32 12) ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="tr1"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb12:9  %icmp1 = icmp slt i12 %tr1, 1                   ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb12:11  %tmp_15 = icmp slt i13 %ImagLoc_y, %ref         ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb12:12  %tmp_17 = icmp ult i13 %ImagLoc_y, %rows_cast1  ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
bb12:13  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ImagLoc_y, i32 12) ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
bb12:14  %p_assign_5 = select i1 %tmp_19, i13 %p_assign_4, i13 %ImagLoc_y ; <i13> [#uses=3]

]]></node>
<StgValue><ssdm name="p_assign_5"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="14" op_0_bw="13">
<![CDATA[
bb12:15  %p_assign_5_cast67_cast = sext i13 %p_assign_5 to i14 ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="p_assign_5_cast67_cast"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb12:16  %tmp_20 = icmp slt i14 %p_assign_5_cast67_cast, %rows_cast ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb12:17  %tmp_21 = xor i13 %p_assign_5, -1               ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb12:22  %sel_tmp17_demorgan = or i1 %tmp_17, %tmp_11    ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp17_demorgan"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
bb12:30  %tmp_8 = select i1 %tmp_15, i2 -2, i2 %tmp_13   ; <i2> [#uses=5]

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb12:35  %p_assign_7 = add i13 %p_assign_4, 1            ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="p_assign_7"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb12:36  %ImagLoc_y_1 = add i13 %tmp18_cast1, -5         ; <i13> [#uses=4]

]]></node>
<StgValue><ssdm name="ImagLoc_y_1"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb12:38  %tmp_47_0_1 = icmp ult i13 %ImagLoc_y_1, %rows_cast1 ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_47_0_1"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
bb12:39  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ImagLoc_y_1, i32 12) ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
bb12:40  %p_assign_8 = select i1 %tmp_23, i13 %p_assign_7, i13 %ImagLoc_y_1 ; <i13> [#uses=3]

]]></node>
<StgValue><ssdm name="p_assign_8"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb12:60  %p_assign_s = add i13 %p_assign_4, 2            ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="p_assign_s"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb12:61  %ImagLoc_y_2 = add i13 %tmp18_cast1, -6         ; <i13> [#uses=4]

]]></node>
<StgValue><ssdm name="ImagLoc_y_2"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb12:63  %tmp_47_0_2 = icmp ult i13 %ImagLoc_y_2, %rows_cast1 ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_47_0_2"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
bb12:64  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ImagLoc_y_2, i32 12) ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
bb12:65  %p_assign_10 = select i1 %tmp_25, i13 %p_assign_s, i13 %ImagLoc_y_2 ; <i13> [#uses=3]

]]></node>
<StgValue><ssdm name="p_assign_10"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb12:84  %slt = icmp slt i13 %ImagLoc_y, %ref            ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="slt"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb12:86  %tmp_41_2 = icmp slt i14 %ImagLoc_y_cast_cast, %heightloop_cast77_cast ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_41_2"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1046" bw="0">
<![CDATA[
bb107:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="904">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="14" op_0_bw="13">
<![CDATA[
bb12:5  %ImagLoc_y_cast73_cast_cast5_cast = zext i13 %ImagLoc_y to i14 ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="ImagLoc_y_cast73_cast_cast5_cast"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb12:7  %tmp_35_not = icmp sgt i13 %ImagLoc_y, -2       ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_35_not"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb12:10  %or_cond6 = and i1 %icmp1, %tmp_35_not          ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond6"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="14" op_0_bw="13">
<![CDATA[
bb12:18  %tmp_64_0_cast_cast264_cast = zext i13 %tmp_21 to i14 ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_64_0_cast_cast264_cast"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="905">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb12:19  %p_assign_6 = add i14 %tmp_63_0_cast_cast_cast, %tmp_64_0_cast_cast264_cast ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="p_assign_6"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb12:20  %sel_tmp1 = xor i1 %tmp_17, true                ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb12:21  %sel_tmp2 = and i1 %tmp_11, %sel_tmp1           ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb12:23  %sel_tmp6 = xor i1 %sel_tmp17_demorgan, true    ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb12:24  %sel_tmp7 = and i1 %tmp_20, %sel_tmp6           ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
bb12:25  %newSel = select i1 %sel_tmp7, i13 %p_assign_5, i13 0 ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="14" op_0_bw="13">
<![CDATA[
bb12:26  %newSel_cast_cast = zext i13 %newSel to i14     ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel_cast_cast"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb12:27  %or_cond = or i1 %sel_tmp7, %sel_tmp2           ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
bb12:28  %newSel1 = select i1 %tmp_17, i14 %ImagLoc_y_cast73_cast_cast5_cast, i14 %p_assign_6 ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel1"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
bb12:29  %newSel2 = select i1 %or_cond, i14 %newSel_cast_cast, i14 %newSel1 ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel2"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="2" op_0_bw="14">
<![CDATA[
bb12:31  %tmp_22 = trunc i14 %newSel2 to i2              ; <i2> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp><literal name="tmp_47_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="14" op_0_bw="13">
<![CDATA[
bb12:37  %ImagLoc_y_1_cast69_cast159_cast = zext i13 %ImagLoc_y_1 to i14 ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="ImagLoc_y_1_cast69_cast159_cast"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="14" op_0_bw="13">
<![CDATA[
bb12:41  %p_assign_8_cast64_cast = sext i13 %p_assign_8 to i14 ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="p_assign_8_cast64_cast"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb12:42  %tmp_59_0_1 = icmp slt i14 %p_assign_8_cast64_cast, %rows_cast ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_59_0_1"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="912">
<or_exp><and_exp><literal name="tmp_47_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb12:43  %tmp_64_0_1 = xor i13 %p_assign_8, 3            ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_64_0_1"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="911">
<or_exp><and_exp><literal name="tmp_47_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="14" op_0_bw="13">
<![CDATA[
bb12:44  %tmp_64_0_1_cast265_cast = zext i13 %tmp_64_0_1 to i14 ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_64_0_1_cast265_cast"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="910">
<or_exp><and_exp><literal name="tmp_47_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb12:45  %p_assign_9 = add i14 %tmp_63_0_cast_cast_cast, %tmp_64_0_1_cast265_cast ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="p_assign_9"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb12:46  %sel_tmp13 = xor i1 %tmp_47_0_1, true           ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb12:47  %sel_tmp14 = and i1 %tmp_11, %sel_tmp13         ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb12:48  %sel_tmp30_demorgan = or i1 %tmp_47_0_1, %tmp_11 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp30_demorgan"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb12:49  %sel_tmp15 = xor i1 %sel_tmp30_demorgan, true   ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp15"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb12:50  %sel_tmp16 = and i1 %tmp_59_0_1, %sel_tmp15     ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="sel_tmp16"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
bb12:51  %newSel3 = select i1 %sel_tmp16, i13 %p_assign_8, i13 0 ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel3"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb12:53  %or_cond1 = or i1 %sel_tmp16, %sel_tmp14        ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="253" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
bb12:54  %newSel4 = select i1 %tmp_47_0_1, i14 %ImagLoc_y_1_cast69_cast159_cast, i14 %p_assign_9 ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel4"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="tmp_47_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="14" op_0_bw="13">
<![CDATA[
bb12:62  %ImagLoc_y_2_cast66_cast162_cast = zext i13 %ImagLoc_y_2 to i14 ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="ImagLoc_y_2_cast66_cast162_cast"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="14" op_0_bw="13">
<![CDATA[
bb12:66  %p_assign_11_cast62_cast = sext i13 %p_assign_10 to i14 ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="p_assign_11_cast62_cast"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb12:67  %tmp_59_0_2 = icmp slt i14 %p_assign_11_cast62_cast, %rows_cast ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_59_0_2"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="tmp_47_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb12:68  %tmp_64_0_2 = xor i13 %p_assign_10, 3           ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_64_0_2"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="917">
<or_exp><and_exp><literal name="tmp_47_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="14" op_0_bw="13">
<![CDATA[
bb12:69  %tmp_64_0_2_cast266_cast = zext i13 %tmp_64_0_2 to i14 ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_64_0_2_cast266_cast"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp><literal name="tmp_47_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb12:70  %p_assign_11 = add i14 %tmp_63_0_cast_cast_cast, %tmp_64_0_2_cast266_cast ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="p_assign_11"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb12:71  %sel_tmp20 = xor i1 %tmp_47_0_2, true           ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp20"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb12:72  %sel_tmp21 = and i1 %tmp_11, %sel_tmp20         ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp21"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb12:73  %sel_tmp43_demorgan = or i1 %tmp_47_0_2, %tmp_11 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp43_demorgan"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb12:74  %sel_tmp22 = xor i1 %sel_tmp43_demorgan, true   ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp22"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb12:75  %sel_tmp23 = and i1 %tmp_59_0_2, %sel_tmp22     ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="sel_tmp23"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
bb12:76  %newSel6 = select i1 %sel_tmp23, i13 %p_assign_10, i13 0 ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel6"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb12:78  %or_cond2 = or i1 %sel_tmp23, %sel_tmp21        ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="278" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
bb12:79  %newSel7 = select i1 %tmp_47_0_2, i14 %ImagLoc_y_2_cast66_cast162_cast, i14 %p_assign_11 ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel7"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="282" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb12:83  %tmp_27 = icmp slt i13 %ImagLoc_y, 1            ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb12:85  %rev = xor i1 %slt, true                        ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb12:87  %or_cond37_2 = and i1 %tmp_41_2, %rev           ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond37_2"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb12:88  %brmerge39_2 = or i1 %icmp1, %rev               ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="brmerge39_2"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb12:89  %or_cond5 = and i1 %brmerge39_2, %tmp_35_not    ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="or_cond5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="244" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb12:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str34) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb12:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 1080, i64 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb12:3  %rev1 = xor i1 %ult, true                       ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="rev1"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb12:32  %locy_0_0_t = sub i2 %tmp_8, %tmp_22            ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="locy_0_0_t"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb12:33  %sel_tmp10 = icmp eq i2 %tmp_8, %tmp_22         ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb12:34  %sel_tmp12 = icmp eq i2 %locy_0_0_t, 1          ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="920">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="14" op_0_bw="13">
<![CDATA[
bb12:52  %newSel210_cast = zext i13 %newSel3 to i14      ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel210_cast"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="254" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
bb12:55  %newSel5 = select i1 %or_cond1, i14 %newSel210_cast, i14 %newSel4 ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel5"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="2" op_0_bw="14">
<![CDATA[
bb12:56  %tmp_24 = trunc i14 %newSel5 to i2              ; <i2> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb12:57  %locy_0_1_t = sub i2 %tmp_8, %tmp_24            ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="locy_0_1_t"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb12:58  %sel_tmp17 = icmp eq i2 %tmp_8, %tmp_24         ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="sel_tmp17"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb12:59  %sel_tmp19 = icmp eq i2 %locy_0_1_t, 1          ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="sel_tmp19"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="14" op_0_bw="13">
<![CDATA[
bb12:77  %newSel216_cast = zext i13 %newSel6 to i14      ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel216_cast"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
bb12:80  %newSel8 = select i1 %or_cond2, i14 %newSel216_cast, i14 %newSel7 ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel8"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="280" bw="2" op_0_bw="14">
<![CDATA[
bb12:81  %tmp_26 = trunc i14 %newSel8 to i2              ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb12:82  %locy_0_2_t = sub i2 %tmp_8, %tmp_26            ; <i2> [#uses=3]

]]></node>
<StgValue><ssdm name="locy_0_2_t"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="289" bw="0" op_0_bw="0">
<![CDATA[
bb12:90  br label %bb103

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="261" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="291" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
bb103:0  %t_V_1 = phi i12 [ 0, %bb12 ], [ %j_V, %bb99.2 ] ; <i12> [#uses=3]

]]></node>
<StgValue><ssdm name="t_V_1"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="13" op_0_bw="12">
<![CDATA[
bb103:13  %tmp_4_cast1 = zext i12 %t_V_1 to i13           ; <i13> [#uses=4]

]]></node>
<StgValue><ssdm name="tmp_4_cast1"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="305" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb103:14  %tmp_5 = icmp ult i13 %tmp_4_cast1, %widthloop  ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="306" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb103:15  %j_V = add i12 %t_V_1, 1                        ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="307" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb103:16  br i1 %tmp_5, label %bb13_ifconv, label %bb104

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="11" op_0_bw="11" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb13_ifconv:3  %tr = call i11 @_ssdm_op_PartSelect.i11.i12.i32.i32(i12 %t_V_1, i32 1, i32 11) ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="tr"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb13_ifconv:4  %icmp = icmp eq i11 %tr, 0                      ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb13_ifconv:5  %ImagLoc_x = add i13 %tmp_4_cast1, -1           ; <i13> [#uses=14]

]]></node>
<StgValue><ssdm name="ImagLoc_x"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb13_ifconv:8  %tmp_4 = icmp ult i13 %ImagLoc_x, %cols_cast1   ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb13_ifconv:9  %p_assign_1 = sub i13 0, %tmp_4_cast1           ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="p_assign_1"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
bb13_ifconv:10  %tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ImagLoc_x, i32 12) ; <i1> [#uses=7]

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
bb13_ifconv:11  %p_assign_2 = select i1 %tmp_35, i13 %p_assign_1, i13 %ImagLoc_x ; <i13> [#uses=3]

]]></node>
<StgValue><ssdm name="p_assign_2"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb13_ifconv:26  %brmerge = or i1 %or_cond6, %or_cond37_2        ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb13_ifconv:27  br i1 %brmerge, label %bb29.preheader.0_ifconv, label %bb33.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb33.0:0  br i1 %or_cond5, label %bb85.0, label %bb36.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb36.0:0  br i1 %tmp_35, label %bb61.preheader.0, label %bb37.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb29.preheader.0_ifconv:12  switch i2 %locy_0_2_t, label %branch26 [
    i2 0, label %branch24
    i2 1, label %bb85.0.pre
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb85.0:0  %ult1 = icmp ult i13 %tmp_4_cast1, %widthloop   ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="ult1"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb85.0:1  %rev3 = xor i1 %ult1, true                      ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="rev3"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb85.0:2  %tmp15 = or i1 %icmp, %tmp_27                   ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb85.0:3  %tmp16 = or i1 %rev1, %rev3                     ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="568" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb99.0_ifconv:0  br i1 %brmerge, label %bb29.preheader.1_ifconv, label %bb33.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="570" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb33.1:0  br i1 %or_cond5, label %bb85.1, label %bb36.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="572" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb36.1:0  br i1 %tmp_35, label %bb61.preheader.1, label %bb37.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="699" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb29.preheader.1_ifconv:12  switch i2 %locy_0_2_t, label %branch35 [
    i2 0, label %branch33
    i2 1, label %bb85.1.pre
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="798" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb99.1_ifconv:0  br i1 %brmerge, label %bb29.preheader.2_ifconv, label %bb33.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="800" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb33.2:0  br i1 %or_cond5, label %bb85.2, label %bb36.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="802" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb36.2:0  br i1 %tmp_35, label %bb61.preheader.2, label %bb37.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="932" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb29.preheader.2_ifconv:12  switch i2 %locy_0_2_t, label %branch44 [
    i2 0, label %branch42
    i2 1, label %bb85.2.pre
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="290" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="923">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="15" op_0_bw="13">
<![CDATA[
bb13_ifconv:6  %ImagLoc_x_cast75_cast_cast = sext i13 %ImagLoc_x to i15 ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="ImagLoc_x_cast75_cast_cast"/></StgValue>
</operation>

<operation id="291" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="14" op_0_bw="13">
<![CDATA[
bb13_ifconv:12  %p_assign_2_cast70_cast = sext i13 %p_assign_2 to i14 ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="p_assign_2_cast70_cast"/></StgValue>
</operation>

<operation id="292" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb13_ifconv:14  %tmp_7 = icmp slt i14 %p_assign_2_cast70_cast, %cols_cast2 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="293" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="926">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb13_ifconv:15  %tmp_16 = xor i13 %p_assign_2, -1               ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="294" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="925">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="15" op_0_bw="13">
<![CDATA[
bb13_ifconv:16  %tmp_301_cast_cast = sext i13 %tmp_16 to i15    ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_301_cast_cast"/></StgValue>
</operation>

<operation id="295" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="924">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb13_ifconv:17  %p_assign_3 = add i15 %tmp_29_cast_cast, %tmp_301_cast_cast ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="p_assign_3"/></StgValue>
</operation>

<operation id="296" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
bb13_ifconv:18  %sel_tmp = select i1 %tmp_4, i15 %ImagLoc_x_cast75_cast_cast, i15 %p_assign_3 ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="297" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb13_ifconv:19  %sel_tmp3 = xor i1 %tmp_4, true                 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="298" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb13_ifconv:20  %sel_tmp4 = and i1 %tmp_6, %sel_tmp3            ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb13_ifconv:22  %sel_tmp8_demorgan = or i1 %tmp_4, %tmp_6       ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp8_demorgan"/></StgValue>
</operation>

<operation id="300" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb13_ifconv:23  %sel_tmp8 = xor i1 %sel_tmp8_demorgan, true     ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb13_ifconv:24  %sel_tmp9 = and i1 %tmp_7, %sel_tmp8            ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="302" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb85.0:4  %brmerge1 = or i1 %tmp16, %tmp15                ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="brmerge1"/></StgValue>
</operation>

<operation id="303" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb85.0:5  br i1 %brmerge1, label %bb99.0_ifconv, label %bb5.i502.preheader.0_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="722" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb85.1:0  br i1 %brmerge1, label %bb99.1_ifconv, label %bb5.i502.preheader.1_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="955" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb85.2:0  br i1 %brmerge1, label %bb99.2, label %bb5.i502.preheader.2_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="306" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb13_ifconv:0  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str35) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="307" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb13_ifconv:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 1920, i64 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
bb13_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str20) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="14" op_0_bw="13">
<![CDATA[
bb13_ifconv:7  %ImagLoc_x_cast_cast = sext i13 %ImagLoc_x to i14 ; <i14> [#uses=6]

]]></node>
<StgValue><ssdm name="ImagLoc_x_cast_cast"/></StgValue>
</operation>

<operation id="310" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="sel_tmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="15" op_0_bw="13">
<![CDATA[
bb13_ifconv:13  %p_assign_2_cast_cast_cast = sext i13 %p_assign_2 to i15 ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="p_assign_2_cast_cast_cast"/></StgValue>
</operation>

<operation id="311" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="928">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="sel_tmp9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
bb13_ifconv:21  %sel_tmp5 = select i1 %sel_tmp4, i15 0, i15 %sel_tmp ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="312" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
bb13_ifconv:25  %x = select i1 %sel_tmp9, i15 %p_assign_2_cast_cast_cast, i15 %sel_tmp5 ; <i15> [#uses=21]

]]></node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="313" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb37.0:0  %tmp_28 = icmp slt i14 %ImagLoc_x_cast_cast, %cols_cast2 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="314" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb37.0:1  br i1 %tmp_28, label %bb38.0, label %bb55.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb55.0:0  br i1 %tmp_35, label %bb61.preheader.0, label %bb63.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb63.0:0  %slt1 = icmp slt i14 %ImagLoc_x_cast_cast, %cols_cast2 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="slt1"/></StgValue>
</operation>

<operation id="317" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="64" op_0_bw="13">
<![CDATA[
bb38.0:0  %tmp_29 = sext i13 %ImagLoc_x to i64            ; <i64> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="318" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb38.0:1  %k_buf_0_val_2_addr_1 = getelementptr [1920 x i8]* %k_buf_0_val_2, i64 0, i64 %tmp_29 ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="k_buf_0_val_2_addr_1"/></StgValue>
</operation>

<operation id="319" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="8" op_0_bw="11">
<![CDATA[
bb38.0:2  %Toppixel = load i8* %k_buf_0_val_2_addr_1, align 1 ; <i8> [#uses=4]

]]></node>
<StgValue><ssdm name="Toppixel"/></StgValue>
</operation>

<operation id="320" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb38.0:3  %tmp_30 = icmp slt i13 %ImagLoc_x, %tmp_2       ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="321" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb38.0:4  br i1 %tmp_30, label %bb52.preheader.0, label %bb41.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="1"/>
<literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="2" op_0_bw="13">
<![CDATA[
bb41.0:0  %tmp_39 = trunc i13 %ImagLoc_x to i2            ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="323" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="1"/>
<literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb41.0:1  %tmp_52_0_t = add i2 %tmp_39, %tmp_14           ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_52_0_t"/></StgValue>
</operation>

<operation id="324" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="1"/>
<literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb41.0:2  switch i2 %tmp_52_0_t, label %branch53 [
    i2 0, label %branch51
    i2 1, label %branch52
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb52.preheader.0:0  %k_buf_0_val_1_addr_2 = getelementptr [1920 x i8]* %k_buf_0_val_1, i64 0, i64 %tmp_29 ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="k_buf_0_val_1_addr_2"/></StgValue>
</operation>

<operation id="326" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="8" op_0_bw="11">
<![CDATA[
bb52.preheader.0:1  %temp_10 = load i8* %k_buf_0_val_1_addr_2, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="temp_10"/></StgValue>
</operation>

<operation id="327" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb52.preheader.0:3  %k_buf_0_val_0_addr_2 = getelementptr [1920 x i8]* %k_buf_0_val_0, i64 0, i64 %tmp_29 ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="k_buf_0_val_0_addr_2"/></StgValue>
</operation>

<operation id="328" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="8" op_0_bw="11">
<![CDATA[
bb52.preheader.0:4  %temp_11 = load i8* %k_buf_0_val_0_addr_2, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="temp_11"/></StgValue>
</operation>

<operation id="329" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="64" op_0_bw="15">
<![CDATA[
bb29.preheader.0_ifconv:0  %tmp_18 = sext i15 %x to i64                    ; <i64> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="330" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb29.preheader.0_ifconv:1  %k_buf_0_val_0_addr = getelementptr [1920 x i8]* %k_buf_0_val_0, i64 0, i64 %tmp_18 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_0_val_0_addr"/></StgValue>
</operation>

<operation id="331" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="8" op_0_bw="11">
<![CDATA[
bb29.preheader.0_ifconv:2  %k_buf_0_val_0_load = load i8* %k_buf_0_val_0_addr, align 1 ; <i8> [#uses=4]

]]></node>
<StgValue><ssdm name="k_buf_0_val_0_load"/></StgValue>
</operation>

<operation id="332" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb29.preheader.0_ifconv:6  %k_buf_0_val_2_addr = getelementptr [1920 x i8]* %k_buf_0_val_2, i64 0, i64 %tmp_18 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_0_val_2_addr"/></StgValue>
</operation>

<operation id="333" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="8" op_0_bw="11">
<![CDATA[
bb29.preheader.0_ifconv:7  %k_buf_0_val_2_load = load i8* %k_buf_0_val_2_addr, align 1 ; <i8> [#uses=6]

]]></node>
<StgValue><ssdm name="k_buf_0_val_2_load"/></StgValue>
</operation>

<operation id="334" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="574" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb37.1:0  %tmp_48_1 = icmp slt i14 %ImagLoc_x_cast_cast, %cols_cast2 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_48_1"/></StgValue>
</operation>

<operation id="335" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="575" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb37.1:1  br i1 %tmp_48_1, label %bb38.1, label %bb55.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="577" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb55.1:0  br i1 %tmp_35, label %bb61.preheader.1, label %bb63.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="579" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb63.1:0  %slt2 = icmp slt i14 %ImagLoc_x_cast_cast, %cols_cast2 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="slt2"/></StgValue>
</operation>

<operation id="338" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="641" bw="64" op_0_bw="13">
<![CDATA[
bb38.1:0  %tmp_49_1 = sext i13 %ImagLoc_x to i64          ; <i64> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_49_1"/></StgValue>
</operation>

<operation id="339" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="642" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb38.1:1  %k_buf_1_val_2_addr_1 = getelementptr [1920 x i8]* %k_buf_1_val_2, i64 0, i64 %tmp_49_1 ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="k_buf_1_val_2_addr_1"/></StgValue>
</operation>

<operation id="340" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="643" bw="8" op_0_bw="11">
<![CDATA[
bb38.1:2  %Toppixel_1 = load i8* %k_buf_1_val_2_addr_1, align 1 ; <i8> [#uses=4]

]]></node>
<StgValue><ssdm name="Toppixel_1"/></StgValue>
</operation>

<operation id="341" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="644" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb38.1:3  %tmp_50_1 = icmp slt i13 %ImagLoc_x, %tmp_2     ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_50_1"/></StgValue>
</operation>

<operation id="342" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="645" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb38.1:4  br i1 %tmp_50_1, label %bb52.preheader.1, label %bb41.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="1"/>
<literal name="tmp_50_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="647" bw="2" op_0_bw="13">
<![CDATA[
bb41.1:0  %tmp_74 = trunc i13 %ImagLoc_x to i2            ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="344" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="1"/>
<literal name="tmp_50_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="648" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb41.1:1  %tmp_52_1_t = add i2 %tmp_74, %tmp_14           ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_52_1_t"/></StgValue>
</operation>

<operation id="345" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="1"/>
<literal name="tmp_50_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="649" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb41.1:2  switch i2 %tmp_52_1_t, label %branch62 [
    i2 0, label %branch60
    i2 1, label %branch61
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="660" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb52.preheader.1:0  %k_buf_1_val_1_addr_2 = getelementptr [1920 x i8]* %k_buf_1_val_1, i64 0, i64 %tmp_49_1 ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="k_buf_1_val_1_addr_2"/></StgValue>
</operation>

<operation id="347" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="661" bw="8" op_0_bw="11">
<![CDATA[
bb52.preheader.1:1  %temp = load i8* %k_buf_1_val_1_addr_2, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="348" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="663" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb52.preheader.1:3  %k_buf_1_val_0_addr_2 = getelementptr [1920 x i8]* %k_buf_1_val_0, i64 0, i64 %tmp_49_1 ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="k_buf_1_val_0_addr_2"/></StgValue>
</operation>

<operation id="349" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="664" bw="8" op_0_bw="11">
<![CDATA[
bb52.preheader.1:4  %temp_12 = load i8* %k_buf_1_val_0_addr_2, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="temp_12"/></StgValue>
</operation>

<operation id="350" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="687" bw="64" op_0_bw="15">
<![CDATA[
bb29.preheader.1_ifconv:0  %tmp_42_1 = sext i15 %x to i64                  ; <i64> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_42_1"/></StgValue>
</operation>

<operation id="351" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="688" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb29.preheader.1_ifconv:1  %k_buf_1_val_0_addr = getelementptr [1920 x i8]* %k_buf_1_val_0, i64 0, i64 %tmp_42_1 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_1_val_0_addr"/></StgValue>
</operation>

<operation id="352" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="689" bw="8" op_0_bw="11">
<![CDATA[
bb29.preheader.1_ifconv:2  %k_buf_1_val_0_load = load i8* %k_buf_1_val_0_addr, align 1 ; <i8> [#uses=4]

]]></node>
<StgValue><ssdm name="k_buf_1_val_0_load"/></StgValue>
</operation>

<operation id="353" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="693" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb29.preheader.1_ifconv:6  %k_buf_1_val_2_addr = getelementptr [1920 x i8]* %k_buf_1_val_2, i64 0, i64 %tmp_42_1 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_1_val_2_addr"/></StgValue>
</operation>

<operation id="354" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="694" bw="8" op_0_bw="11">
<![CDATA[
bb29.preheader.1_ifconv:7  %k_buf_1_val_2_load = load i8* %k_buf_1_val_2_addr, align 1 ; <i8> [#uses=6]

]]></node>
<StgValue><ssdm name="k_buf_1_val_2_load"/></StgValue>
</operation>

<operation id="355" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="804" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb37.2:0  %tmp_48_2 = icmp slt i14 %ImagLoc_x_cast_cast, %cols_cast2 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_48_2"/></StgValue>
</operation>

<operation id="356" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="805" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb37.2:1  br i1 %tmp_48_2, label %bb38.2, label %bb55.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="807" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb55.2:0  br i1 %tmp_35, label %bb61.preheader.2, label %bb63.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="809" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb63.2:0  %slt3 = icmp slt i14 %ImagLoc_x_cast_cast, %cols_cast2 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="slt3"/></StgValue>
</operation>

<operation id="359" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="874" bw="64" op_0_bw="13">
<![CDATA[
bb38.2:0  %tmp_49_2 = sext i13 %ImagLoc_x to i64          ; <i64> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_49_2"/></StgValue>
</operation>

<operation id="360" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="875" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb38.2:1  %k_buf_2_val_2_addr_1 = getelementptr [1920 x i8]* %k_buf_2_val_2, i64 0, i64 %tmp_49_2 ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="k_buf_2_val_2_addr_1"/></StgValue>
</operation>

<operation id="361" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="876" bw="8" op_0_bw="11">
<![CDATA[
bb38.2:2  %Toppixel_2 = load i8* %k_buf_2_val_2_addr_1, align 1 ; <i8> [#uses=4]

]]></node>
<StgValue><ssdm name="Toppixel_2"/></StgValue>
</operation>

<operation id="362" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="877" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb38.2:3  %tmp_50_2 = icmp slt i13 %ImagLoc_x, %tmp_2     ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_50_2"/></StgValue>
</operation>

<operation id="363" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="878" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb38.2:4  br i1 %tmp_50_2, label %bb52.preheader.2, label %bb41.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="1"/>
<literal name="tmp_50_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="880" bw="2" op_0_bw="13">
<![CDATA[
bb41.2:0  %tmp_83 = trunc i13 %ImagLoc_x to i2            ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="365" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="1"/>
<literal name="tmp_50_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="881" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb41.2:1  %tmp_52_2_t = add i2 %tmp_83, %tmp_14           ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_52_2_t"/></StgValue>
</operation>

<operation id="366" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="1"/>
<literal name="tmp_50_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="882" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb41.2:2  switch i2 %tmp_52_2_t, label %branch71 [
    i2 0, label %branch69
    i2 1, label %branch70
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="367" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="893" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb52.preheader.2:0  %k_buf_2_val_1_addr_2 = getelementptr [1920 x i8]* %k_buf_2_val_1, i64 0, i64 %tmp_49_2 ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="k_buf_2_val_1_addr_2"/></StgValue>
</operation>

<operation id="368" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="894" bw="8" op_0_bw="11">
<![CDATA[
bb52.preheader.2:1  %temp_13 = load i8* %k_buf_2_val_1_addr_2, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="temp_13"/></StgValue>
</operation>

<operation id="369" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="896" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb52.preheader.2:3  %k_buf_2_val_0_addr_2 = getelementptr [1920 x i8]* %k_buf_2_val_0, i64 0, i64 %tmp_49_2 ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="k_buf_2_val_0_addr_2"/></StgValue>
</operation>

<operation id="370" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="897" bw="8" op_0_bw="11">
<![CDATA[
bb52.preheader.2:4  %temp_14 = load i8* %k_buf_2_val_0_addr_2, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="temp_14"/></StgValue>
</operation>

<operation id="371" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="920" bw="64" op_0_bw="15">
<![CDATA[
bb29.preheader.2_ifconv:0  %tmp_42_2 = sext i15 %x to i64                  ; <i64> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_42_2"/></StgValue>
</operation>

<operation id="372" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="921" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb29.preheader.2_ifconv:1  %k_buf_2_val_0_addr = getelementptr [1920 x i8]* %k_buf_2_val_0, i64 0, i64 %tmp_42_2 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_2_val_0_addr"/></StgValue>
</operation>

<operation id="373" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="922" bw="8" op_0_bw="11">
<![CDATA[
bb29.preheader.2_ifconv:2  %k_buf_2_val_0_load = load i8* %k_buf_2_val_0_addr, align 1 ; <i8> [#uses=4]

]]></node>
<StgValue><ssdm name="k_buf_2_val_0_load"/></StgValue>
</operation>

<operation id="374" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="926" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb29.preheader.2_ifconv:6  %k_buf_2_val_2_addr = getelementptr [1920 x i8]* %k_buf_2_val_2, i64 0, i64 %tmp_42_2 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_2_val_2_addr"/></StgValue>
</operation>

<operation id="375" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="927" bw="8" op_0_bw="11">
<![CDATA[
bb29.preheader.2_ifconv:7  %k_buf_2_val_2_load = load i8* %k_buf_2_val_2_addr, align 1 ; <i8> [#uses=6]

]]></node>
<StgValue><ssdm name="k_buf_2_val_2_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="376" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb63.0:1  %rev2 = xor i1 %slt1, true                      ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="rev2"/></StgValue>
</operation>

<operation id="377" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb63.0:2  %tmp_32 = icmp eq i15 %tmp_cast_cast_cast, %x   ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="378" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb63.0:3  %or_cond3 = and i1 %rev2, %tmp_32               ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="379" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb63.0:4  br i1 %or_cond3, label %bb70.preheader.0, label %bb74.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="380" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb74.0:0  %tmp_33 = icmp sgt i15 %tmp_cast_cast_cast, %x  ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="381" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb74.0:1  %or_cond4 = and i1 %rev2, %tmp_33               ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond4"/></StgValue>
</operation>

<operation id="382" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb74.0:2  br i1 %or_cond4, label %bb81.preheader.0, label %bb85.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="64" op_0_bw="15">
<![CDATA[
bb81.preheader.0:0  %tmp_34 = sext i15 %x to i64                    ; <i64> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="384" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81.preheader.0:1  %k_buf_0_val_1_addr_3 = getelementptr [1920 x i8]* %k_buf_0_val_1, i64 0, i64 %tmp_34 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_0_val_1_addr_3"/></StgValue>
</operation>

<operation id="385" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="8" op_0_bw="11">
<![CDATA[
bb81.preheader.0:2  %src_kernel_win_0_val_0_0_9 = load i8* %k_buf_0_val_1_addr_3, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_0_9"/></StgValue>
</operation>

<operation id="386" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81.preheader.0:3  %k_buf_0_val_2_addr_3 = getelementptr [1920 x i8]* %k_buf_0_val_2, i64 0, i64 %tmp_34 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_0_val_2_addr_3"/></StgValue>
</operation>

<operation id="387" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="8" op_0_bw="11">
<![CDATA[
bb81.preheader.0:4  %src_kernel_win_0_val_1_0_8 = load i8* %k_buf_0_val_2_addr_3, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_0_8"/></StgValue>
</operation>

<operation id="388" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="2" op_0_bw="15">
<![CDATA[
bb81.preheader.0:5  %tmp_50 = trunc i15 %x to i2                    ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="389" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb81.preheader.0:6  %tmp_77_0_t = add i2 %tmp_50, %tmp_14           ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_77_0_t"/></StgValue>
</operation>

<operation id="390" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb81.preheader.0:7  switch i2 %tmp_77_0_t, label %branch47 [
    i2 0, label %branch45
    i2 1, label %branch46
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="391" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="2" op_0_bw="15">
<![CDATA[
bb70.preheader.0:0  %tmp_46 = trunc i15 %x to i2                    ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="392" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb70.preheader.0:1  %tmp_72_0_t = add i2 %tmp_46, %tmp_14           ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_72_0_t"/></StgValue>
</operation>

<operation id="393" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb70.preheader.0:2  switch i2 %tmp_72_0_t, label %branch50 [
    i2 0, label %branch48
    i2 1, label %branch49
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="8" op_0_bw="11">
<![CDATA[
bb38.0:2  %Toppixel = load i8* %k_buf_0_val_2_addr_1, align 1 ; <i8> [#uses=4]

]]></node>
<StgValue><ssdm name="Toppixel"/></StgValue>
</operation>

<operation id="395" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="717">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="1"/>
<literal name="tmp_30" val="0"/>
<literal name="tmp_52_0_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch52:0  store i8 %Toppixel, i8* %right_border_buf_0_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="717">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="1"/>
<literal name="tmp_30" val="0"/>
<literal name="tmp_52_0_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="417" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %bb52.preheader.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="1"/>
<literal name="tmp_30" val="0"/>
<literal name="tmp_52_0_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:0  store i8 %Toppixel, i8* %right_border_buf_0_val_0_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="1"/>
<literal name="tmp_30" val="0"/>
<literal name="tmp_52_0_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %bb52.preheader.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="399" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="1"/>
<literal name="tmp_30" val="0"/>
<literal name="tmp_52_0_t" val="!1"/>
<literal name="tmp_52_0_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch53:0  store i8 %Toppixel, i8* %right_border_buf_0_val_0_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="1"/>
<literal name="tmp_30" val="0"/>
<literal name="tmp_52_0_t" val="!1"/>
<literal name="tmp_52_0_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %bb52.preheader.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="8" op_0_bw="11">
<![CDATA[
bb52.preheader.0:1  %temp_10 = load i8* %k_buf_0_val_1_addr_2, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="temp_10"/></StgValue>
</operation>

<operation id="402" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
bb52.preheader.0:2  store i8 %temp_10, i8* %k_buf_0_val_2_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="8" op_0_bw="11">
<![CDATA[
bb52.preheader.0:4  %temp_11 = load i8* %k_buf_0_val_0_addr_2, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="temp_11"/></StgValue>
</operation>

<operation id="404" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
bb52.preheader.0:5  store i8 %temp_11, i8* %k_buf_0_val_1_addr_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb52.preheader.0:6  %tmp_92 = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %p_src_data_stream_0_V) ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="406" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
bb52.preheader.0:7  store i8 %tmp_92, i8* %k_buf_0_val_0_addr_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="407" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="64" op_0_bw="15">
<![CDATA[
bb61.preheader.0:0  %tmp_31 = sext i15 %x to i64                    ; <i64> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="408" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb61.preheader.0:1  %k_buf_0_val_0_addr_1 = getelementptr [1920 x i8]* %k_buf_0_val_0, i64 0, i64 %tmp_31 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_0_val_0_addr_1"/></StgValue>
</operation>

<operation id="409" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="8" op_0_bw="11">
<![CDATA[
bb61.preheader.0:2  %src_kernel_win_0_val_0_0_5 = load i8* %k_buf_0_val_0_addr_1, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_0_5"/></StgValue>
</operation>

<operation id="410" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb61.preheader.0:3  %k_buf_0_val_1_addr_1 = getelementptr [1920 x i8]* %k_buf_0_val_1, i64 0, i64 %tmp_31 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_0_val_1_addr_1"/></StgValue>
</operation>

<operation id="411" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="8" op_0_bw="11">
<![CDATA[
bb61.preheader.0:4  %src_kernel_win_0_val_1_0_4 = load i8* %k_buf_0_val_1_addr_1, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_0_4"/></StgValue>
</operation>

<operation id="412" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb61.preheader.0:5  %k_buf_0_val_2_addr_2 = getelementptr [1920 x i8]* %k_buf_0_val_2, i64 0, i64 %tmp_31 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_0_val_2_addr_2"/></StgValue>
</operation>

<operation id="413" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="8" op_0_bw="11">
<![CDATA[
bb61.preheader.0:6  %src_kernel_win_0_val_2_0_3 = load i8* %k_buf_0_val_2_addr_2, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_0_3"/></StgValue>
</operation>

<operation id="414" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="8" op_0_bw="11">
<![CDATA[
bb29.preheader.0_ifconv:2  %k_buf_0_val_0_load = load i8* %k_buf_0_val_0_addr, align 1 ; <i8> [#uses=4]

]]></node>
<StgValue><ssdm name="k_buf_0_val_0_load"/></StgValue>
</operation>

<operation id="415" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="455" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb29.preheader.0_ifconv:3  store i8 %k_buf_0_val_0_load, i8* %col_buf_val_0_0_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="416" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="456" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb29.preheader.0_ifconv:4  %k_buf_0_val_1_addr = getelementptr [1920 x i8]* %k_buf_0_val_1, i64 0, i64 %tmp_18 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_0_val_1_addr"/></StgValue>
</operation>

<operation id="417" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="8" op_0_bw="11">
<![CDATA[
bb29.preheader.0_ifconv:5  %k_buf_0_val_1_load = load i8* %k_buf_0_val_1_addr, align 1 ; <i8> [#uses=6]

]]></node>
<StgValue><ssdm name="k_buf_0_val_1_load"/></StgValue>
</operation>

<operation id="418" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="8" op_0_bw="11">
<![CDATA[
bb29.preheader.0_ifconv:7  %k_buf_0_val_2_load = load i8* %k_buf_0_val_2_addr, align 1 ; <i8> [#uses=6]

]]></node>
<StgValue><ssdm name="k_buf_0_val_2_load"/></StgValue>
</operation>

<operation id="419" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb63.1:1  %rev4 = xor i1 %slt2, true                      ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="rev4"/></StgValue>
</operation>

<operation id="420" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="581" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb63.1:2  %tmp_55_1 = icmp eq i15 %tmp_cast_cast_cast, %x ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_55_1"/></StgValue>
</operation>

<operation id="421" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb63.1:3  %or_cond3_1 = and i1 %rev4, %tmp_55_1           ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond3_1"/></StgValue>
</operation>

<operation id="422" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="583" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb63.1:4  br i1 %or_cond3_1, label %bb70.preheader.1, label %bb74.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="423" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="585" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb74.1:0  %tmp_57_1 = icmp sgt i15 %tmp_cast_cast_cast, %x ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_57_1"/></StgValue>
</operation>

<operation id="424" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb74.1:1  %or_cond4_1 = and i1 %rev4, %tmp_57_1           ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond4_1"/></StgValue>
</operation>

<operation id="425" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb74.1:2  br i1 %or_cond4_1, label %bb81.preheader.1, label %bb85.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="589" bw="64" op_0_bw="15">
<![CDATA[
bb81.preheader.1:0  %tmp_62_1 = sext i15 %x to i64                  ; <i64> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_62_1"/></StgValue>
</operation>

<operation id="427" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="590" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81.preheader.1:1  %k_buf_1_val_1_addr_3 = getelementptr [1920 x i8]* %k_buf_1_val_1, i64 0, i64 %tmp_62_1 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_1_val_1_addr_3"/></StgValue>
</operation>

<operation id="428" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="8" op_0_bw="11">
<![CDATA[
bb81.preheader.1:2  %src_kernel_win_1_val_0_0_9 = load i8* %k_buf_1_val_1_addr_3, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_0_0_9"/></StgValue>
</operation>

<operation id="429" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="592" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81.preheader.1:3  %k_buf_1_val_2_addr_3 = getelementptr [1920 x i8]* %k_buf_1_val_2, i64 0, i64 %tmp_62_1 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_1_val_2_addr_3"/></StgValue>
</operation>

<operation id="430" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="593" bw="8" op_0_bw="11">
<![CDATA[
bb81.preheader.1:4  %src_kernel_win_1_val_1_0_6 = load i8* %k_buf_1_val_2_addr_3, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_0_6"/></StgValue>
</operation>

<operation id="431" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="594" bw="2" op_0_bw="15">
<![CDATA[
bb81.preheader.1:5  %tmp_77 = trunc i15 %x to i2                    ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="432" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="595" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb81.preheader.1:6  %tmp_77_1_t = add i2 %tmp_77, %tmp_14           ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_77_1_t"/></StgValue>
</operation>

<operation id="433" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="596" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb81.preheader.1:7  switch i2 %tmp_77_1_t, label %branch56 [
    i2 0, label %branch54
    i2 1, label %branch55
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="616" bw="2" op_0_bw="15">
<![CDATA[
bb70.preheader.1:0  %tmp_75 = trunc i15 %x to i2                    ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="435" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="617" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb70.preheader.1:1  %tmp_72_1_t = add i2 %tmp_75, %tmp_14           ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_72_1_t"/></StgValue>
</operation>

<operation id="436" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="618" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb70.preheader.1:2  switch i2 %tmp_72_1_t, label %branch59 [
    i2 0, label %branch57
    i2 1, label %branch58
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="437" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="643" bw="8" op_0_bw="11">
<![CDATA[
bb38.1:2  %Toppixel_1 = load i8* %k_buf_1_val_2_addr_1, align 1 ; <i8> [#uses=4]

]]></node>
<StgValue><ssdm name="Toppixel_1"/></StgValue>
</operation>

<operation id="438" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="1"/>
<literal name="tmp_50_1" val="0"/>
<literal name="tmp_52_1_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="651" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch61:0  store i8 %Toppixel_1, i8* %right_border_buf_1_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="1"/>
<literal name="tmp_50_1" val="0"/>
<literal name="tmp_52_1_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="652" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %bb52.preheader.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="1"/>
<literal name="tmp_50_1" val="0"/>
<literal name="tmp_52_1_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="654" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch60:0  store i8 %Toppixel_1, i8* %right_border_buf_1_val_0_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="1"/>
<literal name="tmp_50_1" val="0"/>
<literal name="tmp_52_1_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="655" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %bb52.preheader.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="1"/>
<literal name="tmp_50_1" val="0"/>
<literal name="tmp_52_1_t" val="!1"/>
<literal name="tmp_52_1_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="657" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch62:0  store i8 %Toppixel_1, i8* %right_border_buf_1_val_0_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="1"/>
<literal name="tmp_50_1" val="0"/>
<literal name="tmp_52_1_t" val="!1"/>
<literal name="tmp_52_1_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="658" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %bb52.preheader.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="661" bw="8" op_0_bw="11">
<![CDATA[
bb52.preheader.1:1  %temp = load i8* %k_buf_1_val_1_addr_2, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="445" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="662" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
bb52.preheader.1:2  store i8 %temp, i8* %k_buf_1_val_2_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="664" bw="8" op_0_bw="11">
<![CDATA[
bb52.preheader.1:4  %temp_12 = load i8* %k_buf_1_val_0_addr_2, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="temp_12"/></StgValue>
</operation>

<operation id="447" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="665" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
bb52.preheader.1:5  store i8 %temp_12, i8* %k_buf_1_val_1_addr_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="666" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb52.preheader.1:6  %tmp_93 = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %p_src_data_stream_1_V) ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="449" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="667" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
bb52.preheader.1:7  store i8 %tmp_93, i8* %k_buf_1_val_0_addr_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="675" bw="64" op_0_bw="15">
<![CDATA[
bb61.preheader.1:0  %tmp_54_1 = sext i15 %x to i64                  ; <i64> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_54_1"/></StgValue>
</operation>

<operation id="451" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="676" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb61.preheader.1:1  %k_buf_1_val_0_addr_1 = getelementptr [1920 x i8]* %k_buf_1_val_0, i64 0, i64 %tmp_54_1 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_1_val_0_addr_1"/></StgValue>
</operation>

<operation id="452" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="677" bw="8" op_0_bw="11">
<![CDATA[
bb61.preheader.1:2  %src_kernel_win_1_val_0_0_5 = load i8* %k_buf_1_val_0_addr_1, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_0_0_5"/></StgValue>
</operation>

<operation id="453" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="678" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb61.preheader.1:3  %k_buf_1_val_1_addr_1 = getelementptr [1920 x i8]* %k_buf_1_val_1, i64 0, i64 %tmp_54_1 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_1_val_1_addr_1"/></StgValue>
</operation>

<operation id="454" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="679" bw="8" op_0_bw="11">
<![CDATA[
bb61.preheader.1:4  %src_kernel_win_1_val_1_0_4 = load i8* %k_buf_1_val_1_addr_1, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_0_4"/></StgValue>
</operation>

<operation id="455" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="680" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb61.preheader.1:5  %k_buf_1_val_2_addr_2 = getelementptr [1920 x i8]* %k_buf_1_val_2, i64 0, i64 %tmp_54_1 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_1_val_2_addr_2"/></StgValue>
</operation>

<operation id="456" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="681" bw="8" op_0_bw="11">
<![CDATA[
bb61.preheader.1:6  %src_kernel_win_1_val_2_0_3 = load i8* %k_buf_1_val_2_addr_2, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_2_0_3"/></StgValue>
</operation>

<operation id="457" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="689" bw="8" op_0_bw="11">
<![CDATA[
bb29.preheader.1_ifconv:2  %k_buf_1_val_0_load = load i8* %k_buf_1_val_0_addr, align 1 ; <i8> [#uses=4]

]]></node>
<StgValue><ssdm name="k_buf_1_val_0_load"/></StgValue>
</operation>

<operation id="458" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="690" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb29.preheader.1_ifconv:3  store i8 %k_buf_1_val_0_load, i8* %col_buf_val_1_0_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="691" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb29.preheader.1_ifconv:4  %k_buf_1_val_1_addr = getelementptr [1920 x i8]* %k_buf_1_val_1, i64 0, i64 %tmp_42_1 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_1_val_1_addr"/></StgValue>
</operation>

<operation id="460" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="692" bw="8" op_0_bw="11">
<![CDATA[
bb29.preheader.1_ifconv:5  %k_buf_1_val_1_load = load i8* %k_buf_1_val_1_addr, align 1 ; <i8> [#uses=6]

]]></node>
<StgValue><ssdm name="k_buf_1_val_1_load"/></StgValue>
</operation>

<operation id="461" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="694" bw="8" op_0_bw="11">
<![CDATA[
bb29.preheader.1_ifconv:7  %k_buf_1_val_2_load = load i8* %k_buf_1_val_2_addr, align 1 ; <i8> [#uses=6]

]]></node>
<StgValue><ssdm name="k_buf_1_val_2_load"/></StgValue>
</operation>

<operation id="462" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb63.2:1  %rev5 = xor i1 %slt3, true                      ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="rev5"/></StgValue>
</operation>

<operation id="463" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="811" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb63.2:2  %tmp_55_2 = icmp eq i15 %tmp_cast_cast_cast, %x ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_55_2"/></StgValue>
</operation>

<operation id="464" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb63.2:3  %or_cond3_2 = and i1 %rev5, %tmp_55_2           ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond3_2"/></StgValue>
</operation>

<operation id="465" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="813" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb63.2:4  br i1 %or_cond3_2, label %bb70.preheader.2, label %bb74.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="815" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb74.2:0  %tmp_57_2 = icmp sgt i15 %tmp_cast_cast_cast, %x ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_57_2"/></StgValue>
</operation>

<operation id="467" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb74.2:1  %or_cond4_2 = and i1 %rev5, %tmp_57_2           ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond4_2"/></StgValue>
</operation>

<operation id="468" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="817" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb74.2:2  br i1 %or_cond4_2, label %bb81.preheader.2, label %bb85.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="819" bw="64" op_0_bw="15">
<![CDATA[
bb81.preheader.2:0  %tmp_62_2 = sext i15 %x to i64                  ; <i64> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_62_2"/></StgValue>
</operation>

<operation id="470" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="820" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81.preheader.2:1  %k_buf_2_val_1_addr_3 = getelementptr [1920 x i8]* %k_buf_2_val_1, i64 0, i64 %tmp_62_2 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_2_val_1_addr_3"/></StgValue>
</operation>

<operation id="471" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="821" bw="8" op_0_bw="11">
<![CDATA[
bb81.preheader.2:2  %src_kernel_win_2_val_0_0_8 = load i8* %k_buf_2_val_1_addr_3, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_0_8"/></StgValue>
</operation>

<operation id="472" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="822" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb81.preheader.2:3  %k_buf_2_val_2_addr_3 = getelementptr [1920 x i8]* %k_buf_2_val_2, i64 0, i64 %tmp_62_2 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_2_val_2_addr_3"/></StgValue>
</operation>

<operation id="473" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="823" bw="8" op_0_bw="11">
<![CDATA[
bb81.preheader.2:4  %src_kernel_win_2_val_1_0_6 = load i8* %k_buf_2_val_2_addr_3, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_0_6"/></StgValue>
</operation>

<operation id="474" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="824" bw="2" op_0_bw="15">
<![CDATA[
bb81.preheader.2:5  %tmp_86 = trunc i15 %x to i2                    ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="475" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="825" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb81.preheader.2:6  %tmp_77_2_t = add i2 %tmp_86, %tmp_14           ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_77_2_t"/></StgValue>
</operation>

<operation id="476" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="826" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb81.preheader.2:7  switch i2 %tmp_77_2_t, label %branch65 [
    i2 0, label %branch63
    i2 1, label %branch64
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="846" bw="2" op_0_bw="15">
<![CDATA[
bb70.preheader.2:0  %tmp_84 = trunc i15 %x to i2                    ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="478" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="847" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb70.preheader.2:1  %tmp_72_2_t = add i2 %tmp_84, %tmp_14           ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_72_2_t"/></StgValue>
</operation>

<operation id="479" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="848" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb70.preheader.2:2  switch i2 %tmp_72_2_t, label %branch68 [
    i2 0, label %branch66
    i2 1, label %branch67
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="876" bw="8" op_0_bw="11">
<![CDATA[
bb38.2:2  %Toppixel_2 = load i8* %k_buf_2_val_2_addr_1, align 1 ; <i8> [#uses=4]

]]></node>
<StgValue><ssdm name="Toppixel_2"/></StgValue>
</operation>

<operation id="481" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="1"/>
<literal name="tmp_50_2" val="0"/>
<literal name="tmp_52_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="884" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch70:0  store i8 %Toppixel_2, i8* %right_border_buf_2_val_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="1"/>
<literal name="tmp_50_2" val="0"/>
<literal name="tmp_52_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="885" bw="0" op_0_bw="0">
<![CDATA[
branch70:1  br label %bb52.preheader.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="483" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="1"/>
<literal name="tmp_50_2" val="0"/>
<literal name="tmp_52_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="887" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch69:0  store i8 %Toppixel_2, i8* %right_border_buf_2_val_0_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="1"/>
<literal name="tmp_50_2" val="0"/>
<literal name="tmp_52_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="888" bw="0" op_0_bw="0">
<![CDATA[
branch69:1  br label %bb52.preheader.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="485" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="733">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="1"/>
<literal name="tmp_50_2" val="0"/>
<literal name="tmp_52_2_t" val="!1"/>
<literal name="tmp_52_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="890" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch71:0  store i8 %Toppixel_2, i8* %right_border_buf_2_val_0_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="486" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="733">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="1"/>
<literal name="tmp_50_2" val="0"/>
<literal name="tmp_52_2_t" val="!1"/>
<literal name="tmp_52_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="891" bw="0" op_0_bw="0">
<![CDATA[
branch71:1  br label %bb52.preheader.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="894" bw="8" op_0_bw="11">
<![CDATA[
bb52.preheader.2:1  %temp_13 = load i8* %k_buf_2_val_1_addr_2, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="temp_13"/></StgValue>
</operation>

<operation id="488" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="895" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
bb52.preheader.2:2  store i8 %temp_13, i8* %k_buf_2_val_2_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="489" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="897" bw="8" op_0_bw="11">
<![CDATA[
bb52.preheader.2:4  %temp_14 = load i8* %k_buf_2_val_0_addr_2, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="temp_14"/></StgValue>
</operation>

<operation id="490" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="898" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
bb52.preheader.2:5  store i8 %temp_14, i8* %k_buf_2_val_1_addr_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="491" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="899" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb52.preheader.2:6  %tmp_94 = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %p_src_data_stream_2_V) ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="492" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="900" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
bb52.preheader.2:7  store i8 %tmp_94, i8* %k_buf_2_val_0_addr_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="493" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="908" bw="64" op_0_bw="15">
<![CDATA[
bb61.preheader.2:0  %tmp_54_2 = sext i15 %x to i64                  ; <i64> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_54_2"/></StgValue>
</operation>

<operation id="494" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="909" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb61.preheader.2:1  %k_buf_2_val_0_addr_1 = getelementptr [1920 x i8]* %k_buf_2_val_0, i64 0, i64 %tmp_54_2 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_2_val_0_addr_1"/></StgValue>
</operation>

<operation id="495" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="910" bw="8" op_0_bw="11">
<![CDATA[
bb61.preheader.2:2  %src_kernel_win_2_val_0_0_5 = load i8* %k_buf_2_val_0_addr_1, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_0_5"/></StgValue>
</operation>

<operation id="496" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="911" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb61.preheader.2:3  %k_buf_2_val_1_addr_1 = getelementptr [1920 x i8]* %k_buf_2_val_1, i64 0, i64 %tmp_54_2 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_2_val_1_addr_1"/></StgValue>
</operation>

<operation id="497" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="912" bw="8" op_0_bw="11">
<![CDATA[
bb61.preheader.2:4  %src_kernel_win_2_val_1_0_4 = load i8* %k_buf_2_val_1_addr_1, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_0_4"/></StgValue>
</operation>

<operation id="498" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="913" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb61.preheader.2:5  %k_buf_2_val_2_addr_2 = getelementptr [1920 x i8]* %k_buf_2_val_2, i64 0, i64 %tmp_54_2 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_2_val_2_addr_2"/></StgValue>
</operation>

<operation id="499" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="914" bw="8" op_0_bw="11">
<![CDATA[
bb61.preheader.2:6  %src_kernel_win_2_val_2_0_3 = load i8* %k_buf_2_val_2_addr_2, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_2_0_3"/></StgValue>
</operation>

<operation id="500" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="922" bw="8" op_0_bw="11">
<![CDATA[
bb29.preheader.2_ifconv:2  %k_buf_2_val_0_load = load i8* %k_buf_2_val_0_addr, align 1 ; <i8> [#uses=4]

]]></node>
<StgValue><ssdm name="k_buf_2_val_0_load"/></StgValue>
</operation>

<operation id="501" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="923" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb29.preheader.2_ifconv:3  store i8 %k_buf_2_val_0_load, i8* %col_buf_val_2_0_0, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="924" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb29.preheader.2_ifconv:4  %k_buf_2_val_1_addr = getelementptr [1920 x i8]* %k_buf_2_val_1, i64 0, i64 %tmp_42_2 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="k_buf_2_val_1_addr"/></StgValue>
</operation>

<operation id="503" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="925" bw="8" op_0_bw="11">
<![CDATA[
bb29.preheader.2_ifconv:5  %k_buf_2_val_1_load = load i8* %k_buf_2_val_1_addr, align 1 ; <i8> [#uses=6]

]]></node>
<StgValue><ssdm name="k_buf_2_val_1_load"/></StgValue>
</operation>

<operation id="504" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="927" bw="8" op_0_bw="11">
<![CDATA[
bb29.preheader.2_ifconv:7  %k_buf_2_val_2_load = load i8* %k_buf_2_val_2_addr, align 1 ; <i8> [#uses=6]

]]></node>
<StgValue><ssdm name="k_buf_2_val_2_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="505" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="292" bw="8" op_0_bw="8">
<![CDATA[
bb103:1  %src_kernel_win_0_val_0_1_1 = load i8* %src_kernel_win_0_val_0_0 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_1_1"/></StgValue>
</operation>

<operation id="506" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="293" bw="8" op_0_bw="8">
<![CDATA[
bb103:2  %src_kernel_win_0_val_1_1_1 = load i8* %src_kernel_win_0_val_1_0 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_1_1"/></StgValue>
</operation>

<operation id="507" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="294" bw="8" op_0_bw="8">
<![CDATA[
bb103:3  %src_kernel_win_0_val_2_1_1 = load i8* %src_kernel_win_0_val_2_0 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1_1"/></StgValue>
</operation>

<operation id="508" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="295" bw="8" op_0_bw="8">
<![CDATA[
bb103:4  %src_kernel_win_1_val_0_1_1 = load i8* %src_kernel_win_1_val_0_0 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_0_1_1"/></StgValue>
</operation>

<operation id="509" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="296" bw="8" op_0_bw="8">
<![CDATA[
bb103:5  %src_kernel_win_1_val_0_0_7 = load i8* %src_kernel_win_1_val_0_0_1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_0_0_7"/></StgValue>
</operation>

<operation id="510" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="297" bw="8" op_0_bw="8">
<![CDATA[
bb103:6  %src_kernel_win_1_val_2_1_1 = load i8* %src_kernel_win_1_val_2_0 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_2_1_1"/></StgValue>
</operation>

<operation id="511" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="298" bw="8" op_0_bw="8">
<![CDATA[
bb103:7  %src_kernel_win_1_val_1_1_1 = load i8* %src_kernel_win_1_val_1_0 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_1_1"/></StgValue>
</operation>

<operation id="512" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="299" bw="8" op_0_bw="8">
<![CDATA[
bb103:8  %src_kernel_win_0_val_1_0_5 = load i8* %src_kernel_win_0_val_1_0_1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_0_5"/></StgValue>
</operation>

<operation id="513" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="300" bw="8" op_0_bw="8">
<![CDATA[
bb103:9  %src_kernel_win_0_val_0_0_7 = load i8* %src_kernel_win_0_val_0_0_1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_0_7"/></StgValue>
</operation>

<operation id="514" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="301" bw="8" op_0_bw="8">
<![CDATA[
bb103:10  %src_kernel_win_2_val_0_1_1 = load i8* %src_kernel_win_2_val_0_0 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_1_1"/></StgValue>
</operation>

<operation id="515" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="302" bw="8" op_0_bw="8">
<![CDATA[
bb103:11  %src_kernel_win_2_val_2_1_1 = load i8* %src_kernel_win_2_val_2_0 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_2_1_1"/></StgValue>
</operation>

<operation id="516" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="8" op_0_bw="8">
<![CDATA[
bb103:12  %src_kernel_win_2_val_1_1_1 = load i8* %src_kernel_win_2_val_1_0 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_1_1"/></StgValue>
</operation>

<operation id="517" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="8" op_0_bw="11">
<![CDATA[
bb81.preheader.0:2  %src_kernel_win_0_val_0_0_9 = load i8* %k_buf_0_val_1_addr_3, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_0_9"/></StgValue>
</operation>

<operation id="518" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="8" op_0_bw="11">
<![CDATA[
bb81.preheader.0:4  %src_kernel_win_0_val_1_0_8 = load i8* %k_buf_0_val_2_addr_3, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_0_8"/></StgValue>
</operation>

<operation id="519" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
<literal name="tmp_77_0_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="8" op_0_bw="8">
<![CDATA[
branch46:0  %right_border_buf_0_val_0_1_load_1 = load i8* %right_border_buf_0_val_0_1, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_1_load_1"/></StgValue>
</operation>

<operation id="520" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
<literal name="tmp_77_0_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch46:1  store i8 %right_border_buf_0_val_0_1_load_1, i8* %src_kernel_win_0_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="521" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
<literal name="tmp_77_0_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch46:2  store i8 %src_kernel_win_0_val_1_0_8, i8* %src_kernel_win_0_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="522" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
<literal name="tmp_77_0_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch46:3  store i8 %src_kernel_win_0_val_0_0_9, i8* %src_kernel_win_0_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="523" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
<literal name="tmp_77_0_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="0" op_0_bw="0">
<![CDATA[
branch46:4  br label %bb85.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="524" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
<literal name="tmp_77_0_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="8" op_0_bw="8">
<![CDATA[
branch45:0  %right_border_buf_0_val_0_0_load_1 = load i8* %right_border_buf_0_val_0_0, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_0_load_1"/></StgValue>
</operation>

<operation id="525" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
<literal name="tmp_77_0_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch45:1  store i8 %right_border_buf_0_val_0_0_load_1, i8* %src_kernel_win_0_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="526" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
<literal name="tmp_77_0_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch45:2  store i8 %src_kernel_win_0_val_1_0_8, i8* %src_kernel_win_0_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="527" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
<literal name="tmp_77_0_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch45:3  store i8 %src_kernel_win_0_val_0_0_9, i8* %src_kernel_win_0_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="528" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
<literal name="tmp_77_0_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="0" op_0_bw="0">
<![CDATA[
branch45:4  br label %bb85.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="529" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
<literal name="tmp_77_0_t" val="!1"/>
<literal name="tmp_77_0_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="8" op_0_bw="8">
<![CDATA[
branch47:0  %right_border_buf_0_val_0_2_load_1 = load i8* %right_border_buf_0_val_0_2, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_2_load_1"/></StgValue>
</operation>

<operation id="530" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
<literal name="tmp_77_0_t" val="!1"/>
<literal name="tmp_77_0_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch47:1  store i8 %right_border_buf_0_val_0_2_load_1, i8* %src_kernel_win_0_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="531" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
<literal name="tmp_77_0_t" val="!1"/>
<literal name="tmp_77_0_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch47:2  store i8 %src_kernel_win_0_val_1_0_8, i8* %src_kernel_win_0_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="532" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
<literal name="tmp_77_0_t" val="!1"/>
<literal name="tmp_77_0_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch47:3  store i8 %src_kernel_win_0_val_0_0_9, i8* %src_kernel_win_0_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="533" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="0"/>
<literal name="or_cond4" val="1"/>
<literal name="tmp_77_0_t" val="!1"/>
<literal name="tmp_77_0_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="0" op_0_bw="0">
<![CDATA[
branch47:4  br label %bb85.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="534" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_72_0_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="8" op_0_bw="8">
<![CDATA[
branch49:0  %right_border_buf_0_val_0_1_load = load i8* %right_border_buf_0_val_0_1, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_1_load"/></StgValue>
</operation>

<operation id="535" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_72_0_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch49:1  store i8 %right_border_buf_0_val_0_1_load, i8* %src_kernel_win_0_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="536" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_72_0_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch49:2  store i8 %src_kernel_win_0_val_1_0_5, i8* %src_kernel_win_0_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="537" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_72_0_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch49:3  store i8 %src_kernel_win_0_val_0_0_7, i8* %src_kernel_win_0_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="538" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_72_0_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="0" op_0_bw="0">
<![CDATA[
branch49:4  br label %bb85.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="539" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_72_0_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="8" op_0_bw="8">
<![CDATA[
branch48:0  %right_border_buf_0_val_0_0_load = load i8* %right_border_buf_0_val_0_0, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_0_load"/></StgValue>
</operation>

<operation id="540" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_72_0_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch48:1  store i8 %right_border_buf_0_val_0_0_load, i8* %src_kernel_win_0_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="541" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_72_0_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch48:2  store i8 %src_kernel_win_0_val_1_0_5, i8* %src_kernel_win_0_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="542" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_72_0_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch48:3  store i8 %src_kernel_win_0_val_0_0_7, i8* %src_kernel_win_0_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="543" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_72_0_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="0" op_0_bw="0">
<![CDATA[
branch48:4  br label %bb85.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="544" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_72_0_t" val="!1"/>
<literal name="tmp_72_0_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="8" op_0_bw="8">
<![CDATA[
branch50:0  %right_border_buf_0_val_0_2_load = load i8* %right_border_buf_0_val_0_2, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="right_border_buf_0_val_0_2_load"/></StgValue>
</operation>

<operation id="545" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_72_0_t" val="!1"/>
<literal name="tmp_72_0_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch50:1  store i8 %right_border_buf_0_val_0_2_load, i8* %src_kernel_win_0_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="546" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_72_0_t" val="!1"/>
<literal name="tmp_72_0_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch50:2  store i8 %src_kernel_win_0_val_1_0_5, i8* %src_kernel_win_0_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="547" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_72_0_t" val="!1"/>
<literal name="tmp_72_0_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch50:3  store i8 %src_kernel_win_0_val_0_0_7, i8* %src_kernel_win_0_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="548" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="tmp_72_0_t" val="!1"/>
<literal name="tmp_72_0_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="0" op_0_bw="0">
<![CDATA[
branch50:4  br label %bb85.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="549" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb52.preheader.0:8  store i8 %temp_11, i8* %src_kernel_win_0_val_0_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="550" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb52.preheader.0:9  store i8 %temp_10, i8* %src_kernel_win_0_val_1_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="551" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb52.preheader.0:10  store i8 %Toppixel, i8* %src_kernel_win_0_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="552" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb52.preheader.0:11  store i8 %temp_10, i8* %src_kernel_win_0_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="553" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb52.preheader.0:12  store i8 %temp_11, i8* %src_kernel_win_0_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="554" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="0" op_0_bw="0">
<![CDATA[
bb52.preheader.0:13  br label %bb85.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="555" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="8" op_0_bw="11">
<![CDATA[
bb61.preheader.0:2  %src_kernel_win_0_val_0_0_5 = load i8* %k_buf_0_val_0_addr_1, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_0_5"/></StgValue>
</operation>

<operation id="556" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="8" op_0_bw="11">
<![CDATA[
bb61.preheader.0:4  %src_kernel_win_0_val_1_0_4 = load i8* %k_buf_0_val_1_addr_1, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_0_4"/></StgValue>
</operation>

<operation id="557" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="8" op_0_bw="11">
<![CDATA[
bb61.preheader.0:6  %src_kernel_win_0_val_2_0_3 = load i8* %k_buf_0_val_2_addr_2, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_0_3"/></StgValue>
</operation>

<operation id="558" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="447" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb61.preheader.0:7  store i8 %src_kernel_win_0_val_2_0_3, i8* %src_kernel_win_0_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="559" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb61.preheader.0:8  store i8 %src_kernel_win_0_val_1_0_4, i8* %src_kernel_win_0_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="560" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb61.preheader.0:9  store i8 %src_kernel_win_0_val_0_0_5, i8* %src_kernel_win_0_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="561" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="0" op_0_bw="0">
<![CDATA[
bb61.preheader.0:10  br label %bb85.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="562" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="8" op_0_bw="11">
<![CDATA[
bb29.preheader.0_ifconv:5  %k_buf_0_val_1_load = load i8* %k_buf_0_val_1_addr, align 1 ; <i8> [#uses=6]

]]></node>
<StgValue><ssdm name="k_buf_0_val_1_load"/></StgValue>
</operation>

<operation id="563" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="929">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="sel_tmp12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb29.preheader.0_ifconv:8  %sel_tmp11 = select i1 %sel_tmp10, i8 %k_buf_0_val_0_load, i8 %k_buf_0_val_2_load ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="564" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb29.preheader.0_ifconv:9  %src_kernel_win_0_val_0_0_2 = select i1 %sel_tmp12, i8 %k_buf_0_val_1_load, i8 %sel_tmp11 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_0_2"/></StgValue>
</operation>

<operation id="565" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="930">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="sel_tmp19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb29.preheader.0_ifconv:10  %sel_tmp18 = select i1 %sel_tmp17, i8 %k_buf_0_val_0_load, i8 %k_buf_0_val_2_load ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp18"/></StgValue>
</operation>

<operation id="566" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb29.preheader.0_ifconv:11  %src_kernel_win_0_val_1_0_2 = select i1 %sel_tmp19, i8 %k_buf_0_val_1_load, i8 %sel_tmp18 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_0_2"/></StgValue>
</operation>

<operation id="567" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb85.0.pre:0  store i8 %k_buf_0_val_1_load, i8* %src_kernel_win_0_val_0_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="568" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb85.0.pre:1  store i8 %k_buf_0_val_2_load, i8* %src_kernel_win_0_val_1_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="569" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="468" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb85.0.pre:2  store i8 %k_buf_0_val_1_load, i8* %src_kernel_win_0_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="570" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb85.0.pre:3  store i8 %src_kernel_win_0_val_1_0_2, i8* %src_kernel_win_0_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="571" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb85.0.pre:4  store i8 %src_kernel_win_0_val_0_0_2, i8* %src_kernel_win_0_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="572" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="471" bw="0" op_0_bw="0">
<![CDATA[
bb85.0.pre:5  br label %bb85.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="573" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch24:0  store i8 %k_buf_0_val_1_load, i8* %src_kernel_win_0_val_0_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="574" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch24:1  store i8 %k_buf_0_val_2_load, i8* %src_kernel_win_0_val_1_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="575" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch24:2  store i8 %k_buf_0_val_0_load, i8* %src_kernel_win_0_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="576" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch24:3  store i8 %src_kernel_win_0_val_1_0_2, i8* %src_kernel_win_0_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="577" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch24:4  store i8 %src_kernel_win_0_val_0_0_2, i8* %src_kernel_win_0_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="578" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="0" op_0_bw="0">
<![CDATA[
branch24:5  br label %bb85.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="579" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="!1"/>
<literal name="locy_0_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch26:0  store i8 %k_buf_0_val_1_load, i8* %src_kernel_win_0_val_0_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="580" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="!1"/>
<literal name="locy_0_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch26:1  store i8 %k_buf_0_val_2_load, i8* %src_kernel_win_0_val_1_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="581" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="!1"/>
<literal name="locy_0_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch26:2  store i8 %k_buf_0_val_2_load, i8* %src_kernel_win_0_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="582" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="!1"/>
<literal name="locy_0_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="483" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch26:3  store i8 %src_kernel_win_0_val_1_0_2, i8* %src_kernel_win_0_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="583" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="!1"/>
<literal name="locy_0_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch26:4  store i8 %src_kernel_win_0_val_0_0_2, i8* %src_kernel_win_0_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="584" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="!1"/>
<literal name="locy_0_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="0" op_0_bw="0">
<![CDATA[
branch26:5  br label %bb85.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="585" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="8" op_0_bw="11">
<![CDATA[
bb81.preheader.1:2  %src_kernel_win_1_val_0_0_9 = load i8* %k_buf_1_val_1_addr_3, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_0_0_9"/></StgValue>
</operation>

<operation id="586" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="593" bw="8" op_0_bw="11">
<![CDATA[
bb81.preheader.1:4  %src_kernel_win_1_val_1_0_6 = load i8* %k_buf_1_val_2_addr_3, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_0_6"/></StgValue>
</operation>

<operation id="587" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
<literal name="tmp_77_1_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="598" bw="8" op_0_bw="8">
<![CDATA[
branch55:0  %right_border_buf_1_val_0_1_load_1 = load i8* %right_border_buf_1_val_0_1, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_0_1_load_1"/></StgValue>
</operation>

<operation id="588" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
<literal name="tmp_77_1_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="599" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch55:1  store i8 %src_kernel_win_1_val_1_0_6, i8* %src_kernel_win_1_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="589" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
<literal name="tmp_77_1_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="600" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch55:2  store i8 %right_border_buf_1_val_0_1_load_1, i8* %src_kernel_win_1_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="590" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
<literal name="tmp_77_1_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="601" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch55:3  store i8 %src_kernel_win_1_val_0_0_9, i8* %src_kernel_win_1_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="591" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
<literal name="tmp_77_1_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="602" bw="0" op_0_bw="0">
<![CDATA[
branch55:4  br label %bb85.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="592" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
<literal name="tmp_77_1_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="604" bw="8" op_0_bw="8">
<![CDATA[
branch54:0  %right_border_buf_1_val_0_0_load_1 = load i8* %right_border_buf_1_val_0_0, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_0_0_load_1"/></StgValue>
</operation>

<operation id="593" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
<literal name="tmp_77_1_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="605" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch54:1  store i8 %src_kernel_win_1_val_1_0_6, i8* %src_kernel_win_1_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="594" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
<literal name="tmp_77_1_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="606" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch54:2  store i8 %right_border_buf_1_val_0_0_load_1, i8* %src_kernel_win_1_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="595" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
<literal name="tmp_77_1_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="607" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch54:3  store i8 %src_kernel_win_1_val_0_0_9, i8* %src_kernel_win_1_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="596" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
<literal name="tmp_77_1_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="608" bw="0" op_0_bw="0">
<![CDATA[
branch54:4  br label %bb85.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="597" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
<literal name="tmp_77_1_t" val="!1"/>
<literal name="tmp_77_1_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="610" bw="8" op_0_bw="8">
<![CDATA[
branch56:0  %right_border_buf_1_val_0_2_load_1 = load i8* %right_border_buf_1_val_0_2, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_0_2_load_1"/></StgValue>
</operation>

<operation id="598" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
<literal name="tmp_77_1_t" val="!1"/>
<literal name="tmp_77_1_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="611" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch56:1  store i8 %src_kernel_win_1_val_1_0_6, i8* %src_kernel_win_1_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="599" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
<literal name="tmp_77_1_t" val="!1"/>
<literal name="tmp_77_1_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="612" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch56:2  store i8 %right_border_buf_1_val_0_2_load_1, i8* %src_kernel_win_1_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="600" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
<literal name="tmp_77_1_t" val="!1"/>
<literal name="tmp_77_1_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch56:3  store i8 %src_kernel_win_1_val_0_0_9, i8* %src_kernel_win_1_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="601" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="0"/>
<literal name="or_cond4_1" val="1"/>
<literal name="tmp_77_1_t" val="!1"/>
<literal name="tmp_77_1_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="614" bw="0" op_0_bw="0">
<![CDATA[
branch56:4  br label %bb85.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="602" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
<literal name="tmp_72_1_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="620" bw="8" op_0_bw="8">
<![CDATA[
branch58:0  %src_kernel_win_1_val_1_0_1_load_2 = load i8* %src_kernel_win_1_val_1_0_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_0_1_load_2"/></StgValue>
</operation>

<operation id="603" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
<literal name="tmp_72_1_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="621" bw="8" op_0_bw="8">
<![CDATA[
branch58:1  %right_border_buf_1_val_0_1_load = load i8* %right_border_buf_1_val_0_1, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_0_1_load"/></StgValue>
</operation>

<operation id="604" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
<literal name="tmp_72_1_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="622" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch58:2  store i8 %src_kernel_win_1_val_1_0_1_load_2, i8* %src_kernel_win_1_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="605" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
<literal name="tmp_72_1_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="623" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch58:3  store i8 %right_border_buf_1_val_0_1_load, i8* %src_kernel_win_1_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="606" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
<literal name="tmp_72_1_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="624" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch58:4  store i8 %src_kernel_win_1_val_0_0_7, i8* %src_kernel_win_1_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="607" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
<literal name="tmp_72_1_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="625" bw="0" op_0_bw="0">
<![CDATA[
branch58:5  br label %bb85.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="608" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
<literal name="tmp_72_1_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="627" bw="8" op_0_bw="8">
<![CDATA[
branch57:0  %src_kernel_win_1_val_1_0_1_load_1 = load i8* %src_kernel_win_1_val_1_0_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_0_1_load_1"/></StgValue>
</operation>

<operation id="609" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
<literal name="tmp_72_1_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="628" bw="8" op_0_bw="8">
<![CDATA[
branch57:1  %right_border_buf_1_val_0_0_load = load i8* %right_border_buf_1_val_0_0, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_0_0_load"/></StgValue>
</operation>

<operation id="610" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
<literal name="tmp_72_1_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="629" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch57:2  store i8 %src_kernel_win_1_val_1_0_1_load_1, i8* %src_kernel_win_1_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="611" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
<literal name="tmp_72_1_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="630" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch57:3  store i8 %right_border_buf_1_val_0_0_load, i8* %src_kernel_win_1_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="612" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
<literal name="tmp_72_1_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="631" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch57:4  store i8 %src_kernel_win_1_val_0_0_7, i8* %src_kernel_win_1_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="613" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
<literal name="tmp_72_1_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="632" bw="0" op_0_bw="0">
<![CDATA[
branch57:5  br label %bb85.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="614" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="749">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
<literal name="tmp_72_1_t" val="!1"/>
<literal name="tmp_72_1_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="634" bw="8" op_0_bw="8">
<![CDATA[
branch59:0  %src_kernel_win_1_val_1_0_1_load = load i8* %src_kernel_win_1_val_1_0_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_0_1_load"/></StgValue>
</operation>

<operation id="615" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="749">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
<literal name="tmp_72_1_t" val="!1"/>
<literal name="tmp_72_1_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="635" bw="8" op_0_bw="8">
<![CDATA[
branch59:1  %right_border_buf_1_val_0_2_load = load i8* %right_border_buf_1_val_0_2, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="right_border_buf_1_val_0_2_load"/></StgValue>
</operation>

<operation id="616" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="749">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
<literal name="tmp_72_1_t" val="!1"/>
<literal name="tmp_72_1_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="636" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch59:2  store i8 %src_kernel_win_1_val_1_0_1_load, i8* %src_kernel_win_1_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="617" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="749">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
<literal name="tmp_72_1_t" val="!1"/>
<literal name="tmp_72_1_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="637" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch59:3  store i8 %right_border_buf_1_val_0_2_load, i8* %src_kernel_win_1_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="618" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="749">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
<literal name="tmp_72_1_t" val="!1"/>
<literal name="tmp_72_1_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="638" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch59:4  store i8 %src_kernel_win_1_val_0_0_7, i8* %src_kernel_win_1_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="619" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="749">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="0"/>
<literal name="or_cond3_1" val="1"/>
<literal name="tmp_72_1_t" val="!1"/>
<literal name="tmp_72_1_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="639" bw="0" op_0_bw="0">
<![CDATA[
branch59:5  br label %bb85.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="620" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="668" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb52.preheader.1:8  store i8 %temp, i8* %src_kernel_win_1_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="621" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="669" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb52.preheader.1:9  store i8 %Toppixel_1, i8* %src_kernel_win_1_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="622" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="670" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb52.preheader.1:10  store i8 %temp_12, i8* %src_kernel_win_1_val_0_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="623" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="671" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb52.preheader.1:11  store i8 %temp_12, i8* %src_kernel_win_1_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="624" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="672" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb52.preheader.1:12  store i8 %temp, i8* %src_kernel_win_1_val_1_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="625" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="673" bw="0" op_0_bw="0">
<![CDATA[
bb52.preheader.1:13  br label %bb85.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="626" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="677" bw="8" op_0_bw="11">
<![CDATA[
bb61.preheader.1:2  %src_kernel_win_1_val_0_0_5 = load i8* %k_buf_1_val_0_addr_1, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_0_0_5"/></StgValue>
</operation>

<operation id="627" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="679" bw="8" op_0_bw="11">
<![CDATA[
bb61.preheader.1:4  %src_kernel_win_1_val_1_0_4 = load i8* %k_buf_1_val_1_addr_1, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_0_4"/></StgValue>
</operation>

<operation id="628" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="681" bw="8" op_0_bw="11">
<![CDATA[
bb61.preheader.1:6  %src_kernel_win_1_val_2_0_3 = load i8* %k_buf_1_val_2_addr_2, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_2_0_3"/></StgValue>
</operation>

<operation id="629" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="682" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb61.preheader.1:7  store i8 %src_kernel_win_1_val_1_0_4, i8* %src_kernel_win_1_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="630" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="683" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb61.preheader.1:8  store i8 %src_kernel_win_1_val_2_0_3, i8* %src_kernel_win_1_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="631" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="684" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb61.preheader.1:9  store i8 %src_kernel_win_1_val_0_0_5, i8* %src_kernel_win_1_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="632" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="685" bw="0" op_0_bw="0">
<![CDATA[
bb61.preheader.1:10  br label %bb85.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="633" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="692" bw="8" op_0_bw="11">
<![CDATA[
bb29.preheader.1_ifconv:5  %k_buf_1_val_1_load = load i8* %k_buf_1_val_1_addr, align 1 ; <i8> [#uses=6]

]]></node>
<StgValue><ssdm name="k_buf_1_val_1_load"/></StgValue>
</operation>

<operation id="634" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="931">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="sel_tmp12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="695" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb29.preheader.1_ifconv:8  %sel_tmp24 = select i1 %sel_tmp10, i8 %k_buf_1_val_0_load, i8 %k_buf_1_val_2_load ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp24"/></StgValue>
</operation>

<operation id="635" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="696" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb29.preheader.1_ifconv:9  %src_kernel_win_1_val_0_0_2 = select i1 %sel_tmp12, i8 %k_buf_1_val_1_load, i8 %sel_tmp24 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_0_0_2"/></StgValue>
</operation>

<operation id="636" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="932">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="sel_tmp19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="697" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb29.preheader.1_ifconv:10  %sel_tmp25 = select i1 %sel_tmp17, i8 %k_buf_1_val_0_load, i8 %k_buf_1_val_2_load ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp25"/></StgValue>
</operation>

<operation id="637" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="698" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb29.preheader.1_ifconv:11  %src_kernel_win_1_val_1_0_2 = select i1 %sel_tmp19, i8 %k_buf_1_val_1_load, i8 %sel_tmp25 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_0_2"/></StgValue>
</operation>

<operation id="638" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="701" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb85.1.pre:0  store i8 %src_kernel_win_1_val_1_0_2, i8* %src_kernel_win_1_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="639" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="702" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb85.1.pre:1  store i8 %k_buf_1_val_1_load, i8* %src_kernel_win_1_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="640" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="703" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb85.1.pre:2  store i8 %k_buf_1_val_1_load, i8* %src_kernel_win_1_val_0_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="641" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="704" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb85.1.pre:3  store i8 %src_kernel_win_1_val_0_0_2, i8* %src_kernel_win_1_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="642" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="705" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb85.1.pre:4  store i8 %k_buf_1_val_2_load, i8* %src_kernel_win_1_val_1_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="643" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="706" bw="0" op_0_bw="0">
<![CDATA[
bb85.1.pre:5  br label %bb85.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="644" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="708" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch33:0  store i8 %src_kernel_win_1_val_1_0_2, i8* %src_kernel_win_1_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="645" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="709" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch33:1  store i8 %k_buf_1_val_0_load, i8* %src_kernel_win_1_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="646" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="710" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch33:2  store i8 %k_buf_1_val_1_load, i8* %src_kernel_win_1_val_0_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="647" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="711" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch33:3  store i8 %src_kernel_win_1_val_0_0_2, i8* %src_kernel_win_1_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="648" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="712" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch33:4  store i8 %k_buf_1_val_2_load, i8* %src_kernel_win_1_val_1_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="649" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="713" bw="0" op_0_bw="0">
<![CDATA[
branch33:5  br label %bb85.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="650" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="!1"/>
<literal name="locy_0_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="715" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch35:0  store i8 %src_kernel_win_1_val_1_0_2, i8* %src_kernel_win_1_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="651" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="!1"/>
<literal name="locy_0_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="716" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch35:1  store i8 %k_buf_1_val_2_load, i8* %src_kernel_win_1_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="652" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="!1"/>
<literal name="locy_0_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="717" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch35:2  store i8 %k_buf_1_val_1_load, i8* %src_kernel_win_1_val_0_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="653" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="!1"/>
<literal name="locy_0_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="718" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch35:3  store i8 %src_kernel_win_1_val_0_0_2, i8* %src_kernel_win_1_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="654" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="!1"/>
<literal name="locy_0_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="719" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch35:4  store i8 %k_buf_1_val_2_load, i8* %src_kernel_win_1_val_1_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="655" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="!1"/>
<literal name="locy_0_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="720" bw="0" op_0_bw="0">
<![CDATA[
branch35:5  br label %bb85.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="656" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="821" bw="8" op_0_bw="11">
<![CDATA[
bb81.preheader.2:2  %src_kernel_win_2_val_0_0_8 = load i8* %k_buf_2_val_1_addr_3, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_0_8"/></StgValue>
</operation>

<operation id="657" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="823" bw="8" op_0_bw="11">
<![CDATA[
bb81.preheader.2:4  %src_kernel_win_2_val_1_0_6 = load i8* %k_buf_2_val_2_addr_3, align 1 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_0_6"/></StgValue>
</operation>

<operation id="658" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
<literal name="tmp_77_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="828" bw="8" op_0_bw="8">
<![CDATA[
branch64:0  %right_border_buf_2_val_0_1_load_1 = load i8* %right_border_buf_2_val_0_1, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_0_1_load_1"/></StgValue>
</operation>

<operation id="659" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
<literal name="tmp_77_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="829" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch64:1  store i8 %src_kernel_win_2_val_1_0_6, i8* %src_kernel_win_2_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="660" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
<literal name="tmp_77_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="830" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch64:2  store i8 %right_border_buf_2_val_0_1_load_1, i8* %src_kernel_win_2_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="661" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
<literal name="tmp_77_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="831" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch64:3  store i8 %src_kernel_win_2_val_0_0_8, i8* %src_kernel_win_2_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="662" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
<literal name="tmp_77_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="832" bw="0" op_0_bw="0">
<![CDATA[
branch64:4  br label %bb85.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="663" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
<literal name="tmp_77_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="834" bw="8" op_0_bw="8">
<![CDATA[
branch63:0  %right_border_buf_2_val_0_0_load_1 = load i8* %right_border_buf_2_val_0_0, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_0_0_load_1"/></StgValue>
</operation>

<operation id="664" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
<literal name="tmp_77_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="835" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch63:1  store i8 %src_kernel_win_2_val_1_0_6, i8* %src_kernel_win_2_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="665" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
<literal name="tmp_77_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="836" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch63:2  store i8 %right_border_buf_2_val_0_0_load_1, i8* %src_kernel_win_2_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="666" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
<literal name="tmp_77_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="837" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch63:3  store i8 %src_kernel_win_2_val_0_0_8, i8* %src_kernel_win_2_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="667" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
<literal name="tmp_77_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="838" bw="0" op_0_bw="0">
<![CDATA[
branch63:4  br label %bb85.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="668" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
<literal name="tmp_77_2_t" val="!1"/>
<literal name="tmp_77_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="840" bw="8" op_0_bw="8">
<![CDATA[
branch65:0  %right_border_buf_2_val_0_2_load_1 = load i8* %right_border_buf_2_val_0_2, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_0_2_load_1"/></StgValue>
</operation>

<operation id="669" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
<literal name="tmp_77_2_t" val="!1"/>
<literal name="tmp_77_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="841" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch65:1  store i8 %src_kernel_win_2_val_1_0_6, i8* %src_kernel_win_2_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="670" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
<literal name="tmp_77_2_t" val="!1"/>
<literal name="tmp_77_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="842" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch65:2  store i8 %right_border_buf_2_val_0_2_load_1, i8* %src_kernel_win_2_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="671" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
<literal name="tmp_77_2_t" val="!1"/>
<literal name="tmp_77_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="843" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch65:3  store i8 %src_kernel_win_2_val_0_0_8, i8* %src_kernel_win_2_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="672" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="0"/>
<literal name="or_cond4_2" val="1"/>
<literal name="tmp_77_2_t" val="!1"/>
<literal name="tmp_77_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="844" bw="0" op_0_bw="0">
<![CDATA[
branch65:4  br label %bb85.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="673" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_72_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="850" bw="8" op_0_bw="8">
<![CDATA[
branch67:0  %src_kernel_win_2_val_1_0_1_load_2 = load i8* %src_kernel_win_2_val_1_0_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_0_1_load_2"/></StgValue>
</operation>

<operation id="674" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_72_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="851" bw="8" op_0_bw="8">
<![CDATA[
branch67:1  %src_kernel_win_2_val_0_0_1_load_2 = load i8* %src_kernel_win_2_val_0_0_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_0_1_load_2"/></StgValue>
</operation>

<operation id="675" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_72_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="852" bw="8" op_0_bw="8">
<![CDATA[
branch67:2  %right_border_buf_2_val_0_1_load = load i8* %right_border_buf_2_val_0_1, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_0_1_load"/></StgValue>
</operation>

<operation id="676" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_72_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="853" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch67:3  store i8 %src_kernel_win_2_val_1_0_1_load_2, i8* %src_kernel_win_2_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="677" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_72_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="854" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch67:4  store i8 %right_border_buf_2_val_0_1_load, i8* %src_kernel_win_2_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="678" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_72_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="855" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch67:5  store i8 %src_kernel_win_2_val_0_0_1_load_2, i8* %src_kernel_win_2_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="679" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_72_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="856" bw="0" op_0_bw="0">
<![CDATA[
branch67:6  br label %bb85.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="680" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_72_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="858" bw="8" op_0_bw="8">
<![CDATA[
branch66:0  %src_kernel_win_2_val_1_0_1_load_1 = load i8* %src_kernel_win_2_val_1_0_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_0_1_load_1"/></StgValue>
</operation>

<operation id="681" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_72_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="859" bw="8" op_0_bw="8">
<![CDATA[
branch66:1  %src_kernel_win_2_val_0_0_1_load_1 = load i8* %src_kernel_win_2_val_0_0_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_0_1_load_1"/></StgValue>
</operation>

<operation id="682" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_72_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="860" bw="8" op_0_bw="8">
<![CDATA[
branch66:2  %right_border_buf_2_val_0_0_load = load i8* %right_border_buf_2_val_0_0, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_0_0_load"/></StgValue>
</operation>

<operation id="683" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_72_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="861" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch66:3  store i8 %src_kernel_win_2_val_1_0_1_load_1, i8* %src_kernel_win_2_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="684" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_72_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="862" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch66:4  store i8 %right_border_buf_2_val_0_0_load, i8* %src_kernel_win_2_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="685" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_72_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="863" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch66:5  store i8 %src_kernel_win_2_val_0_0_1_load_1, i8* %src_kernel_win_2_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="686" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_72_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="864" bw="0" op_0_bw="0">
<![CDATA[
branch66:6  br label %bb85.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="687" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_72_2_t" val="!1"/>
<literal name="tmp_72_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="866" bw="8" op_0_bw="8">
<![CDATA[
branch68:0  %src_kernel_win_2_val_1_0_1_load = load i8* %src_kernel_win_2_val_1_0_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_0_1_load"/></StgValue>
</operation>

<operation id="688" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_72_2_t" val="!1"/>
<literal name="tmp_72_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="867" bw="8" op_0_bw="8">
<![CDATA[
branch68:1  %src_kernel_win_2_val_0_0_1_load = load i8* %src_kernel_win_2_val_0_0_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_0_1_load"/></StgValue>
</operation>

<operation id="689" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_72_2_t" val="!1"/>
<literal name="tmp_72_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="868" bw="8" op_0_bw="8">
<![CDATA[
branch68:2  %right_border_buf_2_val_0_2_load = load i8* %right_border_buf_2_val_0_2, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="right_border_buf_2_val_0_2_load"/></StgValue>
</operation>

<operation id="690" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_72_2_t" val="!1"/>
<literal name="tmp_72_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="869" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch68:3  store i8 %src_kernel_win_2_val_1_0_1_load, i8* %src_kernel_win_2_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="691" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_72_2_t" val="!1"/>
<literal name="tmp_72_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="870" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch68:4  store i8 %right_border_buf_2_val_0_2_load, i8* %src_kernel_win_2_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="692" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_72_2_t" val="!1"/>
<literal name="tmp_72_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="871" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch68:5  store i8 %src_kernel_win_2_val_0_0_1_load, i8* %src_kernel_win_2_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="693" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="0"/>
<literal name="or_cond3_2" val="1"/>
<literal name="tmp_72_2_t" val="!1"/>
<literal name="tmp_72_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="872" bw="0" op_0_bw="0">
<![CDATA[
branch68:6  br label %bb85.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="694" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="901" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb52.preheader.2:8  store i8 %temp_13, i8* %src_kernel_win_2_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="695" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="902" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb52.preheader.2:9  store i8 %Toppixel_2, i8* %src_kernel_win_2_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="696" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="903" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb52.preheader.2:10  store i8 %temp_14, i8* %src_kernel_win_2_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="697" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="904" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb52.preheader.2:11  store i8 %temp_14, i8* %src_kernel_win_2_val_0_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="698" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="905" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb52.preheader.2:12  store i8 %temp_13, i8* %src_kernel_win_2_val_1_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="699" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="0"/>
<literal name="tmp_48_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="906" bw="0" op_0_bw="0">
<![CDATA[
bb52.preheader.2:13  br label %bb85.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="700" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="910" bw="8" op_0_bw="11">
<![CDATA[
bb61.preheader.2:2  %src_kernel_win_2_val_0_0_5 = load i8* %k_buf_2_val_0_addr_1, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_0_5"/></StgValue>
</operation>

<operation id="701" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="912" bw="8" op_0_bw="11">
<![CDATA[
bb61.preheader.2:4  %src_kernel_win_2_val_1_0_4 = load i8* %k_buf_2_val_1_addr_1, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_0_4"/></StgValue>
</operation>

<operation id="702" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="914" bw="8" op_0_bw="11">
<![CDATA[
bb61.preheader.2:6  %src_kernel_win_2_val_2_0_3 = load i8* %k_buf_2_val_2_addr_2, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_2_0_3"/></StgValue>
</operation>

<operation id="703" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="915" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb61.preheader.2:7  store i8 %src_kernel_win_2_val_1_0_4, i8* %src_kernel_win_2_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="704" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="916" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb61.preheader.2:8  store i8 %src_kernel_win_2_val_2_0_3, i8* %src_kernel_win_2_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="705" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="917" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb61.preheader.2:9  store i8 %src_kernel_win_2_val_0_0_5, i8* %src_kernel_win_2_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="706" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="0"/>
<literal name="or_cond5" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="918" bw="0" op_0_bw="0">
<![CDATA[
bb61.preheader.2:10  br label %bb85.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="707" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="925" bw="8" op_0_bw="11">
<![CDATA[
bb29.preheader.2_ifconv:5  %k_buf_2_val_1_load = load i8* %k_buf_2_val_1_addr, align 1 ; <i8> [#uses=6]

]]></node>
<StgValue><ssdm name="k_buf_2_val_1_load"/></StgValue>
</operation>

<operation id="708" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="933">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="sel_tmp12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="928" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb29.preheader.2_ifconv:8  %sel_tmp26 = select i1 %sel_tmp10, i8 %k_buf_2_val_0_load, i8 %k_buf_2_val_2_load ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp26"/></StgValue>
</operation>

<operation id="709" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="929" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb29.preheader.2_ifconv:9  %src_kernel_win_2_val_0_0_2 = select i1 %sel_tmp12, i8 %k_buf_2_val_1_load, i8 %sel_tmp26 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_0_2"/></StgValue>
</operation>

<operation id="710" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="934">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="sel_tmp19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="930" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb29.preheader.2_ifconv:10  %sel_tmp27 = select i1 %sel_tmp17, i8 %k_buf_2_val_0_load, i8 %k_buf_2_val_2_load ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp27"/></StgValue>
</operation>

<operation id="711" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="931" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb29.preheader.2_ifconv:11  %src_kernel_win_2_val_1_0_2 = select i1 %sel_tmp19, i8 %k_buf_2_val_1_load, i8 %sel_tmp27 ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_0_2"/></StgValue>
</operation>

<operation id="712" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="934" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb85.2.pre:0  store i8 %src_kernel_win_2_val_1_0_2, i8* %src_kernel_win_2_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="713" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="935" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb85.2.pre:1  store i8 %k_buf_2_val_1_load, i8* %src_kernel_win_2_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="714" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="936" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb85.2.pre:2  store i8 %src_kernel_win_2_val_0_0_2, i8* %src_kernel_win_2_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="715" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="937" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb85.2.pre:3  store i8 %k_buf_2_val_1_load, i8* %src_kernel_win_2_val_0_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="716" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="938" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb85.2.pre:4  store i8 %k_buf_2_val_2_load, i8* %src_kernel_win_2_val_1_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="717" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="939" bw="0" op_0_bw="0">
<![CDATA[
bb85.2.pre:5  br label %bb85.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="718" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="941" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch42:0  store i8 %src_kernel_win_2_val_1_0_2, i8* %src_kernel_win_2_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="719" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="942" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch42:1  store i8 %k_buf_2_val_0_load, i8* %src_kernel_win_2_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="720" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="943" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch42:2  store i8 %src_kernel_win_2_val_0_0_2, i8* %src_kernel_win_2_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="721" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="944" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch42:3  store i8 %k_buf_2_val_1_load, i8* %src_kernel_win_2_val_0_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="722" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="945" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch42:4  store i8 %k_buf_2_val_2_load, i8* %src_kernel_win_2_val_1_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="723" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="0"/>
</and_exp></or_exp>
</condition>

<node id="946" bw="0" op_0_bw="0">
<![CDATA[
branch42:5  br label %bb85.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="724" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="!1"/>
<literal name="locy_0_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="948" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch44:0  store i8 %src_kernel_win_2_val_1_0_2, i8* %src_kernel_win_2_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="725" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="!1"/>
<literal name="locy_0_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="949" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch44:1  store i8 %k_buf_2_val_2_load, i8* %src_kernel_win_2_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="726" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="!1"/>
<literal name="locy_0_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="950" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch44:2  store i8 %src_kernel_win_2_val_0_0_2, i8* %src_kernel_win_2_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="727" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="!1"/>
<literal name="locy_0_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="951" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch44:3  store i8 %k_buf_2_val_1_load, i8* %src_kernel_win_2_val_0_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="728" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="!1"/>
<literal name="locy_0_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="952" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch44:4  store i8 %k_buf_2_val_2_load, i8* %src_kernel_win_2_val_1_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="729" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge" val="1"/>
<literal name="locy_0_2_t" val="!1"/>
<literal name="locy_0_2_t" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="953" bw="0" op_0_bw="0">
<![CDATA[
branch44:5  br label %bb85.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="730" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="8" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.0_ifconv:0  %src_kernel_win_0_val_0_0_load = load i8* %src_kernel_win_0_val_0_0 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_0_load"/></StgValue>
</operation>

<operation id="731" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="8" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.0_ifconv:1  %src_kernel_win_0_val_0_1_load = load i8* %src_kernel_win_0_val_0_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_0_1_load"/></StgValue>
</operation>

<operation id="732" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="8" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.0_ifconv:2  %src_kernel_win_0_val_1_0_load = load i8* %src_kernel_win_0_val_1_0 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_0_load"/></StgValue>
</operation>

<operation id="733" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="8" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.0_ifconv:3  %src_kernel_win_0_val_1_1_load = load i8* %src_kernel_win_0_val_1_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_1_1_load"/></StgValue>
</operation>

<operation id="734" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="8" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.0_ifconv:4  %src_kernel_win_0_val_2_0_load = load i8* %src_kernel_win_0_val_2_0 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_0_load"/></StgValue>
</operation>

<operation id="735" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="8" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.0_ifconv:5  %src_kernel_win_0_val_2_1_load = load i8* %src_kernel_win_0_val_2_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_0_val_2_1_load"/></StgValue>
</operation>

<operation id="736" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="16" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.0_ifconv:6  %tmp_33_cast = zext i8 %src_kernel_win_0_val_2_1_load to i16 ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_33_cast"/></StgValue>
</operation>

<operation id="737" st_id="13" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.0_ifconv:7  %tmp_36 = mul i16 %tmp_33_cast, %tmp_91_cast    ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="738" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="504" bw="16" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.0_ifconv:10  %tmp_36_cast = zext i8 %src_kernel_win_0_val_2_1_1 to i16 ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_36_cast"/></StgValue>
</operation>

<operation id="739" st_id="13" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.0_ifconv:11  %tmp_9640_0_0_1 = mul i16 %tmp_36_cast, %tmp_93_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_0_0_1"/></StgValue>
</operation>

<operation id="740" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="508" bw="16" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.0_ifconv:14  %tmp_39_cast = zext i8 %src_kernel_win_0_val_2_0_load to i16 ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_39_cast"/></StgValue>
</operation>

<operation id="741" st_id="13" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.0_ifconv:15  %tmp_9640_0_0_2 = mul i16 %tmp_39_cast, %tmp_95_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_0_0_2"/></StgValue>
</operation>

<operation id="742" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="512" bw="16" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.0_ifconv:18  %tmp_43_cast = zext i8 %src_kernel_win_0_val_1_1_load to i16 ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_43_cast"/></StgValue>
</operation>

<operation id="743" st_id="13" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="513" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.0_ifconv:19  %tmp_9640_0_1 = mul i16 %tmp_43_cast, %tmp_97_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_0_1"/></StgValue>
</operation>

<operation id="744" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="516" bw="16" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.0_ifconv:22  %tmp_47_cast = zext i8 %src_kernel_win_0_val_1_1_1 to i16 ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_47_cast"/></StgValue>
</operation>

<operation id="745" st_id="13" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.0_ifconv:23  %tmp_9640_0_1_1 = mul i16 %tmp_47_cast, %tmp_99_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_0_1_1"/></StgValue>
</operation>

<operation id="746" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="520" bw="16" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.0_ifconv:26  %tmp_53_cast = zext i8 %src_kernel_win_0_val_1_0_load to i16 ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_53_cast"/></StgValue>
</operation>

<operation id="747" st_id="13" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="521" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.0_ifconv:27  %tmp_9640_0_1_2 = mul i16 %tmp_53_cast, %tmp_101_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_0_1_2"/></StgValue>
</operation>

<operation id="748" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="524" bw="16" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.0_ifconv:30  %tmp_58_cast = zext i8 %src_kernel_win_0_val_0_1_load to i16 ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_58_cast"/></StgValue>
</operation>

<operation id="749" st_id="13" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.0_ifconv:31  %tmp_9640_0_2 = mul i16 %tmp_58_cast, %tmp_103_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_0_2"/></StgValue>
</operation>

<operation id="750" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="528" bw="16" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.0_ifconv:34  %tmp_60_cast = zext i8 %src_kernel_win_0_val_0_1_1 to i16 ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_60_cast"/></StgValue>
</operation>

<operation id="751" st_id="13" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.0_ifconv:35  %tmp_9640_0_2_1 = mul i16 %tmp_60_cast, %tmp_105_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_0_2_1"/></StgValue>
</operation>

<operation id="752" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="532" bw="16" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.0_ifconv:38  %tmp_63_cast = zext i8 %src_kernel_win_0_val_0_0_load to i16 ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_63_cast"/></StgValue>
</operation>

<operation id="753" st_id="13" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.0_ifconv:39  %tmp_9640_0_2_2 = mul i16 %tmp_63_cast, %tmp_107_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_0_2_2"/></StgValue>
</operation>

<operation id="754" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="724" bw="8" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.1_ifconv:0  %src_kernel_win_1_val_0_0_load = load i8* %src_kernel_win_1_val_0_0 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_0_0_load"/></StgValue>
</operation>

<operation id="755" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="725" bw="8" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.1_ifconv:1  %src_kernel_win_1_val_0_1_load = load i8* %src_kernel_win_1_val_0_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_0_1_load"/></StgValue>
</operation>

<operation id="756" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="726" bw="8" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.1_ifconv:2  %src_kernel_win_1_val_2_0_load = load i8* %src_kernel_win_1_val_2_0 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_2_0_load"/></StgValue>
</operation>

<operation id="757" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="727" bw="8" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.1_ifconv:3  %src_kernel_win_1_val_1_0_load = load i8* %src_kernel_win_1_val_1_0 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_0_load"/></StgValue>
</operation>

<operation id="758" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="728" bw="8" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.1_ifconv:4  %src_kernel_win_1_val_1_1_load = load i8* %src_kernel_win_1_val_1_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_1_1_load"/></StgValue>
</operation>

<operation id="759" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="729" bw="8" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.1_ifconv:5  %src_kernel_win_1_val_2_1_load = load i8* %src_kernel_win_1_val_2_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_1_val_2_1_load"/></StgValue>
</operation>

<operation id="760" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="730" bw="16" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.1_ifconv:6  %tmp_67_cast = zext i8 %src_kernel_win_1_val_2_1_load to i16 ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_67_cast"/></StgValue>
</operation>

<operation id="761" st_id="13" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="731" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.1_ifconv:7  %tmp_9640_1 = mul i16 %tmp_67_cast, %tmp_91_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_1"/></StgValue>
</operation>

<operation id="762" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="734" bw="16" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.1_ifconv:10  %tmp_69_cast = zext i8 %src_kernel_win_1_val_2_1_1 to i16 ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_69_cast"/></StgValue>
</operation>

<operation id="763" st_id="13" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="735" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.1_ifconv:11  %tmp_9640_1_0_1 = mul i16 %tmp_69_cast, %tmp_93_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_1_0_1"/></StgValue>
</operation>

<operation id="764" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="738" bw="16" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.1_ifconv:14  %tmp_71_cast = zext i8 %src_kernel_win_1_val_2_0_load to i16 ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_71_cast"/></StgValue>
</operation>

<operation id="765" st_id="13" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="739" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.1_ifconv:15  %tmp_9640_1_0_2 = mul i16 %tmp_71_cast, %tmp_95_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_1_0_2"/></StgValue>
</operation>

<operation id="766" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="742" bw="16" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.1_ifconv:18  %tmp_74_cast = zext i8 %src_kernel_win_1_val_1_1_load to i16 ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_74_cast"/></StgValue>
</operation>

<operation id="767" st_id="13" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="743" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.1_ifconv:19  %tmp_9640_1_1 = mul i16 %tmp_74_cast, %tmp_97_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_1_1"/></StgValue>
</operation>

<operation id="768" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="746" bw="16" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.1_ifconv:22  %tmp_76_cast = zext i8 %src_kernel_win_1_val_1_1_1 to i16 ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_76_cast"/></StgValue>
</operation>

<operation id="769" st_id="13" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="747" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.1_ifconv:23  %tmp_9640_1_1_1 = mul i16 %tmp_76_cast, %tmp_99_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_1_1_1"/></StgValue>
</operation>

<operation id="770" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="750" bw="16" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.1_ifconv:26  %tmp_79_cast = zext i8 %src_kernel_win_1_val_1_0_load to i16 ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_79_cast"/></StgValue>
</operation>

<operation id="771" st_id="13" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="751" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.1_ifconv:27  %tmp_9640_1_1_2 = mul i16 %tmp_79_cast, %tmp_101_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_1_1_2"/></StgValue>
</operation>

<operation id="772" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="754" bw="16" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.1_ifconv:30  %tmp_81_cast = zext i8 %src_kernel_win_1_val_0_1_load to i16 ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_81_cast"/></StgValue>
</operation>

<operation id="773" st_id="13" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="755" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.1_ifconv:31  %tmp_9640_1_2 = mul i16 %tmp_81_cast, %tmp_103_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_1_2"/></StgValue>
</operation>

<operation id="774" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="758" bw="16" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.1_ifconv:34  %tmp_83_cast = zext i8 %src_kernel_win_1_val_0_1_1 to i16 ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_83_cast"/></StgValue>
</operation>

<operation id="775" st_id="13" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="759" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.1_ifconv:35  %tmp_9640_1_2_1 = mul i16 %tmp_83_cast, %tmp_105_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_1_2_1"/></StgValue>
</operation>

<operation id="776" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="762" bw="16" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.1_ifconv:38  %tmp_85_cast = zext i8 %src_kernel_win_1_val_0_0_load to i16 ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_85_cast"/></StgValue>
</operation>

<operation id="777" st_id="13" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="763" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.1_ifconv:39  %tmp_9640_1_2_2 = mul i16 %tmp_85_cast, %tmp_107_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_1_2_2"/></StgValue>
</operation>

<operation id="778" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="957" bw="8" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.2_ifconv:0  %src_kernel_win_2_val_0_0_load = load i8* %src_kernel_win_2_val_0_0 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_0_load"/></StgValue>
</operation>

<operation id="779" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="958" bw="8" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.2_ifconv:1  %src_kernel_win_2_val_0_1_load = load i8* %src_kernel_win_2_val_0_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_0_1_load"/></StgValue>
</operation>

<operation id="780" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="959" bw="8" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.2_ifconv:2  %src_kernel_win_2_val_2_1_load = load i8* %src_kernel_win_2_val_2_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_2_1_load"/></StgValue>
</operation>

<operation id="781" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="960" bw="8" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.2_ifconv:3  %src_kernel_win_2_val_2_0_load = load i8* %src_kernel_win_2_val_2_0 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_2_0_load"/></StgValue>
</operation>

<operation id="782" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="961" bw="8" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.2_ifconv:4  %src_kernel_win_2_val_1_0_load = load i8* %src_kernel_win_2_val_1_0 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_0_load"/></StgValue>
</operation>

<operation id="783" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="962" bw="8" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.2_ifconv:5  %src_kernel_win_2_val_1_1_load = load i8* %src_kernel_win_2_val_1_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="src_kernel_win_2_val_1_1_load"/></StgValue>
</operation>

<operation id="784" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="963" bw="16" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.2_ifconv:6  %tmp_89_cast = zext i8 %src_kernel_win_2_val_2_1_load to i16 ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_89_cast"/></StgValue>
</operation>

<operation id="785" st_id="13" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="964" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.2_ifconv:7  %tmp_9640_2 = mul i16 %tmp_89_cast, %tmp_91_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_2"/></StgValue>
</operation>

<operation id="786" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="967" bw="16" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.2_ifconv:10  %tmp_92_cast = zext i8 %src_kernel_win_2_val_2_1_1 to i16 ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_92_cast"/></StgValue>
</operation>

<operation id="787" st_id="13" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="968" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.2_ifconv:11  %tmp_9640_2_0_1 = mul i16 %tmp_92_cast, %tmp_93_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_2_0_1"/></StgValue>
</operation>

<operation id="788" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="971" bw="16" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.2_ifconv:14  %tmp_94_cast = zext i8 %src_kernel_win_2_val_2_0_load to i16 ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_94_cast"/></StgValue>
</operation>

<operation id="789" st_id="13" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="972" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.2_ifconv:15  %tmp_9640_2_0_2 = mul i16 %tmp_94_cast, %tmp_95_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_2_0_2"/></StgValue>
</operation>

<operation id="790" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="975" bw="16" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.2_ifconv:18  %tmp_96_cast = zext i8 %src_kernel_win_2_val_1_1_load to i16 ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_96_cast"/></StgValue>
</operation>

<operation id="791" st_id="13" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="976" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.2_ifconv:19  %tmp_9640_2_1 = mul i16 %tmp_96_cast, %tmp_97_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_2_1"/></StgValue>
</operation>

<operation id="792" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="979" bw="16" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.2_ifconv:22  %tmp_98_cast = zext i8 %src_kernel_win_2_val_1_1_1 to i16 ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_98_cast"/></StgValue>
</operation>

<operation id="793" st_id="13" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="980" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.2_ifconv:23  %tmp_9640_2_1_1 = mul i16 %tmp_98_cast, %tmp_99_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_2_1_1"/></StgValue>
</operation>

<operation id="794" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="983" bw="16" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.2_ifconv:26  %tmp_100_cast = zext i8 %src_kernel_win_2_val_1_0_load to i16 ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_100_cast"/></StgValue>
</operation>

<operation id="795" st_id="13" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="984" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.2_ifconv:27  %tmp_9640_2_1_2 = mul i16 %tmp_100_cast, %tmp_101_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_2_1_2"/></StgValue>
</operation>

<operation id="796" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="987" bw="16" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.2_ifconv:30  %tmp_102_cast = zext i8 %src_kernel_win_2_val_0_1_load to i16 ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_102_cast"/></StgValue>
</operation>

<operation id="797" st_id="13" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="988" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.2_ifconv:31  %tmp_9640_2_2 = mul i16 %tmp_102_cast, %tmp_103_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_2_2"/></StgValue>
</operation>

<operation id="798" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="991" bw="16" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.2_ifconv:34  %tmp_104_cast = zext i8 %src_kernel_win_2_val_0_1_1 to i16 ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_104_cast"/></StgValue>
</operation>

<operation id="799" st_id="13" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="992" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.2_ifconv:35  %tmp_9640_2_2_1 = mul i16 %tmp_104_cast, %tmp_105_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_2_2_1"/></StgValue>
</operation>

<operation id="800" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="995" bw="16" op_0_bw="8">
<![CDATA[
bb5.i502.preheader.2_ifconv:38  %tmp_106_cast = zext i8 %src_kernel_win_2_val_0_0_load to i16 ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_106_cast"/></StgValue>
</operation>

<operation id="801" st_id="13" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="996" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.2_ifconv:39  %tmp_9640_2_2_2 = mul i16 %tmp_106_cast, %tmp_107_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_2_2_2"/></StgValue>
</operation>

<operation id="802" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1031" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
bb99.2:0  %empty_111 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str35, i32 %tmp_1) ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="803" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1032" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb99.2:1  store i8 %src_kernel_win_2_val_1_1_1, i8* %src_kernel_win_2_val_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="804" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1033" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb99.2:2  store i8 %src_kernel_win_2_val_2_1_1, i8* %src_kernel_win_2_val_2_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="805" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1034" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb99.2:3  store i8 %src_kernel_win_2_val_0_1_1, i8* %src_kernel_win_2_val_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="806" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1035" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb99.2:4  store i8 %src_kernel_win_1_val_2_1_1, i8* %src_kernel_win_1_val_2_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="807" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1036" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb99.2:5  store i8 %src_kernel_win_1_val_1_1_1, i8* %src_kernel_win_1_val_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="808" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1037" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb99.2:6  store i8 %src_kernel_win_1_val_0_1_1, i8* %src_kernel_win_1_val_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="809" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1038" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb99.2:7  store i8 %src_kernel_win_0_val_2_1_1, i8* %src_kernel_win_0_val_2_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="810" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1039" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb99.2:8  store i8 %src_kernel_win_0_val_1_1_1, i8* %src_kernel_win_0_val_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="811" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1040" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb99.2:9  store i8 %src_kernel_win_0_val_0_1_1, i8* %src_kernel_win_0_val_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="812" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1041" bw="0" op_0_bw="0">
<![CDATA[
bb99.2:10  br label %bb103

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="813" st_id="14" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.0_ifconv:7  %tmp_36 = mul i16 %tmp_33_cast, %tmp_91_cast    ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="814" st_id="14" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.0_ifconv:11  %tmp_9640_0_0_1 = mul i16 %tmp_36_cast, %tmp_93_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_0_0_1"/></StgValue>
</operation>

<operation id="815" st_id="14" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.0_ifconv:15  %tmp_9640_0_0_2 = mul i16 %tmp_39_cast, %tmp_95_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_0_0_2"/></StgValue>
</operation>

<operation id="816" st_id="14" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="513" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.0_ifconv:19  %tmp_9640_0_1 = mul i16 %tmp_43_cast, %tmp_97_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_0_1"/></StgValue>
</operation>

<operation id="817" st_id="14" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.0_ifconv:23  %tmp_9640_0_1_1 = mul i16 %tmp_47_cast, %tmp_99_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_0_1_1"/></StgValue>
</operation>

<operation id="818" st_id="14" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="521" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.0_ifconv:27  %tmp_9640_0_1_2 = mul i16 %tmp_53_cast, %tmp_101_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_0_1_2"/></StgValue>
</operation>

<operation id="819" st_id="14" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.0_ifconv:31  %tmp_9640_0_2 = mul i16 %tmp_58_cast, %tmp_103_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_0_2"/></StgValue>
</operation>

<operation id="820" st_id="14" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.0_ifconv:35  %tmp_9640_0_2_1 = mul i16 %tmp_60_cast, %tmp_105_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_0_2_1"/></StgValue>
</operation>

<operation id="821" st_id="14" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.0_ifconv:39  %tmp_9640_0_2_2 = mul i16 %tmp_63_cast, %tmp_107_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_0_2_2"/></StgValue>
</operation>

<operation id="822" st_id="14" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="731" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.1_ifconv:7  %tmp_9640_1 = mul i16 %tmp_67_cast, %tmp_91_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_1"/></StgValue>
</operation>

<operation id="823" st_id="14" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="735" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.1_ifconv:11  %tmp_9640_1_0_1 = mul i16 %tmp_69_cast, %tmp_93_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_1_0_1"/></StgValue>
</operation>

<operation id="824" st_id="14" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="739" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.1_ifconv:15  %tmp_9640_1_0_2 = mul i16 %tmp_71_cast, %tmp_95_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_1_0_2"/></StgValue>
</operation>

<operation id="825" st_id="14" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="743" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.1_ifconv:19  %tmp_9640_1_1 = mul i16 %tmp_74_cast, %tmp_97_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_1_1"/></StgValue>
</operation>

<operation id="826" st_id="14" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="747" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.1_ifconv:23  %tmp_9640_1_1_1 = mul i16 %tmp_76_cast, %tmp_99_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_1_1_1"/></StgValue>
</operation>

<operation id="827" st_id="14" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="751" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.1_ifconv:27  %tmp_9640_1_1_2 = mul i16 %tmp_79_cast, %tmp_101_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_1_1_2"/></StgValue>
</operation>

<operation id="828" st_id="14" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="755" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.1_ifconv:31  %tmp_9640_1_2 = mul i16 %tmp_81_cast, %tmp_103_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_1_2"/></StgValue>
</operation>

<operation id="829" st_id="14" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="759" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.1_ifconv:35  %tmp_9640_1_2_1 = mul i16 %tmp_83_cast, %tmp_105_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_1_2_1"/></StgValue>
</operation>

<operation id="830" st_id="14" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="763" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.1_ifconv:39  %tmp_9640_1_2_2 = mul i16 %tmp_85_cast, %tmp_107_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_1_2_2"/></StgValue>
</operation>

<operation id="831" st_id="14" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="964" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.2_ifconv:7  %tmp_9640_2 = mul i16 %tmp_89_cast, %tmp_91_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_2"/></StgValue>
</operation>

<operation id="832" st_id="14" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="968" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.2_ifconv:11  %tmp_9640_2_0_1 = mul i16 %tmp_92_cast, %tmp_93_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_2_0_1"/></StgValue>
</operation>

<operation id="833" st_id="14" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="972" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.2_ifconv:15  %tmp_9640_2_0_2 = mul i16 %tmp_94_cast, %tmp_95_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_2_0_2"/></StgValue>
</operation>

<operation id="834" st_id="14" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="976" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.2_ifconv:19  %tmp_9640_2_1 = mul i16 %tmp_96_cast, %tmp_97_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_2_1"/></StgValue>
</operation>

<operation id="835" st_id="14" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="980" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.2_ifconv:23  %tmp_9640_2_1_1 = mul i16 %tmp_98_cast, %tmp_99_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_2_1_1"/></StgValue>
</operation>

<operation id="836" st_id="14" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="984" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.2_ifconv:27  %tmp_9640_2_1_2 = mul i16 %tmp_100_cast, %tmp_101_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_2_1_2"/></StgValue>
</operation>

<operation id="837" st_id="14" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="988" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.2_ifconv:31  %tmp_9640_2_2 = mul i16 %tmp_102_cast, %tmp_103_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_2_2"/></StgValue>
</operation>

<operation id="838" st_id="14" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="992" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.2_ifconv:35  %tmp_9640_2_2_1 = mul i16 %tmp_104_cast, %tmp_105_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_2_2_1"/></StgValue>
</operation>

<operation id="839" st_id="14" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="996" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.2_ifconv:39  %tmp_9640_2_2_2 = mul i16 %tmp_106_cast, %tmp_107_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_2_2_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="840" st_id="15" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.0_ifconv:7  %tmp_36 = mul i16 %tmp_33_cast, %tmp_91_cast    ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="841" st_id="15" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.0_ifconv:11  %tmp_9640_0_0_1 = mul i16 %tmp_36_cast, %tmp_93_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_0_0_1"/></StgValue>
</operation>

<operation id="842" st_id="15" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.0_ifconv:15  %tmp_9640_0_0_2 = mul i16 %tmp_39_cast, %tmp_95_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_0_0_2"/></StgValue>
</operation>

<operation id="843" st_id="15" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="513" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.0_ifconv:19  %tmp_9640_0_1 = mul i16 %tmp_43_cast, %tmp_97_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_0_1"/></StgValue>
</operation>

<operation id="844" st_id="15" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.0_ifconv:23  %tmp_9640_0_1_1 = mul i16 %tmp_47_cast, %tmp_99_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_0_1_1"/></StgValue>
</operation>

<operation id="845" st_id="15" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="521" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.0_ifconv:27  %tmp_9640_0_1_2 = mul i16 %tmp_53_cast, %tmp_101_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_0_1_2"/></StgValue>
</operation>

<operation id="846" st_id="15" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.0_ifconv:31  %tmp_9640_0_2 = mul i16 %tmp_58_cast, %tmp_103_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_0_2"/></StgValue>
</operation>

<operation id="847" st_id="15" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.0_ifconv:35  %tmp_9640_0_2_1 = mul i16 %tmp_60_cast, %tmp_105_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_0_2_1"/></StgValue>
</operation>

<operation id="848" st_id="15" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.0_ifconv:39  %tmp_9640_0_2_2 = mul i16 %tmp_63_cast, %tmp_107_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_0_2_2"/></StgValue>
</operation>

<operation id="849" st_id="15" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="731" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.1_ifconv:7  %tmp_9640_1 = mul i16 %tmp_67_cast, %tmp_91_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_1"/></StgValue>
</operation>

<operation id="850" st_id="15" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="735" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.1_ifconv:11  %tmp_9640_1_0_1 = mul i16 %tmp_69_cast, %tmp_93_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_1_0_1"/></StgValue>
</operation>

<operation id="851" st_id="15" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="739" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.1_ifconv:15  %tmp_9640_1_0_2 = mul i16 %tmp_71_cast, %tmp_95_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_1_0_2"/></StgValue>
</operation>

<operation id="852" st_id="15" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="743" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.1_ifconv:19  %tmp_9640_1_1 = mul i16 %tmp_74_cast, %tmp_97_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_1_1"/></StgValue>
</operation>

<operation id="853" st_id="15" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="747" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.1_ifconv:23  %tmp_9640_1_1_1 = mul i16 %tmp_76_cast, %tmp_99_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_1_1_1"/></StgValue>
</operation>

<operation id="854" st_id="15" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="751" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.1_ifconv:27  %tmp_9640_1_1_2 = mul i16 %tmp_79_cast, %tmp_101_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_1_1_2"/></StgValue>
</operation>

<operation id="855" st_id="15" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="755" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.1_ifconv:31  %tmp_9640_1_2 = mul i16 %tmp_81_cast, %tmp_103_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_1_2"/></StgValue>
</operation>

<operation id="856" st_id="15" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="759" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.1_ifconv:35  %tmp_9640_1_2_1 = mul i16 %tmp_83_cast, %tmp_105_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_1_2_1"/></StgValue>
</operation>

<operation id="857" st_id="15" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="763" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.1_ifconv:39  %tmp_9640_1_2_2 = mul i16 %tmp_85_cast, %tmp_107_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_1_2_2"/></StgValue>
</operation>

<operation id="858" st_id="15" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="964" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.2_ifconv:7  %tmp_9640_2 = mul i16 %tmp_89_cast, %tmp_91_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_2"/></StgValue>
</operation>

<operation id="859" st_id="15" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="968" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.2_ifconv:11  %tmp_9640_2_0_1 = mul i16 %tmp_92_cast, %tmp_93_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_2_0_1"/></StgValue>
</operation>

<operation id="860" st_id="15" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="972" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.2_ifconv:15  %tmp_9640_2_0_2 = mul i16 %tmp_94_cast, %tmp_95_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_2_0_2"/></StgValue>
</operation>

<operation id="861" st_id="15" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="976" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.2_ifconv:19  %tmp_9640_2_1 = mul i16 %tmp_96_cast, %tmp_97_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_2_1"/></StgValue>
</operation>

<operation id="862" st_id="15" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="980" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.2_ifconv:23  %tmp_9640_2_1_1 = mul i16 %tmp_98_cast, %tmp_99_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_2_1_1"/></StgValue>
</operation>

<operation id="863" st_id="15" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="984" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.2_ifconv:27  %tmp_9640_2_1_2 = mul i16 %tmp_100_cast, %tmp_101_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_2_1_2"/></StgValue>
</operation>

<operation id="864" st_id="15" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="988" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.2_ifconv:31  %tmp_9640_2_2 = mul i16 %tmp_102_cast, %tmp_103_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_2_2"/></StgValue>
</operation>

<operation id="865" st_id="15" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="992" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.2_ifconv:35  %tmp_9640_2_2_1 = mul i16 %tmp_104_cast, %tmp_105_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_2_2_1"/></StgValue>
</operation>

<operation id="866" st_id="15" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="996" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5.i502.preheader.2_ifconv:39  %tmp_9640_2_2_2 = mul i16 %tmp_106_cast, %tmp_107_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9640_2_2_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="867" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
bb5.i502.preheader.0_ifconv:8  %tmp_37 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_36, i8 0) ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="868" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="25" op_0_bw="24">
<![CDATA[
bb5.i502.preheader.0_ifconv:9  %sum_V_9_cast = sext i24 %tmp_37 to i25         ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_V_9_cast"/></StgValue>
</operation>

<operation id="869" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
bb5.i502.preheader.0_ifconv:12  %tmp_40 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_9640_0_0_1, i8 0) ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="870" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="507" bw="25" op_0_bw="24">
<![CDATA[
bb5.i502.preheader.0_ifconv:13  %temp_V_cast = sext i24 %tmp_40 to i25          ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="temp_V_cast"/></StgValue>
</operation>

<operation id="871" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
bb5.i502.preheader.0_ifconv:16  %tmp_41 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_9640_0_0_2, i8 0) ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="872" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="25" op_0_bw="24">
<![CDATA[
bb5.i502.preheader.0_ifconv:17  %temp_V_2_cast = sext i24 %tmp_41 to i25        ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="temp_V_2_cast"/></StgValue>
</operation>

<operation id="873" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
bb5.i502.preheader.0_ifconv:20  %tmp_42 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_9640_0_1, i8 0) ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="874" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="515" bw="26" op_0_bw="24">
<![CDATA[
bb5.i502.preheader.0_ifconv:21  %temp_V_3_cast = sext i24 %tmp_42 to i26        ; <i26> [#uses=1]

]]></node>
<StgValue><ssdm name="temp_V_3_cast"/></StgValue>
</operation>

<operation id="875" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
bb5.i502.preheader.0_ifconv:24  %tmp_43 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_9640_0_1_1, i8 0) ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="876" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="519" bw="25" op_0_bw="24">
<![CDATA[
bb5.i502.preheader.0_ifconv:25  %temp_V_4_cast = sext i24 %tmp_43 to i25        ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="temp_V_4_cast"/></StgValue>
</operation>

<operation id="877" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="522" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
bb5.i502.preheader.0_ifconv:28  %tmp_44 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_9640_0_1_2, i8 0) ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="878" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="523" bw="25" op_0_bw="24">
<![CDATA[
bb5.i502.preheader.0_ifconv:29  %temp_V_5_cast = sext i24 %tmp_44 to i25        ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="temp_V_5_cast"/></StgValue>
</operation>

<operation id="879" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="526" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
bb5.i502.preheader.0_ifconv:32  %tmp_45 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_9640_0_2, i8 0) ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="880" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="527" bw="25" op_0_bw="24">
<![CDATA[
bb5.i502.preheader.0_ifconv:33  %temp_V_6_cast = sext i24 %tmp_45 to i25        ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="temp_V_6_cast"/></StgValue>
</operation>

<operation id="881" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="530" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
bb5.i502.preheader.0_ifconv:36  %tmp_47 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_9640_0_2_1, i8 0) ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="882" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="531" bw="25" op_0_bw="24">
<![CDATA[
bb5.i502.preheader.0_ifconv:37  %temp_V_7_cast = sext i24 %tmp_47 to i25        ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="temp_V_7_cast"/></StgValue>
</operation>

<operation id="883" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
bb5.i502.preheader.0_ifconv:40  %tmp_48 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_9640_0_2_2, i8 0) ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="884" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="535" bw="25" op_0_bw="24">
<![CDATA[
bb5.i502.preheader.0_ifconv:41  %temp_V_8_cast = sext i24 %tmp_48 to i25        ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="temp_V_8_cast"/></StgValue>
</operation>

<operation id="885" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="536" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
bb5.i502.preheader.0_ifconv:42  %tmp28 = add i25 %temp_V_6_cast, %temp_V_7_cast ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="886" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="537" bw="26" op_0_bw="25">
<![CDATA[
bb5.i502.preheader.0_ifconv:43  %tmp28_cast = sext i25 %tmp28 to i26            ; <i26> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp28_cast"/></StgValue>
</operation>

<operation id="887" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="538" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
bb5.i502.preheader.0_ifconv:44  %tmp29 = add i25 %temp_V_5_cast, %temp_V_4_cast ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="888" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="26" op_0_bw="25">
<![CDATA[
bb5.i502.preheader.0_ifconv:45  %tmp29_cast = sext i25 %tmp29 to i26            ; <i26> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp29_cast"/></StgValue>
</operation>

<operation id="889" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="540" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
bb5.i502.preheader.0_ifconv:46  %tmp30 = add i26 %tmp29_cast, %tmp28_cast       ; <i26> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="890" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="542" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
bb5.i502.preheader.0_ifconv:48  %tmp31 = add i25 %sum_V_9_cast, %temp_V_cast    ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="891" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="544" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
bb5.i502.preheader.0_ifconv:50  %tmp32 = add i25 %temp_V_2_cast, %temp_V_8_cast ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="892" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="26" op_0_bw="25">
<![CDATA[
bb5.i502.preheader.0_ifconv:51  %tmp32_cast = sext i25 %tmp32 to i26            ; <i26> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp32_cast"/></StgValue>
</operation>

<operation id="893" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
bb5.i502.preheader.0_ifconv:52  %tmp33 = add i26 %tmp32_cast, %temp_V_3_cast    ; <i26> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="894" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="732" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
bb5.i502.preheader.1_ifconv:8  %tmp_49 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_9640_1, i8 0) ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="895" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="733" bw="25" op_0_bw="24">
<![CDATA[
bb5.i502.preheader.1_ifconv:9  %sum_V_10_cast = sext i24 %tmp_49 to i25        ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_V_10_cast"/></StgValue>
</operation>

<operation id="896" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="736" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
bb5.i502.preheader.1_ifconv:12  %tmp_51 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_9640_1_0_1, i8 0) ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="897" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="737" bw="25" op_0_bw="24">
<![CDATA[
bb5.i502.preheader.1_ifconv:13  %temp_V_9_cast = sext i24 %tmp_51 to i25        ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="temp_V_9_cast"/></StgValue>
</operation>

<operation id="898" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="740" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
bb5.i502.preheader.1_ifconv:16  %tmp_52 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_9640_1_0_2, i8 0) ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="899" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="741" bw="25" op_0_bw="24">
<![CDATA[
bb5.i502.preheader.1_ifconv:17  %temp_V_10_cast = sext i24 %tmp_52 to i25       ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="temp_V_10_cast"/></StgValue>
</operation>

<operation id="900" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="744" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
bb5.i502.preheader.1_ifconv:20  %tmp_53 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_9640_1_1, i8 0) ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="901" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="745" bw="26" op_0_bw="24">
<![CDATA[
bb5.i502.preheader.1_ifconv:21  %temp_V_11_cast = sext i24 %tmp_53 to i26       ; <i26> [#uses=1]

]]></node>
<StgValue><ssdm name="temp_V_11_cast"/></StgValue>
</operation>

<operation id="902" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="748" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
bb5.i502.preheader.1_ifconv:24  %tmp_54 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_9640_1_1_1, i8 0) ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="903" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="749" bw="25" op_0_bw="24">
<![CDATA[
bb5.i502.preheader.1_ifconv:25  %temp_V_12_cast = sext i24 %tmp_54 to i25       ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="temp_V_12_cast"/></StgValue>
</operation>

<operation id="904" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="752" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
bb5.i502.preheader.1_ifconv:28  %tmp_55 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_9640_1_1_2, i8 0) ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="905" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="753" bw="25" op_0_bw="24">
<![CDATA[
bb5.i502.preheader.1_ifconv:29  %temp_V_13_cast = sext i24 %tmp_55 to i25       ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="temp_V_13_cast"/></StgValue>
</operation>

<operation id="906" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="756" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
bb5.i502.preheader.1_ifconv:32  %tmp_56 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_9640_1_2, i8 0) ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="907" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="757" bw="25" op_0_bw="24">
<![CDATA[
bb5.i502.preheader.1_ifconv:33  %temp_V_14_cast = sext i24 %tmp_56 to i25       ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="temp_V_14_cast"/></StgValue>
</operation>

<operation id="908" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="760" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
bb5.i502.preheader.1_ifconv:36  %tmp_58 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_9640_1_2_1, i8 0) ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="909" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="761" bw="25" op_0_bw="24">
<![CDATA[
bb5.i502.preheader.1_ifconv:37  %temp_V_15_cast = sext i24 %tmp_58 to i25       ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="temp_V_15_cast"/></StgValue>
</operation>

<operation id="910" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="764" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
bb5.i502.preheader.1_ifconv:40  %tmp_60 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_9640_1_2_2, i8 0) ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="911" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="765" bw="25" op_0_bw="24">
<![CDATA[
bb5.i502.preheader.1_ifconv:41  %temp_V_16_cast = sext i24 %tmp_60 to i25       ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="temp_V_16_cast"/></StgValue>
</operation>

<operation id="912" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="766" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
bb5.i502.preheader.1_ifconv:42  %tmp41 = add i25 %temp_V_14_cast, %temp_V_15_cast ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="913" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="767" bw="26" op_0_bw="25">
<![CDATA[
bb5.i502.preheader.1_ifconv:43  %tmp41_cast = sext i25 %tmp41 to i26            ; <i26> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp41_cast"/></StgValue>
</operation>

<operation id="914" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="768" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
bb5.i502.preheader.1_ifconv:44  %tmp42 = add i25 %temp_V_13_cast, %temp_V_12_cast ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="915" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="769" bw="26" op_0_bw="25">
<![CDATA[
bb5.i502.preheader.1_ifconv:45  %tmp42_cast = sext i25 %tmp42 to i26            ; <i26> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp42_cast"/></StgValue>
</operation>

<operation id="916" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="770" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
bb5.i502.preheader.1_ifconv:46  %tmp43 = add i26 %tmp42_cast, %tmp41_cast       ; <i26> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="917" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="772" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
bb5.i502.preheader.1_ifconv:48  %tmp44 = add i25 %sum_V_10_cast, %temp_V_9_cast ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="918" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="774" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
bb5.i502.preheader.1_ifconv:50  %tmp45 = add i25 %temp_V_10_cast, %temp_V_16_cast ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="919" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="775" bw="26" op_0_bw="25">
<![CDATA[
bb5.i502.preheader.1_ifconv:51  %tmp45_cast = sext i25 %tmp45 to i26            ; <i26> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp45_cast"/></StgValue>
</operation>

<operation id="920" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="776" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
bb5.i502.preheader.1_ifconv:52  %tmp46 = add i26 %tmp45_cast, %temp_V_11_cast   ; <i26> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="921" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="965" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
bb5.i502.preheader.2_ifconv:8  %tmp_62 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_9640_2, i8 0) ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="922" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="966" bw="25" op_0_bw="24">
<![CDATA[
bb5.i502.preheader.2_ifconv:9  %sum_V_11_cast = sext i24 %tmp_62 to i25        ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_V_11_cast"/></StgValue>
</operation>

<operation id="923" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="969" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
bb5.i502.preheader.2_ifconv:12  %tmp_63 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_9640_2_0_1, i8 0) ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="924" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="970" bw="25" op_0_bw="24">
<![CDATA[
bb5.i502.preheader.2_ifconv:13  %temp_V_17_cast = sext i24 %tmp_63 to i25       ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="temp_V_17_cast"/></StgValue>
</operation>

<operation id="925" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="973" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
bb5.i502.preheader.2_ifconv:16  %tmp_64 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_9640_2_0_2, i8 0) ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="926" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="974" bw="25" op_0_bw="24">
<![CDATA[
bb5.i502.preheader.2_ifconv:17  %temp_V_18_cast = sext i24 %tmp_64 to i25       ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="temp_V_18_cast"/></StgValue>
</operation>

<operation id="927" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="977" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
bb5.i502.preheader.2_ifconv:20  %tmp_65 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_9640_2_1, i8 0) ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="928" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="978" bw="26" op_0_bw="24">
<![CDATA[
bb5.i502.preheader.2_ifconv:21  %temp_V_19_cast = sext i24 %tmp_65 to i26       ; <i26> [#uses=1]

]]></node>
<StgValue><ssdm name="temp_V_19_cast"/></StgValue>
</operation>

<operation id="929" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="981" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
bb5.i502.preheader.2_ifconv:24  %tmp_66 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_9640_2_1_1, i8 0) ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="930" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="982" bw="25" op_0_bw="24">
<![CDATA[
bb5.i502.preheader.2_ifconv:25  %temp_V_20_cast = sext i24 %tmp_66 to i25       ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="temp_V_20_cast"/></StgValue>
</operation>

<operation id="931" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="985" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
bb5.i502.preheader.2_ifconv:28  %tmp_67 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_9640_2_1_2, i8 0) ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="932" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="986" bw="25" op_0_bw="24">
<![CDATA[
bb5.i502.preheader.2_ifconv:29  %temp_V_21_cast = sext i24 %tmp_67 to i25       ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="temp_V_21_cast"/></StgValue>
</operation>

<operation id="933" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="989" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
bb5.i502.preheader.2_ifconv:32  %tmp_68 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_9640_2_2, i8 0) ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="934" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="990" bw="25" op_0_bw="24">
<![CDATA[
bb5.i502.preheader.2_ifconv:33  %temp_V_22_cast = sext i24 %tmp_68 to i25       ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="temp_V_22_cast"/></StgValue>
</operation>

<operation id="935" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="993" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
bb5.i502.preheader.2_ifconv:36  %tmp_69 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_9640_2_2_1, i8 0) ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="936" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="994" bw="25" op_0_bw="24">
<![CDATA[
bb5.i502.preheader.2_ifconv:37  %temp_V_23_cast = sext i24 %tmp_69 to i25       ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="temp_V_23_cast"/></StgValue>
</operation>

<operation id="937" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="997" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
bb5.i502.preheader.2_ifconv:40  %tmp_70 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_9640_2_2_2, i8 0) ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="938" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="998" bw="25" op_0_bw="24">
<![CDATA[
bb5.i502.preheader.2_ifconv:41  %temp_V_24_cast = sext i24 %tmp_70 to i25       ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="temp_V_24_cast"/></StgValue>
</operation>

<operation id="939" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="999" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
bb5.i502.preheader.2_ifconv:42  %tmp52 = add i25 %temp_V_22_cast, %temp_V_23_cast ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="940" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1000" bw="26" op_0_bw="25">
<![CDATA[
bb5.i502.preheader.2_ifconv:43  %tmp52_cast = sext i25 %tmp52 to i26            ; <i26> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp52_cast"/></StgValue>
</operation>

<operation id="941" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1001" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
bb5.i502.preheader.2_ifconv:44  %tmp53 = add i25 %temp_V_21_cast, %temp_V_20_cast ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="942" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1002" bw="26" op_0_bw="25">
<![CDATA[
bb5.i502.preheader.2_ifconv:45  %tmp53_cast = sext i25 %tmp53 to i26            ; <i26> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp53_cast"/></StgValue>
</operation>

<operation id="943" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1003" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
bb5.i502.preheader.2_ifconv:46  %tmp54 = add i26 %tmp53_cast, %tmp52_cast       ; <i26> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>

<operation id="944" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1005" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
bb5.i502.preheader.2_ifconv:48  %tmp55 = add i25 %sum_V_11_cast, %temp_V_17_cast ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>

<operation id="945" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1007" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
bb5.i502.preheader.2_ifconv:50  %tmp56 = add i25 %temp_V_18_cast, %temp_V_24_cast ; <i25> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>

<operation id="946" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1008" bw="26" op_0_bw="25">
<![CDATA[
bb5.i502.preheader.2_ifconv:51  %tmp56_cast = sext i25 %tmp56 to i26            ; <i26> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp56_cast"/></StgValue>
</operation>

<operation id="947" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1009" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
bb5.i502.preheader.2_ifconv:52  %tmp57 = add i26 %tmp56_cast, %temp_V_19_cast   ; <i26> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="948" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="541" bw="28" op_0_bw="26">
<![CDATA[
bb5.i502.preheader.0_ifconv:47  %tmp30_cast = sext i26 %tmp30 to i28            ; <i28> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp30_cast"/></StgValue>
</operation>

<operation id="949" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="543" bw="27" op_0_bw="25">
<![CDATA[
bb5.i502.preheader.0_ifconv:49  %tmp31_cast = sext i25 %tmp31 to i27            ; <i27> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp31_cast"/></StgValue>
</operation>

<operation id="950" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="27" op_0_bw="26">
<![CDATA[
bb5.i502.preheader.0_ifconv:53  %tmp33_cast = sext i26 %tmp33 to i27            ; <i27> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp33_cast"/></StgValue>
</operation>

<operation id="951" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
bb5.i502.preheader.0_ifconv:54  %tmp34 = add i27 %tmp33_cast, %tmp31_cast       ; <i27> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="952" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="549" bw="28" op_0_bw="27">
<![CDATA[
bb5.i502.preheader.0_ifconv:55  %tmp34_cast = sext i27 %tmp34 to i28            ; <i28> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp34_cast"/></StgValue>
</operation>

<operation id="953" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="550" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
bb5.i502.preheader.0_ifconv:56  %sum_V = add i28 %tmp34_cast, %tmp30_cast       ; <i28> [#uses=3]

]]></node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>

<operation id="954" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="551" bw="20" op_0_bw="20" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb5.i502.preheader.0_ifconv:57  %tmp_57 = call i20 @_ssdm_op_PartSelect.i20.i28.i32.i32(i28 %sum_V, i32 8, i32 27) ; <i20> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="955" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="553" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
bb5.i502.preheader.0_ifconv:59  %tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i28.i32(i28 %sum_V, i32 27) ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="956" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="554" bw="8" op_0_bw="28">
<![CDATA[
bb5.i502.preheader.0_ifconv:60  %tmp_61 = trunc i28 %sum_V to i8                ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="957" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="771" bw="28" op_0_bw="26">
<![CDATA[
bb5.i502.preheader.1_ifconv:47  %tmp43_cast = sext i26 %tmp43 to i28            ; <i28> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp43_cast"/></StgValue>
</operation>

<operation id="958" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="773" bw="27" op_0_bw="25">
<![CDATA[
bb5.i502.preheader.1_ifconv:49  %tmp44_cast = sext i25 %tmp44 to i27            ; <i27> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp44_cast"/></StgValue>
</operation>

<operation id="959" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="777" bw="27" op_0_bw="26">
<![CDATA[
bb5.i502.preheader.1_ifconv:53  %tmp46_cast = sext i26 %tmp46 to i27            ; <i27> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp46_cast"/></StgValue>
</operation>

<operation id="960" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="778" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
bb5.i502.preheader.1_ifconv:54  %tmp47 = add i27 %tmp46_cast, %tmp44_cast       ; <i27> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="961" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="779" bw="28" op_0_bw="27">
<![CDATA[
bb5.i502.preheader.1_ifconv:55  %tmp47_cast = sext i27 %tmp47 to i28            ; <i28> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp47_cast"/></StgValue>
</operation>

<operation id="962" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="780" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
bb5.i502.preheader.1_ifconv:56  %sum_V_1 = add i28 %tmp47_cast, %tmp43_cast     ; <i28> [#uses=3]

]]></node>
<StgValue><ssdm name="sum_V_1"/></StgValue>
</operation>

<operation id="963" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="781" bw="20" op_0_bw="20" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb5.i502.preheader.1_ifconv:57  %tmp_78 = call i20 @_ssdm_op_PartSelect.i20.i28.i32.i32(i28 %sum_V_1, i32 8, i32 27) ; <i20> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="964" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="783" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
bb5.i502.preheader.1_ifconv:59  %tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i28.i32(i28 %sum_V_1, i32 27) ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="965" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="784" bw="8" op_0_bw="28">
<![CDATA[
bb5.i502.preheader.1_ifconv:60  %tmp_80 = trunc i28 %sum_V_1 to i8              ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="966" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1004" bw="28" op_0_bw="26">
<![CDATA[
bb5.i502.preheader.2_ifconv:47  %tmp54_cast = sext i26 %tmp54 to i28            ; <i28> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp54_cast"/></StgValue>
</operation>

<operation id="967" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="27" op_0_bw="25">
<![CDATA[
bb5.i502.preheader.2_ifconv:49  %tmp55_cast = sext i25 %tmp55 to i27            ; <i27> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp55_cast"/></StgValue>
</operation>

<operation id="968" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1010" bw="27" op_0_bw="26">
<![CDATA[
bb5.i502.preheader.2_ifconv:53  %tmp57_cast = sext i26 %tmp57 to i27            ; <i27> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp57_cast"/></StgValue>
</operation>

<operation id="969" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1011" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
bb5.i502.preheader.2_ifconv:54  %tmp58 = add i27 %tmp57_cast, %tmp55_cast       ; <i27> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>

<operation id="970" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1012" bw="28" op_0_bw="27">
<![CDATA[
bb5.i502.preheader.2_ifconv:55  %tmp58_cast = sext i27 %tmp58 to i28            ; <i28> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp58_cast"/></StgValue>
</operation>

<operation id="971" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1013" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
bb5.i502.preheader.2_ifconv:56  %sum_V_2 = add i28 %tmp58_cast, %tmp54_cast     ; <i28> [#uses=3]

]]></node>
<StgValue><ssdm name="sum_V_2"/></StgValue>
</operation>

<operation id="972" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1014" bw="20" op_0_bw="20" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb5.i502.preheader.2_ifconv:57  %tmp_87 = call i20 @_ssdm_op_PartSelect.i20.i28.i32.i32(i28 %sum_V_2, i32 8, i32 27) ; <i20> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="973" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1016" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
bb5.i502.preheader.2_ifconv:59  %tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i28.i32(i28 %sum_V_2, i32 27) ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="974" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1017" bw="8" op_0_bw="28">
<![CDATA[
bb5.i502.preheader.2_ifconv:60  %tmp_89 = trunc i28 %sum_V_2 to i8              ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="975" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="552" bw="32" op_0_bw="20">
<![CDATA[
bb5.i502.preheader.0_ifconv:58  %ret_V = sext i20 %tmp_57 to i32                ; <i32> [#uses=3]

]]></node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="976" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="937">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb5.i502.preheader.0_ifconv:61  %ret_V_1 = add nsw i32 %ret_V, 1                ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="977" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb5.i502.preheader.0_ifconv:62  %tmp_38 = icmp eq i8 %tmp_61, 0                 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="978" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="935">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="557" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb5.i502.preheader.0_ifconv:63  %p_i = select i1 %tmp_38, i32 %ret_V, i32 %ret_V_1 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_i"/></StgValue>
</operation>

<operation id="979" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="558" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb5.i502.preheader.0_ifconv:64  %ret_V_2 = select i1 %tmp_59, i32 %p_i, i32 %ret_V ; <i32> [#uses=3]

]]></node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="980" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="559" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb5.i502.preheader.0_ifconv:65  %tr2 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %ret_V_2, i32 8, i32 31) ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tr2"/></StgValue>
</operation>

<operation id="981" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="561" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb5.i502.preheader.0_ifconv:67  %tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_2, i32 31) ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="982" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="562" bw="8" op_0_bw="32">
<![CDATA[
bb5.i502.preheader.0_ifconv:68  %tmp_73 = trunc i32 %ret_V_2 to i8              ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="983" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="782" bw="32" op_0_bw="20">
<![CDATA[
bb5.i502.preheader.1_ifconv:58  %ret_V_3 = sext i20 %tmp_78 to i32              ; <i32> [#uses=3]

]]></node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="984" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="940">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb5.i502.preheader.1_ifconv:61  %ret_V_4 = add nsw i32 %ret_V_3, 1              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="985" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="939">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="786" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb5.i502.preheader.1_ifconv:62  %tmp_90_1 = icmp eq i8 %tmp_80, 0               ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_90_1"/></StgValue>
</operation>

<operation id="986" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="938">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="787" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb5.i502.preheader.1_ifconv:63  %p_i_1 = select i1 %tmp_90_1, i32 %ret_V_3, i32 %ret_V_4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_i_1"/></StgValue>
</operation>

<operation id="987" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="788" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb5.i502.preheader.1_ifconv:64  %ret_V_5 = select i1 %tmp_79, i32 %p_i_1, i32 %ret_V_3 ; <i32> [#uses=3]

]]></node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="988" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="789" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb5.i502.preheader.1_ifconv:65  %tr3 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %ret_V_5, i32 8, i32 31) ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tr3"/></StgValue>
</operation>

<operation id="989" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="791" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb5.i502.preheader.1_ifconv:67  %tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_5, i32 31) ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="990" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="792" bw="8" op_0_bw="32">
<![CDATA[
bb5.i502.preheader.1_ifconv:68  %tmp_82 = trunc i32 %ret_V_5 to i8              ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="991" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1015" bw="32" op_0_bw="20">
<![CDATA[
bb5.i502.preheader.2_ifconv:58  %ret_V_6 = sext i20 %tmp_87 to i32              ; <i32> [#uses=3]

]]></node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="992" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="943">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
<literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb5.i502.preheader.2_ifconv:61  %ret_V_7 = add nsw i32 %ret_V_6, 1              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="993" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="942">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
<literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1019" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb5.i502.preheader.2_ifconv:62  %tmp_90_2 = icmp eq i8 %tmp_89, 0               ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_90_2"/></StgValue>
</operation>

<operation id="994" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="941">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
<literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1020" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb5.i502.preheader.2_ifconv:63  %p_i_2 = select i1 %tmp_90_2, i32 %ret_V_6, i32 %ret_V_7 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_i_2"/></StgValue>
</operation>

<operation id="995" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1021" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb5.i502.preheader.2_ifconv:64  %ret_V_8 = select i1 %tmp_88, i32 %p_i_2, i32 %ret_V_6 ; <i32> [#uses=3]

]]></node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="996" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1022" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb5.i502.preheader.2_ifconv:65  %tr4 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %ret_V_8, i32 8, i32 31) ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tr4"/></StgValue>
</operation>

<operation id="997" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1024" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb5.i502.preheader.2_ifconv:67  %tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_8, i32 31) ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="998" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1025" bw="8" op_0_bw="32">
<![CDATA[
bb5.i502.preheader.2_ifconv:68  %tmp_91 = trunc i32 %ret_V_8 to i8              ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="999" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="560" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
bb5.i502.preheader.0_ifconv:66  %icmp2 = icmp slt i24 %tr2, 1                   ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="icmp2"/></StgValue>
</operation>

<operation id="1000" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="563" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb5.i502.preheader.0_ifconv:69  %tmp_3_i = select i1 %tmp_72, i8 0, i8 %tmp_73  ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="1001" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="564" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb5.i502.preheader.0_ifconv:70  %temp_1 = select i1 %icmp2, i8 %tmp_3_i, i8 -1  ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="1002" st_id="19" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="565" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb5.i502.preheader.0_ifconv:71  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %p_dst_data_stream_0_V, i8 %temp_1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1003" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="566" bw="0" op_0_bw="0">
<![CDATA[
bb5.i502.preheader.0_ifconv:72  br label %bb99.0_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1004" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="790" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
bb5.i502.preheader.1_ifconv:66  %icmp3 = icmp slt i24 %tr3, 1                   ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="icmp3"/></StgValue>
</operation>

<operation id="1005" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="793" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb5.i502.preheader.1_ifconv:69  %tmp_3_i2 = select i1 %tmp_81, i8 0, i8 %tmp_82 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_3_i2"/></StgValue>
</operation>

<operation id="1006" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="794" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb5.i502.preheader.1_ifconv:70  %temp_5 = select i1 %icmp3, i8 %tmp_3_i2, i8 -1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="temp_5"/></StgValue>
</operation>

<operation id="1007" st_id="19" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="795" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb5.i502.preheader.1_ifconv:71  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %p_dst_data_stream_1_V, i8 %temp_5)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1008" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="796" bw="0" op_0_bw="0">
<![CDATA[
bb5.i502.preheader.1_ifconv:72  br label %bb99.1_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1009" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1023" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
bb5.i502.preheader.2_ifconv:66  %icmp4 = icmp slt i24 %tr4, 1                   ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="icmp4"/></StgValue>
</operation>

<operation id="1010" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1026" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb5.i502.preheader.2_ifconv:69  %tmp_3_i3 = select i1 %tmp_90, i8 0, i8 %tmp_91 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_3_i3"/></StgValue>
</operation>

<operation id="1011" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1027" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb5.i502.preheader.2_ifconv:70  %temp_9 = select i1 %icmp4, i8 %tmp_3_i3, i8 -1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="temp_9"/></StgValue>
</operation>

<operation id="1012" st_id="19" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1028" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb5.i502.preheader.2_ifconv:71  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %p_dst_data_stream_2_V, i8 %temp_9)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1013" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1029" bw="0" op_0_bw="0">
<![CDATA[
bb5.i502.preheader.2_ifconv:72  br label %bb99.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1014" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1043" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
bb104:0  %empty_112 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str34, i32 %tmp) ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="1015" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1044" bw="0" op_0_bw="0">
<![CDATA[
bb104:1  br label %bb106

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
