0.6
2018.3
Dec  6 2018
23:39:36
/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sim_1/new/test_top.v,1552580825,verilog,,,,test_top,,,,,,,,
/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/DM.v,1552577714,verilog,,/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/EX-MEM.v,,DM,,,,,,,,
/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/EX-MEM.v,1539521074,verilog,,/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/ID-EX.v,,EX_MEM,,,,,,,,
/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/ID-EX.v,1539521074,verilog,,/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/IF-ID.v,,ID_EX,,,,,,,,
/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/IF-ID.v,1539521074,verilog,,/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/IM.v,,IF_ID,,,,,,,,
/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/IM.v,1552566460,verilog,,/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/IR_Extern.v,,IM,,,,,,,,
/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/IR_Extern.v,1552565707,verilog,,/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/MEM-WB.v,,IR_Extern,,,,,,,,
/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/MEM-WB.v,1539521074,verilog,,/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/RegFileRead.v,,MEM_WB,,,,,,,,
/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/RegFileRead.v,1539521074,verilog,,/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/RegFileWrite.v,,RegFileRead,,,,,,,,
/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/RegFileWrite.v,1539521074,verilog,,/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/RegFiletoALU.v,,RegFileWrite,,,,,,,,
/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/RegFiletoALU.v,1539521074,verilog,,/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/SwitchFrequency.v,,RegFiletoALU,,,,,,,,
/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/SwitchFrequency.v,1539521074,verilog,,/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/TopLayer.v,,SwitchFreq,,,,,,,,
/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/TopLayer.v,1552565930,verilog,,/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/alu.v,,TopLayer,,,,,,,,
/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/alu.v,1539521074,verilog,,/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/branch_halt.v,,ALU,,,,,,,,
/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/branch_halt.v,1539521074,verilog,,/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/buffer.v,,branch_halt,,,,,,,,
/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/buffer.v,1539521074,verilog,,/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/controll.v,,buffer,,,,,,,,
/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/controll.v,1552565708,verilog,,/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/counter.v,,control,,,,,,,,
/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/counter.v,1539521074,verilog,,/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/ctrl2.v,,counter,,,,,,,,
/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/ctrl2.v,1539521074,verilog,,/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/ctrl3.v,,ctrl2,,,,,,,,
/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/ctrl3.v,1539521074,verilog,,/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/ctrl4.v,,ctrl3,,,,,,,,
/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/ctrl4.v,1539521074,verilog,,/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/ctrl5.v,,ctrl4,,,,,,,,
/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/ctrl5.v,1539521074,verilog,,/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/decodShowInDisplay.v,,ctrl5,,,,,,,,
/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/decodShowInDisplay.v,1552580288,verilog,,/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/divider.v,,display2,,,,,,,,
/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/divider.v,1539521074,verilog,,/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/halt.v,,divider,,,,,,,,
/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/halt.v,1539521074,verilog,,/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/loaduse.v,,halt,,,,,,,,
/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/loaduse.v,1539521074,verilog,,/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/npc.v,,loaduse,,,,,,,,
/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/npc.v,1539521074,verilog,,/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/pc.v,,npc,,,,,,,,
/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/pc.v,1539521074,verilog,,/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/redirect.v,,pc,,,,,,,,
/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/redirect.v,1539521074,verilog,,/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/regfile.v,,redirect,,,,,,,,
/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/regfile.v,1539521074,verilog,,/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/syacall.v,,regfile,,,,,,,,
/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sources_1/new/syacall.v,1539521074,verilog,,/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/Pipeline_Verilog/project_1/project_1.srcs/sim_1/new/test_top.v,,syscall,,,,,,,,
