

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity flipflop is
Port ( D : in std_logic; 
       Q: out std_logic; 
       EN: in std_logic;
       RESET: in std_logic; 
       CLK: in std_logic
         );
end flipflop;

architecture flipflop_arch of flipflop is

begin
p1: process(CLK,RESET)
begin
    if (RESET = '1') 
    then 
        Q <= '0';
    elsif (CLK'event and CLK = '1') then --elsif (rising_edge(clk)) mÃªme chose
        if (EN = '1') 
        then
            Q <= D;
        end if;
    end if;
end process;


end flipflop_arch;
