;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; D0
D0__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
D0__0__MASK EQU 0x80
D0__0__PC EQU CYREG_PRT0_PC7
D0__0__PORT EQU 0
D0__0__SHIFT EQU 7
D0__AG EQU CYREG_PRT0_AG
D0__AMUX EQU CYREG_PRT0_AMUX
D0__BIE EQU CYREG_PRT0_BIE
D0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
D0__BYP EQU CYREG_PRT0_BYP
D0__CTL EQU CYREG_PRT0_CTL
D0__DM0 EQU CYREG_PRT0_DM0
D0__DM1 EQU CYREG_PRT0_DM1
D0__DM2 EQU CYREG_PRT0_DM2
D0__DR EQU CYREG_PRT0_DR
D0__INP_DIS EQU CYREG_PRT0_INP_DIS
D0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
D0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
D0__LCD_EN EQU CYREG_PRT0_LCD_EN
D0__MASK EQU 0x80
D0__PORT EQU 0
D0__PRT EQU CYREG_PRT0_PRT
D0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
D0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
D0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
D0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
D0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
D0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
D0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
D0__PS EQU CYREG_PRT0_PS
D0__SHIFT EQU 7
D0__SLW EQU CYREG_PRT0_SLW

; PTK
PTK_Counter7__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PTK_Counter7__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
PTK_Counter7__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
PTK_Counter7__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
PTK_Counter7__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
PTK_Counter7__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
PTK_Counter7__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
PTK_Counter7__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
PTK_Counter7__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
PTK_Counter7__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PTK_Counter7__CONTROL_REG EQU CYREG_B1_UDB05_CTL
PTK_Counter7__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
PTK_Counter7__COUNT_REG EQU CYREG_B1_UDB05_CTL
PTK_Counter7__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
PTK_Counter7__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PTK_Counter7__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PTK_Counter7__PERIOD_REG EQU CYREG_B1_UDB05_MSK

; USB
USB_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_arb_int__INTC_MASK EQU 0x400000
USB_arb_int__INTC_NUMBER EQU 22
USB_arb_int__INTC_PRIOR_NUM EQU 4
USB_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USB_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_bus_reset__INTC_MASK EQU 0x800000
USB_bus_reset__INTC_NUMBER EQU 23
USB_bus_reset__INTC_PRIOR_NUM EQU 4
USB_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USB_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USB_Dm__0__MASK EQU 0x80
USB_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USB_Dm__0__PORT EQU 15
USB_Dm__0__SHIFT EQU 7
USB_Dm__AG EQU CYREG_PRT15_AG
USB_Dm__AMUX EQU CYREG_PRT15_AMUX
USB_Dm__BIE EQU CYREG_PRT15_BIE
USB_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USB_Dm__BYP EQU CYREG_PRT15_BYP
USB_Dm__CTL EQU CYREG_PRT15_CTL
USB_Dm__DM0 EQU CYREG_PRT15_DM0
USB_Dm__DM1 EQU CYREG_PRT15_DM1
USB_Dm__DM2 EQU CYREG_PRT15_DM2
USB_Dm__DR EQU CYREG_PRT15_DR
USB_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USB_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USB_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USB_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USB_Dm__MASK EQU 0x80
USB_Dm__PORT EQU 15
USB_Dm__PRT EQU CYREG_PRT15_PRT
USB_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USB_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USB_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USB_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USB_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USB_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USB_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USB_Dm__PS EQU CYREG_PRT15_PS
USB_Dm__SHIFT EQU 7
USB_Dm__SLW EQU CYREG_PRT15_SLW
USB_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USB_Dp__0__MASK EQU 0x40
USB_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USB_Dp__0__PORT EQU 15
USB_Dp__0__SHIFT EQU 6
USB_Dp__AG EQU CYREG_PRT15_AG
USB_Dp__AMUX EQU CYREG_PRT15_AMUX
USB_Dp__BIE EQU CYREG_PRT15_BIE
USB_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USB_Dp__BYP EQU CYREG_PRT15_BYP
USB_Dp__CTL EQU CYREG_PRT15_CTL
USB_Dp__DM0 EQU CYREG_PRT15_DM0
USB_Dp__DM1 EQU CYREG_PRT15_DM1
USB_Dp__DM2 EQU CYREG_PRT15_DM2
USB_Dp__DR EQU CYREG_PRT15_DR
USB_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USB_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USB_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USB_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USB_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USB_Dp__MASK EQU 0x40
USB_Dp__PORT EQU 15
USB_Dp__PRT EQU CYREG_PRT15_PRT
USB_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USB_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USB_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USB_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USB_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USB_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USB_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USB_Dp__PS EQU CYREG_PRT15_PS
USB_Dp__SHIFT EQU 6
USB_Dp__SLW EQU CYREG_PRT15_SLW
USB_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USB_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_dp_int__INTC_MASK EQU 0x1000
USB_dp_int__INTC_NUMBER EQU 12
USB_dp_int__INTC_PRIOR_NUM EQU 4
USB_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USB_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_0__INTC_MASK EQU 0x1000000
USB_ep_0__INTC_NUMBER EQU 24
USB_ep_0__INTC_PRIOR_NUM EQU 4
USB_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USB_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_1__INTC_MASK EQU 0x80
USB_ep_1__INTC_NUMBER EQU 7
USB_ep_1__INTC_PRIOR_NUM EQU 4
USB_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
USB_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_2__INTC_MASK EQU 0x100
USB_ep_2__INTC_NUMBER EQU 8
USB_ep_2__INTC_PRIOR_NUM EQU 4
USB_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
USB_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_3__INTC_MASK EQU 0x200
USB_ep_3__INTC_NUMBER EQU 9
USB_ep_3__INTC_PRIOR_NUM EQU 4
USB_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_9
USB_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_ep_8__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_8__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_8__INTC_MASK EQU 0x400
USB_ep_8__INTC_NUMBER EQU 10
USB_ep_8__INTC_PRIOR_NUM EQU 4
USB_ep_8__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_10
USB_ep_8__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_8__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USB_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USB_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USB_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USB_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USB_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USB_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USB_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USB_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USB_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USB_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USB_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USB_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USB_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USB_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USB_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USB_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USB_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USB_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USB_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USB_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USB_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USB_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USB_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USB_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USB_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USB_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USB_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USB_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USB_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USB_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USB_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USB_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USB_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USB_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USB_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USB_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USB_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USB_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USB_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USB_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USB_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USB_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USB_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USB_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USB_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USB_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USB_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USB_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USB_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USB_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USB_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USB_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USB_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USB_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USB_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USB_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USB_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USB_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USB_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USB_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USB_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USB_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USB_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USB_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USB_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USB_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USB_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USB_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USB_USB__CR0 EQU CYREG_USB_CR0
USB_USB__CR1 EQU CYREG_USB_CR1
USB_USB__CWA EQU CYREG_USB_CWA
USB_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USB_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USB_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USB_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USB_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USB_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USB_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USB_USB__EP0_CR EQU CYREG_USB_EP0_CR
USB_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USB_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USB_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USB_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USB_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USB_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USB_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USB_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USB_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USB_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USB_USB__PM_ACT_MSK EQU 0x01
USB_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USB_USB__PM_STBY_MSK EQU 0x01
USB_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USB_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USB_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USB_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USB_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USB_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USB_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USB_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USB_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USB_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USB_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USB_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USB_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USB_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USB_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USB_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USB_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USB_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USB_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USB_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USB_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USB_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USB_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USB_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USB_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USB_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USB_USB__SOF0 EQU CYREG_USB_SOF0
USB_USB__SOF1 EQU CYREG_USB_SOF1
USB_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USB_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USB_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1
USB_VBUS__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
USB_VBUS__0__MASK EQU 0x20
USB_VBUS__0__PC EQU CYREG_PRT12_PC5
USB_VBUS__0__PORT EQU 12
USB_VBUS__0__SHIFT EQU 5
USB_VBUS__AG EQU CYREG_PRT12_AG
USB_VBUS__BIE EQU CYREG_PRT12_BIE
USB_VBUS__BIT_MASK EQU CYREG_PRT12_BIT_MASK
USB_VBUS__BYP EQU CYREG_PRT12_BYP
USB_VBUS__DM0 EQU CYREG_PRT12_DM0
USB_VBUS__DM1 EQU CYREG_PRT12_DM1
USB_VBUS__DM2 EQU CYREG_PRT12_DM2
USB_VBUS__DR EQU CYREG_PRT12_DR
USB_VBUS__INP_DIS EQU CYREG_PRT12_INP_DIS
USB_VBUS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
USB_VBUS__MASK EQU 0x20
USB_VBUS__PORT EQU 12
USB_VBUS__PRT EQU CYREG_PRT12_PRT
USB_VBUS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
USB_VBUS__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
USB_VBUS__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
USB_VBUS__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
USB_VBUS__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
USB_VBUS__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
USB_VBUS__PS EQU CYREG_PRT12_PS
USB_VBUS__SHIFT EQU 5
USB_VBUS__SIO_CFG EQU CYREG_PRT12_SIO_CFG
USB_VBUS__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
USB_VBUS__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
USB_VBUS__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
USB_VBUS__SLW EQU CYREG_PRT12_SLW

; ADC0
ADC0_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC0_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC0_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC0_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC0_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC0_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC0_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC0_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC0_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC0_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC0_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC0_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC0_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC0_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC0_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC0_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC0_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC0_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC0_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC0_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
ADC0_ExtVref__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
ADC0_ExtVref__0__MASK EQU 0x10
ADC0_ExtVref__0__PC EQU CYREG_PRT0_PC4
ADC0_ExtVref__0__PORT EQU 0
ADC0_ExtVref__0__SHIFT EQU 4
ADC0_ExtVref__AG EQU CYREG_PRT0_AG
ADC0_ExtVref__AMUX EQU CYREG_PRT0_AMUX
ADC0_ExtVref__BIE EQU CYREG_PRT0_BIE
ADC0_ExtVref__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC0_ExtVref__BYP EQU CYREG_PRT0_BYP
ADC0_ExtVref__CTL EQU CYREG_PRT0_CTL
ADC0_ExtVref__DM0 EQU CYREG_PRT0_DM0
ADC0_ExtVref__DM1 EQU CYREG_PRT0_DM1
ADC0_ExtVref__DM2 EQU CYREG_PRT0_DM2
ADC0_ExtVref__DR EQU CYREG_PRT0_DR
ADC0_ExtVref__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC0_ExtVref__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC0_ExtVref__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC0_ExtVref__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC0_ExtVref__MASK EQU 0x10
ADC0_ExtVref__PORT EQU 0
ADC0_ExtVref__PRT EQU CYREG_PRT0_PRT
ADC0_ExtVref__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC0_ExtVref__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC0_ExtVref__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC0_ExtVref__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC0_ExtVref__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC0_ExtVref__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC0_ExtVref__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC0_ExtVref__PS EQU CYREG_PRT0_PS
ADC0_ExtVref__SHIFT EQU 4
ADC0_ExtVref__SLW EQU CYREG_PRT0_SLW
ADC0_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC0_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC0_IRQ__INTC_MASK EQU 0x10
ADC0_IRQ__INTC_NUMBER EQU 4
ADC0_IRQ__INTC_PRIOR_NUM EQU 6
ADC0_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
ADC0_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC0_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Buf0
Buf0__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
Buf0__DRQ_NUMBER EQU 1
Buf0__NUMBEROF_TDS EQU 0
Buf0__PRIORITY EQU 1
Buf0__TERMIN_EN EQU 0
Buf0__TERMIN_SEL EQU 0
Buf0__TERMOUT0_EN EQU 0
Buf0__TERMOUT0_SEL EQU 0
Buf0__TERMOUT1_EN EQU 0
Buf0__TERMOUT1_SEL EQU 0

; Cols
Cols__0__AG EQU CYREG_PRT1_AG
Cols__0__AMUX EQU CYREG_PRT1_AMUX
Cols__0__BIE EQU CYREG_PRT1_BIE
Cols__0__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Cols__0__BYP EQU CYREG_PRT1_BYP
Cols__0__CTL EQU CYREG_PRT1_CTL
Cols__0__DM0 EQU CYREG_PRT1_DM0
Cols__0__DM1 EQU CYREG_PRT1_DM1
Cols__0__DM2 EQU CYREG_PRT1_DM2
Cols__0__DR EQU CYREG_PRT1_DR
Cols__0__INP_DIS EQU CYREG_PRT1_INP_DIS
Cols__0__INTTYPE EQU CYREG_PICU1_INTTYPE0
Cols__0__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Cols__0__LCD_EN EQU CYREG_PRT1_LCD_EN
Cols__0__MASK EQU 0x01
Cols__0__PC EQU CYREG_PRT1_PC0
Cols__0__PORT EQU 1
Cols__0__PRT EQU CYREG_PRT1_PRT
Cols__0__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Cols__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Cols__0__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Cols__0__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Cols__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Cols__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Cols__0__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Cols__0__PS EQU CYREG_PRT1_PS
Cols__0__SHIFT EQU 0
Cols__0__SLW EQU CYREG_PRT1_SLW
Cols__1__AG EQU CYREG_PRT1_AG
Cols__1__AMUX EQU CYREG_PRT1_AMUX
Cols__1__BIE EQU CYREG_PRT1_BIE
Cols__1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Cols__1__BYP EQU CYREG_PRT1_BYP
Cols__1__CTL EQU CYREG_PRT1_CTL
Cols__1__DM0 EQU CYREG_PRT1_DM0
Cols__1__DM1 EQU CYREG_PRT1_DM1
Cols__1__DM2 EQU CYREG_PRT1_DM2
Cols__1__DR EQU CYREG_PRT1_DR
Cols__1__INP_DIS EQU CYREG_PRT1_INP_DIS
Cols__1__INTTYPE EQU CYREG_PICU1_INTTYPE1
Cols__1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Cols__1__LCD_EN EQU CYREG_PRT1_LCD_EN
Cols__1__MASK EQU 0x02
Cols__1__PC EQU CYREG_PRT1_PC1
Cols__1__PORT EQU 1
Cols__1__PRT EQU CYREG_PRT1_PRT
Cols__1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Cols__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Cols__1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Cols__1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Cols__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Cols__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Cols__1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Cols__1__PS EQU CYREG_PRT1_PS
Cols__1__SHIFT EQU 1
Cols__1__SLW EQU CYREG_PRT1_SLW
Cols__10__AG EQU CYREG_PRT3_AG
Cols__10__AMUX EQU CYREG_PRT3_AMUX
Cols__10__BIE EQU CYREG_PRT3_BIE
Cols__10__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Cols__10__BYP EQU CYREG_PRT3_BYP
Cols__10__CTL EQU CYREG_PRT3_CTL
Cols__10__DM0 EQU CYREG_PRT3_DM0
Cols__10__DM1 EQU CYREG_PRT3_DM1
Cols__10__DM2 EQU CYREG_PRT3_DM2
Cols__10__DR EQU CYREG_PRT3_DR
Cols__10__INP_DIS EQU CYREG_PRT3_INP_DIS
Cols__10__INTTYPE EQU CYREG_PICU3_INTTYPE3
Cols__10__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Cols__10__LCD_EN EQU CYREG_PRT3_LCD_EN
Cols__10__MASK EQU 0x08
Cols__10__PC EQU CYREG_PRT3_PC3
Cols__10__PORT EQU 3
Cols__10__PRT EQU CYREG_PRT3_PRT
Cols__10__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Cols__10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Cols__10__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Cols__10__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Cols__10__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Cols__10__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Cols__10__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Cols__10__PS EQU CYREG_PRT3_PS
Cols__10__SHIFT EQU 3
Cols__10__SLW EQU CYREG_PRT3_SLW
Cols__11__AG EQU CYREG_PRT3_AG
Cols__11__AMUX EQU CYREG_PRT3_AMUX
Cols__11__BIE EQU CYREG_PRT3_BIE
Cols__11__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Cols__11__BYP EQU CYREG_PRT3_BYP
Cols__11__CTL EQU CYREG_PRT3_CTL
Cols__11__DM0 EQU CYREG_PRT3_DM0
Cols__11__DM1 EQU CYREG_PRT3_DM1
Cols__11__DM2 EQU CYREG_PRT3_DM2
Cols__11__DR EQU CYREG_PRT3_DR
Cols__11__INP_DIS EQU CYREG_PRT3_INP_DIS
Cols__11__INTTYPE EQU CYREG_PICU3_INTTYPE4
Cols__11__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Cols__11__LCD_EN EQU CYREG_PRT3_LCD_EN
Cols__11__MASK EQU 0x10
Cols__11__PC EQU CYREG_PRT3_PC4
Cols__11__PORT EQU 3
Cols__11__PRT EQU CYREG_PRT3_PRT
Cols__11__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Cols__11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Cols__11__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Cols__11__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Cols__11__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Cols__11__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Cols__11__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Cols__11__PS EQU CYREG_PRT3_PS
Cols__11__SHIFT EQU 4
Cols__11__SLW EQU CYREG_PRT3_SLW
Cols__12__AG EQU CYREG_PRT3_AG
Cols__12__AMUX EQU CYREG_PRT3_AMUX
Cols__12__BIE EQU CYREG_PRT3_BIE
Cols__12__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Cols__12__BYP EQU CYREG_PRT3_BYP
Cols__12__CTL EQU CYREG_PRT3_CTL
Cols__12__DM0 EQU CYREG_PRT3_DM0
Cols__12__DM1 EQU CYREG_PRT3_DM1
Cols__12__DM2 EQU CYREG_PRT3_DM2
Cols__12__DR EQU CYREG_PRT3_DR
Cols__12__INP_DIS EQU CYREG_PRT3_INP_DIS
Cols__12__INTTYPE EQU CYREG_PICU3_INTTYPE5
Cols__12__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Cols__12__LCD_EN EQU CYREG_PRT3_LCD_EN
Cols__12__MASK EQU 0x20
Cols__12__PC EQU CYREG_PRT3_PC5
Cols__12__PORT EQU 3
Cols__12__PRT EQU CYREG_PRT3_PRT
Cols__12__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Cols__12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Cols__12__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Cols__12__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Cols__12__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Cols__12__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Cols__12__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Cols__12__PS EQU CYREG_PRT3_PS
Cols__12__SHIFT EQU 5
Cols__12__SLW EQU CYREG_PRT3_SLW
Cols__13__AG EQU CYREG_PRT3_AG
Cols__13__AMUX EQU CYREG_PRT3_AMUX
Cols__13__BIE EQU CYREG_PRT3_BIE
Cols__13__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Cols__13__BYP EQU CYREG_PRT3_BYP
Cols__13__CTL EQU CYREG_PRT3_CTL
Cols__13__DM0 EQU CYREG_PRT3_DM0
Cols__13__DM1 EQU CYREG_PRT3_DM1
Cols__13__DM2 EQU CYREG_PRT3_DM2
Cols__13__DR EQU CYREG_PRT3_DR
Cols__13__INP_DIS EQU CYREG_PRT3_INP_DIS
Cols__13__INTTYPE EQU CYREG_PICU3_INTTYPE6
Cols__13__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Cols__13__LCD_EN EQU CYREG_PRT3_LCD_EN
Cols__13__MASK EQU 0x40
Cols__13__PC EQU CYREG_PRT3_PC6
Cols__13__PORT EQU 3
Cols__13__PRT EQU CYREG_PRT3_PRT
Cols__13__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Cols__13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Cols__13__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Cols__13__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Cols__13__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Cols__13__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Cols__13__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Cols__13__PS EQU CYREG_PRT3_PS
Cols__13__SHIFT EQU 6
Cols__13__SLW EQU CYREG_PRT3_SLW
Cols__14__AG EQU CYREG_PRT3_AG
Cols__14__AMUX EQU CYREG_PRT3_AMUX
Cols__14__BIE EQU CYREG_PRT3_BIE
Cols__14__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Cols__14__BYP EQU CYREG_PRT3_BYP
Cols__14__CTL EQU CYREG_PRT3_CTL
Cols__14__DM0 EQU CYREG_PRT3_DM0
Cols__14__DM1 EQU CYREG_PRT3_DM1
Cols__14__DM2 EQU CYREG_PRT3_DM2
Cols__14__DR EQU CYREG_PRT3_DR
Cols__14__INP_DIS EQU CYREG_PRT3_INP_DIS
Cols__14__INTTYPE EQU CYREG_PICU3_INTTYPE7
Cols__14__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Cols__14__LCD_EN EQU CYREG_PRT3_LCD_EN
Cols__14__MASK EQU 0x80
Cols__14__PC EQU CYREG_PRT3_PC7
Cols__14__PORT EQU 3
Cols__14__PRT EQU CYREG_PRT3_PRT
Cols__14__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Cols__14__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Cols__14__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Cols__14__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Cols__14__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Cols__14__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Cols__14__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Cols__14__PS EQU CYREG_PRT3_PS
Cols__14__SHIFT EQU 7
Cols__14__SLW EQU CYREG_PRT3_SLW
Cols__15__AG EQU CYREG_PRT15_AG
Cols__15__AMUX EQU CYREG_PRT15_AMUX
Cols__15__BIE EQU CYREG_PRT15_BIE
Cols__15__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Cols__15__BYP EQU CYREG_PRT15_BYP
Cols__15__CTL EQU CYREG_PRT15_CTL
Cols__15__DM0 EQU CYREG_PRT15_DM0
Cols__15__DM1 EQU CYREG_PRT15_DM1
Cols__15__DM2 EQU CYREG_PRT15_DM2
Cols__15__DR EQU CYREG_PRT15_DR
Cols__15__INP_DIS EQU CYREG_PRT15_INP_DIS
Cols__15__INTTYPE EQU CYREG_PICU15_INTTYPE0
Cols__15__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Cols__15__LCD_EN EQU CYREG_PRT15_LCD_EN
Cols__15__MASK EQU 0x01
Cols__15__PC EQU CYREG_IO_PC_PRT15_PC0
Cols__15__PORT EQU 15
Cols__15__PRT EQU CYREG_PRT15_PRT
Cols__15__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Cols__15__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Cols__15__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Cols__15__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Cols__15__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Cols__15__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Cols__15__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Cols__15__PS EQU CYREG_PRT15_PS
Cols__15__SHIFT EQU 0
Cols__15__SLW EQU CYREG_PRT15_SLW
Cols__16__AG EQU CYREG_PRT15_AG
Cols__16__AMUX EQU CYREG_PRT15_AMUX
Cols__16__BIE EQU CYREG_PRT15_BIE
Cols__16__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Cols__16__BYP EQU CYREG_PRT15_BYP
Cols__16__CTL EQU CYREG_PRT15_CTL
Cols__16__DM0 EQU CYREG_PRT15_DM0
Cols__16__DM1 EQU CYREG_PRT15_DM1
Cols__16__DM2 EQU CYREG_PRT15_DM2
Cols__16__DR EQU CYREG_PRT15_DR
Cols__16__INP_DIS EQU CYREG_PRT15_INP_DIS
Cols__16__INTTYPE EQU CYREG_PICU15_INTTYPE1
Cols__16__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Cols__16__LCD_EN EQU CYREG_PRT15_LCD_EN
Cols__16__MASK EQU 0x02
Cols__16__PC EQU CYREG_IO_PC_PRT15_PC1
Cols__16__PORT EQU 15
Cols__16__PRT EQU CYREG_PRT15_PRT
Cols__16__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Cols__16__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Cols__16__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Cols__16__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Cols__16__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Cols__16__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Cols__16__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Cols__16__PS EQU CYREG_PRT15_PS
Cols__16__SHIFT EQU 1
Cols__16__SLW EQU CYREG_PRT15_SLW
Cols__17__AG EQU CYREG_PRT15_AG
Cols__17__AMUX EQU CYREG_PRT15_AMUX
Cols__17__BIE EQU CYREG_PRT15_BIE
Cols__17__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Cols__17__BYP EQU CYREG_PRT15_BYP
Cols__17__CTL EQU CYREG_PRT15_CTL
Cols__17__DM0 EQU CYREG_PRT15_DM0
Cols__17__DM1 EQU CYREG_PRT15_DM1
Cols__17__DM2 EQU CYREG_PRT15_DM2
Cols__17__DR EQU CYREG_PRT15_DR
Cols__17__INP_DIS EQU CYREG_PRT15_INP_DIS
Cols__17__INTTYPE EQU CYREG_PICU15_INTTYPE2
Cols__17__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Cols__17__LCD_EN EQU CYREG_PRT15_LCD_EN
Cols__17__MASK EQU 0x04
Cols__17__PC EQU CYREG_IO_PC_PRT15_PC2
Cols__17__PORT EQU 15
Cols__17__PRT EQU CYREG_PRT15_PRT
Cols__17__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Cols__17__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Cols__17__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Cols__17__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Cols__17__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Cols__17__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Cols__17__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Cols__17__PS EQU CYREG_PRT15_PS
Cols__17__SHIFT EQU 2
Cols__17__SLW EQU CYREG_PRT15_SLW
Cols__18__AG EQU CYREG_PRT15_AG
Cols__18__AMUX EQU CYREG_PRT15_AMUX
Cols__18__BIE EQU CYREG_PRT15_BIE
Cols__18__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Cols__18__BYP EQU CYREG_PRT15_BYP
Cols__18__CTL EQU CYREG_PRT15_CTL
Cols__18__DM0 EQU CYREG_PRT15_DM0
Cols__18__DM1 EQU CYREG_PRT15_DM1
Cols__18__DM2 EQU CYREG_PRT15_DM2
Cols__18__DR EQU CYREG_PRT15_DR
Cols__18__INP_DIS EQU CYREG_PRT15_INP_DIS
Cols__18__INTTYPE EQU CYREG_PICU15_INTTYPE3
Cols__18__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Cols__18__LCD_EN EQU CYREG_PRT15_LCD_EN
Cols__18__MASK EQU 0x08
Cols__18__PC EQU CYREG_IO_PC_PRT15_PC3
Cols__18__PORT EQU 15
Cols__18__PRT EQU CYREG_PRT15_PRT
Cols__18__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Cols__18__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Cols__18__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Cols__18__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Cols__18__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Cols__18__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Cols__18__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Cols__18__PS EQU CYREG_PRT15_PS
Cols__18__SHIFT EQU 3
Cols__18__SLW EQU CYREG_PRT15_SLW
Cols__19__AG EQU CYREG_PRT15_AG
Cols__19__AMUX EQU CYREG_PRT15_AMUX
Cols__19__BIE EQU CYREG_PRT15_BIE
Cols__19__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Cols__19__BYP EQU CYREG_PRT15_BYP
Cols__19__CTL EQU CYREG_PRT15_CTL
Cols__19__DM0 EQU CYREG_PRT15_DM0
Cols__19__DM1 EQU CYREG_PRT15_DM1
Cols__19__DM2 EQU CYREG_PRT15_DM2
Cols__19__DR EQU CYREG_PRT15_DR
Cols__19__INP_DIS EQU CYREG_PRT15_INP_DIS
Cols__19__INTTYPE EQU CYREG_PICU15_INTTYPE4
Cols__19__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Cols__19__LCD_EN EQU CYREG_PRT15_LCD_EN
Cols__19__MASK EQU 0x10
Cols__19__PC EQU CYREG_IO_PC_PRT15_PC4
Cols__19__PORT EQU 15
Cols__19__PRT EQU CYREG_PRT15_PRT
Cols__19__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Cols__19__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Cols__19__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Cols__19__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Cols__19__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Cols__19__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Cols__19__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Cols__19__PS EQU CYREG_PRT15_PS
Cols__19__SHIFT EQU 4
Cols__19__SLW EQU CYREG_PRT15_SLW
Cols__2__AG EQU CYREG_PRT1_AG
Cols__2__AMUX EQU CYREG_PRT1_AMUX
Cols__2__BIE EQU CYREG_PRT1_BIE
Cols__2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Cols__2__BYP EQU CYREG_PRT1_BYP
Cols__2__CTL EQU CYREG_PRT1_CTL
Cols__2__DM0 EQU CYREG_PRT1_DM0
Cols__2__DM1 EQU CYREG_PRT1_DM1
Cols__2__DM2 EQU CYREG_PRT1_DM2
Cols__2__DR EQU CYREG_PRT1_DR
Cols__2__INP_DIS EQU CYREG_PRT1_INP_DIS
Cols__2__INTTYPE EQU CYREG_PICU1_INTTYPE2
Cols__2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Cols__2__LCD_EN EQU CYREG_PRT1_LCD_EN
Cols__2__MASK EQU 0x04
Cols__2__PC EQU CYREG_PRT1_PC2
Cols__2__PORT EQU 1
Cols__2__PRT EQU CYREG_PRT1_PRT
Cols__2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Cols__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Cols__2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Cols__2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Cols__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Cols__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Cols__2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Cols__2__PS EQU CYREG_PRT1_PS
Cols__2__SHIFT EQU 2
Cols__2__SLW EQU CYREG_PRT1_SLW
Cols__20__AG EQU CYREG_PRT15_AG
Cols__20__AMUX EQU CYREG_PRT15_AMUX
Cols__20__BIE EQU CYREG_PRT15_BIE
Cols__20__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Cols__20__BYP EQU CYREG_PRT15_BYP
Cols__20__CTL EQU CYREG_PRT15_CTL
Cols__20__DM0 EQU CYREG_PRT15_DM0
Cols__20__DM1 EQU CYREG_PRT15_DM1
Cols__20__DM2 EQU CYREG_PRT15_DM2
Cols__20__DR EQU CYREG_PRT15_DR
Cols__20__INP_DIS EQU CYREG_PRT15_INP_DIS
Cols__20__INTTYPE EQU CYREG_PICU15_INTTYPE5
Cols__20__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Cols__20__LCD_EN EQU CYREG_PRT15_LCD_EN
Cols__20__MASK EQU 0x20
Cols__20__PC EQU CYREG_IO_PC_PRT15_PC5
Cols__20__PORT EQU 15
Cols__20__PRT EQU CYREG_PRT15_PRT
Cols__20__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Cols__20__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Cols__20__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Cols__20__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Cols__20__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Cols__20__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Cols__20__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Cols__20__PS EQU CYREG_PRT15_PS
Cols__20__SHIFT EQU 5
Cols__20__SLW EQU CYREG_PRT15_SLW
Cols__21__AG EQU CYREG_PRT0_AG
Cols__21__AMUX EQU CYREG_PRT0_AMUX
Cols__21__BIE EQU CYREG_PRT0_BIE
Cols__21__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Cols__21__BYP EQU CYREG_PRT0_BYP
Cols__21__CTL EQU CYREG_PRT0_CTL
Cols__21__DM0 EQU CYREG_PRT0_DM0
Cols__21__DM1 EQU CYREG_PRT0_DM1
Cols__21__DM2 EQU CYREG_PRT0_DM2
Cols__21__DR EQU CYREG_PRT0_DR
Cols__21__INP_DIS EQU CYREG_PRT0_INP_DIS
Cols__21__INTTYPE EQU CYREG_PICU0_INTTYPE0
Cols__21__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Cols__21__LCD_EN EQU CYREG_PRT0_LCD_EN
Cols__21__MASK EQU 0x01
Cols__21__PC EQU CYREG_PRT0_PC0
Cols__21__PORT EQU 0
Cols__21__PRT EQU CYREG_PRT0_PRT
Cols__21__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Cols__21__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Cols__21__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Cols__21__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Cols__21__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Cols__21__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Cols__21__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Cols__21__PS EQU CYREG_PRT0_PS
Cols__21__SHIFT EQU 0
Cols__21__SLW EQU CYREG_PRT0_SLW
Cols__22__AG EQU CYREG_PRT0_AG
Cols__22__AMUX EQU CYREG_PRT0_AMUX
Cols__22__BIE EQU CYREG_PRT0_BIE
Cols__22__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Cols__22__BYP EQU CYREG_PRT0_BYP
Cols__22__CTL EQU CYREG_PRT0_CTL
Cols__22__DM0 EQU CYREG_PRT0_DM0
Cols__22__DM1 EQU CYREG_PRT0_DM1
Cols__22__DM2 EQU CYREG_PRT0_DM2
Cols__22__DR EQU CYREG_PRT0_DR
Cols__22__INP_DIS EQU CYREG_PRT0_INP_DIS
Cols__22__INTTYPE EQU CYREG_PICU0_INTTYPE1
Cols__22__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Cols__22__LCD_EN EQU CYREG_PRT0_LCD_EN
Cols__22__MASK EQU 0x02
Cols__22__PC EQU CYREG_PRT0_PC1
Cols__22__PORT EQU 0
Cols__22__PRT EQU CYREG_PRT0_PRT
Cols__22__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Cols__22__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Cols__22__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Cols__22__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Cols__22__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Cols__22__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Cols__22__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Cols__22__PS EQU CYREG_PRT0_PS
Cols__22__SHIFT EQU 1
Cols__22__SLW EQU CYREG_PRT0_SLW
Cols__23__AG EQU CYREG_PRT0_AG
Cols__23__AMUX EQU CYREG_PRT0_AMUX
Cols__23__BIE EQU CYREG_PRT0_BIE
Cols__23__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Cols__23__BYP EQU CYREG_PRT0_BYP
Cols__23__CTL EQU CYREG_PRT0_CTL
Cols__23__DM0 EQU CYREG_PRT0_DM0
Cols__23__DM1 EQU CYREG_PRT0_DM1
Cols__23__DM2 EQU CYREG_PRT0_DM2
Cols__23__DR EQU CYREG_PRT0_DR
Cols__23__INP_DIS EQU CYREG_PRT0_INP_DIS
Cols__23__INTTYPE EQU CYREG_PICU0_INTTYPE5
Cols__23__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Cols__23__LCD_EN EQU CYREG_PRT0_LCD_EN
Cols__23__MASK EQU 0x20
Cols__23__PC EQU CYREG_PRT0_PC5
Cols__23__PORT EQU 0
Cols__23__PRT EQU CYREG_PRT0_PRT
Cols__23__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Cols__23__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Cols__23__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Cols__23__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Cols__23__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Cols__23__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Cols__23__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Cols__23__PS EQU CYREG_PRT0_PS
Cols__23__SHIFT EQU 5
Cols__23__SLW EQU CYREG_PRT0_SLW
Cols__3__AG EQU CYREG_PRT1_AG
Cols__3__AMUX EQU CYREG_PRT1_AMUX
Cols__3__BIE EQU CYREG_PRT1_BIE
Cols__3__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Cols__3__BYP EQU CYREG_PRT1_BYP
Cols__3__CTL EQU CYREG_PRT1_CTL
Cols__3__DM0 EQU CYREG_PRT1_DM0
Cols__3__DM1 EQU CYREG_PRT1_DM1
Cols__3__DM2 EQU CYREG_PRT1_DM2
Cols__3__DR EQU CYREG_PRT1_DR
Cols__3__INP_DIS EQU CYREG_PRT1_INP_DIS
Cols__3__INTTYPE EQU CYREG_PICU1_INTTYPE3
Cols__3__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Cols__3__LCD_EN EQU CYREG_PRT1_LCD_EN
Cols__3__MASK EQU 0x08
Cols__3__PC EQU CYREG_PRT1_PC3
Cols__3__PORT EQU 1
Cols__3__PRT EQU CYREG_PRT1_PRT
Cols__3__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Cols__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Cols__3__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Cols__3__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Cols__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Cols__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Cols__3__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Cols__3__PS EQU CYREG_PRT1_PS
Cols__3__SHIFT EQU 3
Cols__3__SLW EQU CYREG_PRT1_SLW
Cols__4__AG EQU CYREG_PRT1_AG
Cols__4__AMUX EQU CYREG_PRT1_AMUX
Cols__4__BIE EQU CYREG_PRT1_BIE
Cols__4__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Cols__4__BYP EQU CYREG_PRT1_BYP
Cols__4__CTL EQU CYREG_PRT1_CTL
Cols__4__DM0 EQU CYREG_PRT1_DM0
Cols__4__DM1 EQU CYREG_PRT1_DM1
Cols__4__DM2 EQU CYREG_PRT1_DM2
Cols__4__DR EQU CYREG_PRT1_DR
Cols__4__INP_DIS EQU CYREG_PRT1_INP_DIS
Cols__4__INTTYPE EQU CYREG_PICU1_INTTYPE4
Cols__4__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Cols__4__LCD_EN EQU CYREG_PRT1_LCD_EN
Cols__4__MASK EQU 0x10
Cols__4__PC EQU CYREG_PRT1_PC4
Cols__4__PORT EQU 1
Cols__4__PRT EQU CYREG_PRT1_PRT
Cols__4__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Cols__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Cols__4__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Cols__4__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Cols__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Cols__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Cols__4__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Cols__4__PS EQU CYREG_PRT1_PS
Cols__4__SHIFT EQU 4
Cols__4__SLW EQU CYREG_PRT1_SLW
Cols__5__AG EQU CYREG_PRT1_AG
Cols__5__AMUX EQU CYREG_PRT1_AMUX
Cols__5__BIE EQU CYREG_PRT1_BIE
Cols__5__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Cols__5__BYP EQU CYREG_PRT1_BYP
Cols__5__CTL EQU CYREG_PRT1_CTL
Cols__5__DM0 EQU CYREG_PRT1_DM0
Cols__5__DM1 EQU CYREG_PRT1_DM1
Cols__5__DM2 EQU CYREG_PRT1_DM2
Cols__5__DR EQU CYREG_PRT1_DR
Cols__5__INP_DIS EQU CYREG_PRT1_INP_DIS
Cols__5__INTTYPE EQU CYREG_PICU1_INTTYPE5
Cols__5__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Cols__5__LCD_EN EQU CYREG_PRT1_LCD_EN
Cols__5__MASK EQU 0x20
Cols__5__PC EQU CYREG_PRT1_PC5
Cols__5__PORT EQU 1
Cols__5__PRT EQU CYREG_PRT1_PRT
Cols__5__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Cols__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Cols__5__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Cols__5__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Cols__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Cols__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Cols__5__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Cols__5__PS EQU CYREG_PRT1_PS
Cols__5__SHIFT EQU 5
Cols__5__SLW EQU CYREG_PRT1_SLW
Cols__6__AG EQU CYREG_PRT1_AG
Cols__6__AMUX EQU CYREG_PRT1_AMUX
Cols__6__BIE EQU CYREG_PRT1_BIE
Cols__6__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Cols__6__BYP EQU CYREG_PRT1_BYP
Cols__6__CTL EQU CYREG_PRT1_CTL
Cols__6__DM0 EQU CYREG_PRT1_DM0
Cols__6__DM1 EQU CYREG_PRT1_DM1
Cols__6__DM2 EQU CYREG_PRT1_DM2
Cols__6__DR EQU CYREG_PRT1_DR
Cols__6__INP_DIS EQU CYREG_PRT1_INP_DIS
Cols__6__INTTYPE EQU CYREG_PICU1_INTTYPE6
Cols__6__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Cols__6__LCD_EN EQU CYREG_PRT1_LCD_EN
Cols__6__MASK EQU 0x40
Cols__6__PC EQU CYREG_PRT1_PC6
Cols__6__PORT EQU 1
Cols__6__PRT EQU CYREG_PRT1_PRT
Cols__6__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Cols__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Cols__6__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Cols__6__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Cols__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Cols__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Cols__6__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Cols__6__PS EQU CYREG_PRT1_PS
Cols__6__SHIFT EQU 6
Cols__6__SLW EQU CYREG_PRT1_SLW
Cols__7__AG EQU CYREG_PRT1_AG
Cols__7__AMUX EQU CYREG_PRT1_AMUX
Cols__7__BIE EQU CYREG_PRT1_BIE
Cols__7__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Cols__7__BYP EQU CYREG_PRT1_BYP
Cols__7__CTL EQU CYREG_PRT1_CTL
Cols__7__DM0 EQU CYREG_PRT1_DM0
Cols__7__DM1 EQU CYREG_PRT1_DM1
Cols__7__DM2 EQU CYREG_PRT1_DM2
Cols__7__DR EQU CYREG_PRT1_DR
Cols__7__INP_DIS EQU CYREG_PRT1_INP_DIS
Cols__7__INTTYPE EQU CYREG_PICU1_INTTYPE7
Cols__7__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Cols__7__LCD_EN EQU CYREG_PRT1_LCD_EN
Cols__7__MASK EQU 0x80
Cols__7__PC EQU CYREG_PRT1_PC7
Cols__7__PORT EQU 1
Cols__7__PRT EQU CYREG_PRT1_PRT
Cols__7__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Cols__7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Cols__7__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Cols__7__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Cols__7__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Cols__7__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Cols__7__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Cols__7__PS EQU CYREG_PRT1_PS
Cols__7__SHIFT EQU 7
Cols__7__SLW EQU CYREG_PRT1_SLW
Cols__8__AG EQU CYREG_PRT3_AG
Cols__8__AMUX EQU CYREG_PRT3_AMUX
Cols__8__BIE EQU CYREG_PRT3_BIE
Cols__8__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Cols__8__BYP EQU CYREG_PRT3_BYP
Cols__8__CTL EQU CYREG_PRT3_CTL
Cols__8__DM0 EQU CYREG_PRT3_DM0
Cols__8__DM1 EQU CYREG_PRT3_DM1
Cols__8__DM2 EQU CYREG_PRT3_DM2
Cols__8__DR EQU CYREG_PRT3_DR
Cols__8__INP_DIS EQU CYREG_PRT3_INP_DIS
Cols__8__INTTYPE EQU CYREG_PICU3_INTTYPE0
Cols__8__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Cols__8__LCD_EN EQU CYREG_PRT3_LCD_EN
Cols__8__MASK EQU 0x01
Cols__8__PC EQU CYREG_PRT3_PC0
Cols__8__PORT EQU 3
Cols__8__PRT EQU CYREG_PRT3_PRT
Cols__8__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Cols__8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Cols__8__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Cols__8__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Cols__8__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Cols__8__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Cols__8__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Cols__8__PS EQU CYREG_PRT3_PS
Cols__8__SHIFT EQU 0
Cols__8__SLW EQU CYREG_PRT3_SLW
Cols__9__AG EQU CYREG_PRT3_AG
Cols__9__AMUX EQU CYREG_PRT3_AMUX
Cols__9__BIE EQU CYREG_PRT3_BIE
Cols__9__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Cols__9__BYP EQU CYREG_PRT3_BYP
Cols__9__CTL EQU CYREG_PRT3_CTL
Cols__9__DM0 EQU CYREG_PRT3_DM0
Cols__9__DM1 EQU CYREG_PRT3_DM1
Cols__9__DM2 EQU CYREG_PRT3_DM2
Cols__9__DR EQU CYREG_PRT3_DR
Cols__9__INP_DIS EQU CYREG_PRT3_INP_DIS
Cols__9__INTTYPE EQU CYREG_PICU3_INTTYPE1
Cols__9__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Cols__9__LCD_EN EQU CYREG_PRT3_LCD_EN
Cols__9__MASK EQU 0x02
Cols__9__PC EQU CYREG_PRT3_PC1
Cols__9__PORT EQU 3
Cols__9__PRT EQU CYREG_PRT3_PRT
Cols__9__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Cols__9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Cols__9__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Cols__9__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Cols__9__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Cols__9__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Cols__9__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Cols__9__PS EQU CYREG_PRT3_PS
Cols__9__SHIFT EQU 1
Cols__9__SLW EQU CYREG_PRT3_SLW

; HPWR
HPWR__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
HPWR__0__MASK EQU 0x04
HPWR__0__PC EQU CYREG_PRT0_PC2
HPWR__0__PORT EQU 0
HPWR__0__SHIFT EQU 2
HPWR__AG EQU CYREG_PRT0_AG
HPWR__AMUX EQU CYREG_PRT0_AMUX
HPWR__BIE EQU CYREG_PRT0_BIE
HPWR__BIT_MASK EQU CYREG_PRT0_BIT_MASK
HPWR__BYP EQU CYREG_PRT0_BYP
HPWR__CTL EQU CYREG_PRT0_CTL
HPWR__DM0 EQU CYREG_PRT0_DM0
HPWR__DM1 EQU CYREG_PRT0_DM1
HPWR__DM2 EQU CYREG_PRT0_DM2
HPWR__DR EQU CYREG_PRT0_DR
HPWR__INP_DIS EQU CYREG_PRT0_INP_DIS
HPWR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
HPWR__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
HPWR__LCD_EN EQU CYREG_PRT0_LCD_EN
HPWR__MASK EQU 0x04
HPWR__PORT EQU 0
HPWR__PRT EQU CYREG_PRT0_PRT
HPWR__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
HPWR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
HPWR__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
HPWR__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
HPWR__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
HPWR__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
HPWR__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
HPWR__PS EQU CYREG_PRT0_PS
HPWR__SHIFT EQU 2
HPWR__SLW EQU CYREG_PRT0_SLW

; Rows0
Rows0__0__AG EQU CYREG_PRT2_AG
Rows0__0__AMUX EQU CYREG_PRT2_AMUX
Rows0__0__BIE EQU CYREG_PRT2_BIE
Rows0__0__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Rows0__0__BYP EQU CYREG_PRT2_BYP
Rows0__0__CTL EQU CYREG_PRT2_CTL
Rows0__0__DM0 EQU CYREG_PRT2_DM0
Rows0__0__DM1 EQU CYREG_PRT2_DM1
Rows0__0__DM2 EQU CYREG_PRT2_DM2
Rows0__0__DR EQU CYREG_PRT2_DR
Rows0__0__INP_DIS EQU CYREG_PRT2_INP_DIS
Rows0__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Rows0__0__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Rows0__0__LCD_EN EQU CYREG_PRT2_LCD_EN
Rows0__0__MASK EQU 0x01
Rows0__0__PC EQU CYREG_PRT2_PC0
Rows0__0__PORT EQU 2
Rows0__0__PRT EQU CYREG_PRT2_PRT
Rows0__0__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Rows0__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Rows0__0__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Rows0__0__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Rows0__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Rows0__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Rows0__0__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Rows0__0__PS EQU CYREG_PRT2_PS
Rows0__0__SHIFT EQU 0
Rows0__0__SLW EQU CYREG_PRT2_SLW
Rows0__1__AG EQU CYREG_PRT2_AG
Rows0__1__AMUX EQU CYREG_PRT2_AMUX
Rows0__1__BIE EQU CYREG_PRT2_BIE
Rows0__1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Rows0__1__BYP EQU CYREG_PRT2_BYP
Rows0__1__CTL EQU CYREG_PRT2_CTL
Rows0__1__DM0 EQU CYREG_PRT2_DM0
Rows0__1__DM1 EQU CYREG_PRT2_DM1
Rows0__1__DM2 EQU CYREG_PRT2_DM2
Rows0__1__DR EQU CYREG_PRT2_DR
Rows0__1__INP_DIS EQU CYREG_PRT2_INP_DIS
Rows0__1__INTTYPE EQU CYREG_PICU2_INTTYPE3
Rows0__1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Rows0__1__LCD_EN EQU CYREG_PRT2_LCD_EN
Rows0__1__MASK EQU 0x08
Rows0__1__PC EQU CYREG_PRT2_PC3
Rows0__1__PORT EQU 2
Rows0__1__PRT EQU CYREG_PRT2_PRT
Rows0__1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Rows0__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Rows0__1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Rows0__1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Rows0__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Rows0__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Rows0__1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Rows0__1__PS EQU CYREG_PRT2_PS
Rows0__1__SHIFT EQU 3
Rows0__1__SLW EQU CYREG_PRT2_SLW
Rows0__2__AG EQU CYREG_PRT2_AG
Rows0__2__AMUX EQU CYREG_PRT2_AMUX
Rows0__2__BIE EQU CYREG_PRT2_BIE
Rows0__2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Rows0__2__BYP EQU CYREG_PRT2_BYP
Rows0__2__CTL EQU CYREG_PRT2_CTL
Rows0__2__DM0 EQU CYREG_PRT2_DM0
Rows0__2__DM1 EQU CYREG_PRT2_DM1
Rows0__2__DM2 EQU CYREG_PRT2_DM2
Rows0__2__DR EQU CYREG_PRT2_DR
Rows0__2__INP_DIS EQU CYREG_PRT2_INP_DIS
Rows0__2__INTTYPE EQU CYREG_PICU2_INTTYPE4
Rows0__2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Rows0__2__LCD_EN EQU CYREG_PRT2_LCD_EN
Rows0__2__MASK EQU 0x10
Rows0__2__PC EQU CYREG_PRT2_PC4
Rows0__2__PORT EQU 2
Rows0__2__PRT EQU CYREG_PRT2_PRT
Rows0__2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Rows0__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Rows0__2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Rows0__2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Rows0__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Rows0__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Rows0__2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Rows0__2__PS EQU CYREG_PRT2_PS
Rows0__2__SHIFT EQU 4
Rows0__2__SLW EQU CYREG_PRT2_SLW
Rows0__3__AG EQU CYREG_PRT2_AG
Rows0__3__AMUX EQU CYREG_PRT2_AMUX
Rows0__3__BIE EQU CYREG_PRT2_BIE
Rows0__3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Rows0__3__BYP EQU CYREG_PRT2_BYP
Rows0__3__CTL EQU CYREG_PRT2_CTL
Rows0__3__DM0 EQU CYREG_PRT2_DM0
Rows0__3__DM1 EQU CYREG_PRT2_DM1
Rows0__3__DM2 EQU CYREG_PRT2_DM2
Rows0__3__DR EQU CYREG_PRT2_DR
Rows0__3__INP_DIS EQU CYREG_PRT2_INP_DIS
Rows0__3__INTTYPE EQU CYREG_PICU2_INTTYPE5
Rows0__3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Rows0__3__LCD_EN EQU CYREG_PRT2_LCD_EN
Rows0__3__MASK EQU 0x20
Rows0__3__PC EQU CYREG_PRT2_PC5
Rows0__3__PORT EQU 2
Rows0__3__PRT EQU CYREG_PRT2_PRT
Rows0__3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Rows0__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Rows0__3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Rows0__3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Rows0__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Rows0__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Rows0__3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Rows0__3__PS EQU CYREG_PRT2_PS
Rows0__3__SHIFT EQU 5
Rows0__3__SLW EQU CYREG_PRT2_SLW
Rows0__4__AG EQU CYREG_PRT2_AG
Rows0__4__AMUX EQU CYREG_PRT2_AMUX
Rows0__4__BIE EQU CYREG_PRT2_BIE
Rows0__4__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Rows0__4__BYP EQU CYREG_PRT2_BYP
Rows0__4__CTL EQU CYREG_PRT2_CTL
Rows0__4__DM0 EQU CYREG_PRT2_DM0
Rows0__4__DM1 EQU CYREG_PRT2_DM1
Rows0__4__DM2 EQU CYREG_PRT2_DM2
Rows0__4__DR EQU CYREG_PRT2_DR
Rows0__4__INP_DIS EQU CYREG_PRT2_INP_DIS
Rows0__4__INTTYPE EQU CYREG_PICU2_INTTYPE6
Rows0__4__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Rows0__4__LCD_EN EQU CYREG_PRT2_LCD_EN
Rows0__4__MASK EQU 0x40
Rows0__4__PC EQU CYREG_PRT2_PC6
Rows0__4__PORT EQU 2
Rows0__4__PRT EQU CYREG_PRT2_PRT
Rows0__4__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Rows0__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Rows0__4__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Rows0__4__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Rows0__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Rows0__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Rows0__4__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Rows0__4__PS EQU CYREG_PRT2_PS
Rows0__4__SHIFT EQU 6
Rows0__4__SLW EQU CYREG_PRT2_SLW
Rows0__5__AG EQU CYREG_PRT2_AG
Rows0__5__AMUX EQU CYREG_PRT2_AMUX
Rows0__5__BIE EQU CYREG_PRT2_BIE
Rows0__5__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Rows0__5__BYP EQU CYREG_PRT2_BYP
Rows0__5__CTL EQU CYREG_PRT2_CTL
Rows0__5__DM0 EQU CYREG_PRT2_DM0
Rows0__5__DM1 EQU CYREG_PRT2_DM1
Rows0__5__DM2 EQU CYREG_PRT2_DM2
Rows0__5__DR EQU CYREG_PRT2_DR
Rows0__5__INP_DIS EQU CYREG_PRT2_INP_DIS
Rows0__5__INTTYPE EQU CYREG_PICU2_INTTYPE7
Rows0__5__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Rows0__5__LCD_EN EQU CYREG_PRT2_LCD_EN
Rows0__5__MASK EQU 0x80
Rows0__5__PC EQU CYREG_PRT2_PC7
Rows0__5__PORT EQU 2
Rows0__5__PRT EQU CYREG_PRT2_PRT
Rows0__5__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Rows0__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Rows0__5__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Rows0__5__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Rows0__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Rows0__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Rows0__5__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Rows0__5__PS EQU CYREG_PRT2_PS
Rows0__5__SHIFT EQU 7
Rows0__5__SLW EQU CYREG_PRT2_SLW
Rows0__6__AG EQU CYREG_PRT12_AG
Rows0__6__BIE EQU CYREG_PRT12_BIE
Rows0__6__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rows0__6__BYP EQU CYREG_PRT12_BYP
Rows0__6__DM0 EQU CYREG_PRT12_DM0
Rows0__6__DM1 EQU CYREG_PRT12_DM1
Rows0__6__DM2 EQU CYREG_PRT12_DM2
Rows0__6__DR EQU CYREG_PRT12_DR
Rows0__6__INP_DIS EQU CYREG_PRT12_INP_DIS
Rows0__6__INTTYPE EQU CYREG_PICU12_INTTYPE7
Rows0__6__MASK EQU 0x80
Rows0__6__PC EQU CYREG_PRT12_PC7
Rows0__6__PORT EQU 12
Rows0__6__PRT EQU CYREG_PRT12_PRT
Rows0__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rows0__6__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rows0__6__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rows0__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rows0__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rows0__6__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rows0__6__PS EQU CYREG_PRT12_PS
Rows0__6__SHIFT EQU 7
Rows0__6__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rows0__6__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rows0__6__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rows0__6__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rows0__6__SLW EQU CYREG_PRT12_SLW
Rows0__7__AG EQU CYREG_PRT12_AG
Rows0__7__BIE EQU CYREG_PRT12_BIE
Rows0__7__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rows0__7__BYP EQU CYREG_PRT12_BYP
Rows0__7__DM0 EQU CYREG_PRT12_DM0
Rows0__7__DM1 EQU CYREG_PRT12_DM1
Rows0__7__DM2 EQU CYREG_PRT12_DM2
Rows0__7__DR EQU CYREG_PRT12_DR
Rows0__7__INP_DIS EQU CYREG_PRT12_INP_DIS
Rows0__7__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rows0__7__MASK EQU 0x40
Rows0__7__PC EQU CYREG_PRT12_PC6
Rows0__7__PORT EQU 12
Rows0__7__PRT EQU CYREG_PRT12_PRT
Rows0__7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rows0__7__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rows0__7__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rows0__7__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rows0__7__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rows0__7__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rows0__7__PS EQU CYREG_PRT12_PS
Rows0__7__SHIFT EQU 6
Rows0__7__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rows0__7__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rows0__7__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rows0__7__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rows0__7__SLW EQU CYREG_PRT12_SLW

; SCL_1
SCL_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
SCL_1__0__MASK EQU 0x01
SCL_1__0__PC EQU CYREG_PRT12_PC0
SCL_1__0__PORT EQU 12
SCL_1__0__SHIFT EQU 0
SCL_1__AG EQU CYREG_PRT12_AG
SCL_1__BIE EQU CYREG_PRT12_BIE
SCL_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL_1__BYP EQU CYREG_PRT12_BYP
SCL_1__DM0 EQU CYREG_PRT12_DM0
SCL_1__DM1 EQU CYREG_PRT12_DM1
SCL_1__DM2 EQU CYREG_PRT12_DM2
SCL_1__DR EQU CYREG_PRT12_DR
SCL_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL_1__MASK EQU 0x01
SCL_1__PORT EQU 12
SCL_1__PRT EQU CYREG_PRT12_PRT
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL_1__PS EQU CYREG_PRT12_PS
SCL_1__SHIFT EQU 0
SCL_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL_1__SLW EQU CYREG_PRT12_SLW

; SDA_1
SDA_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
SDA_1__0__MASK EQU 0x02
SDA_1__0__PC EQU CYREG_PRT12_PC1
SDA_1__0__PORT EQU 12
SDA_1__0__SHIFT EQU 1
SDA_1__AG EQU CYREG_PRT12_AG
SDA_1__BIE EQU CYREG_PRT12_BIE
SDA_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA_1__BYP EQU CYREG_PRT12_BYP
SDA_1__DM0 EQU CYREG_PRT12_DM0
SDA_1__DM1 EQU CYREG_PRT12_DM1
SDA_1__DM2 EQU CYREG_PRT12_DM2
SDA_1__DR EQU CYREG_PRT12_DR
SDA_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA_1__MASK EQU 0x02
SDA_1__PORT EQU 12
SDA_1__PRT EQU CYREG_PRT12_PRT
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA_1__PS EQU CYREG_PRT12_PS
SDA_1__SHIFT EQU 1
SDA_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA_1__SLW EQU CYREG_PRT12_SLW

; Analog
Analog__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Analog__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Analog__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Analog__CFG2_SRC_SEL_MASK EQU 0x07
Analog__INDEX EQU 0x00
Analog__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Analog__PM_ACT_MSK EQU 0x01
Analog__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Analog__PM_STBY_MSK EQU 0x01

; EoCIRQ
EoCIRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
EoCIRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
EoCIRQ__INTC_MASK EQU 0x01
EoCIRQ__INTC_NUMBER EQU 0
EoCIRQ__INTC_PRIOR_NUM EQU 5
EoCIRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
EoCIRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
EoCIRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ExpHdr
ExpHdr__0__AG EQU CYREG_PRT12_AG
ExpHdr__0__BIE EQU CYREG_PRT12_BIE
ExpHdr__0__BIT_MASK EQU CYREG_PRT12_BIT_MASK
ExpHdr__0__BYP EQU CYREG_PRT12_BYP
ExpHdr__0__DM0 EQU CYREG_PRT12_DM0
ExpHdr__0__DM1 EQU CYREG_PRT12_DM1
ExpHdr__0__DM2 EQU CYREG_PRT12_DM2
ExpHdr__0__DR EQU CYREG_PRT12_DR
ExpHdr__0__INP_DIS EQU CYREG_PRT12_INP_DIS
ExpHdr__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
ExpHdr__0__MASK EQU 0x04
ExpHdr__0__PC EQU CYREG_PRT12_PC2
ExpHdr__0__PORT EQU 12
ExpHdr__0__PRT EQU CYREG_PRT12_PRT
ExpHdr__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
ExpHdr__0__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
ExpHdr__0__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
ExpHdr__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
ExpHdr__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
ExpHdr__0__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
ExpHdr__0__PS EQU CYREG_PRT12_PS
ExpHdr__0__SHIFT EQU 2
ExpHdr__0__SIO_CFG EQU CYREG_PRT12_SIO_CFG
ExpHdr__0__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
ExpHdr__0__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
ExpHdr__0__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
ExpHdr__0__SLW EQU CYREG_PRT12_SLW
ExpHdr__1__AG EQU CYREG_PRT12_AG
ExpHdr__1__BIE EQU CYREG_PRT12_BIE
ExpHdr__1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
ExpHdr__1__BYP EQU CYREG_PRT12_BYP
ExpHdr__1__DM0 EQU CYREG_PRT12_DM0
ExpHdr__1__DM1 EQU CYREG_PRT12_DM1
ExpHdr__1__DM2 EQU CYREG_PRT12_DM2
ExpHdr__1__DR EQU CYREG_PRT12_DR
ExpHdr__1__INP_DIS EQU CYREG_PRT12_INP_DIS
ExpHdr__1__INTTYPE EQU CYREG_PICU12_INTTYPE3
ExpHdr__1__MASK EQU 0x08
ExpHdr__1__PC EQU CYREG_PRT12_PC3
ExpHdr__1__PORT EQU 12
ExpHdr__1__PRT EQU CYREG_PRT12_PRT
ExpHdr__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
ExpHdr__1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
ExpHdr__1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
ExpHdr__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
ExpHdr__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
ExpHdr__1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
ExpHdr__1__PS EQU CYREG_PRT12_PS
ExpHdr__1__SHIFT EQU 3
ExpHdr__1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
ExpHdr__1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
ExpHdr__1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
ExpHdr__1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
ExpHdr__1__SLW EQU CYREG_PRT12_SLW
ExpHdr__2__AG EQU CYREG_PRT2_AG
ExpHdr__2__AMUX EQU CYREG_PRT2_AMUX
ExpHdr__2__BIE EQU CYREG_PRT2_BIE
ExpHdr__2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
ExpHdr__2__BYP EQU CYREG_PRT2_BYP
ExpHdr__2__CTL EQU CYREG_PRT2_CTL
ExpHdr__2__DM0 EQU CYREG_PRT2_DM0
ExpHdr__2__DM1 EQU CYREG_PRT2_DM1
ExpHdr__2__DM2 EQU CYREG_PRT2_DM2
ExpHdr__2__DR EQU CYREG_PRT2_DR
ExpHdr__2__INP_DIS EQU CYREG_PRT2_INP_DIS
ExpHdr__2__INTTYPE EQU CYREG_PICU2_INTTYPE1
ExpHdr__2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
ExpHdr__2__LCD_EN EQU CYREG_PRT2_LCD_EN
ExpHdr__2__MASK EQU 0x02
ExpHdr__2__PC EQU CYREG_PRT2_PC1
ExpHdr__2__PORT EQU 2
ExpHdr__2__PRT EQU CYREG_PRT2_PRT
ExpHdr__2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
ExpHdr__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
ExpHdr__2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
ExpHdr__2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
ExpHdr__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
ExpHdr__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
ExpHdr__2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
ExpHdr__2__PS EQU CYREG_PRT2_PS
ExpHdr__2__SHIFT EQU 1
ExpHdr__2__SLW EQU CYREG_PRT2_SLW
ExpHdr__3__AG EQU CYREG_PRT12_AG
ExpHdr__3__BIE EQU CYREG_PRT12_BIE
ExpHdr__3__BIT_MASK EQU CYREG_PRT12_BIT_MASK
ExpHdr__3__BYP EQU CYREG_PRT12_BYP
ExpHdr__3__DM0 EQU CYREG_PRT12_DM0
ExpHdr__3__DM1 EQU CYREG_PRT12_DM1
ExpHdr__3__DM2 EQU CYREG_PRT12_DM2
ExpHdr__3__DR EQU CYREG_PRT12_DR
ExpHdr__3__INP_DIS EQU CYREG_PRT12_INP_DIS
ExpHdr__3__INTTYPE EQU CYREG_PICU12_INTTYPE4
ExpHdr__3__MASK EQU 0x10
ExpHdr__3__PC EQU CYREG_PRT12_PC4
ExpHdr__3__PORT EQU 12
ExpHdr__3__PRT EQU CYREG_PRT12_PRT
ExpHdr__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
ExpHdr__3__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
ExpHdr__3__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
ExpHdr__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
ExpHdr__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
ExpHdr__3__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
ExpHdr__3__PS EQU CYREG_PRT12_PS
ExpHdr__3__SHIFT EQU 4
ExpHdr__3__SIO_CFG EQU CYREG_PRT12_SIO_CFG
ExpHdr__3__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
ExpHdr__3__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
ExpHdr__3__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
ExpHdr__3__SLW EQU CYREG_PRT12_SLW

; BootIRQ
BootIRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
BootIRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
BootIRQ__INTC_MASK EQU 0x40
BootIRQ__INTC_NUMBER EQU 6
BootIRQ__INTC_PRIOR_NUM EQU 0
BootIRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
BootIRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
BootIRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; BootPin
BootPin__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
BootPin__0__MASK EQU 0x04
BootPin__0__PC EQU CYREG_PRT2_PC2
BootPin__0__PORT EQU 2
BootPin__0__SHIFT EQU 2
BootPin__AG EQU CYREG_PRT2_AG
BootPin__AMUX EQU CYREG_PRT2_AMUX
BootPin__BIE EQU CYREG_PRT2_BIE
BootPin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
BootPin__BYP EQU CYREG_PRT2_BYP
BootPin__CTL EQU CYREG_PRT2_CTL
BootPin__DM0 EQU CYREG_PRT2_DM0
BootPin__DM1 EQU CYREG_PRT2_DM1
BootPin__DM2 EQU CYREG_PRT2_DM2
BootPin__DR EQU CYREG_PRT2_DR
BootPin__INP_DIS EQU CYREG_PRT2_INP_DIS
BootPin__INTSTAT EQU CYREG_PICU2_INTSTAT
BootPin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
BootPin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
BootPin__LCD_EN EQU CYREG_PRT2_LCD_EN
BootPin__MASK EQU 0x04
BootPin__PORT EQU 2
BootPin__PRT EQU CYREG_PRT2_PRT
BootPin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
BootPin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
BootPin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
BootPin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
BootPin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
BootPin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
BootPin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
BootPin__PS EQU CYREG_PRT2_PS
BootPin__SHIFT EQU 2
BootPin__SLW EQU CYREG_PRT2_SLW
BootPin__SNAP EQU CYREG_PICU2_SNAP

; Sup_I2C
Sup_I2C_I2C_FF__ADR EQU CYREG_I2C_ADR
Sup_I2C_I2C_FF__CFG EQU CYREG_I2C_CFG
Sup_I2C_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
Sup_I2C_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
Sup_I2C_I2C_FF__CSR EQU CYREG_I2C_CSR
Sup_I2C_I2C_FF__D EQU CYREG_I2C_D
Sup_I2C_I2C_FF__MCSR EQU CYREG_I2C_MCSR
Sup_I2C_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
Sup_I2C_I2C_FF__PM_ACT_MSK EQU 0x04
Sup_I2C_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
Sup_I2C_I2C_FF__PM_STBY_MSK EQU 0x04
Sup_I2C_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
Sup_I2C_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
Sup_I2C_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
Sup_I2C_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
Sup_I2C_I2C_FF__XCFG EQU CYREG_I2C_XCFG
Sup_I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Sup_I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Sup_I2C_I2C_IRQ__INTC_MASK EQU 0x8000
Sup_I2C_I2C_IRQ__INTC_NUMBER EQU 15
Sup_I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 0
Sup_I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
Sup_I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Sup_I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; FinalBuf
FinalBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
FinalBuf__DRQ_NUMBER EQU 0
FinalBuf__NUMBEROF_TDS EQU 0
FinalBuf__PRIORITY EQU 0
FinalBuf__TERMIN_EN EQU 0
FinalBuf__TERMIN_SEL EQU 0
FinalBuf__TERMOUT0_EN EQU 1
FinalBuf__TERMOUT0_SEL EQU 0
FinalBuf__TERMOUT1_EN EQU 0
FinalBuf__TERMOUT1_SEL EQU 0

; ILO_Trim
ILO_Trim_bILO_Trim_FF_Timer__CAP0 EQU CYREG_TMR0_CAP0
ILO_Trim_bILO_Trim_FF_Timer__CAP1 EQU CYREG_TMR0_CAP1
ILO_Trim_bILO_Trim_FF_Timer__CFG0 EQU CYREG_TMR0_CFG0
ILO_Trim_bILO_Trim_FF_Timer__CFG1 EQU CYREG_TMR0_CFG1
ILO_Trim_bILO_Trim_FF_Timer__CFG2 EQU CYREG_TMR0_CFG2
ILO_Trim_bILO_Trim_FF_Timer__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
ILO_Trim_bILO_Trim_FF_Timer__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
ILO_Trim_bILO_Trim_FF_Timer__PER0 EQU CYREG_TMR0_PER0
ILO_Trim_bILO_Trim_FF_Timer__PER1 EQU CYREG_TMR0_PER1
ILO_Trim_bILO_Trim_FF_Timer__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
ILO_Trim_bILO_Trim_FF_Timer__PM_ACT_MSK EQU 0x01
ILO_Trim_bILO_Trim_FF_Timer__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
ILO_Trim_bILO_Trim_FF_Timer__PM_STBY_MSK EQU 0x01
ILO_Trim_bILO_Trim_FF_Timer__RT0 EQU CYREG_TMR0_RT0
ILO_Trim_bILO_Trim_FF_Timer__RT1 EQU CYREG_TMR0_RT1
ILO_Trim_bILO_Trim_FF_Timer__SR0 EQU CYREG_TMR0_SR0
ILO_Trim_CorrectionISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ILO_Trim_CorrectionISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ILO_Trim_CorrectionISR__INTC_MASK EQU 0x20
ILO_Trim_CorrectionISR__INTC_NUMBER EQU 5
ILO_Trim_CorrectionISR__INTC_PRIOR_NUM EQU 6
ILO_Trim_CorrectionISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
ILO_Trim_CorrectionISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ILO_Trim_CorrectionISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SysTimer
SysTimer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
SysTimer_TimerUDB_rstSts_stsreg__0__POS EQU 0
SysTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SysTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
SysTimer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
SysTimer_TimerUDB_rstSts_stsreg__2__POS EQU 2
SysTimer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
SysTimer_TimerUDB_rstSts_stsreg__3__POS EQU 3
SysTimer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
SysTimer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB06_MSK
SysTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SysTimer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB06_ST
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
SysTimer_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
SysTimer_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
SysTimer_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
SysTimer_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
SysTimer_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
SysTimer_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
SysTimer_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
SysTimer_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
SysTimer_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_B1_UDB05_A0
SysTimer_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_B1_UDB05_A1
SysTimer_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
SysTimer_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_B1_UDB05_D0
SysTimer_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_B1_UDB05_D1
SysTimer_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
SysTimer_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
SysTimer_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_B1_UDB05_F0
SysTimer_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_B1_UDB05_F1
SysTimer_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
SysTimer_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL

; TimerIRQ
TimerIRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
TimerIRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
TimerIRQ__INTC_MASK EQU 0x04
TimerIRQ__INTC_NUMBER EQU 2
TimerIRQ__INTC_PRIOR_NUM EQU 5
TimerIRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
TimerIRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
TimerIRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; DriveReg0
DriveReg0_Sync_ctrl_reg__0__MASK EQU 0x01
DriveReg0_Sync_ctrl_reg__0__POS EQU 0
DriveReg0_Sync_ctrl_reg__1__MASK EQU 0x02
DriveReg0_Sync_ctrl_reg__1__POS EQU 1
DriveReg0_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
DriveReg0_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
DriveReg0_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
DriveReg0_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
DriveReg0_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
DriveReg0_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
DriveReg0_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
DriveReg0_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
DriveReg0_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
DriveReg0_Sync_ctrl_reg__2__MASK EQU 0x04
DriveReg0_Sync_ctrl_reg__2__POS EQU 2
DriveReg0_Sync_ctrl_reg__3__MASK EQU 0x08
DriveReg0_Sync_ctrl_reg__3__POS EQU 3
DriveReg0_Sync_ctrl_reg__4__MASK EQU 0x10
DriveReg0_Sync_ctrl_reg__4__POS EQU 4
DriveReg0_Sync_ctrl_reg__5__MASK EQU 0x20
DriveReg0_Sync_ctrl_reg__5__POS EQU 5
DriveReg0_Sync_ctrl_reg__6__MASK EQU 0x40
DriveReg0_Sync_ctrl_reg__6__POS EQU 6
DriveReg0_Sync_ctrl_reg__7__MASK EQU 0x80
DriveReg0_Sync_ctrl_reg__7__POS EQU 7
DriveReg0_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
DriveReg0_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
DriveReg0_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
DriveReg0_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB07_CTL
DriveReg0_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
DriveReg0_Sync_ctrl_reg__MASK EQU 0xFF
DriveReg0_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
DriveReg0_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
DriveReg0_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB07_MSK

; DriveReg1
DriveReg1_Sync_ctrl_reg__REMOVED EQU 1

; DriveReg2
DriveReg2_Sync_ctrl_reg__REMOVED EQU 1

; ResultIRQ
ResultIRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ResultIRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ResultIRQ__INTC_MASK EQU 0x02
ResultIRQ__INTC_NUMBER EQU 1
ResultIRQ__INTC_PRIOR_NUM EQU 4
ResultIRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ResultIRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ResultIRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SuspendWD
SuspendWD_Counter7__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
SuspendWD_Counter7__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
SuspendWD_Counter7__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
SuspendWD_Counter7__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
SuspendWD_Counter7__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
SuspendWD_Counter7__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
SuspendWD_Counter7__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
SuspendWD_Counter7__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
SuspendWD_Counter7__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
SuspendWD_Counter7__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
SuspendWD_Counter7__CONTROL_REG EQU CYREG_B1_UDB04_CTL
SuspendWD_Counter7__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
SuspendWD_Counter7__COUNT_REG EQU CYREG_B1_UDB04_CTL
SuspendWD_Counter7__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
SuspendWD_Counter7__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
SuspendWD_Counter7__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
SuspendWD_Counter7__PERIOD_REG EQU CYREG_B1_UDB04_MSK

; ChargeDelay
ChargeDelay_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
ChargeDelay_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
ChargeDelay_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
ChargeDelay_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
ChargeDelay_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
ChargeDelay_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
ChargeDelay_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
ChargeDelay_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
ChargeDelay_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
ChargeDelay_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
ChargeDelay_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
ChargeDelay_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
ChargeDelay_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
ChargeDelay_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
ChargeDelay_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
ChargeDelay_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
ChargeDelay_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
ChargeDelay_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
ChargeDelay_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL

; ControlReg0
ControlReg0_Sync_ctrl_reg__0__MASK EQU 0x01
ControlReg0_Sync_ctrl_reg__0__POS EQU 0
ControlReg0_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
ControlReg0_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
ControlReg0_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
ControlReg0_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
ControlReg0_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
ControlReg0_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
ControlReg0_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
ControlReg0_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
ControlReg0_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
ControlReg0_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
ControlReg0_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
ControlReg0_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
ControlReg0_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB07_CTL
ControlReg0_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
ControlReg0_Sync_ctrl_reg__MASK EQU 0x01
ControlReg0_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
ControlReg0_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
ControlReg0_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB07_MSK

; USBSuspendIRQ
USBSuspendIRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBSuspendIRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBSuspendIRQ__INTC_MASK EQU 0x08
USBSuspendIRQ__INTC_NUMBER EQU 3
USBSuspendIRQ__INTC_PRIOR_NUM EQU 0
USBSuspendIRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBSuspendIRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBSuspendIRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; DischargeDelay
DischargeDelay_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
DischargeDelay_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
DischargeDelay_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
DischargeDelay_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
DischargeDelay_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
DischargeDelay_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
DischargeDelay_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
DischargeDelay_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
DischargeDelay_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
DischargeDelay_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
DischargeDelay_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
DischargeDelay_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
DischargeDelay_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
DischargeDelay_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
DischargeDelay_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
DischargeDelay_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
DischargeDelay_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
DischargeDelay_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
DischargeDelay_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
DischargeDelay_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
DischargeDelay_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
DischargeDelay_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
DischargeDelay_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
DischargeDelay_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
DischargeDelay_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
DischargeDelay_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
DischargeDelay_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
DischargeDelay_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
DischargeDelay_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
DischargeDelay_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
DischargeDelay_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
DischargeDelay_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
DischargeDelay_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
DischargeDelay_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB07_F1
DischargeDelay_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
DischargeDelay_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 36000000
BCLK__BUS_CLK__KHZ EQU 36000
BCLK__BUS_CLK__MHZ EQU 36
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowWithInfo
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 0
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000803B
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
