<?xml version="1.0"?>
<block name="Simon_bit_serial_top_module_FPGA_post_synth.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:f2f1416c8f5afb5432e575fd6264f3a78ff797934f9ee9ccd0e42270cc128686" atom_netlist_id="SHA256:61486b3bc3ef2e609605e13ec64da6c9df1bd4cd4e7bc33493c1a0c0d75dfa02">
	<inputs>clock0 data_in data_rdy[0] data_rdy[1]</inputs>
	<outputs>out:cipher_out</outputs>
	<clocks>clock0</clocks>
	<block name="$abc$8195$new_new_n89__" instance="clb[0]" mode="default">
		<inputs>
			<port name="I0">open $abc$3429$li6_li6 $abc$5015$lo1 $abc$5078$lo1 $abc$5078$lo5 $abc$4358$lo3 open $abc$5078$lo0 $abc$8195$new_new_n89__ $abc$5078$lo2</port>
			<port name="I1">$abc$5703$lo0 $abc$5146$lo055 $abc$3599$li0_li0 $abc$5015$lo5 $abc$8195$new_new_n88__ $abc$5078$lo4 data_rdy[1] data_rdy[0] $abc$5426$li040_li040 $abc$5015$lo3</port>
			<port name="I2">$abc$5078$lo3 $abc$5015$lo0 $abc$5146$li119_li119 $abc$5015$lo3 $abc$5015$lo4 datapath.fifo_ff62 $abc$5146$li094_li094 $abc$5015$lo6 $abc$5426$lo084 open</port>
			<port name="I3">open $abc$5015$lo2 $abc$8195$new_new_n63__ open open open open open data_rdy[1] data_in</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">$true</port>
			<port name="lreset">$true</port>
			<port name="sync_set">open</port>
			<port name="sync_reset">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
			<port name="enable">data_rdy[1]</port>
			<port name="reg_in">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 open fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="reg_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open clock0</port>
		</clocks>
		<block name="datapath.lut_ff_input" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar0 clb.I2[6]-&gt;crossbar1 clb.I2[3]-&gt;crossbar2 clb.I1[8]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="datapath.lut_ff_input" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li040_li040" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li040_li040" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li040_li040" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li040_li040" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li040_li040</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="datapath.lut_ff_input" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="datapath.lut_ff_input" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="datapath.lut_ff_input" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="datapath.lut_ff_input" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">2 open 0 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">datapath.lut_ff_input</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="cipher_out" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I0[1]-&gt;crossbar0 fle[3].out[0]-&gt;crossbar1 clb.I2[5]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I3[2]-&gt;crossbar4 clb.I2[8]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">open</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="cipher_out" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux4</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="cipher_out" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="cipher_out" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 4 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">cipher_out</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="key_exp.lut_ff_enable" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[8]-&gt;crossbar0 clb.I1[5]-&gt;crossbar1 clb.I0[9]-&gt;crossbar2 clb.I1[7]-&gt;crossbar3 clb.I0[7]-&gt;crossbar4 clb.I2[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">open</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="key_exp.lut_ff_enable" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux4</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="key_exp.lut_ff_enable" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="key_exp.lut_ff_enable" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 3 1 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">key_exp.lut_ff_enable</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$5146$li025_li025" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar0 open clb.I2[2]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li025_li025" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$lo119" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$lo119" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$lo119" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$lo119" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$lo119</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li025_li025" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li025_li025" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li025_li025" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li025_li025" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li025_li025</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li123_li123" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[8]-&gt;crossbar0 fle[2].out[1]-&gt;crossbar1 fle[5].out[1]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I0[5]-&gt;crossbar4 clb.I2[3]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">open</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$5146$li123_li123" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux4</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$5146$li123_li123" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$5146$li123_li123" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 3 4 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$5146$li123_li123</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$8195$new_new_n86__" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[1]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 clb.I2[7]-&gt;crossbar2 clb.I1[3]-&gt;crossbar3 clb.I0[2]-&gt;crossbar4 clb.I2[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">open</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$8195$new_new_n86__" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux4</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$8195$new_new_n86__" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$8195$new_new_n86__" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 2 0 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$8195$new_new_n86__</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$5146$li078_li078" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar0 fle[2].out[1]-&gt;crossbar1 fle[4].out[1]-&gt;crossbar2 clb.I1[7]-&gt;crossbar3 clb.I3[9]-&gt;crossbar4 clb.I1[6]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li078_li078" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">fle.set[0]-&gt;direct4</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux4</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li078_li078" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$5146$li078_li078" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 5 1 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$5146$li078_li078</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="$abc$5146$li079_li079" instance="ff[0]" mode="DFFSRE">
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
						<port name="S">ble6.set[0]-&gt;direct4</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="SYNC_S">open</port>
						<port name="SYNC_R">open</port>
						<port name="E">ble6.enable[0]-&gt;direct6</port>
					</inputs>
					<outputs>
						<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="$abc$5146$li079_li079" instance="DFFSRE[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D_to_D</port>
							<port name="S">ff.S[0]-&gt;S_to_S</port>
							<port name="R">ff.R[0]-&gt;R_to_R</port>
							<port name="E">ff.E[0]-&gt;E_to_E</port>
						</inputs>
						<outputs>
							<port name="Q">$abc$5146$li079_li079</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;clk_to_C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$8195$new_new_n88__" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I0[3]-&gt;crossbar0 clb.I2[0]-&gt;crossbar1 clb.I0[7]-&gt;crossbar2 clb.I1[5]-&gt;crossbar3 clb.I0[9]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">open</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$8195$new_new_n88__" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="$abc$8195$new_new_n88__" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$8195$new_new_n88__" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="$abc$8195$new_new_n88__" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$abc$8195$new_new_n88__" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 3 0 4 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">$abc$8195$new_new_n88__</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5118$li0_li0" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar0 fle[3].out[0]-&gt;crossbar1 clb.I0[8]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 clb.I1[4]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">open</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$5118$li0_li0" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux4</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$5118$li0_li0" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$5118$li0_li0" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 1 4 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$5118$li0_li0</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$8195$new_new_n89__" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[1]-&gt;crossbar0 fle[5].out[1]-&gt;crossbar1 fle[7].out[1]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 clb.I2[3]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">open</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$8195$new_new_n89__" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux4</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$8195$new_new_n89__" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$8195$new_new_n89__" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 0 3 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$8195$new_new_n89__</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$8195$new_new_n57__" instance="clb[1]" mode="default">
		<inputs>
			<port name="I0">open open $abc$5015$lo5 $abc$8195$new_new_n75__ $abc$5015$lo3 data_rdy[1] open $abc$5015$lo1 $abc$5015$lo2 $abc$5015$lo4</port>
			<port name="I1">data_rdy[0] open open $abc$5078$li5_li5 open open open $abc$5078$lo3 $abc$8195$new_new_n70__ $abc$5078$lo2</port>
			<port name="I2">open open open open open open open $abc$5078$li4_li4 $abc$5015$lo6 $abc$5078$lo4</port>
			<port name="I3">$abc$5015$lo0 open open open open open $abc$5078$lo0 $abc$8195$new_new_n67__ open $abc$8195$new_new_n59__</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">$true</port>
			<port name="lreset">$true</port>
			<port name="sync_set">open</port>
			<port name="sync_reset">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
			<port name="enable">$abc$2727$auto$opt_dff.cc:194:make_patterns_logic$393</port>
			<port name="reg_in">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 open fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 open open fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 open fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 open fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="reg_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open clock0</port>
		</clocks>
		<block name="$abc$8195$new_new_n69__" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar0 fle[9].out[1]-&gt;crossbar1 clb.I0[5]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I0[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">open</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$8195$new_new_n69__" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$5015$li5_li5" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$5015$li5_li5" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="$abc$5015$li5_li5" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$abc$5015$li5_li5" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 2 0 1 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">$abc$5015$li5_li5</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$abc$8195$new_new_n69__" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$8195$new_new_n69__" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="$abc$8195$new_new_n69__" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$abc$8195$new_new_n69__" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 4 2 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">$abc$8195$new_new_n69__</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$8195$new_new_n70__" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[9]-&gt;crossbar0 fle[9].out[1]-&gt;crossbar1 clb.I0[9]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I0[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">open</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$8195$new_new_n70__" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$5015$li4_li4" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$5015$li4_li4" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="$abc$5015$li4_li4" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$abc$5015$li4_li4" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 2 4 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">$abc$5015$li4_li4</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$abc$8195$new_new_n70__" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$8195$new_new_n70__" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="$abc$8195$new_new_n70__" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$abc$8195$new_new_n70__" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 4 1 0 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">$abc$8195$new_new_n70__</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$8195$new_new_n67__" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I0[4]-&gt;crossbar0 fle[9].out[1]-&gt;crossbar1 clb.I0[5]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I0[8]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">open</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$8195$new_new_n67__" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$8195$new_new_n68__" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$8195$new_new_n68__" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="$abc$8195$new_new_n68__" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$abc$8195$new_new_n68__" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">$abc$8195$new_new_n68__</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$abc$8195$new_new_n67__" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$8195$new_new_n67__" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="$abc$8195$new_new_n67__" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$abc$8195$new_new_n67__" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 3 2 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">$abc$8195$new_new_n67__</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$8195$new_new_n71__" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar0 fle[9].out[1]-&gt;crossbar1 clb.I0[2]-&gt;crossbar2 clb.I3[0]-&gt;crossbar3 clb.I0[5]-&gt;crossbar4 clb.I1[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">open</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$8195$new_new_n71__" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux4</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$8195$new_new_n71__" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$8195$new_new_n71__" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 4 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$8195$new_new_n71__</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$5703$li0_li0" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[7]-&gt;crossbar0 fle[5].out[0]-&gt;crossbar1 fle[7].out[1]-&gt;crossbar2 clb.I1[3]-&gt;crossbar3 clb.I0[7]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5703$li0_li0" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5078$lo5" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5078$lo5" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5078$lo5" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5078$lo5" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5078$lo5</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5703$li0_li0" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$5703$li0_li0" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="$abc$5703$li0_li0" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$abc$5703$li0_li0" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 3 1 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">$abc$5703$li0_li0</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5078$lo4" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I0[4]-&gt;crossbar0 fle[9].out[1]-&gt;crossbar1 clb.I2[7]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I0[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5078$lo4" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$8195$new_new_n66__" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$8195$new_new_n66__" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="$abc$8195$new_new_n66__" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$abc$8195$new_new_n66__" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 3 open 0 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">$abc$8195$new_new_n66__</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$abc$5078$lo4" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5078$lo4" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5078$lo4" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5078$lo4" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5078$lo4</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5078$lo2" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I0[3]-&gt;crossbar0 clb.I1[7]-&gt;crossbar1 fle[6].out[1]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I0[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5078$lo2" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5078$lo3" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5078$lo3" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="$abc$5078$li3_li3" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$abc$5078$li3_li3" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 2 4 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">$abc$5078$li3_li3</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="$abc$5078$lo3" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5078$lo3" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5078$lo3</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5078$lo2" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5078$lo2" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="$abc$5078$li2_li2" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$abc$5078$li2_li2" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 open 3 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">$abc$5078$li2_li2</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="$abc$5078$lo2" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5078$lo2" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5078$lo2</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$8195$new_new_n72__" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar0 fle[3].out[1]-&gt;crossbar1 fle[5].out[0]-&gt;crossbar2 clb.I1[8]-&gt;crossbar3 clb.I3[7]-&gt;crossbar4 clb.I2[8]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">open</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$8195$new_new_n72__" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux4</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$8195$new_new_n72__" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$8195$new_new_n72__" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$8195$new_new_n72__</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$5078$lo0" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar0 fle[4].out[0]-&gt;crossbar1 fle[8].out[1]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I0[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5078$lo0" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5078$lo1" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5078$lo1" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="$abc$5078$li1_li1" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$abc$5078$li1_li1" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 2 open 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">$abc$5078$li1_li1</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="$abc$5078$lo1" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5078$lo1" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5078$lo1</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5078$lo0" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5078$lo0" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="$abc$5078$li0_li0" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$abc$5078$li0_li0" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 3 2 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">$abc$5078$li0_li0</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="$abc$5078$lo0" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5078$lo0" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5078$lo0</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$8195$new_new_n57__" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar0 fle[4].out[0]-&gt;crossbar1 fle[6].out[0]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I3[6]-&gt;crossbar4 clb.I2[9]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">open</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$8195$new_new_n57__" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux4</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$8195$new_new_n57__" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$8195$new_new_n57__" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 3 2 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$8195$new_new_n57__</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$5426$li057_li057" instance="clb[2]" mode="default">
		<inputs>
			<port name="I0">open $abc$5015$li5_li5 $abc$4669$lo117 $abc$8195$new_new_n57__ $abc$8195$new_new_n68__ open cipher_out $abc$5015$li4_li4 $abc$5015$lo3 open</port>
			<port name="I1">$abc$5015$li1_li1 data_rdy[0] $abc$3151$li071_li071 data_in data_rdy[1] open $abc$5015$lo5 open open open</port>
			<port name="I2">open open open open open open open $abc$5426$li040_li040 datapath.lut_ff56 open</port>
			<port name="I3">datapath.lut_ff63 open open open open open open open $abc$5015$lo2 open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">$true</port>
			<port name="lreset">$true</port>
			<port name="sync_set">open</port>
			<port name="sync_reset">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
			<port name="enable">$abc$8195$techmap$techmap7047$abc$5015$auto$blifparse.cc:362:parse_blif$5021.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5892_Y</port>
			<port name="reg_in">open</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open open fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 open open fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 open fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="reg_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open clock0</port>
		</clocks>
		<block name="$abc$5015$li6_li6" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[1]-&gt;crossbar0 fle[2].out[0]-&gt;crossbar1 fle[8].out[0]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 clb.I1[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">open</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$5015$li6_li6" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux4</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$5015$li6_li6" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$5015$li6_li6" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 4 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$5015$li6_li6</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$8195$new_new_n61__" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[1]-&gt;crossbar0 fle[2].out[0]-&gt;crossbar1 fle[6].out[0]-&gt;crossbar2 clb.I3[8]-&gt;crossbar3 clb.I0[8]-&gt;crossbar4 clb.I1[6]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">open</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$8195$new_new_n61__" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux4</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$8195$new_new_n61__" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$8195$new_new_n61__" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 1 0 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$8195$new_new_n61__</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$8195$techmap$techmap7047$abc$5015$auto$blifparse.cc:362:parse_blif$5021.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5892_Y" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I1[4]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I0[7]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$8195$techmap$techmap7047$abc$5015$auto$blifparse.cc:362:parse_blif$5021.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5892_Y" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5015$lo4" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5015$lo4" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5015$lo4" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5015$lo4" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5015$lo4</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$8195$techmap$techmap7047$abc$5015$auto$blifparse.cc:362:parse_blif$5021.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5892_Y" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$8195$techmap$techmap7047$abc$5015$auto$blifparse.cc:362:parse_blif$5021.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5892_Y" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="$abc$8195$techmap$techmap7047$abc$5015$auto$blifparse.cc:362:parse_blif$5021.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5892_Y" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$abc$8195$techmap$techmap7047$abc$5015$auto$blifparse.cc:362:parse_blif$5021.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5892_Y" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 1 2 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">$abc$8195$techmap$techmap7047$abc$5015$auto$blifparse.cc:362:parse_blif$5021.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5892_Y</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5015$lo6" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar0 open open clb.I1[0]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5015$lo6" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5015$lo1" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5015$lo1" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5015$lo1" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5015$lo1" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5015$lo1</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5015$lo6" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5015$lo6" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5015$lo6" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5015$lo6" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5015$lo6</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5015$li0_li0" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I0[3]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 fle[6].out[0]-&gt;crossbar2 clb.I1[6]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 clb.I1[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">open</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$5015$li0_li0" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux4</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$5015$li0_li0" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$5015$li0_li0" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 3 5 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$5015$li0_li0</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$5015$lo2" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 fle[5].out[1]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5015$lo2" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5015$li3_li3" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$5015$li3_li3" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="$abc$5015$li3_li3" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$abc$5015$li3_li3" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 1 open 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">$abc$5015$li3_li3</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$abc$5015$lo2" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5015$lo2" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="$abc$5015$li2_li2" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$abc$5015$li2_li2" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 0 3 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">$abc$5015$li2_li2</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="$abc$5015$lo2" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5015$lo2" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5015$lo2</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5015$lo5" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">open open fle[4].out[1]-&gt;crossbar2 open clb.I0[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5015$lo5" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5015$lo0" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5015$lo0" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5015$lo0" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5015$lo0" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5015$lo0</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5015$lo5" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5015$lo5" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5015$lo5" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5015$lo5" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5015$lo5</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$8195$new_new_n63__" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 clb.I2[8]-&gt;crossbar1 clb.I0[8]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 clb.I0[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">open</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$8195$new_new_n63__" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="$abc$8195$new_new_n63__" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$8195$new_new_n63__" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="$abc$8195$new_new_n63__" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$abc$8195$new_new_n63__" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 2 0 4 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">$abc$8195$new_new_n63__</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5015$lo3" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[8]-&gt;crossbar0 fle[5].out[0]-&gt;crossbar1 fle[6].out[0]-&gt;crossbar2 clb.I1[6]-&gt;crossbar3 clb.I0[8]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5015$lo3" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$8195$new_new_n59__" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$8195$new_new_n59__" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="$abc$8195$new_new_n59__" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$abc$8195$new_new_n59__" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 open 2 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">$abc$8195$new_new_n59__</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$abc$5015$lo3" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5015$lo3" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5015$lo3" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5015$lo3" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5015$lo3</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li057_li057" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 clb.I2[7]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 clb.I0[6]-&gt;crossbar4 clb.I1[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">open</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$5426$li057_li057" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux4</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$5426$li057_li057" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$5426$li057_li057" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 3 2 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$5426$li057_li057</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$8195$new_new_n91__" instance="clb[3]" mode="default">
		<inputs>
			<port name="I0">$abc$5078$lo1 $abc$5078$lo4 open data_rdy[0] open $abc$5015$lo1 $abc$5078$lo2 data_rdy[1] open open</port>
			<port name="I1">data_rdy[1] data_rdy[0] $abc$5015$lo3 open open open open $abc$8195$new_new_n57__ open $abc$5078$lo5</port>
			<port name="I2">open open open $abc$5078$lo0 $abc$8195$new_new_n61__ $abc$5078$lo3 open open open datapath.lut_ff_input</port>
			<port name="I3">open open open open open open open open open $abc$4669$lo117</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">$true</port>
			<port name="lreset">$true</port>
			<port name="sync_set">open</port>
			<port name="sync_reset">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
			<port name="enable">$true</port>
			<port name="reg_in">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open open open open open fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 open fle[4].out[1]-&gt;clbouts2 open open fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="reg_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open clock0</port>
		</clocks>
		<block name="$abc$5015$li1_li1" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I0[5]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 clb.I1[7]-&gt;crossbar3 clb.I0[7]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">open</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$5015$li1_li1" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="$abc$5015$li1_li1" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$5015$li1_li1" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="$abc$5015$li1_li1" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$abc$5015$li1_li1" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 3 1 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">$abc$5015$li1_li1</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="datapath.lut_ff63" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I0[1]-&gt;crossbar0 clb.I2[3]-&gt;crossbar1 clb.I2[9]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="datapath.lut_ff63" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$8195$new_new_n75__" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$8195$new_new_n75__" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="$abc$8195$new_new_n75__" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$abc$8195$new_new_n75__" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 2 open 0 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">$abc$8195$new_new_n75__</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="datapath.lut_ff63" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="datapath.lut_ff63" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="datapath.lut_ff63" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="datapath.lut_ff63" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">datapath.lut_ff63</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5078$li5_li5" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I0[7]-&gt;crossbar0 clb.I1[9]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">open</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$5078$li5_li5" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2727$auto$opt_dff.cc:194:make_patterns_logic$393" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$2727$auto$opt_dff.cc:194:make_patterns_logic$393" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="$abc$2727$auto$opt_dff.cc:194:make_patterns_logic$393" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$abc$2727$auto$opt_dff.cc:194:make_patterns_logic$393" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">$abc$2727$auto$opt_dff.cc:194:make_patterns_logic$393</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$abc$5078$li5_li5" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$5078$li5_li5" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="$abc$5078$li5_li5" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$abc$5078$li5_li5" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 2 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">$abc$5078$li5_li5</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="open" instance="fle[3]" />
		<block name="$abc$5703$li1_li1" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar0 open fle[4].out[1]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5703$li1_li1" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5703$li1_li1" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5703$li1_li1" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5703$li1_li1" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5703$li1_li1" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5703$li1_li1</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$3429$li6_li6" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$3429$li6_li6" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$3429$li6_li6" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$3429$li6_li6" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$3429$li6_li6</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5703$li3_li3" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[4].out[0]-&gt;crossbar1 fle[5].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5703$li3_li3" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5703$li2_li2" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5703$li2_li2" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5703$li2_li2" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5703$li2_li2" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5703$li2_li2</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5703$li3_li3" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5703$li3_li3" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5703$li3_li3" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5703$li3_li3" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5703$li3_li3</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5703$li5_li5" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[5].out[1]-&gt;crossbar1 fle[6].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5703$li5_li5" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5703$li4_li4" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5703$li4_li4" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5703$li4_li4" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5703$li4_li4" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5703$li4_li4</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5703$li5_li5" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5703$li5_li5" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5703$li5_li5" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5703$li5_li5" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5703$li5_li5</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5078$li4_li4" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I0[0]-&gt;crossbar0 clb.I1[9]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I0[7]-&gt;crossbar4 clb.I2[3]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">open</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$5078$li4_li4" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux4</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$5078$li4_li4" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$5078$li4_li4" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$5078$li4_li4</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$5426$li109_li109" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar0 fle[9].out[1]-&gt;crossbar1 fle[6].out[1]-&gt;crossbar2 clb.I3[9]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li109_li109" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li109_li109" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$5426$li109_li109" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="$abc$5426$li109_li109" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$abc$5426$li109_li109" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">2 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">$abc$5426$li109_li109</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="datapath.lut_ff56" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="datapath.lut_ff56" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="datapath.lut_ff56" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="datapath.lut_ff56" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">datapath.lut_ff56</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$8195$new_new_n91__" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I0[1]-&gt;crossbar0 clb.I1[2]-&gt;crossbar1 clb.I2[5]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I0[6]-&gt;crossbar4 clb.I1[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">open</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$8195$new_new_n91__" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux4</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$8195$new_new_n91__" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$8195$new_new_n91__" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 3 5 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$8195$new_new_n91__</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$5703$lo0" instance="clb[4]" mode="default">
		<inputs>
			<port name="I0">open open open open open open $abc$5703$li0_li0 open open open</port>
			<port name="I1">open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">$true</port>
			<port name="lreset">$true</port>
			<port name="sync_set">open</port>
			<port name="sync_reset">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
			<port name="enable">$true</port>
			<port name="reg_in">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open fle[9].out[0]-&gt;clbouts1 open open open open open open open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="reg_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">clock0 open open open</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="open" instance="fle[7]" />
		<block name="open" instance="fle[8]" />
		<block name="$abc$5703$lo0" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">open open clb.I0[6]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$5703$lo0" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$true" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$true" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="$true" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$true" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">$true</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$abc$5703$lo0" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5703$lo0" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5703$lo0" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5703$lo0" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5703$lo0</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$3599$li0_li0" instance="clb[5]" mode="default">
		<inputs>
			<port name="I0">open open open open open open $abc$5118$li0_li0 open open open</port>
			<port name="I1">open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">$true</port>
			<port name="lreset">$true</port>
			<port name="sync_set">open</port>
			<port name="sync_reset">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
			<port name="enable">key_exp.lut_ff_enable</port>
			<port name="reg_in">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open fle[8].out[0]-&gt;clbouts1 open open open open open open open open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="reg_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open clock0</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="open" instance="fle[7]" />
		<block name="$abc$5118$li3_li3" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar0 fle[9].out[0]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5118$li3_li3" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$4358$lo3" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$4358$lo3" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$4358$lo3" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$4358$lo3" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$4358$lo3</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5118$li3_li3" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5118$li3_li3" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5118$li3_li3" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5118$li3_li3" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5118$li3_li3</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3599$li0_li0" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[9].out[1]-&gt;crossbar1 open open clb.I0[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$3599$li0_li0" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5118$li2_li2" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5118$li2_li2" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5118$li2_li2" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5118$li2_li2" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5118$li2_li2</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$3599$li0_li0" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$3599$li0_li0" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$3599$li0_li0" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$3599$li0_li0" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$3599$li0_li0</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$3151$li071_li071" instance="clb[6]" mode="default">
		<inputs>
			<port name="I0">open open open open open open $abc$5426$li048_li048 open open open</port>
			<port name="I1">open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open $abc$5426$li057_li057</port>
			<port name="I3">open open open open open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">$true</port>
			<port name="lreset">$true</port>
			<port name="sync_set">open</port>
			<port name="sync_reset">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
			<port name="enable">data_rdy[0]</port>
			<port name="reg_in">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open open open fle[9].out[0]-&gt;clbouts1 open open open open fle[4].out[1]-&gt;clbouts2 open open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="reg_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open clock0</port>
		</clocks>
		<block name="$abc$5426$li030_li030" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar0 fle[3].out[1]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li030_li030" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li033_li033" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li033_li033" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li033_li033" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li033_li033" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li033_li033</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li030_li030" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li030_li030" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li030_li030" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li030_li030" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li030_li030</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li039_li039" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar0 open fle[7].out[1]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li039_li039" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li045_li045" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li045_li045" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li045_li045" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li045_li045" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li045_li045</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li039_li039" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li039_li039" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li039_li039" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li039_li039" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li039_li039</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li032_li032" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar0 fle[2].out[0]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li032_li032" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li031_li031" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li031_li031" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li031_li031" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li031_li031" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li031_li031</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li032_li032" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li032_li032" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li032_li032" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li032_li032" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li032_li032</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li046_li046" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[3].out[0]-&gt;crossbar1 open open clb.I0[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li046_li046" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li049_li049" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li049_li049" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li049_li049" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li049_li049" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li049_li049</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li046_li046" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li046_li046" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li046_li046" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li046_li046" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li046_li046</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li041_li041" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar0 open fle[4].out[1]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li041_li041" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li041_li041" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li041_li041" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li041_li041" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li041_li041" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li041_li041</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li040_li040" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li040_li040" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li040_li040" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li040_li040" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li040_li040</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li064_li064" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[5].out[1]-&gt;crossbar1 fle[6].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li064_li064" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$4669$lo117" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$4669$lo117" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$4669$lo117" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$4669$lo117" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$4669$lo117</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li064_li064" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li064_li064" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li064_li064" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li064_li064" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li064_li064</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li024_li024" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar0 open fle[6].out[1]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li024_li024" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li025_li025" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li025_li025" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li025_li025" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li025_li025" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li025_li025</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li024_li024" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li024_li024" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li024_li024" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li024_li024" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li024_li024</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li044_li044" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[2].out[1]-&gt;crossbar1 fle[7].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li044_li044" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li065_li065" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li065_li065" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li065_li065" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li065_li065" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li065_li065</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li044_li044" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li044_li044" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li044_li044" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li044_li044" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li044_li044</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li029_li029" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar0 fle[9].out[0]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li029_li029" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li023_li023" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li023_li023" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li023_li023" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li023_li023" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li023_li023</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li029_li029" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li029_li029" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li029_li029" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li029_li029" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li029_li029</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$3151$li071_li071" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[9].out[1]-&gt;crossbar1 clb.I2[9]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$3151$li071_li071" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="datapath.fifo_ff62" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="datapath.fifo_ff62" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="datapath.fifo_ff62" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="datapath.fifo_ff62" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">datapath.fifo_ff62</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$3151$li071_li071" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$3151$li071_li071" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$3151$li071_li071" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$3151$li071_li071" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$3151$li071_li071</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$5426$li110_li110" instance="clb[7]" mode="default">
		<inputs>
			<port name="I0">open open open open open open $abc$5426$li109_li109 open open open</port>
			<port name="I1">open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">$true</port>
			<port name="lreset">$true</port>
			<port name="sync_set">open</port>
			<port name="sync_reset">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
			<port name="enable">data_rdy[0]</port>
			<port name="reg_in">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]-&gt;clbouts1 open open open open open open open open open open open open open open open open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="reg_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open clock0</port>
		</clocks>
		<block name="$abc$5426$li082_li082" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar0 fle[2].out[0]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li082_li082" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li095_li095" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li095_li095" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li095_li095" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li095_li095" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li095_li095</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li082_li082" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li082_li082" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li082_li082" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li082_li082" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li082_li082</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li088_li088" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar0 fle[4].out[1]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li088_li088" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li112_li112" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li112_li112" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li112_li112" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li112_li112" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li112_li112</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li088_li088" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li088_li088" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li088_li088" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li088_li088" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li088_li088</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li124_li124" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[1]-&gt;crossbar0 open fle[7].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li124_li124" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li081_li081" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li081_li081" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li081_li081" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li081_li081" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li081_li081</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li124_li124" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li124_li124" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li124_li124" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li124_li124" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li124_li124</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li108_li108" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar0 fle[3].out[1]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li108_li108" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li079_li079" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li079_li079" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li079_li079" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li079_li079" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li079_li079</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li108_li108" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li108_li108" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li108_li108" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li108_li108" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li108_li108</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li092_li092" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[5].out[0]-&gt;crossbar1 fle[4].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li092_li092" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li092_li092" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li092_li092" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li092_li092" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li092_li092" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li092_li092</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li087_li087" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li087_li087" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li087_li087" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li087_li087" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li087_li087</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li090_li090" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[5].out[1]-&gt;crossbar1 fle[6].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li090_li090" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li091_li091" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li091_li091" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li091_li091" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li091_li091" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li091_li091</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li090_li090" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li090_li090" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li090_li090" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li090_li090" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li090_li090</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li101_li101" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar0 open fle[6].out[1]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li101_li101" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li089_li089" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li089_li089" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li089_li089" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li089_li089" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li089_li089</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li101_li101" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li101_li101" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li101_li101" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li101_li101" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li101_li101</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li113_li113" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar0 open fle[7].out[1]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li113_li113" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li123_li123" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li123_li123" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li123_li123" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li123_li123" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li123_li123</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li113_li113" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li113_li113" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li113_li113" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li113_li113" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li113_li113</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li074_li074" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar0 fle[9].out[0]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li074_li074" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li100_li100" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li100_li100" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li100_li100" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li100_li100" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li100_li100</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li074_li074" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li074_li074" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li074_li074" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li074_li074" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li074_li074</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li110_li110" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[9].out[1]-&gt;crossbar1 clb.I0[6]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li110_li110" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li073_li073" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li073_li073" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li073_li073" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li073_li073" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li073_li073</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li110_li110" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li110_li110" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li110_li110" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li110_li110" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li110_li110</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$5146$li122_li122" instance="clb[8]" mode="default">
		<inputs>
			<port name="I0">open open open open open open $abc$5146$li123_li123 open open open</port>
			<port name="I1">open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">$true</port>
			<port name="lreset">$true</port>
			<port name="sync_set">open</port>
			<port name="sync_reset">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
			<port name="enable">data_rdy[1]</port>
			<port name="reg_in">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]-&gt;clbouts1 open open open open open open open open open open open open open open open open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="reg_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open clock0</port>
		</clocks>
		<block name="$abc$5146$li068_li068" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar0 fle[2].out[0]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li068_li068" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li067_li067" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li067_li067" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li067_li067" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li067_li067" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li067_li067</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li068_li068" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li068_li068" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li068_li068" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li068_li068" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li068_li068</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li089_li089" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar0 fle[4].out[1]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li089_li089" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li087_li087" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li087_li087" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li087_li087" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li087_li087" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li087_li087</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li089_li089" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li089_li089" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li089_li089" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li089_li089" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li089_li089</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li083_li083" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[1]-&gt;crossbar0 open fle[7].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li083_li083" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li070_li070" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li070_li070" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li070_li070" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li070_li070" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li070_li070</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li083_li083" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li083_li083" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li083_li083" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li083_li083" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li083_li083</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li064_li064" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar0 fle[3].out[1]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li064_li064" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li036_li036" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li036_li036" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li036_li036" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li036_li036" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li036_li036</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li064_li064" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li064_li064" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li064_li064" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li064_li064" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li064_li064</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li098_li098" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[5].out[0]-&gt;crossbar1 fle[4].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li098_li098" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li098_li098" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li098_li098" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li098_li098" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li098_li098" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li098_li098</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li095_li095" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li095_li095" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li095_li095" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li095_li095" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li095_li095</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li100_li100" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[5].out[1]-&gt;crossbar1 fle[6].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li100_li100" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li099_li099" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li099_li099" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li099_li099" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li099_li099" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li099_li099</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li100_li100" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li100_li100" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li100_li100" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li100_li100" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li100_li100</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li102_li102" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar0 open fle[6].out[1]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li102_li102" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li101_li101" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li101_li101" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li101_li101" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li101_li101" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li101_li101</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li102_li102" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li102_li102" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li102_li102" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li102_li102" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li102_li102</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li085_li085" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar0 open fle[7].out[1]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li085_li085" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li084_li084" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li084_li084" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li084_li084" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li084_li084" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li084_li084</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li085_li085" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li085_li085" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li085_li085" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li085_li085" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li085_li085</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li104_li104" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar0 fle[9].out[0]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li104_li104" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li103_li103" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li103_li103" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li103_li103" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li103_li103" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li103_li103</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li104_li104" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li104_li104" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li104_li104" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li104_li104" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li104_li104</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li122_li122" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[9].out[1]-&gt;crossbar1 clb.I0[6]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li122_li122" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li120_li120" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li120_li120" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li120_li120" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li120_li120" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li120_li120</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li122_li122" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li122_li122" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li122_li122" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li122_li122" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li122_li122</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$5146$li001_li001" instance="clb[9]" mode="default">
		<inputs>
			<port name="I0">open open open open open open $abc$5146$li112_li112 open open open</port>
			<port name="I1">open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">$true</port>
			<port name="lreset">$true</port>
			<port name="sync_set">open</port>
			<port name="sync_reset">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
			<port name="enable">data_rdy[1]</port>
			<port name="reg_in">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open open open open open open open open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="reg_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open clock0</port>
		</clocks>
		<block name="$abc$5146$li022_li022" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar0 fle[3].out[1]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li022_li022" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li124_li124" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li124_li124" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li124_li124" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li124_li124" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li124_li124</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li022_li022" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li022_li022" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li022_li022" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li022_li022" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li022_li022</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li043_li043" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar0 open fle[7].out[1]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li043_li043" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li042_li042" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li042_li042" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li042_li042" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li042_li042" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li042_li042</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li043_li043" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li043_li043" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li043_li043" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li043_li043" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li043_li043</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li018_li018" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar0 fle[2].out[0]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li018_li018" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li017_li017" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li017_li017" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li017_li017" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li017_li017" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li017_li017</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li018_li018" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li018_li018" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li018_li018" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li018_li018" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li018_li018</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li114_li114" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I0[6]-&gt;crossbar0 fle[3].out[0]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li114_li114" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li113_li113" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li113_li113" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li113_li113" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li113_li113" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li113_li113</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li114_li114" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li114_li114" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li114_li114" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li114_li114" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li114_li114</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li016_li016" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar0 fle[4].out[1]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li016_li016" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li016_li016" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li016_li016" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li016_li016" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li016_li016" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li016_li016</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li015_li015" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li015_li015" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li015_li015" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li015_li015" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li015_li015</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li126_li126" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[5].out[0]-&gt;crossbar1 fle[4].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li126_li126" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li125_li125" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li125_li125" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li125_li125" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li125_li125" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li125_li125</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li126_li126" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li126_li126" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li126_li126" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li126_li126" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li126_li126</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li047_li047" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[5].out[1]-&gt;crossbar1 fle[6].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li047_li047" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li127_li127" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li127_li127" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li127_li127" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li127_li127" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li127_li127</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li047_li047" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li047_li047" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li047_li047" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li047_li047" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li047_li047</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li041_li041" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[2].out[1]-&gt;crossbar1 fle[7].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li041_li041" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li050_li050" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li050_li050" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li050_li050" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li050_li050" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li050_li050</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li041_li041" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li041_li041" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li041_li041" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li041_li041" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li041_li041</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li049_li049" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar0 open fle[6].out[1]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li049_li049" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li048_li048" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li048_li048" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li048_li048" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li048_li048" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li048_li048</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li049_li049" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li049_li049" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li049_li049" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li049_li049" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li049_li049</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li001_li001" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar0 fle[9].out[0]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li001_li001" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li000_li000" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li000_li000" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li000_li000" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li000_li000" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li000_li000</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li001_li001" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li001_li001" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li001_li001" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li001_li001" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li001_li001</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$5146$li053_li053" instance="clb[10]" mode="default">
		<inputs>
			<port name="I0">open open open open open open $abc$5146$li001_li001 open open open</port>
			<port name="I1">open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">$true</port>
			<port name="lreset">$true</port>
			<port name="sync_set">open</port>
			<port name="sync_reset">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
			<port name="enable">data_rdy[1]</port>
			<port name="reg_in">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]-&gt;clbouts1 open open open open open open open open open open open open open open open open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="reg_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open clock0</port>
		</clocks>
		<block name="$abc$5146$li010_li010" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar0 fle[2].out[0]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li010_li010" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li011_li011" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li011_li011" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li011_li011" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li011_li011" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li011_li011</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li010_li010" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li010_li010" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li010_li010" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li010_li010" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li010_li010</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li044_li044" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar0 fle[4].out[1]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li044_li044" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li045_li045" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li045_li045" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li045_li045" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li045_li045" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li045_li045</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li044_li044" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li044_li044" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li044_li044" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li044_li044" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li044_li044</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li008_li008" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[1]-&gt;crossbar0 open fle[7].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li008_li008" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li009_li009" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li009_li009" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li009_li009" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li009_li009" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li009_li009</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li008_li008" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li008_li008" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li008_li008" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li008_li008" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li008_li008</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li012_li012" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar0 fle[3].out[1]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li012_li012" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li013_li013" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li013_li013" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li013_li013" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li013_li013" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li013_li013</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li012_li012" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li012_li012" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li012_li012" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li012_li012" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li012_li012</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li006_li006" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[5].out[0]-&gt;crossbar1 fle[4].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li006_li006" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li006_li006" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li006_li006" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li006_li006" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li006_li006" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li006_li006</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li007_li007" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li007_li007" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li007_li007" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li007_li007" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li007_li007</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li005_li005" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[5].out[1]-&gt;crossbar1 fle[6].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li005_li005" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li019_li019" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li019_li019" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li019_li019" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li019_li019" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li019_li019</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li005_li005" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li005_li005" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li005_li005" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li005_li005" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li005_li005</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li003_li003" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar0 open fle[6].out[1]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li003_li003" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li004_li004" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li004_li004" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li004_li004" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li004_li004" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li004_li004</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li003_li003" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li003_li003" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li003_li003" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li003_li003" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li003_li003</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li046_li046" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar0 open fle[7].out[1]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li046_li046" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li021_li021" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li021_li021" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li021_li021" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li021_li021" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li021_li021</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li046_li046" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li046_li046" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li046_li046" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li046_li046" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li046_li046</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li020_li020" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar0 fle[9].out[0]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li020_li020" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li002_li002" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li002_li002" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li002_li002" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li002_li002" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li002_li002</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li020_li020" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li020_li020" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li020_li020" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li020_li020" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li020_li020</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li053_li053" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[9].out[1]-&gt;crossbar1 clb.I0[6]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li053_li053" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li054_li054" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li054_li054" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li054_li054" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li054_li054" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li054_li054</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li053_li053" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li053_li053" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li053_li053" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li053_li053" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li053_li053</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$5146$li014_li014" instance="clb[11]" mode="default">
		<inputs>
			<port name="I0">open open open open open open $abc$5146$li072_li072 open open open</port>
			<port name="I1">open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open $abc$5146$li013_li013</port>
			<port name="I3">open open open open open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">$true</port>
			<port name="lreset">$true</port>
			<port name="sync_set">open</port>
			<port name="sync_reset">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
			<port name="enable">data_rdy[1]</port>
			<port name="reg_in">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open open open open open open open open open open open open open open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="reg_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open clock0</port>
		</clocks>
		<block name="$abc$5146$li061_li061" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar0 fle[3].out[1]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li061_li061" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li060_li060" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li060_li060" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li060_li060" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li060_li060" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li060_li060</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li061_li061" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li061_li061" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li061_li061" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li061_li061" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li061_li061</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li039_li039" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar0 open fle[7].out[1]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li039_li039" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li038_li038" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li038_li038" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li038_li038" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li038_li038" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li038_li038</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li039_li039" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li039_li039" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li039_li039" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li039_li039" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li039_li039</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li059_li059" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar0 fle[2].out[0]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li059_li059" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li058_li058" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li058_li058" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li058_li058" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li058_li058" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li058_li058</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li059_li059" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li059_li059" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li059_li059" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li059_li059" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li059_li059</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li069_li069" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[3].out[0]-&gt;crossbar1 open open clb.I0[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li069_li069" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li071_li071" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li071_li071" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li071_li071" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li071_li071" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li071_li071</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li069_li069" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li069_li069" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li069_li069" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li069_li069" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li069_li069</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li119_li119" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar0 fle[4].out[1]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li119_li119" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li119_li119" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li119_li119" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li119_li119" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li119_li119" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li119_li119</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li118_li118" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li118_li118" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li118_li118" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li118_li118" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li118_li118</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li057_li057" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[5].out[1]-&gt;crossbar1 fle[6].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li057_li057" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li094_li094" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li094_li094" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li094_li094" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li094_li094" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li094_li094</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li057_li057" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li057_li057" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li057_li057" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li057_li057" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li057_li057</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li052_li052" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar0 open fle[6].out[1]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li052_li052" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li056_li056" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li056_li056" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li056_li056" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li056_li056" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li056_li056</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li052_li052" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li052_li052" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li052_li052" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li052_li052" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li052_li052</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li037_li037" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[2].out[1]-&gt;crossbar1 fle[7].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li037_li037" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li115_li115" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li115_li115" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li115_li115" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li115_li115" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li115_li115</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li037_li037" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li037_li037" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li037_li037" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li037_li037" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li037_li037</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li111_li111" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar0 fle[9].out[0]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li111_li111" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li051_li051" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li051_li051" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li051_li051" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li051_li051" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li051_li051</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li111_li111" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li111_li111" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li111_li111" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li111_li111" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li111_li111</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li014_li014" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[9].out[1]-&gt;crossbar1 clb.I2[9]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li014_li014" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li110_li110" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li110_li110" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li110_li110" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li110_li110" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li110_li110</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li014_li014" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li014_li014" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li014_li014" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li014_li014" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li014_li014</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$5146$li024_li024" instance="clb[12]" mode="default">
		<inputs>
			<port name="I0">open open open open open open $abc$5146$li079_li079 open open open</port>
			<port name="I1">open open open $abc$5146$li025_li025 $abc$5146$li036_li036 open open open open open</port>
			<port name="I2">open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">$true</port>
			<port name="lreset">$true</port>
			<port name="sync_set">open</port>
			<port name="sync_reset">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
			<port name="enable">data_rdy[1]</port>
			<port name="reg_in">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]-&gt;clbouts1 open open open open open open open fle[1].out[1]-&gt;clbouts2 open open fle[4].out[1]-&gt;clbouts2 open open open open open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="reg_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open clock0</port>
		</clocks>
		<block name="$abc$5146$li032_li032" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar0 fle[2].out[0]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li032_li032" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li031_li031" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li031_li031" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li031_li031" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li031_li031" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li031_li031</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li032_li032" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li032_li032" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li032_li032" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li032_li032" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li032_li032</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$lo055" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar0 open fle[7].out[1]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$lo055" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li055_li055" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li055_li055" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li055_li055" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li055_li055" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li055_li055</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$lo055" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$lo055" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$lo055" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$lo055" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$lo055</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li034_li034" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[1]-&gt;crossbar0 open fle[7].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li034_li034" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li033_li033" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li033_li033" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li033_li033" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li033_li033" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li033_li033</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li034_li034" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li034_li034" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li034_li034" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li034_li034" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li034_li034</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li029_li029" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar0 fle[3].out[1]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li029_li029" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li027_li027" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li027_li027" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li027_li027" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li027_li027" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li027_li027</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li029_li029" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li029_li029" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li029_li029" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li029_li029" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li029_li029</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li063_li063" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[5].out[0]-&gt;crossbar1 fle[4].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li063_li063" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li063_li063" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li063_li063" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li063_li063" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li063_li063" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li063_li063</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li112_li112" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li112_li112" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li112_li112" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li112_li112" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li112_li112</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li081_li081" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[5].out[1]-&gt;crossbar1 fle[6].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li081_li081" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li062_li062" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li062_li062" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li062_li062" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li062_li062" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li062_li062</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li081_li081" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li081_li081" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li081_li081" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li081_li081" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li081_li081</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li065_li065" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar0 open fle[6].out[1]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li065_li065" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li066_li066" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li066_li066" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li066_li066" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li066_li066" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li066_li066</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li065_li065" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li065_li065" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li065_li065" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li065_li065" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li065_li065</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li026_li026" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I1[3]-&gt;crossbar1 open clb.I1[4]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li026_li026" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li035_li035" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li035_li035" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li035_li035" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li035_li035" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li035_li035</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li026_li026" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li026_li026" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li026_li026" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li026_li026" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li026_li026</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li030_li030" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar0 fle[9].out[1]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li030_li030" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li121_li121" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li121_li121" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li121_li121" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li121_li121" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li121_li121</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li030_li030" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li030_li030" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li030_li030" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li030_li030" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li030_li030</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li024_li024" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[9].out[0]-&gt;crossbar1 open open clb.I0[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li024_li024" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li023_li023" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li023_li023" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li023_li023" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li023_li023" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li023_li023</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li024_li024" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li024_li024" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li024_li024" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li024_li024" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li024_li024</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$5146$li028_li028" instance="clb[13]" mode="default">
		<inputs>
			<port name="I0">open open open open open open $abc$5146$li027_li027 open open open</port>
			<port name="I1">open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">$true</port>
			<port name="lreset">$true</port>
			<port name="sync_set">open</port>
			<port name="sync_reset">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
			<port name="enable">data_rdy[1]</port>
			<port name="reg_in">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]-&gt;clbouts1 open open open open open open open open open open open open open open open open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="reg_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open clock0</port>
		</clocks>
		<block name="$abc$5146$li082_li082" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar0 fle[2].out[0]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li082_li082" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li080_li080" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li080_li080" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li080_li080" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li080_li080" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li080_li080</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li082_li082" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li082_li082" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li082_li082" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li082_li082" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li082_li082</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li093_li093" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar0 fle[4].out[1]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li093_li093" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li092_li092" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li092_li092" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li092_li092" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li092_li092" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li092_li092</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li093_li093" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li093_li093" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li093_li093" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li093_li093" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li093_li093</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li088_li088" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[1]-&gt;crossbar0 open fle[7].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li088_li088" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li086_li086" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li086_li086" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li086_li086" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li086_li086" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li086_li086</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li088_li088" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li088_li088" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li088_li088" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li088_li088" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li088_li088</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li077_li077" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar0 fle[3].out[1]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li077_li077" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li076_li076" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li076_li076" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li076_li076" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li076_li076" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li076_li076</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li077_li077" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li077_li077" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li077_li077" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li077_li077" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li077_li077</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li097_li097" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[5].out[0]-&gt;crossbar1 fle[4].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li097_li097" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li097_li097" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li097_li097" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li097_li097" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li097_li097" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li097_li097</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li096_li096" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li096_li096" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li096_li096" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li096_li096" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li096_li096</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li106_li106" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[5].out[1]-&gt;crossbar1 fle[6].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li106_li106" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li105_li105" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li105_li105" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li105_li105" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li105_li105" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li105_li105</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li106_li106" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li106_li106" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li106_li106" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li106_li106" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li106_li106</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li108_li108" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar0 open fle[6].out[1]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li108_li108" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li107_li107" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li107_li107" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li107_li107" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li107_li107" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li107_li107</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li108_li108" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li108_li108" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li108_li108" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li108_li108" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li108_li108</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li091_li091" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar0 open fle[7].out[1]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li091_li091" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li090_li090" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li090_li090" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li090_li090" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li090_li090" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li090_li090</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li091_li091" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li091_li091" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li091_li091" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li091_li091" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li091_li091</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li116_li116" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar0 fle[9].out[0]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li116_li116" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li109_li109" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li109_li109" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li109_li109" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li109_li109" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li109_li109</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li116_li116" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li116_li116" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li116_li116" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li116_li116" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li116_li116</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li028_li028" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[9].out[1]-&gt;crossbar1 clb.I0[6]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li028_li028" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li117_li117" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li117_li117" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li117_li117" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li117_li117" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li117_li117</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li028_li028" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li028_li028" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li028_li028" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li028_li028" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li028_li028</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$5146$li072_li072" instance="clb[14]" mode="default">
		<inputs>
			<port name="I0">open open open open open open open open open open</port>
			<port name="I1">open open open open $abc$5146$li076_li076 open open open open open</port>
			<port name="I2">open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">$true</port>
			<port name="lreset">$true</port>
			<port name="sync_set">open</port>
			<port name="sync_reset">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
			<port name="enable">data_rdy[1]</port>
			<port name="reg_in">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open open open open open open open open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="reg_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open clock0</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="open" instance="fle[7]" />
		<block name="$abc$5146$li074_li074" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I1[4]-&gt;crossbar1 fle[8].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li074_li074" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li075_li075" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li075_li075" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li075_li075" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li075_li075" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li075_li075</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li074_li074" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li074_li074" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li074_li074" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li074_li074" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li074_li074</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5146$li072_li072" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar0 fle[9].out[0]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5146$li072_li072" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5146$li073_li073" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li073_li073" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li073_li073" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li073_li073" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li073_li073</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5146$li072_li072" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5146$li072_li072" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5146$li072_li072" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5146$li072_li072" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5146$li072_li072</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$5426$li001_li001" instance="clb[15]" mode="default">
		<inputs>
			<port name="I0">open open open open open open $abc$5426$li010_li010 open open open</port>
			<port name="I1">open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">$true</port>
			<port name="lreset">$true</port>
			<port name="sync_set">open</port>
			<port name="sync_reset">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
			<port name="enable">data_rdy[0]</port>
			<port name="reg_in">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open open open open open open open open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="reg_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open clock0</port>
		</clocks>
		<block name="$abc$5426$li017_li017" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar0 fle[3].out[1]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li017_li017" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li016_li016" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li016_li016" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li016_li016" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li016_li016" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li016_li016</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li017_li017" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li017_li017" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li017_li017" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li017_li017" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li017_li017</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li007_li007" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar0 open fle[7].out[1]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li007_li007" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li006_li006" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li006_li006" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li006_li006" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li006_li006" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li006_li006</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li007_li007" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li007_li007" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li007_li007" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li007_li007" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li007_li007</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li019_li019" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar0 fle[2].out[0]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li019_li019" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li018_li018" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li018_li018" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li018_li018" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li018_li018" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li018_li018</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li019_li019" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li019_li019" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li019_li019" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li019_li019" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li019_li019</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li012_li012" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I0[6]-&gt;crossbar0 fle[3].out[0]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li012_li012" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li011_li011" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li011_li011" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li011_li011" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li011_li011" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li011_li011</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li012_li012" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li012_li012" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li012_li012" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li012_li012" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li012_li012</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li104_li104" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar0 fle[4].out[1]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li104_li104" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li104_li104" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li104_li104" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li104_li104" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li104_li104" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li104_li104</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li008_li008" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li008_li008" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li008_li008" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li008_li008" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li008_li008</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li099_li099" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[5].out[0]-&gt;crossbar1 fle[4].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li099_li099" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li119_li119" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li119_li119" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li119_li119" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li119_li119" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li119_li119</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li099_li099" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li099_li099" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li099_li099" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li099_li099" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li099_li099</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li072_li072" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[5].out[1]-&gt;crossbar1 fle[6].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li072_li072" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li071_li071" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li071_li071" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li071_li071" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li071_li071" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li071_li071</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li072_li072" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li072_li072" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li072_li072" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li072_li072" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li072_li072</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li005_li005" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[2].out[1]-&gt;crossbar1 fle[7].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li005_li005" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li004_li004" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li004_li004" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li004_li004" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li004_li004" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li004_li004</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li005_li005" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li005_li005" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li005_li005" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li005_li005" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li005_li005</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li003_li003" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar0 open fle[6].out[1]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li003_li003" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li107_li107" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li107_li107" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li107_li107" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li107_li107" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li107_li107</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li003_li003" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li003_li003" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li003_li003" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li003_li003" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li003_li003</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li001_li001" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar0 fle[9].out[0]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li001_li001" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li000_li000" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li000_li000" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li000_li000" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li000_li000" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li000_li000</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li001_li001" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li001_li001" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li001_li001" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li001_li001" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li001_li001</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$5426$li002_li002" instance="clb[16]" mode="default">
		<inputs>
			<port name="I0">open open open open open open $abc$5426$li015_li015 open open open</port>
			<port name="I1">open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open</port>
			<port name="I3">$abc$5426$li001_li001 open open open open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">$true</port>
			<port name="lreset">$true</port>
			<port name="sync_set">open</port>
			<port name="sync_reset">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
			<port name="enable">data_rdy[0]</port>
			<port name="reg_in">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open open open open open open open open open open open fle[3].out[1]-&gt;clbouts2 open open open open open open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="reg_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open clock0</port>
		</clocks>
		<block name="$abc$5426$li084_li084" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar0 fle[2].out[0]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li084_li084" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$lo084" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$lo084" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$lo084" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$lo084" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$lo084</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li084_li084" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li084_li084" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li084_li084" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li084_li084" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li084_li084</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li093_li093" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar0 fle[4].out[1]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li093_li093" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li094_li094" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li094_li094" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li094_li094" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li094_li094" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li094_li094</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li093_li093" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li093_li093" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li093_li093" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li093_li093" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li093_li093</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li127_li127" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[1]-&gt;crossbar0 open fle[7].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li127_li127" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li083_li083" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li083_li083" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li083_li083" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li083_li083" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li083_li083</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li127_li127" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li127_li127" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li127_li127" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li127_li127" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li127_li127</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li010_li010" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I0[6]-&gt;crossbar0 fle[3].out[0]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li010_li010" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li009_li009" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li009_li009" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li009_li009" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li009_li009" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li009_li009</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li010_li010" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li010_li010" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li010_li010" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li010_li010" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li010_li010</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li097_li097" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[5].out[0]-&gt;crossbar1 fle[4].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li097_li097" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li097_li097" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li097_li097" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li097_li097" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li097_li097" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li097_li097</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li126_li126" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li126_li126" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li126_li126" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li126_li126" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li126_li126</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li078_li078" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[5].out[1]-&gt;crossbar1 fle[6].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li078_li078" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li096_li096" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li096_li096" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li096_li096" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li096_li096" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li096_li096</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li078_li078" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li078_li078" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li078_li078" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li078_li078" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li078_li078</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li098_li098" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar0 open fle[6].out[1]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li098_li098" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li077_li077" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li077_li077" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li077_li077" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li077_li077" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li077_li077</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li098_li098" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li098_li098" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li098_li098" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li098_li098" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li098_li098</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li085_li085" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar0 open fle[7].out[1]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li085_li085" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li086_li086" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li086_li086" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li086_li086" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li086_li086" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li086_li086</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li085_li085" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li085_li085" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li085_li085" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li085_li085" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li085_li085</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li106_li106" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar0 fle[9].out[0]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li106_li106" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li116_li116" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li116_li116" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li116_li116" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li116_li116" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li116_li116</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li106_li106" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li106_li106" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li106_li106" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li106_li106" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li106_li106</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li002_li002" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[9].out[1]-&gt;crossbar1 open open clb.I3[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li002_li002" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li105_li105" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li105_li105" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li105_li105" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li105_li105" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li105_li105</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li002_li002" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li002_li002" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li002_li002" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li002_li002" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li002_li002</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$5426$li014_li014" instance="clb[17]" mode="default">
		<inputs>
			<port name="I0">open open open open open open $abc$5426$li055_li055 open open open</port>
			<port name="I1">open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">$true</port>
			<port name="lreset">$true</port>
			<port name="sync_set">open</port>
			<port name="sync_reset">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
			<port name="enable">data_rdy[0]</port>
			<port name="reg_in">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open open open open open open open open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="reg_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open clock0</port>
		</clocks>
		<block name="$abc$5426$li038_li038" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar0 fle[3].out[1]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li038_li038" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li037_li037" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li037_li037" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li037_li037" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li037_li037" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li037_li037</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li038_li038" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li038_li038" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li038_li038" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li038_li038" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li038_li038</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li021_li021" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar0 open fle[7].out[1]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li021_li021" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li020_li020" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li020_li020" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li020_li020" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li020_li020" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li020_li020</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li021_li021" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li021_li021" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li021_li021" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li021_li021" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li021_li021</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li052_li052" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar0 fle[2].out[0]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li052_li052" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li043_li043" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li043_li043" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li043_li043" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li043_li043" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li043_li043</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li052_li052" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li052_li052" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li052_li052" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li052_li052" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li052_li052</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li036_li036" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I0[6]-&gt;crossbar0 fle[3].out[0]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li036_li036" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li056_li056" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li056_li056" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li056_li056" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li056_li056" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li056_li056</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li036_li036" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li036_li036" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li036_li036" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li036_li036" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li036_li036</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li066_li066" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar0 fle[4].out[1]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li066_li066" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li066_li066" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li066_li066" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li066_li066" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li066_li066" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li066_li066</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li022_li022" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li022_li022" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li022_li022" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li022_li022" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li022_li022</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li070_li070" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[5].out[0]-&gt;crossbar1 fle[4].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li070_li070" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li067_li067" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li067_li067" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li067_li067" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li067_li067" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li067_li067</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li070_li070" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li070_li070" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li070_li070" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li070_li070" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li070_li070</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li063_li063" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[5].out[1]-&gt;crossbar1 fle[6].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li063_li063" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li069_li069" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li069_li069" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li069_li069" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li069_li069" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li069_li069</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li063_li063" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li063_li063" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li063_li063" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li063_li063" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li063_li063</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li054_li054" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[2].out[1]-&gt;crossbar1 fle[7].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li054_li054" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li053_li053" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li053_li053" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li053_li053" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li053_li053" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li053_li053</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li054_li054" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li054_li054" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li054_li054" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li054_li054" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li054_li054</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li059_li059" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar0 open fle[6].out[1]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li059_li059" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li058_li058" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li058_li058" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li058_li058" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li058_li058" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li058_li058</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li059_li059" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li059_li059" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li059_li059" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li059_li059" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li059_li059</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li014_li014" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar0 fle[9].out[0]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li014_li014" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li013_li013" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li013_li013" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li013_li013" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li013_li013" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li013_li013</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li014_li014" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li014_li014" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li014_li014" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li014_li014" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li014_li014</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$5426$li015_li015" instance="clb[18]" mode="default">
		<inputs>
			<port name="I0">open open open open open open $abc$5426$li041_li041 open open open</port>
			<port name="I1">open open open $abc$5426$li076_li076 open open open open open open</port>
			<port name="I2">open open open open open open open open open open</port>
			<port name="I3">$abc$5426$li014_li014 open open open open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">$true</port>
			<port name="lreset">$true</port>
			<port name="sync_set">open</port>
			<port name="sync_reset">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
			<port name="enable">data_rdy[0]</port>
			<port name="reg_in">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open open open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="reg_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open clock0</port>
		</clocks>
		<block name="$abc$5426$li117_li117" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar0 fle[3].out[1]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li117_li117" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li118_li118" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li118_li118" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li118_li118" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li118_li118" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li118_li118</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li117_li117" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li117_li117" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li117_li117" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li117_li117" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li117_li117</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li042_li042" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar0 open fle[7].out[1]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li042_li042" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li068_li068" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li068_li068" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li068_li068" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li068_li068" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li068_li068</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li042_li042" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li042_li042" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li042_li042" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li042_li042" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li042_li042</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li115_li115" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar0 fle[2].out[0]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li115_li115" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li114_li114" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li114_li114" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li114_li114" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li114_li114" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li114_li114</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li115_li115" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li115_li115" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li115_li115" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li115_li115" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li115_li115</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li122_li122" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li122_li122" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li125_li125" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li125_li125" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li125_li125" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li125_li125" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li125_li125</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li122_li122" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li122_li122" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li122_li122" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li122_li122" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li122_li122</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li026_li026" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar0 fle[4].out[1]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li026_li026" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li026_li026" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li026_li026" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li026_li026" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li026_li026" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li026_li026</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li034_li034" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li034_li034" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li034_li034" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li034_li034" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li034_li034</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li028_li028" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[5].out[0]-&gt;crossbar1 fle[4].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li028_li028" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li027_li027" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li027_li027" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li027_li027" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li027_li027" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li027_li027</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li028_li028" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li028_li028" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li028_li028" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li028_li028" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li028_li028</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li061_li061" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[5].out[1]-&gt;crossbar1 fle[6].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li061_li061" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li060_li060" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li060_li060" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li060_li060" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li060_li060" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li060_li060</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li061_li061" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li061_li061" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li061_li061" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li061_li061" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li061_li061</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li051_li051" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[2].out[1]-&gt;crossbar1 fle[7].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li051_li051" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li050_li050" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li050_li050" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li050_li050" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li050_li050" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li050_li050</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li051_li051" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li051_li051" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li051_li051" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li051_li051" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li051_li051</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li047_li047" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I0[6]-&gt;crossbar0 open fle[6].out[1]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li047_li047" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li048_li048" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li048_li048" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li048_li048" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li048_li048" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li048_li048</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li047_li047" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li047_li047" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li047_li047" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li047_li047" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li047_li047</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li015_li015" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar0 open open open clb.I3[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li015_li015" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li055_li055" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li055_li055" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li055_li055" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li055_li055" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li055_li055</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li015_li015" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li015_li015" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li015_li015" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li015_li015" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li015_li015</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$5426$li076_li076" instance="clb[19]" mode="default">
		<inputs>
			<port name="I0">open open open open open open $abc$5426$li079_li079 open open open</port>
			<port name="I1">open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">$true</port>
			<port name="lreset">$true</port>
			<port name="sync_set">open</port>
			<port name="sync_reset">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
			<port name="enable">data_rdy[0]</port>
			<port name="reg_in">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open open open open open open open open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="reg_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open clock0</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="$abc$5426$li102_li102" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I0[6]-&gt;crossbar0 fle[5].out[0]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li102_li102" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li080_li080" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li080_li080" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li080_li080" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li080_li080" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li080_li080</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li102_li102" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li102_li102" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li102_li102" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li102_li102" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li102_li102</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li120_li120" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[5].out[1]-&gt;crossbar1 fle[6].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li120_li120" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li103_li103" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li103_li103" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li103_li103" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li103_li103" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li103_li103</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li120_li120" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li120_li120" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li120_li120" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li120_li120" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li120_li120</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="open" instance="fle[7]" />
		<block name="$abc$5426$li111_li111" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar0 open fle[6].out[1]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li111_li111" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li121_li121" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li121_li121" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li121_li121" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li121_li121" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li121_li121</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li111_li111" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li111_li111" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li111_li111" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li111_li111" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li111_li111</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$5426$li076_li076" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[9].out[0]-&gt;crossbar1 fle[8].out[1]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$5426$li076_li076" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$5426$li075_li075" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li075_li075" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li075_li075" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li075_li075" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li075_li075</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$5426$li076_li076" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$5426$li076_li076" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$5426$li076_li076" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$5426$li076_li076" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$5426$li076_li076</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="out:cipher_out" instance="io[20]" mode="io_output">
		<inputs>
			<port name="f2a_i">cipher_out</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="out:cipher_out" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
				<port name="reset">open</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:cipher_out" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="clock0" instance="io[21]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="clock0" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="clock0" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">clock0</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="data_in" instance="io[22]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="data_in" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="data_in" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">data_in</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="data_rdy[0]" instance="io[23]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="data_rdy[0]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="data_rdy[0]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">data_rdy[0]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="data_rdy[1]" instance="io[24]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="data_rdy[1]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="data_rdy[1]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">data_rdy[1]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
</block>
