Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Jun 13 20:05:34 2021
| Host         : DESKTOP-NFORTEC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cronometro_top_timing_summary_routed.rpt -pb cronometro_top_timing_summary_routed.pb -rpx cronometro_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cronometro_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.297        0.000                      0                  587        0.202        0.000                      0                  587        4.500        0.000                       0                   276  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.723        0.000                      0                  508        0.202        0.000                      0                  508        4.500        0.000                       0                   276  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.297        0.000                      0                   79        0.810        0.000                      0                   79  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.723ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.723ns  (required time - arrival time)
  Source:                 crono_inst/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/segundos_unit/q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 0.981ns (20.430%)  route 3.821ns (79.570%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.603     5.205    crono_inst/divisorfrec_unit/CLK
    SLICE_X40Y124        FDRE                                         r  crono_inst/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDRE (Prop_fdre_C_Q)         0.456     5.661 f  crono_inst/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.984     6.645    crono_inst/divisorfrec_unit/q_reg[6]
    SLICE_X41Y125        LUT5 (Prop_lut5_I0_O)        0.124     6.769 f  crono_inst/divisorfrec_unit/q[3]_i_10/O
                         net (fo=1, routed)           0.670     7.440    crono_inst/divisorfrec_unit/q[3]_i_10_n_0
    SLICE_X41Y125        LUT4 (Prop_lut4_I0_O)        0.124     7.564 r  crono_inst/divisorfrec_unit/q[3]_i_4__1/O
                         net (fo=24, routed)          0.811     8.375    crono_inst/centesimas_unit/top
    SLICE_X38Y121        LUT6 (Prop_lut6_I4_O)        0.124     8.499 r  crono_inst/centesimas_unit/q[3]_i_1__3/O
                         net (fo=10, routed)          0.832     9.330    crono_inst/decimas_unit/ce6_out
    SLICE_X36Y119        LUT5 (Prop_lut5_I4_O)        0.153     9.483 r  crono_inst/decimas_unit/q[3]_i_1__2/O
                         net (fo=4, routed)           0.524    10.007    crono_inst/segundos_unit/q_reg[3]_0[0]
    SLICE_X37Y119        FDCE                                         r  crono_inst/segundos_unit/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.492    14.914    crono_inst/segundos_unit/CLK
    SLICE_X37Y119        FDCE                                         r  crono_inst/segundos_unit/q_reg[0]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X37Y119        FDCE (Setup_fdce_C_CE)      -0.408    14.730    crono_inst/segundos_unit/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                  4.723    

Slack (MET) :             4.723ns  (required time - arrival time)
  Source:                 crono_inst/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/segundos_unit/q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 0.981ns (20.430%)  route 3.821ns (79.570%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.603     5.205    crono_inst/divisorfrec_unit/CLK
    SLICE_X40Y124        FDRE                                         r  crono_inst/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDRE (Prop_fdre_C_Q)         0.456     5.661 f  crono_inst/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.984     6.645    crono_inst/divisorfrec_unit/q_reg[6]
    SLICE_X41Y125        LUT5 (Prop_lut5_I0_O)        0.124     6.769 f  crono_inst/divisorfrec_unit/q[3]_i_10/O
                         net (fo=1, routed)           0.670     7.440    crono_inst/divisorfrec_unit/q[3]_i_10_n_0
    SLICE_X41Y125        LUT4 (Prop_lut4_I0_O)        0.124     7.564 r  crono_inst/divisorfrec_unit/q[3]_i_4__1/O
                         net (fo=24, routed)          0.811     8.375    crono_inst/centesimas_unit/top
    SLICE_X38Y121        LUT6 (Prop_lut6_I4_O)        0.124     8.499 r  crono_inst/centesimas_unit/q[3]_i_1__3/O
                         net (fo=10, routed)          0.832     9.330    crono_inst/decimas_unit/ce6_out
    SLICE_X36Y119        LUT5 (Prop_lut5_I4_O)        0.153     9.483 r  crono_inst/decimas_unit/q[3]_i_1__2/O
                         net (fo=4, routed)           0.524    10.007    crono_inst/segundos_unit/q_reg[3]_0[0]
    SLICE_X37Y119        FDCE                                         r  crono_inst/segundos_unit/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.492    14.914    crono_inst/segundos_unit/CLK
    SLICE_X37Y119        FDCE                                         r  crono_inst/segundos_unit/q_reg[1]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X37Y119        FDCE (Setup_fdce_C_CE)      -0.408    14.730    crono_inst/segundos_unit/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                  4.723    

Slack (MET) :             4.723ns  (required time - arrival time)
  Source:                 crono_inst/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/segundos_unit/q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 0.981ns (20.430%)  route 3.821ns (79.570%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.603     5.205    crono_inst/divisorfrec_unit/CLK
    SLICE_X40Y124        FDRE                                         r  crono_inst/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDRE (Prop_fdre_C_Q)         0.456     5.661 f  crono_inst/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.984     6.645    crono_inst/divisorfrec_unit/q_reg[6]
    SLICE_X41Y125        LUT5 (Prop_lut5_I0_O)        0.124     6.769 f  crono_inst/divisorfrec_unit/q[3]_i_10/O
                         net (fo=1, routed)           0.670     7.440    crono_inst/divisorfrec_unit/q[3]_i_10_n_0
    SLICE_X41Y125        LUT4 (Prop_lut4_I0_O)        0.124     7.564 r  crono_inst/divisorfrec_unit/q[3]_i_4__1/O
                         net (fo=24, routed)          0.811     8.375    crono_inst/centesimas_unit/top
    SLICE_X38Y121        LUT6 (Prop_lut6_I4_O)        0.124     8.499 r  crono_inst/centesimas_unit/q[3]_i_1__3/O
                         net (fo=10, routed)          0.832     9.330    crono_inst/decimas_unit/ce6_out
    SLICE_X36Y119        LUT5 (Prop_lut5_I4_O)        0.153     9.483 r  crono_inst/decimas_unit/q[3]_i_1__2/O
                         net (fo=4, routed)           0.524    10.007    crono_inst/segundos_unit/q_reg[3]_0[0]
    SLICE_X37Y119        FDCE                                         r  crono_inst/segundos_unit/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.492    14.914    crono_inst/segundos_unit/CLK
    SLICE_X37Y119        FDCE                                         r  crono_inst/segundos_unit/q_reg[2]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X37Y119        FDCE (Setup_fdce_C_CE)      -0.408    14.730    crono_inst/segundos_unit/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                  4.723    

Slack (MET) :             4.723ns  (required time - arrival time)
  Source:                 crono_inst/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/segundos_unit/q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 0.981ns (20.430%)  route 3.821ns (79.570%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.603     5.205    crono_inst/divisorfrec_unit/CLK
    SLICE_X40Y124        FDRE                                         r  crono_inst/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDRE (Prop_fdre_C_Q)         0.456     5.661 f  crono_inst/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.984     6.645    crono_inst/divisorfrec_unit/q_reg[6]
    SLICE_X41Y125        LUT5 (Prop_lut5_I0_O)        0.124     6.769 f  crono_inst/divisorfrec_unit/q[3]_i_10/O
                         net (fo=1, routed)           0.670     7.440    crono_inst/divisorfrec_unit/q[3]_i_10_n_0
    SLICE_X41Y125        LUT4 (Prop_lut4_I0_O)        0.124     7.564 r  crono_inst/divisorfrec_unit/q[3]_i_4__1/O
                         net (fo=24, routed)          0.811     8.375    crono_inst/centesimas_unit/top
    SLICE_X38Y121        LUT6 (Prop_lut6_I4_O)        0.124     8.499 r  crono_inst/centesimas_unit/q[3]_i_1__3/O
                         net (fo=10, routed)          0.832     9.330    crono_inst/decimas_unit/ce6_out
    SLICE_X36Y119        LUT5 (Prop_lut5_I4_O)        0.153     9.483 r  crono_inst/decimas_unit/q[3]_i_1__2/O
                         net (fo=4, routed)           0.524    10.007    crono_inst/segundos_unit/q_reg[3]_0[0]
    SLICE_X37Y119        FDCE                                         r  crono_inst/segundos_unit/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.492    14.914    crono_inst/segundos_unit/CLK
    SLICE_X37Y119        FDCE                                         r  crono_inst/segundos_unit/q_reg[3]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X37Y119        FDCE (Setup_fdce_C_CE)      -0.408    14.730    crono_inst/segundos_unit/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                  4.723    

Slack (MET) :             5.033ns  (required time - arrival time)
  Source:                 crono_inst/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/dminutos_unit/q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.948ns (21.119%)  route 3.541ns (78.881%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.603     5.205    crono_inst/divisorfrec_unit/CLK
    SLICE_X40Y124        FDRE                                         r  crono_inst/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDRE (Prop_fdre_C_Q)         0.456     5.661 f  crono_inst/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.984     6.645    crono_inst/divisorfrec_unit/q_reg[6]
    SLICE_X41Y125        LUT5 (Prop_lut5_I0_O)        0.124     6.769 f  crono_inst/divisorfrec_unit/q[3]_i_10/O
                         net (fo=1, routed)           0.670     7.440    crono_inst/divisorfrec_unit/q[3]_i_10_n_0
    SLICE_X41Y125        LUT4 (Prop_lut4_I0_O)        0.124     7.564 r  crono_inst/divisorfrec_unit/q[3]_i_4__1/O
                         net (fo=24, routed)          0.811     8.375    crono_inst/centesimas_unit/top
    SLICE_X38Y121        LUT6 (Prop_lut6_I4_O)        0.124     8.499 r  crono_inst/centesimas_unit/q[3]_i_1__3/O
                         net (fo=10, routed)          0.606     9.105    crono_inst/segundos_unit/ce6_out
    SLICE_X37Y120        LUT5 (Prop_lut5_I2_O)        0.120     9.225 r  crono_inst/segundos_unit/q[3]_i_1__5/O
                         net (fo=4, routed)           0.470     9.694    crono_inst/dminutos_unit/q_reg[0]_0[0]
    SLICE_X35Y122        FDCE                                         r  crono_inst/dminutos_unit/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.489    14.911    crono_inst/dminutos_unit/CLK
    SLICE_X35Y122        FDCE                                         r  crono_inst/dminutos_unit/q_reg[0]/C
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X35Y122        FDCE (Setup_fdce_C_CE)      -0.408    14.727    crono_inst/dminutos_unit/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.694    
  -------------------------------------------------------------------
                         slack                                  5.033    

Slack (MET) :             5.033ns  (required time - arrival time)
  Source:                 crono_inst/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/dminutos_unit/q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.948ns (21.119%)  route 3.541ns (78.881%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.603     5.205    crono_inst/divisorfrec_unit/CLK
    SLICE_X40Y124        FDRE                                         r  crono_inst/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDRE (Prop_fdre_C_Q)         0.456     5.661 f  crono_inst/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.984     6.645    crono_inst/divisorfrec_unit/q_reg[6]
    SLICE_X41Y125        LUT5 (Prop_lut5_I0_O)        0.124     6.769 f  crono_inst/divisorfrec_unit/q[3]_i_10/O
                         net (fo=1, routed)           0.670     7.440    crono_inst/divisorfrec_unit/q[3]_i_10_n_0
    SLICE_X41Y125        LUT4 (Prop_lut4_I0_O)        0.124     7.564 r  crono_inst/divisorfrec_unit/q[3]_i_4__1/O
                         net (fo=24, routed)          0.811     8.375    crono_inst/centesimas_unit/top
    SLICE_X38Y121        LUT6 (Prop_lut6_I4_O)        0.124     8.499 r  crono_inst/centesimas_unit/q[3]_i_1__3/O
                         net (fo=10, routed)          0.606     9.105    crono_inst/segundos_unit/ce6_out
    SLICE_X37Y120        LUT5 (Prop_lut5_I2_O)        0.120     9.225 r  crono_inst/segundos_unit/q[3]_i_1__5/O
                         net (fo=4, routed)           0.470     9.694    crono_inst/dminutos_unit/q_reg[0]_0[0]
    SLICE_X35Y122        FDCE                                         r  crono_inst/dminutos_unit/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.489    14.911    crono_inst/dminutos_unit/CLK
    SLICE_X35Y122        FDCE                                         r  crono_inst/dminutos_unit/q_reg[1]/C
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X35Y122        FDCE (Setup_fdce_C_CE)      -0.408    14.727    crono_inst/dminutos_unit/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.694    
  -------------------------------------------------------------------
                         slack                                  5.033    

Slack (MET) :             5.033ns  (required time - arrival time)
  Source:                 crono_inst/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/dminutos_unit/q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.948ns (21.119%)  route 3.541ns (78.881%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.603     5.205    crono_inst/divisorfrec_unit/CLK
    SLICE_X40Y124        FDRE                                         r  crono_inst/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDRE (Prop_fdre_C_Q)         0.456     5.661 f  crono_inst/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.984     6.645    crono_inst/divisorfrec_unit/q_reg[6]
    SLICE_X41Y125        LUT5 (Prop_lut5_I0_O)        0.124     6.769 f  crono_inst/divisorfrec_unit/q[3]_i_10/O
                         net (fo=1, routed)           0.670     7.440    crono_inst/divisorfrec_unit/q[3]_i_10_n_0
    SLICE_X41Y125        LUT4 (Prop_lut4_I0_O)        0.124     7.564 r  crono_inst/divisorfrec_unit/q[3]_i_4__1/O
                         net (fo=24, routed)          0.811     8.375    crono_inst/centesimas_unit/top
    SLICE_X38Y121        LUT6 (Prop_lut6_I4_O)        0.124     8.499 r  crono_inst/centesimas_unit/q[3]_i_1__3/O
                         net (fo=10, routed)          0.606     9.105    crono_inst/segundos_unit/ce6_out
    SLICE_X37Y120        LUT5 (Prop_lut5_I2_O)        0.120     9.225 r  crono_inst/segundos_unit/q[3]_i_1__5/O
                         net (fo=4, routed)           0.470     9.694    crono_inst/dminutos_unit/q_reg[0]_0[0]
    SLICE_X35Y122        FDCE                                         r  crono_inst/dminutos_unit/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.489    14.911    crono_inst/dminutos_unit/CLK
    SLICE_X35Y122        FDCE                                         r  crono_inst/dminutos_unit/q_reg[2]/C
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X35Y122        FDCE (Setup_fdce_C_CE)      -0.408    14.727    crono_inst/dminutos_unit/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.694    
  -------------------------------------------------------------------
                         slack                                  5.033    

Slack (MET) :             5.033ns  (required time - arrival time)
  Source:                 crono_inst/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/dminutos_unit/q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.948ns (21.119%)  route 3.541ns (78.881%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.603     5.205    crono_inst/divisorfrec_unit/CLK
    SLICE_X40Y124        FDRE                                         r  crono_inst/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDRE (Prop_fdre_C_Q)         0.456     5.661 f  crono_inst/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.984     6.645    crono_inst/divisorfrec_unit/q_reg[6]
    SLICE_X41Y125        LUT5 (Prop_lut5_I0_O)        0.124     6.769 f  crono_inst/divisorfrec_unit/q[3]_i_10/O
                         net (fo=1, routed)           0.670     7.440    crono_inst/divisorfrec_unit/q[3]_i_10_n_0
    SLICE_X41Y125        LUT4 (Prop_lut4_I0_O)        0.124     7.564 r  crono_inst/divisorfrec_unit/q[3]_i_4__1/O
                         net (fo=24, routed)          0.811     8.375    crono_inst/centesimas_unit/top
    SLICE_X38Y121        LUT6 (Prop_lut6_I4_O)        0.124     8.499 r  crono_inst/centesimas_unit/q[3]_i_1__3/O
                         net (fo=10, routed)          0.606     9.105    crono_inst/segundos_unit/ce6_out
    SLICE_X37Y120        LUT5 (Prop_lut5_I2_O)        0.120     9.225 r  crono_inst/segundos_unit/q[3]_i_1__5/O
                         net (fo=4, routed)           0.470     9.694    crono_inst/dminutos_unit/q_reg[0]_0[0]
    SLICE_X35Y122        FDCE                                         r  crono_inst/dminutos_unit/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.489    14.911    crono_inst/dminutos_unit/CLK
    SLICE_X35Y122        FDCE                                         r  crono_inst/dminutos_unit/q_reg[3]/C
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X35Y122        FDCE (Setup_fdce_C_CE)      -0.408    14.727    crono_inst/dminutos_unit/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.694    
  -------------------------------------------------------------------
                         slack                                  5.033    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 crono_inst/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/horas_unit/q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.640ns  (logic 0.952ns (20.517%)  route 3.688ns (79.483%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.603     5.205    crono_inst/divisorfrec_unit/CLK
    SLICE_X40Y124        FDRE                                         r  crono_inst/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDRE (Prop_fdre_C_Q)         0.456     5.661 f  crono_inst/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.984     6.645    crono_inst/divisorfrec_unit/q_reg[6]
    SLICE_X41Y125        LUT5 (Prop_lut5_I0_O)        0.124     6.769 f  crono_inst/divisorfrec_unit/q[3]_i_10/O
                         net (fo=1, routed)           0.670     7.440    crono_inst/divisorfrec_unit/q[3]_i_10_n_0
    SLICE_X41Y125        LUT4 (Prop_lut4_I0_O)        0.124     7.564 r  crono_inst/divisorfrec_unit/q[3]_i_4__1/O
                         net (fo=24, routed)          0.811     8.375    crono_inst/centesimas_unit/top
    SLICE_X38Y121        LUT6 (Prop_lut6_I4_O)        0.124     8.499 r  crono_inst/centesimas_unit/q[3]_i_1__3/O
                         net (fo=10, routed)          0.605     9.104    crono_inst/dminutos_unit/ce6_out
    SLICE_X37Y120        LUT6 (Prop_lut6_I3_O)        0.124     9.228 r  crono_inst/dminutos_unit/q[3]_i_1__0/O
                         net (fo=4, routed)           0.618     9.845    crono_inst/horas_unit/E[0]
    SLICE_X35Y119        FDCE                                         r  crono_inst/horas_unit/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.492    14.914    crono_inst/horas_unit/CLK
    SLICE_X35Y119        FDCE                                         r  crono_inst/horas_unit/q_reg[0]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X35Y119        FDCE (Setup_fdce_C_CE)      -0.205    14.933    crono_inst/horas_unit/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                          -9.845    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 crono_inst/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/horas_unit/q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 0.952ns (21.085%)  route 3.563ns (78.915%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.603     5.205    crono_inst/divisorfrec_unit/CLK
    SLICE_X40Y124        FDRE                                         r  crono_inst/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDRE (Prop_fdre_C_Q)         0.456     5.661 f  crono_inst/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.984     6.645    crono_inst/divisorfrec_unit/q_reg[6]
    SLICE_X41Y125        LUT5 (Prop_lut5_I0_O)        0.124     6.769 f  crono_inst/divisorfrec_unit/q[3]_i_10/O
                         net (fo=1, routed)           0.670     7.440    crono_inst/divisorfrec_unit/q[3]_i_10_n_0
    SLICE_X41Y125        LUT4 (Prop_lut4_I0_O)        0.124     7.564 r  crono_inst/divisorfrec_unit/q[3]_i_4__1/O
                         net (fo=24, routed)          0.811     8.375    crono_inst/centesimas_unit/top
    SLICE_X38Y121        LUT6 (Prop_lut6_I4_O)        0.124     8.499 r  crono_inst/centesimas_unit/q[3]_i_1__3/O
                         net (fo=10, routed)          0.605     9.104    crono_inst/dminutos_unit/ce6_out
    SLICE_X37Y120        LUT6 (Prop_lut6_I3_O)        0.124     9.228 r  crono_inst/dminutos_unit/q[3]_i_1__0/O
                         net (fo=4, routed)           0.493     9.720    crono_inst/horas_unit/E[0]
    SLICE_X36Y122        FDCE                                         r  crono_inst/horas_unit/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.489    14.911    crono_inst/horas_unit/CLK
    SLICE_X36Y122        FDCE                                         r  crono_inst/horas_unit/q_reg[1]/C
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X36Y122        FDCE (Setup_fdce_C_CE)      -0.205    14.930    crono_inst/horas_unit/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                  5.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 alarm_inst/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/cuenta_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.638%)  route 0.133ns (41.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.555     1.474    alarm_inst/CLK
    SLICE_X36Y129        FDCE                                         r  alarm_inst/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDCE (Prop_fdce_C_Q)         0.141     1.615 r  alarm_inst/cuenta_reg[0]/Q
                         net (fo=29, routed)          0.133     1.749    alarm_inst/cuenta[0]
    SLICE_X37Y129        LUT3 (Prop_lut3_I1_O)        0.048     1.797 r  alarm_inst/cuenta[15]_i_1/O
                         net (fo=1, routed)           0.000     1.797    alarm_inst/cuenta_0[15]
    SLICE_X37Y129        FDCE                                         r  alarm_inst/cuenta_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.824     1.989    alarm_inst/CLK
    SLICE_X37Y129        FDCE                                         r  alarm_inst/cuenta_reg[15]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X37Y129        FDCE (Hold_fdce_C_D)         0.107     1.594    alarm_inst/cuenta_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 alarm_inst/leds_signal_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/leds_signal_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.208ns (60.272%)  route 0.137ns (39.728%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.473    alarm_inst/CLK
    SLICE_X34Y127        FDCE                                         r  alarm_inst/leds_signal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y127        FDCE (Prop_fdce_C_Q)         0.164     1.637 f  alarm_inst/leds_signal_reg[6]/Q
                         net (fo=2, routed)           0.137     1.775    alarm_inst/leds_signal[6]
    SLICE_X34Y127        LUT1 (Prop_lut1_I0_O)        0.044     1.819 r  alarm_inst/leds_signal[6]_i_1/O
                         net (fo=1, routed)           0.000     1.819    alarm_inst/leds_signal[6]_i_1_n_0
    SLICE_X34Y127        FDCE                                         r  alarm_inst/leds_signal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.822     1.987    alarm_inst/CLK
    SLICE_X34Y127        FDCE                                         r  alarm_inst/leds_signal_reg[6]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X34Y127        FDCE (Hold_fdce_C_D)         0.132     1.605    alarm_inst/leds_signal_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 alarm_inst/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/cuenta_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.250%)  route 0.133ns (41.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.555     1.474    alarm_inst/CLK
    SLICE_X36Y129        FDCE                                         r  alarm_inst/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDCE (Prop_fdce_C_Q)         0.141     1.615 r  alarm_inst/cuenta_reg[0]/Q
                         net (fo=29, routed)          0.133     1.749    alarm_inst/cuenta[0]
    SLICE_X37Y129        LUT3 (Prop_lut3_I1_O)        0.045     1.794 r  alarm_inst/cuenta[13]_i_1/O
                         net (fo=1, routed)           0.000     1.794    alarm_inst/cuenta_0[13]
    SLICE_X37Y129        FDCE                                         r  alarm_inst/cuenta_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.824     1.989    alarm_inst/CLK
    SLICE_X37Y129        FDCE                                         r  alarm_inst/cuenta_reg[13]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X37Y129        FDCE (Hold_fdce_C_D)         0.091     1.578    alarm_inst/cuenta_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 alarm_inst/leds_signal_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/leds_signal_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.473    alarm_inst/CLK
    SLICE_X34Y127        FDCE                                         r  alarm_inst/leds_signal_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y127        FDCE (Prop_fdce_C_Q)         0.164     1.637 f  alarm_inst/leds_signal_reg[14]/Q
                         net (fo=2, routed)           0.163     1.801    alarm_inst/leds_signal[14]
    SLICE_X34Y127        LUT1 (Prop_lut1_I0_O)        0.043     1.844 r  alarm_inst/leds_signal[14]_i_1/O
                         net (fo=1, routed)           0.000     1.844    alarm_inst/leds_signal[14]_i_1_n_0
    SLICE_X34Y127        FDCE                                         r  alarm_inst/leds_signal_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.822     1.987    alarm_inst/CLK
    SLICE_X34Y127        FDCE                                         r  alarm_inst/leds_signal_reg[14]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X34Y127        FDCE (Hold_fdce_C_D)         0.133     1.606    alarm_inst/leds_signal_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 alarm_inst/leds_signal_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/leds_signal_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.183ns (53.208%)  route 0.161ns (46.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.555     1.474    alarm_inst/CLK
    SLICE_X32Y127        FDCE                                         r  alarm_inst/leds_signal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y127        FDCE (Prop_fdce_C_Q)         0.141     1.615 f  alarm_inst/leds_signal_reg[8]/Q
                         net (fo=2, routed)           0.161     1.776    alarm_inst/leds_signal[8]
    SLICE_X32Y127        LUT1 (Prop_lut1_I0_O)        0.042     1.818 r  alarm_inst/leds_signal[8]_i_1/O
                         net (fo=1, routed)           0.000     1.818    alarm_inst/leds_signal[8]_i_1_n_0
    SLICE_X32Y127        FDCE                                         r  alarm_inst/leds_signal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.822     1.988    alarm_inst/CLK
    SLICE_X32Y127        FDCE                                         r  alarm_inst/leds_signal_reg[8]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X32Y127        FDCE (Hold_fdce_C_D)         0.104     1.578    alarm_inst/leds_signal_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 alarm_inst/leds_signal_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/leds_signal_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.183ns (53.208%)  route 0.161ns (46.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.556     1.475    alarm_inst/CLK
    SLICE_X28Y127        FDCE                                         r  alarm_inst/leds_signal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y127        FDCE (Prop_fdce_C_Q)         0.141     1.616 f  alarm_inst/leds_signal_reg[9]/Q
                         net (fo=2, routed)           0.161     1.777    alarm_inst/leds_signal[9]
    SLICE_X28Y127        LUT1 (Prop_lut1_I0_O)        0.042     1.819 r  alarm_inst/leds_signal[9]_i_1/O
                         net (fo=1, routed)           0.000     1.819    alarm_inst/leds_signal[9]_i_1_n_0
    SLICE_X28Y127        FDCE                                         r  alarm_inst/leds_signal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.822     1.988    alarm_inst/CLK
    SLICE_X28Y127        FDCE                                         r  alarm_inst/leds_signal_reg[9]/C
                         clock pessimism             -0.512     1.475    
    SLICE_X28Y127        FDCE (Hold_fdce_C_D)         0.104     1.579    alarm_inst/leds_signal_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 crono_inst/horas_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/horas_unit/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.189ns (51.254%)  route 0.180ns (48.746%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.473    crono_inst/horas_unit/CLK
    SLICE_X36Y121        FDCE                                         r  crono_inst/horas_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y121        FDCE (Prop_fdce_C_Q)         0.141     1.614 r  crono_inst/horas_unit/q_reg[3]/Q
                         net (fo=4, routed)           0.180     1.794    crono_inst/horas_unit/Q[3]
    SLICE_X36Y122        LUT4 (Prop_lut4_I2_O)        0.048     1.842 r  crono_inst/horas_unit/q[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.842    crono_inst/horas_unit/q[2]_i_1__1_n_0
    SLICE_X36Y122        FDCE                                         r  crono_inst/horas_unit/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.822     1.987    crono_inst/horas_unit/CLK
    SLICE_X36Y122        FDCE                                         r  crono_inst/horas_unit/q_reg[2]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X36Y122        FDCE (Hold_fdce_C_D)         0.107     1.593    crono_inst/horas_unit/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 alarm_inst/leds_signal_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/leds_signal_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.555     1.474    alarm_inst/CLK
    SLICE_X32Y127        FDCE                                         r  alarm_inst/leds_signal_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y127        FDCE (Prop_fdce_C_Q)         0.141     1.615 f  alarm_inst/leds_signal_reg[11]/Q
                         net (fo=2, routed)           0.173     1.788    alarm_inst/leds_signal[11]
    SLICE_X32Y127        LUT1 (Prop_lut1_I0_O)        0.042     1.830 r  alarm_inst/leds_signal[11]_i_1/O
                         net (fo=1, routed)           0.000     1.830    alarm_inst/leds_signal[11]_i_1_n_0
    SLICE_X32Y127        FDCE                                         r  alarm_inst/leds_signal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.822     1.988    alarm_inst/CLK
    SLICE_X32Y127        FDCE                                         r  alarm_inst/leds_signal_reg[11]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X32Y127        FDCE (Hold_fdce_C_D)         0.105     1.579    alarm_inst/leds_signal_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 alarm_inst/leds_signal_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/leds_signal_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.556     1.475    alarm_inst/CLK
    SLICE_X28Y127        FDCE                                         r  alarm_inst/leds_signal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y127        FDCE (Prop_fdce_C_Q)         0.141     1.616 f  alarm_inst/leds_signal_reg[3]/Q
                         net (fo=2, routed)           0.173     1.789    alarm_inst/leds_signal[3]
    SLICE_X28Y127        LUT1 (Prop_lut1_I0_O)        0.042     1.831 r  alarm_inst/leds_signal[3]_i_1/O
                         net (fo=1, routed)           0.000     1.831    alarm_inst/leds_signal[3]_i_1_n_0
    SLICE_X28Y127        FDCE                                         r  alarm_inst/leds_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.822     1.988    alarm_inst/CLK
    SLICE_X28Y127        FDCE                                         r  alarm_inst/leds_signal_reg[3]/C
                         clock pessimism             -0.512     1.475    
    SLICE_X28Y127        FDCE (Hold_fdce_C_D)         0.105     1.580    alarm_inst/leds_signal_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 alarm_inst/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/cuenta_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.190ns (48.396%)  route 0.203ns (51.604%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.555     1.474    alarm_inst/CLK
    SLICE_X36Y129        FDCE                                         r  alarm_inst/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDCE (Prop_fdce_C_Q)         0.141     1.615 r  alarm_inst/cuenta_reg[0]/Q
                         net (fo=29, routed)          0.203     1.818    alarm_inst/cuenta[0]
    SLICE_X39Y128        LUT3 (Prop_lut3_I1_O)        0.049     1.867 r  alarm_inst/cuenta[9]_i_1/O
                         net (fo=1, routed)           0.000     1.867    alarm_inst/cuenta_0[9]
    SLICE_X39Y128        FDCE                                         r  alarm_inst/cuenta_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.822     1.987    alarm_inst/CLK
    SLICE_X39Y128        FDCE                                         r  alarm_inst/cuenta_reg[9]/C
                         clock pessimism             -0.479     1.507    
    SLICE_X39Y128        FDCE (Hold_fdce_C_D)         0.107     1.614    alarm_inst/cuenta_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0       xadc_inst/dut/U0/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  xadc_inst/dut/U_BUFG/I
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X39Y131   alarm_inst/cuenta_reg[21]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X39Y131   alarm_inst/cuenta_reg[22]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X39Y131   alarm_inst/cuenta_reg[23]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X39Y131   alarm_inst/cuenta_reg[24]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X39Y131   alarm_inst/cuenta_reg[25]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X39Y131   alarm_inst/cuenta_reg[26]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X39Y127   alarm_inst/cuenta_reg[2]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X40Y124   crono_inst/divisorfrec_unit/q_reg[4]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X40Y124   crono_inst/divisorfrec_unit/q_reg[5]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X40Y124   crono_inst/divisorfrec_unit/q_reg[6]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X40Y124   crono_inst/divisorfrec_unit/q_reg[7]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X40Y125   crono_inst/divisorfrec_unit/q_reg[8]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X40Y125   crono_inst/divisorfrec_unit/q_reg[9]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X40Y125   crono_inst/divisorfrec_unit/q_reg[10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X40Y125   crono_inst/divisorfrec_unit/q_reg[11]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X38Y125   xadc_inst/dut/MEASURED_AUX2_reg[10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X38Y125   xadc_inst/dut/MEASURED_AUX2_reg[12]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y119   xadc_inst/count_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y119   xadc_inst/count_reg[2]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y120   xadc_inst/count_reg[5]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y120   xadc_inst/count_reg[6]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y120   xadc_inst/count_reg[7]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X30Y129   xadc_inst/dut/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X28Y129   xadc_inst/dut/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y119   xadc_inst/count_reg[3]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y120   xadc_inst/count_reg[4]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X28Y129   xadc_inst/dut/FSM_sequential_state_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.810ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.297ns  (required time - arrival time)
  Source:                 crono_inst/segundos_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/cuenta_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.997ns  (logic 1.779ns (35.599%)  route 3.218ns (64.401%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.612     5.214    crono_inst/segundos_unit/CLK
    SLICE_X37Y119        FDCE                                         r  crono_inst/segundos_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDCE (Prop_fdce_C_Q)         0.419     5.633 r  crono_inst/segundos_unit/q_reg[3]/Q
                         net (fo=6, routed)           0.875     6.508    crono_inst/dseg_unit/Q[0]
    SLICE_X35Y120        LUT6 (Prop_lut6_I0_O)        0.296     6.804 r  crono_inst/dseg_unit/ce_alarm2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.804    crono_inst/dseg_unit_n_3
    SLICE_X35Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.354 r  crono_inst/ce_alarm2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.354    crono_inst/ce_alarm2_carry_n_0
    SLICE_X35Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.511 f  crono_inst/ce_alarm2_carry__0/CO[1]
                         net (fo=4, routed)           0.831     8.342    crono_inst/ce_alarm2
    SLICE_X34Y120        LUT4 (Prop_lut4_I2_O)        0.357     8.699 f  crono_inst/cuenta[26]_i_3/O
                         net (fo=27, routed)          1.513    10.212    alarm_inst/cuenta_reg[0]_0
    SLICE_X36Y129        FDCE                                         f  alarm_inst/cuenta_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.492    14.914    alarm_inst/CLK
    SLICE_X36Y129        FDCE                                         r  alarm_inst/cuenta_reg[0]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X36Y129        FDCE (Recov_fdce_C_CLR)     -0.629    14.509    alarm_inst/cuenta_reg[0]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                         -10.212    
  -------------------------------------------------------------------
                         slack                                  4.297    

Slack (MET) :             4.302ns  (required time - arrival time)
  Source:                 crono_inst/segundos_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/cuenta_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.993ns  (logic 1.779ns (35.630%)  route 3.214ns (64.370%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.612     5.214    crono_inst/segundos_unit/CLK
    SLICE_X37Y119        FDCE                                         r  crono_inst/segundos_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDCE (Prop_fdce_C_Q)         0.419     5.633 r  crono_inst/segundos_unit/q_reg[3]/Q
                         net (fo=6, routed)           0.875     6.508    crono_inst/dseg_unit/Q[0]
    SLICE_X35Y120        LUT6 (Prop_lut6_I0_O)        0.296     6.804 r  crono_inst/dseg_unit/ce_alarm2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.804    crono_inst/dseg_unit_n_3
    SLICE_X35Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.354 r  crono_inst/ce_alarm2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.354    crono_inst/ce_alarm2_carry_n_0
    SLICE_X35Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.511 f  crono_inst/ce_alarm2_carry__0/CO[1]
                         net (fo=4, routed)           0.831     8.342    crono_inst/ce_alarm2
    SLICE_X34Y120        LUT4 (Prop_lut4_I2_O)        0.357     8.699 f  crono_inst/cuenta[26]_i_3/O
                         net (fo=27, routed)          1.508    10.207    alarm_inst/cuenta_reg[0]_0
    SLICE_X37Y129        FDCE                                         f  alarm_inst/cuenta_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.492    14.914    alarm_inst/CLK
    SLICE_X37Y129        FDCE                                         r  alarm_inst/cuenta_reg[13]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X37Y129        FDCE (Recov_fdce_C_CLR)     -0.629    14.509    alarm_inst/cuenta_reg[13]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                         -10.207    
  -------------------------------------------------------------------
                         slack                                  4.302    

Slack (MET) :             4.302ns  (required time - arrival time)
  Source:                 crono_inst/segundos_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/cuenta_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.993ns  (logic 1.779ns (35.630%)  route 3.214ns (64.370%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.612     5.214    crono_inst/segundos_unit/CLK
    SLICE_X37Y119        FDCE                                         r  crono_inst/segundos_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDCE (Prop_fdce_C_Q)         0.419     5.633 r  crono_inst/segundos_unit/q_reg[3]/Q
                         net (fo=6, routed)           0.875     6.508    crono_inst/dseg_unit/Q[0]
    SLICE_X35Y120        LUT6 (Prop_lut6_I0_O)        0.296     6.804 r  crono_inst/dseg_unit/ce_alarm2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.804    crono_inst/dseg_unit_n_3
    SLICE_X35Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.354 r  crono_inst/ce_alarm2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.354    crono_inst/ce_alarm2_carry_n_0
    SLICE_X35Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.511 f  crono_inst/ce_alarm2_carry__0/CO[1]
                         net (fo=4, routed)           0.831     8.342    crono_inst/ce_alarm2
    SLICE_X34Y120        LUT4 (Prop_lut4_I2_O)        0.357     8.699 f  crono_inst/cuenta[26]_i_3/O
                         net (fo=27, routed)          1.508    10.207    alarm_inst/cuenta_reg[0]_0
    SLICE_X37Y129        FDCE                                         f  alarm_inst/cuenta_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.492    14.914    alarm_inst/CLK
    SLICE_X37Y129        FDCE                                         r  alarm_inst/cuenta_reg[15]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X37Y129        FDCE (Recov_fdce_C_CLR)     -0.629    14.509    alarm_inst/cuenta_reg[15]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                         -10.207    
  -------------------------------------------------------------------
                         slack                                  4.302    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 crono_inst/segundos_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/cuenta_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.960ns  (logic 1.779ns (35.864%)  route 3.181ns (64.136%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.612     5.214    crono_inst/segundos_unit/CLK
    SLICE_X37Y119        FDCE                                         r  crono_inst/segundos_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDCE (Prop_fdce_C_Q)         0.419     5.633 r  crono_inst/segundos_unit/q_reg[3]/Q
                         net (fo=6, routed)           0.875     6.508    crono_inst/dseg_unit/Q[0]
    SLICE_X35Y120        LUT6 (Prop_lut6_I0_O)        0.296     6.804 r  crono_inst/dseg_unit/ce_alarm2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.804    crono_inst/dseg_unit_n_3
    SLICE_X35Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.354 r  crono_inst/ce_alarm2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.354    crono_inst/ce_alarm2_carry_n_0
    SLICE_X35Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.511 f  crono_inst/ce_alarm2_carry__0/CO[1]
                         net (fo=4, routed)           0.831     8.342    crono_inst/ce_alarm2
    SLICE_X34Y120        LUT4 (Prop_lut4_I2_O)        0.357     8.699 f  crono_inst/cuenta[26]_i_3/O
                         net (fo=27, routed)          1.476    10.175    alarm_inst/cuenta_reg[0]_0
    SLICE_X39Y130        FDCE                                         f  alarm_inst/cuenta_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.491    14.913    alarm_inst/CLK
    SLICE_X39Y130        FDCE                                         r  alarm_inst/cuenta_reg[17]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X39Y130        FDCE (Recov_fdce_C_CLR)     -0.629    14.508    alarm_inst/cuenta_reg[17]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                         -10.175    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 crono_inst/segundos_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/cuenta_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.960ns  (logic 1.779ns (35.864%)  route 3.181ns (64.136%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.612     5.214    crono_inst/segundos_unit/CLK
    SLICE_X37Y119        FDCE                                         r  crono_inst/segundos_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDCE (Prop_fdce_C_Q)         0.419     5.633 r  crono_inst/segundos_unit/q_reg[3]/Q
                         net (fo=6, routed)           0.875     6.508    crono_inst/dseg_unit/Q[0]
    SLICE_X35Y120        LUT6 (Prop_lut6_I0_O)        0.296     6.804 r  crono_inst/dseg_unit/ce_alarm2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.804    crono_inst/dseg_unit_n_3
    SLICE_X35Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.354 r  crono_inst/ce_alarm2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.354    crono_inst/ce_alarm2_carry_n_0
    SLICE_X35Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.511 f  crono_inst/ce_alarm2_carry__0/CO[1]
                         net (fo=4, routed)           0.831     8.342    crono_inst/ce_alarm2
    SLICE_X34Y120        LUT4 (Prop_lut4_I2_O)        0.357     8.699 f  crono_inst/cuenta[26]_i_3/O
                         net (fo=27, routed)          1.476    10.175    alarm_inst/cuenta_reg[0]_0
    SLICE_X39Y130        FDCE                                         f  alarm_inst/cuenta_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.491    14.913    alarm_inst/CLK
    SLICE_X39Y130        FDCE                                         r  alarm_inst/cuenta_reg[18]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X39Y130        FDCE (Recov_fdce_C_CLR)     -0.629    14.508    alarm_inst/cuenta_reg[18]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                         -10.175    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 crono_inst/segundos_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/cuenta_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.960ns  (logic 1.779ns (35.864%)  route 3.181ns (64.136%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.612     5.214    crono_inst/segundos_unit/CLK
    SLICE_X37Y119        FDCE                                         r  crono_inst/segundos_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDCE (Prop_fdce_C_Q)         0.419     5.633 r  crono_inst/segundos_unit/q_reg[3]/Q
                         net (fo=6, routed)           0.875     6.508    crono_inst/dseg_unit/Q[0]
    SLICE_X35Y120        LUT6 (Prop_lut6_I0_O)        0.296     6.804 r  crono_inst/dseg_unit/ce_alarm2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.804    crono_inst/dseg_unit_n_3
    SLICE_X35Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.354 r  crono_inst/ce_alarm2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.354    crono_inst/ce_alarm2_carry_n_0
    SLICE_X35Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.511 f  crono_inst/ce_alarm2_carry__0/CO[1]
                         net (fo=4, routed)           0.831     8.342    crono_inst/ce_alarm2
    SLICE_X34Y120        LUT4 (Prop_lut4_I2_O)        0.357     8.699 f  crono_inst/cuenta[26]_i_3/O
                         net (fo=27, routed)          1.476    10.175    alarm_inst/cuenta_reg[0]_0
    SLICE_X39Y130        FDCE                                         f  alarm_inst/cuenta_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.491    14.913    alarm_inst/CLK
    SLICE_X39Y130        FDCE                                         r  alarm_inst/cuenta_reg[19]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X39Y130        FDCE (Recov_fdce_C_CLR)     -0.629    14.508    alarm_inst/cuenta_reg[19]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                         -10.175    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 crono_inst/segundos_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/cuenta_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.960ns  (logic 1.779ns (35.864%)  route 3.181ns (64.136%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.612     5.214    crono_inst/segundos_unit/CLK
    SLICE_X37Y119        FDCE                                         r  crono_inst/segundos_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDCE (Prop_fdce_C_Q)         0.419     5.633 r  crono_inst/segundos_unit/q_reg[3]/Q
                         net (fo=6, routed)           0.875     6.508    crono_inst/dseg_unit/Q[0]
    SLICE_X35Y120        LUT6 (Prop_lut6_I0_O)        0.296     6.804 r  crono_inst/dseg_unit/ce_alarm2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.804    crono_inst/dseg_unit_n_3
    SLICE_X35Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.354 r  crono_inst/ce_alarm2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.354    crono_inst/ce_alarm2_carry_n_0
    SLICE_X35Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.511 f  crono_inst/ce_alarm2_carry__0/CO[1]
                         net (fo=4, routed)           0.831     8.342    crono_inst/ce_alarm2
    SLICE_X34Y120        LUT4 (Prop_lut4_I2_O)        0.357     8.699 f  crono_inst/cuenta[26]_i_3/O
                         net (fo=27, routed)          1.476    10.175    alarm_inst/cuenta_reg[0]_0
    SLICE_X39Y130        FDCE                                         f  alarm_inst/cuenta_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.491    14.913    alarm_inst/CLK
    SLICE_X39Y130        FDCE                                         r  alarm_inst/cuenta_reg[20]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X39Y130        FDCE (Recov_fdce_C_CLR)     -0.629    14.508    alarm_inst/cuenta_reg[20]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                         -10.175    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.501ns  (required time - arrival time)
  Source:                 crono_inst/segundos_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/cuenta_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 1.779ns (37.115%)  route 3.014ns (62.885%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.612     5.214    crono_inst/segundos_unit/CLK
    SLICE_X37Y119        FDCE                                         r  crono_inst/segundos_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDCE (Prop_fdce_C_Q)         0.419     5.633 r  crono_inst/segundos_unit/q_reg[3]/Q
                         net (fo=6, routed)           0.875     6.508    crono_inst/dseg_unit/Q[0]
    SLICE_X35Y120        LUT6 (Prop_lut6_I0_O)        0.296     6.804 r  crono_inst/dseg_unit/ce_alarm2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.804    crono_inst/dseg_unit_n_3
    SLICE_X35Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.354 r  crono_inst/ce_alarm2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.354    crono_inst/ce_alarm2_carry_n_0
    SLICE_X35Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.511 f  crono_inst/ce_alarm2_carry__0/CO[1]
                         net (fo=4, routed)           0.831     8.342    crono_inst/ce_alarm2
    SLICE_X34Y120        LUT4 (Prop_lut4_I2_O)        0.357     8.699 f  crono_inst/cuenta[26]_i_3/O
                         net (fo=27, routed)          1.308    10.007    alarm_inst/cuenta_reg[0]_0
    SLICE_X39Y131        FDCE                                         f  alarm_inst/cuenta_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.492    14.914    alarm_inst/CLK
    SLICE_X39Y131        FDCE                                         r  alarm_inst/cuenta_reg[21]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X39Y131        FDCE (Recov_fdce_C_CLR)     -0.629    14.509    alarm_inst/cuenta_reg[21]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                  4.501    

Slack (MET) :             4.501ns  (required time - arrival time)
  Source:                 crono_inst/segundos_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/cuenta_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 1.779ns (37.115%)  route 3.014ns (62.885%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.612     5.214    crono_inst/segundos_unit/CLK
    SLICE_X37Y119        FDCE                                         r  crono_inst/segundos_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDCE (Prop_fdce_C_Q)         0.419     5.633 r  crono_inst/segundos_unit/q_reg[3]/Q
                         net (fo=6, routed)           0.875     6.508    crono_inst/dseg_unit/Q[0]
    SLICE_X35Y120        LUT6 (Prop_lut6_I0_O)        0.296     6.804 r  crono_inst/dseg_unit/ce_alarm2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.804    crono_inst/dseg_unit_n_3
    SLICE_X35Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.354 r  crono_inst/ce_alarm2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.354    crono_inst/ce_alarm2_carry_n_0
    SLICE_X35Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.511 f  crono_inst/ce_alarm2_carry__0/CO[1]
                         net (fo=4, routed)           0.831     8.342    crono_inst/ce_alarm2
    SLICE_X34Y120        LUT4 (Prop_lut4_I2_O)        0.357     8.699 f  crono_inst/cuenta[26]_i_3/O
                         net (fo=27, routed)          1.308    10.007    alarm_inst/cuenta_reg[0]_0
    SLICE_X39Y131        FDCE                                         f  alarm_inst/cuenta_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.492    14.914    alarm_inst/CLK
    SLICE_X39Y131        FDCE                                         r  alarm_inst/cuenta_reg[22]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X39Y131        FDCE (Recov_fdce_C_CLR)     -0.629    14.509    alarm_inst/cuenta_reg[22]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                  4.501    

Slack (MET) :             4.501ns  (required time - arrival time)
  Source:                 crono_inst/segundos_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/cuenta_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 1.779ns (37.115%)  route 3.014ns (62.885%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.612     5.214    crono_inst/segundos_unit/CLK
    SLICE_X37Y119        FDCE                                         r  crono_inst/segundos_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDCE (Prop_fdce_C_Q)         0.419     5.633 r  crono_inst/segundos_unit/q_reg[3]/Q
                         net (fo=6, routed)           0.875     6.508    crono_inst/dseg_unit/Q[0]
    SLICE_X35Y120        LUT6 (Prop_lut6_I0_O)        0.296     6.804 r  crono_inst/dseg_unit/ce_alarm2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.804    crono_inst/dseg_unit_n_3
    SLICE_X35Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.354 r  crono_inst/ce_alarm2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.354    crono_inst/ce_alarm2_carry_n_0
    SLICE_X35Y121        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.511 f  crono_inst/ce_alarm2_carry__0/CO[1]
                         net (fo=4, routed)           0.831     8.342    crono_inst/ce_alarm2
    SLICE_X34Y120        LUT4 (Prop_lut4_I2_O)        0.357     8.699 f  crono_inst/cuenta[26]_i_3/O
                         net (fo=27, routed)          1.308    10.007    alarm_inst/cuenta_reg[0]_0
    SLICE_X39Y131        FDCE                                         f  alarm_inst/cuenta_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.492    14.914    alarm_inst/CLK
    SLICE_X39Y131        FDCE                                         r  alarm_inst/cuenta_reg[23]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X39Y131        FDCE (Recov_fdce_C_CLR)     -0.629    14.509    alarm_inst/cuenta_reg[23]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                  4.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 crono_inst/dhoras_unit/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/dseg_unit/q_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.231ns (29.707%)  route 0.547ns (70.293%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.473    crono_inst/dhoras_unit/CLK
    SLICE_X37Y121        FDCE                                         r  crono_inst/dhoras_unit/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDCE (Prop_fdce_C_Q)         0.141     1.614 r  crono_inst/dhoras_unit/q_reg[0]/Q
                         net (fo=6, routed)           0.132     1.747    crono_inst/dhoras_unit/Q[0]
    SLICE_X36Y121        LUT6 (Prop_lut6_I2_O)        0.045     1.792 r  crono_inst/dhoras_unit/q[3]_i_6/O
                         net (fo=1, routed)           0.159     1.951    crono_inst/minutos_unit/q_reg[3]_0
    SLICE_X38Y121        LUT6 (Prop_lut6_I2_O)        0.045     1.996 f  crono_inst/minutos_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.255     2.251    crono_inst/dseg_unit/AR[0]
    SLICE_X38Y120        FDCE                                         f  crono_inst/dseg_unit/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.823     1.988    crono_inst/dseg_unit/CLK
    SLICE_X38Y120        FDCE                                         r  crono_inst/dseg_unit/q_reg[0]/C
                         clock pessimism             -0.479     1.508    
    SLICE_X38Y120        FDCE (Remov_fdce_C_CLR)     -0.067     1.441    crono_inst/dseg_unit/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 crono_inst/dhoras_unit/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/horas_unit/q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.231ns (31.442%)  route 0.504ns (68.558%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.473    crono_inst/dhoras_unit/CLK
    SLICE_X37Y121        FDCE                                         r  crono_inst/dhoras_unit/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDCE (Prop_fdce_C_Q)         0.141     1.614 r  crono_inst/dhoras_unit/q_reg[0]/Q
                         net (fo=6, routed)           0.132     1.747    crono_inst/dhoras_unit/Q[0]
    SLICE_X36Y121        LUT6 (Prop_lut6_I2_O)        0.045     1.792 r  crono_inst/dhoras_unit/q[3]_i_6/O
                         net (fo=1, routed)           0.159     1.951    crono_inst/minutos_unit/q_reg[3]_0
    SLICE_X38Y121        LUT6 (Prop_lut6_I2_O)        0.045     1.996 f  crono_inst/minutos_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.212     2.208    crono_inst/horas_unit/AR[0]
    SLICE_X36Y122        FDCE                                         f  crono_inst/horas_unit/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.822     1.987    crono_inst/horas_unit/CLK
    SLICE_X36Y122        FDCE                                         r  crono_inst/horas_unit/q_reg[1]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X36Y122        FDCE (Remov_fdce_C_CLR)     -0.092     1.394    crono_inst/horas_unit/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 crono_inst/dhoras_unit/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/horas_unit/q_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.231ns (31.442%)  route 0.504ns (68.558%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.473    crono_inst/dhoras_unit/CLK
    SLICE_X37Y121        FDCE                                         r  crono_inst/dhoras_unit/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDCE (Prop_fdce_C_Q)         0.141     1.614 r  crono_inst/dhoras_unit/q_reg[0]/Q
                         net (fo=6, routed)           0.132     1.747    crono_inst/dhoras_unit/Q[0]
    SLICE_X36Y121        LUT6 (Prop_lut6_I2_O)        0.045     1.792 r  crono_inst/dhoras_unit/q[3]_i_6/O
                         net (fo=1, routed)           0.159     1.951    crono_inst/minutos_unit/q_reg[3]_0
    SLICE_X38Y121        LUT6 (Prop_lut6_I2_O)        0.045     1.996 f  crono_inst/minutos_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.212     2.208    crono_inst/horas_unit/AR[0]
    SLICE_X36Y122        FDCE                                         f  crono_inst/horas_unit/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.822     1.987    crono_inst/horas_unit/CLK
    SLICE_X36Y122        FDCE                                         r  crono_inst/horas_unit/q_reg[2]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X36Y122        FDCE (Remov_fdce_C_CLR)     -0.092     1.394    crono_inst/horas_unit/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 crono_inst/dhoras_unit/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/dminutos_unit/q_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.231ns (29.497%)  route 0.552ns (70.503%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.473    crono_inst/dhoras_unit/CLK
    SLICE_X37Y121        FDCE                                         r  crono_inst/dhoras_unit/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDCE (Prop_fdce_C_Q)         0.141     1.614 r  crono_inst/dhoras_unit/q_reg[0]/Q
                         net (fo=6, routed)           0.132     1.747    crono_inst/dhoras_unit/Q[0]
    SLICE_X36Y121        LUT6 (Prop_lut6_I2_O)        0.045     1.792 r  crono_inst/dhoras_unit/q[3]_i_6/O
                         net (fo=1, routed)           0.159     1.951    crono_inst/minutos_unit/q_reg[3]_0
    SLICE_X38Y121        LUT6 (Prop_lut6_I2_O)        0.045     1.996 f  crono_inst/minutos_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.261     2.257    crono_inst/dminutos_unit/AR[0]
    SLICE_X35Y122        FDCE                                         f  crono_inst/dminutos_unit/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.822     1.987    crono_inst/dminutos_unit/CLK
    SLICE_X35Y122        FDCE                                         r  crono_inst/dminutos_unit/q_reg[0]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X35Y122        FDCE (Remov_fdce_C_CLR)     -0.092     1.394    crono_inst/dminutos_unit/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 crono_inst/dhoras_unit/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/dminutos_unit/q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.231ns (29.497%)  route 0.552ns (70.503%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.473    crono_inst/dhoras_unit/CLK
    SLICE_X37Y121        FDCE                                         r  crono_inst/dhoras_unit/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDCE (Prop_fdce_C_Q)         0.141     1.614 r  crono_inst/dhoras_unit/q_reg[0]/Q
                         net (fo=6, routed)           0.132     1.747    crono_inst/dhoras_unit/Q[0]
    SLICE_X36Y121        LUT6 (Prop_lut6_I2_O)        0.045     1.792 r  crono_inst/dhoras_unit/q[3]_i_6/O
                         net (fo=1, routed)           0.159     1.951    crono_inst/minutos_unit/q_reg[3]_0
    SLICE_X38Y121        LUT6 (Prop_lut6_I2_O)        0.045     1.996 f  crono_inst/minutos_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.261     2.257    crono_inst/dminutos_unit/AR[0]
    SLICE_X35Y122        FDCE                                         f  crono_inst/dminutos_unit/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.822     1.987    crono_inst/dminutos_unit/CLK
    SLICE_X35Y122        FDCE                                         r  crono_inst/dminutos_unit/q_reg[1]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X35Y122        FDCE (Remov_fdce_C_CLR)     -0.092     1.394    crono_inst/dminutos_unit/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 crono_inst/dhoras_unit/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/dminutos_unit/q_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.231ns (29.497%)  route 0.552ns (70.503%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.473    crono_inst/dhoras_unit/CLK
    SLICE_X37Y121        FDCE                                         r  crono_inst/dhoras_unit/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDCE (Prop_fdce_C_Q)         0.141     1.614 r  crono_inst/dhoras_unit/q_reg[0]/Q
                         net (fo=6, routed)           0.132     1.747    crono_inst/dhoras_unit/Q[0]
    SLICE_X36Y121        LUT6 (Prop_lut6_I2_O)        0.045     1.792 r  crono_inst/dhoras_unit/q[3]_i_6/O
                         net (fo=1, routed)           0.159     1.951    crono_inst/minutos_unit/q_reg[3]_0
    SLICE_X38Y121        LUT6 (Prop_lut6_I2_O)        0.045     1.996 f  crono_inst/minutos_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.261     2.257    crono_inst/dminutos_unit/AR[0]
    SLICE_X35Y122        FDCE                                         f  crono_inst/dminutos_unit/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.822     1.987    crono_inst/dminutos_unit/CLK
    SLICE_X35Y122        FDCE                                         r  crono_inst/dminutos_unit/q_reg[2]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X35Y122        FDCE (Remov_fdce_C_CLR)     -0.092     1.394    crono_inst/dminutos_unit/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 crono_inst/dhoras_unit/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/dminutos_unit/q_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.231ns (29.497%)  route 0.552ns (70.503%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.473    crono_inst/dhoras_unit/CLK
    SLICE_X37Y121        FDCE                                         r  crono_inst/dhoras_unit/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDCE (Prop_fdce_C_Q)         0.141     1.614 r  crono_inst/dhoras_unit/q_reg[0]/Q
                         net (fo=6, routed)           0.132     1.747    crono_inst/dhoras_unit/Q[0]
    SLICE_X36Y121        LUT6 (Prop_lut6_I2_O)        0.045     1.792 r  crono_inst/dhoras_unit/q[3]_i_6/O
                         net (fo=1, routed)           0.159     1.951    crono_inst/minutos_unit/q_reg[3]_0
    SLICE_X38Y121        LUT6 (Prop_lut6_I2_O)        0.045     1.996 f  crono_inst/minutos_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.261     2.257    crono_inst/dminutos_unit/AR[0]
    SLICE_X35Y122        FDCE                                         f  crono_inst/dminutos_unit/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.822     1.987    crono_inst/dminutos_unit/CLK
    SLICE_X35Y122        FDCE                                         r  crono_inst/dminutos_unit/q_reg[3]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X35Y122        FDCE (Remov_fdce_C_CLR)     -0.092     1.394    crono_inst/dminutos_unit/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 crono_inst/dhoras_unit/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/horas_unit/q_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.231ns (29.035%)  route 0.565ns (70.965%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.473    crono_inst/dhoras_unit/CLK
    SLICE_X37Y121        FDCE                                         r  crono_inst/dhoras_unit/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDCE (Prop_fdce_C_Q)         0.141     1.614 r  crono_inst/dhoras_unit/q_reg[0]/Q
                         net (fo=6, routed)           0.132     1.747    crono_inst/dhoras_unit/Q[0]
    SLICE_X36Y121        LUT6 (Prop_lut6_I2_O)        0.045     1.792 r  crono_inst/dhoras_unit/q[3]_i_6/O
                         net (fo=1, routed)           0.159     1.951    crono_inst/minutos_unit/q_reg[3]_0
    SLICE_X38Y121        LUT6 (Prop_lut6_I2_O)        0.045     1.996 f  crono_inst/minutos_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.273     2.269    crono_inst/horas_unit/AR[0]
    SLICE_X36Y121        FDCE                                         f  crono_inst/horas_unit/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.823     1.988    crono_inst/horas_unit/CLK
    SLICE_X36Y121        FDCE                                         r  crono_inst/horas_unit/q_reg[3]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X36Y121        FDCE (Remov_fdce_C_CLR)     -0.092     1.394    crono_inst/horas_unit/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 crono_inst/dhoras_unit/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/display_count/q_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.231ns (27.813%)  route 0.600ns (72.187%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.473    crono_inst/dhoras_unit/CLK
    SLICE_X37Y121        FDCE                                         r  crono_inst/dhoras_unit/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDCE (Prop_fdce_C_Q)         0.141     1.614 r  crono_inst/dhoras_unit/q_reg[0]/Q
                         net (fo=6, routed)           0.132     1.747    crono_inst/dhoras_unit/Q[0]
    SLICE_X36Y121        LUT6 (Prop_lut6_I2_O)        0.045     1.792 r  crono_inst/dhoras_unit/q[3]_i_6/O
                         net (fo=1, routed)           0.159     1.951    crono_inst/minutos_unit/q_reg[3]_0
    SLICE_X38Y121        LUT6 (Prop_lut6_I2_O)        0.045     1.996 f  crono_inst/minutos_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.308     2.304    crono_inst/display_count/AR[0]
    SLICE_X34Y119        FDCE                                         f  crono_inst/display_count/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.825     1.990    crono_inst/display_count/CLK
    SLICE_X34Y119        FDCE                                         r  crono_inst/display_count/q_reg[0]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X34Y119        FDCE (Remov_fdce_C_CLR)     -0.067     1.422    crono_inst/display_count/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 crono_inst/dhoras_unit/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/display_count/q_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.231ns (27.813%)  route 0.600ns (72.187%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.473    crono_inst/dhoras_unit/CLK
    SLICE_X37Y121        FDCE                                         r  crono_inst/dhoras_unit/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDCE (Prop_fdce_C_Q)         0.141     1.614 r  crono_inst/dhoras_unit/q_reg[0]/Q
                         net (fo=6, routed)           0.132     1.747    crono_inst/dhoras_unit/Q[0]
    SLICE_X36Y121        LUT6 (Prop_lut6_I2_O)        0.045     1.792 r  crono_inst/dhoras_unit/q[3]_i_6/O
                         net (fo=1, routed)           0.159     1.951    crono_inst/minutos_unit/q_reg[3]_0
    SLICE_X38Y121        LUT6 (Prop_lut6_I2_O)        0.045     1.996 f  crono_inst/minutos_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.308     2.304    crono_inst/display_count/AR[0]
    SLICE_X34Y119        FDCE                                         f  crono_inst/display_count/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.825     1.990    crono_inst/display_count/CLK
    SLICE_X34Y119        FDCE                                         r  crono_inst/display_count/q_reg[3]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X34Y119        FDCE (Remov_fdce_C_CLR)     -0.067     1.422    crono_inst/display_count/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.882    





