#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_027cd5d8 .scope module, "StartBitDetect" "StartBitDetect" 2 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "readingChar"
    .port_info 1 /INPUT 1 "data"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "clock"
L_027dcc58 .functor NOT 1, v027c9d18_0, C4<0>, C4<0>, C4<0>;
o027e2fec .functor BUFZ 1, C4<z>; HiZ drive
v027c9848_0 .net "clock", 0 0, o027e2fec;  0 drivers
v027c9bb8_0 .net "counter4", 3 0, v027c9740_0;  1 drivers
o027e307c .functor BUFZ 1, C4<z>; HiZ drive
v027c98f8_0 .net "data", 0 0, o027e307c;  0 drivers
v027c9d18_0 .var "detectStartBit", 0 0;
v027c9638_0 .var "readingChar", 0 0;
o027e30c4 .functor BUFZ 1, C4<z>; HiZ drive
v027c9950_0 .net "reset", 0 0, o027e30c4;  0 drivers
E_027cad30 .event posedge, v027c98a0_0;
S_027daf58 .scope module, "c4" "Counter4" 2 8, 3 1 0, S_027cd5d8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
v027c98a0_0 .net "clk", 0 0, o027e2fec;  alias, 0 drivers
v027c9740_0 .var "q", 3 0;
v027c9c10_0 .net "rst", 0 0, L_027dcc58;  1 drivers
E_027cac40 .event posedge, v027c9c10_0, v027c98a0_0;
S_027dae88 .scope module, "testBench" "testBench" 4 8;
 .timescale 0 0;
v028168c8_0 .net "charSent", 0 0, v02814ac8_0;  1 drivers
v02816710_0 .net "clock", 0 0, v027c9a00_0;  1 drivers
v02816920_0 .net "data", 7 0, v028143e8_0;  1 drivers
v02816978_0 .net "load", 0 0, v02814a70_0;  1 drivers
v02816a80_0 .net "serialOut", 0 0, L_028160e0;  1 drivers
v02816500_0 .net "transmitEnable", 0 0, v02814650_0;  1 drivers
S_027d3fe8 .scope module, "aTester" "Tester" 4 17, 4 27 0, S_027dae88;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "serialOut"
    .port_info 1 /INPUT 1 "charSent"
    .port_info 2 /OUTPUT 8 "data"
    .port_info 3 /OUTPUT 1 "transmitEnable"
    .port_info 4 /OUTPUT 1 "load"
    .port_info 5 /OUTPUT 1 "clock"
P_027cad80 .param/l "stimDelay" 0 4 37, +C4<00000000000000000000000000000001>;
v027c99a8_0 .net "charSent", 0 0, v02814ac8_0;  alias, 1 drivers
v027c9a00_0 .var "clock", 0 0;
v028143e8_0 .var "data", 7 0;
v02814128_0 .var/i "i", 31 0;
v02814a70_0 .var "load", 0 0;
v02814860_0 .net "serialOut", 0 0, L_028160e0;  alias, 1 drivers
v02814650_0 .var "transmitEnable", 0 0;
S_027d40b8 .scope module, "so" "SerialOutput" 4 16, 5 1 0, S_027dae88;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "serialOut"
    .port_info 1 /OUTPUT 1 "charSent"
    .port_info 2 /INPUT 8 "data"
    .port_info 3 /INPUT 1 "transmitEnable"
    .port_info 4 /INPUT 1 "load"
    .port_info 5 /INPUT 1 "clock"
L_027dc8b0 .functor NOT 1, v02814de0_0, C4<0>, C4<0>, C4<0>;
L_027dc5e0 .functor OR 1, L_027dc8b0, v02816a28_0, C4<0>, C4<0>;
L_027dc7d8 .functor OR 1, L_027dc5e0, v02814ac8_0, C4<0>, C4<0>;
L_027dc8f8 .functor NOT 1, v02814de0_0, C4<0>, C4<0>, C4<0>;
L_027dcb80 .functor NOT 1, v02816a28_0, C4<0>, C4<0>, C4<0>;
L_027dc820 .functor OR 1, v02814650_0, L_027dcb80, C4<0>, C4<0>;
L_027dc940 .functor NOT 1, v02814ac8_0, C4<0>, C4<0>, C4<0>;
L_027dca18 .functor NOT 1, v02816b30_0, C4<0>, C4<0>, C4<0>;
L_027dc868 .functor OR 1, L_027dc940, L_027dca18, C4<0>, C4<0>;
v02814758_0 .net *"_s0", 0 0, L_027dc8b0;  1 drivers
v028147b0_0 .net *"_s12", 0 0, L_027dc940;  1 drivers
v02814808_0 .net *"_s14", 0 0, L_027dca18;  1 drivers
v02814d30_0 .net *"_s2", 0 0, L_027dc5e0;  1 drivers
v02814c28_0 .net *"_s8", 0 0, L_027dcb80;  1 drivers
v02814b78_0 .net "bicClock", 0 0, v02814288_0;  1 drivers
v02814ff0_0 .net "charSent", 0 0, v02814ac8_0;  alias, 1 drivers
v02814f40_0 .net "clock", 0 0, v027c9a00_0;  alias, 1 drivers
v02814e90_0 .net "counter4StartBit", 3 0, v028142e0_0;  1 drivers
v02814bd0_0 .net "counter4StopBit", 3 0, v028149c0_0;  1 drivers
v02814c80_0 .net "data", 7 0, v028143e8_0;  alias, 1 drivers
v02814f98_0 .net "identifer", 3 0, v02814078_0;  1 drivers
v02814cd8_0 .net "load", 0 0, v02814a70_0;  alias, 1 drivers
v02814e38_0 .net "serialOut", 0 0, L_028160e0;  alias, 1 drivers
v02814ee8_0 .net "srClock", 0 0, v02814910_0;  1 drivers
v02814d88_0 .net "transmitEnable", 0 0, v02814650_0;  alias, 1 drivers
v02814de0_0 .var "transmitting", 0 0;
v02816a28_0 .var "waitedABit", 0 0;
v02816b30_0 .var "waitedABitStop", 0 0;
E_027cab50 .event posedge, v027c9a00_0;
S_01205010 .scope module, "bic" "BitIdentifierCount" 5 24, 6 1 0, S_027d40b8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "done"
    .port_info 1 /OUTPUT 4 "identifer"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "bscClock"
v02814968_0 .net "bscClock", 0 0, v02814288_0;  alias, 1 drivers
v02814ac8_0 .var "done", 0 0;
v02814078_0 .var "identifer", 3 0;
v028141d8_0 .net "reset", 0 0, L_027dc8f8;  1 drivers
E_027cab78 .event posedge, v028141d8_0, v02814968_0;
S_012050e0 .scope module, "bsc" "BitSampleCount" 5 21, 7 1 0, S_027d40b8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "srClock"
    .port_info 1 /OUTPUT 1 "bicClock"
    .port_info 2 /INPUT 1 "resetBSC"
    .port_info 3 /INPUT 1 "clock"
v02814288_0 .var "bicClock", 0 0;
v02814548_0 .net "clock", 0 0, v027c9a00_0;  alias, 1 drivers
v028146a8_0 .net "counterOut", 3 0, v02814180_0;  1 drivers
v028148b8_0 .net "resetBSC", 0 0, L_027dc7d8;  1 drivers
v02814910_0 .var "srClock", 0 0;
S_027d65f8 .scope module, "counter" "Counter4" 7 8, 3 1 0, S_012050e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
v02814a18_0 .net "clk", 0 0, v027c9a00_0;  alias, 1 drivers
v02814180_0 .var "q", 3 0;
v02814230_0 .net "rst", 0 0, L_027dc7d8;  alias, 1 drivers
E_027cac90 .event posedge, v02814230_0, v027c9a00_0;
S_027d66c8 .scope module, "c4Start" "Counter4" 5 26, 3 1 0, S_027d40b8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
v02814b20_0 .net "clk", 0 0, v027c9a00_0;  alias, 1 drivers
v028142e0_0 .var "q", 3 0;
v02814338_0 .net "rst", 0 0, L_027dc820;  1 drivers
E_027caba0 .event posedge, v02814338_0, v027c9a00_0;
S_01203800 .scope module, "c4Stop" "Counter4" 5 27, 3 1 0, S_027d40b8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
v02814390_0 .net "clk", 0 0, v027c9a00_0;  alias, 1 drivers
v028149c0_0 .var "q", 3 0;
v028140d0_0 .net "rst", 0 0, L_027dc868;  1 drivers
E_027cabf0 .event posedge, v028140d0_0, v027c9a00_0;
S_012038d0 .scope module, "sbt" "shiftBufferTransmit" 5 23, 8 1 0, S_027d40b8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "load"
    .port_info 1 /INPUT 8 "dataBus"
    .port_info 2 /INPUT 1 "SRclock"
    .port_info 3 /OUTPUT 1 "dataOut"
v02814440_0 .net "SRclock", 0 0, v02814910_0;  alias, 1 drivers
v02814700_0 .var "curBit", 2 0;
v02814498_0 .net "dataBus", 7 0, v028143e8_0;  alias, 1 drivers
v028144f0_0 .net "dataOut", 0 0, L_028160e0;  alias, 1 drivers
v028145a0_0 .net "load", 0 0, v02814a70_0;  alias, 1 drivers
v028145f8_0 .var "temp", 7 0;
E_027cada8 .event posedge, v02814a70_0, v02814910_0;
L_028160e0 .part v028145f8_0, 0, 1;
    .scope S_027daf58;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v027c9740_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_027daf58;
T_1 ;
    %wait E_027cac40;
    %load/vec4 v027c9c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v027c9740_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v027c9740_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v027c9740_0;
    %addi 1, 0, 4;
    %assign/vec4 v027c9740_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v027c9740_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_027cd5d8;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027c9638_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_027cd5d8;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027c9d18_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_027cd5d8;
T_4 ;
    %wait E_027cad30;
    %load/vec4 v027c9950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027c9638_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027c9d18_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v027c9638_0;
    %inv;
    %load/vec4 v027c98f8_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v027c9d18_0, 0;
T_4.2 ;
T_4.1 ;
    %load/vec4 v027c9bb8_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v027c9638_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027c9d18_0, 0;
T_4.4 ;
    %jmp T_4;
    .thread T_4;
    .scope S_027d65f8;
T_5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v02814180_0, 0, 4;
    %end;
    .thread T_5;
    .scope S_027d65f8;
T_6 ;
    %wait E_027cac90;
    %load/vec4 v02814230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v02814180_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v02814180_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v02814180_0;
    %addi 1, 0, 4;
    %assign/vec4 v02814180_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v02814180_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_012050e0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02814910_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_012050e0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02814288_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_012050e0;
T_9 ;
    %wait E_027cac90;
    %load/vec4 v028148b8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v02814288_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v02814910_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v028146a8_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v02814288_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v02814910_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v028146a8_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v02814288_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v02814910_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v02814288_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v02814910_0, 0;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_012038d0;
T_10 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v028145f8_0, 0, 8;
    %end;
    .thread T_10;
    .scope S_012038d0;
T_11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v02814700_0, 0, 3;
    %end;
    .thread T_11;
    .scope S_012038d0;
T_12 ;
    %wait E_027cada8;
    %load/vec4 v028145a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v02814498_0;
    %assign/vec4 v028145f8_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v02814700_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v028145f8_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v028145f8_0, 0, 8;
    %load/vec4 v02814700_0;
    %addi 1, 0, 3;
    %assign/vec4 v02814700_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_01205010;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02814ac8_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_01205010;
T_14 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v02814078_0, 0, 4;
    %end;
    .thread T_14;
    .scope S_01205010;
T_15 ;
    %wait E_027cab78;
    %load/vec4 v028141d8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v02814078_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v02814ac8_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v02814078_0;
    %addi 1, 0, 4;
    %assign/vec4 v02814078_0, 0;
    %load/vec4 v02814078_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_15.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v02814ac8_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v02814ac8_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_027d66c8;
T_16 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v028142e0_0, 0, 4;
    %end;
    .thread T_16;
    .scope S_027d66c8;
T_17 ;
    %wait E_027caba0;
    %load/vec4 v02814338_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v028142e0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v028142e0_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v028142e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v028142e0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v028142e0_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_01203800;
T_18 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v028149c0_0, 0, 4;
    %end;
    .thread T_18;
    .scope S_01203800;
T_19 ;
    %wait E_027cabf0;
    %load/vec4 v028140d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v028149c0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v028149c0_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_19.2, 4;
    %load/vec4 v028149c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v028149c0_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v028149c0_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_027d40b8;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02814de0_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_027d40b8;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02816a28_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_027d40b8;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02816b30_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_027d40b8;
T_23 ;
    %wait E_027cab50;
    %load/vec4 v02814d88_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v02814de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v02816a28_0, 0;
T_23.0 ;
    %load/vec4 v02814e90_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_23.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v02816a28_0, 0;
T_23.2 ;
    %load/vec4 v02814bd0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_23.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v02816b30_0, 0;
T_23.4 ;
    %load/vec4 v02814ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v02816b30_0, 0;
T_23.6 ;
    %load/vec4 v02814bd0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_23.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v02814de0_0, 0;
T_23.8 ;
    %jmp T_23;
    .thread T_23;
    .scope S_027d3fe8;
T_24 ;
    %vpi_call 4 42 "$display", "\011\011 clock \011 data \011 enable \011 charRecieved \011 \011 parallelOut" {0 0 0};
    %vpi_call 4 43 "$monitor", "\011\011 %b\011 %b \011 %b \011 %b \011 %b \011 %b", v027c9a00_0, v028143e8_0, v02814650_0, v027c99a8_0, v02814860_0, $time {0 0 0};
    %end;
    .thread T_24;
    .scope S_027d3fe8;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027c9a00_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v028143e8_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02814650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02814a70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v02814128_0, 0, 32;
T_25.0 ;
    %load/vec4 v02814128_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_25.1, 5;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027c9a00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v027c9a00_0, 0, 1;
    %load/vec4 v02814128_0;
    %addi 1, 0, 32;
    %store/vec4 v02814128_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02814a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02814650_0, 0, 1;
    %pushi/vec4 77, 0, 8;
    %store/vec4 v028143e8_0, 0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027c9a00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v027c9a00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027c9a00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v027c9a00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027c9a00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v027c9a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02814a70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v02814128_0, 0, 32;
T_25.2 ;
    %load/vec4 v02814128_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_25.3, 5;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027c9a00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v027c9a00_0, 0, 1;
    %load/vec4 v02814128_0;
    %addi 1, 0, 32;
    %store/vec4 v02814128_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02814a70_0, 0, 1;
T_25.4 ;
    %load/vec4 v027c99a8_0;
    %inv;
    %load/vec4 v02814a70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_25.5, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027c9a00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v027c9a00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027c9a00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v027c9a00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027c9a00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v027c9a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02814a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02814650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02814650_0, 0, 1;
    %jmp T_25.4;
T_25.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02814a70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v02814128_0, 0, 32;
T_25.6 ;
    %load/vec4 v02814128_0;
    %cmpi/s 160, 0, 32;
    %jmp/0xz T_25.7, 5;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027c9a00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v027c9a00_0, 0, 1;
    %load/vec4 v02814128_0;
    %addi 1, 0, 32;
    %store/vec4 v02814128_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
    %delay 5, 0;
    %vpi_call 4 83 "$finish" {0 0 0};
    %end;
    .thread T_25;
    .scope S_027dae88;
T_26 ;
    %vpi_call 4 22 "$dumpfile", "vvp/serialoutput2.vcd" {0 0 0};
    %vpi_call 4 23 "$dumpvars", 32'sb00000000000000000000000000000001, S_027d40b8 {0 0 0};
    %end;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "./../StartBitDetect.sv";
    "./../Counter4.sv";
    "SerialOutput_Test2.v";
    "./../SerialOutput.sv";
    "./../BitIdentifierCount.sv";
    "./../BitSampleCount.sv";
    "./../shiftBufferTransmit.sv";
