WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2593224 heartbeat IPC: 3.856 cumulative IPC: 3.856 (Simulation time: 00 hr 02 min 06 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2593225 cumulative IPC: 3.856 (Simulation time: 00 hr 02 min 06 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2593225 cumulative IPC: 3.856 (Simulation time: 00 hr 02 min 06 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 7205346 heartbeat IPC: 2.168 cumulative IPC: 2.168 (Simulation time: 00 hr 04 min 32 sec)
Simulation finished CPU 0 instructions: 10000001 cycles: 4612122 cumulative IPC: 2.168 (Simulation time: 00 hr 04 min 32 sec)
Simulation complete CPU 0 instructions: 10000001 cycles: 4612122 cumulative IPC: 2.168 (Simulation time: 00 hr 04 min 32 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/zeusmp_300B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.168 instructions: 10000001 cycles: 4612122
CPU 0 Branch Prediction Accuracy: 97.91% MPKI: 0.8341 Average ROB Occupancy at Mispredict: 135.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0253
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.809
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      62527 HIT:      35347 MISS:      27180
LLC LOAD         ACCESS:      30770 HIT:      10941 MISS:      19829
LLC RFO          ACCESS:      15450 HIT:       8552 MISS:       6898
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      15706 HIT:      15700 MISS:          6
LLC TRANSLATION  ACCESS:        601 HIT:        154 MISS:        447
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 540.8 cycles
cpu0_DTLB TOTAL        ACCESS:    1724685 HIT:    1588376 MISS:     136309
cpu0_DTLB LOAD         ACCESS:    1724685 HIT:    1588376 MISS:     136309
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.642 cycles
cpu0_ITLB TOTAL        ACCESS:      31676 HIT:      31676 MISS:          0
cpu0_ITLB LOAD         ACCESS:      31676 HIT:      31676 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    2183181 HIT:    1697383 MISS:     485798
cpu0_L1D LOAD         ACCESS:    1330738 HIT:    1065490 MISS:     265248
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     851618 HIT:     631884 MISS:     219734
cpu0_L1D TRANSLATION  ACCESS:        825 HIT:          9 MISS:        816
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 36.08 cycles
cpu0_L1I TOTAL        ACCESS:      40665 HIT:      40665 MISS:          0
cpu0_L1I LOAD         ACCESS:      40665 HIT:      40665 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     357575 HIT:     310736 MISS:      46839
cpu0_L2C LOAD         ACCESS:     208311 HIT:     177540 MISS:      30771
cpu0_L2C RFO          ACCESS:      57418 HIT:      41968 MISS:      15450
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      91031 HIT:      91014 MISS:         17
cpu0_L2C TRANSLATION  ACCESS:        815 HIT:        214 MISS:        601
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 334.4 cycles
cpu0_STLB TOTAL        ACCESS:     119653 HIT:     118972 MISS:        681
cpu0_STLB LOAD         ACCESS:     119653 HIT:     118972 MISS:        681
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 589.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       7004
  ROW_BUFFER_MISS:      20163
 AVG DBUS CONGESTED CYCLE: 3.928
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1054
  FULL:       5662
