Timing Analyzer report for nes
Sat Jan 05 21:06:17 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Hold: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Recovery: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Removal: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Metastability Summary
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV 0C Model Setup: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Hold: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[1]'
 29. Slow 1200mV 0C Model Hold: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Recovery: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Removal: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Metastability Summary
 33. Fast 1200mV 0C Model Setup Summary
 34. Fast 1200mV 0C Model Hold Summary
 35. Fast 1200mV 0C Model Recovery Summary
 36. Fast 1200mV 0C Model Removal Summary
 37. Fast 1200mV 0C Model Minimum Pulse Width Summary
 38. Fast 1200mV 0C Model Setup: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[1]'
 39. Fast 1200mV 0C Model Setup: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'
 40. Fast 1200mV 0C Model Hold: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[1]'
 41. Fast 1200mV 0C Model Hold: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Recovery: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Removal: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'
 44. Fast 1200mV 0C Model Metastability Summary
 45. Multicorner Timing Analysis Summary
 46. Board Trace Model Assignments
 47. Input Transition Times
 48. Signal Integrity Metrics (Slow 1200mv 0c Model)
 49. Signal Integrity Metrics (Slow 1200mv 85c Model)
 50. Signal Integrity Metrics (Fast 1200mv 0c Model)
 51. Setup Transfers
 52. Hold Transfers
 53. Recovery Transfers
 54. Removal Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths Summary
 58. Clock Status Summary
 59. Unconstrained Input Ports
 60. Unconstrained Output Ports
 61. Unconstrained Input Ports
 62. Unconstrained Output Ports
 63. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; nes                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.53        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  21.1%      ;
;     Processor 3            ;  17.2%      ;
;     Processor 4            ;  14.3%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; mc2.sdc       ; OK     ; Sat Jan 05 21:06:11 2019 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------------+-------------------------------------------------------------+
; Clock Name                                              ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                    ; Targets                                                     ;
+---------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------------+-------------------------------------------------------------+
; clk1_50                                                 ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                           ; { clock_50_i }                                              ;
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 46.666 ; 21.43 MHz ; 0.000 ; 23.333 ; 50.00      ; 7         ; 3           ;       ;        ;           ;            ; false    ; clk1_50 ; clock_21mhz|altpll_component|auto_generated|pll1|inclk[0] ; { clock_21mhz|altpll_component|auto_generated|pll1|clk[0] } ;
; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 11.666 ; 85.72 MHz ; 0.000 ; 5.833  ; 50.00      ; 7         ; 12          ;       ;        ;           ;            ; false    ; clk1_50 ; clock_21mhz|altpll_component|auto_generated|pll1|inclk[0] ; { clock_21mhz|altpll_component|auto_generated|pll1|clk[1] } ;
+---------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                           ;
+-----------+-----------------+---------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                              ; Note ;
+-----------+-----------------+---------------------------------------------------------+------+
; 28.46 MHz ; 28.46 MHz       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 58.95 MHz ; 58.95 MHz       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ;      ;
+-----------+-----------------+---------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                              ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; -5.297 ; -82.985       ;
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 2.507  ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                              ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.321 ; 0.000         ;
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.425 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                          ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 5.967 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                           ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 4.613 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 5.507  ; 0.000         ;
; clk1_50                                                 ; 9.864  ; 0.000         ;
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 22.902 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                            ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -5.297 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.479     ; 16.485     ;
; -5.266 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.478     ; 16.455     ;
; -5.248 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.479     ; 16.436     ;
; -5.239 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.472     ; 16.434     ;
; -5.236 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.468     ; 16.435     ;
; -5.229 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.478     ; 16.418     ;
; -5.220 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.469     ; 16.418     ;
; -5.120 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.496     ; 16.291     ;
; -5.113 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a26~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.477     ; 16.303     ;
; -5.112 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.474     ; 16.305     ;
; -5.098 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a2~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.451     ; 16.314     ;
; -5.089 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.495     ; 16.261     ;
; -5.071 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.496     ; 16.242     ;
; -5.062 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.489     ; 16.240     ;
; -5.059 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.485     ; 16.241     ;
; -5.052 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.495     ; 16.224     ;
; -5.048 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a0~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.475     ; 16.240     ;
; -5.043 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.486     ; 16.224     ;
; -4.981 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.442     ; 16.206     ;
; -4.948 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a0~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.476     ; 16.139     ;
; -4.947 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.471     ; 16.143     ;
; -4.936 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a26~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.494     ; 16.109     ;
; -4.935 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.491     ; 16.111     ;
; -4.921 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a2~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.468     ; 16.120     ;
; -4.910 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.024     ; 16.553     ;
; -4.879 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.023     ; 16.523     ;
; -4.871 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a0~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.492     ; 16.046     ;
; -4.865 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a26~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.476     ; 16.056     ;
; -4.861 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.024     ; 16.504     ;
; -4.859 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a22~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.462     ; 16.064     ;
; -4.852 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.017     ; 16.502     ;
; -4.849 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.013     ; 16.503     ;
; -4.842 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.023     ; 16.486     ;
; -4.833 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.014     ; 16.486     ;
; -4.827 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a12~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.463     ; 16.031     ;
; -4.827 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.477     ; 16.017     ;
; -4.823 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.450     ; 16.040     ;
; -4.810 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.445     ; 16.032     ;
; -4.809 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.473     ; 16.003     ;
; -4.804 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.459     ; 16.012     ;
; -4.779 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a16~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.459     ; 15.987     ;
; -4.771 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a0~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.493     ; 15.945     ;
; -4.770 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.488     ; 15.949     ;
; -4.755 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.461     ; 15.961     ;
; -4.743 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a2~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.450     ; 15.960     ;
; -4.726 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a26~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.022     ; 16.371     ;
; -4.725 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.019     ; 16.373     ;
; -4.714 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.444     ; 15.937     ;
; -4.711 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a2~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.004      ; 16.382     ;
; -4.688 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a26~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.493     ; 15.862     ;
; -4.682 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a22~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.479     ; 15.870     ;
; -4.665 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.021     ; 16.311     ;
; -4.661 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a0~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.020     ; 16.308     ;
; -4.650 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a12~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.480     ; 15.837     ;
; -4.650 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.449     ; 15.868     ;
; -4.650 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.494     ; 15.823     ;
; -4.646 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.467     ; 15.846     ;
; -4.634 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.020     ; 16.281     ;
; -4.633 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.462     ; 15.838     ;
; -4.632 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.490     ; 15.809     ;
; -4.631 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.441     ; 15.857     ;
; -4.616 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.021     ; 16.262     ;
; -4.607 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.014     ; 16.260     ;
; -4.604 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.010     ; 16.261     ;
; -4.602 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a16~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.476     ; 15.793     ;
; -4.597 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.020     ; 16.244     ;
; -4.594 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.013      ; 16.274     ;
; -4.588 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.011     ; 16.244     ;
; -4.578 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.478     ; 15.767     ;
; -4.566 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a2~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.467     ; 15.766     ;
; -4.561 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a0~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.021     ; 16.207     ;
; -4.560 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.016     ; 16.211     ;
; -4.541 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[22] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.496     ; 15.712     ;
; -4.537 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.461     ; 15.743     ;
; -4.520 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.021     ; 16.166     ;
; -4.510 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[22] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.495     ; 15.682     ;
; -4.492 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[22] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.496     ; 15.663     ;
; -4.489 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.020     ; 16.136     ;
; -4.487 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[21] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.496     ; 15.658     ;
; -4.485 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.478     ; 15.674     ;
; -4.481 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a26~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.019     ; 16.129     ;
; -4.480 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[22] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.485     ; 15.662     ;
; -4.480 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.016     ; 16.131     ;
; -4.478 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a26~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.021     ; 16.124     ;
; -4.473 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.466     ; 15.674     ;
; -4.472 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a22~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.007     ; 16.132     ;
; -4.471 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.021     ; 16.117     ;
; -4.466 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a2~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.007      ; 16.140     ;
; -4.462 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.014     ; 16.115     ;
; -4.459 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.010     ; 16.116     ;
; -4.456 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[26] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.496     ; 15.627     ;
; -4.456 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[21] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.495     ; 15.628     ;
; -4.454 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.458     ; 15.663     ;
; -4.452 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.020     ; 16.099     ;
; -4.443 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.011     ; 16.099     ;
; -4.440 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a12~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.008     ; 16.099     ;
; -4.440 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.022     ; 16.085     ;
; -4.438 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[21] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.496     ; 15.609     ;
; -4.436 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.005      ; 16.108     ;
; -4.434 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a12~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.462     ; 15.639     ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                      ;
+-------+---------------------------------+----------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                              ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+----------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 2.507 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|P[7]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.186     ; 8.976      ;
; 2.694 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AL[2]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.192     ; 8.783      ;
; 2.832 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|P[1]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.184     ; 8.653      ;
; 3.051 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_2[1]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.190     ; 8.428      ;
; 3.051 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_2[7]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.190     ; 8.428      ;
; 3.051 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_2[0]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.190     ; 8.428      ;
; 3.065 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq2|SweepShift[2]                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.197     ; 8.407      ;
; 3.065 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq2|SweepEnable                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.197     ; 8.407      ;
; 3.065 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq2|SweepShift[1]                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.197     ; 8.407      ;
; 3.068 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq2|SweepNegate                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.198     ; 8.403      ;
; 3.068 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq2|SweepShift[0]                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.198     ; 8.403      ;
; 3.126 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|T[4]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.197     ; 8.346      ;
; 3.126 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|T[5]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.197     ; 8.346      ;
; 3.126 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|T[7]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.197     ; 8.346      ;
; 3.126 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|T[6]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.197     ; 8.346      ;
; 3.151 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|Y[4]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.188     ; 8.330      ;
; 3.151 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|Y[2]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.188     ; 8.330      ;
; 3.207 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[15]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.183     ; 8.279      ;
; 3.207 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[6]                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.183     ; 8.279      ;
; 3.207 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[9]                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.183     ; 8.279      ;
; 3.233 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|T[0]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.195     ; 8.241      ;
; 3.233 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|T[1]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.195     ; 8.241      ;
; 3.233 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|T[2]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.195     ; 8.241      ;
; 3.240 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[6] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.184     ; 8.245      ;
; 3.240 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[16]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.184     ; 8.245      ;
; 3.240 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[17]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.184     ; 8.245      ;
; 3.240 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[0]                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.184     ; 8.245      ;
; 3.269 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[5] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.183     ; 8.217      ;
; 3.269 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[18]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.183     ; 8.217      ;
; 3.269 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[5]                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.183     ; 8.217      ;
; 3.269 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[3]                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.183     ; 8.217      ;
; 3.320 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Mapper69:map69|prg_bank[0][4]       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.186     ; 8.163      ;
; 3.320 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Mapper69:map69|prg_bank[0][3]       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.186     ; 8.163      ;
; 3.370 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_2[4]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.190     ; 8.109      ;
; 3.370 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_2[2]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.190     ; 8.109      ;
; 3.370 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_2[3]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.190     ; 8.109      ;
; 3.370 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_2[5]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.190     ; 8.109      ;
; 3.370 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_2[6]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.190     ; 8.109      ;
; 3.407 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AL[1]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.189     ; 8.073      ;
; 3.407 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AL[6]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.189     ; 8.073      ;
; 3.414 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|X[6]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.188     ; 8.067      ;
; 3.414 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|X[2]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.188     ; 8.067      ;
; 3.414 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|X[4]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.188     ; 8.067      ;
; 3.414 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|X[0]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.188     ; 8.067      ;
; 3.415 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|X[5]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.195     ; 8.059      ;
; 3.431 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|Y[6]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.186     ; 8.052      ;
; 3.431 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AH[3]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.189     ; 8.049      ;
; 3.431 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AH[6]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.189     ; 8.049      ;
; 3.431 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AH[0]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.189     ; 8.049      ;
; 3.431 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AH[1]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.189     ; 8.049      ;
; 3.431 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AH[2]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.189     ; 8.049      ;
; 3.431 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AH[7]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.189     ; 8.049      ;
; 3.442 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq1|SweepPeriod[2]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.176     ; 8.051      ;
; 3.442 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq1|SweepPeriod[1]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.176     ; 8.051      ;
; 3.442 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq1|SweepPeriod[0]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.176     ; 8.051      ;
; 3.445 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|Y[0]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.189     ; 8.035      ;
; 3.445 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq1|Volume[1]                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.182     ; 8.042      ;
; 3.445 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq1|Volume[0]                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.182     ; 8.042      ;
; 3.445 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq1|Volume[3]                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.182     ; 8.042      ;
; 3.445 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq1|Volume[2]                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.182     ; 8.042      ;
; 3.445 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq1|EnvDisable                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.182     ; 8.042      ;
; 3.472 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_1[1]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.190     ; 8.007      ;
; 3.472 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_1[7]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.190     ; 8.007      ;
; 3.472 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_1[4]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.190     ; 8.007      ;
; 3.472 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_1[2]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.190     ; 8.007      ;
; 3.472 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_1[3]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.190     ; 8.007      ;
; 3.472 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_1[0]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.190     ; 8.007      ;
; 3.472 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_1[5]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.190     ; 8.007      ;
; 3.472 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_1[6]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.190     ; 8.007      ;
; 3.490 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[7]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.192     ; 7.987      ;
; 3.490 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[0]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.192     ; 7.987      ;
; 3.490 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[3]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.192     ; 7.987      ;
; 3.490 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[5]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.192     ; 7.987      ;
; 3.490 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[6]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.192     ; 7.987      ;
; 3.490 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[2]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.192     ; 7.987      ;
; 3.490 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[1]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.192     ; 7.987      ;
; 3.490 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[4]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.192     ; 7.987      ;
; 3.503 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~47                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.176     ; 7.990      ;
; 3.520 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.192     ; 7.957      ;
; 3.520 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.192     ; 7.957      ;
; 3.520 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[3] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.192     ; 7.957      ;
; 3.538 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[11]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.193     ; 7.938      ;
; 3.538 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[14]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.193     ; 7.938      ;
; 3.538 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[12]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.193     ; 7.938      ;
; 3.538 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[13]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.193     ; 7.938      ;
; 3.540 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|IsResetInterrupt                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.183     ; 7.946      ;
; 3.541 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[4] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.190     ; 7.938      ;
; 3.569 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_bank_8[4]             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.179     ; 7.921      ;
; 3.569 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_bank_8[5]             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.179     ; 7.921      ;
; 3.569 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_bank_8[6]             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.179     ; 7.921      ;
; 3.579 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[2] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.194     ; 7.896      ;
; 3.579 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[4]                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.194     ; 7.896      ;
; 3.579 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[7]                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.194     ; 7.896      ;
; 3.585 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|P[6]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.185     ; 7.899      ;
; 3.587 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~45                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.182     ; 7.900      ;
; 3.587 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~43                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.182     ; 7.900      ;
; 3.587 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~42                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.182     ; 7.900      ;
; 3.587 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~46                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.182     ; 7.900      ;
; 3.587 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~44                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.182     ; 7.900      ;
; 3.624 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[2]                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.186     ; 7.859      ;
+-------+---------------------------------+----------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                           ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.321 ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[8]                                                                                             ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~porta_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.485      ; 1.060      ;
; 0.324 ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[3]                                                                                             ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a2~porta_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.062      ;
; 0.367 ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[13]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~porta_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.105      ;
; 0.396 ; CtrlModule:control|host_bootdata[19]                                                                                                          ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.131      ;
; 0.400 ; CtrlModule:control|host_bootdata[0]                                                                                                           ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.135      ;
; 0.401 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[8]                                                                                             ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~portb_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.139      ;
; 0.401 ; CtrlModule:control|host_bootdata[3]                                                                                                           ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.136      ;
; 0.402 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[11]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.140      ;
; 0.404 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[0]                                                                                             ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a0~portb_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.139      ;
; 0.404 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[18]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.139      ;
; 0.405 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[5]                                                                                             ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~portb_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.143      ;
; 0.407 ; CtrlModule:control|host_bootdata[18]                                                                                                          ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a1~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.142      ;
; 0.408 ; CtrlModule:control|host_bootdata[2]                                                                                                           ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a1~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.143      ;
; 0.409 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[23]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.144      ;
; 0.409 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[10]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~portb_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.144      ;
; 0.412 ; CtrlModule:control|host_bootdata[16]                                                                                                          ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.144      ;
; 0.422 ; CtrlModule:control|host_bootdata[27]                                                                                                          ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.154      ;
; 0.426 ; CtrlModule:control|host_bootdata[9]                                                                                                           ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a1~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.161      ;
; 0.427 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[31]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.162      ;
; 0.430 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[7]                                                                                             ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~portb_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.165      ;
; 0.430 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[6]                                                                                             ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~portb_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.165      ;
; 0.430 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[9]                                                                                             ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~portb_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.165      ;
; 0.431 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[2]                                                                                             ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a2~portb_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.166      ;
; 0.432 ; CtrlModule:control|host_bootdata[8]                                                                                                           ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.167      ;
; 0.433 ; CtrlModule:control|host_bootdata[11]                                                                                                          ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.168      ;
; 0.434 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[1]                                                                                             ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~portb_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.169      ;
; 0.434 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[22]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a22~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.172      ;
; 0.436 ; CtrlModule:control|host_bootdata[1]                                                                                                           ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a1~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.171      ;
; 0.437 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[20]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~portb_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.172      ;
; 0.437 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[24]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.172      ;
; 0.437 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[30]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a22~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.486      ; 1.177      ;
; 0.439 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[4]                                                                                             ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a0~portb_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.174      ;
; 0.441 ; CtrlModule:control|zpu_core_flex:zpu|mem_write[1]                                                                                             ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|altsyncram:ram_rtl_1|altsyncram_kek1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.174      ;
; 0.442 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[19]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.177      ;
; 0.445 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|wrptr_g[1]                              ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.471      ; 1.170      ;
; 0.446 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[21]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.184      ;
; 0.448 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[25]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.183      ;
; 0.448 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[14]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.186      ;
; 0.449 ; CtrlModule:control|zpu_core_flex:zpu|memAAddr[7]                                                                                              ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~porta_address_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.472      ; 1.175      ;
; 0.450 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[17]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a16~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.188      ;
; 0.450 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|wrptr_g[7]                              ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.471      ; 1.175      ;
; 0.451 ; CtrlModule:control|zpu_core_flex:zpu|out_mem_addr[5]                                                                                          ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|altsyncram:ram_rtl_1|altsyncram_kek1:auto_generated|ram_block1a0~porta_address_reg0 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.475      ; 1.180      ;
; 0.453 ; CtrlModule:control|zpu_core_flex:zpu|out_mem_addr[2]                                                                                          ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|altsyncram:ram_rtl_1|altsyncram_kek1:auto_generated|ram_block1a0~porta_address_reg0 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.475      ; 1.182      ;
; 0.454 ; CtrlModule:control|zpu_core_flex:zpu|shift_reg[0]                                                                                             ; CtrlModule:control|zpu_core_flex:zpu|shift_reg[0]                                                                                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; bootdata_ack                                                                                                                                  ; bootdata_ack                                                                                                                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; read_fifo                                                                                                                                     ; read_fifo                                                                                                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; write_fifo                                                                                                                                    ; write_fifo                                                                                                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|OnScreenDisplay:myosd|hwindowactive                                                                                        ; CtrlModule:control|OnScreenDisplay:myosd|hwindowactive                                                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|OnScreenDisplay:myosd|vwindowactive                                                                                        ; CtrlModule:control|OnScreenDisplay:myosd|vwindowactive                                                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; OSD_Overlay:osd|scanline                                                                                                                      ; OSD_Overlay:osd|scanline                                                                                                                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|dipswitches[0]                                                                                                             ; CtrlModule:control|dipswitches[0]                                                                                                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|OnScreenDisplay:myosd|pixelcounter[3]                                                                                      ; CtrlModule:control|OnScreenDisplay:myosd|pixelcounter[3]                                                                                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|OnScreenDisplay:myosd|pixelcounter[2]                                                                                      ; CtrlModule:control|OnScreenDisplay:myosd|pixelcounter[2]                                                                                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|OnScreenDisplay:myosd|pixelcounter[1]                                                                                      ; CtrlModule:control|OnScreenDisplay:myosd|pixelcounter[1]                                                                                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; skip_fifo                                                                                                                                     ; skip_fifo                                                                                                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|mem_read[2]                                                                                                                ; CtrlModule:control|mem_read[2]                                                                                                                                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|int_enabled                                                                                                                ; CtrlModule:control|int_enabled                                                                                                                                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|host_bootdata_req                                                                                                          ; CtrlModule:control|host_bootdata_req                                                                                                                              ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|spi_active                                                                                                                 ; CtrlModule:control|spi_active                                                                                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|mem_read[10]                                                                                                               ; CtrlModule:control|mem_read[10]                                                                                                                                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|kbdrecvreg                                                                                                                 ; CtrlModule:control|kbdrecvreg                                                                                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|mem_read[15]                                                                                                               ; CtrlModule:control|mem_read[15]                                                                                                                                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|zpu_core_flex:zpu|state.State_Store                                                                                        ; CtrlModule:control|zpu_core_flex:zpu|state.State_Store                                                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|zpu_core_flex:zpu|state.State_WriteIO                                                                                      ; CtrlModule:control|zpu_core_flex:zpu|state.State_WriteIO                                                                                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|zpu_core_flex:zpu|state.State_Shift                                                                                        ; CtrlModule:control|zpu_core_flex:zpu|state.State_Shift                                                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|zpu_core_flex:zpu|out_mem_addr[8]                                                                                          ; CtrlModule:control|zpu_core_flex:zpu|out_mem_addr[8]                                                                                                              ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|zpu_core_flex:zpu|state.State_ReadIO                                                                                       ; CtrlModule:control|zpu_core_flex:zpu|state.State_ReadIO                                                                                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|zpu_core_flex:zpu|inInterrupt                                                                                              ; CtrlModule:control|zpu_core_flex:zpu|inInterrupt                                                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|interrupt_controller:intcontroller|pending[0]                                                                              ; CtrlModule:control|interrupt_controller:intcontroller|pending[0]                                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|interrupt_controller:intcontroller|pending[1]                                                                              ; CtrlModule:control|interrupt_controller:intcontroller|pending[1]                                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|interrupt_controller:intcontroller|int                                                                                     ; CtrlModule:control|interrupt_controller:intcontroller|int                                                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|interrupt_controller:intcontroller|pending[3]                                                                              ; CtrlModule:control|interrupt_controller:intcontroller|pending[3]                                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|io_ps2_com:mykeyboard|bitCount[1]                                                                                          ; CtrlModule:control|io_ps2_com:mykeyboard|bitCount[1]                                                                                                              ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|io_ps2_com:mykeyboard|bitCount[2]                                                                                          ; CtrlModule:control|io_ps2_com:mykeyboard|bitCount[2]                                                                                                              ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|io_ps2_com:mykeyboard|bitCount[3]                                                                                          ; CtrlModule:control|io_ps2_com:mykeyboard|bitCount[3]                                                                                                              ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|io_ps2_com:mykeyboard|clkFilterCnt[3]                                                                                      ; CtrlModule:control|io_ps2_com:mykeyboard|clkFilterCnt[3]                                                                                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|io_ps2_com:mykeyboard|clkFilterCnt[1]                                                                                      ; CtrlModule:control|io_ps2_com:mykeyboard|clkFilterCnt[1]                                                                                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|io_ps2_com:mykeyboard|clkFilterCnt[2]                                                                                      ; CtrlModule:control|io_ps2_com:mykeyboard|clkFilterCnt[2]                                                                                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0  ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9  ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1  ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2  ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3  ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|spi_interface:spi|shiftcnt[3]                                                                                              ; CtrlModule:control|spi_interface:spi|shiftcnt[3]                                                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|spi_interface:spi|sck                                                                                                      ; CtrlModule:control|spi_interface:spi|sck                                                                                                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|spi_interface:spi|shiftcnt[1]                                                                                              ; CtrlModule:control|spi_interface:spi|shiftcnt[1]                                                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CtrlModule:control|spi_interface:spi|shiftcnt[2]                                                                                              ; CtrlModule:control|spi_interface:spi|shiftcnt[2]                                                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; CtrlModule:control|spi_interface:spi|mosi                                                                                                     ; CtrlModule:control|spi_interface:spi|mosi                                                                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; CtrlModule:control|mem_read[7]                                                                                                                ; CtrlModule:control|mem_read[7]                                                                                                                                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateWaitAck                                                                                ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateWaitAck                                                                                                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateWaitClockHigh                                                                          ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateWaitClockHigh                                                                                              ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; CtrlModule:control|io_ps2_com:mykeyboard|bitCount[0]                                                                                          ; CtrlModule:control|io_ps2_com:mykeyboard|bitCount[0]                                                                                                              ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateRecvBit                                                                                ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateRecvBit                                                                                                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateWaitClockLow                                                                           ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateWaitClockLow                                                                                               ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateWaitHighRecv                                                                           ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateWaitHighRecv                                                                                               ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; CtrlModule:control|zpu_core_flex:zpu|state.State_WriteIODone                                                                                  ; CtrlModule:control|zpu_core_flex:zpu|state.State_WriteIODone                                                                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4  ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7  ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6  ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                          ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.425 ; MemoryController:memory|data_to_write[1]                      ; MemoryController:memory|spram:vram|altsyncram:altsyncram_component|altsyncram_hke1:auto_generated|ram_block1a1~porta_datain_reg0 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.162      ;
; 0.436 ; Hq2x:hq2x|Curr0[9]                                            ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a4~porta_datain_reg0                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.172      ;
; 0.441 ; Hq2x:hq2x|Curr0[14]                                           ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a8~porta_datain_reg0                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.174      ;
; 0.442 ; Hq2x:hq2x|Curr0[13]                                           ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a8~porta_datain_reg0                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.178      ;
; 0.442 ; Hq2x:hq2x|Curr0[7]                                            ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a4~porta_datain_reg0                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.175      ;
; 0.454 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite4|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite4|pix2[7]                                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite4|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite4|pix1[7]                                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite5|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite5|pix2[7]                                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite5|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite5|pix1[7]                                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite6|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite6|pix1[7]                                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite7|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite7|pix1[7]                                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite0|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite0|pix1[7]                                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite1|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite1|pix1[7]                                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite2|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite2|pix1[7]                                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite3|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite3|pix1[7]                                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite0|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite0|pix2[7]                                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite1|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite1|pix2[7]                                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite2|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite2|pix2[7]                                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite3|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite3|pix2[7]                                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; MemoryController:memory|MemAdrReg[18]                         ; MemoryController:memory|MemAdrReg[18]                                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|NesEvent:nesev|unlocked      ; NES:nes|MultiMapper:multi_mapper|NesEvent:nesev|unlocked                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|irq_enable         ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|irq_enable                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|irq            ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|irq                                                                               ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|want_irq       ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|want_irq                                                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|irq_enable     ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|irq_enable                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|irq_reload     ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|irq_reload                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|a12_ctr[1]     ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|a12_ctr[1]                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|a12_ctr[0]     ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|a12_ctr[0]                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|irq_cycle_mode ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|irq_cycle_mode                                                                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|prg_protect_2      ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|prg_protect_2                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|prg_protect_1      ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|prg_protect_1                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|mirroring      ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|mirroring                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|mirroring          ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|mirroring                                                                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|mapper47_multicart ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|mapper47_multicart                                                                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|MMC2:mmc2|mirroring          ; NES:nes|MultiMapper:multi_mapper|MMC2:mmc2|mirroring                                                                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; nes_ce[1]                                                     ; nes_ce[1]                                                                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|Mapper234:map234|inner_prg   ; NES:nes|MultiMapper:multi_mapper|Mapper234:map234|inner_prg                                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|SquareChan:Sq2|SeqPos[1]                      ; NES:nes|APU:apu|SquareChan:Sq2|SeqPos[1]                                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|SquareChan:Sq2|SweepDivider[2]                ; NES:nes|APU:apu|SquareChan:Sq2|SweepDivider[2]                                                                                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|SquareChan:Sq2|SweepDivider[1]                ; NES:nes|APU:apu|SquareChan:Sq2|SweepDivider[1]                                                                                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|SquareChan:Sq2|Envelope[1]                    ; NES:nes|APU:apu|SquareChan:Sq2|Envelope[1]                                                                                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|SquareChan:Sq2|Envelope[3]                    ; NES:nes|APU:apu|SquareChan:Sq2|Envelope[3]                                                                                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|SquareChan:Sq2|EnvDoReset                     ; NES:nes|APU:apu|SquareChan:Sq2|EnvDoReset                                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|SquareChan:Sq1|SeqPos[1]                      ; NES:nes|APU:apu|SquareChan:Sq1|SeqPos[1]                                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|SquareChan:Sq1|SweepDivider[1]                ; NES:nes|APU:apu|SquareChan:Sq1|SweepDivider[1]                                                                                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|SquareChan:Sq1|SweepReset                     ; NES:nes|APU:apu|SquareChan:Sq1|SweepReset                                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|SquareChan:Sq1|Envelope[1]                    ; NES:nes|APU:apu|SquareChan:Sq1|Envelope[1]                                                                                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|SquareChan:Sq1|Envelope[3]                    ; NES:nes|APU:apu|SquareChan:Sq1|Envelope[3]                                                                                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|SquareChan:Sq1|EnvDoReset                     ; NES:nes|APU:apu|SquareChan:Sq1|EnvDoReset                                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|NoiseChan:Noi|Shift[0]                        ; NES:nes|APU:apu|NoiseChan:Noi|Shift[0]                                                                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|NoiseChan:Noi|Envelope[1]                     ; NES:nes|APU:apu|NoiseChan:Noi|Envelope[1]                                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|NoiseChan:Noi|Envelope[3]                     ; NES:nes|APU:apu|NoiseChan:Noi|Envelope[3]                                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|NoiseChan:Noi|EnvDoReset                      ; NES:nes|APU:apu|NoiseChan:Noi|EnvDoReset                                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|DmcChan:Dmc|ShiftReg[7]                       ; NES:nes|APU:apu|DmcChan:Dmc|ShiftReg[7]                                                                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|DmcChan:Dmc|HasShiftReg                       ; NES:nes|APU:apu|DmcChan:Dmc|HasShiftReg                                                                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|TriangleChan:Tri|LinHalt                      ; NES:nes|APU:apu|TriangleChan:Tri|LinHalt                                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|DmcChan:Dmc|Dac[0]                            ; NES:nes|APU:apu|DmcChan:Dmc|Dac[0]                                                                                               ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|DmcChan:Dmc|IrqActive                         ; NES:nes|APU:apu|DmcChan:Dmc|IrqActive                                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|irq_enable         ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|irq_enable                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|CPU:cpu|P[0]                                          ; NES:nes|CPU:cpu|P[0]                                                                                                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|FrameInterrupt                                ; NES:nes|APU:apu|FrameInterrupt                                                                                                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|DmcChan:Dmc|ActivationDelay[1]                ; NES:nes|APU:apu|DmcChan:Dmc|ActivationDelay[1]                                                                                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|PPU:ppu|LoopyGen:loopy0|ppu_incr                      ; NES:nes|PPU:ppu|LoopyGen:loopy0|ppu_incr                                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; joypad_bits2[0]                                               ; joypad_bits2[0]                                                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; joypad_bits[0]                                                ; joypad_bits[0]                                                                                                                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|CPU:cpu|P[3]                                          ; NES:nes|CPU:cpu|P[3]                                                                                                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|PPU:ppu|sprite0_hit_bg                                ; NES:nes|PPU:ppu|sprite0_hit_bg                                                                                                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|last_in_split_area ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|last_in_split_area                                                                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|PPU:ppu|ClockGen:clock|is_pre_render                  ; NES:nes|PPU:ppu|ClockGen:clock|is_pre_render                                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|PPU:ppu|ClockGen:clock|is_in_vblank                   ; NES:nes|PPU:ppu|ClockGen:clock|is_in_vblank                                                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|PPU:ppu|nmi_occured                                   ; NES:nes|PPU:ppu|nmi_occured                                                                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|spr_overflow             ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|spr_overflow                                                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|PPU:ppu|ClockGen:clock|second_frame                   ; NES:nes|PPU:ppu|ClockGen:clock|second_frame                                                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|a12_ctr[1]         ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|a12_ctr[1]                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|a12_ctr[2]         ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|a12_ctr[2]                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|a12_ctr[3]         ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|a12_ctr[3]                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|irq_reload         ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|irq_reload                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|PPU:ppu|LoopyGen:loopy0|ppu_address_latch             ; NES:nes|PPU:ppu|LoopyGen:loopy0|ppu_address_latch                                                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|DmaController:dma|spr_state[0]                        ; NES:nes|DmaController:dma|spr_state[0]                                                                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_last           ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_last                                                                              ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|TriangleChan:Tri|LenCtr[0]                    ; NES:nes|APU:apu|TriangleChan:Tri|LenCtr[0]                                                                                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|SquareChan:Sq2|LenCtr[0]                      ; NES:nes|APU:apu|SquareChan:Sq2|LenCtr[0]                                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|SquareChan:Sq1|LenCtr[0]                      ; NES:nes|APU:apu|SquareChan:Sq1|LenCtr[0]                                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|NoiseChan:Noi|LenCtr[0]                       ; NES:nes|APU:apu|NoiseChan:Noi|LenCtr[0]                                                                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|DmcChan:Dmc|HasSampleBuffer                   ; NES:nes|APU:apu|DmcChan:Dmc|HasSampleBuffer                                                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|DmcChan:Dmc|BitsUsed[2]                       ; NES:nes|APU:apu|DmcChan:Dmc|BitsUsed[2]                                                                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|DmcChan:Dmc|BitsUsed[1]                       ; NES:nes|APU:apu|DmcChan:Dmc|BitsUsed[1]                                                                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|DmcChan:Dmc|BitsUsed[0]                       ; NES:nes|APU:apu|DmcChan:Dmc|BitsUsed[0]                                                                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|APU:apu|DmcChan:Dmc|Cycles[0]                         ; NES:nes|APU:apu|DmcChan:Dmc|Cycles[0]                                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NES:nes|mapper_irq_delayed                                    ; NES:nes|mapper_irq_delayed                                                                                                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; VgaDriver:vga|vga_v                                           ; VgaDriver:vga|vga_v                                                                                                              ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; VgaDriver:vga|vga_h                                           ; VgaDriver:vga|vga_h                                                                                                              ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Hq2x:hq2x|y[0]                                                ; Hq2x:hq2x|y[0]                                                                                                                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Hq2x:hq2x|yshort[1]                                           ; Hq2x:hq2x|yshort[1]                                                                                                              ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Hq2x:hq2x|yshort[0]                                           ; Hq2x:hq2x|yshort[0]                                                                                                              ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Hq2x:hq2x|first_pixel                                         ; Hq2x:hq2x|first_pixel                                                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|sprite0                  ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|sprite0                                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|sprite0_curr             ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|sprite0_curr                                                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[2]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[2]                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[4]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[4]                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+-------+---------------------------------+-----------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                       ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 5.967 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.180     ; 5.522      ;
; 5.967 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.180     ; 5.522      ;
; 5.967 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[2] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.180     ; 5.522      ;
; 5.967 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[3] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.180     ; 5.522      ;
; 5.967 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[4] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.180     ; 5.522      ;
; 5.967 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[5] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.180     ; 5.522      ;
; 5.967 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[6] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.180     ; 5.522      ;
; 5.967 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[7] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.180     ; 5.522      ;
; 5.967 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[8] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.180     ; 5.522      ;
; 5.967 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[9] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.180     ; 5.522      ;
; 5.967 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|DACout        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.180     ; 5.522      ;
+-------+---------------------------------+-----------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+-------+---------------------------------+-----------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                       ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 4.613 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.210      ; 5.057      ;
; 4.613 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.210      ; 5.057      ;
; 4.613 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[2] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.210      ; 5.057      ;
; 4.613 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[3] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.210      ; 5.057      ;
; 4.613 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[4] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.210      ; 5.057      ;
; 4.613 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[5] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.210      ; 5.057      ;
; 4.613 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[6] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.210      ; 5.057      ;
; 4.613 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[7] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.210      ; 5.057      ;
; 4.613 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[8] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.210      ; 5.057      ;
; 4.613 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[9] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.210      ; 5.057      ;
; 4.613 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|DACout        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.210      ; 5.057      ;
+-------+---------------------------------+-----------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 11
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 15.952 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                            ;
+-----------+-----------------+---------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                              ; Note ;
+-----------+-----------------+---------------------------------------------------------+------+
; 29.89 MHz ; 29.89 MHz       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 63.96 MHz ; 63.96 MHz       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ;      ;
+-----------+-----------------+---------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                               ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; -3.969 ; -50.188       ;
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 3.013  ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                               ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.308 ; 0.000         ;
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                           ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 6.232 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                            ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 4.134 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 5.488  ; 0.000         ;
; clk1_50                                                 ; 9.866  ; 0.000         ;
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 22.934 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                            ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -3.969 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.427     ; 15.210     ;
; -3.968 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.419     ; 15.217     ;
; -3.948 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.427     ; 15.189     ;
; -3.938 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.417     ; 15.189     ;
; -3.910 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.417     ; 15.161     ;
; -3.895 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.426     ; 15.137     ;
; -3.877 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.425     ; 15.120     ;
; -3.857 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.443     ; 15.082     ;
; -3.856 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.435     ; 15.089     ;
; -3.836 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.443     ; 15.061     ;
; -3.831 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a2~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.398     ; 15.101     ;
; -3.826 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.433     ; 15.061     ;
; -3.798 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.433     ; 15.033     ;
; -3.783 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a26~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.425     ; 15.026     ;
; -3.783 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.442     ; 15.009     ;
; -3.765 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.441     ; 14.992     ;
; -3.748 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.422     ; 14.994     ;
; -3.719 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a2~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.414     ; 14.973     ;
; -3.718 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.391     ; 14.995     ;
; -3.716 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a0~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.423     ; 14.961     ;
; -3.677 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.002     ; 15.343     ;
; -3.676 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.006      ; 15.350     ;
; -3.671 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a26~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.441     ; 14.898     ;
; -3.657 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a0~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.423     ; 14.902     ;
; -3.656 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.002     ; 15.322     ;
; -3.646 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.008      ; 15.322     ;
; -3.636 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.438     ; 14.866     ;
; -3.619 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.419     ; 14.868     ;
; -3.618 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.008      ; 15.294     ;
; -3.606 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.407     ; 14.867     ;
; -3.604 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a0~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.439     ; 14.833     ;
; -3.603 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.001     ; 15.270     ;
; -3.585 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.000      ; 15.253     ;
; -3.575 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a26~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.425     ; 14.818     ;
; -3.557 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.394     ; 14.831     ;
; -3.552 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.426     ; 14.794     ;
; -3.547 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.422     ; 14.793     ;
; -3.545 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a0~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.439     ; 14.774     ;
; -3.539 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a2~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.027      ; 15.234     ;
; -3.529 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a22~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.407     ; 14.790     ;
; -3.520 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a16~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.404     ; 14.784     ;
; -3.507 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.435     ; 14.740     ;
; -3.504 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.406     ; 14.766     ;
; -3.500 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.399     ; 14.769     ;
; -3.492 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a12~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.408     ; 14.752     ;
; -3.491 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a26~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.000      ; 15.159     ;
; -3.463 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a26~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.441     ; 14.690     ;
; -3.456 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.003      ; 15.127     ;
; -3.445 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.410     ; 14.703     ;
; -3.443 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a2~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.398     ; 14.713     ;
; -3.440 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.442     ; 14.666     ;
; -3.435 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.438     ; 14.665     ;
; -3.426 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.034      ; 15.128     ;
; -3.424 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a0~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.002      ; 15.094     ;
; -3.417 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a22~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.423     ; 14.662     ;
; -3.413 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.394     ; 14.687     ;
; -3.408 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a16~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.420     ; 14.656     ;
; -3.392 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.422     ; 14.638     ;
; -3.388 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.415     ; 14.641     ;
; -3.384 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.001      ; 15.053     ;
; -3.383 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.009      ; 15.060     ;
; -3.380 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a12~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.424     ; 14.624     ;
; -3.365 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a0~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.002      ; 15.035     ;
; -3.363 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.001      ; 15.032     ;
; -3.353 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.011      ; 15.032     ;
; -3.349 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.399     ; 14.618     ;
; -3.335 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.391     ; 14.612     ;
; -3.334 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.001      ; 15.003     ;
; -3.333 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.009      ; 15.010     ;
; -3.331 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a2~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.414     ; 14.585     ;
; -3.327 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.006      ; 15.001     ;
; -3.325 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.011      ; 15.004     ;
; -3.313 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.001      ; 14.982     ;
; -3.310 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[21] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.443     ; 14.535     ;
; -3.310 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.002      ; 14.980     ;
; -3.303 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.011      ; 14.982     ;
; -3.301 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.410     ; 14.559     ;
; -3.292 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.003      ; 14.963     ;
; -3.283 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a26~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.000      ; 14.951     ;
; -3.275 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.011      ; 14.954     ;
; -3.272 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[21] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.433     ; 14.507     ;
; -3.265 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.031      ; 14.964     ;
; -3.264 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[22] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.443     ; 14.489     ;
; -3.260 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.002      ; 14.930     ;
; -3.260 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.001     ; 14.927     ;
; -3.257 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[21] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.442     ; 14.483     ;
; -3.255 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.003      ; 14.926     ;
; -3.246 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a2~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.030      ; 14.944     ;
; -3.242 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.003      ; 14.913     ;
; -3.239 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[21] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.441     ; 14.466     ;
; -3.237 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a22~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.018      ; 14.923     ;
; -3.237 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.415     ; 14.490     ;
; -3.228 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a16~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.021      ; 14.917     ;
; -3.226 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[22] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.433     ; 14.461     ;
; -3.223 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.407     ; 14.484     ;
; -3.212 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.019      ; 14.899     ;
; -3.211 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[22] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.442     ; 14.437     ;
; -3.208 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.026      ; 14.902     ;
; -3.207 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.425     ; 14.450     ;
; -3.200 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a12~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; 0.017      ; 14.885     ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                       ;
+-------+---------------------------------+----------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                              ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+----------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 3.013 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|P[7]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.167     ; 8.490      ;
; 3.186 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AL[2]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.174     ; 8.310      ;
; 3.327 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|P[1]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.166     ; 8.177      ;
; 3.444 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_2[1]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.171     ; 8.055      ;
; 3.444 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_2[7]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.171     ; 8.055      ;
; 3.444 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_2[0]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.171     ; 8.055      ;
; 3.547 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq2|SweepShift[2]                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.176     ; 7.947      ;
; 3.547 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq2|SweepEnable                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.176     ; 7.947      ;
; 3.547 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq2|SweepShift[1]                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.176     ; 7.947      ;
; 3.553 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq2|SweepNegate                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.177     ; 7.940      ;
; 3.553 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq2|SweepShift[0]                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.177     ; 7.940      ;
; 3.596 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|T[4]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.175     ; 7.899      ;
; 3.596 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|T[5]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.175     ; 7.899      ;
; 3.596 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|T[7]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.175     ; 7.899      ;
; 3.596 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|T[6]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.175     ; 7.899      ;
; 3.640 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|Y[4]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 7.860      ;
; 3.640 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|Y[2]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 7.860      ;
; 3.664 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Mapper69:map69|prg_bank[0][4]       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.169     ; 7.837      ;
; 3.664 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Mapper69:map69|prg_bank[0][3]       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.169     ; 7.837      ;
; 3.689 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[15]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.165     ; 7.816      ;
; 3.689 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[6]                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.165     ; 7.816      ;
; 3.689 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[9]                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.165     ; 7.816      ;
; 3.707 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|T[0]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.173     ; 7.790      ;
; 3.707 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|T[1]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.173     ; 7.790      ;
; 3.707 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|T[2]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.173     ; 7.790      ;
; 3.724 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[6] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.166     ; 7.780      ;
; 3.724 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[16]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.166     ; 7.780      ;
; 3.724 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[17]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.166     ; 7.780      ;
; 3.724 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[0]                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.166     ; 7.780      ;
; 3.750 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[5] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.165     ; 7.755      ;
; 3.750 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[18]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.165     ; 7.755      ;
; 3.750 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[5]                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.165     ; 7.755      ;
; 3.750 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[3]                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.165     ; 7.755      ;
; 3.760 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_2[4]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.171     ; 7.739      ;
; 3.760 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_2[2]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.171     ; 7.739      ;
; 3.760 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_2[3]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.171     ; 7.739      ;
; 3.760 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_2[5]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.171     ; 7.739      ;
; 3.760 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_2[6]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.171     ; 7.739      ;
; 3.878 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_1[1]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 7.622      ;
; 3.878 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_1[7]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 7.622      ;
; 3.878 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_1[4]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 7.622      ;
; 3.878 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_1[2]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 7.622      ;
; 3.878 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_1[3]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 7.622      ;
; 3.878 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_1[0]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 7.622      ;
; 3.878 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_1[5]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 7.622      ;
; 3.878 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_1[6]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 7.622      ;
; 3.881 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~47                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.158     ; 7.631      ;
; 3.882 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AL[1]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 7.618      ;
; 3.882 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AL[6]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 7.618      ;
; 3.892 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq1|Volume[1]                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.164     ; 7.614      ;
; 3.892 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq1|Volume[0]                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.164     ; 7.614      ;
; 3.892 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq1|Volume[3]                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.164     ; 7.614      ;
; 3.892 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq1|Volume[2]                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.164     ; 7.614      ;
; 3.892 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq1|EnvDisable                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.164     ; 7.614      ;
; 3.898 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|X[6]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 7.602      ;
; 3.898 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|X[2]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 7.602      ;
; 3.898 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|X[4]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 7.602      ;
; 3.898 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|X[0]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 7.602      ;
; 3.898 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|X[5]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.173     ; 7.599      ;
; 3.906 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AH[3]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 7.594      ;
; 3.906 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AH[6]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 7.594      ;
; 3.906 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AH[0]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 7.594      ;
; 3.906 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AH[1]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 7.594      ;
; 3.906 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AH[2]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 7.594      ;
; 3.906 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AH[7]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 7.594      ;
; 3.913 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|Y[6]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.168     ; 7.589      ;
; 3.917 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq1|SweepPeriod[2]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.159     ; 7.594      ;
; 3.917 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq1|SweepPeriod[1]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.159     ; 7.594      ;
; 3.917 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq1|SweepPeriod[0]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.159     ; 7.594      ;
; 3.927 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|Y[0]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.171     ; 7.572      ;
; 3.945 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_bank_8[4]             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.162     ; 7.563      ;
; 3.945 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_bank_8[5]             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.162     ; 7.563      ;
; 3.945 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|chr_bank_8[6]             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.162     ; 7.563      ;
; 3.963 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[7]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 7.537      ;
; 3.963 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[0]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 7.537      ;
; 3.963 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[3]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 7.537      ;
; 3.963 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[5]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 7.537      ;
; 3.963 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[6]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 7.537      ;
; 3.963 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[2]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 7.537      ;
; 3.963 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[1]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 7.537      ;
; 3.963 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[4]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 7.537      ;
; 3.965 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~45                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.163     ; 7.542      ;
; 3.965 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~43                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.163     ; 7.542      ;
; 3.965 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~42                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.163     ; 7.542      ;
; 3.965 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~46                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.163     ; 7.542      ;
; 3.965 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~44                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.163     ; 7.542      ;
; 3.993 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 7.507      ;
; 3.993 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 7.507      ;
; 3.993 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[3] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.170     ; 7.507      ;
; 4.008 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|IsResetInterrupt                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.165     ; 7.497      ;
; 4.010 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[11]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.171     ; 7.489      ;
; 4.010 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[14]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.171     ; 7.489      ;
; 4.010 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[12]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.171     ; 7.489      ;
; 4.010 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[13]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.171     ; 7.489      ;
; 4.013 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~105                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.164     ; 7.493      ;
; 4.013 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~103                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.164     ; 7.493      ;
; 4.013 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~102                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.164     ; 7.493      ;
; 4.013 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~106                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.164     ; 7.493      ;
; 4.013 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~107                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.164     ; 7.493      ;
; 4.013 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~104                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.164     ; 7.493      ;
+-------+---------------------------------+----------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                          ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.308 ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[8]                                                                                             ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~porta_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 0.967      ;
; 0.313 ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[3]                                                                                             ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a2~porta_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.427      ; 0.970      ;
; 0.353 ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[13]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~porta_datain_reg0                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.427      ; 1.010      ;
; 0.379 ; CtrlModule:control|host_bootdata[19]                                                                                                          ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_datain_reg0   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.034      ;
; 0.382 ; CtrlModule:control|host_bootdata[0]                                                                                                           ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_datain_reg0   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.037      ;
; 0.383 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[8]                                                                                             ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.041      ;
; 0.383 ; CtrlModule:control|host_bootdata[3]                                                                                                           ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_datain_reg0   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.038      ;
; 0.387 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[11]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~portb_datain_reg0                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.427      ; 1.044      ;
; 0.388 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[0]                                                                                             ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a0~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.043      ;
; 0.388 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[18]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_datain_reg0                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.043      ;
; 0.388 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[5]                                                                                             ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.046      ;
; 0.389 ; CtrlModule:control|host_bootdata[18]                                                                                                          ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a1~porta_datain_reg0   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.044      ;
; 0.391 ; CtrlModule:control|host_bootdata[2]                                                                                                           ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a1~porta_datain_reg0   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.046      ;
; 0.392 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[23]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_datain_reg0                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.047      ;
; 0.392 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[10]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.047      ;
; 0.392 ; CtrlModule:control|host_bootdata[16]                                                                                                          ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_datain_reg0   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.044      ;
; 0.402 ; CtrlModule:control|host_bootdata[27]                                                                                                          ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_datain_reg0   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.054      ;
; 0.403 ; bootdata_ack                                                                                                                                  ; bootdata_ack                                                                                                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; read_fifo                                                                                                                                     ; read_fifo                                                                                                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; write_fifo                                                                                                                                    ; write_fifo                                                                                                                                                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|OnScreenDisplay:myosd|vwindowactive                                                                                        ; CtrlModule:control|OnScreenDisplay:myosd|vwindowactive                                                                                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|dipswitches[0]                                                                                                             ; CtrlModule:control|dipswitches[0]                                                                                                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; skip_fifo                                                                                                                                     ; skip_fifo                                                                                                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|mem_read[2]                                                                                                                ; CtrlModule:control|mem_read[2]                                                                                                                                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|int_enabled                                                                                                                ; CtrlModule:control|int_enabled                                                                                                                                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|host_bootdata_req                                                                                                          ; CtrlModule:control|host_bootdata_req                                                                                                                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|spi_active                                                                                                                 ; CtrlModule:control|spi_active                                                                                                                                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|mem_read[10]                                                                                                               ; CtrlModule:control|mem_read[10]                                                                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|kbdrecvreg                                                                                                                 ; CtrlModule:control|kbdrecvreg                                                                                                                                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|mem_read[15]                                                                                                               ; CtrlModule:control|mem_read[15]                                                                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|zpu_core_flex:zpu|state.State_Store                                                                                        ; CtrlModule:control|zpu_core_flex:zpu|state.State_Store                                                                                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|zpu_core_flex:zpu|state.State_WriteIO                                                                                      ; CtrlModule:control|zpu_core_flex:zpu|state.State_WriteIO                                                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|zpu_core_flex:zpu|state.State_Shift                                                                                        ; CtrlModule:control|zpu_core_flex:zpu|state.State_Shift                                                                                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|zpu_core_flex:zpu|out_mem_addr[8]                                                                                          ; CtrlModule:control|zpu_core_flex:zpu|out_mem_addr[8]                                                                                                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|zpu_core_flex:zpu|shift_reg[0]                                                                                             ; CtrlModule:control|zpu_core_flex:zpu|shift_reg[0]                                                                                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|zpu_core_flex:zpu|state.State_ReadIO                                                                                       ; CtrlModule:control|zpu_core_flex:zpu|state.State_ReadIO                                                                                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|zpu_core_flex:zpu|inInterrupt                                                                                              ; CtrlModule:control|zpu_core_flex:zpu|inInterrupt                                                                                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|interrupt_controller:intcontroller|pending[0]                                                                              ; CtrlModule:control|interrupt_controller:intcontroller|pending[0]                                                                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|interrupt_controller:intcontroller|pending[1]                                                                              ; CtrlModule:control|interrupt_controller:intcontroller|pending[1]                                                                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|interrupt_controller:intcontroller|int                                                                                     ; CtrlModule:control|interrupt_controller:intcontroller|int                                                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|interrupt_controller:intcontroller|pending[3]                                                                              ; CtrlModule:control|interrupt_controller:intcontroller|pending[3]                                                                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|io_ps2_com:mykeyboard|bitCount[1]                                                                                          ; CtrlModule:control|io_ps2_com:mykeyboard|bitCount[1]                                                                                                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateWaitAck                                                                                ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateWaitAck                                                                                                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateWaitClockHigh                                                                          ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateWaitClockHigh                                                                                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|io_ps2_com:mykeyboard|bitCount[2]                                                                                          ; CtrlModule:control|io_ps2_com:mykeyboard|bitCount[2]                                                                                                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|io_ps2_com:mykeyboard|bitCount[0]                                                                                          ; CtrlModule:control|io_ps2_com:mykeyboard|bitCount[0]                                                                                                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|io_ps2_com:mykeyboard|bitCount[3]                                                                                          ; CtrlModule:control|io_ps2_com:mykeyboard|bitCount[3]                                                                                                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateRecvBit                                                                                ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateRecvBit                                                                                                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateWaitClockLow                                                                           ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateWaitClockLow                                                                                              ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateWaitHighRecv                                                                           ; CtrlModule:control|io_ps2_com:mykeyboard|comState.stateWaitHighRecv                                                                                              ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; CtrlModule:control|OnScreenDisplay:myosd|hwindowactive                                                                                        ; CtrlModule:control|OnScreenDisplay:myosd|hwindowactive                                                                                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; OSD_Overlay:osd|scanline                                                                                                                      ; OSD_Overlay:osd|scanline                                                                                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CtrlModule:control|spi_interface:spi|mosi                                                                                                     ; CtrlModule:control|spi_interface:spi|mosi                                                                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CtrlModule:control|OnScreenDisplay:myosd|pixelcounter[3]                                                                                      ; CtrlModule:control|OnScreenDisplay:myosd|pixelcounter[3]                                                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CtrlModule:control|OnScreenDisplay:myosd|pixelcounter[2]                                                                                      ; CtrlModule:control|OnScreenDisplay:myosd|pixelcounter[2]                                                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CtrlModule:control|OnScreenDisplay:myosd|pixelcounter[1]                                                                                      ; CtrlModule:control|OnScreenDisplay:myosd|pixelcounter[1]                                                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CtrlModule:control|mem_read[7]                                                                                                                ; CtrlModule:control|mem_read[7]                                                                                                                                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CtrlModule:control|io_ps2_com:mykeyboard|clkFilterCnt[3]                                                                                      ; CtrlModule:control|io_ps2_com:mykeyboard|clkFilterCnt[3]                                                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CtrlModule:control|io_ps2_com:mykeyboard|clkFilterCnt[1]                                                                                      ; CtrlModule:control|io_ps2_com:mykeyboard|clkFilterCnt[1]                                                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CtrlModule:control|io_ps2_com:mykeyboard|clkFilterCnt[2]                                                                                      ; CtrlModule:control|io_ps2_com:mykeyboard|clkFilterCnt[2]                                                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CtrlModule:control|zpu_core_flex:zpu|state.State_WriteIODone                                                                                  ; CtrlModule:control|zpu_core_flex:zpu|state.State_WriteIODone                                                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0  ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4  ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7  ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6  ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9  ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8  ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5  ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1  ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2  ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3  ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CtrlModule:control|spi_interface:spi|shiftcnt[3]                                                                                              ; CtrlModule:control|spi_interface:spi|shiftcnt[3]                                                                                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CtrlModule:control|spi_interface:spi|sck                                                                                                      ; CtrlModule:control|spi_interface:spi|sck                                                                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CtrlModule:control|spi_interface:spi|shiftcnt[1]                                                                                              ; CtrlModule:control|spi_interface:spi|shiftcnt[1]                                                                                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CtrlModule:control|spi_interface:spi|shiftcnt[2]                                                                                              ; CtrlModule:control|spi_interface:spi|shiftcnt[2]                                                                                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.405 ; CtrlModule:control|host_bootdata[9]                                                                                                           ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a1~porta_datain_reg0   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.060      ;
; 0.406 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[31]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_datain_reg0                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.061      ;
; 0.409 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[7]                                                                                             ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.064      ;
; 0.409 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[6]                                                                                             ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.064      ;
; 0.409 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[9]                                                                                             ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.064      ;
; 0.411 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[1]                                                                                             ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.066      ;
; 0.411 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[2]                                                                                             ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a2~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.066      ;
; 0.412 ; CtrlModule:control|host_bootdata[8]                                                                                                           ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_datain_reg0   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.067      ;
; 0.413 ; CtrlModule:control|host_bootdata[11]                                                                                                          ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_datain_reg0   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.068      ;
; 0.414 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[22]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a22~portb_datain_reg0                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.072      ;
; 0.415 ; CtrlModule:control|host_bootdata[1]                                                                                                           ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a1~porta_datain_reg0   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.070      ;
; 0.416 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[20]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.071      ;
; 0.416 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[24]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_datain_reg0                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.071      ;
; 0.416 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[30]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a22~portb_datain_reg0                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.430      ; 1.076      ;
; 0.417 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[4]                                                                                             ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a0~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.072      ;
; 0.418 ; boot_state                                                                                                                                    ; boot_state                                                                                                                                                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.684      ;
; 0.419 ; CtrlModule:control|OnScreenDisplay:myosd|pixelcounter[0]                                                                                      ; CtrlModule:control|OnScreenDisplay:myosd|pixelcounter[0]                                                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.684      ;
; 0.419 ; CtrlModule:control|io_ps2_com:mykeyboard|ena                                                                                                  ; CtrlModule:control|io_ps2_com:mykeyboard|ena                                                                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.684      ;
; 0.419 ; CtrlModule:control|io_ps2_com:mykeyboard|clkFilterCnt[0]                                                                                      ; CtrlModule:control|io_ps2_com:mykeyboard|clkFilterCnt[0]                                                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.684      ;
; 0.419 ; CtrlModule:control|spi_interface:spi|shiftcnt[0]                                                                                              ; CtrlModule:control|spi_interface:spi|shiftcnt[0]                                                                                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.684      ;
; 0.420 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[19]                                                                                            ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_datain_reg0                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.075      ;
; 0.421 ; CtrlModule:control|zpu_core_flex:zpu|mem_write[1]                                                                                             ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|altsyncram:ram_rtl_1|altsyncram_kek1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.076      ;
; 0.422 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|wrptr_g[1]                              ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_address_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.416      ; 1.068      ;
; 0.423 ; CtrlModule:control|zpu_core_flex:zpu|memAAddr[7]                                                                                              ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~porta_address_reg0                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 1.070      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.402 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite4|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite4|pix2[7]   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite4|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite4|pix1[7]   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite5|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite5|pix2[7]   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite5|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite5|pix1[7]   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite6|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite6|pix1[7]   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite7|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite7|pix1[7]   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite0|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite0|pix1[7]   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite1|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite1|pix1[7]   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite2|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite2|pix1[7]   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite3|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite3|pix1[7]   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite0|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite0|pix2[7]   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite1|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite1|pix2[7]   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite2|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite2|pix2[7]   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite3|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite3|pix2[7]   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MemoryController:memory|MemAdrReg[18]                         ; MemoryController:memory|MemAdrReg[18]                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|irq_enable         ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|irq_enable         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|irq            ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|irq            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|want_irq       ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|want_irq       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|irq_enable     ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|irq_enable     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|irq_reload     ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|irq_reload     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|a12_ctr[1]     ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|a12_ctr[1]     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|a12_ctr[0]     ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|a12_ctr[0]     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|irq_cycle_mode ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|irq_cycle_mode ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|MultiMapper:multi_mapper|Mapper28:map28|mode[1]       ; NES:nes|MultiMapper:multi_mapper|Mapper28:map28|mode[1]       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|prg_protect_2      ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|prg_protect_2      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|prg_protect_1      ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|prg_protect_1      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|mirroring      ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|mirroring      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|mirroring          ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|mirroring          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|MultiMapper:multi_mapper|MMC2:mmc2|mirroring          ; NES:nes|MultiMapper:multi_mapper|MMC2:mmc2|mirroring          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|MultiMapper:multi_mapper|MMC2:mmc2|latch_0            ; NES:nes|MultiMapper:multi_mapper|MMC2:mmc2|latch_0            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|MultiMapper:multi_mapper|MMC2:mmc2|latch_1            ; NES:nes|MultiMapper:multi_mapper|MMC2:mmc2|latch_1            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|APU:apu|SquareChan:Sq2|SweepDivider[2]                ; NES:nes|APU:apu|SquareChan:Sq2|SweepDivider[2]                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|APU:apu|SquareChan:Sq2|SweepDivider[1]                ; NES:nes|APU:apu|SquareChan:Sq2|SweepDivider[1]                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|APU:apu|SquareChan:Sq2|SweepReset                     ; NES:nes|APU:apu|SquareChan:Sq2|SweepReset                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|APU:apu|SquareChan:Sq2|EnvDoReset                     ; NES:nes|APU:apu|SquareChan:Sq2|EnvDoReset                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|APU:apu|SquareChan:Sq1|SeqPos[1]                      ; NES:nes|APU:apu|SquareChan:Sq1|SeqPos[1]                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|APU:apu|SquareChan:Sq1|SweepDivider[1]                ; NES:nes|APU:apu|SquareChan:Sq1|SweepDivider[1]                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|APU:apu|SquareChan:Sq1|SweepReset                     ; NES:nes|APU:apu|SquareChan:Sq1|SweepReset                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|APU:apu|SquareChan:Sq1|EnvDoReset                     ; NES:nes|APU:apu|SquareChan:Sq1|EnvDoReset                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|APU:apu|NoiseChan:Noi|Shift[0]                        ; NES:nes|APU:apu|NoiseChan:Noi|Shift[0]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|APU:apu|NoiseChan:Noi|EnvDoReset                      ; NES:nes|APU:apu|NoiseChan:Noi|EnvDoReset                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|APU:apu|DmcChan:Dmc|ShiftReg[7]                       ; NES:nes|APU:apu|DmcChan:Dmc|ShiftReg[7]                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|APU:apu|DmcChan:Dmc|HasShiftReg                       ; NES:nes|APU:apu|DmcChan:Dmc|HasShiftReg                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|PPU:ppu|LoopyGen:loopy0|ppu_incr                      ; NES:nes|PPU:ppu|LoopyGen:loopy0|ppu_incr                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|PPU:ppu|sprite0_hit_bg                                ; NES:nes|PPU:ppu|sprite0_hit_bg                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|last_in_split_area ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|last_in_split_area ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|PPU:ppu|ClockGen:clock|is_pre_render                  ; NES:nes|PPU:ppu|ClockGen:clock|is_pre_render                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|PPU:ppu|ClockGen:clock|is_in_vblank                   ; NES:nes|PPU:ppu|ClockGen:clock|is_in_vblank                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|PPU:ppu|nmi_occured                                   ; NES:nes|PPU:ppu|nmi_occured                                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|spr_overflow             ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|spr_overflow             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|PPU:ppu|ClockGen:clock|second_frame                   ; NES:nes|PPU:ppu|ClockGen:clock|second_frame                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|irq_reload         ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|irq_reload         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|PPU:ppu|LoopyGen:loopy0|ppu_address_latch             ; NES:nes|PPU:ppu|LoopyGen:loopy0|ppu_address_latch             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|APU:apu|SquareChan:Sq2|LenCtr[0]                      ; NES:nes|APU:apu|SquareChan:Sq2|LenCtr[0]                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|APU:apu|SquareChan:Sq1|LenCtr[0]                      ; NES:nes|APU:apu|SquareChan:Sq1|LenCtr[0]                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|APU:apu|NoiseChan:Noi|LenCtr[0]                       ; NES:nes|APU:apu|NoiseChan:Noi|LenCtr[0]                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|DmaController:dma|dmc_state                           ; NES:nes|DmaController:dma|dmc_state                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|APU:apu|DmcChan:Dmc|HasSampleBuffer                   ; NES:nes|APU:apu|DmcChan:Dmc|HasSampleBuffer                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|APU:apu|DmcChan:Dmc|Cycles[0]                         ; NES:nes|APU:apu|DmcChan:Dmc|Cycles[0]                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; NES:nes|mapper_irq_delayed                                    ; NES:nes|mapper_irq_delayed                                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; Hq2x:hq2x|y[0]                                                ; Hq2x:hq2x|y[0]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Hq2x:hq2x|yshort[1]                                           ; Hq2x:hq2x|yshort[1]                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Hq2x:hq2x|yshort[0]                                           ; Hq2x:hq2x|yshort[0]                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Hq2x:hq2x|first_pixel                                         ; Hq2x:hq2x|first_pixel                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|sprite0                  ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|sprite0                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|sprite0_curr             ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|sprite0_curr             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[2]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[2]               ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[4]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[4]               ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[5]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[5]               ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[6]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[6]               ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[3]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[3]               ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[1]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[1]               ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[0]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[0]               ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite7|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite7|pix2[7]   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|p[2]                     ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|p[2]                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|p[1]                     ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|p[1]                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|MultiMapper:multi_mapper|NesEvent:nesev|unlocked      ; NES:nes|MultiMapper:multi_mapper|NesEvent:nesev|unlocked      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; MemoryController:memory|busy                                  ; MemoryController:memory|busy                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|MemoryMultiplex:mem|saved_prg_write                   ; NES:nes|MemoryMultiplex:mem|saved_prg_write                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|MemoryMultiplex:mem|saved_prg_read                    ; NES:nes|MemoryMultiplex:mem|saved_prg_read                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|mapper47_multicart ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|mapper47_multicart ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; nes_ce[1]                                                     ; nes_ce[1]                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|MultiMapper:multi_mapper|Mapper234:map234|inner_prg   ; NES:nes|MultiMapper:multi_mapper|Mapper234:map234|inner_prg   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|APU:apu|SquareChan:Sq2|SeqPos[1]                      ; NES:nes|APU:apu|SquareChan:Sq2|SeqPos[1]                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|APU:apu|SquareChan:Sq2|Envelope[1]                    ; NES:nes|APU:apu|SquareChan:Sq2|Envelope[1]                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|APU:apu|SquareChan:Sq2|Envelope[3]                    ; NES:nes|APU:apu|SquareChan:Sq2|Envelope[3]                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|APU:apu|SquareChan:Sq1|Envelope[1]                    ; NES:nes|APU:apu|SquareChan:Sq1|Envelope[1]                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|APU:apu|SquareChan:Sq1|Envelope[3]                    ; NES:nes|APU:apu|SquareChan:Sq1|Envelope[3]                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|APU:apu|NoiseChan:Noi|Envelope[1]                     ; NES:nes|APU:apu|NoiseChan:Noi|Envelope[1]                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|APU:apu|NoiseChan:Noi|Envelope[3]                     ; NES:nes|APU:apu|NoiseChan:Noi|Envelope[3]                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|APU:apu|TriangleChan:Tri|LinHalt                      ; NES:nes|APU:apu|TriangleChan:Tri|LinHalt                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|APU:apu|DmcChan:Dmc|Dac[0]                            ; NES:nes|APU:apu|DmcChan:Dmc|Dac[0]                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|APU:apu|DmcChan:Dmc|IrqActive                         ; NES:nes|APU:apu|DmcChan:Dmc|IrqActive                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|irq_enable         ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|irq_enable         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|CPU:cpu|P[0]                                          ; NES:nes|CPU:cpu|P[0]                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|APU:apu|FrameInterrupt                                ; NES:nes|APU:apu|FrameInterrupt                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|APU:apu|DmcChan:Dmc|ActivationDelay[1]                ; NES:nes|APU:apu|DmcChan:Dmc|ActivationDelay[1]                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; joypad_bits2[0]                                               ; joypad_bits2[0]                                               ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; joypad_bits[0]                                                ; joypad_bits[0]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NES:nes|CPU:cpu|P[3]                                          ; NES:nes|CPU:cpu|P[3]                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+-------+---------------------------------+-----------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                       ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 6.232 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.163     ; 5.275      ;
; 6.232 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.163     ; 5.275      ;
; 6.232 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[2] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.163     ; 5.275      ;
; 6.232 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[3] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.163     ; 5.275      ;
; 6.232 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[4] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.163     ; 5.275      ;
; 6.232 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[5] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.163     ; 5.275      ;
; 6.232 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[6] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.163     ; 5.275      ;
; 6.232 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[7] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.163     ; 5.275      ;
; 6.232 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[8] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.163     ; 5.275      ;
; 6.232 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[9] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.163     ; 5.275      ;
; 6.232 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|DACout        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.163     ; 5.275      ;
+-------+---------------------------------+-----------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+-------+---------------------------------+-----------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                       ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 4.134 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.180      ; 4.531      ;
; 4.134 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.180      ; 4.531      ;
; 4.134 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[2] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.180      ; 4.531      ;
; 4.134 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[3] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.180      ; 4.531      ;
; 4.134 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[4] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.180      ; 4.531      ;
; 4.134 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[5] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.180      ; 4.531      ;
; 4.134 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[6] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.180      ; 4.531      ;
; 4.134 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[7] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.180      ; 4.531      ;
; 4.134 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[8] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.180      ; 4.531      ;
; 4.134 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[9] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.180      ; 4.531      ;
; 4.134 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|DACout        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.180      ; 4.531      ;
+-------+---------------------------------+-----------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 11
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 16.352 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                              ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 4.493 ; 0.000         ;
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 7.551 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                               ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.093 ; 0.000         ;
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.143 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                           ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 8.964 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                            ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 1.978 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 5.580  ; 0.000         ;
; clk1_50                                                 ; 9.413  ; 0.000         ;
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 23.080 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                            ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 4.493 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.230     ; 6.930      ;
; 4.504 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.230     ; 6.919      ;
; 4.533 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.218     ; 6.902      ;
; 4.538 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.229     ; 6.886      ;
; 4.548 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.222     ; 6.883      ;
; 4.550 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.224     ; 6.879      ;
; 4.551 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.238     ; 6.864      ;
; 4.561 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.220     ; 6.872      ;
; 4.562 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.238     ; 6.853      ;
; 4.574 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.050     ; 7.029      ;
; 4.585 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.050     ; 7.018      ;
; 4.586 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a0~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.224     ; 6.843      ;
; 4.591 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.226     ; 6.836      ;
; 4.596 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.237     ; 6.820      ;
; 4.607 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.230     ; 6.816      ;
; 4.608 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.232     ; 6.813      ;
; 4.613 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a26~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.228     ; 6.812      ;
; 4.614 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.038     ; 7.001      ;
; 4.619 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.049     ; 6.985      ;
; 4.620 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.228     ; 6.805      ;
; 4.620 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.228     ; 6.805      ;
; 4.630 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.042     ; 6.981      ;
; 4.631 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.044     ; 6.978      ;
; 4.639 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a2~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.210     ; 6.804      ;
; 4.640 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.220     ; 6.793      ;
; 4.643 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.040     ; 6.970      ;
; 4.644 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a0~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.232     ; 6.777      ;
; 4.667 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a0~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.044     ; 6.942      ;
; 4.671 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a26~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.236     ; 6.746      ;
; 4.679 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.236     ; 6.738      ;
; 4.680 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a0~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.226     ; 6.747      ;
; 4.694 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a26~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.048     ; 6.911      ;
; 4.698 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.228     ; 6.727      ;
; 4.698 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a2~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.218     ; 6.737      ;
; 4.701 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a26~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.226     ; 6.726      ;
; 4.702 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.048     ; 6.903      ;
; 4.710 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.222     ; 6.721      ;
; 4.721 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.040     ; 6.892      ;
; 4.721 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a2~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.030     ; 6.902      ;
; 4.722 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.207     ; 6.724      ;
; 4.735 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.227     ; 6.691      ;
; 4.739 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a0~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.234     ; 6.680      ;
; 4.755 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a12~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.221     ; 6.677      ;
; 4.756 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.047     ; 6.850      ;
; 4.757 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a22~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.220     ; 6.676      ;
; 4.760 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a26~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.234     ; 6.659      ;
; 4.762 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a0~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.046     ; 6.845      ;
; 4.766 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.214     ; 6.673      ;
; 4.767 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.047     ; 6.839      ;
; 4.768 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.230     ; 6.655      ;
; 4.769 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.209     ; 6.675      ;
; 4.781 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[22] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.238     ; 6.634      ;
; 4.781 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.215     ; 6.657      ;
; 4.783 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a26~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.046     ; 6.824      ;
; 4.791 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.042     ; 6.820      ;
; 4.792 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[22] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.238     ; 6.623      ;
; 4.793 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a16~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.217     ; 6.643      ;
; 4.794 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.235     ; 6.624      ;
; 4.796 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.035     ; 6.822      ;
; 4.798 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a2~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.208     ; 6.647      ;
; 4.801 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.046     ; 6.806      ;
; 4.804 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.027     ; 6.822      ;
; 4.807 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.207     ; 6.639      ;
; 4.811 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.039     ; 6.803      ;
; 4.813 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a12~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.229     ; 6.611      ;
; 4.813 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.041     ; 6.799      ;
; 4.814 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.219     ; 6.620      ;
; 4.815 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a22~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.228     ; 6.610      ;
; 4.816 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.047     ; 6.790      ;
; 4.817 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.047     ; 6.789      ;
; 4.821 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[22] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.226     ; 6.606      ;
; 4.824 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.222     ; 6.607      ;
; 4.824 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.037     ; 6.792      ;
; 4.826 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[22] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.237     ; 6.590      ;
; 4.827 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.217     ; 6.609      ;
; 4.827 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.047     ; 6.779      ;
; 4.836 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a12~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.041     ; 6.776      ;
; 4.838 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a22~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.040     ; 6.775      ;
; 4.838 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[22] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.232     ; 6.583      ;
; 4.840 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.212     ; 6.601      ;
; 4.847 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.034     ; 6.772      ;
; 4.849 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a0~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.041     ; 6.763      ;
; 4.850 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[26] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.238     ; 6.565      ;
; 4.850 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.029     ; 6.774      ;
; 4.852 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a16~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.225     ; 6.576      ;
; 4.856 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a2~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.216     ; 6.581      ;
; 4.856 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.035     ; 6.762      ;
; 4.858 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[21] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.238     ; 6.557      ;
; 4.860 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[30] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.205     ; 6.588      ;
; 4.861 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[26] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.238     ; 6.554      ;
; 4.861 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.046     ; 6.746      ;
; 4.865 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~porta_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.215     ; 6.573      ;
; 4.869 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[21] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.238     ; 6.546      ;
; 4.872 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.039     ; 6.742      ;
; 4.873 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[27] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.041     ; 6.739      ;
; 4.873 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~portb_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[31] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.227     ; 6.553      ;
; 4.874 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a0~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[22] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.232     ; 6.547      ;
; 4.875 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a16~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.037     ; 6.741      ;
; 4.876 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a26~portb_we_reg ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[28] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.045     ; 6.732      ;
; 4.879 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a2~porta_we_reg  ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[29] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 11.666       ; -0.028     ; 6.746      ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                       ;
+-------+---------------------------------+----------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                              ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+----------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 7.551 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|P[7]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.090     ; 4.014      ;
; 7.615 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AL[2]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.096     ; 3.944      ;
; 7.699 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|P[1]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.089     ; 3.867      ;
; 7.750 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq2|SweepNegate                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.100     ; 3.805      ;
; 7.750 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq2|SweepShift[0]                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.100     ; 3.805      ;
; 7.756 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq2|SweepShift[2]                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.099     ; 3.800      ;
; 7.756 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq2|SweepEnable                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.099     ; 3.800      ;
; 7.756 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq2|SweepShift[1]                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.099     ; 3.800      ;
; 7.774 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_2[1]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.091     ; 3.790      ;
; 7.774 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_2[7]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.091     ; 3.790      ;
; 7.774 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_2[0]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.091     ; 3.790      ;
; 7.830 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|T[4]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.096     ; 3.729      ;
; 7.830 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|T[5]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.096     ; 3.729      ;
; 7.830 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|T[7]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.096     ; 3.729      ;
; 7.830 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|T[6]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.096     ; 3.729      ;
; 7.831 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|Y[4]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.092     ; 3.732      ;
; 7.831 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|Y[2]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.092     ; 3.732      ;
; 7.864 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[15]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.088     ; 3.703      ;
; 7.864 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[6]                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.088     ; 3.703      ;
; 7.864 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[9]                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.088     ; 3.703      ;
; 7.870 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Mapper69:map69|prg_bank[0][4]       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.091     ; 3.694      ;
; 7.870 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Mapper69:map69|prg_bank[0][3]       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.091     ; 3.694      ;
; 7.875 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[6] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.089     ; 3.691      ;
; 7.875 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[16]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.089     ; 3.691      ;
; 7.875 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[17]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.089     ; 3.691      ;
; 7.875 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[0]                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.089     ; 3.691      ;
; 7.883 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|T[0]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.094     ; 3.678      ;
; 7.883 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|T[1]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.094     ; 3.678      ;
; 7.883 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|T[2]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.094     ; 3.678      ;
; 7.890 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[5] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.088     ; 3.677      ;
; 7.890 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[18]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.088     ; 3.677      ;
; 7.890 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[5]                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.088     ; 3.677      ;
; 7.890 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[3]                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.088     ; 3.677      ;
; 7.903 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_2[4]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.091     ; 3.661      ;
; 7.903 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_2[2]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.091     ; 3.661      ;
; 7.903 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_2[3]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.091     ; 3.661      ;
; 7.903 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_2[5]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.091     ; 3.661      ;
; 7.903 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_2[6]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.091     ; 3.661      ;
; 7.930 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AL[1]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.094     ; 3.631      ;
; 7.930 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AL[6]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.094     ; 3.631      ;
; 7.936 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~47                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.083     ; 3.636      ;
; 7.937 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_1[1]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.090     ; 3.628      ;
; 7.937 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_1[7]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.090     ; 3.628      ;
; 7.937 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_1[4]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.090     ; 3.628      ;
; 7.937 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_1[2]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.090     ; 3.628      ;
; 7.937 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_1[3]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.090     ; 3.628      ;
; 7.937 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_1[0]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.090     ; 3.628      ;
; 7.937 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_1[5]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.090     ; 3.628      ;
; 7.937 ; CtrlModule:control|host_reset_n ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|chr_bank_1[6]         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.090     ; 3.628      ;
; 7.940 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|Y[6]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.091     ; 3.624      ;
; 7.940 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AH[3]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.094     ; 3.621      ;
; 7.940 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AH[6]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.094     ; 3.621      ;
; 7.940 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AH[0]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.094     ; 3.621      ;
; 7.940 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AH[1]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.094     ; 3.621      ;
; 7.940 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AH[2]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.094     ; 3.621      ;
; 7.940 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|AddressGenerator:addgen|AH[7]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.094     ; 3.621      ;
; 7.941 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|X[6]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.092     ; 3.622      ;
; 7.941 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|X[2]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.092     ; 3.622      ;
; 7.941 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|X[4]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.092     ; 3.622      ;
; 7.941 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|X[0]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.092     ; 3.622      ;
; 7.945 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|X[5]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.094     ; 3.616      ;
; 7.946 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|IsResetInterrupt                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.089     ; 3.620      ;
; 7.955 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|Y[0]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.093     ; 3.607      ;
; 7.965 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[7]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.091     ; 3.599      ;
; 7.965 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[0]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.091     ; 3.599      ;
; 7.965 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[3]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.091     ; 3.599      ;
; 7.965 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[5]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.091     ; 3.599      ;
; 7.965 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[6]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.091     ; 3.599      ;
; 7.965 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[2]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.091     ; 3.599      ;
; 7.965 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[1]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.091     ; 3.599      ;
; 7.965 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|SP[4]                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.091     ; 3.599      ;
; 7.984 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.091     ; 3.580      ;
; 7.984 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.091     ; 3.580      ;
; 7.984 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[3] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.091     ; 3.580      ;
; 7.996 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[11]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.092     ; 3.567      ;
; 7.996 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[14]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.092     ; 3.567      ;
; 7.996 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[12]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.092     ; 3.567      ;
; 7.996 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[13]                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.092     ; 3.567      ;
; 7.997 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[4] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.089     ; 3.569      ;
; 8.000 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq1|Volume[1]                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.087     ; 3.568      ;
; 8.000 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq1|Volume[0]                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.087     ; 3.568      ;
; 8.000 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq1|Volume[3]                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.087     ; 3.568      ;
; 8.000 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq1|Volume[2]                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.087     ; 3.568      ;
; 8.000 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq1|EnvDisable                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.087     ; 3.568      ;
; 8.001 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~45                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.089     ; 3.565      ;
; 8.001 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~43                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.089     ; 3.565      ;
; 8.001 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~42                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.089     ; 3.565      ;
; 8.001 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~46                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.089     ; 3.565      ;
; 8.001 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~44                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.089     ; 3.565      ;
; 8.011 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq1|SweepPeriod[2]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.081     ; 3.563      ;
; 8.011 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq1|SweepPeriod[1]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.081     ; 3.563      ;
; 8.011 ; CtrlModule:control|host_reset_n ; NES:nes|APU:apu|SquareChan:Sq1|SweepPeriod[0]                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.081     ; 3.563      ;
; 8.016 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner|M[2] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.093     ; 3.546      ;
; 8.016 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[4]                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.093     ; 3.546      ;
; 8.016 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|MicroCodeTable:micro2|AluFlags[7]                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.093     ; 3.546      ;
; 8.022 ; CtrlModule:control|host_reset_n ; NES:nes|CPU:cpu|P[6]                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.090     ; 3.543      ;
; 8.022 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~105                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.088     ; 3.545      ;
; 8.022 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~103                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.088     ; 3.545      ;
; 8.022 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~102                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.088     ; 3.545      ;
; 8.022 ; CtrlModule:control|host_reset_n ; NES:nes|PPU:ppu|PaletteRam:palette_ram|palette~106                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.088     ; 3.545      ;
+-------+---------------------------------+----------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                                                                           ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.093 ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[8]                                                                ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~porta_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.425      ;
; 0.096 ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[3]                                                                ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a2~porta_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.426      ;
; 0.115 ; CtrlModule:control|zpu_core_flex:zpu|memAWrite[13]                                                               ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~porta_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.445      ;
; 0.132 ; CtrlModule:control|host_bootdata[19]                                                                             ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.461      ;
; 0.135 ; CtrlModule:control|host_bootdata[3]                                                                              ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.464      ;
; 0.136 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[8]                                                                ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~portb_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.466      ;
; 0.138 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[11]                                                               ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.467      ;
; 0.138 ; CtrlModule:control|host_bootdata[16]                                                                             ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.464      ;
; 0.138 ; CtrlModule:control|host_bootdata[18]                                                                             ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a1~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.466      ;
; 0.139 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[5]                                                                ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~portb_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.469      ;
; 0.139 ; CtrlModule:control|host_bootdata[0]                                                                              ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.468      ;
; 0.139 ; CtrlModule:control|host_bootdata[2]                                                                              ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a1~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.467      ;
; 0.140 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[0]                                                                ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a0~portb_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.467      ;
; 0.140 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[18]                                                               ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.467      ;
; 0.142 ; CtrlModule:control|host_bootdata[27]                                                                             ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.468      ;
; 0.143 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[23]                                                               ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.470      ;
; 0.143 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[10]                                                               ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~portb_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.470      ;
; 0.143 ; CtrlModule:control|host_bootdata[9]                                                                              ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a1~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.471      ;
; 0.145 ; CtrlModule:control|host_bootdata[11]                                                                             ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.474      ;
; 0.146 ; CtrlModule:control|host_bootdata[8]                                                                              ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.475      ;
; 0.147 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[2]                                                                ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a2~portb_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.474      ;
; 0.149 ; CtrlModule:control|host_bootdata[1]                                                                              ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a1~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.477      ;
; 0.151 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[22]                                                               ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a22~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.481      ;
; 0.151 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|wrptr_g[1] ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.475      ;
; 0.152 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[4]                                                                ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a0~portb_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.479      ;
; 0.153 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[31]                                                               ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a23~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.480      ;
; 0.154 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[19]                                                               ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a18~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.481      ;
; 0.154 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[14]                                                               ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.484      ;
; 0.154 ; CtrlModule:control|zpu_core_flex:zpu|memAAddr[7]                                                                 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~porta_address_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.478      ;
; 0.154 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|wrptr_g[7] ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.478      ;
; 0.155 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[7]                                                                ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~portb_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.482      ;
; 0.155 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[6]                                                                ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~portb_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.482      ;
; 0.155 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[9]                                                                ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a9~portb_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.482      ;
; 0.156 ; CtrlModule:control|zpu_core_flex:zpu|out_mem_addr[5]                                                             ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|altsyncram:ram_rtl_1|altsyncram_kek1:auto_generated|ram_block1a0~porta_address_reg0 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.483      ;
; 0.156 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[21]                                                               ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a13~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.486      ;
; 0.156 ; CtrlModule:control|host_bootdata[10]                                                                             ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a1~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.484      ;
; 0.157 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[1]                                                                ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a1~portb_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.484      ;
; 0.157 ; CtrlModule:control|zpu_core_flex:zpu|out_mem_addr[2]                                                             ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|altsyncram:ram_rtl_1|altsyncram_kek1:auto_generated|ram_block1a0~porta_address_reg0 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.484      ;
; 0.157 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[17]                                                               ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a16~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.487      ;
; 0.158 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[25]                                                               ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.485      ;
; 0.158 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[30]                                                               ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a22~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.490      ;
; 0.158 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|wrptr_g[7] ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a1~porta_address_reg0   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.482      ;
; 0.159 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[20]                                                               ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a6~portb_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.486      ;
; 0.159 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[24]                                                               ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a24~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.486      ;
; 0.159 ; CtrlModule:control|host_bootdata[5]                                                                              ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a5~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.490      ;
; 0.160 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[29]                                                               ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a26~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.487      ;
; 0.160 ; CtrlModule:control|zpu_core_flex:zpu|mem_write[4]                                                                ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|altsyncram:ram_rtl_1|altsyncram_kek1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.486      ;
; 0.161 ; CtrlModule:control|zpu_core_flex:zpu|out_mem_addr[0]                                                             ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|altsyncram:ram_rtl_1|altsyncram_kek1:auto_generated|ram_block1a0~porta_address_reg0 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.485      ;
; 0.161 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[27]                                                               ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.490      ;
; 0.161 ; CtrlModule:control|zpu_core_flex:zpu|memAAddr[10]                                                                ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a16~porta_address_reg0                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.485      ;
; 0.161 ; CtrlModule:control|zpu_core_flex:zpu|memBAddr[6]                                                                 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~portb_address_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.487      ;
; 0.161 ; CtrlModule:control|zpu_core_flex:zpu|mem_write[1]                                                                ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|altsyncram:ram_rtl_1|altsyncram_kek1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.487      ;
; 0.163 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[26]                                                               ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a26~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.490      ;
; 0.163 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[3]                                                                ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a2~portb_datain_reg0                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.490      ;
; 0.163 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[28]                                                               ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a12~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.491      ;
; 0.163 ; CtrlModule:control|zpu_core_flex:zpu|memBAddr[3]                                                                 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~portb_address_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.489      ;
; 0.163 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|wrptr_g[0] ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.487      ;
; 0.164 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[15]                                                               ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a14~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.491      ;
; 0.164 ; CtrlModule:control|zpu_core_flex:zpu|memBWrite[16]                                                               ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a16~portb_datain_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.494      ;
; 0.164 ; CtrlModule:control|host_bootdata[7]                                                                              ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a5~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.495      ;
; 0.164 ; CtrlModule:control|host_bootdata[4]                                                                              ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a4~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.494      ;
; 0.164 ; CtrlModule:control|zpu_core_flex:zpu|memAAddr[8]                                                                 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~porta_address_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.490      ;
; 0.165 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|wrptr_g[8] ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a1~porta_address_reg0   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.488      ;
; 0.167 ; CtrlModule:control|host_bootdata[24]                                                                             ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.493      ;
; 0.167 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|wrptr_g[5] ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.491      ;
; 0.169 ; CtrlModule:control|zpu_core_flex:zpu|memAAddr[2]                                                                 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a16~porta_address_reg0                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.492      ;
; 0.169 ; CtrlModule:control|zpu_core_flex:zpu|memAAddr[3]                                                                 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a16~porta_address_reg0                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.493      ;
; 0.169 ; CtrlModule:control|zpu_core_flex:zpu|memBAddr[12]                                                                ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~portb_address_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.495      ;
; 0.171 ; CtrlModule:control|zpu_core_flex:zpu|memBAddr[4]                                                                 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~portb_address_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.497      ;
; 0.172 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|wrptr_g[4] ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.497      ;
; 0.173 ; CtrlModule:control|zpu_core_flex:zpu|memAAddr[12]                                                                ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~porta_address_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.499      ;
; 0.173 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|wrptr_g[7] ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.498      ;
; 0.174 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|wrptr_g[4] ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a1~porta_address_reg0   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.498      ;
; 0.174 ; CtrlModule:control|zpu_core_flex:zpu|mem_write[3]                                                                ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|altsyncram:ram_rtl_1|altsyncram_kek1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.500      ;
; 0.175 ; CtrlModule:control|zpu_core_flex:zpu|memAAddr[5]                                                                 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a5~porta_address_reg0                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.499      ;
; 0.177 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|wrptr_g[8] ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.500      ;
; 0.177 ; CtrlModule:control|zpu_core_flex:zpu|mem_write[2]                                                                ; CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram|altsyncram:ram_rtl_1|altsyncram_kek1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.503      ;
; 0.178 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|wrptr_g[4] ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a5~porta_address_reg0   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.504      ;
; 0.181 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|wrptr_g[9] ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a1~porta_address_reg0   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.504      ;
; 0.183 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|wrptr_g[8] ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a4~porta_address_reg0   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.507      ;
; 0.183 ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|wrptr_g[8] ; fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram|ram_block11a5~porta_address_reg0   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.508      ;
; 0.185 ; CtrlModule:control|zpu_core_flex:zpu|memAAddr[8]                                                                 ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a16~porta_address_reg0                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.509      ;
; 0.185 ; CtrlModule:control|zpu_core_flex:zpu|memAAddr[12]                                                                ; CtrlModule:control|CtrlROM_ROM:myrom|altsyncram:ram_rtl_0|altsyncram_i3v1:auto_generated|ram_block1a11~porta_address_reg0                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.506      ;
; 0.186 ; bootdata_ack                                                                                                     ; bootdata_ack                                                                                                                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; read_fifo                                                                                                        ; read_fifo                                                                                                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; write_fifo                                                                                                       ; write_fifo                                                                                                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CtrlModule:control|OnScreenDisplay:myosd|hwindowactive                                                           ; CtrlModule:control|OnScreenDisplay:myosd|hwindowactive                                                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CtrlModule:control|OnScreenDisplay:myosd|vwindowactive                                                           ; CtrlModule:control|OnScreenDisplay:myosd|vwindowactive                                                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; skip_fifo                                                                                                        ; skip_fifo                                                                                                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CtrlModule:control|mem_read[2]                                                                                   ; CtrlModule:control|mem_read[2]                                                                                                                                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CtrlModule:control|host_bootdata_req                                                                             ; CtrlModule:control|host_bootdata_req                                                                                                                              ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CtrlModule:control|spi_active                                                                                    ; CtrlModule:control|spi_active                                                                                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CtrlModule:control|mem_read[10]                                                                                  ; CtrlModule:control|mem_read[10]                                                                                                                                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CtrlModule:control|kbdrecvreg                                                                                    ; CtrlModule:control|kbdrecvreg                                                                                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CtrlModule:control|mem_read[15]                                                                                  ; CtrlModule:control|mem_read[15]                                                                                                                                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CtrlModule:control|zpu_core_flex:zpu|state.State_Store                                                           ; CtrlModule:control|zpu_core_flex:zpu|state.State_Store                                                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CtrlModule:control|zpu_core_flex:zpu|state.State_WriteIO                                                         ; CtrlModule:control|zpu_core_flex:zpu|state.State_WriteIO                                                                                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CtrlModule:control|zpu_core_flex:zpu|out_mem_addr[8]                                                             ; CtrlModule:control|zpu_core_flex:zpu|out_mem_addr[8]                                                                                                              ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CtrlModule:control|zpu_core_flex:zpu|shift_reg[0]                                                                ; CtrlModule:control|zpu_core_flex:zpu|shift_reg[0]                                                                                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CtrlModule:control|zpu_core_flex:zpu|state.State_ReadIO                                                          ; CtrlModule:control|zpu_core_flex:zpu|state.State_ReadIO                                                                                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
+-------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                             ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.143 ; MemoryController:memory|data_to_write[1]                      ; MemoryController:memory|spram:vram|altsyncram:altsyncram_component|altsyncram_hke1:auto_generated|ram_block1a1~porta_datain_reg0    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.471      ;
; 0.150 ; Hq2x:hq2x|Curr0[9]                                            ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a4~porta_datain_reg0                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.477      ;
; 0.151 ; Hq2x:hq2x|Curr0[14]                                           ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a8~porta_datain_reg0                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.476      ;
; 0.151 ; Hq2x:hq2x|Curr0[6]                                            ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a4~porta_datain_reg0                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.478      ;
; 0.153 ; Hq2x:hq2x|Curr0[13]                                           ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a8~porta_datain_reg0                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.480      ;
; 0.153 ; Hq2x:hq2x|Curr0[7]                                            ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a4~porta_datain_reg0                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.478      ;
; 0.161 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[4]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|altsyncram:oam_rtl_0|altsyncram_deh1:auto_generated|ram_block1a0~porta_address_reg0            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.484      ;
; 0.163 ; Hq2x:hq2x|Curr0[11]                                           ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a8~porta_datain_reg0                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.490      ;
; 0.167 ; MemoryController:memory|data_to_write[3]                      ; MemoryController:memory|spram:prg_ram|altsyncram:altsyncram_component|altsyncram_pke1:auto_generated|ram_block1a3~porta_datain_reg0 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.495      ;
; 0.169 ; Hq2x:hq2x|offs[2]                                             ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a0~porta_address_reg0                                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.496      ;
; 0.170 ; Hq2x:hq2x|Curr0[12]                                           ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a8~porta_datain_reg0                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.497      ;
; 0.171 ; Hq2x:hq2x|offs[4]                                             ; Hq2x:hq2x|altsyncram:inbuf_rtl_0|altsyncram_2eh1:auto_generated|ram_block1a0~porta_address_reg0                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.493      ;
; 0.172 ; Hq2x:hq2x|offs[4]                                             ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a8~porta_address_reg0                                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.494      ;
; 0.173 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[7]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|altsyncram:oam_rtl_0|altsyncram_deh1:auto_generated|ram_block1a0~porta_address_reg0            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.496      ;
; 0.174 ; Hq2x:hq2x|offs[4]                                             ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a4~porta_address_reg0                                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.496      ;
; 0.175 ; Hq2x:hq2x|offs[6]                                             ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a0~porta_address_reg0                                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.502      ;
; 0.179 ; Hq2x:hq2x|offs[2]                                             ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a4~porta_address_reg0                                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.501      ;
; 0.179 ; Hq2x:hq2x|offs[3]                                             ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a0~porta_address_reg0                                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.506      ;
; 0.181 ; Hq2x:hq2x|offs[7]                                             ; Hq2x:hq2x|altsyncram:inbuf_rtl_0|altsyncram_2eh1:auto_generated|ram_block1a0~porta_address_reg0                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.503      ;
; 0.182 ; Hq2x:hq2x|Curr0[1]                                            ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.514      ;
; 0.184 ; Hq2x:hq2x|offs[0]                                             ; Hq2x:hq2x|altsyncram:outbuf_rtl_0|altsyncram_ank1:auto_generated|ram_block1a8~porta_address_reg0                                    ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.506      ;
; 0.186 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite7|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite7|pix2[7]                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|irq_enable         ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|irq_enable                                                                               ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|prg_protect_2      ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|prg_protect_2                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|prg_protect_1      ; NES:nes|MultiMapper:multi_mapper|MMC5:mmc5|prg_protect_1                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MemoryController:memory|busy                                  ; MemoryController:memory|busy                                                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|mirroring          ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|mirroring                                                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|mapper47_multicart ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|mapper47_multicart                                                                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|MultiMapper:multi_mapper|MMC2:mmc2|mirroring          ; NES:nes|MultiMapper:multi_mapper|MMC2:mmc2|mirroring                                                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nes_ce[1]                                                     ; nes_ce[1]                                                                                                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|APU:apu|SquareChan:Sq2|Envelope[1]                    ; NES:nes|APU:apu|SquareChan:Sq2|Envelope[1]                                                                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|APU:apu|SquareChan:Sq2|Envelope[3]                    ; NES:nes|APU:apu|SquareChan:Sq2|Envelope[3]                                                                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|APU:apu|SquareChan:Sq2|EnvDoReset                     ; NES:nes|APU:apu|SquareChan:Sq2|EnvDoReset                                                                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|APU:apu|SquareChan:Sq1|SeqPos[1]                      ; NES:nes|APU:apu|SquareChan:Sq1|SeqPos[1]                                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|APU:apu|NoiseChan:Noi|EnvDoReset                      ; NES:nes|APU:apu|NoiseChan:Noi|EnvDoReset                                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|APU:apu|DmcChan:Dmc|HasShiftReg                       ; NES:nes|APU:apu|DmcChan:Dmc|HasShiftReg                                                                                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|APU:apu|TriangleChan:Tri|LinHalt                      ; NES:nes|APU:apu|TriangleChan:Tri|LinHalt                                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|APU:apu|DmcChan:Dmc|IrqActive                         ; NES:nes|APU:apu|DmcChan:Dmc|IrqActive                                                                                               ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|PPU:ppu|LoopyGen:loopy0|ppu_incr                      ; NES:nes|PPU:ppu|LoopyGen:loopy0|ppu_incr                                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; joypad_bits2[0]                                               ; joypad_bits2[0]                                                                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; joypad_bits[0]                                                ; joypad_bits[0]                                                                                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|CPU:cpu|P[2]                                          ; NES:nes|CPU:cpu|P[2]                                                                                                                ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|PPU:ppu|sprite0_hit_bg                                ; NES:nes|PPU:ppu|sprite0_hit_bg                                                                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|PPU:ppu|ClockGen:clock|is_in_vblank                   ; NES:nes|PPU:ppu|ClockGen:clock|is_in_vblank                                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|spr_overflow             ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|spr_overflow                                                                                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|irq_reload         ; NES:nes|MultiMapper:multi_mapper|MMC3:mmc3|irq_reload                                                                               ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|PPU:ppu|LoopyGen:loopy0|ppu_address_latch             ; NES:nes|PPU:ppu|LoopyGen:loopy0|ppu_address_latch                                                                                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|APU:apu|TriangleChan:Tri|LenCtr[0]                    ; NES:nes|APU:apu|TriangleChan:Tri|LenCtr[0]                                                                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|APU:apu|SquareChan:Sq2|LenCtr[0]                      ; NES:nes|APU:apu|SquareChan:Sq2|LenCtr[0]                                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|APU:apu|NoiseChan:Noi|LenCtr[0]                       ; NES:nes|APU:apu|NoiseChan:Noi|LenCtr[0]                                                                                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|APU:apu|DmcChan:Dmc|BitsUsed[2]                       ; NES:nes|APU:apu|DmcChan:Dmc|BitsUsed[2]                                                                                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|APU:apu|DmcChan:Dmc|BitsUsed[1]                       ; NES:nes|APU:apu|DmcChan:Dmc|BitsUsed[1]                                                                                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NES:nes|APU:apu|DmcChan:Dmc|BitsUsed[0]                       ; NES:nes|APU:apu|DmcChan:Dmc|BitsUsed[0]                                                                                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Hq2x:hq2x|y[0]                                                ; Hq2x:hq2x|y[0]                                                                                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Hq2x:hq2x|yshort[1]                                           ; Hq2x:hq2x|yshort[1]                                                                                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Hq2x:hq2x|yshort[0]                                           ; Hq2x:hq2x|yshort[0]                                                                                                                 ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Hq2x:hq2x|first_pixel                                         ; Hq2x:hq2x|first_pixel                                                                                                               ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|sprite0                  ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|sprite0                                                                                        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|sprite0_curr             ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|sprite0_curr                                                                                   ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite4|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite4|pix2[7]                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite4|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite4|pix1[7]                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[2]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[2]                                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[4]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[4]                                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[5]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[5]                                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[6]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[6]                                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[3]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[3]                                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[1]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[1]                                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[0]               ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|oam_ptr[0]                                                                                     ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite5|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite5|pix2[7]                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite5|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite5|pix1[7]                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite6|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite6|pix1[7]                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite7|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite7|pix1[7]                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|p[2]                     ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|p[2]                                                                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|p[1]                     ; NES:nes|PPU:ppu|SpriteRAM:sprite_ram|p[1]                                                                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite0|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite0|pix1[7]                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite1|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite1|pix1[7]                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite2|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite2|pix1[7]                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite3|pix1[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite3|pix1[7]                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite0|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite0|pix2[7]                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite1|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite1|pix2[7]                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite2|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite2|pix2[7]                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite3|pix2[7]   ; NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite3|pix2[7]                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MemoryController:memory|MemAdrReg[18]                         ; MemoryController:memory|MemAdrReg[18]                                                                                               ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|MultiMapper:multi_mapper|NesEvent:nesev|unlocked      ; NES:nes|MultiMapper:multi_mapper|NesEvent:nesev|unlocked                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|irq            ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|irq                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|want_irq       ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|want_irq                                                                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|irq_enable     ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|irq_enable                                                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|irq_reload     ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|irq_reload                                                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|a12_ctr[1]     ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|a12_ctr[1]                                                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|a12_ctr[0]     ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|a12_ctr[0]                                                                           ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|irq_cycle_mode ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|irq_cycle_mode                                                                       ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|MultiMapper:multi_mapper|Mapper28:map28|mode[1]       ; NES:nes|MultiMapper:multi_mapper|Mapper28:map28|mode[1]                                                                             ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|MemoryMultiplex:mem|saved_prg_write                   ; NES:nes|MemoryMultiplex:mem|saved_prg_write                                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|MemoryMultiplex:mem|saved_prg_read                    ; NES:nes|MemoryMultiplex:mem|saved_prg_read                                                                                          ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|mirroring      ; NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1|mirroring                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|MultiMapper:multi_mapper|MMC2:mmc2|latch_0            ; NES:nes|MultiMapper:multi_mapper|MMC2:mmc2|latch_0                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|MultiMapper:multi_mapper|MMC2:mmc2|latch_1            ; NES:nes|MultiMapper:multi_mapper|MMC2:mmc2|latch_1                                                                                  ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|MultiMapper:multi_mapper|Mapper234:map234|inner_prg   ; NES:nes|MultiMapper:multi_mapper|Mapper234:map234|inner_prg                                                                         ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|APU:apu|SquareChan:Sq2|SeqPos[1]                      ; NES:nes|APU:apu|SquareChan:Sq2|SeqPos[1]                                                                                            ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NES:nes|APU:apu|SquareChan:Sq2|SweepDivider[2]                ; NES:nes|APU:apu|SquareChan:Sq2|SweepDivider[2]                                                                                      ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+-------+---------------------------------+-----------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                       ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 8.964 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.085     ; 2.606      ;
; 8.964 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.085     ; 2.606      ;
; 8.964 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[2] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.085     ; 2.606      ;
; 8.964 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[3] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.085     ; 2.606      ;
; 8.964 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[4] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.085     ; 2.606      ;
; 8.964 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[5] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.085     ; 2.606      ;
; 8.964 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[6] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.085     ; 2.606      ;
; 8.964 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[7] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.085     ; 2.606      ;
; 8.964 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[8] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.085     ; 2.606      ;
; 8.964 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[9] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.085     ; 2.606      ;
; 8.964 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|DACout        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11.668       ; -0.085     ; 2.606      ;
+-------+---------------------------------+-----------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clock_21mhz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+-------+---------------------------------+-----------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                       ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 1.978 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.099      ; 2.183      ;
; 1.978 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.099      ; 2.183      ;
; 1.978 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[2] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.099      ; 2.183      ;
; 1.978 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[3] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.099      ; 2.183      ;
; 1.978 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[4] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.099      ; 2.183      ;
; 1.978 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[5] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.099      ; 2.183      ;
; 1.978 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[6] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.099      ; 2.183      ;
; 1.978 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[7] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.099      ; 2.183      ;
; 1.978 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[8] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.099      ; 2.183      ;
; 1.978 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|SigmaLatch[9] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.099      ; 2.183      ;
; 1.978 ; CtrlModule:control|host_reset_n ; sigma_delta_dac:sigma_delta_dac|DACout        ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.099      ; 2.183      ;
+-------+---------------------------------+-----------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 11
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 20.152 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+----------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                    ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                         ; -5.297  ; 0.093 ; 5.967    ; 1.978   ; 5.488               ;
;  clk1_50                                                 ; N/A     ; N/A   ; N/A      ; N/A     ; 9.413               ;
;  clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 2.507   ; 0.143 ; 5.967    ; 1.978   ; 22.902              ;
;  clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; -5.297  ; 0.093 ; N/A      ; N/A     ; 5.488               ;
; Design-wide TNS                                          ; -82.985 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk1_50                                                 ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; -82.985 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------------+---------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin               ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sram_addr_o[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr_o[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr_o[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr_o[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr_o[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr_o[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr_o[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr_o[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr_o[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr_o[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr_o[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr_o[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr_o[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr_o[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr_o[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr_o[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr_o[16]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr_o[17]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr_o[18]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_we_n_o       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ad_o[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ad_o[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ad_o[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ad_o[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ad_o[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ad_o[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ad_o[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ad_o[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ad_o[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ad_o[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ad_o[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ad_o[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ad_o[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba_o[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba_o[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm_o[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm_o[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_o       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_o       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke_o       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk_o       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_o        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_o        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_cs_n_o         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_sclk_o         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_mosi_o         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; joyX_p7_o         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_l_o           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_r_o           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r_o[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r_o[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r_o[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r_o[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r_o[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g_o[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g_o[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g_o[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g_o[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g_o[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b_o[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b_o[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b_o[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b_o[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b_o[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_hsync_n_o     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_vsync_n_o     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_da_io[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_da_io[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_da_io[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_da_io[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_da_io[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_da_io[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_da_io[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_da_io[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_da_io[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_da_io[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_da_io[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_da_io[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_da_io[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_da_io[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_da_io[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_da_io[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_mouse_clk_io  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_mouse_data_io ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_data_io[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_data_io[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_data_io[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_data_io[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_data_io[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_data_io[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_data_io[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_data_io[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_clk_io        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_data_io       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; btn_n_i[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; btn_n_i[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; joy1_p9_i               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; joy2_up_i               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; joy2_down_i             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; joy2_left_i             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; joy2_right_i            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; joy2_p9_i               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_da_io[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_da_io[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_da_io[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_da_io[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_da_io[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_da_io[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_da_io[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_da_io[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_da_io[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_da_io[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_da_io[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_da_io[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_da_io[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_da_io[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_da_io[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_da_io[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2_mouse_clk_io        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2_mouse_data_io       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sram_data_io[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sram_data_io[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sram_data_io[2]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sram_data_io[3]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sram_data_io[4]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sram_data_io[5]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sram_data_io[6]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sram_data_io[7]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2_clk_io              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2_data_io             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clock_50_i              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; joy1_p6_i               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; joy2_p6_i               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; joy1_left_i             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; joy1_down_i             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; joy1_up_i               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; btn_n_i[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; btn_n_i[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_miso_i               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; joy1_right_i            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sram_addr_o[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sram_addr_o[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sram_addr_o[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sram_addr_o[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sram_addr_o[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sram_addr_o[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sram_addr_o[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sram_addr_o[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sram_addr_o[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sram_addr_o[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sram_addr_o[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sram_addr_o[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; sram_addr_o[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sram_addr_o[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sram_addr_o[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sram_addr_o[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; sram_addr_o[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sram_addr_o[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sram_addr_o[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sram_we_n_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_ad_o[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.08 V              ; -0.00147 V          ; 0.064 V                              ; 0.242 V                              ; 9.98e-09 s                  ; 6.49e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.08 V             ; -0.00147 V         ; 0.064 V                             ; 0.242 V                             ; 9.98e-09 s                 ; 6.49e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.08 V              ; -0.00147 V          ; 0.064 V                              ; 0.242 V                              ; 9.98e-09 s                  ; 6.49e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.08 V             ; -0.00147 V         ; 0.064 V                             ; 0.242 V                             ; 9.98e-09 s                 ; 6.49e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ba_o[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba_o[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm_o[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm_o[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_o        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_o        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sd_cs_n_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sd_sclk_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; sd_mosi_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; joyX_p7_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dac_l_o           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dac_r_o           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vga_r_o[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vga_r_o[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; vga_r_o[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_r_o[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_r_o[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_g_o[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_g_o[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vga_g_o[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vga_g_o[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vga_g_o[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_b_o[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_b_o[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vga_b_o[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vga_b_o[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vga_b_o[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_hsync_n_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vga_vsync_n_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sdram_da_io[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; ps2_mouse_clk_io  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ps2_mouse_data_io ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sram_data_io[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sram_data_io[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sram_data_io[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sram_data_io[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sram_data_io[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sram_data_io[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sram_data_io[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sram_data_io[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ps2_clk_io        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ps2_data_io       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sram_addr_o[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sram_addr_o[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sram_addr_o[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sram_addr_o[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sram_addr_o[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sram_addr_o[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sram_addr_o[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sram_addr_o[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sram_addr_o[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sram_addr_o[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sram_addr_o[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sram_addr_o[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; sram_addr_o[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sram_addr_o[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sram_addr_o[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sram_addr_o[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; sram_addr_o[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sram_addr_o[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sram_addr_o[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sram_we_n_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; 1.34e-06 V          ; 0.153 V                              ; 0.125 V                              ; 1.21e-08 s                  ; 8.11e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; 1.34e-06 V         ; 0.153 V                             ; 0.125 V                             ; 1.21e-08 s                 ; 8.11e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ad_o[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; 1.34e-06 V          ; 0.153 V                              ; 0.125 V                              ; 1.21e-08 s                  ; 8.11e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; 1.34e-06 V         ; 0.153 V                             ; 0.125 V                             ; 1.21e-08 s                 ; 8.11e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ba_o[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ba_o[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dqm_o[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dqm_o[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ras_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cas_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cke_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_clk_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cs_o        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_we_o        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sd_cs_n_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sd_sclk_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; sd_mosi_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; joyX_p7_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dac_l_o           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dac_r_o           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_r_o[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_r_o[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; vga_r_o[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_r_o[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; vga_r_o[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; vga_g_o[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_g_o[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_g_o[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_g_o[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_g_o[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_b_o[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; vga_b_o[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_b_o[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_b_o[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_b_o[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; vga_hsync_n_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_vsync_n_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sdram_da_io[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_da_io[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; ps2_mouse_clk_io  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ps2_mouse_data_io ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sram_data_io[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; sram_data_io[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sram_data_io[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sram_data_io[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sram_data_io[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sram_data_io[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sram_data_io[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sram_data_io[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ps2_clk_io        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ps2_data_io       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sram_addr_o[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sram_addr_o[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sram_addr_o[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sram_addr_o[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sram_addr_o[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sram_addr_o[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sram_addr_o[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sram_addr_o[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sram_addr_o[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sram_addr_o[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sram_addr_o[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sram_addr_o[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; sram_addr_o[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sram_addr_o[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sram_addr_o[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sram_addr_o[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; sram_addr_o[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sram_addr_o[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sram_addr_o[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sram_we_n_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_ad_o[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_ad_o[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_ad_o[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_ad_o[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_ad_o[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_ad_o[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_ad_o[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_ad_o[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_ad_o[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.46 V              ; -0.00608 V          ; 0.311 V                              ; 0.314 V                              ; 7.88e-09 s                  ; 5.61e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 3.31e-07 V                  ; 3.46 V             ; -0.00608 V         ; 0.311 V                             ; 0.314 V                             ; 7.88e-09 s                 ; 5.61e-09 s                 ; Yes                       ; No                        ;
; sdram_ad_o[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_ad_o[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_ad_o[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_ad_o[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.46 V              ; -0.00608 V          ; 0.311 V                              ; 0.314 V                              ; 7.88e-09 s                  ; 5.61e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 3.31e-07 V                  ; 3.46 V             ; -0.00608 V         ; 0.311 V                             ; 0.314 V                             ; 7.88e-09 s                 ; 5.61e-09 s                 ; Yes                       ; No                        ;
; sdram_ba_o[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_ba_o[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm_o[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm_o[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_ras_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_cas_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_cke_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_clk_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_cs_o        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_we_o        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sd_cs_n_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_sclk_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; sd_mosi_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; joyX_p7_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dac_l_o           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dac_r_o           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vga_r_o[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vga_r_o[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; vga_r_o[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_r_o[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; vga_r_o[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; vga_g_o[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_g_o[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vga_g_o[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vga_g_o[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vga_g_o[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_b_o[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; vga_b_o[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vga_b_o[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vga_b_o[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vga_b_o[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; vga_hsync_n_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vga_vsync_n_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_da_io[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_da_io[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_da_io[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_da_io[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_da_io[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_da_io[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_da_io[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_da_io[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_da_io[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_da_io[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_da_io[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_da_io[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_da_io[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_da_io[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_da_io[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_da_io[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; ps2_mouse_clk_io  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ps2_mouse_data_io ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sram_data_io[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sram_data_io[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sram_data_io[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sram_data_io[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sram_data_io[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sram_data_io[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sram_data_io[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sram_data_io[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ps2_clk_io        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ps2_data_io       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                   ;
+---------------------------------------------------------+---------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+--------------+----------+----------+----------+
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 3921         ; 0        ; 0        ; 0        ;
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 79           ; 0        ; 0        ; 0        ;
; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 60361        ; 0        ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                    ;
+---------------------------------------------------------+---------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+--------------+----------+----------+----------+
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 3921         ; 0        ; 0        ; 0        ;
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 79           ; 0        ; 0        ; 0        ;
; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; 60361        ; 0        ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                            ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11       ; 0        ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                             ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; 11       ; 0        ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 32    ; 32   ;
; Unconstrained Output Ports      ; 47    ; 47   ;
; Unconstrained Output Port Paths ; 180   ; 180  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                          ;
+---------------------------------------------------------+---------------------------------------------------------+-----------+---------------+
; Target                                                  ; Clock                                                   ; Type      ; Status        ;
+---------------------------------------------------------+---------------------------------------------------------+-----------+---------------+
; clk_loader                                              ;                                                         ; Base      ; Unconstrained ;
; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; clock_21mhz|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained   ;
; clock_50_i                                              ; clk1_50                                                 ; Base      ; Constrained   ;
; counter_fifo[6]                                         ;                                                         ; Base      ; Unconstrained ;
; counter_fifo[7]                                         ;                                                         ; Base      ; Unconstrained ;
+---------------------------------------------------------+---------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; Input Port      ; Comment                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; btn_n_i[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; btn_n_i[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy1_down_i     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy1_left_i     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy1_p6_i       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy1_right_i    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy1_up_i       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy2_p6_i       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_clk_io      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_data_io     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_miso_i       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; dac_l_o         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_r_o         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_cs_n_o       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_mosi_o       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_sclk_o       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_we_n_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b_o[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b_o[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b_o[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b_o[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g_o[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g_o[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g_o[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g_o[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_hsync_n_o   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r_o[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r_o[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r_o[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r_o[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_vsync_n_o   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; Input Port      ; Comment                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; btn_n_i[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; btn_n_i[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy1_down_i     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy1_left_i     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy1_p6_i       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy1_right_i    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy1_up_i       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; joy2_p6_i       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_clk_io      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_data_io     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_miso_i       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; dac_l_o         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_r_o         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_cs_n_o       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_mosi_o       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_sclk_o       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr_o[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_we_n_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b_o[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b_o[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b_o[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b_o[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g_o[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g_o[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g_o[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g_o[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_hsync_n_o   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r_o[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r_o[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r_o[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r_o[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_vsync_n_o   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sat Jan 05 21:06:09 2019
Info: Command: quartus_sta nes -c nes
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_j6j1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_c09:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_b09:dffpipe12|dffe13a* 
Info (332104): Reading SDC File: 'mc2.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {clock_21mhz|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 7 -multiply_by 3 -duty_cycle 50.00 -name {clock_21mhz|altpll_component|auto_generated|pll1|clk[0]} {clock_21mhz|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {clock_21mhz|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 7 -multiply_by 12 -duty_cycle 50.00 -name {clock_21mhz|altpll_component|auto_generated|pll1|clk[1]} {clock_21mhz|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: counter_fifo[6] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register GameLoader:loader|ines[5][5] is being clocked by counter_fifo[6]
Warning (332060): Node: counter_fifo[7] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|rdptr_g[7] is being clocked by counter_fifo[7]
Warning (332060): Node: clk_loader was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register loader_input[1] is being clocked by clk_loader
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.297
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.297             -82.985 clock_21mhz|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.507               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.321
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.321               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.425               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 5.967
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.967               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 4.613
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.613               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 5.507
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.507               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.864               0.000 clk1_50 
    Info (332119):    22.902               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 11 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 11
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 15.952 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: counter_fifo[6] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register GameLoader:loader|ines[5][5] is being clocked by counter_fifo[6]
Warning (332060): Node: counter_fifo[7] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|rdptr_g[7] is being clocked by counter_fifo[7]
Warning (332060): Node: clk_loader was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register loader_input[1] is being clocked by clk_loader
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.969
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.969             -50.188 clock_21mhz|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.013               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.308
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.308               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.402               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 6.232
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.232               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 4.134
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.134               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 5.488
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.488               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.866               0.000 clk1_50 
    Info (332119):    22.934               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 11 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 11
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 16.352 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: counter_fifo[6] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register GameLoader:loader|ines[5][5] is being clocked by counter_fifo[6]
Warning (332060): Node: counter_fifo[7] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|rdptr_g[7] is being clocked by counter_fifo[7]
Warning (332060): Node: clk_loader was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register loader_input[1] is being clocked by clk_loader
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.493
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.493               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     7.551               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.093
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.093               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.143               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 8.964
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.964               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.978
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.978               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 5.580
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.580               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.413               0.000 clk1_50 
    Info (332119):    23.080               0.000 clock_21mhz|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 11 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 11
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 20.152 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4866 megabytes
    Info: Processing ended: Sat Jan 05 21:06:17 2019
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


