[TOC]
***
- å®‰è£…çš„å¼€æºå·¥å…·é“¾ï¼ˆIcarus Verilog + Verilator + GTKWaveï¼‰å®ç°è¿™ä¸‰ä¸ªè®¾è®¡.

# ä¸‰ä¸ªè®¾è®¡çš„å¼€æºå®ç°å¯è¡Œæ€§

| è®¾è®¡ç±»å‹       | å¼€æºå·¥å…·æ”¯æŒ | æ‰€éœ€ç»„ä»¶                     | ç¡¬ä»¶ä¾èµ–         |
|----------------|--------------|------------------------------|------------------|
| **FIFOè®¾è®¡**   | âœ… å®Œç¾æ”¯æŒ   | Icarus/Verilator + GTKWave    | çº¯ä»¿çœŸæ— éœ€ç¡¬ä»¶   |
| **DDSè®¾è®¡**    | âœ… å®Œç¾æ”¯æŒ   | Icarus/Verilator + GTKWave    | çº¯ä»¿çœŸæ— éœ€ç¡¬ä»¶   |
| **ä¸²å£é€šä¿¡**   | âœ… å®Œç¾æ”¯æŒ   | Icarus/Verilator + GTKWave    | çº¯ä»¿çœŸæ— éœ€ç¡¬ä»¶   |

> æ‰€æœ‰è®¾è®¡éƒ½å¯ä»¥**ä»…é€šè¿‡ä»¿çœŸå®Œæˆ**ï¼Œä¸éœ€è¦å®é™…FPGAæ¿ã€‚å¦‚æœé€‰æ‹©ä¸²å£é€šä¿¡å¹¶æƒ³å®é™…æµ‹è¯•ï¼Œæ‰éœ€è¦FPGAæ¿ã€‚

### å…·ä½“å®ç°æ–¹æ¡ˆ

#### 1. FIFOè®¾è®¡ (æ¨è)
æœ€ç®€å•çš„é€‰æ‹©ï¼Œçº¯æ•°å­—é€»è¾‘ï¼Œæ— å¤–éƒ¨æ¥å£
```verilog
// fifo.v - å¼‚æ­¥FIFOæ ¸å¿ƒä»£ç 
module fifo #(
    parameter DATA_WIDTH = 8,
    parameter ADDR_WIDTH = 4  // æ·±åº¦=2^4=16
)(
    input  wire wr_clk,
    input  wire wr_rst,
    input  wire wr_en,
    input  wire [DATA_WIDTH-1:0] din,
    
    input  wire rd_clk,
    input  wire rd_rst,
    input  wire rd_en,
    output wire [DATA_WIDTH-1:0] dout,
    
    output wire full,
    output wire empty
);
    // æŒ‡é’ˆä½¿ç”¨æ ¼é›·ç 
    reg [ADDR_WIDTH:0] wr_ptr_gray, rd_ptr_gray;
    
    // åŒç«¯å£RAM
    reg [DATA_WIDTH-1:0] mem [(1<<ADDR_WIDTH)-1:0];
    
    // å†™é€»è¾‘
    always @(posedge wr_clk) begin
        if (wr_rst) wr_ptr_gray <= 0;
        else if (wr_en && !full) begin
            mem[wr_ptr_gray[ADDR_WIDTH-1:0]] <= din;
            wr_ptr_gray <= next_gray(wr_ptr_gray);
        end
    end
    
    // è¯»é€»è¾‘
    always @(posedge rd_clk) begin
        if (rd_rst) rd_ptr_gray <= 0;
        else if (rd_en && !empty) begin
            dout <= mem[rd_ptr_gray[ADDR_WIDTH-1:0]];
            rd_ptr_gray <= next_gray(rd_ptr_gray);
        end
    end
    
    // ç©ºæ»¡åˆ¤æ–­
    assign full = (wr_ptr_gray == {~rd_ptr_gray[ADDR_WIDTH:ADDR_WIDTH-1], rd_ptr_gray[ADDR_WIDTH-2:0]});
    assign empty = (wr_ptr_gray == rd_ptr_gray);
    
    // æ ¼é›·ç è®¡æ•°å™¨
    function [ADDR_WIDTH:0] next_gray;
        input [ADDR_WIDTH:0] gray;
        reg [ADDR_WIDTH:0] bin;
        begin
            bin = gray ^ (gray >> 1);  // æ ¼é›·ç è½¬äºŒè¿›åˆ¶
            bin = bin + 1;              // äºŒè¿›åˆ¶åŠ 1
            next_gray = bin ^ (bin >> 1); // è½¬å›æ ¼é›·ç 
        end
    endfunction
endmodule
```

**æµ‹è¯•æµç¨‹**ï¼š
1. ç¼–å†™Testbenchæµ‹è¯•è¾¹ç•Œæƒ…å†µï¼ˆæ»¡/ç©º/åŒæ—¶è¯»å†™ï¼‰
2. ä½¿ç”¨Icarusä»¿çœŸï¼š
   ```bash
   iverilog -o fifo_test fifo.v tb_fifo.v
   vvp fifo_test
   gtkwave wave.vcd
   ```

#### 2. DDSè®¾è®¡ (ç›´æ¥æ•°å­—é¢‘ç‡åˆæˆ)
```verilog
// dds.v
module dds #(
    parameter PHASE_WIDTH = 24,
    parameter ROM_WIDTH = 8
)(
    input clk,
    input rst,
    input [PHASE_WIDTH-1:0] freq_word,  // é¢‘ç‡æ§åˆ¶å­—
    output reg [ROM_WIDTH-1:0] sine_out
);
    // ç›¸ä½ç´¯åŠ å™¨
    reg [PHASE_WIDTH-1:0] phase_accum;
    
    // æ­£å¼¦æ³¢ROMè¡¨
    reg [ROM_WIDTH-1:0] sine_rom [0:255];
    initial $readmemh("sine_table.hex", sine_rom);
    
    always @(posedge clk) begin
        if (rst) begin
            phase_accum <= 0;
            sine_out <= 0;
        end else begin
            phase_accum <= phase_accum + freq_word;
            sine_out <= sine_rom[phase_accum[PHASE_WIDTH-1:PHASE_WIDTH-8]];
        end
    end
endmodule
```

**åˆ›å»ºæ­£å¼¦æ³¢è¡¨** (`sine_table.hex`):
```python
# gen_sine_table.py
import math
with open('sine_table.hex', 'w') as f:
    for i in range(256):
        value = int(127.5 + 127.5 * math.sin(2 * math.pi * i / 256))
        f.write(f"{value:02X}\n")
```

#### 3. ä¸²å£é€šä¿¡è®¾è®¡ (UART)
```verilog
// uart_tx.v
module uart_tx #(
    parameter CLK_FREQ = 12_000_000,
    parameter BAUD_RATE = 115200
) (
    input clk,
    input rst,
    input tx_start,
    input [7:0] tx_data,
    output reg tx_done,
    output reg tx_pin
);
    localparam BIT_PERIOD = CLK_FREQ / BAUD_RATE;
    localparam IDLE = 0, START = 1, DATA = 2, STOP = 3;
    
    reg [2:0] state;
    reg [2:0] bit_index;
    reg [15:0] clk_counter;
    reg [7:0] data_reg;
    
    always @(posedge clk) begin
        if (rst) begin
            state <= IDLE;
            tx_pin <= 1'b1;
            tx_done <= 1'b0;
        end else begin
            case(state)
                IDLE: begin
                    tx_pin <= 1'b1;
                    if (tx_start) begin
                        state <= START;
                        data_reg <= tx_data;
                        clk_counter <= 0;
                        bit_index <= 0;
                    end
                end
                
                START: begin
                    tx_pin <= 1'b0;  // èµ·å§‹ä½
                    if (clk_counter == BIT_PERIOD-1) begin
                        state <= DATA;
                        clk_counter <= 0;
                    end else begin
      clk_counter <= clk_counter + 1;
                    end
                end
                
                DATA: begin
                    tx_pin <= data_reg[bit_index];
                    if (clk_counter == BIT_PERIOD-1) begin
                        clk_counter <= 0;
                        if (bit_index == 7) begin
                            state <= STOP;
                        end else begin
                            bit_index <= bit_index + 1;
                        end
                    end else begin
                        clk_counter <= clk_counter + 1;
                    end
                end              
                STOP: begin
                    tx_pin <= 1'b1;  // åœæ­¢ä½
                    if (clk_counter == BIT_PERIOD-1) begin
                        state <= IDLE;
                        tx_done <= 1'b1;
                    end else begin
                        clk_counter <= clk_counter + 1;
                    end
                end
            endcase
        end
    end
endmodule
```
- å¼€æºå·¥å…·é“¾å¯ä»¥å®Œæˆä»ä»¿çœŸåˆ°çƒ§å½•FPGAçš„å…¨æµç¨‹ï¼Œä½†å–å†³äºä½ çš„FPGAæ¿å‹å·ï¼š

| å·¥å…· | åŠŸèƒ½ | æ”¯æŒçš„FPGAæ¿ |
|------|------|-------------|
| Icarus Verilog | Verilogä»¿çœŸ | æ‰€æœ‰ï¼ˆä»…ä»¿çœŸï¼‰ |
| Verilator | é«˜æ€§èƒ½ä»¿çœŸ/Linting | æ‰€æœ‰ï¼ˆä»…ä»¿çœŸï¼‰ |
| GTKWave | æŸ¥çœ‹ä»¿çœŸæ³¢å½¢ | æ‰€æœ‰ |
| **Yosys** | é€»è¾‘ç»¼åˆ | Lattice iCE40, ECP5; éƒ¨åˆ†Xilinx |
| **nextpnr** | å¸ƒå±€å¸ƒçº¿ | Lattice iCE40, ECP5 |
| **OpenOCD** | FPGAçƒ§å½• | å¤šæ•°å¼€å‘æ¿ |


### å¼€æºå·¥å…·é“¾å®Œæ•´å·¥ä½œæµç¨‹

```mermaid
graph TD
    A[ç¼–å†™Verilogä»£ç ] --> B[ä½¿ç”¨Verilatorè¿›è¡Œé™æ€æ£€æŸ¥]
    B --> C[ç¼–å†™Testbench]
    C --> D[Icarus Verilogä»¿çœŸ]
    D --> E[ç”ŸæˆVCDæ³¢å½¢æ–‡ä»¶]
    E --> F[GTKWaveåˆ†ææ³¢å½¢]
    F --> G{åŠŸèƒ½æ­£ç¡®ï¼Ÿ}
    G -->|æ˜¯| H[å®Œæˆä½œä¸š]
    G -->|å¦| A
```

### VSCodeé…ç½®å»ºè®® (`settings.json`)
```json
{
    "digital-ide.function.lsp.linter.vlog.diagnostor": "verilator",
    "digital-ide.function.verilog.toolPath.iverilog": "/usr/bin/iverilog",
    "digital-ide.function.verilog.toolPath.verilator": "/usr/bin/verilator",
    
    // æ·»åŠ è‡ªå®šä¹‰ä»»åŠ¡
    "tasks": [
        {
            "label": "Run Verilator Lint",
            "type": "shell",
            "command": "verilator --lint-only -Wall ${file}"
        },
        {
            "label": "Run Simulation",
            "type": "shell",
            "command": "iverilog -o ${fileDirname}/sim.out ${file} && vvp ${fileDirname}/sim.out"
        },
        {
            "label": "View Waveform",
            "type": "shell",
            "command": "gtkwave ${fileDirname}/wave.vcd"
        }
    ]
}
```
### é€‰æ‹©å»ºè®®

1. **FIFOè®¾è®¡**ï¼š
   - ğŸ‘ æœ€é€‚åˆçº¯ä»¿çœŸéªŒè¯
   - â± å®ç°å’Œæµ‹è¯•æ—¶é—´æœ€çŸ­
   - ğŸ“š æ¶µç›–é‡è¦æ¦‚å¿µï¼šæ—¶é’ŸåŸŸã€çŠ¶æ€æœºã€å­˜å‚¨å™¨

2. **DDSè®¾è®¡**ï¼š
   - ğŸŒŠ å¯ç”Ÿæˆæ¼‚äº®çš„æ­£å¼¦æ³¢
   - ğŸ”¢ æ¶‰åŠæ•°å­¦æ¦‚å¿µï¼ˆç›¸ä½ç´¯åŠ ï¼‰
   - ğŸ› å¯é€šè¿‡å‚æ•°è°ƒæ•´é¢‘ç‡

3. **ä¸²å£é€šä¿¡**ï¼š
   - ğŸ”Œ æœ€æ¥è¿‘å®é™…åº”ç”¨
   - ğŸ“¡ å¯æ‰©å±•åˆ°ä¸PCé€šä¿¡
   - âš ï¸ éœ€è¦ç²¾ç¡®çš„æ—¶åºæ§åˆ¶

**æ¨èé€‰æ‹©FIFOè®¾è®¡**ï¼Œå› ä¸ºï¼š
- æ˜¯æ•°å­—è®¾è®¡çš„åŸºç¡€ç»„ä»¶
- æµ‹è¯•ç”¨ä¾‹æ¸…æ™°ï¼ˆæ»¡/ç©º/åŠæ»¡çŠ¶æ€ï¼‰
- ä¸éœ€è¦å¤–éƒ¨è®¾å¤‡æˆ–å¤æ‚éªŒè¯
- è€å¸ˆé€šå¸¸æœ€ç†Ÿæ‚‰è¿™ä¸ªè®¾è®¡çš„è¯„åˆ¤æ ‡å‡†

###  æ¨èå­¦ä¹ è·¯å¾„
1. **çº¯ä»¿çœŸé˜¶æ®µ**ï¼šç”¨Icarus/Verilatorå®Œæˆç»„åˆé€»è¾‘ã€æ—¶åºé€»è¾‘ç»ƒä¹ 
   - 7æ®µæ•°ç ç®¡æ˜¾ç¤º
   - çŠ¶æ€æœºè®¾è®¡ï¼ˆäº¤é€šç¯æ§åˆ¶ï¼‰
   - FIFOè®¾è®¡

2. **å…¥é—¨FPGA**ï¼šè´­ä¹°$30å·¦å³çš„iCE40å¼€å‘æ¿
   - LEDæµæ°´ç¯
   - æŒ‰é”®æ¶ˆæŠ–
   - PWMè°ƒå…‰

3. **è¿›é˜¶é¡¹ç›®**ï¼š
   ```mermaid
   graph LR
   A[åŸºç¡€å¤–è®¾] --> B[VGAæ˜¾ç¤º]
   A --> C[éŸ³é¢‘åˆæˆ]
   A --> D[è½¯æ ¸å¤„ç†å™¨]
   B --> E[æ¸¸æˆæœº]
   C --> F[æ•°å­—åˆæˆå™¨]
   D --> G[RISC-V SoC]
***
## ä½¿ç”¨å¼€æºå·¥å…·é“¾ç¼–è¯‘ã€è°ƒè¯•ä¸é—®é¢˜æ’æŸ¥æŒ‡å—

## å‘½ä»¤è¡Œç¼–è¯‘æµç¨‹

### é€šç”¨ç¼–è¯‘æµç¨‹ï¼ˆæ‰€æœ‰è®¾è®¡ï¼‰

```mermaid
graph TD
    A[ç¼–å†™Verilogä»£ç ] --> B[é™æ€æ£€æŸ¥]
    B --> C[ç¼–å†™Testbench]
    C --> D[ç¼–è¯‘ä»¿çœŸ]
    D --> E[è¿è¡Œä»¿çœŸ]
    E --> F[æŸ¥çœ‹æ³¢å½¢]
```

### å…·ä½“å‘½ä»¤ï¼ˆä»¥FIFOä¸ºä¾‹ï¼‰

```bash
# 1. é™æ€æ£€æŸ¥ï¼ˆVerilatorï¼‰
verilator --lint-only -Wall fifo.v

# 2. ç¼–è¯‘ä»¿çœŸï¼ˆIcarus Verilogï¼‰
iverilog -o fifo_sim fifo.v tb_fifo.v

# 3. è¿è¡Œä»¿çœŸï¼ˆç”Ÿæˆæ³¢å½¢ï¼‰
vvp fifo_sim -lxt2

# 4. æŸ¥çœ‹æ³¢å½¢
gtkwave wave.vcd
```

### å„è®¾è®¡ç¼–è¯‘ç¤ºä¾‹

#### FIFOè®¾è®¡
```bash
iverilog -o fifo_sim fifo.v tb_fifo.v
vvp fifo_sim
gtkwave fifo_wave.vcd
```

#### DDSè®¾è®¡
```bash
# é¦–å…ˆç”Ÿæˆæ­£å¼¦æ³¢è¡¨
python gen_sine_table.py

# ç„¶åç¼–è¯‘ä»¿çœŸ
iverilog -o dds_sim dds.v tb_dds.v
vvp dds_sim
gtkwave dds_wave.vcd
```

#### ä¸²å£è®¾è®¡
```bash
iverilog -o uart_sim uart_tx.v uart_rx.v tb_uart.v
vvp uart_sim
gtkwave uart_wave.vcd
```
## é”™è¯¯æ’æŸ¥æµç¨‹å›¾

```mermaid
graph TD
    A[ä»£ç æŠ¥é”™] --> B{é”™è¯¯ç±»å‹}
    B -->|ç¼–è¯‘é”™è¯¯| C[æ£€æŸ¥Verilogè¯­æ³•]
    B -->|ä»¿çœŸé”™è¯¯| D[æ£€æŸ¥Testbench]
    B -->|åŠŸèƒ½é”™è¯¯| E[åˆ†ææ³¢å½¢]
    
    C --> F[æŸ¥çœ‹é”™è¯¯è¡Œå·]
    F --> G[å¸¸è§é—®é¢˜æ’æŸ¥]
    G --> H[ç¼ºå°‘åˆ†å·ï¼Ÿ]
    G --> I[ç«¯å£ä¸åŒ¹é…ï¼Ÿ]
    G --> J[æœªå®šä¹‰å˜é‡ï¼Ÿ]
    
    D --> K[æ£€æŸ¥æ¿€åŠ±ä¿¡å·]
    K --> L[æ—¶é’Ÿæ˜¯å¦æ­£ç¡®ï¼Ÿ]
    K --> M[å¤ä½æ˜¯å¦æœ‰æ•ˆï¼Ÿ]
    K --> N[è¾“å…¥æ¿€åŠ±æ˜¯å¦åˆç†ï¼Ÿ]
    
    E --> O[ä½¿ç”¨GTKWaveåˆ†æ]
    O --> P[ä¿¡å·å€¼å¼‚å¸¸ï¼Ÿ]
    O --> Q[æ—¶åºå…³ç³»é”™è¯¯ï¼Ÿ]
    O --> R[çŠ¶æ€æœºå¡æ­»ï¼Ÿ]
    
    H --> S[æ·»åŠ åˆ†å·]
    I --> T[æ£€æŸ¥æ¨¡å—å®ä¾‹åŒ–]
    J --> U[å£°æ˜å˜é‡æˆ–æ£€æŸ¥æ‹¼å†™]
    L --> V[è°ƒæ•´æ—¶é’Ÿé¢‘ç‡]
    M --> W[ç¡®ä¿å¤ä½æœ‰æ•ˆ]
    N --> X[è°ƒæ•´è¾“å…¥åºåˆ—]
    P --> Y[æ£€æŸ¥æœªåˆå§‹åŒ–å¯„å­˜å™¨]
    Q --> Z[æ£€æŸ¥æ—¶åºé€»è¾‘]
    R --> AA[è°ƒè¯•çŠ¶æ€æœº]
    
    S --> ZA[é‡æ–°ç¼–è¯‘]
    T --> ZA
    U --> ZA
    V --> ZA
    W --> ZA
    X --> ZA
    Y --> ZA
    Z --> ZA
    AA --> ZA
    
    ZA --> AB{é—®é¢˜è§£å†³ï¼Ÿ}
    AB -->|æ˜¯| AC[æˆåŠŸ]
    AB -->|å¦| AD[æ·»åŠ è°ƒè¯•è¯­å¥]
    
    AD --> AE[æ·»åŠ  $display]
    AD --> AF[æ·»åŠ  $monitor]
    AE --> AG[æŸ¥çœ‹è¿è¡Œæ—¶è¾“å‡º]
    AF --> AG
    AG --> AH[åˆ†æè¾“å‡ºæ—¥å¿—]
    AH --> AB
```
### 2. ä»¿çœŸé”™è¯¯

```bash
# ç¤ºä¾‹é”™è¯¯ï¼š
VCD Warning: $dumpvar ignored because previous $dumpfile was not called.
```

**è§£å†³æ–¹æ³•ï¼š**
```verilog
// åœ¨Testbenchä¸­æ·»åŠ æ³¢å½¢è®°å½•
initial begin
    $dumpfile("wave.vcd");
    $dumpvars(0, tb_module); // tb_moduleæ˜¯ä½ çš„æµ‹è¯•æ¨¡å—å
end
```

### 3. åŠŸèƒ½é”™è¯¯ï¼ˆæ³¢å½¢ä¸æ­£ç¡®ï¼‰

**è°ƒè¯•æŠ€å·§ï¼š**
```verilog
// 1. æ·»åŠ è°ƒè¯•è¾“å‡º
always @(posedge clk) begin
    $display("Time=%0t, wr_ptr=%h, rd_ptr=%h, full=%b, empty=%b", 
             $time, wr_ptr, rd_ptr, full, empty);
end

// 2. ä½¿ç”¨æ–­è¨€
always @(posedge clk) begin
    if (full && wr_en) begin
        $error("Write attempted when FIFO is full!");
        $finish;
    end
end

// 3. å…³é”®ä¿¡å·ç›‘æ§
initial begin
    $monitor("Time=%0t: data_in=%h, data_out=%h", $time, data_in, data_out);
end
```

## è‡ªåŠ¨åŒ–è„šæœ¬ç¤ºä¾‹

### run_fifo.sh
```bash
#!/bin/bash

# FIFOè‡ªåŠ¨åŒ–æµ‹è¯•è„šæœ¬
echo "Starting FIFO test..."

# æ¸…ç†æ—§æ–‡ä»¶
rm -f sim.out wave.vcd

# é™æ€æ£€æŸ¥
echo "Running Verilator linting..."
verilator --lint-only -Wall fifo.v

# ç¼–è¯‘
echo "Compiling with Icarus Verilog..."
iverilog -o sim.out fifo.v tb_fifo.v

# ä»¿çœŸ
echo "Running simulation..."
vvp sim.out -lxt2

# æŸ¥çœ‹æ³¢å½¢
echo "Opening waveform..."
gtkwave wave.vcd fifo.gtkw &
```

### ä½¿ç”¨è¯´æ˜
```bash
# 1. åˆ›å»ºè„šæœ¬
nano run_fifo.sh

# 2. ç²˜è´´ä¸Šè¿°å†…å®¹
# 3. æ·»åŠ æ‰§è¡Œæƒé™
chmod +x run_fifo.sh

# 4. è¿è¡Œ
./run_fifo.sh
```

## é«˜çº§è°ƒè¯•æŠ€å·§

### 1. åˆ†æ¨¡å—è°ƒè¯•
```bash
# åªç¼–è¯‘ç‰¹å®šæ¨¡å—
iverilog -o module_test -DDEBUG_MODULE module.v tb_module.v
```

### 2. æ¡ä»¶ç¼–è¯‘
```verilog
`ifdef DEBUG
    $display("Debug info: value = %h", signal);
`endif
```

### 3. æ³¢å½¢æ¯”è¾ƒ
```bash
# ç”Ÿæˆå‚è€ƒæ³¢å½¢
vvp golden_sim

# ç”Ÿæˆæµ‹è¯•æ³¢å½¢
vvp test_sim

# æ¯”è¾ƒæ³¢å½¢
vcddiff golden_wave.vcd test_wave.vcd
```

### 4. æ€§èƒ½åˆ†æ
```bash
# ä½¿ç”¨Valgrindè¿›è¡Œæ€§èƒ½åˆ†æ
iverilog -o sim.out design.v tb_design.v
valgrind --tool=callgrind vvp sim.out
kcachegrind callgrind.out.*
```
## å¸¸ç”¨è°ƒè¯•å‘½ä»¤å‚è€ƒ

| å‘½ä»¤ | åŠŸèƒ½ | ç¤ºä¾‹ |
|------|------|------|
| `$display` | æ‰“å°ä¿¡æ¯ | `$display("Value = %d", data);` |
| `$monitor` | ç›‘æ§å˜é‡å˜åŒ– | `$monitor("Time=%t clk=%b", $time, clk);` |
| `$dumpfile` | æŒ‡å®šæ³¢å½¢æ–‡ä»¶ | `$dumpfile("wave.vcd");` |
| `$dumpvars` | æŒ‡å®šè®°å½•å˜é‡ | `$dumpvars(0, tb_module);` |
| `$random` | ç”Ÿæˆéšæœºæ•° | `data = $random % 256;` |
| `$finish` | ç»“æŸä»¿çœŸ | `$finish;` |
| `$stop` | æš‚åœä»¿çœŸ | `$stop;` |

## ç¯å¢ƒé…ç½®å»ºè®®

### .bashrc åˆ«åè®¾ç½®
```bash
# æ·»åŠ ä»¥ä¸‹å†…å®¹åˆ° ~/.bashrc
alias vsim='vvp -n'
alias vwave='gtkwave wave.vcd'
alias vlint='verilator --lint-only -Wall'
alias vcomp='iverilog -o sim.out'

# ä½¿ç”¨ç¤ºä¾‹ï¼š
# vlint design.v
# vcomp design.v tb.v
# vsim sim.out
# vwave
```


- ä½¿ç”¨å¼€æºå·¥å…·é“¾å®Œå…¨è¶³å¤Ÿï¼Œä½ å·²å®‰è£…çš„Icarus Verilog + Verilator + GTKWaveç»„åˆå¯ä»¥å®Œç¾å®Œæˆä»¿çœŸã€æ³¢å½¢æŸ¥çœ‹å’ŒåŠŸèƒ½éªŒè¯ã€‚å¦‚æœéœ€è¦å®é™…ç¡¬ä»¶æµ‹è¯•ï¼Œå†è€ƒè™‘è´­ä¹°iCE40å¼€å‘æ¿
- é€šè¿‡è¿™äº›å·¥å…·å’ŒæŠ€å·§ï¼Œä½ å¯ä»¥é«˜æ•ˆåœ°ç¼–è¯‘ã€è°ƒè¯•å’ŒéªŒè¯ä½ çš„è®¾è®¡ã€‚é‡åˆ°é—®é¢˜æ—¶ï¼ŒæŒ‰ç…§æµç¨‹å›¾é€æ­¥æ’æŸ¥ï¼Œç»“åˆè°ƒè¯•è¾“å‡ºå’Œæ³¢å½¢åˆ†æï¼Œå¤§å¤šæ•°é—®é¢˜éƒ½èƒ½å¿«é€Ÿå®šä½å¹¶è§£å†³ã€‚