# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# File: C:\Users\Shaun\Documents\2020 University\COMPSYS 305\Project files\FPGA-Flappy-Bird\src\DE0_pin_assignments.csv
# Generated on: Sat May 30 14:56:35 2020

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
blue_out,Output,PIN_K21,6,B6_N1,PIN_K21,,,,,
clk,Input,PIN_G21,6,B6_N1,PIN_G21,,,,,
green_out,Output,PIN_J17,6,B6_N0,PIN_J17,,,,,
horiz_sync_out,Output,PIN_L21,6,B6_N1,PIN_L21,,,,,
LEDG[9],Output,PIN_B1,1,B1_N0,PIN_B1,,,,,
LEDG[8],Output,PIN_B2,1,B1_N0,PIN_B2,,,,,
LEDG[7],Output,PIN_C2,1,B1_N0,PIN_C2,,,,,
LEDG[6],Output,PIN_C1,1,B1_N0,PIN_C1,,,,,
LEDG[5],Output,PIN_E1,1,B1_N0,PIN_E1,,,,,
LEDG[4],Output,PIN_F2,1,B1_N0,PIN_F2,,,,,
LEDG[3],Output,PIN_H1,1,B1_N1,PIN_H1,,,,,
LEDG[2],Output,PIN_J3,1,B1_N1,PIN_J3,,,,,
LEDG[1],Output,PIN_J2,1,B1_N1,PIN_J2,,,,,
LEDG[0],Output,PIN_J1,1,B1_N1,PIN_J1,,,,,
mouse_clk,Bidir,PIN_P22,5,B5_N0,PIN_P22,,,,,
mouse_data,Bidir,PIN_P21,5,B5_N0,PIN_P21,,,,,
pb0,Input,PIN_H2,1,B1_N1,PIN_H2,,,,,
pb1,Input,PIN_G3,1,B1_N0,PIN_G3,,,,,
pb2,Input,PIN_F1,1,B1_N0,PIN_F1,,,,,
red_out,Output,PIN_H17,6,B6_N0,PIN_H17,,,,,
seg0[6],Output,PIN_F13,7,B7_N1,PIN_F13,,,,,
seg0[5],Output,PIN_F12,7,B7_N1,PIN_F12,,,,,
seg0[4],Output,PIN_G12,7,B7_N1,PIN_G12,,,,,
seg0[3],Output,PIN_H13,7,B7_N1,PIN_H13,,,,,
seg0[2],Output,PIN_H12,7,B7_N1,PIN_H12,,,,,
seg0[1],Output,PIN_F11,7,B7_N1,PIN_F11,,,,,
seg0[0],Output,PIN_E11,7,B7_N1,PIN_E11,,,,,
seg0_dec,Output,PIN_D13,7,B7_N1,PIN_D13,,,,,
seg1[6],Output,PIN_A15,7,B7_N1,PIN_A15,,,,,
seg1[5],Output,PIN_E14,7,B7_N1,PIN_E14,,,,,
seg1[4],Output,PIN_B14,7,B7_N1,PIN_B14,,,,,
seg1[3],Output,PIN_A14,7,B7_N1,PIN_A14,,,,,
seg1[2],Output,PIN_C13,7,B7_N1,PIN_C13,,,,,
seg1[1],Output,PIN_B13,7,B7_N1,PIN_B13,,,,,
seg1[0],Output,PIN_A13,7,B7_N1,PIN_A13,,,,,
seg1_dec,Output,PIN_B15,7,B7_N1,PIN_B15,,,,,
seg2[6],Output,PIN_F14,7,B7_N0,PIN_F14,,,,,
seg2[5],Output,PIN_B17,7,B7_N1,PIN_B17,,,,,
seg2[4],Output,PIN_A17,7,B7_N1,PIN_A17,,,,,
seg2[3],Output,PIN_E15,7,B7_N0,PIN_E15,,,,,
seg2[2],Output,PIN_B16,7,B7_N1,PIN_B16,,,,,
seg2[1],Output,PIN_A16,7,B7_N1,PIN_A16,,,,,
seg2[0],Output,PIN_D15,7,B7_N0,PIN_D15,,,,,
seg2_dec,Output,PIN_A18,7,B7_N0,PIN_A18,,,,,
seg3[6],Output,PIN_G15,7,B7_N0,PIN_G15,,,,,
seg3[5],Output,PIN_D19,7,B7_N0,PIN_D19,,,,,
seg3[4],Output,PIN_C19,7,B7_N0,PIN_C19,,,,,
seg3[3],Output,PIN_B19,7,B7_N0,PIN_B19,,,,,
seg3[2],Output,PIN_A19,7,B7_N0,PIN_A19,,,,,
seg3[1],Output,PIN_F15,7,B7_N0,PIN_F15,,,,,
seg3[0],Output,PIN_B18,7,B7_N0,PIN_B18,,,,,
seg3_dec,Output,PIN_G16,7,B7_N0,PIN_G16,,,,,
sw[9],Input,PIN_D2,1,B1_N0,PIN_D2,,,,,
sw[8],Input,PIN_E4,1,B1_N0,PIN_E4,,,,,
sw[7],Input,PIN_E3,1,B1_N0,PIN_E3,,,,,
sw[6],Input,PIN_H7,1,B1_N0,PIN_H7,,,,,
sw[5],Input,PIN_J7,1,B1_N1,PIN_J7,,,,,
sw[4],Input,PIN_G5,1,B1_N0,PIN_G5,,,,,
sw[3],Input,PIN_G4,1,B1_N0,PIN_G4,,,,,
sw[2],Input,PIN_H6,1,B1_N0,PIN_H6,,,,,
sw[1],Input,PIN_H5,1,B1_N0,PIN_H5,,,,,
sw[0],Input,PIN_J6,1,B1_N0,PIN_J6,,,,,
vert_sync_out,Output,PIN_L22,6,B6_N1,PIN_L22,,,,,
