m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
valu
Z0 !s110 1668713152
!i10b 1
!s100 CFHDdPz76;:V]XTE:DbMf0
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
I4FQXNz=UB<M:L5Uh?l^7_3
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dD:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor
w1668709234
8D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/alu.v
FD:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/alu.v
!i122 217
L0 2 93
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1668713152.000000
!s107 D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/alu.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/alu.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vbuffer
Z8 !s110 1668713154
!i10b 1
!s100 JXcg<5d3`bgkC`9h:>b6Q2
R1
IC4EcB:I`5QKbajKSc]6[a1
R2
R3
w1668684671
8D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v
FD:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v
!i122 227
Z9 L0 2 24
R4
r1
!s85 0
31
Z10 !s108 1668713154.000000
!s107 D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v|
!i113 1
R6
R7
vcontrol_unit
R0
!i10b 1
!s100 VjD8IE?odNFUfT^c4N2]Y2
R1
Ii4^P7><jU<NO:@=Yd11Yj3
R2
R3
w1668697506
8D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v
FD:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v
!i122 218
L0 1 56
R4
r1
!s85 0
31
R5
!s107 D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v|
!i113 1
R6
R7
vdata_stack_memory
Z11 !s110 1668713153
!i10b 1
!s100 ?G?8?bXZe1BLYCmLYb2]92
R1
I>1oVLQ2Ln@UIL=<Y_IGVP3
R2
R3
w1668713050
8D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/data_stack_memory.v
FD:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/data_stack_memory.v
!i122 221
L0 1 31
R4
r1
!s85 0
31
Z12 !s108 1668713153.000000
!s107 D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/data_stack_memory.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/data_stack_memory.v|
!i113 1
R6
R7
vdecode_ciruit
R8
!i10b 1
!s100 1>;WVIBD3V7^O>865G1Yz3
R1
IV4>Ieb;X9DbHTMn_o?BQ[1
R2
R3
w1668709483
8D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/decode_ciruit.v
FD:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/decode_ciruit.v
!i122 223
L0 2 33
R4
r1
!s85 0
31
R12
!s107 D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/decode_ciruit.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/decode_ciruit.v|
!i113 1
R6
R7
vinstruction_memory
!s110 1668713962
!i10b 1
!s100 V<=mY;[8C>Ccaf8>MPT^O0
R1
ILO<USeR9^38LZS=i1:4fC2
R2
R3
w1668713955
8D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/instruction_memory.v
FD:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/instruction_memory.v
!i122 228
L0 1 34
R4
r1
!s85 0
31
!s108 1668713962.000000
!s107 D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/instruction_memory.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/instruction_memory.v|
!i113 1
R6
R7
vintegration
R11
!i10b 1
!s100 7P72PAmNa@nQIj6>=oQlf3
R1
IiaXhB`?INin@R12PJe8P00
R2
R3
w1668624755
8D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_file.v
FD:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_file.v
!i122 222
L0 1 69
R4
r1
!s85 0
31
R12
!s107 D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_file.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_file.v|
!i113 1
R6
R7
vintegration_1
!s110 1668714149
!i10b 1
!s100 3Ijc^cCU<Ha?j6DIYP45T2
R1
I7;L=k=WjDNh;H@E^1g^z?0
R2
R3
w1668714133
8D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v
FD:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v
!i122 230
L0 1 179
R4
r1
!s85 0
31
!s108 1668714149.000000
!s107 D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v|
!i113 1
R6
R7
vmux_generic
R8
!i10b 1
!s100 2I25mW3Zze]h09EB7eX>92
R1
IG:ngXhD?n`cWHDi9gZ`W82
R2
R3
Z13 w1668619815
Z14 8D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v
Z15 FD:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v
!i122 224
L0 2 10
R4
r1
!s85 0
31
R10
Z16 !s107 D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v|
Z17 !s90 -reportprogress|300|-work|work|-stats=none|D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v|
!i113 1
R6
R7
vmux_generic_2bit_selector
R8
!i10b 1
!s100 Ye4^S]QoeFk33]fd;U6jd2
R1
IKja[hK<hnKDz=B^[PGl4H0
R2
R3
R13
R14
R15
!i122 224
L0 14 10
R4
r1
!s85 0
31
R10
R16
R17
!i113 1
R6
R7
vread_file
R11
!i10b 1
!s100 h4j7<]eDSL8[SBS878mEN1
R1
IjDeWhkD4bBW839A][QXjm0
R2
R3
w1668610973
Z18 8D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v
Z19 FD:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v
!i122 220
L0 1 22
R4
r1
!s85 0
31
R5
Z20 !s107 D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v|
Z21 !s90 -reportprogress|300|-work|work|-stats=none|D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v|
!i113 1
R6
R7
vreg_array
!s110 1668610856
!i10b 1
!s100 XFkC_19hC1;a:bVDR@iQF3
R1
IOjDnTNz3@hYez;=6X2gNT0
R2
R3
w1668609348
8D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/reg_file.v
FD:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/reg_file.v
!i122 50
R9
R4
r1
!s85 0
31
!s108 1668610856.000000
!s107 D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/reg_file.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/reg_file.v|
!i113 1
R6
R7
vsign_extend
R8
!i10b 1
!s100 9MKWS80mLSD;GMeNfnjX00
R1
IB5]?n0iPc_jJHYn>Yh2lN2
R2
R3
w1668618275
8D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/sign_extend.v
FD:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/sign_extend.v
!i122 225
L0 2 8
R4
r1
!s85 0
31
R10
!s107 D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/sign_extend.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/sign_extend.v|
!i113 1
R6
R7
vtb
!s110 1668589757
!i10b 1
!s100 ;B`MlJF:Yem0<g>84Mg293
R1
I@_@K>SOn;G?89zSS7o=EY2
R2
R3
w1668589752
R18
R19
!i122 23
L0 13 27
R4
r1
!s85 0
31
!s108 1668589757.000000
R20
R21
!i113 1
R6
R7
