________________________________________________________________________
                         Toro - A VPR Front-End                         
       (c) Copyright 2012-2013 Texas Instruments (under GNU GPL)        
________________________________________________________________________
Command is '/vobs/cpp/warpcore/toro/bin.linux_x86_64/toro vpr_tseng_fabric_connections.options'.
Pre-processing...
Reading xml file 'k4_N8_soft_logic_only.xml'...
Reading fabric file 'tseng.4.fabric'...
Reading blif file 'tseng.4.blif'...
Validating architecture file ...
Validating circuit file 'top'...
Processing...
Opening VPR interface...
Exporting architecture spec to VPR...
Exporting fabric model to VPR...
[vpr] Building complex block graph.
[vpr] WARNING(1): io[0].clock[0] unconnected pin in architecture.
[vpr] Swept away 0 nets with no fanout.
[vpr] Removed 0 LUT buffers.
[vpr] BLIF circuit stats:
[vpr] 	0 LUTs of size 0
[vpr] 	0 LUTs of size 1
[vpr] 	132 LUTs of size 2
[vpr] 	283 LUTs of size 3
[vpr] 	631 LUTs of size 4
[vpr] 	52 of type input
[vpr] 	122 of type output
[vpr] 	385 of type latch
[vpr] 	1046 of type names
Executing VPR interface...
[vpr] Initialize packing.
[vpr] Begin packing 'tseng.4.blif'.
[vpr] 
[vpr] After removing unused inputs...
[vpr] 	total blocks: 1605, total nets: 1483, total inputs: 52, total outputs: 122
[vpr] Begin prepacking.
[vpr] Finish prepacking.
[vpr] Using inter-cluster delay: 8.3684e-10
[vpr] 
[vpr] SDC file 'vpr_tseng_fabric_connections.vpr.sdc' blank or not found.
[vpr] 
[vpr] Defaulting to: constrain all 0 inputs and 0 outputs on the netlist clock.
[vpr] Optimize this clock to run as fast as possible.
[vpr] Not enough resources expand FPGA size to x = 2 y = 2.
[vpr] Complex block 0: cb.n_n3184, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 1: cb.n_n3466, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 2: cb.n_n3229, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 3: cb.n_n3016, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 3 y = 3.
[vpr] Complex block 4: cb.n_n3519, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 5: cb.[2264], type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 6: cb.n_n3755, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Complex block 7: cb.n_n3015, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 8: cb.[907], type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 4 y = 4.
[vpr] Complex block 9: cb.n_n4267, type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 10: cb.n_n3292, type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 11: cb.n_n3725, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 12: cb.n_n3592, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 13: cb.n_n3235, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 14: cb.n_n3987, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 15: cb.n_n3913, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 5 y = 5.
[vpr] Complex block 16: cb.n_n3444, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 17: cb.n_n132, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 18: cb.n_n3817, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 19: cb.n_n128, type: clb
[vpr] 	...............................................
[vpr] Passed route at end.
[vpr] Complex block 20: cb.n_n3813, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 21: cb.n_n4011, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 22: cb.[1580], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 23: cb.nak3_17, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 24: cb.[6374], type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 6 y = 6.
[vpr] Complex block 25: cb.[936], type: clb
[vpr] 	...................................
[vpr] Passed route at end.
[vpr] Complex block 26: cb.[1492], type: clb
[vpr] 	............................................
[vpr] Passed route at end.
[vpr] Complex block 27: cb.n_n4228, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 28: cb.n_n3375, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 29: cb.n_n3582, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 30: cb.n_n4276, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 31: cb.n_n4140, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 32: cb.n_n3526, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 33: cb.[1898], type: clb
[vpr] 	.................
[vpr] Passed route at end.
[vpr] Complex block 34: cb.n_n3049, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 35: cb.n_n4367, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 7 y = 7.
[vpr] Complex block 36: cb.[6275], type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 37: cb.n_n3701, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 38: cb.n_n3530, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 39: cb.n_n3374, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 40: cb.n_n3033, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 41: cb.n_n4094, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 42: cb.n_n4121, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 43: cb.n_n3459, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Complex block 44: cb.[6295], type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 45: cb.n_n3981, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 46: cb.[2174], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 47: cb.n_n3399, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 48: cb.n_n4081, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 8 y = 8.
[vpr] Complex block 49: cb.n_n3538, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 50: cb.[2183], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 51: cb.[1901], type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 52: cb.[2190], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 53: cb.[2191], type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 54: cb.n_n3289, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 55: cb.n_n3552, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 56: cb.n_n3308, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 57: cb.n_n3058, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 58: cb.n_n3147, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 59: cb.n_n3110, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 60: cb.n_n3031, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 61: cb.[2047], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 62: cb.n_n3010, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 63: cb.n_n3236, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 9 y = 9.
[vpr] Complex block 64: cb.n_n3166, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 65: cb.[6312], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 66: cb.[1903], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 67: cb.[1905], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 68: cb.[1904], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 69: cb.n_n4359, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 70: cb.n_n4046, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 71: cb.n_n3579, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 72: cb.n_n3296, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 73: cb.n_n3680, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 74: cb.n_n3693, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 75: cb.n_n3309, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 76: cb.n_n3500, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 77: cb.[1633], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 78: cb.n_n3406, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 79: cb.[6366], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 80: cb.n_n3508, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 81: cb.preset, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 10 y = 10.
[vpr] Complex block 82: cb.n_n3791, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 83: cb.[1773], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 84: cb.[1780], type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 85: cb.[1402], type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 86: cb.[1173], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 87: cb.preset_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 88: cb.tin_pready_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 89: cb.n_n4234, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 90: cb.n_n4300, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 91: cb.n_n3134, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 92: cb.n_n3677, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 93: cb.n_n3068, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 94: cb.n_n3430, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 95: cb.n_n3392, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 96: cb.n_n3732, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 97: cb.n_n4317, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 98: cb.n_n3106, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 99: cb.n_n3077, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 100: cb.n_n3343, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 101: cb.n_n3011, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 102: cb.n_n3329, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 11 y = 11.
[vpr] Complex block 103: cb.n_n4307, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 104: cb.n_n3721, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 105: cb.n_n3762, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 106: cb.n_n3096, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 107: cb.n_n3547, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 108: cb.n_n3200, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 109: cb.n_n3727, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 110: cb.n_n3523, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 111: cb.n_n4134, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 112: cb.n_n3088, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 113: cb.n_n3515, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 114: cb.n_n3881, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 115: cb.n_n3711, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 116: cb.n_n3269, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 117: cb.n_n4370, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 118: cb.n_n3435, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 119: cb.n_n3629, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 120: cb.n_n3402, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 121: cb.n_n3735, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 122: cb.n_n3686, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 123: cb.n_n3983, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 12 y = 12.
[vpr] Complex block 124: cb.n_n3127, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 125: cb.n_n3904, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 126: cb.n_n3318, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 127: cb.n_n3275, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 128: cb.[1021], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 129: cb.[1283], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 130: cb.[6325], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 131: cb.[2166], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 132: cb.[2162], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 133: cb.[1707], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 134: cb.tin_pv1_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 135: cb.tin_pv2_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 136: cb.tin_pv6_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 137: cb.tin_pv1_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 138: cb.tin_pv11_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 139: cb.tin_pv4_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 140: cb.tin_pv1_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 141: cb.tin_pv6_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 142: cb.tin_pv1_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 143: cb.tin_pv2_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 144: cb.tin_pv10_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 145: cb.tin_pv4_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 146: cb.tin_pv11_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 147: cb.tin_pv6_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 148: cb.tin_pv1_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 149: cb.tin_pv10_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 150: cb.tin_pv4_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 151: cb.tin_pv2_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 152: cb.tin_pv2_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 153: cb.tin_pv1_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 154: cb.tin_pv6_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 155: cb.tin_pv11_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 156: cb.tin_pv2_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 157: cb.tin_pv10_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 158: cb.tin_pv6_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 159: cb.tin_pv4_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 160: cb.tin_pv6_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 161: cb.tin_pv11_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 162: cb.tin_pv10_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 163: cb.tin_pv1_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 164: cb.tin_pv11_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 165: cb.tin_pv11_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 166: cb.tin_pv10_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 167: cb.tin_pv2_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 168: cb.tin_pv10_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 169: cb.tin_pv6_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 170: cb.tin_pv4_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 171: cb.tin_pv1_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 172: cb.tin_pv10_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 173: cb.tin_pv2_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 174: cb.tin_pv4_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 175: cb.tin_pv6_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 176: cb.tin_pv11_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 177: cb.tin_pv10_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 178: cb.tin_pv4_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 179: cb.tin_pv4_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 180: cb.tin_pv2_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 181: cb.tin_pv11_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 182: cb.out:pv14_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 183: cb.out:pv2_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 184: cb.out:pv14_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 185: cb.out:pv6_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 186: cb.out:pv3_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 187: cb.out:pv2_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 188: cb.out:pv7_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 189: cb.out:pv4_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 190: cb.out:pv8_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 191: cb.out:pv1_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 192: cb.out:pv6_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 193: cb.out:pv11_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 194: cb.out:pv5_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 195: cb.out:pv9_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 196: cb.out:pv13_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 197: cb.out:pv2_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 198: cb.out:pv6_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 199: cb.out:pv15_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 200: cb.out:pv3_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 201: cb.out:pv7_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 202: cb.out:pv4_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 203: cb.out:pv8_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 204: cb.out:pv3_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 205: cb.out:pv7_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 206: cb.out:pv1_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 207: cb.out:pv5_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 208: cb.out:pv9_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 209: cb.out:pv2_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 210: cb.out:pv6_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 211: cb.out:pv3_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 212: cb.out:pv7_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 213: cb.out:pv4_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 214: cb.out:pv10_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 215: cb.out:pv8_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 216: cb.out:pv1_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 217: cb.out:pv5_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 218: cb.out:pv9_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 219: cb.out:pv2_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 220: cb.out:pv6_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 221: cb.out:pv11_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 222: cb.out:pv3_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 223: cb.out:pv12_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 224: cb.out:pv14_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 225: cb.out:pv7_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 226: cb.out:pv10_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 227: cb.out:pready_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 228: cb.out:pv4_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 229: cb.out:pv8_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 230: cb.out:pv11_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 231: cb.out:pv13_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 232: cb.out:pv1_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 233: cb.out:pv4_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 234: cb.out:pv5_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 235: cb.out:pv8_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 236: cb.out:pv11_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 237: cb.out:pv9_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 238: cb.out:pv13_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 239: cb.out:pv15_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 240: cb.out:pv1_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 241: cb.out:pv12_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 242: cb.out:pv5_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 243: cb.out:pv10_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 244: cb.out:pv9_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 245: cb.out:pv10_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 246: cb.out:pv12_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 247: cb.out:pv14_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 248: cb.out:pv2_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 249: cb.out:pv2_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 250: cb.out:pv6_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 251: cb.out:pv13_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 252: cb.out:pv11_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 253: cb.out:pv11_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 254: cb.out:pv13_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 255: cb.out:pv6_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 256: cb.out:pv15_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 257: cb.out:pv3_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 258: cb.out:pv15_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 259: cb.out:pv7_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 260: cb.out:pv10_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 261: cb.out:pv3_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 262: cb.out:pv12_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 263: cb.out:pv14_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 264: cb.out:pv4_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 265: cb.out:pv10_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 266: cb.out:pv8_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 267: cb.out:pv7_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 268: cb.out:pv11_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 269: cb.out:pv13_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 270: cb.out:pv12_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 271: cb.out:pv15_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 272: cb.out:pv1_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 273: cb.out:pv14_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 274: cb.out:pv5_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 275: cb.out:pv9_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 276: cb.out:pv8_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 277: cb.out:pv12_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 278: cb.out:pv10_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 279: cb.out:pv4_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 280: cb.out:pv14_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 281: cb.out:pv11_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 282: cb.out:pv13_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 283: cb.out:pv12_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 284: cb.out:pv2_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 285: cb.out:pv10_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 286: cb.out:pv1_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 287: cb.out:pv6_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 288: cb.out:pv9_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 289: cb.out:pv13_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 290: cb.out:pv15_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 291: cb.out:pv3_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 292: cb.out:pv7_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 293: cb.out:pv15_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 294: cb.out:pv12_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 295: cb.out:pv14_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 296: cb.out:pv4_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 297: cb.out:pv8_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 298: cb.out:pv15_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 299: cb.out:pv1_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 300: cb.out:pv5_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 301: cb.out:pv9_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 302: cb.out:pv5_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 303: cb.pv14_3_3_, type: clb
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 304: cb.out:pdn, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 305: cb.pclk, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] 	<EMPTY>: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
[vpr] 	io: # blocks: 174, average # input + clock pins used: 0.701149, average # output pins used: 0.298851
[vpr] 	clb: # blocks: 132, average # input + clock pins used: 12.1364, average # output pins used: 4.20455
[vpr] Absorbed logical nets 876 out of 1483 nets, 607 nets not absorbed.
[vpr] 
[vpr] Netlist conversion complete.
[vpr] 
[vpr] Packing completed.
[vpr] Begin parsing packed FPGA netlist file.
[vpr] Finished parsing packed FPGA netlist file.
[vpr] Netlist generated from file 'vpr_tseng_fabric_connections.vpr.net'.
[vpr] 
[vpr] Netlist num_nets: 607
[vpr] Netlist num_blocks: 306
[vpr] Netlist <EMPTY> blocks: 0.
[vpr] Netlist clb blocks: 132.
[vpr] Netlist inputs pins: 52
[vpr] Netlist output pins: 122
[vpr] 
[vpr] Auto-sizing FPGA at x = 17 y = 17
[vpr] Auto-sizing FPGA at x = 9 y = 9
[vpr] Auto-sizing FPGA at x = 13 y = 13
[vpr] Auto-sizing FPGA at x = 11 y = 11
[vpr] Auto-sizing FPGA at x = 12 y = 12
[vpr] Auto-sizing FPGA at x = 11 y = 11
[vpr] FPGA auto-sized to x = 12 y = 12
[vpr] The circuit will be mapped into a 12 x 12 array of clbs.
[vpr] 
[vpr] Resource usage...
[vpr] 	Netlist      0	blocks of type: <EMPTY>
[vpr] 	Architecture 4	blocks of type: <EMPTY>
[vpr] 	Netlist      174	blocks of type: io
[vpr] 	Architecture 384	blocks of type: io
[vpr] 	Netlist      132	blocks of type: clb
[vpr] 	Architecture 144	blocks of type: clb
[vpr] 
[vpr] Overriding architecture connection blocks based on fabric connection blocks...
[vpr] 
[vpr] There are 1603 point to point connections in this circuit.
[vpr] 
[vpr] Initial placement cost: 0.996876 bb_cost: 86.3798 td_cost: 1.67324e-07 delay_cost: 4.78391e-07
[vpr] 
[vpr] ------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
[vpr]       T    Cost Av BB Cost Av TD Cost Av Tot Del P to P Del   d_max Ac Rate Std Dev R limit    Exp Tot Moves  Alpha
[vpr] ------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
[vpr] 0.13341 1.00135    87.3901 1.6295e-07 4.7758e-07 2.9843e-10  7.5509  0.9961  0.0143 13.0000  1.000     20616  0.500
[vpr] 0.06671 0.98191    87.0445 1.5221e-07 4.7711e-07 2.9818e-10  8.0978  0.9921  0.0149 13.0000  1.000     41232  0.500
[vpr] 0.03335 0.99565    86.9013 1.6328e-07 4.7425e-07 2.9865e-10  7.4141  0.9806  0.0139 13.0000  1.000     61848  0.500
[vpr] 0.01668 1.03102    86.4492 1.6392e-07 4.7469e-07 2.8752e-10  7.2774  0.9649  0.0163 13.0000  1.000     82464  0.500
[vpr] 0.00834 0.97631    84.8250 1.5568e-07 4.6857e-07 2.989e-10   7.6876  0.9316  0.0149 13.0000  1.000    103080  0.900
[vpr] 0.00750 0.98403    84.4592 1.4688e-07 4.6825e-07 2.8828e-10  8.0978  0.9239  0.0139 13.0000  1.000    123696  0.900
[vpr] 0.00675 1.00443    84.3253 1.555e-07  4.669e-07  2.8944e-10  7.4825  0.9130  0.0162 13.0000  1.000    144312  0.900
[vpr] 0.00608 0.95965    83.5846 1.5809e-07 4.6422e-07 2.9681e-10  7.4031  0.9051  0.0153 13.0000  1.000    164928  0.900
[vpr] 0.00547 1.01728    83.4843 1.5861e-07 4.6402e-07 2.8918e-10  7.2090  0.8918  0.0162 13.0000  1.000    185544  0.900
[vpr] 0.00492 1.01388    83.2092 1.5853e-07 4.6309e-07 2.8611e-10  7.2090  0.8805  0.0169 13.0000  1.000    206160  0.900
[vpr] 0.00443 0.98234    82.8317 1.5803e-07 4.6172e-07 2.879e-10   7.2774  0.8676  0.0142 13.0000  1.000    226776  0.900
[vpr] 0.00399 0.99416    82.2247 1.5311e-07 4.5962e-07 2.8875e-10  7.4141  0.8606  0.0149 13.0000  1.000    247392  0.900
[vpr] 0.00359 0.98063    81.3577 1.5328e-07 4.5748e-07 2.8602e-10  7.4141  0.8382  0.0159 13.0000  1.000    268008  0.900
[vpr] 0.00323 0.98361    80.6725 1.532e-07  4.5605e-07 2.8654e-10  7.3458  0.8227  0.0160 13.0000  1.000    288624  0.900
[vpr] 0.00291 0.98033    80.3470 1.5437e-07 4.5386e-07 2.8615e-10  7.1407  0.8033  0.0145 13.0000  1.000    309240  0.900
[vpr] 0.00262 0.98610    78.7367 1.5723e-07 4.4878e-07 2.8197e-10  6.8672  0.7751  0.0133 13.0000  1.000    329856  0.950
[vpr] 0.00249 1.00961    77.3151 1.5269e-07 4.4586e-07 2.7592e-10  6.9356  0.7527  0.0178 13.0000  1.000    350472  0.950
[vpr] 0.00236 1.00418    77.9127 1.5828e-07 4.46e-07   2.7958e-10  6.6621  0.7500  0.0158 13.0000  1.000    371088  0.950
[vpr] 0.00224 0.97990    77.1290 1.4859e-07 4.4417e-07 2.8184e-10  7.2090  0.7374  0.0149 13.0000  1.000    391704  0.950
[vpr] 0.00213 0.97672    76.6457 1.4642e-07 4.4234e-07 2.8155e-10  7.2774  0.7308  0.0139 13.0000  1.000    412320  0.950
[vpr] 0.00202 0.97844    75.7248 1.4904e-07 4.401e-07  2.7613e-10  7.0723  0.7166  0.0158 13.0000  1.000    432936  0.950
[vpr] 0.00192 0.97336    75.1892 1.4862e-07 4.3838e-07 2.7366e-10  7.0039  0.7015  0.0154 13.0000  1.000    453552  0.950
[vpr] 0.00183 0.96076    74.3204 1.4631e-07 4.3501e-07 2.7894e-10  7.0723  0.6902  0.0183 13.0000  1.000    474168  0.950
[vpr] 0.00174 0.96633    74.6600 1.4701e-07 4.3537e-07 2.7489e-10  7.0039  0.6875  0.0132 13.0000  1.000    494784  0.950
[vpr] 0.00165 0.97108    73.5317 1.4766e-07 4.3423e-07 2.737e-10   6.8672  0.6657  0.0129 13.0000  1.000    515400  0.950
[vpr] 0.00157 0.98397    72.4905 1.484e-07  4.3059e-07 2.7169e-10  6.7988  0.6542  0.0166 13.0000  1.000    536016  0.950
[vpr] 0.00149 0.99557    69.1731 1.426e-07  4.1901e-07 2.6521e-10  6.7304  0.6213  0.0129 13.0000  1.000    556632  0.950
[vpr] 0.00141 0.99602    69.5786 1.4049e-07 4.2006e-07 2.6252e-10  6.8672  0.6084  0.0142 13.0000  1.000    577248  0.950
[vpr] 0.00134 0.95739    68.3543 1.3668e-07 4.1721e-07 2.6461e-10  7.0723  0.6009  0.0113 13.0000  1.000    597864  0.950
[vpr] 0.00128 0.99893    68.1187 1.4416e-07 4.1606e-07 2.6026e-10  6.5937  0.5887  0.0121 13.0000  1.000    618480  0.950
[vpr] 0.00121 0.99275    67.5628 1.4273e-07 4.1595e-07 2.6069e-10  6.6621  0.5798  0.0099 13.0000  1.000    639096  0.950
[vpr] 0.00115 0.99139    66.7367 1.401e-07  4.138e-07  2.6013e-10  6.7988  0.5612  0.0112 13.0000  1.000    659712  0.950
[vpr] 0.00109 0.99401    65.9119 1.3546e-07 4.1146e-07 2.5664e-10  6.9356  0.5473  0.0101 13.0000  1.000    680328  0.950
[vpr] 0.00104 1.00161    65.2046 1.3809e-07 4.0921e-07 2.5608e-10  6.6621  0.5362  0.0123 13.0000  1.000    700944  0.950
[vpr] 0.00099 0.99380    63.0113 1.3133e-07 4.0437e-07 2.5246e-10  6.9355  0.5075  0.0101 13.0000  1.000    721560  0.950
[vpr] 0.00094 0.97989    62.1706 1.368e-07  4.006e-07  2.525e-10   6.5827  0.5051  0.0081 13.0000  1.000    742176  0.950
[vpr] 0.00089 0.97275    61.3695 1.3336e-07 3.9865e-07 2.5101e-10  6.7304  0.4757  0.0084 13.0000  1.000    762792  0.950
[vpr] 0.00085 1.00652    61.9310 1.3718e-07 3.982e-07  2.4853e-10  6.5143  0.4732  0.0105 13.0000  1.000    783408  0.950
[vpr] 0.00080 0.97645    60.8761 1.311e-07  3.9761e-07 2.4892e-10  6.7988  0.4674  0.0107 13.0000  1.000    804024  0.950
[vpr] 0.00076 0.98622    59.6893 1.2965e-07 3.9389e-07 2.4516e-10  6.7304  0.4401  0.0077 13.0000  1.000    824640  0.950
[vpr] 0.00073 0.98836    59.2091 1.3262e-07 3.938e-07  2.4559e-10  6.5253  0.4352  0.0078 13.0000  1.000    845256  0.950
[vpr] 0.00069 0.98749    58.9767 1.2977e-07 3.9133e-07 2.4508e-10  6.4570  0.4285  0.0087 12.9375  1.036    865872  0.950
[vpr] 0.00066 1.00499    58.2517 1.1926e-07 3.9092e-07 2.4282e-10  6.4570  0.4256  0.0070 12.7882  1.124    886488  0.950
[vpr] 0.00062 0.99593    57.7695 1.0939e-07 3.9127e-07 2.441e-10   6.5253  0.4176  0.0075 12.6039  1.231    907104  0.950
[vpr] 0.00059 0.99999    56.5446 9.5081e-08 3.9046e-07 2.4167e-10  6.5253  0.3921  0.0074 12.3220  1.395    927720  0.950
[vpr] 0.00056 1.00065    55.1619 7.5094e-08 3.8744e-07 2.4175e-10  6.3886  0.3898  0.0050 11.7321  1.740    948336  0.950
[vpr] 0.00053 0.98960    55.2509 6.3034e-08 3.8903e-07 2.4308e-10  6.2519  0.3838  0.0061 11.1437  2.083    968952  0.950
[vpr] 0.00051 0.98835    54.6221 5.2571e-08 3.8661e-07 2.4226e-10  6.2519  0.3952  0.0060 10.5177  2.448    989568  0.950
[vpr] 0.00048 0.98773    53.6678 4.5222e-08 3.847e-07  2.4154e-10  6.3202  0.3822  0.0060 10.0463  2.723   1010184  0.950
[vpr] 0.00046 0.99347    53.8844 4.0537e-08 3.8573e-07 2.3889e-10  6.2519  0.3900  0.0050  9.4659  3.062   1030800  0.950
[vpr] 0.00043 0.98787    53.9586 3.8317e-08 3.8597e-07 2.3983e-10  6.1835  0.4058  0.0053  8.9929  3.337   1051416  0.950
[vpr] 0.00041 0.98896    52.8535 3.6273e-08 3.8786e-07 2.4184e-10  6.1835  0.3792  0.0046  8.6849  3.517   1072032  0.950
[vpr] 0.00039 0.99771    52.2575 3.3155e-08 3.85e-07   2.4026e-10  6.1835  0.3672  0.0052  8.1571  3.825   1092648  0.950
[vpr] 0.00037 0.99736    52.3771 3.1503e-08 3.8686e-07 2.4406e-10  6.1835  0.3880  0.0072  7.5632  4.171   1113264  0.950
[vpr] 0.00035 0.99937    50.9318 2.9315e-08 3.8231e-07 2.3962e-10  6.1835  0.3691  0.0040  7.1695  4.401   1133880  0.950
[vpr] 0.00034 0.99592    50.3299 2.8517e-08 3.8341e-07 2.3634e-10  6.1622  0.3864  0.0040  6.6611  4.698   1154496  0.950
[vpr] 0.00032 0.99314    49.7670 2.6604e-08 3.8354e-07 2.386e-10   6.1835  0.3775  0.0041  6.3043  4.906   1175112  0.950
[vpr] 0.00030 0.99216    48.8997 2.5735e-08 3.8147e-07 2.4201e-10  6.1835  0.3908  0.0041  5.9102  5.136   1195728  0.950
[vpr] 0.00029 0.99814    48.6426 2.5126e-08 3.8135e-07 2.3872e-10  6.1835  0.3789  0.0034  5.6195  5.305   1216344  0.950
[vpr] 0.00027 0.99938    48.2516 2.4482e-08 3.8084e-07 2.4056e-10  6.1835  0.3706  0.0058  5.2760  5.506   1236960  0.950
[vpr] 0.00026 1.00016    47.4717 2.3807e-08 3.7822e-07 2.3612e-10  6.1835  0.3947  0.0046  4.9098  5.719   1257576  0.950
[vpr] 0.00025 0.99633    47.3459 2.194e-08  3.7968e-07 2.3715e-10  6.2519  0.3765  0.0042  4.6873  5.849   1278192  0.950
[vpr] 0.00023 0.99630    47.2043 2.2553e-08 3.7971e-07 2.3646e-10  6.1835  0.3751  0.0048  4.3895  6.023   1298808  0.950
[vpr] 0.00022 0.99614    46.3936 2.2233e-08 3.7869e-07 2.3634e-10  6.1835  0.3570  0.0025  4.1048  6.189   1319424  0.950
[vpr] 0.00021 0.99943    46.5785 2.1642e-08 3.8048e-07 2.3518e-10  6.1835  0.3890  0.0033  3.7639  6.388   1340040  0.950
[vpr] 0.00020 0.99790    46.1227 2.1125e-08 3.7859e-07 2.3834e-10  6.1835  0.3866  0.0022  3.5718  6.500   1360656  0.950
[vpr] 0.00019 0.99604    45.8606 2.0689e-08 3.7989e-07 2.3898e-10  6.1835  0.3656  0.0033  3.3811  6.611   1381272  0.950
[vpr] 0.00018 1.00169    45.7683 2.0779e-08 3.7976e-07 2.371e-10   6.1835  0.3592  0.0022  3.1297  6.758   1401888  0.950
[vpr] 0.00017 0.99747    45.4799 2.0327e-08 3.799e-07  2.3501e-10  6.1835  0.3992  0.0018  2.8767  6.905   1422504  0.950
[vpr] 0.00016 0.99396    44.8066 1.9966e-08 3.7961e-07 2.3732e-10  6.1835  0.3823  0.0019  2.7594  6.974   1443120  0.950
[vpr] 0.00016 1.00026    44.9137 2.0127e-08 3.7803e-07 2.3744e-10  6.1835  0.3710  0.0029  2.6001  7.067   1463736  0.950
[vpr] 0.00015 0.99673    44.8621 1.9869e-08 3.784e-07  2.3582e-10  6.1835  0.3715  0.0023  2.4206  7.171   1484352  0.950
[vpr] 0.00014 0.99472    44.5987 1.945e-08  3.791e-07  2.3433e-10  6.1835  0.3472  0.0021  2.2548  7.268   1504968  0.950
[vpr] 0.00013 0.99483    44.4081 1.9447e-08 3.7768e-07 2.342e-10   6.1835  0.3466  0.0023  2.0455  7.390   1525584  0.950
[vpr] 0.00013 1.00129    44.0323 1.9237e-08 3.7927e-07 2.3476e-10  6.1835  0.3931  0.0017  1.8545  7.502   1546200  0.950
[vpr] 0.00012 0.99736    43.9683 1.9102e-08 3.7856e-07 2.3757e-10  6.1835  0.3817  0.0014  1.7676  7.552   1566816  0.950
[vpr] 0.00011 1.00080    43.7873 1.8834e-08 3.7911e-07 2.3813e-10  6.1835  0.3736  0.0019  1.6646  7.612   1587432  0.950
[vpr] 0.00011 0.99926    43.4587 1.8746e-08 3.7734e-07 2.3757e-10  6.1835  0.3510  0.0015  1.5541  7.677   1608048  0.950
[vpr] 0.00010 1.00123    43.4712 1.8643e-08 3.7772e-07 2.3446e-10  6.1835  0.3492  0.0015  1.4158  7.757   1628664  0.950
[vpr] 0.00010 0.99668    43.0961 1.8537e-08 3.7727e-07 2.3514e-10  6.1835  0.3215  0.0011  1.2873  7.832   1649280  0.950
[vpr] 0.00009 1.00114    43.0309 1.837e-08  3.7849e-07 2.3433e-10  6.1835  0.3056  0.0011  1.1348  7.921   1669896  0.950
[vpr] 0.00009 0.99931    42.8964 1.8243e-08 3.7633e-07 2.3706e-10  6.1835  0.3030  0.0015  1.0000  8.000   1690512  0.950
[vpr] 0.00008 0.99826    42.7527 1.8254e-08 3.7698e-07 2.3399e-10  6.1835  0.2802  0.0011  1.0000  8.000   1711128  0.950
[vpr] 0.00008 1.00129    42.6295 1.8246e-08 3.7632e-07 2.3621e-10  6.1835  0.2720  0.0013  1.0000  8.000   1731744  0.950
[vpr] 0.00008 0.99898    42.5012 1.8256e-08 3.7893e-07 2.3744e-10  6.1835  0.2477  0.0009  1.0000  8.000   1752360  0.950
[vpr] 0.00007 0.99915    42.4130 1.8249e-08 3.777e-07  2.3698e-10  6.1835  0.2356  0.0011  1.0000  8.000   1772976  0.950
[vpr] 0.00007 0.99742    42.2772 1.8246e-08 3.7597e-07 2.3437e-10  6.1835  0.2225  0.0010  1.0000  8.000   1793592  0.950
[vpr] 0.00007 0.99952    42.1731 1.8248e-08 3.7882e-07 2.3604e-10  6.1835  0.1971  0.0008  1.0000  8.000   1814208  0.950
[vpr] 0.00006 0.99986    42.2034 1.8252e-08 3.7953e-07 2.3514e-10  6.1835  0.1964  0.0009  1.0000  8.000   1834824  0.950
[vpr] 0.00006 1.00013    42.0832 1.8258e-08 3.7773e-07 2.3727e-10  6.1835  0.1790  0.0009  1.0000  8.000   1855440  0.950
[vpr] 0.00006 0.99783    41.9947 1.8256e-08 3.7794e-07 2.3531e-10  6.1835  0.1595  0.0010  1.0000  8.000   1876056  0.950
[vpr] 0.00005 0.99846    41.9306 1.8258e-08 3.7916e-07 2.3612e-10  6.1835  0.1525  0.0009  1.0000  8.000   1896672  0.950
[vpr] 0.00005 0.99926    41.8106 1.8255e-08 3.7878e-07 2.3651e-10  6.1835  0.1315  0.0006  1.0000  8.000   1917288  0.800
[vpr] 0.00004 0.99906    41.7059 1.8248e-08 3.8015e-07 2.38e-10    6.1835  0.0978  0.0005  1.0000  8.000   1937904  0.800
[vpr] 0.00003 0.99773    41.5676 1.8259e-08 3.789e-07  2.3715e-10  6.1835  0.0682  0.0006  1.0000  8.000   1958520  0.800
[vpr] 0.00003 0.99910    41.4884 1.8259e-08 3.7872e-07 2.3672e-10  6.1835  0.0418  0.0003  1.0000  8.000   1979136  0.800
[vpr] 0.00002 0.99960    41.4490 1.8258e-08 3.7753e-07 2.3531e-10  6.1835  0.0343  0.0002  1.0000  8.000   1999752  0.800
[vpr] 0.00002 0.99980    41.4285 1.8258e-08 3.7959e-07 2.3591e-10  6.1835  0.0283  0.0001  1.0000  8.000   2020368  0.800
[vpr] 0.00001 0.99999    41.4305 1.8258e-08 3.779e-07  2.3548e-10  6.1835  0.0262  0.0000  1.0000  8.000   2040984  0.800
[vpr] 0.00001 0.99991    41.4275 1.8258e-08 3.799e-07  2.3655e-10  6.1835  0.0283  0.0000  1.0000  8.000   2061600  0.800
[vpr] 0.00001 0.99998    41.4303 1.8259e-08 3.7694e-07 2.3843e-10  6.1835  0.0270  0.0000  1.0000  8.000   2082216  0.800
[vpr] 0.00000 0.99989    41.4279 1.8258e-08 3.7668e-07 2.3459e-10          0.0139  0.0000  1.0000  8.000   2102832
[vpr] 
[vpr] BB estimate of min-dist (placement) wire length: 4132
[vpr] bb_cost recomputed from scratch: 41.4273
[vpr] timing_cost recomputed from scratch: 1.82574e-08
[vpr] delay_cost recomputed from scratch: 3.76932e-07
[vpr] 
[vpr] Completed placement consistency check successfully.
[vpr] 
[vpr] Swaps called: 2103138
[vpr] 
[vpr] Placement estimated critical path delay: 6.18348 ns
[vpr] Placement cost: 0.999877, bb_cost: 41.4273, td_cost: 1.82574e-08, delay_cost: 3.76932e-07
[vpr] Placement total # of swap attempts: 2103138
[vpr] 	Swap reject rate: 0
[vpr] 	Swap accept rate: 0
[vpr] 	Swap abort rate: 0
[vpr] Overriding architecture connection blocks based on fabric connection blocks...
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 7667, total available wire length 13728, ratio 0.558494
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 6.36728 ns
[vpr] Successfully routed after 42 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Checking to ensure routing is legal...
[vpr] Completed routing consistency check successfully.
[vpr] 
[vpr] Serial number (magic cookie) for the routing is: -641604837
[vpr] Circuit successfully routed with a channel width factor of 44.
[vpr] 
[vpr] Average number of bends per net: 3.04125  Maximum # of bends: 64
[vpr] 
[vpr] Number of routed nets (nonglobal): 606
[vpr] Wire length results (in units of 1 clb segments)...
[vpr] 	Total wirelength: 9832, average net length: 16.2244
[vpr] 	Maximum net length: 279
[vpr] 
[vpr] Wire length results in terms of physical segments...
[vpr] 	Total wiring segments used: 2788, average wire segments per net: 4.60066
[vpr] 	Maximum segments used by a net: 81
[vpr] 	Total local nets with reserved CLB opins: 0
[vpr] 
[vpr] X - Directed channels: j max occ ave occ capacity
[vpr]                       -- ------- ------- --------
[vpr]                        0      29 19.9167       44
[vpr]                        1      32 22.1667       44
[vpr]                        2      37 27.5833       44
[vpr]                        3      38 29.4167       44
[vpr]                        4      41 31.0833       44
[vpr]                        5      41 32.0833       44
[vpr]                        6      41 31.5000       44
[vpr]                        7      40 33.8333       44
[vpr]                        8      42 35.0833       44
[vpr]                        9      42 37.5000       44
[vpr]                       10      41 32.5833       44
[vpr]                       11      39 32.0000       44
[vpr]                       12      43 35.5833       44
[vpr] Y - Directed channels: i max occ ave occ capacity
[vpr]                       -- ------- ------- --------
[vpr]                        0      41 32.4167       44
[vpr]                        1      43 32.3333       44
[vpr]                        2      43 33.9167       44
[vpr]                        3      42 35.0000       44
[vpr]                        4      41 34.5833       44
[vpr]                        5      43 35.8333       44
[vpr]                        6      44 37.2500       44
[vpr]                        7      44 33.8333       44
[vpr]                        8      42 32.0000       44
[vpr]                        9      40 29.9167       44
[vpr]                       10      40 28.3333       44
[vpr]                       11      36 25.2500       44
[vpr]                       12      42 28.3333       44
[vpr] 
[vpr] Total tracks in x-direction: 572, in y-direction: 572
[vpr] 
[vpr] Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
[vpr] 	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 2.13313e+06
[vpr] 	Total used logic block area: 1.95537e+06
[vpr] 
[vpr] Routing area (in minimum width transistor areas)...
[vpr] 	Total routing area: 668424., per logic tile: 4641.84
[vpr] 
[vpr] Segment usage by type (index): type utilization
[vpr]                                ---- -----------
[vpr]                                   0        0.65
[vpr] 
[vpr] Segment usage by length: length utilization
[vpr]                          ------ -----------
[vpr]                               4        0.65
[vpr] 
[vpr] Nets on critical path: 8 normal, 0 global.
[vpr] Total logic delay: 4.83034e-09 (s), total net delay: 1.53694e-09 (s)
[vpr] Final critical path: 6.36728 ns, f_max: 157.053 MHz
[vpr] 
[vpr] Least slack in design: -6.36728 ns
[vpr] 
Closing VPR interface...
Importing fabric model from VPR...
Importing circuit design from VPR...
Post-processing...
Writing options file 'vpr_tseng_fabric_connections.toro.snoitpo'...
Writing xml file 'vpr_tseng_fabric_connections.toro.xml'...
Writing blif file 'vpr_tseng_fabric_connections.toro.blif'...
Writing architecture file 'vpr_tseng_fabric_connections.toro.arch'...
Writing fabric file 'vpr_tseng_fabric_connections.toro.fabric'...
Writing circuit file 'vpr_tseng_fabric_connections.toro.circuit'...
Writing laff file 'vpr_tseng_fabric_connections.toro.laff'...
Exiting...
