{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701696367611 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701696367611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 18:56:07 2023 " "Processing started: Mon Dec 04 18:56:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701696367611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696367611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RiscVprocessor -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off RiscVprocessor -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696367611 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701696367801 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701696367801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_extender " "Found entity 1: Sign_extender" {  } { { "Sign_extender.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Sign_extender.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_file " "Found entity 1: Reg_file" {  } { { "Reg_file.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Reg_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/program_counter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "packages.sv 1 0 " "Found 1 design units, including 0 entities, in source file packages.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controls (SystemVerilog) " "Found design unit 1: controls (SystemVerilog)" {  } { { "packages.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/packages.sv" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3 " "Found entity 1: mux_3" {  } { { "mux_3.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/mux_3.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux_2.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/mux_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_memory " "Found entity 1: D_memory" {  } { { "memory.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/memory.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu_tb.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_tb " "Found entity 1: mem_tb" {  } { { "mem_tb.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/mem_tb.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend_tb " "Found entity 1: sign_extend_tb" {  } { { "sign_extend_tb.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/sign_extend_tb.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Regfile_tb " "Found entity 1: Regfile_tb" {  } { { "Regfile_tb.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Regfile_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_tb " "Found entity 1: reg_tb" {  } { { "reg_tb.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/reg_tb.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_tb " "Found entity 1: pc_tb" {  } { { "pc_tb.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/pc_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_3_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3_tb " "Found entity 1: mux_3_tb" {  } { { "mux_3_tb.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/mux_3_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_tb " "Found entity 1: mux_2_tb" {  } { { "mux_2_tb.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/mux_2_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file i_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I_memory " "Found entity 1: I_memory" {  } { { "I_memory.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/I_memory.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Imem_tb " "Found entity 1: Imem_tb" {  } { { "Imem_tb.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Imem_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/adder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_tb " "Found entity 1: adder_tb" {  } { { "adder_tb.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/adder_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file main_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_rom " "Found entity 1: main_rom" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_rom " "Found entity 1: alu_rom" {  } { { "alu_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu_rom.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_rom_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file main_rom_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_rom_tb " "Found entity 1: main_rom_tb" {  } { { "main_rom_tb.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_rom_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_rom_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_rom_tb " "Found entity 1: alu_rom_tb" {  } { { "alu_rom_tb.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu_rom_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/control_unit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file branch_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_rom " "Found entity 1: branch_rom" {  } { { "branch_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/branch_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_tb " "Found entity 1: control_unit_tb" {  } { { "control_unit_tb.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/control_unit_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Found entity 1: top_tb" {  } { { "top_tb.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/top_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/shifter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_tb " "Found entity 1: shifter_tb" {  } { { "shifter_tb.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/shifter_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file_3bus.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file_3bus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file_3bus " "Found entity 1: reg_file_3bus" {  } { { "reg_file_3bus.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/reg_file_3bus.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_tb " "Found entity 1: decoder_tb" {  } { { "decoder_tb.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/decoder_tb.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.sv 1 1 " "Found 1 design units, including 1 entities, in source file bus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "bus.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/bus.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file bus_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus_tb " "Found entity 1: bus_tb" {  } { { "bus_tb.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/bus_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_zero_extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_zero_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_zero_extend " "Found entity 1: sign_zero_extend" {  } { { "sign_zero_extend.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/sign_zero_extend.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_zero_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_zero_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_zero_tb " "Found entity 1: sign_zero_tb" {  } { { "sign_zero_tb.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/sign_zero_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/bin2bcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_bin2bcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_bin2bcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_bin2bcd " "Found entity 1: tb_bin2bcd" {  } { { "tb_bin2bcd.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/tb_bin2bcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ss.sv 1 1 " "Found 1 design units, including 1 entities, in source file ss.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ss " "Found entity 1: ss" {  } { { "ss.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/ss.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/clk_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696373970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696373970 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701696374001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:clk_div " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:clk_div\"" {  } { { "Top.sv" "clk_div" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701696374001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd bin2bcd:unit1 " "Elaborating entity \"bin2bcd\" for hierarchy \"bin2bcd:unit1\"" {  } { { "Top.sv" "unit1" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701696374001 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.sv(11) " "Verilog HDL assignment warning at bin2bcd.sv(11): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/bin2bcd.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701696374001 "|bin2bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.sv(12) " "Verilog HDL assignment warning at bin2bcd.sv(12): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/bin2bcd.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701696374001 "|bin2bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.sv(13) " "Verilog HDL assignment warning at bin2bcd.sv(13): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/bin2bcd.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701696374001 "|bin2bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.sv(14) " "Verilog HDL assignment warning at bin2bcd.sv(14): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/bin2bcd.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701696374001 "|bin2bcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ss ss:segment0 " "Elaborating entity \"ss\" for hierarchy \"ss:segment0\"" {  } { { "Top.sv" "segment0" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701696374011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:PC " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:PC\"" {  } { { "Top.sv" "PC" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701696374011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:Adder1 " "Elaborating entity \"adder\" for hierarchy \"adder:Adder1\"" {  } { { "Top.sv" "Adder1" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701696374011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:Shift_Left_1 " "Elaborating entity \"shifter\" for hierarchy \"shifter:Shift_Left_1\"" {  } { { "Top.sv" "Shift_Left_1" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701696374011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 mux_2:PC_Source " "Elaborating entity \"mux_2\" for hierarchy \"mux_2:PC_Source\"" {  } { { "Top.sv" "PC_Source" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701696374011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I_memory I_memory:I_mem " "Elaborating entity \"I_memory\" for hierarchy \"I_memory:I_mem\"" {  } { { "Top.sv" "I_mem" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701696374011 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Imem\[8..1023\] 0 I_memory.sv(17) " "Net \"Imem\[8..1023\]\" at I_memory.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "I_memory.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/I_memory.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374021 "|Top|I_memory:I_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file_3bus reg_file_3bus:Register_File " "Elaborating entity \"reg_file_3bus\" for hierarchy \"reg_file_3bus:Register_File\"" {  } { { "Top.sv" "Register_File" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701696374021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder reg_file_3bus:Register_File\|decoder:dec_a1 " "Elaborating entity \"decoder\" for hierarchy \"reg_file_3bus:Register_File\|decoder:dec_a1\"" {  } { { "reg_file_3bus.sv" "dec_a1" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/reg_file_3bus.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701696374021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register reg_file_3bus:Register_File\|register:REGISTERS\[1\].Reg " "Elaborating entity \"register\" for hierarchy \"reg_file_3bus:Register_File\|register:REGISTERS\[1\].Reg\"" {  } { { "reg_file_3bus.sv" "REGISTERS\[1\].Reg" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/reg_file_3bus.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701696374031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus reg_file_3bus:Register_File\|bus:Bus_1 " "Elaborating entity \"bus\" for hierarchy \"reg_file_3bus:Register_File\|bus:Bus_1\"" {  } { { "reg_file_3bus.sv" "Bus_1" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/reg_file_3bus.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701696374031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU " "Elaborating entity \"alu\" for hierarchy \"alu:ALU\"" {  } { { "Top.sv" "ALU" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701696374041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_memory D_memory:D_mem " "Elaborating entity \"D_memory\" for hierarchy \"D_memory:D_mem\"" {  } { { "Top.sv" "D_mem" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701696374041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_extender Sign_extender:Sign_Extender " "Elaborating entity \"Sign_extender\" for hierarchy \"Sign_extender:Sign_Extender\"" {  } { { "Top.sv" "Sign_Extender" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701696374041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:Control_Unit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:Control_Unit\"" {  } { { "Top.sv" "Control_Unit" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701696374041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_rom control_unit:Control_Unit\|main_rom:MAIN_ROM " "Elaborating entity \"main_rom\" for hierarchy \"control_unit:Control_Unit\|main_rom:MAIN_ROM\"" {  } { { "control_unit.sv" "MAIN_ROM" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/control_unit.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701696374041 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[2047..1940\] 0 main_rom.sv(15) " "Net \"rom\[2047..1940\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[1938..1812\] 0 main_rom.sv(15) " "Net \"rom\[1938..1812\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[1810..1764\] 0 main_rom.sv(15) " "Net \"rom\[1810..1764\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[1762..1716\] 0 main_rom.sv(15) " "Net \"rom\[1762..1716\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[1714..1684\] 0 main_rom.sv(15) " "Net \"rom\[1714..1684\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[1682..1668\] 0 main_rom.sv(15) " "Net \"rom\[1682..1668\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[1666..1636\] 0 main_rom.sv(15) " "Net \"rom\[1666..1636\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[1634..1588\] 0 main_rom.sv(15) " "Net \"rom\[1634..1588\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[1586..1556\] 0 main_rom.sv(15) " "Net \"rom\[1586..1556\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[1554..1540\] 0 main_rom.sv(15) " "Net \"rom\[1554..1540\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[1538..1428\] 0 main_rom.sv(15) " "Net \"rom\[1538..1428\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[1426..1316\] 0 main_rom.sv(15) " "Net \"rom\[1426..1316\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[1314..1300\] 0 main_rom.sv(15) " "Net \"rom\[1314..1300\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[1298..1284\] 0 main_rom.sv(15) " "Net \"rom\[1298..1284\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[1282..1252\] 0 main_rom.sv(15) " "Net \"rom\[1282..1252\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[1250..1188\] 0 main_rom.sv(15) " "Net \"rom\[1250..1188\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[1186..1172\] 0 main_rom.sv(15) " "Net \"rom\[1186..1172\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[1170..1156\] 0 main_rom.sv(15) " "Net \"rom\[1170..1156\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[1154..1124\] 0 main_rom.sv(15) " "Net \"rom\[1154..1124\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[1122..1076\] 0 main_rom.sv(15) " "Net \"rom\[1122..1076\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[1074..1060\] 0 main_rom.sv(15) " "Net \"rom\[1074..1060\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[1058..1044\] 0 main_rom.sv(15) " "Net \"rom\[1058..1044\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[1042..1028\] 0 main_rom.sv(15) " "Net \"rom\[1042..1028\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[1026..948\] 0 main_rom.sv(15) " "Net \"rom\[1026..948\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[946..916\] 0 main_rom.sv(15) " "Net \"rom\[946..916\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[914..820\] 0 main_rom.sv(15) " "Net \"rom\[914..820\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[818..788\] 0 main_rom.sv(15) " "Net \"rom\[818..788\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[786..740\] 0 main_rom.sv(15) " "Net \"rom\[786..740\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[738..692\] 0 main_rom.sv(15) " "Net \"rom\[738..692\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[690..660\] 0 main_rom.sv(15) " "Net \"rom\[690..660\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[658..644\] 0 main_rom.sv(15) " "Net \"rom\[658..644\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[642..612\] 0 main_rom.sv(15) " "Net \"rom\[642..612\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[610..564\] 0 main_rom.sv(15) " "Net \"rom\[610..564\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[562..532\] 0 main_rom.sv(15) " "Net \"rom\[562..532\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[530..516\] 0 main_rom.sv(15) " "Net \"rom\[530..516\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[514..436\] 0 main_rom.sv(15) " "Net \"rom\[514..436\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[434..404\] 0 main_rom.sv(15) " "Net \"rom\[434..404\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[402..308\] 0 main_rom.sv(15) " "Net \"rom\[402..308\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[306..292\] 0 main_rom.sv(15) " "Net \"rom\[306..292\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[290..276\] 0 main_rom.sv(15) " "Net \"rom\[290..276\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[274..260\] 0 main_rom.sv(15) " "Net \"rom\[274..260\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[258..228\] 0 main_rom.sv(15) " "Net \"rom\[258..228\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[226..180\] 0 main_rom.sv(15) " "Net \"rom\[226..180\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[178..164\] 0 main_rom.sv(15) " "Net \"rom\[178..164\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[162..148\] 0 main_rom.sv(15) " "Net \"rom\[162..148\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[146..132\] 0 main_rom.sv(15) " "Net \"rom\[146..132\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[130..100\] 0 main_rom.sv(15) " "Net \"rom\[130..100\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[98..52\] 0 main_rom.sv(15) " "Net \"rom\[98..52\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[50..36\] 0 main_rom.sv(15) " "Net \"rom\[50..36\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[34..20\] 0 main_rom.sv(15) " "Net \"rom\[34..20\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[18..4\] 0 main_rom.sv(15) " "Net \"rom\[18..4\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[2..0\] 0 main_rom.sv(15) " "Net \"rom\[2..0\]\" at main_rom.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_rom.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/main_rom.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701696374051 "|Top|control_unit:Control_Unit|main_rom:MAIN_ROM"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[31\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[31\]\" into a selector" {  } { { "Top.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[30\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[30\]\" into a selector" {  } { { "Top.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[29\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[29\]\" into a selector" {  } { { "Top.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[28\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[28\]\" into a selector" {  } { { "Top.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[27\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[27\]\" into a selector" {  } { { "Top.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[26\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[26\]\" into a selector" {  } { { "Top.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[25\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[25\]\" into a selector" {  } { { "Top.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[24\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[24\]\" into a selector" {  } { { "Top.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[23\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[23\]\" into a selector" {  } { { "Top.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[22\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[22\]\" into a selector" {  } { { "Top.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[21\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[21\]\" into a selector" {  } { { "Top.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[20\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[20\]\" into a selector" {  } { { "Top.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[19\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[19\]\" into a selector" {  } { { "Top.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[18\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[18\]\" into a selector" {  } { { "Top.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[17\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[17\]\" into a selector" {  } { { "Top.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[16\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[16\]\" into a selector" {  } { { "Top.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[15\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[15\]\" into a selector" {  } { { "Top.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[14\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[14\]\" into a selector" {  } { { "Top.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[13\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[13\]\" into a selector" {  } { { "Top.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[12\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[12\]\" into a selector" {  } { { "Top.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[11\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[11\]\" into a selector" {  } { { "Top.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[10\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[10\]\" into a selector" {  } { { "Top.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[9\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[9\]\" into a selector" {  } { { "Top.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[8\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[8\]\" into a selector" {  } { { "Top.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[7\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[7\]\" into a selector" {  } { { "Top.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[6\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[6\]\" into a selector" {  } { { "Top.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[5\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[5\]\" into a selector" {  } { { "Top.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[4\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[4\]\" into a selector" {  } { { "Top.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[3\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[3\]\" into a selector" {  } { { "Top.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[2\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[2\]\" into a selector" {  } { { "Top.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[1\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[1\]\" into a selector" {  } { { "Top.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[0\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_2\|bus_out\[0\]\" into a selector" {  } { { "Top.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 73 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[31\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[31\]\" into a selector" {  } { { "alu.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[30\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[30\]\" into a selector" {  } { { "alu.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[29\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[29\]\" into a selector" {  } { { "alu.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[28\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[28\]\" into a selector" {  } { { "alu.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[27\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[27\]\" into a selector" {  } { { "alu.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[26\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[26\]\" into a selector" {  } { { "alu.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[25\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[25\]\" into a selector" {  } { { "alu.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[24\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[24\]\" into a selector" {  } { { "alu.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[23\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[23\]\" into a selector" {  } { { "alu.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[22\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[22\]\" into a selector" {  } { { "alu.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[21\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[21\]\" into a selector" {  } { { "alu.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[20\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[20\]\" into a selector" {  } { { "alu.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[19\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[19\]\" into a selector" {  } { { "alu.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[18\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[18\]\" into a selector" {  } { { "alu.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[17\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[17\]\" into a selector" {  } { { "alu.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[16\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[16\]\" into a selector" {  } { { "alu.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[15\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[15\]\" into a selector" {  } { { "alu.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[14\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[14\]\" into a selector" {  } { { "alu.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[13\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[13\]\" into a selector" {  } { { "alu.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[12\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[12\]\" into a selector" {  } { { "alu.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[11\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[11\]\" into a selector" {  } { { "alu.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[10\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[10\]\" into a selector" {  } { { "alu.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[9\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[9\]\" into a selector" {  } { { "alu.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[8\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[8\]\" into a selector" {  } { { "alu.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[7\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[7\]\" into a selector" {  } { { "alu.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[6\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[6\]\" into a selector" {  } { { "alu.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[5\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[5\]\" into a selector" {  } { { "alu.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[4\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[4\]\" into a selector" {  } { { "alu.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[3\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[3\]\" into a selector" {  } { { "alu.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[2\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[2\]\" into a selector" {  } { { "alu.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[1\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[1\]\" into a selector" {  } { { "alu.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[0\]\" " "Converted tri-state node \"reg_file_3bus:Register_File\|bus:Bus_1\|bus_out\[0\]\" into a selector" {  } { { "alu.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1701696374332 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1701696374332 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "D_memory:D_mem\|mem " "RAM logic \"D_memory:D_mem\|mem\" is uninferred due to asynchronous read logic" {  } { { "memory.sv" "mem" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/memory.sv" 23 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1701696375405 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1701696375405 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "alu:ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"alu:ALU\|Mult0\"" {  } { { "alu.sv" "Mult0" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701696377260 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701696377260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"alu:ALU\|lpm_mult:Mult0\"" {  } { { "alu.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701696377280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:ALU\|lpm_mult:Mult0 " "Instantiated megafunction \"alu:ALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701696377280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701696377280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701696377280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701696377280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701696377280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701696377280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701696377280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701696377280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701696377280 ""}  } { { "alu.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701696377280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701696377310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696377310 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:ALU\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"alu:ALU\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_modelsim/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv" 36 -1 0 } } { "Top.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 260 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701696377390 "|Top|alu:ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:ALU\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"alu:ALU\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_modelsim/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/alu.sv" 36 -1 0 } } { "Top.sv" "" { Text "D:/ACA semester 5/Digital System Design/Processor Design/Final Design files/Top.sv" 260 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701696377390 "|Top|alu:ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1701696377390 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1701696377390 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701696378409 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1701696378439 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1701696378439 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701696381249 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "404 " "404 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701696384479 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701696385042 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701696385042 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8136 " "Implemented 8136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701696385470 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701696385470 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8054 " "Implemented 8054 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701696385470 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1701696385470 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701696385470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 128 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 128 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701696385501 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 18:56:25 2023 " "Processing ended: Mon Dec 04 18:56:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701696385501 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701696385501 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701696385501 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701696385501 ""}
