#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x559cd6cd8840 .scope module, "alu_tb" "alu_tb" 2 3;
 .timescale -9 -11;
v0x559cd6d06e30_0 .var/i "errores", 31 0;
v0x559cd6d06f30_0 .var "t_A", 3 0;
v0x559cd6d06ff0_0 .var "t_B", 3 0;
v0x559cd6d07090_0 .var "t_L", 0 0;
v0x559cd6d07130_0 .var "t_Op", 1 0;
v0x559cd6d071f0_0 .net "t_R", 3 0, L_0x559cd6d0ba10;  1 drivers
v0x559cd6d072b0_0 .net "t_c", 0 0, L_0x559cd6d0b080;  1 drivers
v0x559cd6d07350_0 .net "t_s", 0 0, L_0x559cd6d0bd70;  1 drivers
v0x559cd6d073f0_0 .net "t_z", 0 0, L_0x559cd6d0be90;  1 drivers
S_0x559cd6cc37a0 .scope task, "check" "check" 2 46, 2 46 0, S_0x559cd6cd8840;
 .timescale -9 -11;
v0x559cd6cc63e0_0 .var "flag_carry", 0 0;
v0x559cd6ccaf60_0 .var "flag_sign", 0 0;
v0x559cd6cf7f10_0 .var "flag_zero", 0 0;
v0x559cd6cf7fb0_0 .var "result", 4 0;
TD_alu_tb.check ;
    %load/vec4 v0x559cd6d07090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x559cd6d07130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %vpi_call 2 58 "$display", "ERROR. Valor no esperado para t_Op: %b", v0x559cd6d07130_0 {0 0 0};
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x559cd6d06f30_0;
    %load/vec4 v0x559cd6d06ff0_0;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x559cd6cf7fb0_0, 4, 4;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0x559cd6d06f30_0;
    %load/vec4 v0x559cd6d06ff0_0;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x559cd6cf7fb0_0, 4, 4;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x559cd6d06f30_0;
    %load/vec4 v0x559cd6d06ff0_0;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x559cd6cf7fb0_0, 4, 4;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x559cd6d06f30_0;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x559cd6cf7fb0_0, 4, 4;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x559cd6cc63e0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x559cd6ccaf60_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x559cd6d07130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %vpi_call 2 70 "$display", "ERROR. Valor no esperado para t_Op: %b", v0x559cd6d07130_0 {0 0 0};
    %jmp T_0.13;
T_0.8 ;
    %load/vec4 v0x559cd6d06f30_0;
    %pad/u 5;
    %load/vec4 v0x559cd6d06ff0_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x559cd6cf7fb0_0, 0, 5;
    %jmp T_0.13;
T_0.9 ;
    %load/vec4 v0x559cd6d06f30_0;
    %pad/u 5;
    %load/vec4 v0x559cd6d06ff0_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %add;
    %store/vec4 v0x559cd6cf7fb0_0, 0, 5;
    %jmp T_0.13;
T_0.10 ;
    %load/vec4 v0x559cd6d06ff0_0;
    %pad/u 5;
    %addi 1, 0, 5;
    %store/vec4 v0x559cd6cf7fb0_0, 0, 5;
    %jmp T_0.13;
T_0.11 ;
    %load/vec4 v0x559cd6d06ff0_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %store/vec4 v0x559cd6cf7fb0_0, 0, 5;
    %jmp T_0.13;
T_0.13 ;
    %pop/vec4 1;
    %load/vec4 v0x559cd6cf7fb0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x559cd6cc63e0_0, 0, 1;
    %load/vec4 v0x559cd6cf7fb0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x559cd6ccaf60_0, 0, 1;
    %load/vec4 v0x559cd6ccaf60_0;
    %load/vec4 v0x559cd6d07350_0;
    %cmp/ne;
    %flag_mov 8, 6;
    %load/vec4 v0x559cd6cc63e0_0;
    %load/vec4 v0x559cd6d072b0_0;
    %cmp/ne;
    %flag_or 6, 8;
    %jmp/0xz  T_0.14, 6;
    %load/vec4 v0x559cd6d06e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559cd6d06e30_0, 0, 32;
    %vpi_call 2 77 "$display", "ERROR con operaci\357\277\275n L=%b, OP=%b A=%b B=%b", v0x559cd6d07090_0, v0x559cd6d07130_0, v0x559cd6d06f30_0, v0x559cd6d06ff0_0 {0 0 0};
    %load/vec4 v0x559cd6ccaf60_0;
    %load/vec4 v0x559cd6d07350_0;
    %cmp/ne;
    %jmp/0xz  T_0.16, 6;
    %vpi_call 2 79 "$display", "ERROR. Flag de signo esperado %b, obtenido %b", v0x559cd6ccaf60_0, v0x559cd6d07350_0 {0 0 0};
T_0.16 ;
    %load/vec4 v0x559cd6cc63e0_0;
    %load/vec4 v0x559cd6d072b0_0;
    %cmp/ne;
    %jmp/0xz  T_0.18, 6;
    %vpi_call 2 81 "$display", "\011Flag de acarreo esperado %b, obtenido %b", v0x559cd6cc63e0_0, v0x559cd6d072b0_0 {0 0 0};
T_0.18 ;
T_0.14 ;
T_0.1 ;
    %load/vec4 v0x559cd6cf7fb0_0;
    %parti/s 4, 0, 2;
    %nor/r;
    %store/vec4 v0x559cd6cf7f10_0, 0, 1;
    %load/vec4 v0x559cd6cf7fb0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x559cd6d071f0_0;
    %cmp/ne;
    %flag_mov 8, 6;
    %load/vec4 v0x559cd6cf7f10_0;
    %load/vec4 v0x559cd6d073f0_0;
    %cmp/ne;
    %flag_or 6, 8;
    %jmp/0xz  T_0.20, 6;
    %load/vec4 v0x559cd6d06e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559cd6d06e30_0, 0, 32;
    %vpi_call 2 88 "$display", "ERROR con operaci\357\277\275n L=%b, OP=%b A=%b B=%b", v0x559cd6d07090_0, v0x559cd6d07130_0, v0x559cd6d06f30_0, v0x559cd6d06ff0_0 {0 0 0};
    %load/vec4 v0x559cd6cf7fb0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x559cd6d071f0_0;
    %cmp/ne;
    %jmp/0xz  T_0.22, 6;
    %vpi_call 2 90 "$display", "\011Resultado esperado %b, obtenido %b", &PV<v0x559cd6cf7fb0_0, 0, 4>, v0x559cd6d071f0_0 {0 0 0};
T_0.22 ;
    %load/vec4 v0x559cd6cf7f10_0;
    %load/vec4 v0x559cd6d073f0_0;
    %cmp/ne;
    %jmp/0xz  T_0.24, 6;
    %vpi_call 2 92 "$display", "\011Flag de cero esperado %b, obtenido %b", v0x559cd6cf7f10_0, v0x559cd6d073f0_0 {0 0 0};
T_0.24 ;
T_0.20 ;
    %end;
S_0x559cd6cf8090 .scope module, "mat" "alu" 2 12, 3 4 0, S_0x559cd6cd8840;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "r"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "carry"
    .port_info 3 /OUTPUT 1 "sign"
    .port_info 4 /INPUT 4 "a"
    .port_info 5 /INPUT 4 "b"
    .port_info 6 /INPUT 2 "aluop"
    .port_info 7 /INPUT 1 "l"
L_0x559cd6d07590 .functor NOT 1, L_0x559cd6d074c0, C4<0>, C4<0>, C4<0>;
L_0x559cd6d07630 .functor OR 1, L_0x559cd6d07590, v0x559cd6d07090_0, C4<0>, C4<0>;
L_0x559cd6d07790 .functor NOT 1, v0x559cd6d07090_0, C4<0>, C4<0>, C4<0>;
L_0x559cd6d078c0 .functor AND 1, L_0x559cd6d07790, L_0x559cd6d07820, C4<1>, C4<1>;
L_0x559cd6d07dd0 .functor OR 1, L_0x559cd6d07a50, L_0x559cd6d07d00, C4<0>, C4<0>;
v0x559cd6d05790_0 .net *"_s1", 0 0, L_0x559cd6d074c0;  1 drivers
v0x559cd6d05890_0 .net *"_s11", 0 0, L_0x559cd6d07820;  1 drivers
v0x559cd6d05970_0 .net *"_s15", 0 0, L_0x559cd6d07a50;  1 drivers
v0x559cd6d05a30_0 .net *"_s17", 0 0, L_0x559cd6d07d00;  1 drivers
v0x559cd6d05b10_0 .net *"_s2", 0 0, L_0x559cd6d07590;  1 drivers
v0x559cd6d05c40_0 .net *"_s8", 0 0, L_0x559cd6d07790;  1 drivers
v0x559cd6d05d20_0 .net "a", 3 0, v0x559cd6d06f30_0;  1 drivers
v0x559cd6d05e30_0 .net "aluop", 1 0, v0x559cd6d07130_0;  1 drivers
v0x559cd6d05ef0_0 .net "b", 3 0, v0x559cd6d06ff0_0;  1 drivers
v0x559cd6d06040_0 .net "carry", 0 0, L_0x559cd6d0b080;  alias, 1 drivers
v0x559cd6d060e0_0 .net "cin0", 0 0, L_0x559cd6d07dd0;  1 drivers
v0x559cd6d061d0_0 .net "cin1", 0 0, L_0x559cd6d085e0;  1 drivers
v0x559cd6d06300_0 .net "cin2", 0 0, L_0x559cd6d09370;  1 drivers
v0x559cd6d06430_0 .net "cin3", 0 0, L_0x559cd6d0a2b0;  1 drivers
v0x559cd6d06560_0 .net "cp1", 0 0, L_0x559cd6d078c0;  1 drivers
v0x559cd6d06600_0 .net "l", 0 0, v0x559cd6d07090_0;  1 drivers
v0x559cd6d066a0_0 .net "op1", 3 0, L_0x559cd6d07ee0;  1 drivers
v0x559cd6d06850_0 .net "op1_a", 0 0, L_0x559cd6d07630;  1 drivers
v0x559cd6d068f0_0 .net "op2", 3 0, L_0x559cd6d08040;  1 drivers
L_0x7f1cfcd1a018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x559cd6d069c0_0 .net "op2_b", 0 0, L_0x7f1cfcd1a018;  1 drivers
v0x559cd6d06a90_0 .net "r", 3 0, L_0x559cd6d0ba10;  alias, 1 drivers
v0x559cd6d06b30_0 .net "sal_muxb", 3 0, L_0x559cd6d0bc60;  1 drivers
v0x559cd6d06bd0_0 .net "sign", 0 0, L_0x559cd6d0bd70;  alias, 1 drivers
v0x559cd6d06c70_0 .net "zero", 0 0, L_0x559cd6d0be90;  alias, 1 drivers
L_0x559cd6d074c0 .part v0x559cd6d07130_0, 1, 1;
L_0x559cd6d07820 .part v0x559cd6d07130_0, 0, 1;
L_0x559cd6d07a50 .part v0x559cd6d07130_0, 0, 1;
L_0x559cd6d07d00 .part v0x559cd6d07130_0, 1, 1;
L_0x559cd6d09010 .part L_0x559cd6d07ee0, 0, 1;
L_0x559cd6d090b0 .part L_0x559cd6d08040, 0, 1;
L_0x559cd6d09d10 .part L_0x559cd6d07ee0, 1, 1;
L_0x559cd6d09ec0 .part L_0x559cd6d08040, 1, 1;
L_0x559cd6d0abf0 .part L_0x559cd6d07ee0, 2, 1;
L_0x559cd6d0ada0 .part L_0x559cd6d08040, 2, 1;
L_0x559cd6d0ba10 .concat8 [ 1 1 1 1], L_0x559cd6d08e00, L_0x559cd6d09b00, L_0x559cd6d0a9e0, L_0x559cd6d0b800;
L_0x559cd6d0bab0 .part L_0x559cd6d07ee0, 3, 1;
L_0x559cd6d0bcd0 .part L_0x559cd6d08040, 3, 1;
L_0x559cd6d0bd70 .part L_0x559cd6d0ba10, 3, 1;
L_0x559cd6d0be90 .reduce/nor L_0x559cd6d0ba10;
S_0x559cd6cf83a0 .scope module, "celal0" "cal" 3 21, 4 4 0, S_0x559cd6cf8090;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "l"
    .port_info 5 /INPUT 1 "c_in"
    .port_info 6 /INPUT 2 "s"
v0x559cd6cfab20_0 .net "a", 0 0, L_0x559cd6d09010;  1 drivers
v0x559cd6cfac30_0 .net "b", 0 0, L_0x559cd6d090b0;  1 drivers
v0x559cd6cfad40_0 .net "c_in", 0 0, L_0x559cd6d07dd0;  alias, 1 drivers
v0x559cd6cfade0_0 .net "c_out", 0 0, L_0x559cd6d085e0;  alias, 1 drivers
v0x559cd6cfae80_0 .net "l", 0 0, v0x559cd6d07090_0;  alias, 1 drivers
v0x559cd6cfaf70_0 .net "out", 0 0, L_0x559cd6d08e00;  1 drivers
v0x559cd6cfb040_0 .net "s", 1 0, v0x559cd6d07130_0;  alias, 1 drivers
v0x559cd6cfb130_0 .net "sal_cl", 0 0, v0x559cd6cf8e60_0;  1 drivers
v0x559cd6cfb1d0_0 .net "sal_fa", 0 0, L_0x559cd6d08680;  1 drivers
S_0x559cd6cf8620 .scope module, "celdalog" "cl" 4 6, 5 3 0, S_0x559cd6cf83a0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "s"
L_0x559cd6d081c0 .functor AND 1, L_0x559cd6d09010, L_0x559cd6d090b0, C4<1>, C4<1>;
L_0x559cd6d082c0 .functor OR 1, L_0x559cd6d09010, L_0x559cd6d090b0, C4<0>, C4<0>;
L_0x559cd6d084c0 .functor XOR 1, L_0x559cd6d09010, L_0x559cd6d090b0, C4<0>, C4<0>;
L_0x559cd6d08550 .functor NOT 1, L_0x559cd6d09010, C4<0>, C4<0>, C4<0>;
v0x559cd6cf9110_0 .net "a", 0 0, L_0x559cd6d09010;  alias, 1 drivers
v0x559cd6cf91f0_0 .net "b", 0 0, L_0x559cd6d090b0;  alias, 1 drivers
v0x559cd6cf92b0_0 .net "out", 0 0, v0x559cd6cf8e60_0;  alias, 1 drivers
v0x559cd6cf9350_0 .net "s", 1 0, v0x559cd6d07130_0;  alias, 1 drivers
v0x559cd6cf93f0_0 .net "sal_and", 0 0, L_0x559cd6d081c0;  1 drivers
v0x559cd6cf94e0_0 .net "sal_not", 0 0, L_0x559cd6d08550;  1 drivers
v0x559cd6cf95b0_0 .net "sal_or", 0 0, L_0x559cd6d082c0;  1 drivers
v0x559cd6cf9680_0 .net "sal_xor", 0 0, L_0x559cd6d084c0;  1 drivers
S_0x559cd6cf8880 .scope module, "multiplexor" "mux4_1" 5 13, 6 1 0, S_0x559cd6cf8620;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "s"
v0x559cd6cf8b60_0 .net "a", 0 0, L_0x559cd6d081c0;  alias, 1 drivers
v0x559cd6cf8c40_0 .net "b", 0 0, L_0x559cd6d082c0;  alias, 1 drivers
v0x559cd6cf8d00_0 .net "c", 0 0, L_0x559cd6d084c0;  alias, 1 drivers
v0x559cd6cf8da0_0 .net "d", 0 0, L_0x559cd6d08550;  alias, 1 drivers
v0x559cd6cf8e60_0 .var "out", 0 0;
v0x559cd6cf8f70_0 .net "s", 1 0, v0x559cd6d07130_0;  alias, 1 drivers
E_0x559cd6c9df10/0 .event edge, v0x559cd6cf8f70_0, v0x559cd6cf8da0_0, v0x559cd6cf8d00_0, v0x559cd6cf8c40_0;
E_0x559cd6c9df10/1 .event edge, v0x559cd6cf8b60_0;
E_0x559cd6c9df10 .event/or E_0x559cd6c9df10/0, E_0x559cd6c9df10/1;
S_0x559cd6cf9780 .scope module, "fulladder" "fa" 4 7, 7 1 0, S_0x559cd6cf83a0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "cout"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f1cfcd1a0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559cd6cf99d0_0 .net *"_s10", 0 0, L_0x7f1cfcd1a0f0;  1 drivers
v0x559cd6cf9a90_0 .net *"_s11", 1 0, L_0x559cd6d08950;  1 drivers
v0x559cd6cf9b70_0 .net *"_s13", 1 0, L_0x559cd6d08b00;  1 drivers
L_0x7f1cfcd1a138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559cd6cf9c60_0 .net *"_s16", 0 0, L_0x7f1cfcd1a138;  1 drivers
v0x559cd6cf9d40_0 .net *"_s17", 1 0, L_0x559cd6d08cc0;  1 drivers
v0x559cd6cf9e70_0 .net *"_s3", 1 0, L_0x559cd6d08770;  1 drivers
L_0x7f1cfcd1a0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559cd6cf9f50_0 .net *"_s6", 0 0, L_0x7f1cfcd1a0a8;  1 drivers
v0x559cd6cfa030_0 .net *"_s7", 1 0, L_0x559cd6d08860;  1 drivers
v0x559cd6cfa110_0 .net "a", 0 0, L_0x559cd6d09010;  alias, 1 drivers
v0x559cd6cfa1b0_0 .net "b", 0 0, L_0x559cd6d090b0;  alias, 1 drivers
v0x559cd6cfa280_0 .net "cin", 0 0, L_0x559cd6d07dd0;  alias, 1 drivers
v0x559cd6cfa320_0 .net "cout", 0 0, L_0x559cd6d085e0;  alias, 1 drivers
v0x559cd6cfa3c0_0 .net "sum", 0 0, L_0x559cd6d08680;  alias, 1 drivers
L_0x559cd6d085e0 .part L_0x559cd6d08cc0, 1, 1;
L_0x559cd6d08680 .part L_0x559cd6d08cc0, 0, 1;
L_0x559cd6d08770 .concat [ 1 1 0 0], L_0x559cd6d09010, L_0x7f1cfcd1a0a8;
L_0x559cd6d08860 .concat [ 1 1 0 0], L_0x559cd6d090b0, L_0x7f1cfcd1a0f0;
L_0x559cd6d08950 .arith/sum 2, L_0x559cd6d08770, L_0x559cd6d08860;
L_0x559cd6d08b00 .concat [ 1 1 0 0], L_0x559cd6d07dd0, L_0x7f1cfcd1a138;
L_0x559cd6d08cc0 .arith/sum 2, L_0x559cd6d08950, L_0x559cd6d08b00;
S_0x559cd6cfa550 .scope module, "multiplexor2a1" "mux2_1" 4 8, 8 1 0, S_0x559cd6cf83a0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
v0x559cd6cfa770_0 .net "a", 0 0, L_0x559cd6d08680;  alias, 1 drivers
v0x559cd6cfa840_0 .net "b", 0 0, v0x559cd6cf8e60_0;  alias, 1 drivers
v0x559cd6cfa930_0 .net "out", 0 0, L_0x559cd6d08e00;  alias, 1 drivers
v0x559cd6cfa9d0_0 .net "s", 0 0, v0x559cd6d07090_0;  alias, 1 drivers
L_0x559cd6d08e00 .functor MUXZ 1, L_0x559cd6d08680, v0x559cd6cf8e60_0, v0x559cd6d07090_0, C4<>;
S_0x559cd6cfb2b0 .scope module, "celal1" "cal" 3 22, 4 4 0, S_0x559cd6cf8090;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "l"
    .port_info 5 /INPUT 1 "c_in"
    .port_info 6 /INPUT 2 "s"
v0x559cd6cfdb70_0 .net "a", 0 0, L_0x559cd6d09d10;  1 drivers
v0x559cd6cfdc80_0 .net "b", 0 0, L_0x559cd6d09ec0;  1 drivers
v0x559cd6cfdd90_0 .net "c_in", 0 0, L_0x559cd6d085e0;  alias, 1 drivers
v0x559cd6cfde30_0 .net "c_out", 0 0, L_0x559cd6d09370;  alias, 1 drivers
v0x559cd6cfded0_0 .net "l", 0 0, v0x559cd6d07090_0;  alias, 1 drivers
v0x559cd6cfdfc0_0 .net "out", 0 0, L_0x559cd6d09b00;  1 drivers
v0x559cd6cfe060_0 .net "s", 1 0, v0x559cd6d07130_0;  alias, 1 drivers
v0x559cd6cfe100_0 .net "sal_cl", 0 0, v0x559cd6cfbd70_0;  1 drivers
v0x559cd6cfe1a0_0 .net "sal_fa", 0 0, L_0x559cd6d09410;  1 drivers
S_0x559cd6cfb550 .scope module, "celdalog" "cl" 4 6, 5 3 0, S_0x559cd6cfb2b0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "s"
L_0x559cd6d089f0 .functor AND 1, L_0x559cd6d09d10, L_0x559cd6d09ec0, C4<1>, C4<1>;
L_0x559cd6d09190 .functor OR 1, L_0x559cd6d09d10, L_0x559cd6d09ec0, C4<0>, C4<0>;
L_0x559cd6d09290 .functor XOR 1, L_0x559cd6d09d10, L_0x559cd6d09ec0, C4<0>, C4<0>;
L_0x559cd6d09300 .functor NOT 1, L_0x559cd6d09d10, C4<0>, C4<0>, C4<0>;
v0x559cd6cfc040_0 .net "a", 0 0, L_0x559cd6d09d10;  alias, 1 drivers
v0x559cd6cfc120_0 .net "b", 0 0, L_0x559cd6d09ec0;  alias, 1 drivers
v0x559cd6cfc1e0_0 .net "out", 0 0, v0x559cd6cfbd70_0;  alias, 1 drivers
v0x559cd6cfc2b0_0 .net "s", 1 0, v0x559cd6d07130_0;  alias, 1 drivers
v0x559cd6cfc3e0_0 .net "sal_and", 0 0, L_0x559cd6d089f0;  1 drivers
v0x559cd6cfc480_0 .net "sal_not", 0 0, L_0x559cd6d09300;  1 drivers
v0x559cd6cfc550_0 .net "sal_or", 0 0, L_0x559cd6d09190;  1 drivers
v0x559cd6cfc620_0 .net "sal_xor", 0 0, L_0x559cd6d09290;  1 drivers
S_0x559cd6cfb790 .scope module, "multiplexor" "mux4_1" 5 13, 6 1 0, S_0x559cd6cfb550;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "s"
v0x559cd6cfba70_0 .net "a", 0 0, L_0x559cd6d089f0;  alias, 1 drivers
v0x559cd6cfbb50_0 .net "b", 0 0, L_0x559cd6d09190;  alias, 1 drivers
v0x559cd6cfbc10_0 .net "c", 0 0, L_0x559cd6d09290;  alias, 1 drivers
v0x559cd6cfbcb0_0 .net "d", 0 0, L_0x559cd6d09300;  alias, 1 drivers
v0x559cd6cfbd70_0 .var "out", 0 0;
v0x559cd6cfbe80_0 .net "s", 1 0, v0x559cd6d07130_0;  alias, 1 drivers
E_0x559cd6cdaed0/0 .event edge, v0x559cd6cf8f70_0, v0x559cd6cfbcb0_0, v0x559cd6cfbc10_0, v0x559cd6cfbb50_0;
E_0x559cd6cdaed0/1 .event edge, v0x559cd6cfba70_0;
E_0x559cd6cdaed0 .event/or E_0x559cd6cdaed0/0, E_0x559cd6cdaed0/1;
S_0x559cd6cfc720 .scope module, "fulladder" "fa" 4 7, 7 1 0, S_0x559cd6cfb2b0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "cout"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f1cfcd1a1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559cd6cfc970_0 .net *"_s10", 0 0, L_0x7f1cfcd1a1c8;  1 drivers
v0x559cd6cfca50_0 .net *"_s11", 1 0, L_0x559cd6d096e0;  1 drivers
v0x559cd6cfcb30_0 .net *"_s13", 1 0, L_0x559cd6d09890;  1 drivers
L_0x7f1cfcd1a210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559cd6cfcc20_0 .net *"_s16", 0 0, L_0x7f1cfcd1a210;  1 drivers
v0x559cd6cfcd00_0 .net *"_s17", 1 0, L_0x559cd6d099c0;  1 drivers
v0x559cd6cfce30_0 .net *"_s3", 1 0, L_0x559cd6d09500;  1 drivers
L_0x7f1cfcd1a180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559cd6cfcf10_0 .net *"_s6", 0 0, L_0x7f1cfcd1a180;  1 drivers
v0x559cd6cfcff0_0 .net *"_s7", 1 0, L_0x559cd6d095f0;  1 drivers
v0x559cd6cfd0d0_0 .net "a", 0 0, L_0x559cd6d09d10;  alias, 1 drivers
v0x559cd6cfd200_0 .net "b", 0 0, L_0x559cd6d09ec0;  alias, 1 drivers
v0x559cd6cfd2d0_0 .net "cin", 0 0, L_0x559cd6d085e0;  alias, 1 drivers
v0x559cd6cfd370_0 .net "cout", 0 0, L_0x559cd6d09370;  alias, 1 drivers
v0x559cd6cfd410_0 .net "sum", 0 0, L_0x559cd6d09410;  alias, 1 drivers
L_0x559cd6d09370 .part L_0x559cd6d099c0, 1, 1;
L_0x559cd6d09410 .part L_0x559cd6d099c0, 0, 1;
L_0x559cd6d09500 .concat [ 1 1 0 0], L_0x559cd6d09d10, L_0x7f1cfcd1a180;
L_0x559cd6d095f0 .concat [ 1 1 0 0], L_0x559cd6d09ec0, L_0x7f1cfcd1a1c8;
L_0x559cd6d096e0 .arith/sum 2, L_0x559cd6d09500, L_0x559cd6d095f0;
L_0x559cd6d09890 .concat [ 1 1 0 0], L_0x559cd6d085e0, L_0x7f1cfcd1a210;
L_0x559cd6d099c0 .arith/sum 2, L_0x559cd6d096e0, L_0x559cd6d09890;
S_0x559cd6cfd550 .scope module, "multiplexor2a1" "mux2_1" 4 8, 8 1 0, S_0x559cd6cfb2b0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
v0x559cd6cfd7c0_0 .net "a", 0 0, L_0x559cd6d09410;  alias, 1 drivers
v0x559cd6cfd890_0 .net "b", 0 0, v0x559cd6cfbd70_0;  alias, 1 drivers
v0x559cd6cfd980_0 .net "out", 0 0, L_0x559cd6d09b00;  alias, 1 drivers
v0x559cd6cfda20_0 .net "s", 0 0, v0x559cd6d07090_0;  alias, 1 drivers
L_0x559cd6d09b00 .functor MUXZ 1, L_0x559cd6d09410, v0x559cd6cfbd70_0, v0x559cd6d07090_0, C4<>;
S_0x559cd6cfe350 .scope module, "celal2" "cal" 3 23, 4 4 0, S_0x559cd6cf8090;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "l"
    .port_info 5 /INPUT 1 "c_in"
    .port_info 6 /INPUT 2 "s"
v0x559cd6d00cd0_0 .net "a", 0 0, L_0x559cd6d0abf0;  1 drivers
v0x559cd6d00d90_0 .net "b", 0 0, L_0x559cd6d0ada0;  1 drivers
v0x559cd6d00ea0_0 .net "c_in", 0 0, L_0x559cd6d09370;  alias, 1 drivers
v0x559cd6d00f40_0 .net "c_out", 0 0, L_0x559cd6d0a2b0;  alias, 1 drivers
v0x559cd6d00fe0_0 .net "l", 0 0, v0x559cd6d07090_0;  alias, 1 drivers
v0x559cd6d010d0_0 .net "out", 0 0, L_0x559cd6d0a9e0;  1 drivers
v0x559cd6d01170_0 .net "s", 1 0, v0x559cd6d07130_0;  alias, 1 drivers
v0x559cd6d01210_0 .net "sal_cl", 0 0, v0x559cd6cfeea0_0;  1 drivers
v0x559cd6d012b0_0 .net "sal_fa", 0 0, L_0x559cd6d0a350;  1 drivers
S_0x559cd6cfe5d0 .scope module, "celdalog" "cl" 4 6, 5 3 0, S_0x559cd6cfe350;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "s"
L_0x559cd6d09780 .functor AND 1, L_0x559cd6d0abf0, L_0x559cd6d0ada0, C4<1>, C4<1>;
L_0x559cd6d0a040 .functor OR 1, L_0x559cd6d0abf0, L_0x559cd6d0ada0, C4<0>, C4<0>;
L_0x559cd6d0a1d0 .functor XOR 1, L_0x559cd6d0abf0, L_0x559cd6d0ada0, C4<0>, C4<0>;
L_0x559cd6d0a240 .functor NOT 1, L_0x559cd6d0abf0, C4<0>, C4<0>, C4<0>;
v0x559cd6cff170_0 .net "a", 0 0, L_0x559cd6d0abf0;  alias, 1 drivers
v0x559cd6cff250_0 .net "b", 0 0, L_0x559cd6d0ada0;  alias, 1 drivers
v0x559cd6cff310_0 .net "out", 0 0, v0x559cd6cfeea0_0;  alias, 1 drivers
v0x559cd6cff3e0_0 .net "s", 1 0, v0x559cd6d07130_0;  alias, 1 drivers
v0x559cd6cff480_0 .net "sal_and", 0 0, L_0x559cd6d09780;  1 drivers
v0x559cd6cff570_0 .net "sal_not", 0 0, L_0x559cd6d0a240;  1 drivers
v0x559cd6cff640_0 .net "sal_or", 0 0, L_0x559cd6d0a040;  1 drivers
v0x559cd6cff710_0 .net "sal_xor", 0 0, L_0x559cd6d0a1d0;  1 drivers
S_0x559cd6cfe810 .scope module, "multiplexor" "mux4_1" 5 13, 6 1 0, S_0x559cd6cfe5d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "s"
v0x559cd6cfeb70_0 .net "a", 0 0, L_0x559cd6d09780;  alias, 1 drivers
v0x559cd6cfec50_0 .net "b", 0 0, L_0x559cd6d0a040;  alias, 1 drivers
v0x559cd6cfed10_0 .net "c", 0 0, L_0x559cd6d0a1d0;  alias, 1 drivers
v0x559cd6cfede0_0 .net "d", 0 0, L_0x559cd6d0a240;  alias, 1 drivers
v0x559cd6cfeea0_0 .var "out", 0 0;
v0x559cd6cfefb0_0 .net "s", 1 0, v0x559cd6d07130_0;  alias, 1 drivers
E_0x559cd6cfeae0/0 .event edge, v0x559cd6cf8f70_0, v0x559cd6cfede0_0, v0x559cd6cfed10_0, v0x559cd6cfec50_0;
E_0x559cd6cfeae0/1 .event edge, v0x559cd6cfeb70_0;
E_0x559cd6cfeae0 .event/or E_0x559cd6cfeae0/0, E_0x559cd6cfeae0/1;
S_0x559cd6cff810 .scope module, "fulladder" "fa" 4 7, 7 1 0, S_0x559cd6cfe350;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "cout"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f1cfcd1a2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559cd6cffa60_0 .net *"_s10", 0 0, L_0x7f1cfcd1a2a0;  1 drivers
v0x559cd6cffb40_0 .net *"_s11", 1 0, L_0x559cd6d0a5c0;  1 drivers
v0x559cd6cffc20_0 .net *"_s13", 1 0, L_0x559cd6d0a770;  1 drivers
L_0x7f1cfcd1a2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559cd6cffd10_0 .net *"_s16", 0 0, L_0x7f1cfcd1a2e8;  1 drivers
v0x559cd6cffdf0_0 .net *"_s17", 1 0, L_0x559cd6d0a8a0;  1 drivers
v0x559cd6cfff20_0 .net *"_s3", 1 0, L_0x559cd6d0a3f0;  1 drivers
L_0x7f1cfcd1a258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559cd6d00000_0 .net *"_s6", 0 0, L_0x7f1cfcd1a258;  1 drivers
v0x559cd6d000e0_0 .net *"_s7", 1 0, L_0x559cd6d0a520;  1 drivers
v0x559cd6d001c0_0 .net "a", 0 0, L_0x559cd6d0abf0;  alias, 1 drivers
v0x559cd6d002f0_0 .net "b", 0 0, L_0x559cd6d0ada0;  alias, 1 drivers
v0x559cd6d003c0_0 .net "cin", 0 0, L_0x559cd6d09370;  alias, 1 drivers
v0x559cd6d00460_0 .net "cout", 0 0, L_0x559cd6d0a2b0;  alias, 1 drivers
v0x559cd6d00500_0 .net "sum", 0 0, L_0x559cd6d0a350;  alias, 1 drivers
L_0x559cd6d0a2b0 .part L_0x559cd6d0a8a0, 1, 1;
L_0x559cd6d0a350 .part L_0x559cd6d0a8a0, 0, 1;
L_0x559cd6d0a3f0 .concat [ 1 1 0 0], L_0x559cd6d0abf0, L_0x7f1cfcd1a258;
L_0x559cd6d0a520 .concat [ 1 1 0 0], L_0x559cd6d0ada0, L_0x7f1cfcd1a2a0;
L_0x559cd6d0a5c0 .arith/sum 2, L_0x559cd6d0a3f0, L_0x559cd6d0a520;
L_0x559cd6d0a770 .concat [ 1 1 0 0], L_0x559cd6d09370, L_0x7f1cfcd1a2e8;
L_0x559cd6d0a8a0 .arith/sum 2, L_0x559cd6d0a5c0, L_0x559cd6d0a770;
S_0x559cd6d00640 .scope module, "multiplexor2a1" "mux2_1" 4 8, 8 1 0, S_0x559cd6cfe350;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
v0x559cd6d008b0_0 .net "a", 0 0, L_0x559cd6d0a350;  alias, 1 drivers
v0x559cd6d00980_0 .net "b", 0 0, v0x559cd6cfeea0_0;  alias, 1 drivers
v0x559cd6d00a70_0 .net "out", 0 0, L_0x559cd6d0a9e0;  alias, 1 drivers
v0x559cd6d00b10_0 .net "s", 0 0, v0x559cd6d07090_0;  alias, 1 drivers
L_0x559cd6d0a9e0 .functor MUXZ 1, L_0x559cd6d0a350, v0x559cd6cfeea0_0, v0x559cd6d07090_0, C4<>;
S_0x559cd6d013d0 .scope module, "celal3" "cal" 3 24, 4 4 0, S_0x559cd6cf8090;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "l"
    .port_info 5 /INPUT 1 "c_in"
    .port_info 6 /INPUT 2 "s"
v0x559cd6d03cb0_0 .net "a", 0 0, L_0x559cd6d0bab0;  1 drivers
v0x559cd6d03dc0_0 .net "b", 0 0, L_0x559cd6d0bcd0;  1 drivers
v0x559cd6d03ed0_0 .net "c_in", 0 0, L_0x559cd6d0a2b0;  alias, 1 drivers
v0x559cd6d03f70_0 .net "c_out", 0 0, L_0x559cd6d0b080;  alias, 1 drivers
v0x559cd6d04010_0 .net "l", 0 0, v0x559cd6d07090_0;  alias, 1 drivers
v0x559cd6d04100_0 .net "out", 0 0, L_0x559cd6d0b800;  1 drivers
v0x559cd6d041a0_0 .net "s", 1 0, v0x559cd6d07130_0;  alias, 1 drivers
v0x559cd6d04240_0 .net "sal_cl", 0 0, v0x559cd6d01f10_0;  1 drivers
v0x559cd6d042e0_0 .net "sal_fa", 0 0, L_0x559cd6d0b1b0;  1 drivers
S_0x559cd6d01650 .scope module, "celdalog" "cl" 4 6, 5 3 0, S_0x559cd6d013d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "s"
L_0x559cd6d0a660 .functor AND 1, L_0x559cd6d0bab0, L_0x559cd6d0bcd0, C4<1>, C4<1>;
L_0x559cd6d0aea0 .functor OR 1, L_0x559cd6d0bab0, L_0x559cd6d0bcd0, C4<0>, C4<0>;
L_0x559cd6d0afa0 .functor XOR 1, L_0x559cd6d0bab0, L_0x559cd6d0bcd0, C4<0>, C4<0>;
L_0x559cd6d0b010 .functor NOT 1, L_0x559cd6d0bab0, C4<0>, C4<0>, C4<0>;
v0x559cd6d021e0_0 .net "a", 0 0, L_0x559cd6d0bab0;  alias, 1 drivers
v0x559cd6d022c0_0 .net "b", 0 0, L_0x559cd6d0bcd0;  alias, 1 drivers
v0x559cd6d02380_0 .net "out", 0 0, v0x559cd6d01f10_0;  alias, 1 drivers
v0x559cd6d02450_0 .net "s", 1 0, v0x559cd6d07130_0;  alias, 1 drivers
v0x559cd6d024f0_0 .net "sal_and", 0 0, L_0x559cd6d0a660;  1 drivers
v0x559cd6d025e0_0 .net "sal_not", 0 0, L_0x559cd6d0b010;  1 drivers
v0x559cd6d026b0_0 .net "sal_or", 0 0, L_0x559cd6d0aea0;  1 drivers
v0x559cd6d02780_0 .net "sal_xor", 0 0, L_0x559cd6d0afa0;  1 drivers
S_0x559cd6d018b0 .scope module, "multiplexor" "mux4_1" 5 13, 6 1 0, S_0x559cd6d01650;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "s"
v0x559cd6d01c10_0 .net "a", 0 0, L_0x559cd6d0a660;  alias, 1 drivers
v0x559cd6d01cf0_0 .net "b", 0 0, L_0x559cd6d0aea0;  alias, 1 drivers
v0x559cd6d01db0_0 .net "c", 0 0, L_0x559cd6d0afa0;  alias, 1 drivers
v0x559cd6d01e50_0 .net "d", 0 0, L_0x559cd6d0b010;  alias, 1 drivers
v0x559cd6d01f10_0 .var "out", 0 0;
v0x559cd6d02020_0 .net "s", 1 0, v0x559cd6d07130_0;  alias, 1 drivers
E_0x559cd6d01b80/0 .event edge, v0x559cd6cf8f70_0, v0x559cd6d01e50_0, v0x559cd6d01db0_0, v0x559cd6d01cf0_0;
E_0x559cd6d01b80/1 .event edge, v0x559cd6d01c10_0;
E_0x559cd6d01b80 .event/or E_0x559cd6d01b80/0, E_0x559cd6d01b80/1;
S_0x559cd6d02880 .scope module, "fulladder" "fa" 4 7, 7 1 0, S_0x559cd6d013d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "cout"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f1cfcd1a378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559cd6d02ad0_0 .net *"_s10", 0 0, L_0x7f1cfcd1a378;  1 drivers
v0x559cd6d02bb0_0 .net *"_s11", 1 0, L_0x559cd6d0b3e0;  1 drivers
v0x559cd6d02c90_0 .net *"_s13", 1 0, L_0x559cd6d0b590;  1 drivers
L_0x7f1cfcd1a3c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559cd6d02d80_0 .net *"_s16", 0 0, L_0x7f1cfcd1a3c0;  1 drivers
v0x559cd6d02e60_0 .net *"_s17", 1 0, L_0x559cd6d0b6c0;  1 drivers
v0x559cd6d02f90_0 .net *"_s3", 1 0, L_0x559cd6d0b250;  1 drivers
L_0x7f1cfcd1a330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559cd6d03070_0 .net *"_s6", 0 0, L_0x7f1cfcd1a330;  1 drivers
v0x559cd6d03150_0 .net *"_s7", 1 0, L_0x559cd6d0b2f0;  1 drivers
v0x559cd6d03230_0 .net "a", 0 0, L_0x559cd6d0bab0;  alias, 1 drivers
v0x559cd6d03360_0 .net "b", 0 0, L_0x559cd6d0bcd0;  alias, 1 drivers
v0x559cd6d03430_0 .net "cin", 0 0, L_0x559cd6d0a2b0;  alias, 1 drivers
v0x559cd6d034d0_0 .net "cout", 0 0, L_0x559cd6d0b080;  alias, 1 drivers
v0x559cd6d03570_0 .net "sum", 0 0, L_0x559cd6d0b1b0;  alias, 1 drivers
L_0x559cd6d0b080 .part L_0x559cd6d0b6c0, 1, 1;
L_0x559cd6d0b1b0 .part L_0x559cd6d0b6c0, 0, 1;
L_0x559cd6d0b250 .concat [ 1 1 0 0], L_0x559cd6d0bab0, L_0x7f1cfcd1a330;
L_0x559cd6d0b2f0 .concat [ 1 1 0 0], L_0x559cd6d0bcd0, L_0x7f1cfcd1a378;
L_0x559cd6d0b3e0 .arith/sum 2, L_0x559cd6d0b250, L_0x559cd6d0b2f0;
L_0x559cd6d0b590 .concat [ 1 1 0 0], L_0x559cd6d0a2b0, L_0x7f1cfcd1a3c0;
L_0x559cd6d0b6c0 .arith/sum 2, L_0x559cd6d0b3e0, L_0x559cd6d0b590;
S_0x559cd6d036b0 .scope module, "multiplexor2a1" "mux2_1" 4 8, 8 1 0, S_0x559cd6d013d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
v0x559cd6d03920_0 .net "a", 0 0, L_0x559cd6d0b1b0;  alias, 1 drivers
v0x559cd6d039f0_0 .net "b", 0 0, v0x559cd6d01f10_0;  alias, 1 drivers
v0x559cd6d03ae0_0 .net "out", 0 0, L_0x559cd6d0b800;  alias, 1 drivers
v0x559cd6d03b80_0 .net "s", 0 0, v0x559cd6d07090_0;  alias, 1 drivers
L_0x559cd6d0b800 .functor MUXZ 1, L_0x559cd6d0b1b0, v0x559cd6d01f10_0, v0x559cd6d07090_0, C4<>;
S_0x559cd6d04490 .scope module, "complemento" "compl1" 3 18, 9 1 0, S_0x559cd6cf8090;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "sal"
    .port_info 1 /INPUT 4 "ent"
    .port_info 2 /INPUT 1 "cpl"
L_0x559cd6d07fd0 .functor NOT 4, L_0x559cd6d0bc60, C4<0000>, C4<0000>, C4<0000>;
v0x559cd6d04720_0 .net *"_s0", 3 0, L_0x559cd6d07fd0;  1 drivers
v0x559cd6d04820_0 .net "cpl", 0 0, L_0x559cd6d078c0;  alias, 1 drivers
v0x559cd6d048e0_0 .net "ent", 3 0, L_0x559cd6d0bc60;  alias, 1 drivers
v0x559cd6d049a0_0 .net "sal", 3 0, L_0x559cd6d08040;  alias, 1 drivers
L_0x559cd6d08040 .functor MUXZ 4, L_0x559cd6d0bc60, L_0x559cd6d07fd0, L_0x559cd6d078c0, C4<>;
S_0x559cd6d04b00 .scope module, "multipl_a" "mux2_4" 3 16, 10 1 0, S_0x559cd6cf8090;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 1 "s"
L_0x7f1cfcd1a060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x559cd6d04d40_0 .net "a", 3 0, L_0x7f1cfcd1a060;  1 drivers
v0x559cd6d04e20_0 .net "b", 3 0, v0x559cd6d06f30_0;  alias, 1 drivers
v0x559cd6d04f00_0 .net "out", 3 0, L_0x559cd6d07ee0;  alias, 1 drivers
v0x559cd6d04fc0_0 .net "s", 0 0, L_0x559cd6d07630;  alias, 1 drivers
L_0x559cd6d07ee0 .functor MUXZ 4, L_0x7f1cfcd1a060, v0x559cd6d06f30_0, L_0x559cd6d07630, C4<>;
S_0x559cd6d05130 .scope module, "multipl_b" "mux2_4" 3 17, 10 1 0, S_0x559cd6cf8090;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 1 "s"
L_0x559cd6d0bc60 .functor BUFT 4, v0x559cd6d06ff0_0, C4<0000>, C4<0000>, C4<0000>;
v0x559cd6d05370_0 .net "a", 3 0, v0x559cd6d06f30_0;  alias, 1 drivers
v0x559cd6d05480_0 .net "b", 3 0, v0x559cd6d06ff0_0;  alias, 1 drivers
v0x559cd6d05540_0 .net "out", 3 0, L_0x559cd6d0bc60;  alias, 1 drivers
v0x559cd6d05640_0 .net "s", 0 0, L_0x7f1cfcd1a018;  alias, 1 drivers
    .scope S_0x559cd6cf8880;
T_1 ;
    %wait E_0x559cd6c9df10;
    %load/vec4 v0x559cd6cf8f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x559cd6cf8e60_0, 0, 1;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x559cd6cf8b60_0;
    %store/vec4 v0x559cd6cf8e60_0, 0, 1;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x559cd6cf8c40_0;
    %store/vec4 v0x559cd6cf8e60_0, 0, 1;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x559cd6cf8d00_0;
    %store/vec4 v0x559cd6cf8e60_0, 0, 1;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x559cd6cf8da0_0;
    %store/vec4 v0x559cd6cf8e60_0, 0, 1;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x559cd6cfb790;
T_2 ;
    %wait E_0x559cd6cdaed0;
    %load/vec4 v0x559cd6cfbe80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x559cd6cfbd70_0, 0, 1;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0x559cd6cfba70_0;
    %store/vec4 v0x559cd6cfbd70_0, 0, 1;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0x559cd6cfbb50_0;
    %store/vec4 v0x559cd6cfbd70_0, 0, 1;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x559cd6cfbc10_0;
    %store/vec4 v0x559cd6cfbd70_0, 0, 1;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x559cd6cfbcb0_0;
    %store/vec4 v0x559cd6cfbd70_0, 0, 1;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x559cd6cfe810;
T_3 ;
    %wait E_0x559cd6cfeae0;
    %load/vec4 v0x559cd6cfefb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x559cd6cfeea0_0, 0, 1;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x559cd6cfeb70_0;
    %store/vec4 v0x559cd6cfeea0_0, 0, 1;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0x559cd6cfec50_0;
    %store/vec4 v0x559cd6cfeea0_0, 0, 1;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x559cd6cfed10_0;
    %store/vec4 v0x559cd6cfeea0_0, 0, 1;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x559cd6cfede0_0;
    %store/vec4 v0x559cd6cfeea0_0, 0, 1;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x559cd6d018b0;
T_4 ;
    %wait E_0x559cd6d01b80;
    %load/vec4 v0x559cd6d02020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x559cd6d01f10_0, 0, 1;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x559cd6d01c10_0;
    %store/vec4 v0x559cd6d01f10_0, 0, 1;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x559cd6d01cf0_0;
    %store/vec4 v0x559cd6d01f10_0, 0, 1;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x559cd6d01db0_0;
    %store/vec4 v0x559cd6d01f10_0, 0, 1;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x559cd6d01e50_0;
    %store/vec4 v0x559cd6d01f10_0, 0, 1;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x559cd6cd8840;
T_5 ;
    %vpi_call 2 16 "$dumpfile", "alu_mod.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559cd6d06e30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559cd6d07090_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x559cd6d07130_0, 0, 2;
    %pushi/vec4 4, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x559cd6d06f30_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x559cd6d06ff0_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 200, 0;
    %fork TD_alu_tb.check, S_0x559cd6cc37a0;
    %join;
    %load/vec4 v0x559cd6d06ff0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x559cd6d06ff0_0, 0, 4;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %load/vec4 v0x559cd6d06f30_0;
    %addi 1, 0, 4;
    %store/vec4 v0x559cd6d06f30_0, 0, 4;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %load/vec4 v0x559cd6d07130_0;
    %addi 1, 0, 2;
    %store/vec4 v0x559cd6d07130_0, 0, 2;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %load/vec4 v0x559cd6d07090_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x559cd6d07090_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %vpi_call 2 40 "$display", "Encontradas %d operaciones erroneas", v0x559cd6d06e30_0 {0 0 0};
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "alu_tb_mod.v";
    "alu_mod.v";
    "./cal.v";
    "./cl.v";
    "./mux4_1.v";
    "./fa.v";
    "./mux2_1.v";
    "./compl1.v";
    "./mux2_4.v";
