Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Feb 17 20:57:35 2026
| Host         : AlienwareM15R6 running 64-bit Kali GNU/Linux Rolling
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CompBin_timing_summary_routed.rpt -pb CompBin_timing_summary_routed.pb -rpx CompBin_timing_summary_routed.rpx -warn_on_violation
| Design       : CompBin
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (17)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   24          inf        0.000                      0                   24           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            S[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.963ns  (logic 2.636ns (66.526%)  route 1.326ns (33.474%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  S_reg[7]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  S_reg[7]/Q
                         net (fo=1, routed)           1.326     1.530    S_OBUF[7]
    AF22                 OBUF (Prop_obuf_I_O)         2.432     3.963 r  S_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.963    S[7]
    AF22                                                              r  S[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            S[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.962ns  (logic 2.645ns (66.757%)  route 1.317ns (33.243%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  S_reg[5]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  S_reg[5]/Q
                         net (fo=1, routed)           1.317     1.521    S_OBUF[5]
    AG24                 OBUF (Prop_obuf_I_O)         2.441     3.962 r  S_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.962    S[5]
    AG24                                                              r  S[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.931ns  (logic 2.664ns (67.751%)  route 1.268ns (32.249%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  S_reg[3]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  S_reg[3]/Q
                         net (fo=1, routed)           1.268     1.472    S_OBUF[3]
    AJ24                 OBUF (Prop_obuf_I_O)         2.460     3.931 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.931    S[3]
    AJ24                                                              r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            S[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.930ns  (logic 2.582ns (65.710%)  route 1.348ns (34.290%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  S_reg[4]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  S_reg[4]/Q
                         net (fo=1, routed)           1.348     1.571    S_OBUF[4]
    AH24                 OBUF (Prop_obuf_I_O)         2.359     3.930 r  S_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.930    S[4]
    AH24                                                              r  S[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            S[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.893ns  (logic 2.570ns (66.021%)  route 1.323ns (33.979%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  S_reg[6]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  S_reg[6]/Q
                         net (fo=1, routed)           1.323     1.546    S_OBUF[6]
    AG23                 OBUF (Prop_obuf_I_O)         2.347     3.893 r  S_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.893    S[6]
    AG23                                                              r  S[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.857ns  (logic 2.675ns (69.354%)  route 1.182ns (30.646%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  S_reg[1]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  S_reg[1]/Q
                         net (fo=1, routed)           1.182     1.386    S_OBUF[1]
    AE25                 OBUF (Prop_obuf_I_O)         2.471     3.857 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.857    S[1]
    AE25                                                              r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.798ns  (logic 2.604ns (68.551%)  route 1.194ns (31.449%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  S_reg[2]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  S_reg[2]/Q
                         net (fo=1, routed)           1.194     1.417    S_OBUF[2]
    AK25                 OBUF (Prop_obuf_I_O)         2.381     3.798 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.798    S[2]
    AK25                                                              r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.786ns  (logic 2.599ns (68.654%)  route 1.187ns (31.346%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  S_reg[0]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  S_reg[0]/Q
                         net (fo=1, routed)           1.187     1.410    S_OBUF[0]
    AF25                 OBUF (Prop_obuf_I_O)         2.376     3.786 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.786    S[0]
    AF25                                                              r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            S_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.888ns  (logic 1.097ns (38.001%)  route 1.790ns (61.999%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK21                                              0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    AK21                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           1.160     1.905    A_IBUF[1]
    SLICE_X1Y13          LUT4 (Prop_lut4_I2_O)        0.043     1.948 r  S[7]_i_10/O
                         net (fo=1, routed)           0.000     1.948    S[7]_i_10_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     2.207 r  S_reg[7]_i_2/CO[3]
                         net (fo=8, routed)           0.630     2.838    S1
    SLICE_X0Y13          LUT3 (Prop_lut3_I2_O)        0.050     2.888 r  S[5]_i_1/O
                         net (fo=1, routed)           0.000     2.888    p_0_in[5]
    SLICE_X0Y13          FDRE                                         r  S_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            S_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.881ns  (logic 1.090ns (37.850%)  route 1.790ns (62.150%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK21                                              0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    AK21                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           1.160     1.905    A_IBUF[1]
    SLICE_X1Y13          LUT4 (Prop_lut4_I2_O)        0.043     1.948 r  S[7]_i_10/O
                         net (fo=1, routed)           0.000     1.948    S[7]_i_10_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     2.207 r  S_reg[7]_i_2/CO[3]
                         net (fo=8, routed)           0.630     2.838    S1
    SLICE_X0Y13          LUT3 (Prop_lut3_I2_O)        0.043     2.881 r  S[4]_i_1/O
                         net (fo=1, routed)           0.000     2.881    p_0_in[4]
    SLICE_X0Y13          FDRE                                         r  S_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            S_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.502ns  (logic 0.090ns (17.979%)  route 0.412ns (82.021%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF21                                              0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    AF21                 IBUF (Prop_ibuf_I_O)         0.060     0.060 r  B_IBUF[3]_inst/O
                         net (fo=3, routed)           0.412     0.472    B_IBUF[3]
    SLICE_X0Y13          LUT3 (Prop_lut3_I1_O)        0.030     0.502 r  S[3]_i_1/O
                         net (fo=1, routed)           0.000     0.502    p_0_in[3]
    SLICE_X0Y13          FDRE                                         r  S_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            S_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.503ns  (logic 0.101ns (19.974%)  route 0.403ns (80.026%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AG22                                              0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    AG22                 IBUF (Prop_ibuf_I_O)         0.073     0.073 r  B_IBUF[2]_inst/O
                         net (fo=3, routed)           0.403     0.475    B_IBUF[2]
    SLICE_X0Y13          LUT3 (Prop_lut3_I1_O)        0.028     0.503 r  S[2]_i_1/O
                         net (fo=1, routed)           0.000     0.503    p_0_in[2]
    SLICE_X0Y13          FDRE                                         r  S_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            S_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.516ns  (logic 0.101ns (19.621%)  route 0.415ns (80.379%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK23                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AK23                 IBUF (Prop_ibuf_I_O)         0.101     0.101 r  rst_IBUF_inst/O
                         net (fo=8, routed)           0.415     0.516    rst_IBUF
    SLICE_X0Y13          FDRE                                         r  S_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            S_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.516ns  (logic 0.101ns (19.621%)  route 0.415ns (80.379%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK23                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AK23                 IBUF (Prop_ibuf_I_O)         0.101     0.101 r  rst_IBUF_inst/O
                         net (fo=8, routed)           0.415     0.516    rst_IBUF
    SLICE_X0Y13          FDRE                                         r  S_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            S_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.516ns  (logic 0.101ns (19.621%)  route 0.415ns (80.379%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK23                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AK23                 IBUF (Prop_ibuf_I_O)         0.101     0.101 r  rst_IBUF_inst/O
                         net (fo=8, routed)           0.415     0.516    rst_IBUF
    SLICE_X0Y13          FDRE                                         r  S_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            S_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.516ns  (logic 0.101ns (19.621%)  route 0.415ns (80.379%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK23                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AK23                 IBUF (Prop_ibuf_I_O)         0.101     0.101 r  rst_IBUF_inst/O
                         net (fo=8, routed)           0.415     0.516    rst_IBUF
    SLICE_X0Y13          FDRE                                         r  S_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            S_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.516ns  (logic 0.101ns (19.621%)  route 0.415ns (80.379%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK23                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AK23                 IBUF (Prop_ibuf_I_O)         0.101     0.101 r  rst_IBUF_inst/O
                         net (fo=8, routed)           0.415     0.516    rst_IBUF
    SLICE_X0Y13          FDRE                                         r  S_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            S_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.516ns  (logic 0.101ns (19.621%)  route 0.415ns (80.379%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK23                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AK23                 IBUF (Prop_ibuf_I_O)         0.101     0.101 r  rst_IBUF_inst/O
                         net (fo=8, routed)           0.415     0.516    rst_IBUF
    SLICE_X0Y13          FDRE                                         r  S_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            S_reg[6]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.516ns  (logic 0.101ns (19.621%)  route 0.415ns (80.379%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK23                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AK23                 IBUF (Prop_ibuf_I_O)         0.101     0.101 r  rst_IBUF_inst/O
                         net (fo=8, routed)           0.415     0.516    rst_IBUF
    SLICE_X0Y13          FDRE                                         r  S_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            S_reg[7]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.516ns  (logic 0.101ns (19.621%)  route 0.415ns (80.379%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK23                                              0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AK23                 IBUF (Prop_ibuf_I_O)         0.101     0.101 r  rst_IBUF_inst/O
                         net (fo=8, routed)           0.415     0.516    rst_IBUF
    SLICE_X0Y13          FDRE                                         r  S_reg[7]/R
  -------------------------------------------------------------------    -------------------





