// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sha512_final (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        md_length_read,
        md_state_address0,
        md_state_ce0,
        md_state_we0,
        md_state_d0,
        md_state_q0,
        md_curlen_read,
        md_buf_address0,
        md_buf_ce0,
        md_buf_we0,
        md_buf_d0,
        md_buf_q0,
        md_buf_address1,
        md_buf_ce1,
        md_buf_we1,
        md_buf_d1,
        md_buf_q1,
        out_r_address0,
        out_r_ce0,
        out_r_we0,
        out_r_d0,
        out_r_address1,
        out_r_ce1,
        out_r_we1,
        out_r_d1
);

parameter    ap_ST_fsm_state1 = 28'd1;
parameter    ap_ST_fsm_state2 = 28'd2;
parameter    ap_ST_fsm_state3 = 28'd4;
parameter    ap_ST_fsm_state4 = 28'd8;
parameter    ap_ST_fsm_state5 = 28'd16;
parameter    ap_ST_fsm_state6 = 28'd32;
parameter    ap_ST_fsm_state7 = 28'd64;
parameter    ap_ST_fsm_state8 = 28'd128;
parameter    ap_ST_fsm_state9 = 28'd256;
parameter    ap_ST_fsm_state10 = 28'd512;
parameter    ap_ST_fsm_state11 = 28'd1024;
parameter    ap_ST_fsm_state12 = 28'd2048;
parameter    ap_ST_fsm_state13 = 28'd4096;
parameter    ap_ST_fsm_state14 = 28'd8192;
parameter    ap_ST_fsm_state15 = 28'd16384;
parameter    ap_ST_fsm_state16 = 28'd32768;
parameter    ap_ST_fsm_state17 = 28'd65536;
parameter    ap_ST_fsm_state18 = 28'd131072;
parameter    ap_ST_fsm_state19 = 28'd262144;
parameter    ap_ST_fsm_state20 = 28'd524288;
parameter    ap_ST_fsm_state21 = 28'd1048576;
parameter    ap_ST_fsm_state22 = 28'd2097152;
parameter    ap_ST_fsm_state23 = 28'd4194304;
parameter    ap_ST_fsm_state24 = 28'd8388608;
parameter    ap_ST_fsm_state25 = 28'd16777216;
parameter    ap_ST_fsm_state26 = 28'd33554432;
parameter    ap_ST_fsm_state27 = 28'd67108864;
parameter    ap_ST_fsm_state28 = 28'd134217728;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] md_length_read;
output  [2:0] md_state_address0;
output   md_state_ce0;
output   md_state_we0;
output  [63:0] md_state_d0;
input  [63:0] md_state_q0;
input  [63:0] md_curlen_read;
output  [6:0] md_buf_address0;
output   md_buf_ce0;
output   md_buf_we0;
output  [7:0] md_buf_d0;
input  [7:0] md_buf_q0;
output  [6:0] md_buf_address1;
output   md_buf_ce1;
output   md_buf_we1;
output  [7:0] md_buf_d1;
input  [7:0] md_buf_q1;
output  [5:0] out_r_address0;
output   out_r_ce0;
output   out_r_we0;
output  [7:0] out_r_d0;
output  [5:0] out_r_address1;
output   out_r_ce1;
output   out_r_we1;
output  [7:0] out_r_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[2:0] md_state_address0;
reg md_state_ce0;
reg md_state_we0;
reg[6:0] md_buf_address0;
reg md_buf_ce0;
reg md_buf_we0;
reg[7:0] md_buf_d0;
reg[6:0] md_buf_address1;
reg md_buf_ce1;
reg md_buf_we1;
reg[7:0] md_buf_d1;
reg[5:0] out_r_address0;
reg out_r_ce0;
reg out_r_we0;
reg[7:0] out_r_d0;
reg[5:0] out_r_address1;
reg out_r_ce1;
reg out_r_we1;
reg[7:0] out_r_d1;

(* fsm_encoding = "none" *) reg   [27:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [63:0] grp_fu_507_p2;
reg   [63:0] reg_422;
wire    ap_CS_fsm_state15;
wire   [0:0] tmp_26_fu_696_p2;
reg   [63:0] reg_431;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state13;
reg   [0:0] tmp_23_reg_1108;
reg   [7:0] reg_442;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state24;
reg   [0:0] icmp_reg_1084;
reg   [7:0] reg_464;
wire    ap_CS_fsm_state8;
reg   [63:0] reg_474;
wire   [0:0] grp_fu_676_p2;
reg   [15:0] reg_485;
wire    ap_CS_fsm_state2;
reg   [23:0] reg_496;
wire    ap_CS_fsm_state3;
reg   [31:0] tmp_23_cast3_reg_525;
wire    ap_CS_fsm_state4;
reg   [39:0] tmp_23_cast4_reg_529;
wire    ap_CS_fsm_state5;
reg   [47:0] tmp_23_cast5_reg_533;
wire    ap_CS_fsm_state6;
reg   [55:0] reg_537;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state22;
wire   [9:0] tmp_s_fu_721_p3;
reg   [9:0] tmp_s_reg_1088;
wire   [7:0] tmp_50_fu_774_p1;
reg   [7:0] tmp_50_reg_1098;
wire   [7:0] tmp_2_fu_788_p3;
reg   [7:0] tmp_2_reg_1103;
wire   [0:0] tmp_23_fu_681_p2;
wire   [63:0] tmp_24_fu_800_p1;
reg   [63:0] tmp_24_reg_1118;
wire   [63:0] tmp_25_fu_805_p1;
reg   [63:0] tmp_25_reg_1131;
reg   [7:0] tmp_30_reg_1144;
reg   [7:0] tmp_31_reg_1149;
reg   [7:0] tmp_32_reg_1154;
reg   [7:0] tmp_33_reg_1159;
reg   [7:0] tmp_34_reg_1164;
wire   [63:0] tmp_36_fu_887_p1;
reg   [63:0] tmp_36_reg_1172;
wire   [63:0] tmp_37_fu_892_p1;
reg   [63:0] tmp_37_reg_1185;
wire   [2:0] tmp_59_fu_902_p1;
reg   [2:0] tmp_59_reg_1203;
wire   [5:0] tmp_40_fu_917_p3;
reg   [5:0] tmp_40_reg_1208;
wire    ap_CS_fsm_state25;
reg   [7:0] tmp_43_reg_1218;
reg   [7:0] tmp_44_reg_1223;
reg   [7:0] tmp_45_reg_1228;
reg   [7:0] tmp_46_reg_1233;
reg   [7:0] tmp_47_reg_1238;
wire   [7:0] tmp_60_fu_1001_p1;
reg   [7:0] tmp_60_reg_1243;
reg   [6:0] temp_buf_address0;
reg    temp_buf_ce0;
reg    temp_buf_we0;
reg   [7:0] temp_buf_d0;
wire   [7:0] temp_buf_q0;
reg    temp_buf_ce1;
wire   [7:0] temp_buf_q1;
wire    grp_sha512_compress_128_fu_636_ap_start;
wire    grp_sha512_compress_128_fu_636_ap_done;
wire    grp_sha512_compress_128_fu_636_ap_idle;
wire    grp_sha512_compress_128_fu_636_ap_ready;
wire   [2:0] grp_sha512_compress_128_fu_636_md_state_address0;
wire    grp_sha512_compress_128_fu_636_md_state_ce0;
wire    grp_sha512_compress_128_fu_636_md_state_we0;
wire   [63:0] grp_sha512_compress_128_fu_636_md_state_d0;
wire   [6:0] grp_sha512_compress_128_fu_636_buf_r_address0;
wire    grp_sha512_compress_128_fu_636_buf_r_ce0;
wire   [6:0] grp_sha512_compress_128_fu_636_buf_r_address1;
wire    grp_sha512_compress_128_fu_636_buf_r_ce1;
wire   [0:0] exitcond3_fu_687_p2;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state14;
reg   [7:0] md_curlen_2_ph_phi_fu_456_p4;
reg   [7:0] md_curlen_2_ph_reg_453;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state28;
reg    ap_reg_grp_sha512_compress_128_fu_636_ap_start;
wire   [63:0] md_curlen_2_cast_fu_810_p1;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire   [63:0] tmp_38_fu_897_p1;
wire   [63:0] tmp_41_fu_924_p1;
wire   [63:0] p_sum1_cast_fu_946_p1;
wire   [63:0] p_sum2_cast_fu_1010_p1;
wire    ap_CS_fsm_state26;
wire   [63:0] p_sum3_cast_fu_1020_p1;
wire   [63:0] p_sum4_cast_fu_1030_p1;
wire    ap_CS_fsm_state27;
wire   [63:0] p_sum5_cast_fu_1040_p1;
wire   [63:0] p_sum6_cast_fu_1050_p1;
wire   [63:0] p_sum7_cast_fu_1060_p1;
reg   [63:0] grp_fu_507_p0;
wire   [15:0] tmp_13_fu_734_p1;
wire   [23:0] tmp_11_fu_742_p1;
wire   [31:0] tmp_9_fu_750_p1;
wire   [39:0] tmp_7_fu_758_p1;
wire   [47:0] tmp_5_fu_766_p1;
wire   [55:0] tmp_3_fu_777_p1;
reg   [63:0] grp_fu_507_p1;
wire   [63:0] tmp_cast_fu_729_p1;
wire   [15:0] tmp_57_fu_738_p1;
wire   [23:0] tmp_56_fu_746_p1;
wire   [31:0] tmp_55_fu_754_p1;
wire   [39:0] tmp_54_fu_762_p1;
wire   [47:0] tmp_53_fu_770_p1;
wire   [55:0] tmp_52_fu_781_p1;
wire   [7:0] tmp_58_fu_796_p1;
reg   [56:0] grp_fu_676_p0;
reg   [56:0] grp_fu_676_p1;
wire   [7:0] tmp_23_fu_681_p0;
wire   [6:0] tmp_49_fu_717_p1;
wire   [4:0] tmp_51_fu_785_p1;
wire   [7:0] tmp_24_fu_800_p0;
wire   [7:0] tmp_36_fu_887_p0;
wire   [7:0] tmp_37_fu_892_p0;
wire   [3:0] tmp_38_fu_897_p0;
wire   [3:0] tmp_59_fu_902_p0;
wire   [5:0] p_sum1_fu_940_p2;
wire   [5:0] p_sum2_fu_1005_p2;
wire   [5:0] p_sum3_fu_1015_p2;
wire   [5:0] p_sum4_fu_1025_p2;
wire   [5:0] p_sum5_fu_1035_p2;
wire   [5:0] p_sum6_fu_1045_p2;
wire   [5:0] p_sum7_fu_1055_p2;
reg   [27:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 28'd1;
#0 ap_reg_grp_sha512_compress_128_fu_636_ap_start = 1'b0;
end

sha512_update_32_hbi #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
temp_buf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(temp_buf_address0),
    .ce0(temp_buf_ce0),
    .we0(temp_buf_we0),
    .d0(temp_buf_d0),
    .q0(temp_buf_q0),
    .address1(grp_sha512_compress_128_fu_636_buf_r_address1),
    .ce1(temp_buf_ce1),
    .q1(temp_buf_q1)
);

sha512_compress_128 grp_sha512_compress_128_fu_636(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sha512_compress_128_fu_636_ap_start),
    .ap_done(grp_sha512_compress_128_fu_636_ap_done),
    .ap_idle(grp_sha512_compress_128_fu_636_ap_idle),
    .ap_ready(grp_sha512_compress_128_fu_636_ap_ready),
    .md_state_address0(grp_sha512_compress_128_fu_636_md_state_address0),
    .md_state_ce0(grp_sha512_compress_128_fu_636_md_state_ce0),
    .md_state_we0(grp_sha512_compress_128_fu_636_md_state_we0),
    .md_state_d0(grp_sha512_compress_128_fu_636_md_state_d0),
    .md_state_q0(md_state_q0),
    .buf_r_address0(grp_sha512_compress_128_fu_636_buf_r_address0),
    .buf_r_ce0(grp_sha512_compress_128_fu_636_buf_r_ce0),
    .buf_r_q0(temp_buf_q0),
    .buf_r_address1(grp_sha512_compress_128_fu_636_buf_r_address1),
    .buf_r_ce1(grp_sha512_compress_128_fu_636_buf_r_ce1),
    .buf_r_q1(temp_buf_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_sha512_compress_128_fu_636_ap_start <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_state10) & (1'd1 == grp_fu_676_p2)) | ((1'b1 == ap_CS_fsm_state19) & (1'd1 == grp_fu_676_p2)))) begin
            ap_reg_grp_sha512_compress_128_fu_636_ap_start <= 1'b1;
        end else if ((1'b1 == grp_sha512_compress_128_fu_636_ap_ready)) begin
            ap_reg_grp_sha512_compress_128_fu_636_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (1'd1 == tmp_23_reg_1108) & (1'd1 == grp_fu_676_p2))) begin
        md_curlen_2_ph_reg_453 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state8) & (1'd0 == tmp_23_fu_681_p2))) begin
        md_curlen_2_ph_reg_453 <= grp_fu_507_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (1'd1 == tmp_23_fu_681_p2))) begin
        reg_422 <= md_curlen_read;
    end else if ((((1'b1 == ap_CS_fsm_state15) & (tmp_26_fu_696_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state9) & (1'd0 == exitcond3_fu_687_p2)))) begin
        reg_422 <= grp_fu_507_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (1'd1 == exitcond3_fu_687_p2))) begin
        reg_431 <= 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        reg_431 <= reg_442;
    end else if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_state13) & (1'd1 == tmp_23_reg_1108)))) begin
        reg_431 <= grp_fu_507_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        reg_442 <= reg_431;
    end else if (((1'b1 == ap_CS_fsm_state12) & (grp_sha512_compress_128_fu_636_ap_done == 1'b1))) begin
        reg_442 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state19) | ((1'b1 == ap_CS_fsm_state24) & (1'd1 == icmp_reg_1084)))) begin
        reg_442 <= grp_fu_507_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & ((1'd1 == grp_fu_676_p2) | (tmp_23_reg_1108 == 1'd0)))) begin
        reg_464 <= md_curlen_2_ph_phi_fu_456_p4;
    end else if ((((1'b1 == ap_CS_fsm_state15) & (tmp_26_fu_696_p2 == 1'd1)) | (1'b1 == ap_CS_fsm_state8))) begin
        reg_464 <= grp_fu_507_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        reg_474 <= reg_442;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        reg_474 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (1'd1 == grp_fu_676_p2))) begin
        reg_474 <= grp_fu_507_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        reg_485 <= reg_537;
    end else if (((grp_sha512_compress_128_fu_636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
        reg_485 <= 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        reg_485 <= grp_fu_507_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == grp_fu_676_p2) & (1'b1 == ap_CS_fsm_state22))) begin
        reg_496 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        reg_496 <= reg_442;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_496 <= grp_fu_507_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        icmp_reg_1084 <= grp_fu_676_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_state15) & (tmp_26_fu_696_p2 == 1'd0)) | (1'b1 == ap_CS_fsm_state22))) begin
        reg_537 <= grp_fu_507_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_23_cast3_reg_525 <= grp_fu_507_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        tmp_23_cast4_reg_529 <= grp_fu_507_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        tmp_23_cast5_reg_533 <= grp_fu_507_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        tmp_23_reg_1108 <= tmp_23_fu_681_p2;
        tmp_2_reg_1103[7 : 3] <= tmp_2_fu_788_p3[7 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (grp_fu_676_p2 == 1'd0))) begin
        tmp_24_reg_1118[7 : 0] <= tmp_24_fu_800_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (1'd1 == tmp_23_reg_1108) & (grp_fu_676_p2 == 1'd0))) begin
        tmp_25_reg_1131[7 : 0] <= tmp_25_fu_805_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (tmp_26_fu_696_p2 == 1'd0))) begin
        tmp_30_reg_1144 <= {{tmp_23_cast5_reg_533[47:40]}};
        tmp_31_reg_1149 <= {{tmp_23_cast4_reg_529[39:32]}};
        tmp_32_reg_1154 <= {{tmp_23_cast3_reg_525[31:24]}};
        tmp_33_reg_1159 <= {{reg_496[23:16]}};
        tmp_34_reg_1164 <= {{reg_485[15:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & (grp_fu_676_p2 == 1'd0))) begin
        tmp_36_reg_1172[7 : 0] <= tmp_36_fu_887_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) & (grp_fu_676_p2 == 1'd0))) begin
        tmp_37_reg_1185[7 : 0] <= tmp_37_fu_892_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        tmp_40_reg_1208[5 : 3] <= tmp_40_fu_917_p3[5 : 3];
        tmp_43_reg_1218 <= {{md_state_q0[47:40]}};
        tmp_44_reg_1223 <= {{md_state_q0[39:32]}};
        tmp_45_reg_1228 <= {{md_state_q0[31:24]}};
        tmp_46_reg_1233 <= {{md_state_q0[23:16]}};
        tmp_47_reg_1238 <= {{md_state_q0[15:8]}};
        tmp_60_reg_1243 <= tmp_60_fu_1001_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_50_reg_1098 <= tmp_50_fu_774_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state24) & (1'd1 == icmp_reg_1084) & (grp_fu_676_p2 == 1'd0))) begin
        tmp_59_reg_1203 <= tmp_59_fu_902_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (1'd1 == grp_fu_676_p2))) begin
        tmp_s_reg_1088[9 : 3] <= tmp_s_fu_721_p3[9 : 3];
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state24) & ((1'd1 == grp_fu_676_p2) | (icmp_reg_1084 == 1'd0))))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) & ((1'd1 == grp_fu_676_p2) | (icmp_reg_1084 == 1'd0)))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_507_p0 = reg_496;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_507_p0 = reg_485;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_507_p0 = reg_474;
    end else if (((1'b1 == ap_CS_fsm_state15) & (tmp_26_fu_696_p2 == 1'd0))) begin
        grp_fu_507_p0 = tmp_50_reg_1098;
    end else if (((1'b1 == ap_CS_fsm_state15) & (tmp_26_fu_696_p2 == 1'd1))) begin
        grp_fu_507_p0 = reg_464;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_507_p0 = reg_442;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_507_p0 = reg_431;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_507_p0 = reg_422;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_507_p0 = 8'd1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_507_p0 = tmp_3_fu_777_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_507_p0 = tmp_5_fu_766_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_507_p0 = tmp_7_fu_758_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_507_p0 = tmp_9_fu_750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_507_p0 = tmp_11_fu_742_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_507_p0 = tmp_13_fu_734_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_507_p0 = md_length_read;
    end else begin
        grp_fu_507_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_507_p1 = 4'd1;
    end else if (((1'b1 == ap_CS_fsm_state15) & (tmp_26_fu_696_p2 == 1'd0))) begin
        grp_fu_507_p1 = tmp_2_reg_1103;
    end else if ((((1'b1 == ap_CS_fsm_state15) & (tmp_26_fu_696_p2 == 1'd1)) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state22))) begin
        grp_fu_507_p1 = 8'd1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_507_p1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_507_p1 = tmp_58_fu_796_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_507_p1 = tmp_52_fu_781_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_507_p1 = tmp_53_fu_770_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_507_p1 = tmp_54_fu_762_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_507_p1 = tmp_55_fu_754_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_507_p1 = tmp_56_fu_746_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_507_p1 = tmp_57_fu_738_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_507_p1 = tmp_cast_fu_729_p1;
    end else begin
        grp_fu_507_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_676_p0 = reg_496;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_676_p0 = reg_485;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_676_p0 = reg_474;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_676_p0 = reg_442;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_676_p0 = reg_431;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_676_p0 = {{md_curlen_read[63:7]}};
    end else begin
        grp_fu_676_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_676_p1 = 4'd8;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state22))) begin
        grp_fu_676_p1 = 8'd128;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_676_p1 = 57'd0;
    end else begin
        grp_fu_676_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        md_buf_address0 = 64'd127;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        md_buf_address0 = 64'd125;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        md_buf_address0 = 64'd123;
    end else if (((1'b1 == ap_CS_fsm_state15) & (tmp_26_fu_696_p2 == 1'd0))) begin
        md_buf_address0 = 64'd120;
    end else if (((1'b1 == ap_CS_fsm_state15) & (tmp_26_fu_696_p2 == 1'd1))) begin
        md_buf_address0 = md_curlen_2_cast_fu_810_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        md_buf_address0 = tmp_25_reg_1131;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        md_buf_address0 = tmp_24_fu_800_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        md_buf_address0 = grp_fu_507_p2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        md_buf_address0 = md_curlen_read;
    end else begin
        md_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        md_buf_address1 = tmp_37_reg_1185;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        md_buf_address1 = tmp_36_fu_887_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        md_buf_address1 = 64'd126;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        md_buf_address1 = 64'd124;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        md_buf_address1 = 64'd122;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        md_buf_address1 = 64'd121;
    end else begin
        md_buf_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state15) & (tmp_26_fu_696_p2 == 1'd1)) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state8) | ((1'b1 == ap_CS_fsm_state15) & (tmp_26_fu_696_p2 == 1'd0)) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state17))) begin
        md_buf_ce0 = 1'b1;
    end else begin
        md_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state17))) begin
        md_buf_ce1 = 1'b1;
    end else begin
        md_buf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        md_buf_d0 = reg_537;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        md_buf_d0 = tmp_33_reg_1159;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        md_buf_d0 = tmp_31_reg_1149;
    end else if (((1'b1 == ap_CS_fsm_state15) & (tmp_26_fu_696_p2 == 1'd0))) begin
        md_buf_d0 = {{reg_474[63:56]}};
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        md_buf_d0 = temp_buf_q0;
    end else if ((((1'b1 == ap_CS_fsm_state15) & (tmp_26_fu_696_p2 == 1'd1)) | (1'b1 == ap_CS_fsm_state9))) begin
        md_buf_d0 = 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        md_buf_d0 = 8'd128;
    end else begin
        md_buf_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        md_buf_d1 = temp_buf_q0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        md_buf_d1 = tmp_34_reg_1164;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        md_buf_d1 = tmp_32_reg_1154;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        md_buf_d1 = tmp_30_reg_1144;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        md_buf_d1 = {{reg_537[55:48]}};
    end else begin
        md_buf_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state15) & (tmp_26_fu_696_p2 == 1'd1)) | (1'b1 == ap_CS_fsm_state8) | ((1'b1 == ap_CS_fsm_state15) & (tmp_26_fu_696_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state9) & (1'd0 == exitcond3_fu_687_p2)) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state17))) begin
        md_buf_we0 = 1'b1;
    end else begin
        md_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state15) & (tmp_26_fu_696_p2 == 1'd0)) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state17))) begin
        md_buf_we1 = 1'b1;
    end else begin
        md_buf_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) & (1'd1 == tmp_23_reg_1108) & (1'd1 == grp_fu_676_p2))) begin
        md_curlen_2_ph_phi_fu_456_p4 = 8'd0;
    end else begin
        md_curlen_2_ph_phi_fu_456_p4 = md_curlen_2_ph_reg_453;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        md_state_address0 = tmp_38_fu_897_p1;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state21))) begin
        md_state_address0 = grp_sha512_compress_128_fu_636_md_state_address0;
    end else begin
        md_state_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        md_state_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state21))) begin
        md_state_ce0 = grp_sha512_compress_128_fu_636_md_state_ce0;
    end else begin
        md_state_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state21))) begin
        md_state_we0 = grp_sha512_compress_128_fu_636_md_state_we0;
    end else begin
        md_state_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        out_r_address0 = p_sum6_cast_fu_1050_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        out_r_address0 = p_sum4_cast_fu_1030_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        out_r_address0 = p_sum2_cast_fu_1010_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        out_r_address0 = tmp_41_fu_924_p1;
    end else begin
        out_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        out_r_address1 = p_sum7_cast_fu_1060_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        out_r_address1 = p_sum5_cast_fu_1040_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        out_r_address1 = p_sum3_cast_fu_1020_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        out_r_address1 = p_sum1_cast_fu_946_p1;
    end else begin
        out_r_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state27))) begin
        out_r_ce0 = 1'b1;
    end else begin
        out_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state27))) begin
        out_r_ce1 = 1'b1;
    end else begin
        out_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        out_r_d0 = tmp_47_reg_1238;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        out_r_d0 = tmp_45_reg_1228;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        out_r_d0 = tmp_43_reg_1218;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        out_r_d0 = {{md_state_q0[63:56]}};
    end else begin
        out_r_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        out_r_d1 = tmp_60_reg_1243;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        out_r_d1 = tmp_46_reg_1233;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        out_r_d1 = tmp_44_reg_1223;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        out_r_d1 = {{md_state_q0[55:48]}};
    end else begin
        out_r_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state27))) begin
        out_r_we0 = 1'b1;
    end else begin
        out_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state27))) begin
        out_r_we1 = 1'b1;
    end else begin
        out_r_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        temp_buf_address0 = tmp_37_fu_892_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        temp_buf_address0 = tmp_36_reg_1172;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        temp_buf_address0 = tmp_25_fu_805_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        temp_buf_address0 = tmp_24_reg_1118;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state21))) begin
        temp_buf_address0 = grp_sha512_compress_128_fu_636_buf_r_address0;
    end else begin
        temp_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state20))) begin
        temp_buf_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state21))) begin
        temp_buf_ce0 = grp_sha512_compress_128_fu_636_buf_r_ce0;
    end else begin
        temp_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state21))) begin
        temp_buf_ce1 = grp_sha512_compress_128_fu_636_buf_r_ce1;
    end else begin
        temp_buf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        temp_buf_d0 = md_buf_q1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        temp_buf_d0 = md_buf_q0;
    end else begin
        temp_buf_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state20))) begin
        temp_buf_we0 = 1'b1;
    end else begin
        temp_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (grp_fu_676_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (1'd1 == grp_fu_676_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (1'd1 == tmp_23_fu_681_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (1'd1 == exitcond3_fu_687_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (1'd1 == grp_fu_676_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (grp_sha512_compress_128_fu_636_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & ((1'd1 == grp_fu_676_p2) | (tmp_23_reg_1108 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (tmp_26_fu_696_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((1'b1 == ap_CS_fsm_state19) & (1'd1 == grp_fu_676_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state21 : begin
            if (((grp_sha512_compress_128_fu_636_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((1'd1 == grp_fu_676_p2) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state24 : begin
            if (((1'b1 == ap_CS_fsm_state24) & ((1'd1 == grp_fu_676_p2) | (icmp_reg_1084 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign exitcond3_fu_687_p2 = ((grp_fu_507_p2 == 64'd128) ? 1'b1 : 1'b0);

assign grp_fu_507_p2 = (grp_fu_507_p0 + grp_fu_507_p1);

assign grp_fu_676_p2 = ((grp_fu_676_p0 == grp_fu_676_p1) ? 1'b1 : 1'b0);

assign grp_sha512_compress_128_fu_636_ap_start = ap_reg_grp_sha512_compress_128_fu_636_ap_start;

assign md_curlen_2_cast_fu_810_p1 = reg_464;

assign md_state_d0 = grp_sha512_compress_128_fu_636_md_state_d0;

assign p_sum1_cast_fu_946_p1 = p_sum1_fu_940_p2;

assign p_sum1_fu_940_p2 = (tmp_40_fu_917_p3 | 6'd1);

assign p_sum2_cast_fu_1010_p1 = p_sum2_fu_1005_p2;

assign p_sum2_fu_1005_p2 = (tmp_40_reg_1208 | 6'd2);

assign p_sum3_cast_fu_1020_p1 = p_sum3_fu_1015_p2;

assign p_sum3_fu_1015_p2 = (tmp_40_reg_1208 | 6'd3);

assign p_sum4_cast_fu_1030_p1 = p_sum4_fu_1025_p2;

assign p_sum4_fu_1025_p2 = (tmp_40_reg_1208 | 6'd4);

assign p_sum5_cast_fu_1040_p1 = p_sum5_fu_1035_p2;

assign p_sum5_fu_1035_p2 = (tmp_40_reg_1208 | 6'd5);

assign p_sum6_cast_fu_1050_p1 = p_sum6_fu_1045_p2;

assign p_sum6_fu_1045_p2 = (tmp_40_reg_1208 | 6'd6);

assign p_sum7_cast_fu_1060_p1 = p_sum7_fu_1055_p2;

assign p_sum7_fu_1055_p2 = (tmp_40_reg_1208 | 6'd7);

assign tmp_11_fu_742_p1 = tmp_s_reg_1088;

assign tmp_13_fu_734_p1 = tmp_s_reg_1088;

assign tmp_23_fu_681_p0 = grp_fu_507_p2;

assign tmp_23_fu_681_p2 = ((tmp_23_fu_681_p0 > 8'd112) ? 1'b1 : 1'b0);

assign tmp_24_fu_800_p0 = reg_431;

assign tmp_24_fu_800_p1 = tmp_24_fu_800_p0;

assign tmp_25_fu_805_p1 = reg_442;

assign tmp_26_fu_696_p2 = ((reg_464 < 8'd120) ? 1'b1 : 1'b0);

assign tmp_2_fu_788_p3 = {{tmp_51_fu_785_p1}, {3'd0}};

assign tmp_36_fu_887_p0 = reg_474;

assign tmp_36_fu_887_p1 = tmp_36_fu_887_p0;

assign tmp_37_fu_892_p0 = reg_485;

assign tmp_37_fu_892_p1 = tmp_37_fu_892_p0;

assign tmp_38_fu_897_p0 = reg_496;

assign tmp_38_fu_897_p1 = tmp_38_fu_897_p0;

assign tmp_3_fu_777_p1 = tmp_s_reg_1088;

assign tmp_40_fu_917_p3 = {{tmp_59_reg_1203}, {3'd0}};

assign tmp_41_fu_924_p1 = tmp_40_fu_917_p3;

assign tmp_49_fu_717_p1 = md_curlen_read[6:0];

assign tmp_50_fu_774_p1 = md_length_read[7:0];

assign tmp_51_fu_785_p1 = md_curlen_read[4:0];

assign tmp_52_fu_781_p1 = md_length_read[55:0];

assign tmp_53_fu_770_p1 = md_length_read[47:0];

assign tmp_54_fu_762_p1 = md_length_read[39:0];

assign tmp_55_fu_754_p1 = md_length_read[31:0];

assign tmp_56_fu_746_p1 = md_length_read[23:0];

assign tmp_57_fu_738_p1 = md_length_read[15:0];

assign tmp_58_fu_796_p1 = md_curlen_read[7:0];

assign tmp_59_fu_902_p0 = reg_496;

assign tmp_59_fu_902_p1 = tmp_59_fu_902_p0[2:0];

assign tmp_5_fu_766_p1 = tmp_s_reg_1088;

assign tmp_60_fu_1001_p1 = md_state_q0[7:0];

assign tmp_7_fu_758_p1 = tmp_s_reg_1088;

assign tmp_9_fu_750_p1 = tmp_s_reg_1088;

assign tmp_cast_fu_729_p1 = tmp_s_fu_721_p3;

assign tmp_s_fu_721_p3 = {{tmp_49_fu_717_p1}, {3'd0}};

always @ (posedge ap_clk) begin
    tmp_s_reg_1088[2:0] <= 3'b000;
    tmp_2_reg_1103[2:0] <= 3'b000;
    tmp_24_reg_1118[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    tmp_25_reg_1131[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    tmp_36_reg_1172[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    tmp_37_reg_1185[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    tmp_40_reg_1208[2:0] <= 3'b000;
end

endmodule //sha512_final
