Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,N:T:m:N:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                       8 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,N:B:m:N:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
Se ha leido bien el NRU
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
Se ha leido bien el NRU
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f78655dca00,80
launching memcpy command : MemcpyHtoD,0x00007f78655dcc00,80
launching memcpy command : MemcpyHtoD,0x00007f78655dd600,124
launching memcpy command : MemcpyHtoD,0x00007f78655dd800,124
launching memcpy command : MemcpyHtoD,0x00007f786da00810,520
launching memcpy command : MemcpyHtoD,0x00007f786da00a18,8160
launching memcpy command : MemcpyHtoD,0x00007f7865400000,1952256
launching memcpy command : MemcpyHtoD,0x00007f786da00800,16
Processing kernel ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernel-1.traceg
-kernel name = _Z6kernelv
-kernel id = 1
-grid dim = (51,1,1)
-block dim = (512,1,1)
-shmem = 11872
-nregs = 51
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f7894000000
-local mem base_addr = 0x00007f7892000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernel-1.traceg
launching kernel name: _Z6kernelv uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6kernelv'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 96KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6kernelv'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6kernelv'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6kernelv'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6kernelv'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6kernelv'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6kernelv'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6kernelv'
thread block = 7,0,0
thread block = 8,0,0
thread block = 9,0,0
thread block = 10,0,0
thread block = 11,0,0
thread block = 12,0,0
thread block = 13,0,0
thread block = 14,0,0
thread block = 15,0,0
thread block = 16,0,0
thread block = 17,0,0
thread block = 18,0,0
thread block = 19,0,0
thread block = 20,0,0
thread block = 21,0,0
thread block = 22,0,0
thread block = 23,0,0
thread block = 24,0,0
thread block = 25,0,0
thread block = 26,0,0
thread block = 27,0,0
thread block = 28,0,0
thread block = 29,0,0
thread block = 30,0,0
thread block = 31,0,0
thread block = 32,0,0
thread block = 33,0,0
thread block = 34,0,0
thread block = 35,0,0
thread block = 36,0,0
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6kernelv 
kernel_launch_uid = 1 
gpu_sim_cycle = 29635
gpu_sim_insn = 6559671
gpu_ipc =     221.3488
gpu_tot_sim_cycle = 29635
gpu_tot_sim_insn = 6559671
gpu_tot_ipc =     221.3488
gpu_tot_issued_cta = 51
gpu_occupancy = 55.8230% 
gpu_tot_occupancy = 55.8230% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.3182
partiton_level_parallism_total  =       1.3182
partiton_level_parallism_util =       2.5758
partiton_level_parallism_util_total  =       2.5758
L2_BW  =      50.6178 GB/Sec
L2_BW_total  =      50.6178 GB/Sec
gpu_total_sim_rate=1639917

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5919, Miss = 4485, Miss_rate = 0.758, Pending_hits = 463, Reservation_fails = 313
	L1D_cache_core[1]: Access = 7131, Miss = 5435, Miss_rate = 0.762, Pending_hits = 568, Reservation_fails = 339
	L1D_cache_core[2]: Access = 7048, Miss = 5299, Miss_rate = 0.752, Pending_hits = 518, Reservation_fails = 379
	L1D_cache_core[3]: Access = 6118, Miss = 4524, Miss_rate = 0.739, Pending_hits = 460, Reservation_fails = 217
	L1D_cache_core[4]: Access = 7152, Miss = 5481, Miss_rate = 0.766, Pending_hits = 569, Reservation_fails = 345
	L1D_cache_core[5]: Access = 6045, Miss = 4606, Miss_rate = 0.762, Pending_hits = 478, Reservation_fails = 452
	L1D_cache_core[6]: Access = 6117, Miss = 4688, Miss_rate = 0.766, Pending_hits = 512, Reservation_fails = 460
	L1D_cache_core[7]: Access = 5979, Miss = 4547, Miss_rate = 0.760, Pending_hits = 500, Reservation_fails = 352
	L1D_total_cache_accesses = 51509
	L1D_total_cache_misses = 39065
	L1D_total_cache_miss_rate = 0.7584
	L1D_total_cache_pending_hits = 4068
	L1D_total_cache_reservation_fails = 2857
	L1D_cache_data_port_util = 0.048
	L1D_cache_fill_port_util = 0.106
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4068
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6463
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2358
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12080
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4069
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 499
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 30987
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20522

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2358
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 499
ctas_completed 51, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1047, 1050, 876, 876, 876, 876, 876, 876, 876, 876, 876, 876, 876, 876, 876, 876, 1047, 1050, 876, 876, 876, 876, 876, 876, 876, 876, 876, 876, 876, 876, 876, 876, 
gpgpu_n_tot_thrd_icount = 7812384
gpgpu_n_tot_w_icount = 244137
gpgpu_n_stall_shd_mem = 7786
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18542
gpgpu_n_mem_write_global = 20522
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 398055
gpgpu_n_store_insn = 132753
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2173
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5613
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:134746	W0_Idle:75394	W0_Scoreboard:278975	W1:5763	W2:102	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:2703	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:102	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:51	W31:2499	W32:201501
single_issue_nums: WS0:62475	WS1:62526	WS2:59568	WS3:59568	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 148336 {8:18542,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 820880 {40:20522,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 741680 {40:18542,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 164176 {8:20522,}
maxmflatency = 1010 
max_icnt2mem_latency = 111 
maxmrqlatency = 154 
max_icnt2sh_latency = 85 
averagemflatency = 563 
avg_icnt2mem_latency = 46 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 3 
mrq_lat_table:20120 	1699 	1093 	1587 	2600 	3123 	516 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7005 	537 	31522 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	38178 	886 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29697 	5905 	2215 	999 	231 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	7 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        40        53        29        29        33        15        23        29        34        32        68        48        13        15        15        11 
dram[1]:        54        49        77        54        25        25        34        28        40        53        48        48        21        21        12        13 
dram[2]:        66        42        59        58        31        35        23        26        78        77        34        48        19        17        21        26 
dram[3]:        44        68        22        46        27        23        52        19        48        32        67        51        11        10        16        19 
dram[4]:        59        53        42        39        34        30        27        27        38        52        43        66        19        23        19        18 
dram[5]:        32        28        42        49        25        25        24        17        22        25        36        39        18        18        11        16 
dram[6]:        49        47        45        70        20        29        22        20        25        23        35        16        20        20        14        14 
dram[7]:        77        78        28        47        26        40        20        38        40        28        48        46        17        20        20        22 
dram[8]:        36        63        46        67        19        27        36        34        59        33        67        45        18        18        21        27 
dram[9]:        49        36        43        42        23        23        18        20        23        42        38        32        23        12        22        17 
dram[10]:        29        49        45        44        37        41        30        17        48        21        67        33        23        19        15        11 
dram[11]:        44        40        75        72        27        30        28        55        49        35        68        46        20        23        14        12 
dram[12]:        37        34        37        77        17        18        24        51        34        23        47        49        11        18        17        18 
dram[13]:        78        82        77        46        25        29        18        27        25        38        48        53        23        14        17        21 
dram[14]:        29        34        40        40        23        29        17        23        43        30        36        38        21        25        19        18 
dram[15]:        24        26        73        58        21        16        34        21        50        43        64        64        18        18        14        15 
maximum service time to same row:
dram[0]:      7074      7084      6718      6398      6796      6804      6395      7400      7457      7482      9290      9664     11584     11894      9608     10159 
dram[1]:      6992      6398      6392      6387      6811      6784      6939      7203      6802      7855      6417     10070     12768     10946     13258     12781 
dram[2]:      6404      7725      6384      6639      6781      6789      6781      7761      7291      7693      8932      9323     11297     11297     12085     12090 
dram[3]:      7061      6402      7126      6831      6790      6787      7489      6447      7572      7458      7906      7039     11376     12274     11545     13197 
dram[4]:      6420      6396      6411      6399      6783      6780      6428      6426      7141      7133      6403      7913     12064     12083     11523     11364 
dram[5]:      6388      6411      6442      7650      6803      6784      6394      6410      7478      7520      6427      6427     13658     13890     12044     11075 
dram[6]:      7106      6396      6783      6782      6784      6795      6404      6414      9550      9469      8840      8906     11400     10755     12147     12374 
dram[7]:      7046      7050      6820      6784      6853      6786      6803      6817      7451      7558      9022      7869     11340     11540     11543     12230 
dram[8]:      8548     14675      6383      7036      6797      6817      6829      6793      7524      7430      8134      7744     12508     12391     12612     12070 
dram[9]:      7198      6422      6388      6385      6818      6817      6419      7862      9539      7558      9230      9250     11497     11363     12073     11126 
dram[10]:      6456      7105      6389      6386      6807      6821      7581      6387      7468      7100      9242      9254     11464     12038     10124     10062 
dram[11]:      7335      6675      6396      7227      6795      6806      7146      7388      6987      7082      7828      8832     11902     11950     11518     11435 
dram[12]:      9453      7095      7268      6776      6787      7085      6418      6420      9266      9336      6811      7420     12275     11302     11457     12679 
dram[13]:      7113      6410      7011      6423      6805      6788      6775      6786      7157      7860      6097      6784     11360     10929     12527     12470 
dram[14]:      6401      6398      6386      6413      7367      6791      7859      7561      7171      7187      9702     10190     11265     13206     12120     12098 
dram[15]:      6406      6882      6399      7025      6790      6791      6704      6401      7536      7532      7629      7970     12902     13506     10305     10653 
average row accesses per activate:
dram[0]:  9.461538 12.600000  8.400000  6.526316  6.666667  4.724138  7.937500  8.600000  8.785714  9.076923 19.833334  9.230769 25.750000 16.500000  7.400000  8.076923 
dram[1]: 12.272727 10.615385 12.500000 11.909091  5.400000  5.192307 10.272727  9.916667  9.076923 12.444445  6.625000 12.222222 16.571428 11.181818  9.307693 11.090909 
dram[2]: 10.818182 11.090909 10.666667  6.421052  5.040000  4.740741  7.294117  7.470588 26.750000 27.500000 15.571428 13.000000 15.250000 14.875000 16.285715 12.700000 
dram[3]: 11.700000 12.888889  6.833333  8.200000  5.148148  4.433333  9.214286  6.090909  8.846154  8.923077 11.400000 14.750000 20.799999 33.333332 24.750000 20.600000 
dram[4]: 14.444445 11.363636  8.642858 10.166667  6.150000  7.529412  6.250000  7.812500  6.666667 11.545455 10.900000 10.900000 18.500000 28.000000  7.111111  8.200000 
dram[5]:  8.470589  7.250000  7.733333 13.000000  5.652174  5.416667  7.764706  8.125000  9.857142  8.800000 12.777778 12.777778 49.000000 25.000000  9.818182 21.799999 
dram[6]: 10.583333  8.533334 11.900000  7.600000  5.772727  4.642857  9.466666  7.150000 11.272727 11.000000 11.400000 12.333333 12.111111 11.222222 14.000000 12.222222 
dram[7]: 18.666666 19.333334  6.882353  8.066667  5.809524  7.058824  7.555555 10.307693 10.727273  8.000000 10.000000 10.000000  9.909091 16.857143 11.181818 10.818182 
dram[8]: 12.444445 16.285715  6.368421  9.461538  4.925926  5.695652 10.250000 11.272727 17.833334 14.500000 12.000000  7.785714 23.799999 17.000000 11.800000 11.000000 
dram[9]: 12.777778  8.428572  7.529412  8.714286  4.354839  5.120000  6.947369  5.416667  8.692307 10.636364  9.500000  9.142858 21.000000 34.000000 19.799999 11.333333 
dram[10]:  9.846154 11.500000  7.875000 10.909091  5.875000  6.666667  8.466666  5.500000  8.200000  5.761905 14.000000  9.583333 21.000000 14.285714  9.250000  9.333333 
dram[11]: 13.555555 10.333333 11.454545 10.250000  4.962963  5.791667 11.600000 15.000000 10.818182 12.500000 10.600000 11.200000 16.000000 11.500000  6.050000  8.785714 
dram[12]: 13.333333  9.583333  9.909091 10.545455  5.590909  4.620690 10.142858 11.416667  8.785714  7.470588 11.100000  6.937500 18.000000 14.857142 15.857142 12.111111 
dram[13]: 19.166666 17.428572 17.428572  7.625000  6.105263  5.260870  6.227273  7.941176 11.200000 10.000000 11.800000 10.090909 10.363636 15.857142  7.733333 11.272727 
dram[14]:  7.315790  9.266666 11.090909  8.200000  5.173913  5.217391  6.095238  6.944445 13.333333 10.636364 16.333334 14.428572 16.142857 14.750000 10.916667 11.545455 
dram[15]:  6.700000 10.461538 10.166667 11.300000  5.652174  4.714286  7.388889  6.190476 11.166667 14.777778 11.888889 17.666666 49.000000 50.000000  8.000000 15.000000 
average row locality = 30747/3345 = 9.191928
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        36        39        49        47        62        58        48        52        46        41        41        40        21        19        30        28 
dram[1]:        45        48        48        53        56        58        40        44        39        34        25        30        36        42        44        45 
dram[2]:        32        35        49        44        49        47        45        46        29        33        31        26        42        40        35        46 
dram[3]:        30        26        46        42        61        53        52        55        38        39        33        34        24        20        21        23 
dram[4]:        42        38        42        43        45        46        46        47        43        46        25        23        29        30        50        46 
dram[5]:        57        54        38        39        52        52        54        51        58        54        28        31        18        20        31        31 
dram[6]:        37        41        38        36        49        52        62        63        46        44        34        28        27        21        33        30 
dram[7]:        25        26        36        43        44        42        58        56        39        35        24        21        29        36        46        42 
dram[8]:        29        30        44        46        53        51        45        46        28        37        28        27        38        38        37        43 
dram[9]:        30        33        51        43        56        51        55        52        33        38        49        46        24        22        21        23 
dram[10]:        45        32        46        42        63        59        47        51        43        42        32        34        23        20        31        31 
dram[11]:        39        37        48        41        55        60        39        41        39        46        25        28        32        33        43        43 
dram[12]:        36        32        30        39        46        54        63        59        46        46        31        29        25        23        31        31 
dram[13]:        32        35        45        45        39        44        60        56        33        31        36        31        34        31        38        45 
dram[14]:        47        51        43        46        42        43        49        46        43        39        21        22        30        38        52        46 
dram[15]:        47        48        41        36        53        55        56        53        55        56        28        27        18        18        34        27 
total dram reads = 10225
bank skew: 63/18 = 3.50
chip skew: 687/597 = 1.15
number of total write accesses:
dram[0]:        87        87        77        77        78        79        79        77        77        77        78        80        82        80        81        77 
dram[1]:        90        90        77        78        79        77        73        75        79        78        81        80        80        81        77        77 
dram[2]:        87        87        79        78        77        81        79        81        78        77        78        78        80        79        79        81 
dram[3]:        87        90        77        81        78        80        77        79        77        77        81        84        80        80        78        80 
dram[4]:        88        87        79        79        78        82        79        78        77        81        84        86        82        82        78        77 
dram[5]:        87        91        78        78        78        78        78        79        80        78        87        84        80        80        77        78 
dram[6]:        90        87        81        78        78        78        80        80        78        77        80        83        82        80        79        80 
dram[7]:        87        90        81        78        78        78        78        78        79        77        86        89        80        82        77        77 
dram[8]:        83        84        77        77        80        80        78        78        79        79        80        82        81        81        81        78 
dram[9]:        85        85        77        79        79        77        77        78        80        79        84        82        81        80        78        79 
dram[10]:        83        83        80        78        78        81        80        81        80        79        80        81        82        80        80        81 
dram[11]:        83        87        78        82        79        79        77        79        80        79        81        84        80        82        78        80 
dram[12]:        84        83        79        77        77        80        79        78        77        81        80        82        83        81        80        78 
dram[13]:        83        87        77        77        77        77        77        79        79        79        82        80        80        80        78        79 
dram[14]:        92        88        79        77        77        77        79        79        77        78        77        79        83        80        79        81 
dram[15]:        87        88        81        77        77        77        77        77        79        77        79        79        80        82        78        78 
total dram writes = 20522
bank skew: 92/73 = 1.26
chip skew: 1297/1271 = 1.02
average mf latency per bank:
dram[0]:        689       689       734       741       785       769       711       732       732       744       690       695       653       672       727       723
dram[1]:        690       679       719       767       732       752       716       709       720       703       789       698       698       697       745       755
dram[2]:        698       684       713       734       716       721       746       730       690       700       713       690       697       720       696       697
dram[3]:        676       688       712       709       741       737       751       777       693       688       718       700       685       676       660       680
dram[4]:        688       689       752       723       720       723       722       746       720       719       681       670       680       685       757       729
dram[5]:        724       730       706       706       752       751       773       734       742       726       672       697       673       687       699       689
dram[6]:        687       694       688       686       750       723       775       752       719       715       685       694       712       692       675       698
dram[7]:        707       669       716       709       702       722       747       763       684       694       691       706       714       693       709       729
dram[8]:        683       685       710       748       732       726       727       754       686       681       702       690       715       693       695       729
dram[9]:        676       676       699       710       761       753       775       768       689       701       727       678       697       684       683       657
dram[10]:        682       696       711       725       765       751       742       730       725       718       700       683       683       682       720       729
dram[11]:        690       694       741       725       746       751       709       703       719       734       805       691       675       708       750       722
dram[12]:        693       692       683       700       736       738       736       734       694       723       697       713       681       706       700       701
dram[13]:        689       690       728       694       711       714       763       780       677       709       804       688       707       688       715       714
dram[14]:        705       715       710       703       725       731       717       742       730       719       686       687       681       692       737       724
dram[15]:        697       713       720       714       736       732       764       727       760       725       755       693       680       670       714       680
maximum mf latency per bank:
dram[0]:        720       694       715       719       737       782       734       782       733       727       679       685       682       678       703       707
dram[1]:        737       699       707       709       748       733       724       718       696       704       715       709       751       688       715       861
dram[2]:        683       699       716       740       723       735       732       714       701       699       681       682       685       719       716       810
dram[3]:        689       697       702       696       707       735       721       767       725       736       695       683       689       681       704       681
dram[4]:        694       696       720       738       738       684       748       742       723       734       740       688       693       724       731       718
dram[5]:        696       712       710       700       720       719       721       719       685       699       717       767       674       693       728       680
dram[6]:        702       722       717       710       737       746       709       744       700       722       708       724       687       703       688       700
dram[7]:        689       684       753       756       698       710       705       702       758       743       703       762       735       688       687       697
dram[8]:        696       705       756       722       767       746       746       713       681       706       686       717       749       713       677       700
dram[9]:        687       699       715       706       735       708       732       703       739       724       710       707       703       714       683       686
dram[10]:        710       698       716       687       744       707       712       719       736       745       711       690       693       700       764       691
dram[11]:        709       704       763       746       715       719       773       703       680       710      1007       686       698       702       760       717
dram[12]:        715       701       692       700       695       713       708       713       693       715       704       708       695       693       669       742
dram[13]:        701       699       720       711       731       705       723       742       752       682      1010       702       717       725       727       704
dram[14]:        708       737       710       723       720       750       715       706       681       690       722       688       675       709       697       696
dram[15]:        707       708       731       705       730       734       704       726       704       687       684       667       651       667       700       703
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172890 n_nop=170545 n_act=222 n_pre=206 n_ref_event=0 n_req=1930 n_rd=657 n_rd_L2_A=0 n_write=1273 n_wr_bk=0 bw_util=0.01116
n_activity=66984 dram_eff=0.02881
bk0: 36a 169106i bk1: 39a 169303i bk2: 49a 168143i bk3: 47a 167556i bk4: 62a 166711i bk5: 58a 164585i bk6: 48a 167353i bk7: 52a 168561i bk8: 46a 168634i bk9: 41a 168958i bk10: 41a 169946i bk11: 40a 169043i bk12: 21a 171048i bk13: 19a 170708i bk14: 30a 168755i bk15: 28a 169217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884974
Row_Buffer_Locality_read = 0.780822
Row_Buffer_Locality_write = 0.938727
Bank_Level_Parallism = 1.626277
Bank_Level_Parallism_Col = 1.420193
Bank_Level_Parallism_Ready = 1.039896
write_to_read_ratio_blp_rw_average = 0.502228
GrpLevelPara = 1.346524 

BW Util details:
bwutil = 0.011163 
total_CMD = 172890 
util_bw = 1930 
Wasted_Col = 29949 
Wasted_Row = 11498 
Idle = 129513 

BW Util Bottlenecks: 
RCDc_limit = 13901 
RCDWRc_limit = 6323 
WTRc_limit = 5170 
RTWc_limit = 5726 
CCDLc_limit = 16641 
rwq = 0 
CCDLc_limit_alone = 15347 
WTRc_limit_alone = 4170 
RTWc_limit_alone = 5432 

Commands details: 
total_CMD = 172890 
n_nop = 170545 
Read = 657 
Write = 1273 
L2_Alloc = 0 
L2_WB = 0 
n_act = 222 
n_pre = 206 
n_ref = 0 
n_req = 1930 
total_req = 1930 

Dual Bus Interface Util: 
issued_total_row = 428 
issued_total_col = 1930 
Row_Bus_Util =  0.002476 
CoL_Bus_Util = 0.011163 
Either_Row_CoL_Bus_Util = 0.013564 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.005544 
queue_avg = 0.645144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.645144
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172890 n_nop=170543 n_act=208 n_pre=192 n_ref_event=0 n_req=1959 n_rd=687 n_rd_L2_A=0 n_write=1272 n_wr_bk=0 bw_util=0.01133
n_activity=64229 dram_eff=0.0305
bk0: 45a 168782i bk1: 48a 168632i bk2: 48a 169444i bk3: 53a 168923i bk4: 56a 165388i bk5: 58a 165975i bk6: 40a 169256i bk7: 44a 168746i bk8: 39a 169060i bk9: 34a 169936i bk10: 25a 167704i bk11: 30a 169009i bk12: 36a 169858i bk13: 42a 169283i bk14: 44a 168309i bk15: 45a 168793i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893823
Row_Buffer_Locality_read = 0.812227
Row_Buffer_Locality_write = 0.937893
Bank_Level_Parallism = 1.702936
Bank_Level_Parallism_Col = 1.506486
Bank_Level_Parallism_Ready = 1.069934
write_to_read_ratio_blp_rw_average = 0.537725
GrpLevelPara = 1.392693 

BW Util details:
bwutil = 0.011331 
total_CMD = 172890 
util_bw = 1959 
Wasted_Col = 29678 
Wasted_Row = 10115 
Idle = 131138 

BW Util Bottlenecks: 
RCDc_limit = 12351 
RCDWRc_limit = 6402 
WTRc_limit = 5693 
RTWc_limit = 7574 
CCDLc_limit = 18008 
rwq = 0 
CCDLc_limit_alone = 16610 
WTRc_limit_alone = 4763 
RTWc_limit_alone = 7106 

Commands details: 
total_CMD = 172890 
n_nop = 170543 
Read = 687 
Write = 1272 
L2_Alloc = 0 
L2_WB = 0 
n_act = 208 
n_pre = 192 
n_ref = 0 
n_req = 1959 
total_req = 1959 

Dual Bus Interface Util: 
issued_total_row = 400 
issued_total_col = 1959 
Row_Bus_Util =  0.002314 
CoL_Bus_Util = 0.011331 
Either_Row_CoL_Bus_Util = 0.013575 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.005113 
queue_avg = 0.584638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.584638
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172890 n_nop=170618 n_act=195 n_pre=179 n_ref_event=0 n_req=1908 n_rd=629 n_rd_L2_A=0 n_write=1279 n_wr_bk=0 bw_util=0.01104
n_activity=61869 dram_eff=0.03084
bk0: 32a 169303i bk1: 35a 169486i bk2: 49a 169248i bk3: 44a 167744i bk4: 49a 165981i bk5: 47a 165359i bk6: 45a 167982i bk7: 46a 168047i bk8: 29a 170899i bk9: 33a 170872i bk10: 31a 170052i bk11: 26a 169987i bk12: 42a 169757i bk13: 40a 169372i bk14: 35a 170323i bk15: 46a 169177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897799
Row_Buffer_Locality_read = 0.798092
Row_Buffer_Locality_write = 0.946833
Bank_Level_Parallism = 1.573420
Bank_Level_Parallism_Col = 1.394392
Bank_Level_Parallism_Ready = 1.047170
write_to_read_ratio_blp_rw_average = 0.546772
GrpLevelPara = 1.338537 

BW Util details:
bwutil = 0.011036 
total_CMD = 172890 
util_bw = 1908 
Wasted_Col = 28681 
Wasted_Row = 10442 
Idle = 131859 

BW Util Bottlenecks: 
RCDc_limit = 12265 
RCDWRc_limit = 5495 
WTRc_limit = 3808 
RTWc_limit = 6051 
CCDLc_limit = 15631 
rwq = 0 
CCDLc_limit_alone = 15106 
WTRc_limit_alone = 3504 
RTWc_limit_alone = 5830 

Commands details: 
total_CMD = 172890 
n_nop = 170618 
Read = 629 
Write = 1279 
L2_Alloc = 0 
L2_WB = 0 
n_act = 195 
n_pre = 179 
n_ref = 0 
n_req = 1908 
total_req = 1908 

Dual Bus Interface Util: 
issued_total_row = 374 
issued_total_col = 1908 
Row_Bus_Util =  0.002163 
CoL_Bus_Util = 0.011036 
Either_Row_CoL_Bus_Util = 0.013141 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.004401 
queue_avg = 0.493597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.493597
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172890 n_nop=170625 n_act=206 n_pre=190 n_ref_event=0 n_req=1883 n_rd=597 n_rd_L2_A=0 n_write=1286 n_wr_bk=0 bw_util=0.01089
n_activity=60385 dram_eff=0.03118
bk0: 30a 169493i bk1: 26a 169583i bk2: 46a 167939i bk3: 42a 168412i bk4: 61a 165355i bk5: 53a 164603i bk6: 52a 168032i bk7: 55a 166202i bk8: 38a 168547i bk9: 39a 168607i bk10: 33a 169763i bk11: 34a 170365i bk12: 24a 171045i bk13: 20a 171551i bk14: 21a 171456i bk15: 23a 171263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890600
Row_Buffer_Locality_read = 0.772194
Row_Buffer_Locality_write = 0.945568
Bank_Level_Parallism = 1.646810
Bank_Level_Parallism_Col = 1.448602
Bank_Level_Parallism_Ready = 1.036113
write_to_read_ratio_blp_rw_average = 0.526022
GrpLevelPara = 1.364282 

BW Util details:
bwutil = 0.010891 
total_CMD = 172890 
util_bw = 1883 
Wasted_Col = 28370 
Wasted_Row = 9768 
Idle = 132869 

BW Util Bottlenecks: 
RCDc_limit = 13145 
RCDWRc_limit = 5620 
WTRc_limit = 4152 
RTWc_limit = 7059 
CCDLc_limit = 16006 
rwq = 0 
CCDLc_limit_alone = 14884 
WTRc_limit_alone = 3390 
RTWc_limit_alone = 6699 

Commands details: 
total_CMD = 172890 
n_nop = 170625 
Read = 597 
Write = 1286 
L2_Alloc = 0 
L2_WB = 0 
n_act = 206 
n_pre = 190 
n_ref = 0 
n_req = 1883 
total_req = 1883 

Dual Bus Interface Util: 
issued_total_row = 396 
issued_total_col = 1883 
Row_Bus_Util =  0.002290 
CoL_Bus_Util = 0.010891 
Either_Row_CoL_Bus_Util = 0.013101 
Issued_on_Two_Bus_Simul_Util = 0.000081 
issued_two_Eff = 0.006181 
queue_avg = 0.525785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.525785
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172890 n_nop=170552 n_act=211 n_pre=195 n_ref_event=0 n_req=1938 n_rd=641 n_rd_L2_A=0 n_write=1297 n_wr_bk=0 bw_util=0.01121
n_activity=65217 dram_eff=0.02972
bk0: 42a 169753i bk1: 38a 169597i bk2: 42a 168400i bk3: 43a 168857i bk4: 45a 167321i bk5: 46a 168354i bk6: 46a 167032i bk7: 47a 167929i bk8: 43a 167096i bk9: 46a 168921i bk10: 25a 169020i bk11: 23a 169677i bk12: 29a 170374i bk13: 30a 170474i bk14: 50a 167865i bk15: 46a 168450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891125
Row_Buffer_Locality_read = 0.797192
Row_Buffer_Locality_write = 0.937548
Bank_Level_Parallism = 1.605440
Bank_Level_Parallism_Col = 1.412130
Bank_Level_Parallism_Ready = 1.039216
write_to_read_ratio_blp_rw_average = 0.558503
GrpLevelPara = 1.334653 

BW Util details:
bwutil = 0.011209 
total_CMD = 172890 
util_bw = 1938 
Wasted_Col = 30513 
Wasted_Row = 10564 
Idle = 129875 

BW Util Bottlenecks: 
RCDc_limit = 12526 
RCDWRc_limit = 6566 
WTRc_limit = 5462 
RTWc_limit = 7767 
CCDLc_limit = 16495 
rwq = 0 
CCDLc_limit_alone = 14994 
WTRc_limit_alone = 4498 
RTWc_limit_alone = 7230 

Commands details: 
total_CMD = 172890 
n_nop = 170552 
Read = 641 
Write = 1297 
L2_Alloc = 0 
L2_WB = 0 
n_act = 211 
n_pre = 195 
n_ref = 0 
n_req = 1938 
total_req = 1938 

Dual Bus Interface Util: 
issued_total_row = 406 
issued_total_col = 1938 
Row_Bus_Util =  0.002348 
CoL_Bus_Util = 0.011209 
Either_Row_CoL_Bus_Util = 0.013523 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.002566 
queue_avg = 0.522766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.522766
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172890 n_nop=170542 n_act=210 n_pre=194 n_ref_event=0 n_req=1959 n_rd=668 n_rd_L2_A=0 n_write=1291 n_wr_bk=0 bw_util=0.01133
n_activity=59437 dram_eff=0.03296
bk0: 57a 167737i bk1: 54a 166880i bk2: 38a 167968i bk3: 39a 169502i bk4: 52a 166535i bk5: 52a 166243i bk6: 54a 167778i bk7: 51a 167548i bk8: 58a 168491i bk9: 54a 167803i bk10: 28a 169241i bk11: 31a 169294i bk12: 18a 171515i bk13: 20a 171172i bk14: 31a 169669i bk15: 31a 170930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892802
Row_Buffer_Locality_read = 0.799401
Row_Buffer_Locality_write = 0.941131
Bank_Level_Parallism = 1.730367
Bank_Level_Parallism_Col = 1.477390
Bank_Level_Parallism_Ready = 1.041858
write_to_read_ratio_blp_rw_average = 0.566482
GrpLevelPara = 1.392673 

BW Util details:
bwutil = 0.011331 
total_CMD = 172890 
util_bw = 1959 
Wasted_Col = 28893 
Wasted_Row = 9540 
Idle = 132498 

BW Util Bottlenecks: 
RCDc_limit = 12826 
RCDWRc_limit = 6120 
WTRc_limit = 4549 
RTWc_limit = 7747 
CCDLc_limit = 17320 
rwq = 0 
CCDLc_limit_alone = 16047 
WTRc_limit_alone = 3777 
RTWc_limit_alone = 7246 

Commands details: 
total_CMD = 172890 
n_nop = 170542 
Read = 668 
Write = 1291 
L2_Alloc = 0 
L2_WB = 0 
n_act = 210 
n_pre = 194 
n_ref = 0 
n_req = 1959 
total_req = 1959 

Dual Bus Interface Util: 
issued_total_row = 404 
issued_total_col = 1959 
Row_Bus_Util =  0.002337 
CoL_Bus_Util = 0.011331 
Either_Row_CoL_Bus_Util = 0.013581 
Issued_on_Two_Bus_Simul_Util = 0.000087 
issued_two_Eff = 0.006388 
queue_avg = 0.606854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.606854
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172890 n_nop=170559 n_act=213 n_pre=197 n_ref_event=0 n_req=1932 n_rd=641 n_rd_L2_A=0 n_write=1291 n_wr_bk=0 bw_util=0.01117
n_activity=62869 dram_eff=0.03073
bk0: 37a 169048i bk1: 41a 168414i bk2: 38a 169628i bk3: 36a 168405i bk4: 49a 166887i bk5: 52a 165651i bk6: 62a 168387i bk7: 63a 166949i bk8: 46a 169469i bk9: 44a 169230i bk10: 34a 169734i bk11: 28a 169970i bk12: 27a 169592i bk13: 21a 169911i bk14: 33a 170137i bk15: 30a 169804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.889752
Row_Buffer_Locality_read = 0.787831
Row_Buffer_Locality_write = 0.940356
Bank_Level_Parallism = 1.576845
Bank_Level_Parallism_Col = 1.356600
Bank_Level_Parallism_Ready = 1.026915
write_to_read_ratio_blp_rw_average = 0.538535
GrpLevelPara = 1.314942 

BW Util details:
bwutil = 0.011175 
total_CMD = 172890 
util_bw = 1932 
Wasted_Col = 30661 
Wasted_Row = 9869 
Idle = 130428 

BW Util Bottlenecks: 
RCDc_limit = 13108 
RCDWRc_limit = 6249 
WTRc_limit = 4431 
RTWc_limit = 7069 
CCDLc_limit = 15748 
rwq = 0 
CCDLc_limit_alone = 14790 
WTRc_limit_alone = 3692 
RTWc_limit_alone = 6850 

Commands details: 
total_CMD = 172890 
n_nop = 170559 
Read = 641 
Write = 1291 
L2_Alloc = 0 
L2_WB = 0 
n_act = 213 
n_pre = 197 
n_ref = 0 
n_req = 1932 
total_req = 1932 

Dual Bus Interface Util: 
issued_total_row = 410 
issued_total_col = 1932 
Row_Bus_Util =  0.002371 
CoL_Bus_Util = 0.011175 
Either_Row_CoL_Bus_Util = 0.013483 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.004719 
queue_avg = 0.502776 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.502776
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172890 n_nop=170615 n_act=200 n_pre=184 n_ref_event=0 n_req=1897 n_rd=602 n_rd_L2_A=0 n_write=1295 n_wr_bk=0 bw_util=0.01097
n_activity=63522 dram_eff=0.02986
bk0: 25a 170380i bk1: 26a 170271i bk2: 36a 168047i bk3: 43a 167578i bk4: 44a 167420i bk5: 42a 168097i bk6: 58a 167201i bk7: 56a 168708i bk8: 39a 169216i bk9: 35a 168198i bk10: 24a 169235i bk11: 21a 168785i bk12: 29a 169122i bk13: 36a 170734i bk14: 46a 169672i bk15: 42a 169600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894570
Row_Buffer_Locality_read = 0.797342
Row_Buffer_Locality_write = 0.939768
Bank_Level_Parallism = 1.620931
Bank_Level_Parallism_Col = 1.396582
Bank_Level_Parallism_Ready = 1.030575
write_to_read_ratio_blp_rw_average = 0.548457
GrpLevelPara = 1.331318 

BW Util details:
bwutil = 0.010972 
total_CMD = 172890 
util_bw = 1897 
Wasted_Col = 29805 
Wasted_Row = 8937 
Idle = 132251 

BW Util Bottlenecks: 
RCDc_limit = 11822 
RCDWRc_limit = 6330 
WTRc_limit = 4689 
RTWc_limit = 8514 
CCDLc_limit = 15557 
rwq = 0 
CCDLc_limit_alone = 14130 
WTRc_limit_alone = 3791 
RTWc_limit_alone = 7985 

Commands details: 
total_CMD = 172890 
n_nop = 170615 
Read = 602 
Write = 1295 
L2_Alloc = 0 
L2_WB = 0 
n_act = 200 
n_pre = 184 
n_ref = 0 
n_req = 1897 
total_req = 1897 

Dual Bus Interface Util: 
issued_total_row = 384 
issued_total_col = 1897 
Row_Bus_Util =  0.002221 
CoL_Bus_Util = 0.010972 
Either_Row_CoL_Bus_Util = 0.013159 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.002637 
queue_avg = 0.559292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.559292
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172890 n_nop=170636 n_act=191 n_pre=175 n_ref_event=0 n_req=1898 n_rd=620 n_rd_L2_A=0 n_write=1278 n_wr_bk=0 bw_util=0.01098
n_activity=62344 dram_eff=0.03044
bk0: 29a 170040i bk1: 30a 170156i bk2: 44a 167891i bk3: 46a 168988i bk4: 53a 164714i bk5: 51a 166800i bk6: 45a 168288i bk7: 46a 168835i bk8: 28a 170679i bk9: 37a 169924i bk10: 28a 169821i bk11: 27a 168576i bk12: 38a 170692i bk13: 38a 170096i bk14: 37a 169907i bk15: 43a 169333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899368
Row_Buffer_Locality_read = 0.806452
Row_Buffer_Locality_write = 0.944444
Bank_Level_Parallism = 1.575419
Bank_Level_Parallism_Col = 1.387601
Bank_Level_Parallism_Ready = 1.045838
write_to_read_ratio_blp_rw_average = 0.541910
GrpLevelPara = 1.324820 

BW Util details:
bwutil = 0.010978 
total_CMD = 172890 
util_bw = 1898 
Wasted_Col = 28629 
Wasted_Row = 9715 
Idle = 132648 

BW Util Bottlenecks: 
RCDc_limit = 11552 
RCDWRc_limit = 5739 
WTRc_limit = 4303 
RTWc_limit = 6252 
CCDLc_limit = 16030 
rwq = 0 
CCDLc_limit_alone = 15217 
WTRc_limit_alone = 3657 
RTWc_limit_alone = 6085 

Commands details: 
total_CMD = 172890 
n_nop = 170636 
Read = 620 
Write = 1278 
L2_Alloc = 0 
L2_WB = 0 
n_act = 191 
n_pre = 175 
n_ref = 0 
n_req = 1898 
total_req = 1898 

Dual Bus Interface Util: 
issued_total_row = 366 
issued_total_col = 1898 
Row_Bus_Util =  0.002117 
CoL_Bus_Util = 0.010978 
Either_Row_CoL_Bus_Util = 0.013037 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.004437 
queue_avg = 0.537926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.537926
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172890 n_nop=170561 n_act=227 n_pre=211 n_ref_event=0 n_req=1907 n_rd=627 n_rd_L2_A=0 n_write=1280 n_wr_bk=0 bw_util=0.01103
n_activity=64137 dram_eff=0.02973
bk0: 30a 169599i bk1: 33a 168562i bk2: 51a 167505i bk3: 43a 168743i bk4: 56a 164316i bk5: 51a 165905i bk6: 55a 167071i bk7: 52a 166463i bk8: 33a 168114i bk9: 38a 168936i bk10: 49a 168251i bk11: 46a 168663i bk12: 24a 171061i bk13: 22a 171364i bk14: 21a 170819i bk15: 23a 169933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880965
Row_Buffer_Locality_read = 0.776715
Row_Buffer_Locality_write = 0.932031
Bank_Level_Parallism = 1.706301
Bank_Level_Parallism_Col = 1.475364
Bank_Level_Parallism_Ready = 1.052438
write_to_read_ratio_blp_rw_average = 0.546958
GrpLevelPara = 1.377063 

BW Util details:
bwutil = 0.011030 
total_CMD = 172890 
util_bw = 1907 
Wasted_Col = 31097 
Wasted_Row = 9686 
Idle = 130200 

BW Util Bottlenecks: 
RCDc_limit = 13493 
RCDWRc_limit = 7053 
WTRc_limit = 4773 
RTWc_limit = 9061 
CCDLc_limit = 16894 
rwq = 0 
CCDLc_limit_alone = 15862 
WTRc_limit_alone = 4077 
RTWc_limit_alone = 8725 

Commands details: 
total_CMD = 172890 
n_nop = 170561 
Read = 627 
Write = 1280 
L2_Alloc = 0 
L2_WB = 0 
n_act = 227 
n_pre = 211 
n_ref = 0 
n_req = 1907 
total_req = 1907 

Dual Bus Interface Util: 
issued_total_row = 438 
issued_total_col = 1907 
Row_Bus_Util =  0.002533 
CoL_Bus_Util = 0.011030 
Either_Row_CoL_Bus_Util = 0.013471 
Issued_on_Two_Bus_Simul_Util = 0.000093 
issued_two_Eff = 0.006870 
queue_avg = 0.578697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.578697
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172890 n_nop=170532 n_act=226 n_pre=210 n_ref_event=0 n_req=1928 n_rd=641 n_rd_L2_A=0 n_write=1287 n_wr_bk=0 bw_util=0.01115
n_activity=62845 dram_eff=0.03068
bk0: 45a 168941i bk1: 32a 169384i bk2: 46a 168272i bk3: 42a 169574i bk4: 63a 166244i bk5: 59a 166766i bk6: 47a 167918i bk7: 51a 166314i bk8: 43a 168424i bk9: 42a 166569i bk10: 32a 169052i bk11: 34a 168651i bk12: 23a 170810i bk13: 20a 170250i bk14: 31a 168997i bk15: 31a 169743i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882780
Row_Buffer_Locality_read = 0.781591
Row_Buffer_Locality_write = 0.933178
Bank_Level_Parallism = 1.733370
Bank_Level_Parallism_Col = 1.499036
Bank_Level_Parallism_Ready = 1.054461
write_to_read_ratio_blp_rw_average = 0.540574
GrpLevelPara = 1.389931 

BW Util details:
bwutil = 0.011152 
total_CMD = 172890 
util_bw = 1928 
Wasted_Col = 29305 
Wasted_Row = 10454 
Idle = 131203 

BW Util Bottlenecks: 
RCDc_limit = 13470 
RCDWRc_limit = 6956 
WTRc_limit = 4990 
RTWc_limit = 7347 
CCDLc_limit = 17401 
rwq = 0 
CCDLc_limit_alone = 15807 
WTRc_limit_alone = 3819 
RTWc_limit_alone = 6924 

Commands details: 
total_CMD = 172890 
n_nop = 170532 
Read = 641 
Write = 1287 
L2_Alloc = 0 
L2_WB = 0 
n_act = 226 
n_pre = 210 
n_ref = 0 
n_req = 1928 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 436 
issued_total_col = 1928 
Row_Bus_Util =  0.002522 
CoL_Bus_Util = 0.011152 
Either_Row_CoL_Bus_Util = 0.013639 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.002545 
queue_avg = 0.587767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.587767
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172890 n_nop=170567 n_act=205 n_pre=189 n_ref_event=0 n_req=1937 n_rd=649 n_rd_L2_A=0 n_write=1288 n_wr_bk=0 bw_util=0.0112
n_activity=66272 dram_eff=0.02923
bk0: 39a 169853i bk1: 37a 169264i bk2: 48a 169227i bk3: 41a 168718i bk4: 55a 165162i bk5: 60a 166282i bk6: 39a 169641i bk7: 41a 169438i bk8: 39a 169516i bk9: 46a 169279i bk10: 25a 169333i bk11: 28a 169423i bk12: 32a 170058i bk13: 33a 169555i bk14: 43a 166879i bk15: 43a 168781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894166
Row_Buffer_Locality_read = 0.804314
Row_Buffer_Locality_write = 0.939441
Bank_Level_Parallism = 1.566890
Bank_Level_Parallism_Col = 1.400919
Bank_Level_Parallism_Ready = 1.042850
write_to_read_ratio_blp_rw_average = 0.536443
GrpLevelPara = 1.338479 

BW Util details:
bwutil = 0.011204 
total_CMD = 172890 
util_bw = 1937 
Wasted_Col = 30178 
Wasted_Row = 11135 
Idle = 129640 

BW Util Bottlenecks: 
RCDc_limit = 12311 
RCDWRc_limit = 6314 
WTRc_limit = 4371 
RTWc_limit = 7590 
CCDLc_limit = 15958 
rwq = 0 
CCDLc_limit_alone = 15079 
WTRc_limit_alone = 3746 
RTWc_limit_alone = 7336 

Commands details: 
total_CMD = 172890 
n_nop = 170567 
Read = 649 
Write = 1288 
L2_Alloc = 0 
L2_WB = 0 
n_act = 205 
n_pre = 189 
n_ref = 0 
n_req = 1937 
total_req = 1937 

Dual Bus Interface Util: 
issued_total_row = 394 
issued_total_col = 1937 
Row_Bus_Util =  0.002279 
CoL_Bus_Util = 0.011204 
Either_Row_CoL_Bus_Util = 0.013436 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.003444 
queue_avg = 0.543999 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.543999
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172890 n_nop=170607 n_act=206 n_pre=190 n_ref_event=0 n_req=1900 n_rd=621 n_rd_L2_A=0 n_write=1279 n_wr_bk=0 bw_util=0.01099
n_activity=61833 dram_eff=0.03073
bk0: 36a 170009i bk1: 32a 168925i bk2: 30a 169390i bk3: 39a 169082i bk4: 46a 166930i bk5: 54a 165053i bk6: 63a 168463i bk7: 59a 168255i bk8: 46a 168530i bk9: 46a 167892i bk10: 31a 169650i bk11: 29a 168472i bk12: 25a 171051i bk13: 23a 170732i bk14: 31a 170370i bk15: 31a 169950i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891579
Row_Buffer_Locality_read = 0.797101
Row_Buffer_Locality_write = 0.937451
Bank_Level_Parallism = 1.657692
Bank_Level_Parallism_Col = 1.431575
Bank_Level_Parallism_Ready = 1.044737
write_to_read_ratio_blp_rw_average = 0.560909
GrpLevelPara = 1.348395 

BW Util details:
bwutil = 0.010990 
total_CMD = 172890 
util_bw = 1900 
Wasted_Col = 28256 
Wasted_Row = 9288 
Idle = 133446 

BW Util Bottlenecks: 
RCDc_limit = 12125 
RCDWRc_limit = 6439 
WTRc_limit = 3696 
RTWc_limit = 6677 
CCDLc_limit = 15984 
rwq = 0 
CCDLc_limit_alone = 14895 
WTRc_limit_alone = 2965 
RTWc_limit_alone = 6319 

Commands details: 
total_CMD = 172890 
n_nop = 170607 
Read = 621 
Write = 1279 
L2_Alloc = 0 
L2_WB = 0 
n_act = 206 
n_pre = 190 
n_ref = 0 
n_req = 1900 
total_req = 1900 

Dual Bus Interface Util: 
issued_total_row = 396 
issued_total_col = 1900 
Row_Bus_Util =  0.002290 
CoL_Bus_Util = 0.010990 
Either_Row_CoL_Bus_Util = 0.013205 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.005694 
queue_avg = 0.491700 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.4917
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172890 n_nop=170605 n_act=203 n_pre=187 n_ref_event=0 n_req=1906 n_rd=635 n_rd_L2_A=0 n_write=1271 n_wr_bk=0 bw_util=0.01102
n_activity=62926 dram_eff=0.03029
bk0: 32a 170671i bk1: 35a 170316i bk2: 45a 170202i bk3: 45a 168062i bk4: 39a 167591i bk5: 44a 166709i bk6: 60a 166499i bk7: 56a 167438i bk8: 33a 169314i bk9: 31a 169217i bk10: 36a 169595i bk11: 31a 169271i bk12: 34a 169136i bk13: 31a 170190i bk14: 38a 168557i bk15: 45a 169338i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893494
Row_Buffer_Locality_read = 0.795276
Row_Buffer_Locality_write = 0.942565
Bank_Level_Parallism = 1.667719
Bank_Level_Parallism_Col = 1.440906
Bank_Level_Parallism_Ready = 1.059286
write_to_read_ratio_blp_rw_average = 0.546644
GrpLevelPara = 1.367137 

BW Util details:
bwutil = 0.011024 
total_CMD = 172890 
util_bw = 1906 
Wasted_Col = 28659 
Wasted_Row = 9034 
Idle = 133291 

BW Util Bottlenecks: 
RCDc_limit = 12508 
RCDWRc_limit = 5894 
WTRc_limit = 4505 
RTWc_limit = 5569 
CCDLc_limit = 15974 
rwq = 0 
CCDLc_limit_alone = 15483 
WTRc_limit_alone = 4203 
RTWc_limit_alone = 5380 

Commands details: 
total_CMD = 172890 
n_nop = 170605 
Read = 635 
Write = 1271 
L2_Alloc = 0 
L2_WB = 0 
n_act = 203 
n_pre = 187 
n_ref = 0 
n_req = 1906 
total_req = 1906 

Dual Bus Interface Util: 
issued_total_row = 390 
issued_total_col = 1906 
Row_Bus_Util =  0.002256 
CoL_Bus_Util = 0.011024 
Either_Row_CoL_Bus_Util = 0.013216 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.004814 
queue_avg = 0.478472 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.478472
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172890 n_nop=170541 n_act=216 n_pre=200 n_ref_event=0 n_req=1940 n_rd=658 n_rd_L2_A=0 n_write=1282 n_wr_bk=0 bw_util=0.01122
n_activity=61932 dram_eff=0.03132
bk0: 47a 166436i bk1: 51a 167911i bk2: 43a 169192i bk3: 46a 167949i bk4: 42a 166457i bk5: 43a 166546i bk6: 49a 166931i bk7: 46a 167710i bk8: 43a 169949i bk9: 39a 169588i bk10: 21a 169417i bk11: 22a 170362i bk12: 30a 169840i bk13: 38a 169829i bk14: 52a 169074i bk15: 46a 169308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888660
Row_Buffer_Locality_read = 0.793313
Row_Buffer_Locality_write = 0.937598
Bank_Level_Parallism = 1.711254
Bank_Level_Parallism_Col = 1.472315
Bank_Level_Parallism_Ready = 1.050515
write_to_read_ratio_blp_rw_average = 0.529689
GrpLevelPara = 1.374705 

BW Util details:
bwutil = 0.011221 
total_CMD = 172890 
util_bw = 1940 
Wasted_Col = 30765 
Wasted_Row = 9183 
Idle = 131002 

BW Util Bottlenecks: 
RCDc_limit = 13113 
RCDWRc_limit = 6468 
WTRc_limit = 7034 
RTWc_limit = 6344 
CCDLc_limit = 17533 
rwq = 0 
CCDLc_limit_alone = 15961 
WTRc_limit_alone = 5682 
RTWc_limit_alone = 6124 

Commands details: 
total_CMD = 172890 
n_nop = 170541 
Read = 658 
Write = 1282 
L2_Alloc = 0 
L2_WB = 0 
n_act = 216 
n_pre = 200 
n_ref = 0 
n_req = 1940 
total_req = 1940 

Dual Bus Interface Util: 
issued_total_row = 416 
issued_total_col = 1940 
Row_Bus_Util =  0.002406 
CoL_Bus_Util = 0.011221 
Either_Row_CoL_Bus_Util = 0.013587 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.002980 
queue_avg = 0.543299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.543299
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172890 n_nop=170580 n_act=206 n_pre=190 n_ref_event=0 n_req=1925 n_rd=652 n_rd_L2_A=0 n_write=1273 n_wr_bk=0 bw_util=0.01113
n_activity=63043 dram_eff=0.03053
bk0: 47a 167142i bk1: 48a 168603i bk2: 41a 168472i bk3: 36a 169443i bk4: 53a 166847i bk5: 55a 165628i bk6: 56a 167844i bk7: 53a 166758i bk8: 55a 168564i bk9: 56a 169294i bk10: 28a 169955i bk11: 27a 170666i bk12: 18a 171424i bk13: 18a 171249i bk14: 34a 168970i bk15: 27a 170386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892987
Row_Buffer_Locality_read = 0.799080
Row_Buffer_Locality_write = 0.941084
Bank_Level_Parallism = 1.596946
Bank_Level_Parallism_Col = 1.400082
Bank_Level_Parallism_Ready = 1.034805
write_to_read_ratio_blp_rw_average = 0.547689
GrpLevelPara = 1.337770 

BW Util details:
bwutil = 0.011134 
total_CMD = 172890 
util_bw = 1925 
Wasted_Col = 29820 
Wasted_Row = 10160 
Idle = 130985 

BW Util Bottlenecks: 
RCDc_limit = 12637 
RCDWRc_limit = 6069 
WTRc_limit = 3964 
RTWc_limit = 7520 
CCDLc_limit = 16294 
rwq = 0 
CCDLc_limit_alone = 15136 
WTRc_limit_alone = 3284 
RTWc_limit_alone = 7042 

Commands details: 
total_CMD = 172890 
n_nop = 170580 
Read = 652 
Write = 1273 
L2_Alloc = 0 
L2_WB = 0 
n_act = 206 
n_pre = 190 
n_ref = 0 
n_req = 1925 
total_req = 1925 

Dual Bus Interface Util: 
issued_total_row = 396 
issued_total_col = 1925 
Row_Bus_Util =  0.002290 
CoL_Bus_Util = 0.011134 
Either_Row_CoL_Bus_Util = 0.013361 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.004762 
queue_avg = 0.512384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.512384

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1255, Miss = 969, Miss_rate = 0.772, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[1]: Access = 1227, Miss = 961, Miss_rate = 0.783, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[2]: Access = 1290, Miss = 978, Miss_rate = 0.758, Pending_hits = 34, Reservation_fails = 547
L2_cache_bank[3]: Access = 1232, Miss = 981, Miss_rate = 0.796, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[4]: Access = 1157, Miss = 954, Miss_rate = 0.825, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[5]: Access = 1256, Miss = 954, Miss_rate = 0.760, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[6]: Access = 1208, Miss = 963, Miss_rate = 0.797, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[7]: Access = 1166, Miss = 920, Miss_rate = 0.789, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[8]: Access = 1255, Miss = 974, Miss_rate = 0.776, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[9]: Access = 1205, Miss = 964, Miss_rate = 0.800, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[10]: Access = 1271, Miss = 979, Miss_rate = 0.770, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[11]: Access = 1247, Miss = 980, Miss_rate = 0.786, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[12]: Access = 1196, Miss = 951, Miss_rate = 0.795, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[13]: Access = 1236, Miss = 981, Miss_rate = 0.794, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[14]: Access = 1194, Miss = 958, Miss_rate = 0.802, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[15]: Access = 1187, Miss = 939, Miss_rate = 0.791, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[16]: Access = 1177, Miss = 943, Miss_rate = 0.801, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 1237, Miss = 955, Miss_rate = 0.772, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[18]: Access = 1187, Miss = 954, Miss_rate = 0.804, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[19]: Access = 1198, Miss = 953, Miss_rate = 0.795, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[20]: Access = 1235, Miss = 962, Miss_rate = 0.779, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[21]: Access = 1211, Miss = 966, Miss_rate = 0.798, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[22]: Access = 1267, Miss = 972, Miss_rate = 0.767, Pending_hits = 43, Reservation_fails = 797
L2_cache_bank[23]: Access = 1226, Miss = 965, Miss_rate = 0.787, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[24]: Access = 1194, Miss = 952, Miss_rate = 0.797, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[25]: Access = 1197, Miss = 948, Miss_rate = 0.792, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[26]: Access = 1211, Miss = 959, Miss_rate = 0.792, Pending_hits = 49, Reservation_fails = 797
L2_cache_bank[27]: Access = 1200, Miss = 947, Miss_rate = 0.789, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[28]: Access = 1255, Miss = 967, Miss_rate = 0.771, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[29]: Access = 1204, Miss = 973, Miss_rate = 0.808, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[30]: Access = 1260, Miss = 958, Miss_rate = 0.760, Pending_hits = 47, Reservation_fails = 503
L2_cache_bank[31]: Access = 1223, Miss = 967, Miss_rate = 0.791, Pending_hits = 25, Reservation_fails = 0
L2_total_cache_accesses = 39064
L2_total_cache_misses = 30747
L2_total_cache_miss_rate = 0.7871
L2_total_cache_pending_hits = 1084
L2_total_cache_reservation_fails = 2644
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7233
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1084
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2644
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7251
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1084
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20522
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 18542
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20522
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2644
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=39064
icnt_total_pkts_simt_to_mem=39064
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 39064
Req_Network_cycles = 29635
Req_Network_injected_packets_per_cycle =       1.3182 
Req_Network_conflicts_per_cycle =       0.0893
Req_Network_conflicts_per_cycle_util =       0.1744
Req_Bank_Level_Parallism =       2.5758
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0517
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0412

Reply_Network_injected_packets_num = 39064
Reply_Network_cycles = 29635
Reply_Network_injected_packets_per_cycle =        1.3182
Reply_Network_conflicts_per_cycle =        0.9463
Reply_Network_conflicts_per_cycle_util =       1.8207
Reply_Bank_Level_Parallism =       2.5361
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0756
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1648
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 1639917 (inst/sec)
gpgpu_simulation_rate = 7408 (cycle/sec)
gpgpu_silicon_slowdown = 161987x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
