# there-is-no-bug-in-this-repo

## TODO task

### src

- [ ] CSR related
  - [x] changing csr registers when calling CSR instruction
  - [ ] changing csr registers when return from interrupt
  - [x] changing csr registers when interrupt is taken
  - [x] CSR output data
  - [ ] CPU action when interrupt happen
  - [ ] CPU action when interrupt return
  - [ ] trap in the cpu
  - [ ] connect each line in cpu
- [ ] DRAM_wrapper
- [ ] ROM_wrapper
- [ ] WDT_wrapper
- [ ] WDT implementation
  - [ ] 11/20 Clock problem
- [ ] DMA_wrapper
- [ ] DMA implementation
- [ ] top module
- [ ] AXI modified
  - [x] Decoder address extension
  - [ ] Arbiter lock extension
  - [ ] read data channel lock extension
  - [ ] write data channel lock extension
  - [ ] write response channel lock extension
- [x] task finished

### sim

- [ ] prog0
- [ ] prog1
  - [ ] main.c
- [ ] prog2
  - [ ] main.c
- [ ] prog3

## Message boards

11/18 : Add task breakdown items.

## Question unfixed

11/20 : cpu csr stall condition not decided yet, 
