m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/jhpower901/Verilog/Digital_System_Design/assignment1
vadder
Z0 !s110 1712498312
!i10b 1
!s100 ]4aL93;8OLeffmW0N7FbK3
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
I]_831>;j8;hA>NH;HKb:K3
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dC:/jhpower901/Verilog/Digital_System_Design/assignment2
Z4 w1712495269
Z5 8C:/jhpower901/Verilog/Digital_System_Design/assignment2/assignment2.v
Z6 FC:/jhpower901/Verilog/Digital_System_Design/assignment2/assignment2.v
!i122 173
L0 42 9
Z7 OV;L;2020.1;71
r1
!s85 0
31
Z8 !s108 1712498312.000000
!s107 C:/jhpower901/Verilog/Digital_System_Design/assignment2/assignment2.v|
Z9 !s90 -reportprogress|300|-work|work|-stats=none|C:/jhpower901/Verilog/Digital_System_Design/assignment2/assignment2.v|
!i113 1
Z10 o-work work
Z11 tCvgOpt 0
vassignmnet2
!s110 1712497930
!i10b 1
!s100 7DkFZ0bdnMX[I1Wo449TC3
R1
I2MIU:DcTB4;aNDlF1^7W53
R2
R3
w1712497770
8C:/jhpower901/Verilog/Digital_System_Design/assignment2/assignmnet2.v
FC:/jhpower901/Verilog/Digital_System_Design/assignment2/assignmnet2.v
!i122 169
L0 1 58
R7
r1
!s85 0
31
!s108 1712497930.000000
!s107 C:/jhpower901/Verilog/Digital_System_Design/assignment2/assignmnet2.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/jhpower901/Verilog/Digital_System_Design/assignment2/assignmnet2.v|
!i113 1
R10
R11
vmultiplier
R0
!i10b 1
!s100 KgD_5N6[kZ4h=ha:W;b4:1
R1
IT:S4B[D`d2AW@2CGGP4[01
R2
R3
R4
R5
R6
!i122 173
L0 62 8
R7
r1
!s85 0
31
R8
Z12 !s107 C:/jhpower901/Verilog/Digital_System_Design/assignment2/assignment2.v|
R9
!i113 1
R10
R11
vshifters
R0
!i10b 1
!s100 5Hf9`KI>Q?J4XMDKEX[UK3
R1
ImPM1G=Jm9oFhTTAEZz>BM1
R2
R3
R4
R5
R6
!i122 173
L0 71 15
R7
r1
!s85 0
31
R8
R12
R9
!i113 1
R10
R11
vsimpleALU
R0
!i10b 1
!s100 g^o3nFUBfffhTfJ`gUdbE2
R1
IG8]1:iQ:9VZdT91RB;iRQ2
R2
R3
R4
R5
R6
!i122 173
L0 1 40
R7
r1
!s85 0
31
R8
R12
R9
!i113 1
R10
R11
nsimple@a@l@u
vsubtractor
R0
!i10b 1
!s100 m0c;<MPi0SIFmzU^0O7C=1
R1
IJ1E7dn2a`a`9EcB_dcU2c2
R2
R3
R4
R5
R6
!i122 173
L0 52 9
R7
r1
!s85 0
31
R8
R12
R9
!i113 1
R10
R11
vtb_assignmnet2
R0
!i10b 1
!s100 B6Q<WeeGb8aURUOLR[k<31
R1
IK[R:HPfTNMUz<4Gf3;Vg@1
R2
R3
w1712498289
8C:/jhpower901/Verilog/Digital_System_Design/assignment2/tb_assignment2.v
FC:/jhpower901/Verilog/Digital_System_Design/assignment2/tb_assignment2.v
!i122 172
L0 2 81
R7
r1
!s85 0
31
R8
!s107 C:/jhpower901/Verilog/Digital_System_Design/assignment2/tb_assignment2.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/jhpower901/Verilog/Digital_System_Design/assignment2/tb_assignment2.v|
!i113 1
R10
R11
