---
layout: post
title: "RAM"
date: 2026-01-27 00:00:00 +0900
author: kang
categories: [Computer Structure, Components]
tags: [Computer Structure, Components, RAM]
pin: false
math: true
mermaid: true

---

# ğŸ§  Main Memory (RAM)

> A clean, **developer-friendly explanation** of main memory types, performance characteristics, and what actually matters in real systems.  
> This version replaces Markdown tables with **HTML tables** to prevent GitHub/Jekyll rendering issues.

---

## ğŸ“Œ Why Main Memory Matters

Main memory (RAM) strongly impacts system performance because it:
- Feeds data to the CPU
- Determines multitasking smoothness
- Affects compile time, VMs, IDEs, gaming, and servers

> **A fast CPU is limited by slow memory.**

---

# ğŸ§± 1. RAM Fundamentals

## ğŸ”¹ DRAM (Dynamic RAM)
- Data **decays over time**
- Requires **periodic refresh**
- High density â†’ **cheap & large capacity**
- Used as **system main memory**

### Pros
âœ” Large capacity  
âœ” Low cost  

### Cons
âŒ Slower than SRAM  
âŒ Refresh overhead  

---

## ğŸ”¹ SRAM (Static RAM)
- Data remains stable **without refresh**
- **Lower latency & faster**
- Higher power & cost
- Low density â†’ **not suitable for large capacity**

ğŸ“Œ Used mainly for **CPU Cache (L1/L2/L3)**

---

# ğŸ§  2. SDRAM & DDR Evolution

## ğŸ”¹ SDRAM
- Synchronized with **system clock**
- Faster burst transfers than DRAM

## ğŸ”¹ DDR SDRAM (Double Data Rate)
Transfers data on **both clock edges**, doubling bandwidth.

<h3>DDR Generations & Bandwidth</h3>
<table>
<thead>
<tr><th>Generation</th><th>Effective Bandwidth</th><th>Typical Use</th></tr>
</thead>
<tbody>
<tr><td>DDR</td><td>2Ã—</td><td>Legacy</td></tr>
<tr><td>DDR2</td><td>4Ã—</td><td>Older systems</td></tr>
<tr><td>DDR3</td><td>8Ã—</td><td>Still common</td></tr>
<tr><td>DDR4</td><td>16Ã—</td><td>Modern mainstream</td></tr>
<tr><td>DDR5</td><td>Higher</td><td>New platforms</td></tr>
</tbody>
</table>

---

# âš¡ 3. Memory Performance â€” What Really Matters

## ğŸ”¹ Bandwidth
- How much data can be transferred per second
- Impacts **streaming workloads** (ML, video, rendering)

## ğŸ”¹ Latency
- How long before first byte arrives
- Impacts **random access workloads** (games, compilers)

> **Latency = responsiveness, Bandwidth = throughput**

---

# ğŸ§© 4. RAM Specs Developers Should Understand

<h3>Key RAM Specifications</h3>
<table>
<thead>
<tr><th>Spec</th><th>Meaning</th><th>Why It Matters</th></tr>
</thead>
<tbody>
<tr><td>Frequency (MHz)</td><td>Transfer speed</td><td>Higher bandwidth</td></tr>
<tr><td>CAS Latency (CL)</td><td>Delay cycles</td><td>Lower = faster</td></tr>
<tr><td>Channels</td><td>Parallel lanes</td><td>More throughput</td></tr>
<tr><td>Capacity (GB)</td><td>Total memory size</td><td>Prevents swapping</td></tr>
<tr><td>Rank / DIMM Layout</td><td>Internal memory parallelism</td><td>Affects speed</td></tr>
</tbody>
</table>

---

# ğŸ§  5. Memory Channels & Parallelism

## ğŸ”¹ Single vs Dual Channel
- Dual-channel = **2Ã— memory bus width**
- Improves real performance in:
  - Games
  - Compilers
  - ML workloads

> Example: **2Ã—8GB often outperforms 1Ã—16GB**

---

# ğŸ§µ 6. Memory Access Patterns (Developer-Relevant)

## ğŸ”¹ Sequential Access
- Cache-friendly
- Fast

## ğŸ”¹ Random Access
- Cache-miss heavy
- Slower

ğŸ“Œ Performance depends heavily on **cache locality & prefetch behavior**

---

# ğŸ’¾ 7. Virtual Memory & Swap Impact

If RAM runs out:
- OS swaps memory to **SSD/HDD**
- Performance **drops dramatically**

> **Running out of RAM hurts more than having a slower CPU.**

---

# ğŸ§  8. ECC Memory (Reliability)

ECC = **Error Correcting Code**
- Detects & corrects bit flips
- Used in **servers & workstations**
- Slight performance overhead

---

# âš™ 9. NUMA (Advanced â€” Servers)

NUMA = **Non-Uniform Memory Access**
- Accessing **local RAM is faster**
- Important in multi-socket servers & HPC

---

# ğŸ¯ Developer Takeaways

âœ” More RAM helps when memory-bound  
âœ” Latency matters more than MHz in real apps  
âœ” Dual-channel improves throughput  
âœ” Avoid random memory access patterns  
âœ” Capacity prevents slow swapping  

---
