$date
	Mon Nov 02 07:56:18 2020
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module SRwPLtest $end
$var reg 1 ! clk $end
$var reg 1 " din_left $end
$var reg 1 # din_right $end
$var reg 2 $ S [1:0] $end
$var reg 8 % din [7:0] $end
$var wire 1 & qout [7] $end
$var wire 1 ' qout [6] $end
$var wire 1 ( qout [5] $end
$var wire 1 ) qout [4] $end
$var wire 1 * qout [3] $end
$var wire 1 + qout [2] $end
$var wire 1 , qout [1] $end
$var wire 1 - qout [0] $end
$scope module SRwPL_a $end
$var parameter 32 . N $end
$var wire 1 & Out [7] $end
$var wire 1 ' Out [6] $end
$var wire 1 ( Out [5] $end
$var wire 1 ) Out [4] $end
$var wire 1 * Out [3] $end
$var wire 1 + Out [2] $end
$var wire 1 , Out [1] $end
$var wire 1 - Out [0] $end
$var wire 1 / In [7] $end
$var wire 1 0 In [6] $end
$var wire 1 1 In [5] $end
$var wire 1 2 In [4] $end
$var wire 1 3 In [3] $end
$var wire 1 4 In [2] $end
$var wire 1 5 In [1] $end
$var wire 1 6 In [0] $end
$var wire 1 7 Clk $end
$var wire 1 8 IL $end
$var wire 1 9 IR $end
$var wire 1 : Sel0 $end
$var wire 1 ; Sel1 $end
$scope module sh[7] $end
$var wire 1 & Out $end
$var wire 1 7 Clk $end
$var wire 1 : Sel0 $end
$var wire 1 ; Sel1 $end
$var wire 1 / Value1 $end
$var wire 1 ' Value2 $end
$var wire 1 8 Value3 $end
$var wire 1 < D $end
$scope module mux $end
$var wire 1 : Sel0 $end
$var wire 1 ; Sel1 $end
$var wire 1 & Value0 $end
$var wire 1 / Value1 $end
$var wire 1 ' Value2 $end
$var wire 1 8 Value3 $end
$var wire 1 < Out $end
$var wire 1 = mux1 $end
$var wire 1 > mux2 $end
$scope module mux_1 $end
$var wire 1 = Out $end
$var wire 1 : Sel $end
$var wire 1 & Value0 $end
$var wire 1 / Value1 $end
$var wire 1 ? w [2] $end
$var wire 1 @ w [1] $end
$var wire 1 A w [0] $end
$upscope $end
$scope module mux_2 $end
$var wire 1 > Out $end
$var wire 1 : Sel $end
$var wire 1 ' Value0 $end
$var wire 1 8 Value1 $end
$var wire 1 B w [2] $end
$var wire 1 C w [1] $end
$var wire 1 D w [0] $end
$upscope $end
$scope module mux_3 $end
$var wire 1 < Out $end
$var wire 1 ; Sel $end
$var wire 1 = Value0 $end
$var wire 1 > Value1 $end
$var wire 1 E w [2] $end
$var wire 1 F w [1] $end
$var wire 1 G w [0] $end
$upscope $end
$upscope $end
$scope module dff $end
$var wire 1 & Q $end
$var wire 1 < D $end
$var wire 1 7 Clk $end
$var wire 1 H w [1] $end
$var wire 1 I w [0] $end
$scope module ff0 $end
$var wire 1 H Q $end
$var wire 1 < D $end
$var wire 1 I E $end
$var wire 1 J w [3] $end
$var wire 1 K w [2] $end
$var wire 1 L w [1] $end
$var wire 1 M w [0] $end
$upscope $end
$scope module ff1 $end
$var wire 1 & Q $end
$var wire 1 H D $end
$var wire 1 7 E $end
$var wire 1 N w [3] $end
$var wire 1 O w [2] $end
$var wire 1 P w [1] $end
$var wire 1 Q w [0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module sh[6] $end
$var wire 1 ' Out $end
$var wire 1 7 Clk $end
$var wire 1 : Sel0 $end
$var wire 1 ; Sel1 $end
$var wire 1 0 Value1 $end
$var wire 1 ( Value2 $end
$var wire 1 & Value3 $end
$var wire 1 R D $end
$scope module mux $end
$var wire 1 : Sel0 $end
$var wire 1 ; Sel1 $end
$var wire 1 ' Value0 $end
$var wire 1 0 Value1 $end
$var wire 1 ( Value2 $end
$var wire 1 & Value3 $end
$var wire 1 R Out $end
$var wire 1 S mux1 $end
$var wire 1 T mux2 $end
$scope module mux_1 $end
$var wire 1 S Out $end
$var wire 1 : Sel $end
$var wire 1 ' Value0 $end
$var wire 1 0 Value1 $end
$var wire 1 U w [2] $end
$var wire 1 V w [1] $end
$var wire 1 W w [0] $end
$upscope $end
$scope module mux_2 $end
$var wire 1 T Out $end
$var wire 1 : Sel $end
$var wire 1 ( Value0 $end
$var wire 1 & Value1 $end
$var wire 1 X w [2] $end
$var wire 1 Y w [1] $end
$var wire 1 Z w [0] $end
$upscope $end
$scope module mux_3 $end
$var wire 1 R Out $end
$var wire 1 ; Sel $end
$var wire 1 S Value0 $end
$var wire 1 T Value1 $end
$var wire 1 [ w [2] $end
$var wire 1 \ w [1] $end
$var wire 1 ] w [0] $end
$upscope $end
$upscope $end
$scope module dff $end
$var wire 1 ' Q $end
$var wire 1 R D $end
$var wire 1 7 Clk $end
$var wire 1 ^ w [1] $end
$var wire 1 _ w [0] $end
$scope module ff0 $end
$var wire 1 ^ Q $end
$var wire 1 R D $end
$var wire 1 _ E $end
$var wire 1 ` w [3] $end
$var wire 1 a w [2] $end
$var wire 1 b w [1] $end
$var wire 1 c w [0] $end
$upscope $end
$scope module ff1 $end
$var wire 1 ' Q $end
$var wire 1 ^ D $end
$var wire 1 7 E $end
$var wire 1 d w [3] $end
$var wire 1 e w [2] $end
$var wire 1 f w [1] $end
$var wire 1 g w [0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module sh[5] $end
$var wire 1 ( Out $end
$var wire 1 7 Clk $end
$var wire 1 : Sel0 $end
$var wire 1 ; Sel1 $end
$var wire 1 1 Value1 $end
$var wire 1 ) Value2 $end
$var wire 1 ' Value3 $end
$var wire 1 h D $end
$scope module mux $end
$var wire 1 : Sel0 $end
$var wire 1 ; Sel1 $end
$var wire 1 ( Value0 $end
$var wire 1 1 Value1 $end
$var wire 1 ) Value2 $end
$var wire 1 ' Value3 $end
$var wire 1 h Out $end
$var wire 1 i mux1 $end
$var wire 1 j mux2 $end
$scope module mux_1 $end
$var wire 1 i Out $end
$var wire 1 : Sel $end
$var wire 1 ( Value0 $end
$var wire 1 1 Value1 $end
$var wire 1 k w [2] $end
$var wire 1 l w [1] $end
$var wire 1 m w [0] $end
$upscope $end
$scope module mux_2 $end
$var wire 1 j Out $end
$var wire 1 : Sel $end
$var wire 1 ) Value0 $end
$var wire 1 ' Value1 $end
$var wire 1 n w [2] $end
$var wire 1 o w [1] $end
$var wire 1 p w [0] $end
$upscope $end
$scope module mux_3 $end
$var wire 1 h Out $end
$var wire 1 ; Sel $end
$var wire 1 i Value0 $end
$var wire 1 j Value1 $end
$var wire 1 q w [2] $end
$var wire 1 r w [1] $end
$var wire 1 s w [0] $end
$upscope $end
$upscope $end
$scope module dff $end
$var wire 1 ( Q $end
$var wire 1 h D $end
$var wire 1 7 Clk $end
$var wire 1 t w [1] $end
$var wire 1 u w [0] $end
$scope module ff0 $end
$var wire 1 t Q $end
$var wire 1 h D $end
$var wire 1 u E $end
$var wire 1 v w [3] $end
$var wire 1 w w [2] $end
$var wire 1 x w [1] $end
$var wire 1 y w [0] $end
$upscope $end
$scope module ff1 $end
$var wire 1 ( Q $end
$var wire 1 t D $end
$var wire 1 7 E $end
$var wire 1 z w [3] $end
$var wire 1 { w [2] $end
$var wire 1 | w [1] $end
$var wire 1 } w [0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module sh[4] $end
$var wire 1 ) Out $end
$var wire 1 7 Clk $end
$var wire 1 : Sel0 $end
$var wire 1 ; Sel1 $end
$var wire 1 2 Value1 $end
$var wire 1 * Value2 $end
$var wire 1 ( Value3 $end
$var wire 1 ~ D $end
$scope module mux $end
$var wire 1 : Sel0 $end
$var wire 1 ; Sel1 $end
$var wire 1 ) Value0 $end
$var wire 1 2 Value1 $end
$var wire 1 * Value2 $end
$var wire 1 ( Value3 $end
$var wire 1 ~ Out $end
$var wire 1 !! mux1 $end
$var wire 1 "! mux2 $end
$scope module mux_1 $end
$var wire 1 !! Out $end
$var wire 1 : Sel $end
$var wire 1 ) Value0 $end
$var wire 1 2 Value1 $end
$var wire 1 #! w [2] $end
$var wire 1 $! w [1] $end
$var wire 1 %! w [0] $end
$upscope $end
$scope module mux_2 $end
$var wire 1 "! Out $end
$var wire 1 : Sel $end
$var wire 1 * Value0 $end
$var wire 1 ( Value1 $end
$var wire 1 &! w [2] $end
$var wire 1 '! w [1] $end
$var wire 1 (! w [0] $end
$upscope $end
$scope module mux_3 $end
$var wire 1 ~ Out $end
$var wire 1 ; Sel $end
$var wire 1 !! Value0 $end
$var wire 1 "! Value1 $end
$var wire 1 )! w [2] $end
$var wire 1 *! w [1] $end
$var wire 1 +! w [0] $end
$upscope $end
$upscope $end
$scope module dff $end
$var wire 1 ) Q $end
$var wire 1 ~ D $end
$var wire 1 7 Clk $end
$var wire 1 ,! w [1] $end
$var wire 1 -! w [0] $end
$scope module ff0 $end
$var wire 1 ,! Q $end
$var wire 1 ~ D $end
$var wire 1 -! E $end
$var wire 1 .! w [3] $end
$var wire 1 /! w [2] $end
$var wire 1 0! w [1] $end
$var wire 1 1! w [0] $end
$upscope $end
$scope module ff1 $end
$var wire 1 ) Q $end
$var wire 1 ,! D $end
$var wire 1 7 E $end
$var wire 1 2! w [3] $end
$var wire 1 3! w [2] $end
$var wire 1 4! w [1] $end
$var wire 1 5! w [0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module sh[3] $end
$var wire 1 * Out $end
$var wire 1 7 Clk $end
$var wire 1 : Sel0 $end
$var wire 1 ; Sel1 $end
$var wire 1 3 Value1 $end
$var wire 1 + Value2 $end
$var wire 1 ) Value3 $end
$var wire 1 6! D $end
$scope module mux $end
$var wire 1 : Sel0 $end
$var wire 1 ; Sel1 $end
$var wire 1 * Value0 $end
$var wire 1 3 Value1 $end
$var wire 1 + Value2 $end
$var wire 1 ) Value3 $end
$var wire 1 6! Out $end
$var wire 1 7! mux1 $end
$var wire 1 8! mux2 $end
$scope module mux_1 $end
$var wire 1 7! Out $end
$var wire 1 : Sel $end
$var wire 1 * Value0 $end
$var wire 1 3 Value1 $end
$var wire 1 9! w [2] $end
$var wire 1 :! w [1] $end
$var wire 1 ;! w [0] $end
$upscope $end
$scope module mux_2 $end
$var wire 1 8! Out $end
$var wire 1 : Sel $end
$var wire 1 + Value0 $end
$var wire 1 ) Value1 $end
$var wire 1 <! w [2] $end
$var wire 1 =! w [1] $end
$var wire 1 >! w [0] $end
$upscope $end
$scope module mux_3 $end
$var wire 1 6! Out $end
$var wire 1 ; Sel $end
$var wire 1 7! Value0 $end
$var wire 1 8! Value1 $end
$var wire 1 ?! w [2] $end
$var wire 1 @! w [1] $end
$var wire 1 A! w [0] $end
$upscope $end
$upscope $end
$scope module dff $end
$var wire 1 * Q $end
$var wire 1 6! D $end
$var wire 1 7 Clk $end
$var wire 1 B! w [1] $end
$var wire 1 C! w [0] $end
$scope module ff0 $end
$var wire 1 B! Q $end
$var wire 1 6! D $end
$var wire 1 C! E $end
$var wire 1 D! w [3] $end
$var wire 1 E! w [2] $end
$var wire 1 F! w [1] $end
$var wire 1 G! w [0] $end
$upscope $end
$scope module ff1 $end
$var wire 1 * Q $end
$var wire 1 B! D $end
$var wire 1 7 E $end
$var wire 1 H! w [3] $end
$var wire 1 I! w [2] $end
$var wire 1 J! w [1] $end
$var wire 1 K! w [0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module sh[2] $end
$var wire 1 + Out $end
$var wire 1 7 Clk $end
$var wire 1 : Sel0 $end
$var wire 1 ; Sel1 $end
$var wire 1 4 Value1 $end
$var wire 1 , Value2 $end
$var wire 1 * Value3 $end
$var wire 1 L! D $end
$scope module mux $end
$var wire 1 : Sel0 $end
$var wire 1 ; Sel1 $end
$var wire 1 + Value0 $end
$var wire 1 4 Value1 $end
$var wire 1 , Value2 $end
$var wire 1 * Value3 $end
$var wire 1 L! Out $end
$var wire 1 M! mux1 $end
$var wire 1 N! mux2 $end
$scope module mux_1 $end
$var wire 1 M! Out $end
$var wire 1 : Sel $end
$var wire 1 + Value0 $end
$var wire 1 4 Value1 $end
$var wire 1 O! w [2] $end
$var wire 1 P! w [1] $end
$var wire 1 Q! w [0] $end
$upscope $end
$scope module mux_2 $end
$var wire 1 N! Out $end
$var wire 1 : Sel $end
$var wire 1 , Value0 $end
$var wire 1 * Value1 $end
$var wire 1 R! w [2] $end
$var wire 1 S! w [1] $end
$var wire 1 T! w [0] $end
$upscope $end
$scope module mux_3 $end
$var wire 1 L! Out $end
$var wire 1 ; Sel $end
$var wire 1 M! Value0 $end
$var wire 1 N! Value1 $end
$var wire 1 U! w [2] $end
$var wire 1 V! w [1] $end
$var wire 1 W! w [0] $end
$upscope $end
$upscope $end
$scope module dff $end
$var wire 1 + Q $end
$var wire 1 L! D $end
$var wire 1 7 Clk $end
$var wire 1 X! w [1] $end
$var wire 1 Y! w [0] $end
$scope module ff0 $end
$var wire 1 X! Q $end
$var wire 1 L! D $end
$var wire 1 Y! E $end
$var wire 1 Z! w [3] $end
$var wire 1 [! w [2] $end
$var wire 1 \! w [1] $end
$var wire 1 ]! w [0] $end
$upscope $end
$scope module ff1 $end
$var wire 1 + Q $end
$var wire 1 X! D $end
$var wire 1 7 E $end
$var wire 1 ^! w [3] $end
$var wire 1 _! w [2] $end
$var wire 1 `! w [1] $end
$var wire 1 a! w [0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module sh[1] $end
$var wire 1 , Out $end
$var wire 1 7 Clk $end
$var wire 1 : Sel0 $end
$var wire 1 ; Sel1 $end
$var wire 1 5 Value1 $end
$var wire 1 - Value2 $end
$var wire 1 + Value3 $end
$var wire 1 b! D $end
$scope module mux $end
$var wire 1 : Sel0 $end
$var wire 1 ; Sel1 $end
$var wire 1 , Value0 $end
$var wire 1 5 Value1 $end
$var wire 1 - Value2 $end
$var wire 1 + Value3 $end
$var wire 1 b! Out $end
$var wire 1 c! mux1 $end
$var wire 1 d! mux2 $end
$scope module mux_1 $end
$var wire 1 c! Out $end
$var wire 1 : Sel $end
$var wire 1 , Value0 $end
$var wire 1 5 Value1 $end
$var wire 1 e! w [2] $end
$var wire 1 f! w [1] $end
$var wire 1 g! w [0] $end
$upscope $end
$scope module mux_2 $end
$var wire 1 d! Out $end
$var wire 1 : Sel $end
$var wire 1 - Value0 $end
$var wire 1 + Value1 $end
$var wire 1 h! w [2] $end
$var wire 1 i! w [1] $end
$var wire 1 j! w [0] $end
$upscope $end
$scope module mux_3 $end
$var wire 1 b! Out $end
$var wire 1 ; Sel $end
$var wire 1 c! Value0 $end
$var wire 1 d! Value1 $end
$var wire 1 k! w [2] $end
$var wire 1 l! w [1] $end
$var wire 1 m! w [0] $end
$upscope $end
$upscope $end
$scope module dff $end
$var wire 1 , Q $end
$var wire 1 b! D $end
$var wire 1 7 Clk $end
$var wire 1 n! w [1] $end
$var wire 1 o! w [0] $end
$scope module ff0 $end
$var wire 1 n! Q $end
$var wire 1 b! D $end
$var wire 1 o! E $end
$var wire 1 p! w [3] $end
$var wire 1 q! w [2] $end
$var wire 1 r! w [1] $end
$var wire 1 s! w [0] $end
$upscope $end
$scope module ff1 $end
$var wire 1 , Q $end
$var wire 1 n! D $end
$var wire 1 7 E $end
$var wire 1 t! w [3] $end
$var wire 1 u! w [2] $end
$var wire 1 v! w [1] $end
$var wire 1 w! w [0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module sh[0] $end
$var wire 1 - Out $end
$var wire 1 7 Clk $end
$var wire 1 : Sel0 $end
$var wire 1 ; Sel1 $end
$var wire 1 6 Value1 $end
$var wire 1 9 Value2 $end
$var wire 1 , Value3 $end
$var wire 1 x! D $end
$scope module mux $end
$var wire 1 : Sel0 $end
$var wire 1 ; Sel1 $end
$var wire 1 - Value0 $end
$var wire 1 6 Value1 $end
$var wire 1 9 Value2 $end
$var wire 1 , Value3 $end
$var wire 1 x! Out $end
$var wire 1 y! mux1 $end
$var wire 1 z! mux2 $end
$scope module mux_1 $end
$var wire 1 y! Out $end
$var wire 1 : Sel $end
$var wire 1 - Value0 $end
$var wire 1 6 Value1 $end
$var wire 1 {! w [2] $end
$var wire 1 |! w [1] $end
$var wire 1 }! w [0] $end
$upscope $end
$scope module mux_2 $end
$var wire 1 z! Out $end
$var wire 1 : Sel $end
$var wire 1 9 Value0 $end
$var wire 1 , Value1 $end
$var wire 1 ~! w [2] $end
$var wire 1 !" w [1] $end
$var wire 1 "" w [0] $end
$upscope $end
$scope module mux_3 $end
$var wire 1 x! Out $end
$var wire 1 ; Sel $end
$var wire 1 y! Value0 $end
$var wire 1 z! Value1 $end
$var wire 1 #" w [2] $end
$var wire 1 $" w [1] $end
$var wire 1 %" w [0] $end
$upscope $end
$upscope $end
$scope module dff $end
$var wire 1 - Q $end
$var wire 1 x! D $end
$var wire 1 7 Clk $end
$var wire 1 &" w [1] $end
$var wire 1 '" w [0] $end
$scope module ff0 $end
$var wire 1 &" Q $end
$var wire 1 x! D $end
$var wire 1 '" E $end
$var wire 1 (" w [3] $end
$var wire 1 )" w [2] $end
$var wire 1 *" w [1] $end
$var wire 1 +" w [0] $end
$upscope $end
$scope module ff1 $end
$var wire 1 - Q $end
$var wire 1 &" D $end
$var wire 1 7 E $end
$var wire 1 ," w [3] $end
$var wire 1 -" w [2] $end
$var wire 1 ." w [1] $end
$var wire 1 /" w [0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
x"
x#
bx $
bx %
b1000 .
x-
x,
x+
x*
x)
x(
x'
x&
xx!
xy!
xz!
x}!
x|!
x{!
x""
x!"
x~!
x%"
x$"
x#"
1'"
x&"
x+"
x*"
x)"
x("
0/"
x."
0-"
x,"
xb!
xc!
xd!
xg!
xf!
xe!
xj!
xi!
xh!
xm!
xl!
xk!
1o!
xn!
xs!
xr!
xq!
xp!
0w!
xv!
0u!
xt!
xL!
xM!
xN!
xQ!
xP!
xO!
xT!
xS!
xR!
xW!
xV!
xU!
1Y!
xX!
x]!
x\!
x[!
xZ!
0a!
x`!
0_!
x^!
x6!
x7!
x8!
x;!
x:!
x9!
x>!
x=!
x<!
xA!
x@!
x?!
1C!
xB!
xG!
xF!
xE!
xD!
0K!
xJ!
0I!
xH!
x~
x!!
x"!
x%!
x$!
x#!
x(!
x'!
x&!
x+!
x*!
x)!
1-!
x,!
x1!
x0!
x/!
x.!
05!
x4!
03!
x2!
xh
xi
xj
xm
xl
xk
xp
xo
xn
xs
xr
xq
1u
xt
xy
xx
xw
xv
0}
x|
0{
xz
xR
xS
xT
xW
xV
xU
xZ
xY
xX
x]
x\
x[
1_
x^
xc
xb
xa
x`
0g
xf
0e
xd
x<
x=
x>
xA
x@
x?
xD
xC
xB
xG
xF
xE
1I
xH
xM
xL
xK
xJ
0Q
xP
0O
xN
x;
x:
x9
x8
x6
x5
x4
x3
x2
x1
x0
x/
07
$end
#20000
1!
17
xO
xQ
0I
xe
xg
0_
x{
x}
0u
x3!
x5!
0-!
xI!
xK!
0C!
x_!
xa!
0Y!
xu!
xw!
0o!
x-"
x/"
0'"
0K
0M
0a
0c
0w
0y
0/!
01!
0E!
0G!
0[!
0]!
0q!
0s!
0)"
0+"
#40000
b0 %
0"
0#
b0 $
0!
06
05
04
03
02
01
00
0/
08
09
0:
0;
07
0{!
0e!
0O!
09!
0#!
0k
0U
0?
0B
0!"
1D
1A
0X
1Z
1W
0n
1p
1m
0&!
1(!
1%!
0<!
1>!
1;!
0R!
1T!
1Q!
0h!
1j!
1g!
0~!
1""
1}!
0E
1G
0[
1]
0q
1s
0)!
1+!
0?!
1A!
0U!
1W!
0k!
1m!
0#"
1%"
0O
0Q
1I
0e
0g
1_
0{
0}
1u
03!
05!
1-!
0I!
0K!
1C!
0_!
0a!
1Y!
0u!
0w!
1o!
0-"
0/"
1'"
0z!
xK
xM
xa
xc
xw
xy
x/!
x1!
xE!
xG!
x[!
x]!
xq!
xs!
x)"
x+"
#60000
1!
17
xO
xQ
0I
xe
xg
0_
x{
x}
0u
x3!
x5!
0-!
xI!
xK!
0C!
x_!
xa!
0Y!
xu!
xw!
0o!
x-"
x/"
0'"
0K
0M
0a
0c
0w
0y
0/!
01!
0E!
0G!
0[!
0]!
0q!
0s!
0)"
0+"
#80000
b1111 %
b1 $
0!
16
15
14
13
1:
07
1{!
1e!
1O!
19!
0D
0A
xX
0Z
0W
xn
0p
0m
x&!
0(!
0%!
x<!
0>!
0;!
xR!
0T!
0Q!
xh!
0j!
0g!
x~!
0""
0}!
0O
0Q
1I
0e
0g
1_
0{
0}
1u
03!
05!
1-!
0I!
0K!
1C!
0_!
0a!
1Y!
0u!
0w!
1o!
0-"
0/"
1'"
1y!
1c!
1M!
17!
0C
0@
0Y
0V
0o
0l
0'!
0$!
0=!
0:!
0S!
0P!
0i!
0f!
xz!
0|!
xK
xM
xa
xc
xw
xy
x/!
x1!
xE!
xG!
x[!
x]!
xq!
xs!
x)"
x+"
1$"
1l!
1V!
1@!
0>
0=
0S
0i
0!!
1x!
1b!
1L!
16!
0F
0\
0r
0*!
0*"
1+"
0r!
1s!
0\!
1]!
0F!
1G!
0<
0R
0h
0~
0)"
0("
0q!
0p!
0[!
0Z!
0E!
0D!
1L
0M
1b
0c
1x
0y
10!
01!
1&"
1n!
1X!
1B!
1K
1a
1w
1/!
0."
0v!
0`!
0J!
0H
0^
0t
0,!
1P
1J
1f
1`
1|
1v
14!
1.!
#100000
1!
17
1O
0I
1e
0_
1{
0u
13!
0-!
1K!
0C!
1a!
0Y!
1w!
0o!
1/"
0'"
0&
0K
0'
0a
0(
0w
0)
0/!
0H!
0G!
0^!
0]!
0t!
0s!
0,"
0+"
1N
0X
1d
0n
1z
0&!
12!
0<!
1*
1+
1,
1-
0T
0j
0"!
08!
1R!
1h!
1~!
1N!
1d!
1z!
#120000
b1001 %
b0 $
0!
05
04
0:
07
0e!
0O!
1D
1A
1Z
1W
1p
1m
1(!
1%!
1>!
09!
1;!
0R!
1T!
1Q!
0h!
1j!
1g!
0~!
1""
0{!
1}!
0O
1I
0e
1_
0{
1u
03!
1-!
0K!
1C!
0a!
1Y!
0w!
1o!
0/"
1'"
0c!
0M!
1'!
1=!
07!
1:!
0N!
1S!
1P!
0d!
1i!
1f!
0z!
0y!
1|!
1K
1a
1w
1/!
1G!
1]!
1s!
1+"
0l!
0V!
1"!
18!
0@!
17!
1N!
1M!
1d!
1c!
0$"
1y!
0b!
0L!
06!
1@!
1V!
1l!
0x!
1$"
1r!
0s!
1\!
0]!
1F!
0G!
16!
1L!
1b!
1*"
0+"
1x!
1q!
1[!
1E!
0F!
1G!
0\!
1]!
0r!
1s!
1)"
0*"
1+"
0n!
0X!
0B!
0E!
0[!
0q!
0&"
0)"
1v!
1`!
1J!
1B!
1X!
1n!
1."
1&"
0J!
0`!
0v!
0."
#140000
1!
17
1O
0I
1e
0_
1{
0u
13!
0-!
1K!
0C!
1a!
0Y!
1w!
0o!
1/"
0'"
0K
0a
0w
0/!
0G!
0]!
0s!
0+"
#160000
b11000000 %
1"
b10 $
0!
06
03
10
1/
18
1;
07
0G
0]
0s
1)!
0+!
1?!
0A!
1U!
0W!
1k!
0m!
0%"
0O
1I
0e
1_
0{
1u
03!
1-!
0K!
1C!
0a!
1Y!
0w!
1o!
0/"
1'"
1~
0@!
0V!
0l!
0$"
1K
1a
1w
1/!
1G!
1]!
1s!
1+"
00!
11!
0x!
0/!
0.!
1*"
0+"
1,!
1)"
04!
0&"
1."
1("
#180000
1!
17
1O
0I
1e
0_
1{
0u
15!
0-!
1K!
0C!
1a!
0Y!
1w!
0o!
1-"
0'"
0K
0a
0w
02!
01!
0G!
0]!
0s!
0-
0)"
1)
0i!
1,"
0|!
1o
1$!
0d!
0y!
1j
1!!
0k!
1q
0b!
1h
1r!
0x
#200000
0"
1#
0!
08
19
07
1!"
0O
1I
0e
1_
0{
1u
05!
1-!
0K!
1C!
0a!
1Y!
0w!
1o!
0-"
1'"
1z!
1K
1a
1y
11!
1G!
1]!
1q!
1)"
1#"
0v
0n!
1x!
1t
1v!
1p!
0*"
1+"
0|
0)"
0("
1&"
0."
#220000
1!
17
1O
0I
1e
0_
1}
0u
15!
0-!
1K!
0C!
1a!
0Y!
1u!
0o!
1/"
0'"
0K
0a
0z
0y
01!
0G!
0]!
0,
0q!
0,"
0+"
1(
0S!
1t!
0f!
1-
1Y
1l
0N!
0c!
1i!
1|!
1T
1i
0U!
1d!
1y!
1[
0L!
1k!
1R
1\!
1b!
0b
0r!
#240000
b11 %
1"
0#
b11 $
0!
16
15
00
0/
18
09
1:
07
1{!
1e!
1B
0!"
0D
0A
0Z
0W
0p
0m
1&!
0(!
0%!
1<!
0>!
0;!
1R!
0T!
0Q!
1h!
0j!
0g!
0""
0}!
0O
1I
0e
1_
0}
1u
05!
1-!
0K!
1C!
0a!
1Y!
0u!
1o!
0/"
1'"
1c!
1>
0z!
0Y
0o
0l
0'!
0$!
0=!
0:!
1N!
0P!
0i!
0|!
1K
1c
1y
11!
1G!
1[!
1s!
1+"
1E
0#"
0T
0j
0i
0!!
07!
1U!
0M!
0`
0X!
0p!
1<
0x!
0[
0q
1L!
1^
1`!
1Z!
1n!
0L
1M
1*"
0+"
0R
0h
0\!
1]!
0f
0v!
0K
0J
1)"
1b
0c
1x
0y
0[!
0Z!
1H
0&"
1a
1w
1X!
0P
1."
1("
0^
0t
0`!
1f
1`
1|
1v
#260000
1!
17
1Q
0I
1e
0_
1{
0u
15!
0-!
1K!
0C!
1a!
0Y!
1w!
0o!
1-"
0'"
0N
0M
0a
0(
0w
01!
0G!
0]!
0t!
0s!
0-
0)"
1&
1z
0&!
1,
1,"
1X
0"!
1~!
1T
0)!
1z!
1[
0~
1#"
1R
10!
1x!
0b
0*"
#280000
0!
07
0Q
1I
0e
1_
0{
1u
05!
1-!
0K!
1C!
0a!
1Y!
0w!
1o!
0-"
1'"
1M
1c
1w
1/!
1G!
1]!
1s!
1+"
0`
0,!
0("
1^
14!
1.!
1&"
0f
0."
#300000
1!
17
1Q
0I
1g
0_
1{
0u
13!
0-!
1K!
0C!
1a!
0Y!
1w!
0o!
1/"
0'"
0M
0d
0c
0w
0)
0/!
0G!
0]!
0s!
0,"
0+"
1'
12!
0<!
1-
1n
08!
1j
0?!
1q
06!
1h
1F!
0x
#320000
b111 %
0"
0!
14
08
07
1O!
0B
0Q
1I
0g
1_
0{
1u
03!
1-!
0K!
1C!
0a!
1Y!
0w!
1o!
0/"
1'"
1M!
0>
1M
1c
1y
1/!
1E!
1]!
1s!
1+"
0E
0v
0B!
0<
1t
1J!
1D!
1L
0M
0|
1K
0H
1P
1J
#340000
1!
17
1O
0I
1g
0_
1}
0u
13!
0-!
1I!
0C!
1a!
0Y!
1w!
0o!
1/"
0'"
0&
0K
0c
0z
0y
0/!
0*
0E!
0]!
0s!
0+"
1N
0X
1(
1H!
0R!
0T
1&!
0N!
0[
1"!
0U!
0R
1)!
0L!
1b
1~
1\!
00!
#360000
0!
07
0O
1I
0g
1_
0}
1u
03!
1-!
0I!
1C!
0a!
1Y!
0w!
1o!
0/"
1'"
1K
1a
1y
11!
1E!
1[!
1s!
1+"
0^
0.!
0X!
1f
1`
1,!
1`!
1Z!
04!
#380000
1!
17
1O
0I
1e
0_
1}
0u
15!
0-!
1I!
0C!
1_!
0Y!
1w!
0o!
1/"
0'"
0K
0'
0a
0y
02!
01!
0E!
0+
0[!
0s!
0+"
1d
0n
1)
1^!
0h!
0j
1<!
0d!
0q
18!
0k!
0h
1?!
0b!
1x
16!
1r!
0F!
#400000
0!
07
0O
1I
0e
1_
0}
1u
05!
1-!
0I!
1C!
0_!
1Y!
0w!
1o!
0/"
1'"
1K
1a
1w
11!
1G!
1[!
1q!
1+"
0t
0D!
0n!
1|
1v
1B!
1v!
1p!
0J!
