{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759184180989 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759184180989 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 29 19:16:20 2025 " "Processing started: Mon Sep 29 19:16:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759184180989 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184180989 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reaction_game -c reaction_time " "Command: quartus_map --read_settings_files=on --write_settings_files=off reaction_game -c reaction_time" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184180989 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1759184181129 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1759184181129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reaction_time.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reaction_time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reaction_time-Behavioral " "Found design unit 1: reaction_time-Behavioral" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184185669 ""} { "Info" "ISGN_ENTITY_NAME" "1 reaction_time " "Found entity 1: reaction_time" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184185669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184185669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file button_debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 button_debouncer-Behavioral " "Found design unit 1: button_debouncer-Behavioral" {  } { { "button_debouncer.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/button_debouncer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184185670 ""} { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "button_debouncer.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/button_debouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184185670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184185670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file random_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 random_delay-Behavioral " "Found design unit 1: random_delay-Behavioral" {  } { { "random_delay.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/random_delay.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184185670 ""} { "Info" "ISGN_ENTITY_NAME" "1 random_delay " "Found entity 1: random_delay" {  } { { "random_delay.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/random_delay.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184185670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184185670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reaction_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reaction_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reaction_timer-Behavioral " "Found design unit 1: reaction_timer-Behavioral" {  } { { "reaction_timer.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_timer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184185670 ""} { "Info" "ISGN_ENTITY_NAME" "1 reaction_timer " "Found entity 1: reaction_timer" {  } { { "reaction_timer.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184185670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184185670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_segment_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_driver-Behavioral " "Found design unit 1: seven_segment_driver-Behavioral" {  } { { "seven_segment_driver.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/seven_segment_driver.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184185670 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_driver " "Found entity 1: seven_segment_driver" {  } { { "seven_segment_driver.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/seven_segment_driver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184185670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184185670 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reaction_time " "Elaborating entity \"reaction_time\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1759184185703 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "winner reaction_time.vhd(69) " "VHDL Process Statement warning at reaction_time.vhd(69): inferring latch(es) for signal or variable \"winner\", which holds its previous value in one or more paths through the process" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1759184185705 "|reaction_time"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hold_counter reaction_time.vhd(69) " "VHDL Process Statement warning at reaction_time.vhd(69): inferring latch(es) for signal or variable \"hold_counter\", which holds its previous value in one or more paths through the process" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1759184185705 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[0\] reaction_time.vhd(69) " "Inferred latch for \"hold_counter\[0\]\" at reaction_time.vhd(69)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184185706 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[1\] reaction_time.vhd(69) " "Inferred latch for \"hold_counter\[1\]\" at reaction_time.vhd(69)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184185706 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[2\] reaction_time.vhd(69) " "Inferred latch for \"hold_counter\[2\]\" at reaction_time.vhd(69)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184185706 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[3\] reaction_time.vhd(69) " "Inferred latch for \"hold_counter\[3\]\" at reaction_time.vhd(69)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184185706 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[4\] reaction_time.vhd(69) " "Inferred latch for \"hold_counter\[4\]\" at reaction_time.vhd(69)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184185706 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[5\] reaction_time.vhd(69) " "Inferred latch for \"hold_counter\[5\]\" at reaction_time.vhd(69)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184185706 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[6\] reaction_time.vhd(69) " "Inferred latch for \"hold_counter\[6\]\" at reaction_time.vhd(69)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184185706 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[7\] reaction_time.vhd(69) " "Inferred latch for \"hold_counter\[7\]\" at reaction_time.vhd(69)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184185706 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[8\] reaction_time.vhd(69) " "Inferred latch for \"hold_counter\[8\]\" at reaction_time.vhd(69)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184185706 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[9\] reaction_time.vhd(69) " "Inferred latch for \"hold_counter\[9\]\" at reaction_time.vhd(69)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184185706 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[10\] reaction_time.vhd(69) " "Inferred latch for \"hold_counter\[10\]\" at reaction_time.vhd(69)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184185706 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[11\] reaction_time.vhd(69) " "Inferred latch for \"hold_counter\[11\]\" at reaction_time.vhd(69)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184185706 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[12\] reaction_time.vhd(69) " "Inferred latch for \"hold_counter\[12\]\" at reaction_time.vhd(69)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184185706 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[13\] reaction_time.vhd(69) " "Inferred latch for \"hold_counter\[13\]\" at reaction_time.vhd(69)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184185706 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[14\] reaction_time.vhd(69) " "Inferred latch for \"hold_counter\[14\]\" at reaction_time.vhd(69)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184185706 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[15\] reaction_time.vhd(69) " "Inferred latch for \"hold_counter\[15\]\" at reaction_time.vhd(69)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184185706 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[16\] reaction_time.vhd(69) " "Inferred latch for \"hold_counter\[16\]\" at reaction_time.vhd(69)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184185706 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[17\] reaction_time.vhd(69) " "Inferred latch for \"hold_counter\[17\]\" at reaction_time.vhd(69)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184185707 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[18\] reaction_time.vhd(69) " "Inferred latch for \"hold_counter\[18\]\" at reaction_time.vhd(69)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184185707 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[19\] reaction_time.vhd(69) " "Inferred latch for \"hold_counter\[19\]\" at reaction_time.vhd(69)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184185707 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[20\] reaction_time.vhd(69) " "Inferred latch for \"hold_counter\[20\]\" at reaction_time.vhd(69)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184185707 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[21\] reaction_time.vhd(69) " "Inferred latch for \"hold_counter\[21\]\" at reaction_time.vhd(69)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184185707 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[22\] reaction_time.vhd(69) " "Inferred latch for \"hold_counter\[22\]\" at reaction_time.vhd(69)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184185707 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[23\] reaction_time.vhd(69) " "Inferred latch for \"hold_counter\[23\]\" at reaction_time.vhd(69)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184185707 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[24\] reaction_time.vhd(69) " "Inferred latch for \"hold_counter\[24\]\" at reaction_time.vhd(69)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184185707 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[25\] reaction_time.vhd(69) " "Inferred latch for \"hold_counter\[25\]\" at reaction_time.vhd(69)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184185707 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[26\] reaction_time.vhd(69) " "Inferred latch for \"hold_counter\[26\]\" at reaction_time.vhd(69)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184185707 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_counter\[27\] reaction_time.vhd(69) " "Inferred latch for \"hold_counter\[27\]\" at reaction_time.vhd(69)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184185707 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner\[0\] reaction_time.vhd(69) " "Inferred latch for \"winner\[0\]\" at reaction_time.vhd(69)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184185707 "|reaction_time"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner\[1\] reaction_time.vhd(69) " "Inferred latch for \"winner\[1\]\" at reaction_time.vhd(69)" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184185707 "|reaction_time"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_debouncer button_debouncer:debouncer_start " "Elaborating entity \"button_debouncer\" for hierarchy \"button_debouncer:debouncer_start\"" {  } { { "reaction_time.vhd" "debouncer_start" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759184185716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_delay random_delay:random_gen " "Elaborating entity \"random_delay\" for hierarchy \"random_delay:random_gen\"" {  } { { "reaction_time.vhd" "random_gen" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759184185718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reaction_timer reaction_timer:timer " "Elaborating entity \"reaction_timer\" for hierarchy \"reaction_timer:timer\"" {  } { { "reaction_time.vhd" "timer" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759184185722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_driver seven_segment_driver:display_driver " "Elaborating entity \"seven_segment_driver\" for hierarchy \"seven_segment_driver:display_driver\"" {  } { { "reaction_time.vhd" "display_driver" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759184185725 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_driver:display_driver\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_driver:display_driver\|Mod0\"" {  } { { "seven_segment_driver.vhd" "Mod0" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/seven_segment_driver.vhd" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759184186024 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_driver:display_driver\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_driver:display_driver\|Div0\"" {  } { { "seven_segment_driver.vhd" "Div0" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/seven_segment_driver.vhd" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759184186024 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_driver:display_driver\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_driver:display_driver\|Mod1\"" {  } { { "seven_segment_driver.vhd" "Mod1" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/seven_segment_driver.vhd" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759184186024 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_driver:display_driver\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_driver:display_driver\|Div1\"" {  } { { "seven_segment_driver.vhd" "Div1" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/seven_segment_driver.vhd" 64 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759184186024 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_driver:display_driver\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_driver:display_driver\|Mod2\"" {  } { { "seven_segment_driver.vhd" "Mod2" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/seven_segment_driver.vhd" 64 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759184186024 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_driver:display_driver\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_driver:display_driver\|Div2\"" {  } { { "seven_segment_driver.vhd" "Div2" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/seven_segment_driver.vhd" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759184186024 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_driver:display_driver\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_driver:display_driver\|Mod3\"" {  } { { "seven_segment_driver.vhd" "Mod3" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/seven_segment_driver.vhd" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759184186024 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1759184186024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segment_driver:display_driver\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"seven_segment_driver:display_driver\|lpm_divide:Mod0\"" {  } { { "seven_segment_driver.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/seven_segment_driver.vhd" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759184186095 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segment_driver:display_driver\|lpm_divide:Mod0 " "Instantiated megafunction \"seven_segment_driver:display_driver\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759184186095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759184186095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759184186095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759184186095 ""}  } { { "seven_segment_driver.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/seven_segment_driver.vhd" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759184186095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_a5m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_a5m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_a5m " "Found entity 1: lpm_divide_a5m" {  } { { "db/lpm_divide_a5m.tdf" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/db/lpm_divide_a5m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184186118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184186118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/db/sign_div_unsign_dnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184186120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184186120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_03f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_03f " "Found entity 1: alt_u_div_03f" {  } { { "db/alt_u_div_03f.tdf" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/db/alt_u_div_03f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184186130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184186130 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segment_driver:display_driver\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"seven_segment_driver:display_driver\|lpm_divide:Div0\"" {  } { { "seven_segment_driver.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/seven_segment_driver.vhd" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759184186174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segment_driver:display_driver\|lpm_divide:Div0 " "Instantiated megafunction \"seven_segment_driver:display_driver\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759184186174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759184186174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759184186174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759184186174 ""}  } { { "seven_segment_driver.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/seven_segment_driver.vhd" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759184186174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kbm " "Found entity 1: lpm_divide_kbm" {  } { { "db/lpm_divide_kbm.tdf" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/db/lpm_divide_kbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184186194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184186194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184186196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184186196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/db/alt_u_div_qve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184186203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184186203 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segment_driver:display_driver\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"seven_segment_driver:display_driver\|lpm_divide:Div1\"" {  } { { "seven_segment_driver.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/seven_segment_driver.vhd" 64 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759184186245 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segment_driver:display_driver\|lpm_divide:Div1 " "Instantiated megafunction \"seven_segment_driver:display_driver\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759184186245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759184186245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759184186245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759184186245 ""}  } { { "seven_segment_driver.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/seven_segment_driver.vhd" 64 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759184186245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nbm " "Found entity 1: lpm_divide_nbm" {  } { { "db/lpm_divide_nbm.tdf" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/db/lpm_divide_nbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184186264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184186264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/db/sign_div_unsign_tlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184186267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184186267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/db/alt_u_div_00f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184186274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184186274 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segment_driver:display_driver\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"seven_segment_driver:display_driver\|lpm_divide:Div2\"" {  } { { "seven_segment_driver.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/seven_segment_driver.vhd" 67 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759184186324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segment_driver:display_driver\|lpm_divide:Div2 " "Instantiated megafunction \"seven_segment_driver:display_driver\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759184186324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759184186324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759184186324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759184186324 ""}  } { { "seven_segment_driver.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/seven_segment_driver.vhd" 67 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759184186324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1dm " "Found entity 1: lpm_divide_1dm" {  } { { "db/lpm_divide_1dm.tdf" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/db/lpm_divide_1dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184186343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184186343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184186345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184186345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/db/alt_u_div_k2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759184186353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184186353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner\[0\] " "Latch winner\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA button_debouncer:\\debouncers_player:3:debouncer_inst\|button_out " "Ports D and ENA on the latch are fed by the same signal button_debouncer:\\debouncers_player:3:debouncer_inst\|button_out" {  } { { "button_debouncer.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/button_debouncer.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759184186623 ""}  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759184186623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner\[1\] " "Latch winner\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA button_debouncer:\\debouncers_player:2:debouncer_inst\|button_out " "Ports D and ENA on the latch are fed by the same signal button_debouncer:\\debouncers_player:2:debouncer_inst\|button_out" {  } { { "button_debouncer.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/button_debouncer.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1759184186623 ""}  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1759184186623 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1759184187715 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1759184188160 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759184188160 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1712 " "Implemented 1712 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1759184188249 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1759184188249 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1693 " "Implemented 1693 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1759184188249 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1759184188249 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "563 " "Peak virtual memory: 563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759184188254 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 29 19:16:28 2025 " "Processing ended: Mon Sep 29 19:16:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759184188254 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759184188254 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759184188254 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759184188254 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1759184188780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759184188780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 29 19:16:28 2025 " "Processing started: Mon Sep 29 19:16:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759184188780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1759184188780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off reaction_game -c reaction_time " "Command: quartus_fit --read_settings_files=off --write_settings_files=off reaction_game -c reaction_time" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1759184188780 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1759184188839 ""}
{ "Info" "0" "" "Project  = reaction_game" {  } {  } 0 0 "Project  = reaction_game" 0 0 "Fitter" 0 0 1759184188839 ""}
{ "Info" "0" "" "Revision = reaction_time" {  } {  } 0 0 "Revision = reaction_time" 0 0 "Fitter" 0 0 1759184188839 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1759184188935 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1759184188935 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "reaction_time 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"reaction_time\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1759184188941 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1759184188969 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1759184188969 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1759184189148 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1759184189160 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1759184189223 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 19 " "No exact pin location assignment(s) for 19 pins of 19 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1759184189344 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1759184191667 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 130 global CLKCTRL_G10 " "clk~inputCLKENA0 with 130 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1759184191712 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1759184191712 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759184191712 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1759184191725 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1759184191726 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1759184191727 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1759184191727 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1759184191727 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1759184191728 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "30 " "The Timing Analyzer is analyzing 30 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1759184192144 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "reaction_time.sdc " "Synopsys Design Constraints File file not found: 'reaction_time.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1759184192145 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1759184192146 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1759184192155 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1759184192155 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1759184192156 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1759184192195 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1759184192196 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1759184192196 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759184192230 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1759184193473 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1759184193606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759184195635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1759184197688 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1759184198745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759184198745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1759184199394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X11_Y23 X21_Y33 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y23 to location X21_Y33" {  } { { "loc" "" { Generic "/home/alexandre/intelFPGA_lite/20.1/reactionTime/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y23 to location X21_Y33"} { { 12 { 0 ""} 11 23 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1759184201184 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1759184201184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1759184204176 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1759184204176 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759184204178 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.64 " "Total time spent on timing analysis during the Fitter is 0.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1759184205664 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1759184205683 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1759184206089 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1759184206090 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1759184206485 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759184208442 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1861 " "Peak virtual memory: 1861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759184209053 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 29 19:16:49 2025 " "Processing ended: Mon Sep 29 19:16:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759184209053 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759184209053 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759184209053 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1759184209053 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1759184209626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759184209626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 29 19:16:49 2025 " "Processing started: Mon Sep 29 19:16:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759184209626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1759184209626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off reaction_game -c reaction_time " "Command: quartus_asm --read_settings_files=off --write_settings_files=off reaction_game -c reaction_time" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1759184209626 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1759184209993 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1759184211612 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "489 " "Peak virtual memory: 489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759184211764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 29 19:16:51 2025 " "Processing ended: Mon Sep 29 19:16:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759184211764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759184211764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759184211764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1759184211764 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1759184211939 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1759184212332 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759184212333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 29 19:16:52 2025 " "Processing started: Mon Sep 29 19:16:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759184212333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1759184212333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta reaction_game -c reaction_time " "Command: quartus_sta reaction_game -c reaction_time" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1759184212333 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1759184212354 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1759184212647 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1759184212647 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759184212677 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759184212677 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "30 " "The Timing Analyzer is analyzing 30 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1759184212943 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "reaction_time.sdc " "Synopsys Design Constraints File file not found: 'reaction_time.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1759184212970 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1759184212970 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1759184212974 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name current_state.S_IDLE current_state.S_IDLE " "create_clock -period 1.000 -name current_state.S_IDLE current_state.S_IDLE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1759184212974 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name button_debouncer:\\debouncers_player:0:debouncer_inst\|q1 button_debouncer:\\debouncers_player:0:debouncer_inst\|q1 " "create_clock -period 1.000 -name button_debouncer:\\debouncers_player:0:debouncer_inst\|q1 button_debouncer:\\debouncers_player:0:debouncer_inst\|q1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1759184212974 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759184212974 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1759184212980 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759184212980 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1759184212981 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1759184212983 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1759184213000 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1759184213000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.444 " "Worst-case setup slack is -6.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.444            -523.272 clk  " "   -6.444            -523.272 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.954            -150.004 current_state.S_IDLE  " "   -5.954            -150.004 current_state.S_IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.838              -7.527 button_debouncer:\\debouncers_player:0:debouncer_inst\|q1  " "   -3.838              -7.527 button_debouncer:\\debouncers_player:0:debouncer_inst\|q1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213001 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759184213001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.378 " "Worst-case hold slack is 0.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 clk  " "    0.378               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.106               0.000 current_state.S_IDLE  " "    1.106               0.000 current_state.S_IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.986               0.000 button_debouncer:\\debouncers_player:0:debouncer_inst\|q1  " "    1.986               0.000 button_debouncer:\\debouncers_player:0:debouncer_inst\|q1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759184213003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.919 " "Worst-case recovery slack is -1.919" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.919             -61.080 clk  " "   -1.919             -61.080 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759184213004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.768 " "Worst-case removal slack is 0.768" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.768               0.000 clk  " "    0.768               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759184213005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -122.686 clk  " "   -0.538            -122.686 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 current_state.S_IDLE  " "    0.281               0.000 current_state.S_IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 button_debouncer:\\debouncers_player:0:debouncer_inst\|q1  " "    0.411               0.000 button_debouncer:\\debouncers_player:0:debouncer_inst\|q1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759184213005 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1759184213017 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1759184213040 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1759184213780 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759184213856 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1759184213860 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1759184213860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.311 " "Worst-case setup slack is -6.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.311            -502.494 clk  " "   -6.311            -502.494 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.047            -153.002 current_state.S_IDLE  " "   -6.047            -153.002 current_state.S_IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.037              -7.986 button_debouncer:\\debouncers_player:0:debouncer_inst\|q1  " "   -4.037              -7.986 button_debouncer:\\debouncers_player:0:debouncer_inst\|q1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759184213861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.248 " "Worst-case hold slack is 0.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 clk  " "    0.248               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.005               0.000 current_state.S_IDLE  " "    1.005               0.000 current_state.S_IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.015               0.000 button_debouncer:\\debouncers_player:0:debouncer_inst\|q1  " "    2.015               0.000 button_debouncer:\\debouncers_player:0:debouncer_inst\|q1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759184213863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.609 " "Worst-case recovery slack is -1.609" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.609             -50.764 clk  " "   -1.609             -50.764 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759184213864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.438 " "Worst-case removal slack is 0.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 clk  " "    0.438               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759184213864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -127.500 clk  " "   -0.538            -127.500 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 current_state.S_IDLE  " "    0.309               0.000 current_state.S_IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 button_debouncer:\\debouncers_player:0:debouncer_inst\|q1  " "    0.385               0.000 button_debouncer:\\debouncers_player:0:debouncer_inst\|q1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184213865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759184213865 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1759184213874 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1759184213981 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1759184214637 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759184214711 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1759184214714 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1759184214714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.446 " "Worst-case setup slack is -3.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.446            -197.253 clk  " "   -3.446            -197.253 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.362             -59.042 current_state.S_IDLE  " "   -2.362             -59.042 current_state.S_IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.192              -2.237 button_debouncer:\\debouncers_player:0:debouncer_inst\|q1  " "   -1.192              -2.237 button_debouncer:\\debouncers_player:0:debouncer_inst\|q1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759184214714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clk  " "    0.181               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.555               0.000 current_state.S_IDLE  " "    0.555               0.000 current_state.S_IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.935               0.000 button_debouncer:\\debouncers_player:0:debouncer_inst\|q1  " "    0.935               0.000 button_debouncer:\\debouncers_player:0:debouncer_inst\|q1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759184214717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.454 " "Worst-case recovery slack is -1.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.454             -46.194 clk  " "   -1.454             -46.194 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759184214717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.657 " "Worst-case removal slack is 0.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.657               0.000 clk  " "    0.657               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759184214718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.089 " "Worst-case minimum pulse width slack is -0.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.089             -13.381 clk  " "   -0.089             -13.381 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 current_state.S_IDLE  " "    0.355               0.000 current_state.S_IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437               0.000 button_debouncer:\\debouncers_player:0:debouncer_inst\|q1  " "    0.437               0.000 button_debouncer:\\debouncers_player:0:debouncer_inst\|q1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759184214718 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1759184214728 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759184214858 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1759184214860 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1759184214860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.925 " "Worst-case setup slack is -2.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.925            -162.383 clk  " "   -2.925            -162.383 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.022             -51.341 current_state.S_IDLE  " "   -2.022             -51.341 current_state.S_IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.121              -2.137 button_debouncer:\\debouncers_player:0:debouncer_inst\|q1  " "   -1.121              -2.137 button_debouncer:\\debouncers_player:0:debouncer_inst\|q1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759184214861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.171 " "Worst-case hold slack is 0.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 clk  " "    0.171               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.488               0.000 current_state.S_IDLE  " "    0.488               0.000 current_state.S_IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.928               0.000 button_debouncer:\\debouncers_player:0:debouncer_inst\|q1  " "    0.928               0.000 button_debouncer:\\debouncers_player:0:debouncer_inst\|q1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759184214863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.050 " "Worst-case recovery slack is -1.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.050             -33.085 clk  " "   -1.050             -33.085 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759184214864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.413 " "Worst-case removal slack is 0.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 clk  " "    0.413               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759184214865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.092 " "Worst-case minimum pulse width slack is -0.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.092             -13.903 clk  " "   -0.092             -13.903 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 current_state.S_IDLE  " "    0.375               0.000 current_state.S_IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 button_debouncer:\\debouncers_player:0:debouncer_inst\|q1  " "    0.447               0.000 button_debouncer:\\debouncers_player:0:debouncer_inst\|q1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759184214865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759184214865 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1759184215751 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1759184215755 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "808 " "Peak virtual memory: 808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759184215777 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 29 19:16:55 2025 " "Processing ended: Mon Sep 29 19:16:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759184215777 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759184215777 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759184215777 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1759184215777 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1759184216318 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759184216318 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 29 19:16:56 2025 " "Processing started: Mon Sep 29 19:16:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759184216318 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1759184216318 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off reaction_game -c reaction_time " "Command: quartus_eda --read_settings_files=off --write_settings_files=off reaction_game -c reaction_time" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1759184216318 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1759184216727 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "reaction_time.vho /home/alexandre/intelFPGA_lite/20.1/reactionTime/simulation/modelsim/ simulation " "Generated file reaction_time.vho in folder \"/home/alexandre/intelFPGA_lite/20.1/reactionTime/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1759184216883 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "679 " "Peak virtual memory: 679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759184216909 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 29 19:16:56 2025 " "Processing ended: Mon Sep 29 19:16:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759184216909 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759184216909 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759184216909 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1759184216909 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 22 s " "Quartus Prime Full Compilation was successful. 0 errors, 22 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1759184216988 ""}
