Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu May 24 10:21:00 2018
| Host         : DESKTOP-8T38IV2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              25 |           10 |
| No           | Yes                   | No                     |              13 |            6 |
| Yes          | No                    | No                     |               2 |            2 |
| Yes          | No                    | Yes                    |             201 |           51 |
| Yes          | Yes                   | No                     |              11 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+------------------------------------------------------+--------------------------------------+------------------+----------------+
|      Clock Signal     |                     Enable Signal                    |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+-----------------------+------------------------------------------------------+--------------------------------------+------------------+----------------+
|  pixel_clock/CLK_OUT1 |                                                      | u_vga_contoller/HS0                  |                1 |              1 |
|  pixel_clock/CLK_OUT1 |                                                      | u_vga_contoller/VS0                  |                1 |              1 |
|  game_clk_BUFG        | u_game_controller/collision_control/E[0]             |                                      |                4 |              4 |
|  game_clk_BUFG        | u_game_controller/player/player_vect[7]_i_1_n_0      | LED_OBUF[0]                          |                3 |              8 |
|  pixel_clock/CLK_OUT1 |                                                      | u_vga_contoller/hcounter[10]_i_1_n_0 |                4 |             11 |
|  pixel_clock/CLK_OUT1 | u_vga_contoller/eqOp                                 | u_vga_contoller/vcounter[10]_i_1_n_0 |                5 |             11 |
|  pixel_clock/CLK_OUT1 |                                                      | LED_OBUF[0]                          |               10 |             25 |
|  game_clk_BUFG        | u_game_controller/collision_control/lives[0]_i_1_n_0 | LED_OBUF[0]                          |                8 |             32 |
|  game_clk_BUFG        | u_game_controller/collision_control/E[0]             | LED_OBUF[0]                          |               40 |            161 |
+-----------------------+------------------------------------------------------+--------------------------------------+------------------+----------------+


