Job <80668222> is submitted to queue <comp>.
<<Waiting for dispatch ...>>
<<Starting on us01zebu-4587-002.static.us01-p06.synopsys.com>>

                                    ZeBu (R)
                                     zTime

            Version S-2021.09-T-20240508 for linux64 - May 08, 2024 

                    Copyright (c) 2002 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

# zTime zTime_zcui.tcl 

# start time is Tue May 13 18:38:22 2025




# Build Date : May  7 2024 - 21:34:24
# ---------------------------System Context--------------------------- 
# Cpu        30 x bogomips - 5000.00 INTEL(R) XEON(R) GOLD 6548Y+
#            Load: 1.08 2.69 4.47 2/719 2957083
#            Hostname: us01zebu-4587-002   OS: Linux 4.18.0-425.3.1.el8.x86_64
# Memory     Total: 987467 MB Free: 881031 MB
#            Swap space: 104447 MB Free Swap space: 102414 MB
#            VmSize: 216 MB VmPeak: 216 MB
# Disk Space Total: 5000 GB Available: 554 GB Used: 4446 GB
#            Free inodes: 11762840
# Stack                                Soft Limit           Hard Limit  
#            Max stack size            unlimited            unlimited            bytes     
# -------------------------------------------------------------------- 


#   step OPTIONSDB : Started reading options db ./options.db
#   step OPTIONSDB : Default value() overwritten with post_routing_basic for zopt
#   step OPTIONSDB : Completed reading options db ./options.db
### warning in OPTIONSDB [OPTDB01] : Use of the environment variable 'ZEBU_ENABLE_NEW_ZTDB_RB' will be deprecated in a future release, please use 'set_app_var public::ztdb_rb_api 1' in your utf/tcl file.
#   step OPTIONSDB : Default value(false) overwritten with true for ztdb_rb_api
#   step SOURCE : Source file 'gridjob_profiling_parameters.tcl' ...
#   step SOURCE : Source file '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/ztime/zTime_definitions.tcl' ...
#   step SET_HTML_ALIAS_FILTERING_PATTERNS : ^design/socket.*
#   step SET_HTML_ALIAS_FILTERING_PATTERNS : ^zcbsplt_.*
#   step SET_HTML_ALIAS_FILTERING_PATTERNS : ^ztbsplt_.*
#   step SET_HTML_ALIAS_FILTERING_PATTERNS : ^zext_.*
#   step SOURCE : Source file '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/ztime/zTime_from_zcui.tcl' ...
#   step SOURCE : Source gzipped file 'tools/zTime/zPar_timing.zti' ...
#   step KPR_CONFIG : ===== loadKprConfigs =======
#   step SOURCE : Source file '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/ztime/zPar_zTime_eval_params.tcl' ...
#   step SOURCE : Source file '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/ztime/common_eval_params.tcl' ...
#   step SOURCE : Source file '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/ztime/v8_eval_params.tcl' ...
#   step SOURCE : Source file '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/ztime/zs5_config.tcl' ...
#   step clock_config : Setting clock constraint for "driverfrequency" at 10000000Hz.
#   step SOURCE : Source gzipped file 'tools/zTime/clock_dependencies.zti' ...
#   step importZrefInfo : Starting
#   step ZNF PARSER : reading netlist from ZNF file 'tools/zTime/zTime_hierarchy.edf.gz'
#   step importZrefInfo : Done in     elapsed:0.2 s      user:0 s      system:0 s       %cpu:0.00       load:1.08       fm:880922 m      vm:521 m       vm:+7 m      um:136 m       um:+3 m
#   step SOURCE : Source gzipped file 'tools/zTime/zTopBuild_timing.zti' ...
#   step HYDRA : Hydra mode is enabled.
#   step IMPORT : Starting
#   step IMPORT : import use ZEBU_EDIF_TRANSFER
#   step IMPORT : Import asynchronous paths from 'work.Part_0/tools/zTime/global_time.edf.gz'
#   step ZNF PARSER : reading netlist from ZNF file 'work.Part_0/tools/zTime/global_time.edf.gz'
### warning in IMPORT [KTM0560W] : zTime_clock_domain.cds not found
#   step Memories timing paths distribution : 
# +
#   step IMPORT : Done in     elapsed:0.1 s      user:0 s      system:0 s       %cpu:0.00       load:1.08       fm:880917 m      vm:536 m      vm:+15 m      um:138 m       um:+2 m
#   step SOURCE : Source gzipped file 'work.Part_0/tools/zTime/zCoreBuild_timing.zti' ...
#   step SOURCE : Source gzipped file 'work.Part_0/U0_M0_F0/U0_M0_F0.zti' ...
#   step IMPORT : import work.Part_0/U0_M0_F0/U0_M0_F0.db
#   step IMPORT : Using file version
#   step IMPORT : Starting
#   step Load_Graph_Input_DB : Starting
#   step LOAD : using file version: 7
#   step Load_Graph_Input_DB : Done in     elapsed:0.1 s    user:0.1 s      system:0 s      %cpu:88.24       load:1.08       fm:880907 m      vm:536 m       vm:+0 m      um:141 m       um:+3 m
#   step IMPORT : Importing data for fpga: U0_M0_F0.
#   step IMPORT : Import details      is on.
#   step IMPORT : Import clock domain is on.
#   step IMPORT : Import feedbackMcp  is on.
#   step IMPORT : load file work.Part_0/U0_M0_F0/U0_M0_F0.db, import 207 timing arcs, 4 ghost arcs, 0 cd nodes, 40 port nodes, 2 pin nodes

#   step IMPORT : Done in     elapsed:0.1 s    user:0.1 s      system:0 s      %cpu:76.92       load:1.08       fm:880903 m      vm:536 m       vm:+0 m      um:143 m       um:+5 m
#   step SOURCE : Source gzipped file 'work.Part_0/U0_M0_F1/U0_M0_F1.zti' ...
#   step IMPORT : import work.Part_0/U0_M0_F1/U0_M0_F1.db
#   step IMPORT : Using file version
#   step IMPORT : Starting
#   step Load_Graph_Input_DB : Starting
#   step LOAD : using file version: 7
#   step Load_Graph_Input_DB : Done in     elapsed:0.4 s    user:0.1 s      system:0 s      %cpu:29.70       load:1.08       fm:880877 m      vm:536 m       vm:+0 m      um:152 m       um:+9 m
#   step IMPORT : Importing data for fpga: U0_M0_F1.
#   step IMPORT : Import details      is on.
#   step IMPORT : Import clock domain is on.
#   step IMPORT : Import feedbackMcp  is on.
#   step IMPORT : load file work.Part_0/U0_M0_F1/U0_M0_F1.db, import 682 timing arcs, 36 ghost arcs, 0 cd nodes, 40 port nodes, 2 pin nodes

#   step IMPORT : Done in     elapsed:0.4 s    user:0.1 s      system:0 s      %cpu:27.03       load:1.08       fm:880871 m      vm:539 m       vm:+3 m      um:159 m      um:+16 m
source ../utf_generatefiles/zTime_config.tcl
#   step SOURCE : Source file '../utf_generatefiles/zTime_config.tcl' ...
#   step SOURCE : Source file '../utf_generatefiles/new_zTime_config.tcl' ...
### warning in TCL COMMAND [KTM0769W] : Timing analysis command 'set_advanced_asynchronous_set_reset_analysis' is deprecated, use optionsDB variable timing_advanced_async_set_reset_analysis instead.
#   step SOURCE : Source file '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/ztime/ztime_ignored_system_ports.tcl' ...
#   step ANNOTATE : Product type: zs5
#   step ANNOTATE : Socket mode: native
#   step ANNOTATE : Compute delay values of all timing arcs
#   step ANNOTATE : LVDS Delay mode is version2
#   step ANNOTATE : Annotation of 1003 Arcs and 197 Nodes done
#   step FPAG DELAY INFO : No delay to apply on port in timing graph
#   step ANALYSIS : Starting
#   step initializeAnalysis. : Starting
#   step ANALYSIS : Initialize timing analyzer
#   step DBG_MASK : dbgMask:0x1
#   step guaranteeArcOrderForNode. : Starting
#   step guaranteeArcOrderForNode. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:1.08       fm:880872 m      vm:539 m       vm:+0 m      um:159 m       um:+0 m
#   step addClockDomainForFetchMode. : Starting
#   step addClockDomainForFetchMode. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:1.08       fm:880872 m      vm:539 m       vm:+0 m      um:159 m       um:+0 m
#   step resolveMemoryReferences. : Starting
#   step MEMORY : Improved memory timing is enabled.
#   step resolveMemoryReferences. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:1.08       fm:880872 m      vm:539 m       vm:+0 m      um:159 m       um:+0 m
#   step _buildPrimarySet. : Starting
#   step _buildPrimarySet. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:1.08       fm:880872 m      vm:539 m       vm:+0 m      um:159 m       um:+0 m
#   step ANALYSIS : Search combinatorial loops
#   step _searchAndTagLoop. : Starting
#   step _searchAndTagLoop. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:1.08       fm:880872 m      vm:539 m       vm:+0 m      um:159 m       um:+0 m
#   step ANALYSIS : Found 0 combinatorial loop(s)
#   step _sortTopological. : Starting
#   step _sortTopological. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:1.08       fm:880872 m      vm:539 m       vm:+0 m      um:159 m       um:+0 m
#   step ANALYSIS : Identify false paths
#   step handleFalsePath. : Starting
#   step Timing : Executing step  FalsePathFlow
#   step Timing : Executing step ResetFalsePathStep
#   step Timing : Executing step MassageFalsePathStep
#   step Timing : Executing step AddFalsePathToSourceLessNodeStep
#   step Timing : Executing step AddFalsePathToResetOnlyNodeStep
#   step Timing : Executing step ApplyFalsePathSpecToTimingGraphStep
#   step Timing : Executing step PropagateFalsePathTagStep
#   step handleFalsePath. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:1.08       fm:880872 m      vm:539 m       vm:+0 m      um:159 m       um:+0 m
#   step initializeGraph. : Starting
#   step initializeGraph. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:1.08       fm:880872 m      vm:539 m       vm:+0 m      um:159 m       um:+0 m
#   step populateToBackAnnotationDB. : Starting
#   step DELAY MODEL : delay model information provided for 0 arcs
#   step populateToBackAnnotationDB. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:1.08       fm:880872 m      vm:539 m       vm:+0 m      um:159 m       um:+0 m
#   step backAnnotate. : Starting
#   step backAnnotate. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:1.08       fm:880872 m      vm:539 m       vm:+0 m      um:159 m       um:+0 m
#   step ktim_delay_estimation::postProcess. : Starting
#   step ktim_delay_estimation::postProcess. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:1.08       fm:880872 m      vm:539 m       vm:+0 m      um:159 m       um:+0 m
#   step ANALYSIS : Identify primary inputs and outputs
#   step _buildPrimarySet. : Starting
#   step _buildPrimarySet. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:1.08       fm:880872 m      vm:539 m       vm:+0 m      um:159 m       um:+0 m
#   step ANALYSIS : Build topological order
#   step _sortTopological. : Starting
#   step _sortTopological. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:1.08       fm:880872 m      vm:539 m       vm:+0 m      um:159 m       um:+0 m
#   step ANALYSIS : Found 29 inputs and 8 outputs
#   step ANALYSIS : The maximum topological depth is 197
#   step _reverseSortTopological. : Starting
#   step _reverseSortTopological. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:1.08       fm:880872 m      vm:539 m       vm:+0 m      um:159 m       um:+0 m
#   step ANALYSIS : The maximum topological depth is 10
#   step ANALYSIS : Build clock topological order
#   step topologicalSortClockCone. : Starting
#   step topologicalSortClockCone. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:1.08       fm:880872 m      vm:539 m       vm:+0 m      um:159 m       um:+0 m
#   step ANALYSIS : Build data topological order
#   step topologicalSortDataCone. : Starting
#   step topologicalSortDataCone. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:1.08       fm:880872 m      vm:539 m       vm:+0 m      um:159 m       um:+0 m
#   step getPdpGraphEquivalencyChecker. : Starting
#   step getPdpGraphEquivalencyChecker. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:1.08       fm:880872 m      vm:539 m       vm:+0 m      um:159 m       um:+0 m
#   step initializeAnalysis. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:1.08       fm:880872 m      vm:539 m       vm:+0 m      um:159 m       um:+0 m
#   step ANALYSIS : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:1.08       fm:880872 m      vm:539 m       vm:+0 m      um:159 m       um:+0 m
#   step UpdateEquiId2Path : Starting
#   step EquiId2Rtl Init : Init translator with mode RTL_FALLBACK_EDIF, edfMode RETURN_DRIVER_WNAME
#   step UpdateEquiId2Path : Populate for cache size 0 :  preFPGA details count 26 preFPGA count 0 	 postFPGA details 0 postFPGA count 0 	 Common EquiID count 0 
#   step EquiID2Rtl populate : Starting
#   step EquiIDTranslator populate : Starting
#   step Loading NameDB : Starting
#   step Loading NameDB : Done in    elapsed:0.15 s    user:0.2 s    system:0.2 s      %cpu:28.30       load:1.08       fm:880820 m      vm:583 m      vm:+44 m      um:190 m      um:+31 m
#   step Loading MuDB : Starting
#   step Loading Properties : Starting
#   step Loading Properties : Done in     elapsed:0.1 s    user:0.1 s      system:0 s     %cpu:103.45       load:1.08       fm:880818 m      vm:583 m       vm:+0 m      um:190 m       um:+0 m
#   step Loading EquiID2Master : Starting
#   step Loading EquiID2Master : Done in     elapsed:0.1 s    user:0.1 s      system:0 s      %cpu:62.50       load:1.08       fm:880810 m     vm:1197 m     vm:+614 m      um:198 m       um:+8 m
#   step Loading MuDB : Done in     elapsed:0.2 s    user:0.3 s      system:0 s     %cpu:113.92       load:1.08       fm:880810 m     vm:1205 m     vm:+622 m      um:198 m       um:+8 m
#   step RTL-name resolution : Starting
#   step RTL-name resolution : Done in    elapsed:0.20 s    user:0.1 s      system:0 s       %cpu:4.94       load:1.08       fm:880765 m     vm:1211 m       vm:+6 m      um:208 m      um:+10 m
#   step Loading beEid2hierPath : Starting
#   step Loading BeEquiID2HierPath : Starting
#   step Loading BeEquiID2HierPath : Done in     elapsed:0.3 s      user:0 s    system:0.1 s      %cpu:34.88       load:1.08       fm:880756 m     vm:1214 m       vm:+3 m      um:213 m       um:+5 m
#   step Loading beEid2hierPath : Done in     elapsed:0.3 s      user:0 s    system:0.1 s      %cpu:34.88       load:1.08       fm:880756 m     vm:1214 m       vm:+3 m      um:213 m       um:+5 m
#   step Loading EquiID2Label : Starting
#   step Loading EquiID2Label : Starting
#   step Loading EquiID2Label : Done in     elapsed:0.1 s      user:0 s      system:0 s       %cpu:0.00       load:1.08       fm:880753 m     vm:1214 m       vm:+0 m      um:215 m       um:+0 m
#   step Loading EquiID2Label : Done in     elapsed:0.1 s      user:0 s      system:0 s       %cpu:0.00       load:1.08       fm:880753 m     vm:1214 m       vm:+0 m      um:215 m       um:+0 m
#   step Loading 'eid2names.bin' : Starting
#   step Loading 'eid2names.bin' : Done in     elapsed:0.7 s    user:0.3 s    system:0.1 s      %cpu:61.54       load:1.08       fm:880713 m     vm:1471 m     vm:+257 m      um:243 m      um:+28 m
#   step Loading 'hierview.edf.gz' : Starting
#   step Loading 'hierview.edf.gz' : Done in    elapsed:0.42 s    user:0.1 s    system:0.1 s       %cpu:4.76       load:1.08       fm:880701 m     vm:1471 m       vm:+0 m      um:246 m       um:+3 m
#   step EquiIDTranslator populate : Done in    elapsed:0.90 s   user:0.10 s    system:0.6 s      %cpu:17.87       load:1.08       fm:880701 m     vm:1471 m     vm:+932 m      um:246 m      um:+87 m
#   step EquiID2Rtl populate : Done in    elapsed:0.90 s   user:0.11 s    system:0.6 s      %cpu:18.95       load:1.08       fm:880701 m     vm:1464 m     vm:+925 m      um:239 m      um:+80 m
#   step UpdateEquiId2Path : Done in    elapsed:0.93 s   user:0.11 s    system:0.6 s      %cpu:18.21       load:1.08       fm:880701 m     vm:1464 m     vm:+925 m      um:239 m      um:+80 m
#   step REPORT : Report output asynchronous set/reset paths statistics
#   step Build output paths : Starting
#   step ANALYSIS : Find worst path for each output filter
#   step Build output paths : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:1.08       fm:880701 m     vm:1464 m       vm:+0 m      um:239 m       um:+0 m
#   step REPORT : +-------------------------------------------------------------------------------+
#   step REPORT : +-------------------------------------------------------------------------------+

#   step REPORT : Report output filter paths statistics
#   step REPORT : No inter-fpga filter path found, can't report anything
### warning in DRIVE OUT FILTER PATHS [KTM0856W] : drive_out_filter_paths is deprecated in fetch mode plus zCoreTiming flow
#   step Build output paths : Starting
#   step Build output paths : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:1.08       fm:880701 m     vm:1464 m       vm:+0 m      um:239 m       um:+0 m
#   step REPORT : +-------------------------------------------------------------------------------+
#   step REPORT :   No inter-fpga clock path found
#   step REPORT : +-------------------------------------------------------------------------------+

#   step DRIVE NETS : Drive all clock nets in file 'clock_nets.dump'

#   step Build output paths : Starting
#   step ANALYSIS : Find worst path for each output ports of the board
#   step ANALYSIS : Given a zdelay (clock skew) of 20 ns
#   step ADVANCED_MCP : MCP advanced method: 1
#   step Loading Equi2Master : Starting
#   step Loading Equi2Master : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:1.08       fm:880701 m     vm:1464 m       vm:+0 m      um:239 m       um:+0 m
#   step Build output paths : Done in     elapsed:0.1 s    user:0.1 s    system:0.1 s     %cpu:206.90       load:1.08       fm:880701 m     vm:1464 m       vm:+0 m      um:239 m       um:+0 m
#   step REPORT : +-------------------------------------------------------------------------------+
#   step REPORT :   Max pessimistic delay (clock skew + routing data) is : 183 ns
#   step REPORT :   Critical routing data path delay : 183 ns
#   step REPORT :   . Constant part    : 173 ns
#   step REPORT :   . Multiplexed part : 10 ns
#   step REPORT :  Critical path involve following memorie(s) : 
#   step REPORT :     U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_data_ram.u_ic_data_ram.mem_r
#   step REPORT :   Xclock frequency is : 1000 MHz
#   step REPORT :   Longest memory latency is : 164 ns
#   step REPORT :   The theoretical frequency using default settings is 5486 Khz
#   step REPORT : +-------------------------------------------------------------------------------+

#   step DRIVE PATHS : Drive all paths in file 'ztime_out_paths.html' (HTML format)
#   step RTL : RTL NAME IS DISABLED
#   step REPORT : Report FPGA paths statistics
#   step REPORT : Report a maximum of 100 first routing data path(s) 
#   step REPORT : 
# +-------+--------------------+-------+------+---------------------+---------------------------------------------+------------------------------------+------------------------------------+
# | Slack |      Required Time | Delay | Fpga | Clock Domain Source | Clock Domain Target                         |Port Name Source                    |Port Name Target                    |
# +-------+--------------------+-------+------+---------------------+---------------------------------------------+------------------------------------+------------------------------------+
# |   0 ns|183 ns ( 1.0 dvrCk )| 183 ns|     3|0.124764 (posedge)   |DRIVERCLOCK (system)                         |U0_M0_F1.F01_ts_clkbus_out[6]       |U0_M0_F1.F01_ts_clkbus_in[5]        |
# |  24 ns|183 ns ( 1.0 dvrCk )| 159 ns|     3|0.124925 (posedge)   |0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (posedge)|U0_M0_F1.zcbsplt_4615901352719420397|U0_M0_F1.F01_ts_clkbus_in[8]        |
# |  25 ns|183 ns ( 1.0 dvrCk )| 158 ns|     2|0.124764 (posedge)   |DRIVERCLOCK (system)                         |U0_M0_F1.F01_ts_clkbus_out[6]       |U0_M0_F0.F01_ts_clkbus_in[6]        |
# |  35 ns|183 ns ( 1.0 dvrCk )| 148 ns|     2|0.124925 (posedge)   |0.A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (posedge)|U0_M0_F1.zcbsplt_4615901352719420397|U0_M0_F0.zcbsplt_4615901352719420397|
# +-------+--------------------+-------+------+---------------------+---------------------------------------------+------------------------------------+------------------------------------+
#   step REPORT : A total of 4 inter-fpga path(s) displayed

#   step REPORT : Report a maximum of 50 first different delay(s) 
#   step REPORT : +-----------+-----------+-----------+-----------+-----------+
#   step REPORT : | Delay     | Paths     | Max Fpga  | Max Hop   | Max Async |
#   step REPORT : +-----------+-----------+-----------+-----------+-----------+
#   step REPORT : |    183 ns |         1 |         3 |         0 |         1 |
#   step REPORT : |    159 ns |         1 |         3 |         0 |         1 |
#   step REPORT : |    158 ns |         2 |         2 |         0 |         0 |
#   step REPORT : +-----------+-----------+-----------+-----------+-----------+
#   step REPORT : A total of 3 different delay(s) displayed

#   step REPORT : Histogram with a maximum of 50 first different delay(s) 
#   step REPORT : +---------------------+--------------------------------------------------+
#   step REPORT : | Delay               | Paths                                            |
#   step REPORT : +---------------------+--------------------------------------------------+
#   step REPORT : | [  158 ns:  170 ns] |---------------------------------------->        3|
#   step REPORT : | ]  170 ns:  183 ns[ |------------->                                   1|
#   step REPORT : +---------------------+--------------------------------------------------+
#   step REPORT : A total of 3 different delay(s) encountered

#   step DRIVE PATHS : Drive all memory paths in file 'ztime_memory_out_paths.html' (HTML format)
#   step REPORT : +-------------------------------------------------------------------------------+
#   step REPORT :   No inter-fpga filter path found
#   step REPORT :   Max pessimistic delay (clock skew + routing data) is : 183 ns
#   step REPORT :   Critical routing data path delay : 183 ns
#   step REPORT :   . Constant part    : 173 ns
#   step REPORT :   . Multiplexed part : 10 ns
#   step REPORT :  Critical path involve following memorie(s) : 
#   step REPORT :     U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_data_ram.u_ic_data_ram.mem_r
#   step REPORT :   Xclock frequency is : 1000 MHz
#   step REPORT :   Longest memory latency is : 164 ns
#   step REPORT :   No fast waveform captures found
#   step REPORT :   Driver clock frequency is constrained at a maximum of 10000kHz (100ns)
#   step REPORT :   Driver clock frequency is limited by routing data paths : 183ns
#   step REPORT :   The theoretical frequency using default settings and ignoring clock skew is 5486 Khz
#   step REPORT : +-------------------------------------------------------------------------------+

#   step MEMORIES : 
# +--------------------------------------------------------------------------------------------------------------+----+----------------------+----------------+----------------+---------------------------------------------------+
# |                                                                                                          Name|Type|DriverClock Constraint|          Delays|      Properties|                                      Delay Factors|
# +--------------------------------------------------------------------------------------------------------------+----+----------------------+----------------+----------------+---------------------------------------------------+
# |          U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r|DDR4|                 82 ns|sync port: 164ns|Port:1 Width:128|ports factor: 1  driverClock constraint factor: 1  |
# |U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_data_ram.u_ic_data_ram.mem_r|URAM|                  NONE|async port: 80ns| Port:2 Width:80|                                  ports factor: 1  |
# |  U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_tag_ram.u_ic_tag_ram.mem_r|BRAM|                  NONE|async port: 80ns| Port:2 Width:56|                                  ports factor: 1  |
# |    U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_dccm_even.u_DCCM_sram.mem_r|URAM|                  NONE|async port: 71ns| Port:3 Width:40|                                  ports factor: 1  |
# |     U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_dccm_odd.u_DCCM_sram.mem_r|URAM|                  NONE|async port: 71ns| Port:3 Width:40|                                  ports factor: 1  |
# |  U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_iccm0_even.u_iccm0_sram.mem_r|URAM|                  NONE|async port: 71ns| Port:3 Width:40|                                  ports factor: 1  |
# |              U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21800.sqnod2985|BRAM|                  NONE| sync port: 71ns| Port:2 Width:86|                                  ports factor: 1  |
# |              U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21801.sqnod2985|BRAM|                  NONE| sync port: 71ns| Port:2 Width:86|                                  ports factor: 1  |
# |  U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21802.sqnod1818.sqnod845601|BRAM|                  NONE| sync port: 71ns|Port:2 Width:613|                                  ports factor: 1  |
# |         U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_lat_inst.u_mem_bus_lat.i_bdel_mem|BRAM|                  NONE|async port: 40ns|  Port:2 Width:2|                                  ports factor: 1  |
# |         U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_lat_inst.u_mem_bus_lat.i_rdel_mem|BRAM|                  NONE|async port: 40ns|Port:2 Width:131|                                  ports factor: 1  |
# +--------------------------------------------------------------------------------------------------------------+----+----------------------+----------------+----------------+---------------------------------------------------+
#   step MEMORIES : dumping list of memories in zTime_memories.txt
#   step MEMORIES : to generate paths involving memories please launch command : zTiNa $ZEBU_ROOT/etc/ztina/zTiNa_memories[_fpga].tcl
#   step MEMORIES : results of the command will be in ztime_memory_out_paths[_fpga].html
#   step SAVE RUN PARAM : Save max frequency and clock skew time in file 'tools/zTime/des_ztime_pre_fpga.xref'
#   step SAVE RUN PARAM : driverClk.Period = 200 ns (183 ns before rounding)
#   step SAVE RUN PARAM : $driverClk.Frequency = 5000 kHz (5486 kHz before rounding)
#   step Dump Clock Relationship Graph : Starting
#   step Dump Clock Relationship Graph : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:1.08       fm:880685 m     vm:1464 m       vm:+0 m      um:239 m       um:+0 m
#   step DRIVE HTML : Drive index in file 'zTime.html'
#   step REPORT : 
# +-----------------------------------+-----------------------------------------------------+------------+------------------+
# |                Area               |                       Timing Switch                 |     Tool   |      Status      |
# +-----------------------------------+-----------------------------------------------------+------------+------------------+
# |Back annotation                    |    timing_analysis -post_fpga BACK_ANNOTATED        |zTime       |     Activated    |
# +-----------------------------------+-----------------------------------------------------+------------+------------------+
# |Set and reset asynchronous handling|    timing -analyze ZFILTER_ASYNC_SET_RESET_PATH     |zCoreBuild  |     Activated    |
# |                                   |timing -analyze NO_ZFILTER_DISABLE_ASYNCSR_DATAPATH  |zCoreBuild  |     Activated    |
# |                                   |    clock_localization -stop_at_async_set_reset = no |zTopBuild   |     Activated    |
# +-----------------------------------+-----------------------------------------------------+------------+------------------+
# |Transparent latch on clock path    |    timing -analyze ZFILTER_LATCH_PATH               |zCoreBuild  |   Not Activated  |
# |                                   |    clock_localization -stop_at_latch_input = no     |zTopBuild   |   Not Activated  |
# +-----------------------------------+-----------------------------------------------------+------------+------------------+
# |Memories handling                  |    zmem_clock_domain_instrument                     |zTopBuild   |     Activated    |
# |                                   |    improvedMemoryTiming                             |zPar        |     Activated    |
# +-----------------------------------+-----------------------------------------------------+------------+------------------+
### warning in MEMORY PATH REPORT [KTM0857W] : dump_csv_memory_path_report is deprecated in zCoreTiming flow
#   step ZTIME : Display timing arcs distribution 
#   step NODE STATS : 160 ports, 0 memories, 0 clockgens, 0 msgports, 0 logicals, 33 clock_domains, 4 pins, 0 joins
#   step ARC STATS : 40 f2s, 40 s2f, 40 s2s_ext, 0 s2s_int
#   step ARC STATS : 130 f2f, 0 f2i (msg: 0, gen: 0, mem: 0, join: 0, logical: 0), 0 i2f (msg: 0, gen: 0, mem: 0, join: 0, logical: 0)
#   step ARC STATS : 2 i2i, (gen->gen: 0, gen->mem: 0, gen->msg: 0, gen->join: 0, mem->gen: 0, mem->mem: 0, mem->msg: 0, mem->join: 0, msg->gen: 0, msg->mem: 0, msg->msg: 0, msg->join: 0, join->gen: 0, join->mem: 0, join->msg: 0, join->join: 0)
#   step ARC STATS : 0 i2i_ext, 0 if2if, 0 if2h, 72 f2cd, 675 cd2f, 0 cd2cd, 2 cd2pin, 2 pin2cd, 0 pin2f, 0 f2pin

#   exec summary :    5 warnings,    0 syntax errors,    0 fatal errors,    0 internal errors
#   exec summary : user 0m0.230s, sys 0m0.172s
#   exec summary : Total memory: 1499508 kB - RSS memory: 245756 kB - Data memory: 1072092 kB
#   exec summary : Successful execution

# end time is Tue May 13 18:38:25 2025
command exit code is '0'
