COMPANY : CODETECH IT SOLUTION
NAME : KADAM NIKITA
INTERN ID : CT08OEK
DOMAIN : VLSI
DURATION : 4 WEEKS
MENTOR : SRAVANI
START DATE : 20 JANUARY 2025
END DATE : 20 FEBRUARY 2025 
DESCRIPTION :
Step 1: Define the Purpose and Characteristics
A typical RAM module in Verilog will have the following features:

Read and Write operations
Address bus: The address bus selects which memory location to read from or write to.

Step 2: Define Inputs and Outputs
Inputs:
Address: The address of the memory location to be read or written. This is typically a binary value (e.g., 8-bit, 16-bit, or 32-bit, depending on memory size).
Data_in: The data to be written to the memory (usually a 32-bit value).
