Release 14.2 - xst P.28xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> 
Reading design: top_level_test_osc.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_level_test_osc.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_level_test_osc"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : top_level_test_osc
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ksnieck/Dropbox/Projects/fpgasynth/nexys2/I2S_cntrl.vhd" in Library work.
Architecture rtl of Entity i2s_cntrl is up to date.
Compiling vhdl file "/home/ksnieck/Dropbox/Projects/fpgasynth/nexys2/test_osc.vhd" in Library work.
Entity <test_osc> compiled.
Entity <test_osc> (Architecture <rtl>) compiled.
Compiling vhdl file "/home/ksnieck/Dropbox/Projects/fpgasynth/nexys2/top_level_test_osc.vhd" in Library work.
Architecture rtl of Entity top_level_test_osc is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top_level_test_osc> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <I2S_cntrl> in library <work> (architecture <RTL>) with generics.
	lrck_div = 256
	mclk_accum_inc = 16106
	samp_width = 16

Analyzing hierarchy for entity <test_osc> in library <work> (architecture <RTL>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top_level_test_osc> in library <work> (Architecture <rtl>).
Entity <top_level_test_osc> analyzed. Unit <top_level_test_osc> generated.

Analyzing generic Entity <I2S_cntrl> in library <work> (Architecture <RTL>).
	lrck_div = 256
	mclk_accum_inc = 16106
	samp_width = 16
INFO:Xst:1432 - Contents of array <ldin_d> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <ldin_d> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <rdin_d> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <rdin_d> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:2679 - Register <sclk_d> in unit <I2S_cntrl> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <I2S_cntrl> analyzed. Unit <I2S_cntrl> generated.

Analyzing Entity <test_osc> in library <work> (Architecture <RTL>).
Entity <test_osc> analyzed. Unit <test_osc> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <I2S_cntrl>.
    Related source file is "/home/ksnieck/Dropbox/Projects/fpgasynth/nexys2/I2S_cntrl.vhd".
WARNING:Xst:646 - Signal <sclk_d> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <sdout>.
    Found 1-bit register for signal <sclk>.
    Found 1-bit register for signal <mclk>.
    Found 1-bit register for signal <lrck>.
    Found 1-bit 16-to-1 multiplexer for signal <$varindex0000> created at line 162.
    Found 1-bit 16-to-1 multiplexer for signal <$varindex0001> created at line 164.
    Found 6-bit register for signal <bit_cntr>.
    Found 16-bit comparator greatequal for signal <bit_cntr$cmp_ge0000> created at line 119.
    Found 6-bit comparator greatequal for signal <bit_cntr$cmp_ge0001> created at line 173.
    Found 9-bit comparator greater for signal <bit_cntr$cmp_gt0000> created at line 153.
    Found 9-bit comparator lessequal for signal <bit_cntr$cmp_le0000> created at line 153.
    Found 9-bit comparator less for signal <bit_cntr$cmp_lt0000> created at line 128.
    Found 6-bit comparator less for signal <bit_cntr$cmp_lt0001> created at line 173.
    Found 5-bit subtractor for signal <bit_cntr$sub0000> created at line 175.
    Found 16-bit register for signal <ldin_d>.
    Found 9-bit up counter for signal <lrck_accum>.
    Found 9-bit comparator greatequal for signal <lrck_accum$cmp_ge0000> created at line 128.
    Found 1-bit register for signal <lrck_d>.
    Found 16-bit up accumulator for signal <mclk_accum>.
    Found 16-bit register for signal <mclk_accum_d>.
    Found 1-bit register for signal <mclk_d>.
    Found 16-bit comparator less for signal <mclk_d$cmp_lt0000> created at line 119.
    Found 16-bit register for signal <rdin_d>.
    Found 9-bit up counter for signal <sclk_accum>.
    Found 6-bit comparator greater for signal <sdout$cmp_gt0000> created at line 160.
    Found 6-bit comparator less for signal <sdout$cmp_lt0000> created at line 160.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Accumulator(s).
	inferred  60 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  10 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <I2S_cntrl> synthesized.


Synthesizing Unit <test_osc>.
    Related source file is "/home/ksnieck/Dropbox/Projects/fpgasynth/nexys2/test_osc.vhd".
    Found 16-bit register for signal <dout>.
    Found 16-bit register for signal <dout_d>.
    Found 16-bit adder for signal <dout_d$addsub0000> created at line 47.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <test_osc> synthesized.


Synthesizing Unit <top_level_test_osc>.
    Related source file is "/home/ksnieck/Dropbox/Projects/fpgasynth/nexys2/top_level_test_osc.vhd".
WARNING:Xst:1306 - Output <disp> is never assigned.
WARNING:Xst:647 - Input <btn<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <vga> is never assigned.
WARNING:Xst:647 - Input <rx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <tx> is never assigned.
Unit <top_level_test_osc> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 1
 5-bit subtractor                                      : 1
# Counters                                             : 2
 9-bit up counter                                      : 2
# Accumulators                                         : 1
 16-bit up accumulator                                 : 1
# Registers                                            : 12
 1-bit register                                        : 6
 16-bit register                                       : 5
 6-bit register                                        : 1
# Comparators                                          : 10
 16-bit comparator greatequal                          : 1
 16-bit comparator less                                : 1
 6-bit comparator greatequal                           : 1
 6-bit comparator greater                              : 1
 6-bit comparator less                                 : 2
 9-bit comparator greatequal                           : 1
 9-bit comparator greater                              : 1
 9-bit comparator less                                 : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 2
 1-bit 16-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 1
 5-bit subtractor                                      : 1
# Counters                                             : 2
 9-bit up counter                                      : 2
# Accumulators                                         : 1
 16-bit up accumulator                                 : 1
# Registers                                            : 92
 Flip-Flops                                            : 92
# Comparators                                          : 10
 16-bit comparator greatequal                          : 1
 16-bit comparator less                                : 1
 6-bit comparator greatequal                           : 1
 6-bit comparator greater                              : 1
 6-bit comparator less                                 : 2
 9-bit comparator greatequal                           : 1
 9-bit comparator greater                              : 1
 9-bit comparator less                                 : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 2
 1-bit 16-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <ldin_d_12> in Unit <I2S_cntrl> is equivalent to the following FF/Latch, which will be removed : <rdin_d_12> 
INFO:Xst:2261 - The FF/Latch <ldin_d_6> in Unit <I2S_cntrl> is equivalent to the following FF/Latch, which will be removed : <rdin_d_6> 
INFO:Xst:2261 - The FF/Latch <ldin_d_1> in Unit <I2S_cntrl> is equivalent to the following FF/Latch, which will be removed : <rdin_d_1> 
INFO:Xst:2261 - The FF/Latch <ldin_d_11> in Unit <I2S_cntrl> is equivalent to the following FF/Latch, which will be removed : <rdin_d_11> 
INFO:Xst:2261 - The FF/Latch <ldin_d_5> in Unit <I2S_cntrl> is equivalent to the following FF/Latch, which will be removed : <rdin_d_5> 
INFO:Xst:2261 - The FF/Latch <ldin_d_0> in Unit <I2S_cntrl> is equivalent to the following FF/Latch, which will be removed : <rdin_d_0> 
INFO:Xst:2261 - The FF/Latch <ldin_d_15> in Unit <I2S_cntrl> is equivalent to the following FF/Latch, which will be removed : <rdin_d_15> 
INFO:Xst:2261 - The FF/Latch <ldin_d_10> in Unit <I2S_cntrl> is equivalent to the following FF/Latch, which will be removed : <rdin_d_10> 
INFO:Xst:2261 - The FF/Latch <ldin_d_9> in Unit <I2S_cntrl> is equivalent to the following FF/Latch, which will be removed : <rdin_d_9> 
INFO:Xst:2261 - The FF/Latch <ldin_d_4> in Unit <I2S_cntrl> is equivalent to the following FF/Latch, which will be removed : <rdin_d_4> 
INFO:Xst:2261 - The FF/Latch <ldin_d_14> in Unit <I2S_cntrl> is equivalent to the following FF/Latch, which will be removed : <rdin_d_14> 
INFO:Xst:2261 - The FF/Latch <ldin_d_8> in Unit <I2S_cntrl> is equivalent to the following FF/Latch, which will be removed : <rdin_d_8> 
INFO:Xst:2261 - The FF/Latch <ldin_d_3> in Unit <I2S_cntrl> is equivalent to the following FF/Latch, which will be removed : <rdin_d_3> 
INFO:Xst:2261 - The FF/Latch <ldin_d_13> in Unit <I2S_cntrl> is equivalent to the following FF/Latch, which will be removed : <rdin_d_13> 
INFO:Xst:2261 - The FF/Latch <ldin_d_7> in Unit <I2S_cntrl> is equivalent to the following FF/Latch, which will be removed : <rdin_d_7> 
INFO:Xst:2261 - The FF/Latch <ldin_d_2> in Unit <I2S_cntrl> is equivalent to the following FF/Latch, which will be removed : <rdin_d_2> 
WARNING:Xst:1710 - FF/Latch <mclk_accum_0> (without init value) has a constant value of 0 in block <I2S_cntrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mclk_accum_1> (without init value) has a constant value of 0 in block <I2S_cntrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mclk_accum_d_0> (without init value) has a constant value of 0 in block <I2S_cntrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mclk_accum_d_1> (without init value) has a constant value of 0 in block <I2S_cntrl>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <top_level_test_osc> ...

Optimizing unit <I2S_cntrl> ...

Optimizing unit <test_osc> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_level_test_osc, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 106
 Flip-Flops                                            : 106

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top_level_test_osc.ngr
Top Level Output File Name         : top_level_test_osc
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 51

Cell Usage :
# BELS                             : 257
#      GND                         : 1
#      INV                         : 15
#      LUT1                        : 28
#      LUT2                        : 34
#      LUT3                        : 38
#      LUT3_L                      : 1
#      LUT4                        : 17
#      LUT4_D                      : 2
#      MUXCY                       : 58
#      MUXF5                       : 8
#      MUXF6                       : 4
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 48
# FlipFlops/Latches                : 106
#      FD                          : 31
#      FDR                         : 29
#      FDRE                        : 46
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 9
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       93  out of   4656     1%  
 Number of Slice Flip Flops:            106  out of   9312     1%  
 Number of 4 input LUTs:                135  out of   9312     1%  
 Number of IOs:                          51
 Number of bonded IOBs:                  22  out of    232     9%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 74    |
i2s_cntrl1/lrck1                   | BUFG                   | 32    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.464ns (Maximum Frequency: 133.976MHz)
   Minimum input arrival time before clock: 5.967ns
   Maximum output required time after clock: 4.310ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.464ns (frequency: 133.976MHz)
  Total number of paths / destination ports: 3795 / 122
-------------------------------------------------------------------------
Delay:               7.464ns (Levels of Logic = 4)
  Source:            i2s_cntrl1/sclk_accum_5 (FF)
  Destination:       i2s_cntrl1/bit_cntr_5 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: i2s_cntrl1/sclk_accum_5 to i2s_cntrl1/bit_cntr_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.591   0.706  i2s_cntrl1/sclk_accum_5 (i2s_cntrl1/sclk_accum_5)
     LUT4:I0->O            1   0.704   0.455  i2s_cntrl1/sclk_accum_cmp_eq000031 (i2s_cntrl1/sclk_accum_cmp_eq000031)
     LUT4:I2->O           14   0.704   1.035  i2s_cntrl1/sclk_accum_cmp_eq000033 (i2s_cntrl1/sclk_accum_cmp_eq0000)
     LUT3:I2->O            5   0.704   0.637  i2s_cntrl1/bit_cntr_mux0000<0>21 (i2s_cntrl1/N5)
     LUT4:I3->O            6   0.704   0.669  i2s_cntrl1/bit_cntr_not00021 (i2s_cntrl1/bit_cntr_not0002)
     FDRE:CE                   0.555          i2s_cntrl1/bit_cntr_0
    ----------------------------------------
    Total                      7.464ns (3.962ns logic, 3.502ns route)
                                       (53.1% logic, 46.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'i2s_cntrl1/lrck1'
  Clock period: 5.547ns (frequency: 180.278MHz)
  Total number of paths / destination ports: 275 / 33
-------------------------------------------------------------------------
Delay:               5.547ns (Levels of Logic = 17)
  Source:            test_osc1/dout_d_0 (FF)
  Destination:       test_osc1/dout_d_14 (FF)
  Source Clock:      i2s_cntrl1/lrck1 rising
  Destination Clock: i2s_cntrl1/lrck1 rising

  Data Path: test_osc1/dout_d_0 to test_osc1/dout_d_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.591   0.706  test_osc1/dout_d_0 (test_osc1/dout_d_0)
     LUT2:I0->O            1   0.704   0.000  test_osc1/Madd_dout_d_addsub0000_lut<0> (test_osc1/Madd_dout_d_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  test_osc1/Madd_dout_d_addsub0000_cy<0> (test_osc1/Madd_dout_d_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  test_osc1/Madd_dout_d_addsub0000_cy<1> (test_osc1/Madd_dout_d_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  test_osc1/Madd_dout_d_addsub0000_cy<2> (test_osc1/Madd_dout_d_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  test_osc1/Madd_dout_d_addsub0000_cy<3> (test_osc1/Madd_dout_d_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  test_osc1/Madd_dout_d_addsub0000_cy<4> (test_osc1/Madd_dout_d_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  test_osc1/Madd_dout_d_addsub0000_cy<5> (test_osc1/Madd_dout_d_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  test_osc1/Madd_dout_d_addsub0000_cy<6> (test_osc1/Madd_dout_d_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  test_osc1/Madd_dout_d_addsub0000_cy<7> (test_osc1/Madd_dout_d_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  test_osc1/Madd_dout_d_addsub0000_cy<8> (test_osc1/Madd_dout_d_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  test_osc1/Madd_dout_d_addsub0000_cy<9> (test_osc1/Madd_dout_d_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  test_osc1/Madd_dout_d_addsub0000_cy<10> (test_osc1/Madd_dout_d_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  test_osc1/Madd_dout_d_addsub0000_cy<11> (test_osc1/Madd_dout_d_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  test_osc1/Madd_dout_d_addsub0000_cy<12> (test_osc1/Madd_dout_d_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  test_osc1/Madd_dout_d_addsub0000_cy<13> (test_osc1/Madd_dout_d_addsub0000_cy<13>)
     XORCY:CI->O           1   0.804   0.499  test_osc1/Madd_dout_d_addsub0000_xor<14> (test_osc1/dout_d_addsub0000<14>)
     LUT3:I1->O            1   0.704   0.000  test_osc1/dout_d_mux0001<14>1 (test_osc1/dout_d_mux0001<14>)
     FD:D                      0.308          test_osc1/dout_d_14
    ----------------------------------------
    Total                      5.547ns (4.342ns logic, 1.205ns route)
                                       (78.3% logic, 21.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 74 / 74
-------------------------------------------------------------------------
Offset:              5.098ns (Levels of Logic = 2)
  Source:            btn<0> (PAD)
  Destination:       i2s_cntrl1/lrck_accum_8 (FF)
  Destination Clock: clk rising

  Data Path: btn<0> to i2s_cntrl1/lrck_accum_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            58   1.218   1.445  btn_0_IBUF (btn_0_IBUF)
     LUT4:I0->O            9   0.704   0.820  i2s_cntrl1/lrck_accum_or00001 (i2s_cntrl1/lrck_accum_or0000)
     FDRE:R                    0.911          i2s_cntrl1/lrck_accum_0
    ----------------------------------------
    Total                      5.098ns (2.833ns logic, 2.265ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i2s_cntrl1/lrck1'
  Total number of paths / destination ports: 100 / 16
-------------------------------------------------------------------------
Offset:              5.967ns (Levels of Logic = 18)
  Source:            sw<0> (PAD)
  Destination:       test_osc1/dout_d_14 (FF)
  Destination Clock: i2s_cntrl1/lrck1 rising

  Data Path: sw<0> to test_osc1/dout_d_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.499  sw_0_IBUF (sw_0_IBUF)
     LUT2:I1->O            1   0.704   0.000  test_osc1/Madd_dout_d_addsub0000_lut<0> (test_osc1/Madd_dout_d_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  test_osc1/Madd_dout_d_addsub0000_cy<0> (test_osc1/Madd_dout_d_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  test_osc1/Madd_dout_d_addsub0000_cy<1> (test_osc1/Madd_dout_d_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  test_osc1/Madd_dout_d_addsub0000_cy<2> (test_osc1/Madd_dout_d_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  test_osc1/Madd_dout_d_addsub0000_cy<3> (test_osc1/Madd_dout_d_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  test_osc1/Madd_dout_d_addsub0000_cy<4> (test_osc1/Madd_dout_d_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  test_osc1/Madd_dout_d_addsub0000_cy<5> (test_osc1/Madd_dout_d_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  test_osc1/Madd_dout_d_addsub0000_cy<6> (test_osc1/Madd_dout_d_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  test_osc1/Madd_dout_d_addsub0000_cy<7> (test_osc1/Madd_dout_d_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  test_osc1/Madd_dout_d_addsub0000_cy<8> (test_osc1/Madd_dout_d_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  test_osc1/Madd_dout_d_addsub0000_cy<9> (test_osc1/Madd_dout_d_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  test_osc1/Madd_dout_d_addsub0000_cy<10> (test_osc1/Madd_dout_d_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  test_osc1/Madd_dout_d_addsub0000_cy<11> (test_osc1/Madd_dout_d_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  test_osc1/Madd_dout_d_addsub0000_cy<12> (test_osc1/Madd_dout_d_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  test_osc1/Madd_dout_d_addsub0000_cy<13> (test_osc1/Madd_dout_d_addsub0000_cy<13>)
     XORCY:CI->O           1   0.804   0.499  test_osc1/Madd_dout_d_addsub0000_xor<14> (test_osc1/dout_d_addsub0000<14>)
     LUT3:I1->O            1   0.704   0.000  test_osc1/dout_d_mux0001<14>1 (test_osc1/dout_d_mux0001<14>)
     FD:D                      0.308          test_osc1/dout_d_14
    ----------------------------------------
    Total                      5.967ns (4.969ns logic, 0.998ns route)
                                       (83.3% logic, 16.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            i2s_cntrl1/lrck (FF)
  Destination:       ja3 (PAD)
  Source Clock:      clk rising

  Data Path: i2s_cntrl1/lrck to ja3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.591   0.447  i2s_cntrl1/lrck (i2s_cntrl1/lrck1)
     OBUF:I->O                 3.272          ja3_OBUF (ja3)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i2s_cntrl1/lrck1'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            test_osc1/dout_15 (FF)
  Destination:       led<7> (PAD)
  Source Clock:      i2s_cntrl1/lrck1 rising

  Data Path: test_osc1/dout_15 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  test_osc1/dout_15 (test_osc1/dout_15)
     OBUF:I->O                 3.272          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 14.22 secs
 
--> 


Total memory usage is 614388 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :   21 (   0 filtered)

