HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:CD3FF
Implementation;Synthesis|| MT530 ||@W:Found inferred clock CD3FF|Aclk which controls 5 sequential elements including synchronizer.sync. This clock has no specified timing constraint which may adversely impact design performance. ||CD3FF.srr(110);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw8\problem1_a\synthesis\CD3FF.srr'/linenumber/110||synchronizer.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemi_prj\hw8\problem1_a\hdl\synchronizer.v'/linenumber/24
Implementation;Synthesis|| MT530 ||@W:Found inferred clock CD3FF|Bclk which controls 2 sequential elements including synchronizer.S1. This clock has no specified timing constraint which may adversely impact design performance. ||CD3FF.srr(111);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw8\problem1_a\synthesis\CD3FF.srr'/linenumber/111||synchronizer.v(10);liberoaction://cross_probe/hdl/file/'c:\microsemi_prj\hw8\problem1_a\hdl\synchronizer.v'/linenumber/10
Implementation;Synthesis|| MT420 ||@W:Found inferred clock CD3FF|Aclk with period 10.00ns. Please declare a user-defined clock on object "p:Aclk"||CD3FF.srr(237);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw8\problem1_a\synthesis\CD3FF.srr'/linenumber/237||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock CD3FF|Bclk with period 10.00ns. Please declare a user-defined clock on object "p:Bclk"||CD3FF.srr(238);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw8\problem1_a\synthesis\CD3FF.srr'/linenumber/238||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||CD3FF.srr(254);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw8\problem1_a\synthesis\CD3FF.srr'/linenumber/254||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||CD3FF.srr(256);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw8\problem1_a\synthesis\CD3FF.srr'/linenumber/256||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||CD3FF.srr(272);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw8\problem1_a\synthesis\CD3FF.srr'/linenumber/272||null;null
Implementation;Compile;RootName:CD3FF
Implementation;Compile||(null)||Please refer to the log file for details about 1 Info(s)||CD3FF_compile_log.rpt;liberoaction://open_report/file/CD3FF_compile_log.rpt||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98304003||Info: I/O Bank Assigner detected (1) out of (6) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:CD3FF
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||CD3FF_placeroute_log.rpt;liberoaction://open_report/file/CD3FF_placeroute_log.rpt||(null);(null)
