# Data is all you need:  Finetuning LLMs for Chip Design via an Automated design-data augmentation framework

## Overview

- Verilog AST Based Augmentation
- Verilog Auto Splitting
- EDA Tool Script Data Augmentation
- LLM for Verilog Automatic benchmark Tool

Use mkdocs in docs folder for more information.

## Prerequist

- antlr4
- python


## Team Members

Authors: Kaiyan Chang, Kun Wang, Nan Yang, Ying Wang*(Corresponding Author, Advisor), Dantong Jin, Wenlong Zhu, Zhirong Chen, Cangyuan Li, Hao Yan, Yunhao Zhou, Zhuoliang Zhao, Yuan Cheng, Yudong Pan, Yiqi Liu, Mengdi Wang, Shengwen Liang, yinhe han, Huawei Li and Xiaowei Li

Affiliate: Institute of Computing Technology, Chinese Academy of Science

**Nan Yang** is responsible for antlr for data augmentation tool repo.

**Kun Wang** is responsible for LLM repo, his personal page is [Personal Page](https://github.com/fireceW).

**Wenlong Zhu** is responsible for verilog repair data augmentation repo.

**Yunhao Zhou** is responsible for automatic benchmark tool repo.







## Reference
```bibtex
@misc{chang2024chipgptft,
  title = {Data is all you need:  Finetuning LLMs for Chip Design via an Automated design-data augmentation framework},
  author = {Kaiyan Chang and Kun Wang and Nan Yang and Ying Wang and Dantong Jin and Wenlong Zhu and Zhirong Chen and Cangyuan Li and Hao Yan and Yunhao Zhou and Zhuoliang Zhao and Yuan Cheng and Yudong Pan and Yiqi Liu and Mengdi Wang and Shengwen Liang and yinhe han and Huawei Li and Xiaowei Li},
  booktitle = {61th Design Automation Conference (DAC)},
  year = {2024},
  url = {}
}
```

Submit this work to DAC by 2023-11-21, initial public offering of this work is at 2024-3-31.
