/*
 * QEMU model of Liverpool's IH device.
 *
 * Copyright (c) 2017-2018 Alexandro Sanchez Bach
 *
 * This library is free software; you can redistribute it and/or
 * modify it under the terms of the GNU Lesser General Public
 * License as published by the Free Software Foundation; either
 * version 2 of the License, or (at your option) any later version.
 *
 * This library is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * Lesser General Public License for more details.
 *
 * You should have received a copy of the GNU Lesser General Public
 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
 */

#ifndef HW_PS4_LIVERPOOL_GC_IH_H
#define HW_PS4_LIVERPOOL_GC_IH_H

#include "qemu/osdep.h"
#include "qemu/thread.h"

// IV SRC identifiers
#define IV_SRCID_DCE_CRTC0               0x01  // 1
#define IV_SRCID_DCE_CRTC1               0x02  // 2
#define IV_SRCID_DCE_CRTC2               0x03  // 3
#define IV_SRCID_DCE_CRTC3               0x04  // 4
#define IV_SRCID_DCE_CRTC4               0x05  // 5
#define IV_SRCID_DCE_CRTC5               0x06  // 6
#define IV_SRCID_DCE_DCP0_VUPDATE        0x07  // 7
#define IV_SRCID_DCE_DCP0_PFLIP          0x08  // 8
#define IV_SRCID_DCE_DCP1_VUPDATE        0x09  // 9
#define IV_SRCID_DCE_DCP1_PFLIP          0x0A  // 10
#define IV_SRCID_DCE_DCP2_VUPDATE        0x0B  // 11
#define IV_SRCID_DCE_DCP2_PFLIP          0x0C  // 12
#define IV_SRCID_DCE_DCP3_VUPDATE        0x0D  // 13
#define IV_SRCID_DCE_DCP3_PFLIP          0x0E  // 14
#define IV_SRCID_DCE_DCP4_VUPDATE        0x0F  // 15
#define IV_SRCID_DCE_DCP4_PFLIP          0x10  // 16
#define IV_SRCID_DCE_DCP5_VUPDATE        0x11  // 17
#define IV_SRCID_DCE_DCP5_PFLIP          0x12  // 18
#define IV_SRCID_DCE_DCP0_EXT            0x13  // 19
#define IV_SRCID_DCE_DCP1_EXT            0x14  // 20
#define IV_SRCID_DCE_DCP2_EXT            0x15  // 21
#define IV_SRCID_DCE_DCP3_EXT            0x16  // 22
#define IV_SRCID_DCE_DCP4_EXT            0x17  // 23
#define IV_SRCID_DCE_DCP5_EXT            0x18  // 24
#define IV_SRCID_DCE_SCANIN              0x34  // 52
#define IV_SRCID_DCE_SCANIN_ERROR        0x35  // 53
#define IV_SRCID_UVD_TRAP                0x7C  // 124
#define IV_SRCID_GMC_VM_FAULT0           0x92  // 146
#define IV_SRCID_GMC_VM_FAULT1           0x93  // 147
#define IV_SRCID_SAM                     0x98  // 152
#define IV_SRCID_ACP                     0xA2  // 162
#define IV_SRCID_GFX_EOP                 0xB5  // 181
#define IV_SRCID_GFX_PRIV_REG            0xB8  // 184
#define IV_SRCID_GFX_PRIV_INST           0xB9  // 185
#define IV_SRCID_SDMA_TRAP               0xE0  // 224

#define IV_SRCID_UNK0_B4                 0xB4
#define IV_SRCID_UNK0_B7                 0xB7
#define IV_SRCID_UNK0_BC                 0xBC
#define IV_SRCID_UNK0_BD                 0xBD
#define IV_SRCID_UNK2_F0                 0xF0
#define IV_SRCID_UNK2_F3                 0xF3
#define IV_SRCID_UNK2_F5                 0xF5
#define IV_SRCID_UNK3_GUI_IDLE           0xE9
#define IV_SRCID_UNK4_EF                 0xEF

// IV EXT identifiers
#define IV_EXTID_VERTICAL_INTERRUPT0     0x07  // 7
#define IV_EXTID_VERTICAL_INTERRUPT1     0x08  // 8
#define IV_EXTID_VERTICAL_INTERRUPT2     0x09  // 9
#define IV_EXTID_EXT_TIMING_SYNC_LOSS    0x0A  // 10
#define IV_EXTID_EXT_TIMING_SYNC         0x0B  // 11
#define IV_EXTID_EXT_TIMING_SIGNAL       0x0C  // 12

/* forward declarations */
typedef struct gart_state_t gart_state_t;

/* IH State */
typedef struct ih_state_t {
    PCIDevice* dev;
    gart_state_t *gart;
    QemuMutex mutex;

    uint32_t vmid_lut[16];
    uint32_t rb_cntl;
    uint32_t rb_base;
    uint32_t rb_rptr;
    uint32_t rb_wptr;
    union {
        uint64_t rb_wptr_addr;
        struct {
            uint32_t rb_wptr_addr_lo;
            uint32_t rb_wptr_addr_hi;
        };
    };
    uint32_t cntl;               
    uint32_t level_status;  
    union {
        uint32_t status;
        struct {
            uint32_t status_idle                 : 1; // 0x1
            uint32_t status_input_idle           : 1; // 0x2
            uint32_t status_rb_idle              : 1; // 0x4
            uint32_t status_rb_full              : 1; // 0x8
            uint32_t status_rb_full_drain        : 1; // 0x10
            uint32_t status_rb_overflow          : 1; // 0x20
            uint32_t status_mc_wr_idle           : 1; // 0x40
            uint32_t status_mc_wr_stall          : 1; // 0x80
            uint32_t status_mc_wr_clean_pending  : 1; // 0x100
            uint32_t status_mc_wr_clean_stall    : 1; // 0x200
            uint32_t status_bif_interrupt_line   : 1; // 0x400
        };
    };
    uint32_t perfmon_cntl;       
    uint32_t perfcounter0_result;
    uint32_t perfcounter1_result;
    uint32_t advfault_cntl;      
} ih_state_t;

/* IH interface */
void liverpool_gc_ih_init(ih_state_t *s,
    gart_state_t *gart, PCIDevice* dev);
void liverpool_gc_ih_push_iv(ih_state_t *s,
    uint32_t vmid, uint32_t id, uint32_t data);

#endif /* HW_PS4_LIVERPOOL_GC_IH_H */
