Classic Timing Analyzer report for ins_decode
Wed Nov 27 13:48:05 2024
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+-------+-----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From  ; To  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------+-----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 14.818 ns   ; ir[2] ; jmp ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;       ;     ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------+-----+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 14     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+-------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To   ;
+-------+-------------------+-----------------+-------+------+
; N/A   ; None              ; 14.818 ns       ; ir[2] ; jmp  ;
; N/A   ; None              ; 14.344 ns       ; ir[2] ; movi ;
; N/A   ; None              ; 14.229 ns       ; ir[2] ; in1  ;
; N/A   ; None              ; 14.106 ns       ; ir[2] ; jg   ;
; N/A   ; None              ; 14.072 ns       ; ir[2] ; halt ;
; N/A   ; None              ; 13.960 ns       ; ir[2] ; movb ;
; N/A   ; None              ; 13.896 ns       ; ir[2] ; add  ;
; N/A   ; None              ; 13.894 ns       ; ir[2] ; out1 ;
; N/A   ; None              ; 13.801 ns       ; ir[3] ; jmp  ;
; N/A   ; None              ; 13.737 ns       ; en    ; movi ;
; N/A   ; None              ; 13.708 ns       ; ir[2] ; sub  ;
; N/A   ; None              ; 13.635 ns       ; ir[2] ; mova ;
; N/A   ; None              ; 13.622 ns       ; en    ; in1  ;
; N/A   ; None              ; 13.604 ns       ; ir[2] ; movd ;
; N/A   ; None              ; 13.480 ns       ; ir[2] ; movc ;
; N/A   ; None              ; 13.465 ns       ; en    ; halt ;
; N/A   ; None              ; 13.465 ns       ; ir[0] ; jmp  ;
; N/A   ; None              ; 13.413 ns       ; en    ; jmp  ;
; N/A   ; None              ; 13.349 ns       ; ir[1] ; jmp  ;
; N/A   ; None              ; 13.287 ns       ; en    ; out1 ;
; N/A   ; None              ; 13.126 ns       ; ir[3] ; movi ;
; N/A   ; None              ; 13.089 ns       ; ir[3] ; jg   ;
; N/A   ; None              ; 13.038 ns       ; ir[1] ; movi ;
; N/A   ; None              ; 13.011 ns       ; ir[3] ; in1  ;
; N/A   ; None              ; 12.954 ns       ; ir[3] ; movb ;
; N/A   ; None              ; 12.879 ns       ; ir[3] ; add  ;
; N/A   ; None              ; 12.861 ns       ; ir[0] ; jg   ;
; N/A   ; None              ; 12.854 ns       ; ir[3] ; halt ;
; N/A   ; None              ; 12.844 ns       ; ir[1] ; in1  ;
; N/A   ; None              ; 12.780 ns       ; ir[0] ; movb ;
; N/A   ; None              ; 12.766 ns       ; ir[1] ; halt ;
; N/A   ; None              ; 12.692 ns       ; en    ; jg   ;
; N/A   ; None              ; 12.691 ns       ; ir[3] ; sub  ;
; N/A   ; None              ; 12.676 ns       ; ir[3] ; out1 ;
; N/A   ; None              ; 12.629 ns       ; ir[3] ; mova ;
; N/A   ; None              ; 12.628 ns       ; ir[1] ; jg   ;
; N/A   ; None              ; 12.598 ns       ; ir[3] ; movd ;
; N/A   ; None              ; 12.562 ns       ; en    ; movb ;
; N/A   ; None              ; 12.548 ns       ; ir[0] ; add  ;
; N/A   ; None              ; 12.499 ns       ; ir[1] ; out1 ;
; N/A   ; None              ; 12.490 ns       ; ir[1] ; movb ;
; N/A   ; None              ; 12.474 ns       ; ir[3] ; movc ;
; N/A   ; None              ; 12.464 ns       ; ir[0] ; sub  ;
; N/A   ; None              ; 12.439 ns       ; en    ; add  ;
; N/A   ; None              ; 12.422 ns       ; ir[0] ; movd ;
; N/A   ; None              ; 12.406 ns       ; ir[0] ; movi ;
; N/A   ; None              ; 12.366 ns       ; ir[1] ; add  ;
; N/A   ; None              ; 12.343 ns       ; ir[0] ; mova ;
; N/A   ; None              ; 12.282 ns       ; ir[0] ; in1  ;
; N/A   ; None              ; 12.248 ns       ; en    ; mova ;
; N/A   ; None              ; 12.243 ns       ; en    ; sub  ;
; N/A   ; None              ; 12.242 ns       ; en    ; movd ;
; N/A   ; None              ; 12.194 ns       ; ir[0] ; movc ;
; N/A   ; None              ; 12.180 ns       ; ir[1] ; mova ;
; N/A   ; None              ; 12.177 ns       ; ir[0] ; halt ;
; N/A   ; None              ; 12.173 ns       ; ir[1] ; movd ;
; N/A   ; None              ; 12.170 ns       ; ir[1] ; sub  ;
; N/A   ; None              ; 12.124 ns       ; en    ; movc ;
; N/A   ; None              ; 12.054 ns       ; ir[1] ; movc ;
; N/A   ; None              ; 12.006 ns       ; ir[0] ; out1 ;
+-------+-------------------+-----------------+-------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Nov 27 13:48:05 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ins_decode -c ins_decode --timing_analysis_only
Info: Longest tpd from source pin "ir[2]" to destination pin "jmp" is 14.818 ns
    Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_74; Fanout = 3; PIN Node = 'ir[2]'
    Info: 2: + IC(7.190 ns) + CELL(0.370 ns) = 8.525 ns; Loc. = LCCOMB_X1_Y6_N0; Fanout = 4; COMB Node = 'Equal1~0'
    Info: 3: + IC(0.439 ns) + CELL(0.580 ns) = 9.544 ns; Loc. = LCCOMB_X1_Y6_N4; Fanout = 1; COMB Node = 'jmp~3'
    Info: 4: + IC(2.038 ns) + CELL(3.236 ns) = 14.818 ns; Loc. = PIN_134; Fanout = 0; PIN Node = 'jmp'
    Info: Total cell delay = 5.151 ns ( 34.76 % )
    Info: Total interconnect delay = 9.667 ns ( 65.24 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Wed Nov 27 13:48:05 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


