18:12:11 **** Build of configuration Debug for project xrtcpsu_periodic_alarm_interrupt_example_1_system ****
make all 
Generating bif file for the system project
Executing command '::scw::generate_bif -xpfm /home/me/Workspace/Hardware/Vitis/RT_Interrupts/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm -domains standalone_domain -bifpath /home/me/Workspace/Hardware/Vitis/RT_Interrupts/xrtcpsu_periodic_alarm_interrupt_example_1_system/Debug/system.bif' on XSCT
sdcard_gen --xpfm /home/me/Workspace/Hardware/Vitis/RT_Interrupts/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm --sys_config design_1_wrapper --bif /home/me/Workspace/Hardware/Vitis/RT_Interrupts/xrtcpsu_periodic_alarm_interrupt_example_1_system/Debug/system.bif --no_bitstream --elf /home/me/Workspace/Hardware/Vitis/RT_Interrupts/xrtcpsu_periodic_alarm_interrupt_example_1/Debug/xrtcpsu_periodic_alarm_interrupt_example_1.elf,psu_cortexa53_0
Running /tools/Xilinx/Vitis/2021.2/bin/bootgen -arch zynqmp -image /home/me/Workspace/Hardware/Vitis/RT_Interrupts/xrtcpsu_periodic_alarm_interrupt_example_1_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

18:12:16 Build Finished (took 5s.30ms)

