# This script segment is generated automatically by AutoPilot

if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler NN_sparsemux_27_4_32_1_1 BINDTYPE {op} TYPE {sparsemux} IMPL {compactencoding_dontcare}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 13648 \
    name out_img_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_12 \
    op interface \
    ports { out_img_12_address0 { O 13 vector } out_img_12_ce0 { O 1 bit } out_img_12_we0 { O 1 bit } out_img_12_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 13649 \
    name out_img_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_11 \
    op interface \
    ports { out_img_11_address0 { O 13 vector } out_img_11_ce0 { O 1 bit } out_img_11_we0 { O 1 bit } out_img_11_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 13650 \
    name out_img_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_10 \
    op interface \
    ports { out_img_10_address0 { O 13 vector } out_img_10_ce0 { O 1 bit } out_img_10_we0 { O 1 bit } out_img_10_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 13651 \
    name out_img_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_9 \
    op interface \
    ports { out_img_9_address0 { O 13 vector } out_img_9_ce0 { O 1 bit } out_img_9_we0 { O 1 bit } out_img_9_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 13652 \
    name out_img_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_8 \
    op interface \
    ports { out_img_8_address0 { O 13 vector } out_img_8_ce0 { O 1 bit } out_img_8_we0 { O 1 bit } out_img_8_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 13653 \
    name out_img_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_7 \
    op interface \
    ports { out_img_7_address0 { O 13 vector } out_img_7_ce0 { O 1 bit } out_img_7_we0 { O 1 bit } out_img_7_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 13654 \
    name out_img_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_6 \
    op interface \
    ports { out_img_6_address0 { O 13 vector } out_img_6_ce0 { O 1 bit } out_img_6_we0 { O 1 bit } out_img_6_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 13655 \
    name out_img_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_5 \
    op interface \
    ports { out_img_5_address0 { O 13 vector } out_img_5_ce0 { O 1 bit } out_img_5_we0 { O 1 bit } out_img_5_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 13656 \
    name out_img_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_4 \
    op interface \
    ports { out_img_4_address0 { O 13 vector } out_img_4_ce0 { O 1 bit } out_img_4_we0 { O 1 bit } out_img_4_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 13657 \
    name out_img_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_3 \
    op interface \
    ports { out_img_3_address0 { O 13 vector } out_img_3_ce0 { O 1 bit } out_img_3_we0 { O 1 bit } out_img_3_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 13658 \
    name out_img_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_2 \
    op interface \
    ports { out_img_2_address0 { O 13 vector } out_img_2_ce0 { O 1 bit } out_img_2_we0 { O 1 bit } out_img_2_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 13659 \
    name out_img_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_1 \
    op interface \
    ports { out_img_1_address0 { O 13 vector } out_img_1_ce0 { O 1 bit } out_img_1_we0 { O 1 bit } out_img_1_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 13660 \
    name out_img_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_img_0 \
    op interface \
    ports { out_img_0_address0 { O 13 vector } out_img_0_ce0 { O 1 bit } out_img_0_we0 { O 1 bit } out_img_0_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_img_0'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13661 \
    name phi_mul9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_phi_mul9 \
    op interface \
    ports { phi_mul9 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13662 \
    name add1804614_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add1804614_reload \
    op interface \
    ports { add1804614_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13663 \
    name add180_14627_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_14627_reload \
    op interface \
    ports { add180_14627_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13664 \
    name add180_24640_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_24640_reload \
    op interface \
    ports { add180_24640_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13665 \
    name add180_34653_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_34653_reload \
    op interface \
    ports { add180_34653_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13666 \
    name add180_44666_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_44666_reload \
    op interface \
    ports { add180_44666_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13667 \
    name add180_54679_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_54679_reload \
    op interface \
    ports { add180_54679_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13668 \
    name add180_64692_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_64692_reload \
    op interface \
    ports { add180_64692_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13669 \
    name add180_74705_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_74705_reload \
    op interface \
    ports { add180_74705_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13670 \
    name add180_84718_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_84718_reload \
    op interface \
    ports { add180_84718_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13671 \
    name add180_94731_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_94731_reload \
    op interface \
    ports { add180_94731_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13672 \
    name add180_104744_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_104744_reload \
    op interface \
    ports { add180_104744_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13673 \
    name add180_114757_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_114757_reload \
    op interface \
    ports { add180_114757_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13674 \
    name add180_124770_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_124770_reload \
    op interface \
    ports { add180_124770_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13675 \
    name bias_conv3_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias_conv3_load \
    op interface \
    ports { bias_conv3_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13676 \
    name add180_138794615_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_138794615_reload \
    op interface \
    ports { add180_138794615_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13677 \
    name add180_1_14628_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_1_14628_reload \
    op interface \
    ports { add180_1_14628_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13678 \
    name add180_2_14641_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_2_14641_reload \
    op interface \
    ports { add180_2_14641_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13679 \
    name add180_3_14654_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_3_14654_reload \
    op interface \
    ports { add180_3_14654_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13680 \
    name add180_4_14667_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_4_14667_reload \
    op interface \
    ports { add180_4_14667_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13681 \
    name add180_5_14680_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_5_14680_reload \
    op interface \
    ports { add180_5_14680_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13682 \
    name add180_6_14693_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_6_14693_reload \
    op interface \
    ports { add180_6_14693_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13683 \
    name add180_7_14706_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_7_14706_reload \
    op interface \
    ports { add180_7_14706_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13684 \
    name add180_8_14719_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_8_14719_reload \
    op interface \
    ports { add180_8_14719_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13685 \
    name add180_9_14732_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_9_14732_reload \
    op interface \
    ports { add180_9_14732_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13686 \
    name add180_10_14745_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_10_14745_reload \
    op interface \
    ports { add180_10_14745_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13687 \
    name add180_11_14758_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_11_14758_reload \
    op interface \
    ports { add180_11_14758_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13688 \
    name add180_12_14771_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_12_14771_reload \
    op interface \
    ports { add180_12_14771_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13689 \
    name add180_238964616_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_238964616_reload \
    op interface \
    ports { add180_238964616_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13690 \
    name add180_1_24629_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_1_24629_reload \
    op interface \
    ports { add180_1_24629_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13691 \
    name add180_2_24642_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_2_24642_reload \
    op interface \
    ports { add180_2_24642_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13692 \
    name add180_3_24655_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_3_24655_reload \
    op interface \
    ports { add180_3_24655_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13693 \
    name add180_4_24668_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_4_24668_reload \
    op interface \
    ports { add180_4_24668_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13694 \
    name add180_5_24681_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_5_24681_reload \
    op interface \
    ports { add180_5_24681_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13695 \
    name add180_6_24694_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_6_24694_reload \
    op interface \
    ports { add180_6_24694_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13696 \
    name add180_7_24707_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_7_24707_reload \
    op interface \
    ports { add180_7_24707_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13697 \
    name add180_8_24720_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_8_24720_reload \
    op interface \
    ports { add180_8_24720_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13698 \
    name add180_9_24733_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_9_24733_reload \
    op interface \
    ports { add180_9_24733_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13699 \
    name add180_10_24746_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_10_24746_reload \
    op interface \
    ports { add180_10_24746_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13700 \
    name add180_11_24759_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_11_24759_reload \
    op interface \
    ports { add180_11_24759_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13701 \
    name add180_12_24772_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_12_24772_reload \
    op interface \
    ports { add180_12_24772_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13702 \
    name add180_339134617_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_339134617_reload \
    op interface \
    ports { add180_339134617_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13703 \
    name add180_1_34630_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_1_34630_reload \
    op interface \
    ports { add180_1_34630_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13704 \
    name add180_2_34643_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_2_34643_reload \
    op interface \
    ports { add180_2_34643_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13705 \
    name add180_3_34656_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_3_34656_reload \
    op interface \
    ports { add180_3_34656_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13706 \
    name add180_4_34669_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_4_34669_reload \
    op interface \
    ports { add180_4_34669_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13707 \
    name add180_5_34682_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_5_34682_reload \
    op interface \
    ports { add180_5_34682_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13708 \
    name add180_6_34695_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_6_34695_reload \
    op interface \
    ports { add180_6_34695_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13709 \
    name add180_7_34708_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_7_34708_reload \
    op interface \
    ports { add180_7_34708_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13710 \
    name add180_8_34721_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_8_34721_reload \
    op interface \
    ports { add180_8_34721_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13711 \
    name add180_9_34734_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_9_34734_reload \
    op interface \
    ports { add180_9_34734_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13712 \
    name add180_10_34747_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_10_34747_reload \
    op interface \
    ports { add180_10_34747_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13713 \
    name add180_11_34760_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_11_34760_reload \
    op interface \
    ports { add180_11_34760_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13714 \
    name add180_12_34773_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_12_34773_reload \
    op interface \
    ports { add180_12_34773_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13715 \
    name add180_439304618_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_439304618_reload \
    op interface \
    ports { add180_439304618_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13716 \
    name add180_1_44631_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_1_44631_reload \
    op interface \
    ports { add180_1_44631_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13717 \
    name add180_2_44644_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_2_44644_reload \
    op interface \
    ports { add180_2_44644_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13718 \
    name add180_3_44657_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_3_44657_reload \
    op interface \
    ports { add180_3_44657_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13719 \
    name add180_4_44670_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_4_44670_reload \
    op interface \
    ports { add180_4_44670_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13720 \
    name add180_5_44683_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_5_44683_reload \
    op interface \
    ports { add180_5_44683_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13721 \
    name add180_6_44696_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_6_44696_reload \
    op interface \
    ports { add180_6_44696_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13722 \
    name add180_7_44709_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_7_44709_reload \
    op interface \
    ports { add180_7_44709_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13723 \
    name add180_8_44722_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_8_44722_reload \
    op interface \
    ports { add180_8_44722_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13724 \
    name add180_9_44735_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_9_44735_reload \
    op interface \
    ports { add180_9_44735_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13725 \
    name add180_10_44748_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_10_44748_reload \
    op interface \
    ports { add180_10_44748_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13726 \
    name add180_11_44761_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_11_44761_reload \
    op interface \
    ports { add180_11_44761_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13727 \
    name add180_12_44774_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_12_44774_reload \
    op interface \
    ports { add180_12_44774_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13728 \
    name add180_539474619_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_539474619_reload \
    op interface \
    ports { add180_539474619_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13729 \
    name add180_1_54632_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_1_54632_reload \
    op interface \
    ports { add180_1_54632_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13730 \
    name add180_2_54645_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_2_54645_reload \
    op interface \
    ports { add180_2_54645_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13731 \
    name add180_3_54658_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_3_54658_reload \
    op interface \
    ports { add180_3_54658_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13732 \
    name add180_4_54671_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_4_54671_reload \
    op interface \
    ports { add180_4_54671_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13733 \
    name add180_5_54684_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_5_54684_reload \
    op interface \
    ports { add180_5_54684_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13734 \
    name add180_6_54697_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_6_54697_reload \
    op interface \
    ports { add180_6_54697_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13735 \
    name add180_7_54710_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_7_54710_reload \
    op interface \
    ports { add180_7_54710_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13736 \
    name add180_8_54723_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_8_54723_reload \
    op interface \
    ports { add180_8_54723_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13737 \
    name add180_9_54736_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_9_54736_reload \
    op interface \
    ports { add180_9_54736_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13738 \
    name add180_10_54749_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_10_54749_reload \
    op interface \
    ports { add180_10_54749_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13739 \
    name add180_11_54762_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_11_54762_reload \
    op interface \
    ports { add180_11_54762_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13740 \
    name add180_12_54775_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_12_54775_reload \
    op interface \
    ports { add180_12_54775_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13741 \
    name add180_639644620_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_639644620_reload \
    op interface \
    ports { add180_639644620_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13742 \
    name add180_1_64633_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_1_64633_reload \
    op interface \
    ports { add180_1_64633_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13743 \
    name add180_2_64646_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_2_64646_reload \
    op interface \
    ports { add180_2_64646_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13744 \
    name add180_3_64659_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_3_64659_reload \
    op interface \
    ports { add180_3_64659_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13745 \
    name add180_4_64672_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_4_64672_reload \
    op interface \
    ports { add180_4_64672_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13746 \
    name add180_5_64685_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_5_64685_reload \
    op interface \
    ports { add180_5_64685_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13747 \
    name add180_6_64698_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_6_64698_reload \
    op interface \
    ports { add180_6_64698_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13748 \
    name add180_7_64711_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_7_64711_reload \
    op interface \
    ports { add180_7_64711_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13749 \
    name add180_8_64724_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_8_64724_reload \
    op interface \
    ports { add180_8_64724_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13750 \
    name add180_9_64737_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_9_64737_reload \
    op interface \
    ports { add180_9_64737_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13751 \
    name add180_10_64750_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_10_64750_reload \
    op interface \
    ports { add180_10_64750_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13752 \
    name add180_11_64763_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_11_64763_reload \
    op interface \
    ports { add180_11_64763_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13753 \
    name add180_12_64776_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_12_64776_reload \
    op interface \
    ports { add180_12_64776_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13754 \
    name add180_739814621_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_739814621_reload \
    op interface \
    ports { add180_739814621_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13755 \
    name add180_1_74634_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_1_74634_reload \
    op interface \
    ports { add180_1_74634_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13756 \
    name add180_2_74647_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_2_74647_reload \
    op interface \
    ports { add180_2_74647_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13757 \
    name add180_3_74660_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_3_74660_reload \
    op interface \
    ports { add180_3_74660_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13758 \
    name add180_4_74673_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_4_74673_reload \
    op interface \
    ports { add180_4_74673_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13759 \
    name add180_5_74686_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_5_74686_reload \
    op interface \
    ports { add180_5_74686_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13760 \
    name add180_6_74699_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_6_74699_reload \
    op interface \
    ports { add180_6_74699_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13761 \
    name add180_7_74712_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_7_74712_reload \
    op interface \
    ports { add180_7_74712_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13762 \
    name add180_8_74725_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_8_74725_reload \
    op interface \
    ports { add180_8_74725_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13763 \
    name add180_9_74738_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_9_74738_reload \
    op interface \
    ports { add180_9_74738_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13764 \
    name add180_10_74751_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_10_74751_reload \
    op interface \
    ports { add180_10_74751_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13765 \
    name add180_11_74764_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_11_74764_reload \
    op interface \
    ports { add180_11_74764_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13766 \
    name add180_12_74777_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_12_74777_reload \
    op interface \
    ports { add180_12_74777_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13767 \
    name add180_839984622_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_839984622_reload \
    op interface \
    ports { add180_839984622_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13768 \
    name add180_1_84635_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_1_84635_reload \
    op interface \
    ports { add180_1_84635_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13769 \
    name add180_2_84648_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_2_84648_reload \
    op interface \
    ports { add180_2_84648_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13770 \
    name add180_3_84661_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_3_84661_reload \
    op interface \
    ports { add180_3_84661_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13771 \
    name add180_4_84674_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_4_84674_reload \
    op interface \
    ports { add180_4_84674_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13772 \
    name add180_5_84687_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_5_84687_reload \
    op interface \
    ports { add180_5_84687_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13773 \
    name add180_6_84700_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_6_84700_reload \
    op interface \
    ports { add180_6_84700_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13774 \
    name add180_7_84713_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_7_84713_reload \
    op interface \
    ports { add180_7_84713_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13775 \
    name add180_8_84726_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_8_84726_reload \
    op interface \
    ports { add180_8_84726_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13776 \
    name add180_9_84739_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_9_84739_reload \
    op interface \
    ports { add180_9_84739_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13777 \
    name add180_10_84752_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_10_84752_reload \
    op interface \
    ports { add180_10_84752_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13778 \
    name add180_11_84765_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_11_84765_reload \
    op interface \
    ports { add180_11_84765_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13779 \
    name add180_12_84778_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_12_84778_reload \
    op interface \
    ports { add180_12_84778_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13780 \
    name add180_940154623_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_940154623_reload \
    op interface \
    ports { add180_940154623_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13781 \
    name add180_1_94636_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_1_94636_reload \
    op interface \
    ports { add180_1_94636_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13782 \
    name add180_2_94649_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_2_94649_reload \
    op interface \
    ports { add180_2_94649_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13783 \
    name add180_3_94662_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_3_94662_reload \
    op interface \
    ports { add180_3_94662_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13784 \
    name add180_4_94675_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_4_94675_reload \
    op interface \
    ports { add180_4_94675_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13785 \
    name add180_5_94688_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_5_94688_reload \
    op interface \
    ports { add180_5_94688_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13786 \
    name add180_6_94701_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_6_94701_reload \
    op interface \
    ports { add180_6_94701_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13787 \
    name add180_7_94714_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_7_94714_reload \
    op interface \
    ports { add180_7_94714_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13788 \
    name add180_8_94727_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_8_94727_reload \
    op interface \
    ports { add180_8_94727_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13789 \
    name add180_9_94740_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_9_94740_reload \
    op interface \
    ports { add180_9_94740_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13790 \
    name add180_10_94753_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_10_94753_reload \
    op interface \
    ports { add180_10_94753_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13791 \
    name add180_11_94766_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_11_94766_reload \
    op interface \
    ports { add180_11_94766_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13792 \
    name add180_12_94779_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_12_94779_reload \
    op interface \
    ports { add180_12_94779_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13793 \
    name add180_1040324624_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_1040324624_reload \
    op interface \
    ports { add180_1040324624_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13794 \
    name add180_1_104637_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_1_104637_reload \
    op interface \
    ports { add180_1_104637_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13795 \
    name add180_2_104650_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_2_104650_reload \
    op interface \
    ports { add180_2_104650_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13796 \
    name add180_3_104663_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_3_104663_reload \
    op interface \
    ports { add180_3_104663_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13797 \
    name add180_4_104676_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_4_104676_reload \
    op interface \
    ports { add180_4_104676_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13798 \
    name add180_5_104689_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_5_104689_reload \
    op interface \
    ports { add180_5_104689_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13799 \
    name add180_6_104702_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_6_104702_reload \
    op interface \
    ports { add180_6_104702_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13800 \
    name add180_7_104715_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_7_104715_reload \
    op interface \
    ports { add180_7_104715_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13801 \
    name add180_8_104728_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_8_104728_reload \
    op interface \
    ports { add180_8_104728_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13802 \
    name add180_9_104741_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_9_104741_reload \
    op interface \
    ports { add180_9_104741_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13803 \
    name add180_10_104754_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_10_104754_reload \
    op interface \
    ports { add180_10_104754_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13804 \
    name add180_11_104767_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_11_104767_reload \
    op interface \
    ports { add180_11_104767_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13805 \
    name add180_12_104780_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_12_104780_reload \
    op interface \
    ports { add180_12_104780_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13806 \
    name add180_1140494625_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_1140494625_reload \
    op interface \
    ports { add180_1140494625_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13807 \
    name add180_1_114638_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_1_114638_reload \
    op interface \
    ports { add180_1_114638_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13808 \
    name add180_2_114651_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_2_114651_reload \
    op interface \
    ports { add180_2_114651_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13809 \
    name add180_3_114664_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_3_114664_reload \
    op interface \
    ports { add180_3_114664_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13810 \
    name add180_4_114677_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_4_114677_reload \
    op interface \
    ports { add180_4_114677_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13811 \
    name add180_5_114690_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_5_114690_reload \
    op interface \
    ports { add180_5_114690_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13812 \
    name add180_6_114703_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_6_114703_reload \
    op interface \
    ports { add180_6_114703_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13813 \
    name add180_7_114716_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_7_114716_reload \
    op interface \
    ports { add180_7_114716_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13814 \
    name add180_8_114729_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_8_114729_reload \
    op interface \
    ports { add180_8_114729_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13815 \
    name add180_9_114742_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_9_114742_reload \
    op interface \
    ports { add180_9_114742_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13816 \
    name add180_10_114755_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_10_114755_reload \
    op interface \
    ports { add180_10_114755_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13817 \
    name add180_11_114768_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_11_114768_reload \
    op interface \
    ports { add180_11_114768_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13818 \
    name add180_12_114781_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_12_114781_reload \
    op interface \
    ports { add180_12_114781_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13819 \
    name add180_1240664626_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_1240664626_reload \
    op interface \
    ports { add180_1240664626_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13820 \
    name add180_1_124639_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_1_124639_reload \
    op interface \
    ports { add180_1_124639_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13821 \
    name add180_2_124652_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_2_124652_reload \
    op interface \
    ports { add180_2_124652_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13822 \
    name add180_3_124665_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_3_124665_reload \
    op interface \
    ports { add180_3_124665_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13823 \
    name add180_4_124678_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_4_124678_reload \
    op interface \
    ports { add180_4_124678_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13824 \
    name add180_5_124691_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_5_124691_reload \
    op interface \
    ports { add180_5_124691_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13825 \
    name add180_6_124704_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_6_124704_reload \
    op interface \
    ports { add180_6_124704_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13826 \
    name add180_7_124717_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_7_124717_reload \
    op interface \
    ports { add180_7_124717_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13827 \
    name add180_8_124730_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_8_124730_reload \
    op interface \
    ports { add180_8_124730_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13828 \
    name add180_9_124743_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_9_124743_reload \
    op interface \
    ports { add180_9_124743_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13829 \
    name add180_10_124756_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_10_124756_reload \
    op interface \
    ports { add180_10_124756_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13830 \
    name add180_11_124769_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_11_124769_reload \
    op interface \
    ports { add180_11_124769_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13831 \
    name add180_12_124791_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add180_12_124791_reload \
    op interface \
    ports { add180_12_124791_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName NN_flow_control_loop_pipe_sequential_init_U
set CompName NN_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix NN_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


