\hypertarget{struct_d_a_c___type_def}{}\doxysection{D\+A\+C\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_a_c___type_def}\index{DAC\_TypeDef@{DAC\_TypeDef}}


Digital to Analog Converter.  




{\ttfamily \#include $<$stm32l476xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_a896bbb7153af0b67ad772360feaceeb4}{S\+W\+T\+R\+I\+GR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_ac2bb55b037b800a25852736afdd7a258}{D\+H\+R12\+R1}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_ae9028b8bcb5118b7073165fb50fcd559}{D\+H\+R12\+L1}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_ad0a200e12acad17a5c7d2059159ea7e1}{D\+H\+R8\+R1}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_a804c7e15dbb587c7ea25511f6a7809f7}{D\+H\+R12\+R2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_a2e45f9c9d67e384187b25334ba0a3e3d}{D\+H\+R12\+L2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_a4c435f0e34ace4421241cd5c3ae87fc2}{D\+H\+R8\+R2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_a1590b77e57f17e75193da259da72095e}{D\+H\+R12\+RD}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_acc269320aff0a6482730224a4b641a59}{D\+H\+R12\+LD}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_a9590269cba8412f1be96b0ddb846ef44}{D\+H\+R8\+RD}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_aa710505be03a41981c35bacc7ce20746}{D\+O\+R1}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_aba9fb810b0cf6cbc1280c5c63be2418b}{D\+O\+R2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_a5e1322e27c40bf91d172f9673f205c97}{C\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_a27af4e9f888f0b7b1e8da7e002d98798}{M\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_a2f1b1c5dc8845e9975fd4e389f3d61df}{S\+H\+S\+R1}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_a2ed474a60e57e7957d5ecc165ea1b770}{S\+H\+S\+R2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_a32bcc4a8d05220fba0dc44a6cd289a5b}{S\+H\+HR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_a0fa3fb0105403a3cc45c5199a7cf18aa}{S\+H\+RR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Digital to Analog Converter. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_d_a_c___type_def_a5e1322e27c40bf91d172f9673f205c97}\label{struct_d_a_c___type_def_a5e1322e27c40bf91d172f9673f205c97}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!CCR@{CCR}}
\index{CCR@{CCR}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+CR}

D\+AC calibration control register, Address offset\+: 0x38 \mbox{\Hypertarget{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!CR@{CR}}
\index{CR@{CR}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

D\+AC control register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_d_a_c___type_def_ae9028b8bcb5118b7073165fb50fcd559}\label{struct_d_a_c___type_def_ae9028b8bcb5118b7073165fb50fcd559}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR12L1@{DHR12L1}}
\index{DHR12L1@{DHR12L1}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DHR12L1}{DHR12L1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+H\+R12\+L1}

D\+AC channel1 12-\/bit left aligned data holding register, Address offset\+: 0x0C \mbox{\Hypertarget{struct_d_a_c___type_def_a2e45f9c9d67e384187b25334ba0a3e3d}\label{struct_d_a_c___type_def_a2e45f9c9d67e384187b25334ba0a3e3d}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR12L2@{DHR12L2}}
\index{DHR12L2@{DHR12L2}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DHR12L2}{DHR12L2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+H\+R12\+L2}

D\+AC channel2 12-\/bit left aligned data holding register, Address offset\+: 0x18 \mbox{\Hypertarget{struct_d_a_c___type_def_acc269320aff0a6482730224a4b641a59}\label{struct_d_a_c___type_def_acc269320aff0a6482730224a4b641a59}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR12LD@{DHR12LD}}
\index{DHR12LD@{DHR12LD}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DHR12LD}{DHR12LD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+H\+R12\+LD}

D\+U\+AL D\+AC 12-\/bit left aligned data holding register, Address offset\+: 0x24 \mbox{\Hypertarget{struct_d_a_c___type_def_ac2bb55b037b800a25852736afdd7a258}\label{struct_d_a_c___type_def_ac2bb55b037b800a25852736afdd7a258}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR12R1@{DHR12R1}}
\index{DHR12R1@{DHR12R1}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DHR12R1}{DHR12R1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+H\+R12\+R1}

D\+AC channel1 12-\/bit right-\/aligned data holding register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_d_a_c___type_def_a804c7e15dbb587c7ea25511f6a7809f7}\label{struct_d_a_c___type_def_a804c7e15dbb587c7ea25511f6a7809f7}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR12R2@{DHR12R2}}
\index{DHR12R2@{DHR12R2}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DHR12R2}{DHR12R2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+H\+R12\+R2}

D\+AC channel2 12-\/bit right aligned data holding register, Address offset\+: 0x14 \mbox{\Hypertarget{struct_d_a_c___type_def_a1590b77e57f17e75193da259da72095e}\label{struct_d_a_c___type_def_a1590b77e57f17e75193da259da72095e}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR12RD@{DHR12RD}}
\index{DHR12RD@{DHR12RD}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DHR12RD}{DHR12RD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+H\+R12\+RD}

Dual D\+AC 12-\/bit right-\/aligned data holding register, Address offset\+: 0x20 \mbox{\Hypertarget{struct_d_a_c___type_def_ad0a200e12acad17a5c7d2059159ea7e1}\label{struct_d_a_c___type_def_ad0a200e12acad17a5c7d2059159ea7e1}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR8R1@{DHR8R1}}
\index{DHR8R1@{DHR8R1}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DHR8R1}{DHR8R1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+H\+R8\+R1}

D\+AC channel1 8-\/bit right aligned data holding register, Address offset\+: 0x10 \mbox{\Hypertarget{struct_d_a_c___type_def_a4c435f0e34ace4421241cd5c3ae87fc2}\label{struct_d_a_c___type_def_a4c435f0e34ace4421241cd5c3ae87fc2}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR8R2@{DHR8R2}}
\index{DHR8R2@{DHR8R2}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DHR8R2}{DHR8R2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+H\+R8\+R2}

D\+AC channel2 8-\/bit right-\/aligned data holding register, Address offset\+: 0x1C \mbox{\Hypertarget{struct_d_a_c___type_def_a9590269cba8412f1be96b0ddb846ef44}\label{struct_d_a_c___type_def_a9590269cba8412f1be96b0ddb846ef44}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR8RD@{DHR8RD}}
\index{DHR8RD@{DHR8RD}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DHR8RD}{DHR8RD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+H\+R8\+RD}

D\+U\+AL D\+AC 8-\/bit right aligned data holding register, Address offset\+: 0x28 \mbox{\Hypertarget{struct_d_a_c___type_def_aa710505be03a41981c35bacc7ce20746}\label{struct_d_a_c___type_def_aa710505be03a41981c35bacc7ce20746}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!DOR1@{DOR1}}
\index{DOR1@{DOR1}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DOR1}{DOR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+O\+R1}

D\+AC channel1 data output register, Address offset\+: 0x2C \mbox{\Hypertarget{struct_d_a_c___type_def_aba9fb810b0cf6cbc1280c5c63be2418b}\label{struct_d_a_c___type_def_aba9fb810b0cf6cbc1280c5c63be2418b}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!DOR2@{DOR2}}
\index{DOR2@{DOR2}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DOR2}{DOR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+O\+R2}

D\+AC channel2 data output register, Address offset\+: 0x30 \mbox{\Hypertarget{struct_d_a_c___type_def_a27af4e9f888f0b7b1e8da7e002d98798}\label{struct_d_a_c___type_def_a27af4e9f888f0b7b1e8da7e002d98798}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!MCR@{MCR}}
\index{MCR@{MCR}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MCR}{MCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t M\+CR}

D\+AC mode control register, Address offset\+: 0x3C \mbox{\Hypertarget{struct_d_a_c___type_def_a32bcc4a8d05220fba0dc44a6cd289a5b}\label{struct_d_a_c___type_def_a32bcc4a8d05220fba0dc44a6cd289a5b}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!SHHR@{SHHR}}
\index{SHHR@{SHHR}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SHHR}{SHHR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+H\+HR}

D\+AC Sample and Hold hold time register, Address offset\+: 0x48 \mbox{\Hypertarget{struct_d_a_c___type_def_a0fa3fb0105403a3cc45c5199a7cf18aa}\label{struct_d_a_c___type_def_a0fa3fb0105403a3cc45c5199a7cf18aa}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!SHRR@{SHRR}}
\index{SHRR@{SHRR}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SHRR}{SHRR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+H\+RR}

D\+AC Sample and Hold refresh time register, Address offset\+: 0x4C \mbox{\Hypertarget{struct_d_a_c___type_def_a2f1b1c5dc8845e9975fd4e389f3d61df}\label{struct_d_a_c___type_def_a2f1b1c5dc8845e9975fd4e389f3d61df}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!SHSR1@{SHSR1}}
\index{SHSR1@{SHSR1}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SHSR1}{SHSR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+H\+S\+R1}

D\+AC Sample and Hold sample time register 1, Address offset\+: 0x40 \mbox{\Hypertarget{struct_d_a_c___type_def_a2ed474a60e57e7957d5ecc165ea1b770}\label{struct_d_a_c___type_def_a2ed474a60e57e7957d5ecc165ea1b770}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!SHSR2@{SHSR2}}
\index{SHSR2@{SHSR2}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SHSR2}{SHSR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+H\+S\+R2}

D\+AC Sample and Hold sample time register 2, Address offset\+: 0x44 \mbox{\Hypertarget{struct_d_a_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}\label{struct_d_a_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!SR@{SR}}
\index{SR@{SR}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

D\+AC status register, Address offset\+: 0x34 \mbox{\Hypertarget{struct_d_a_c___type_def_a896bbb7153af0b67ad772360feaceeb4}\label{struct_d_a_c___type_def_a896bbb7153af0b67ad772360feaceeb4}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!SWTRIGR@{SWTRIGR}}
\index{SWTRIGR@{SWTRIGR}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SWTRIGR}{SWTRIGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+W\+T\+R\+I\+GR}

D\+AC software trigger register, Address offset\+: 0x04 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\+Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+L4xx/\+Include/\mbox{\hyperlink{stm32l476xx_8h}{stm32l476xx.\+h}}\end{DoxyCompactItemize}
