|sisa
CLOCK_50 => MemoryController:memory0.CLOCK_50
CLOCK_50 => counter_clock[0].CLK
CLOCK_50 => counter_clock[1].CLK
CLOCK_50 => counter_clock[2].CLK
CLOCK_50 => controladores_IO:controladosIO.CLOCK_50
CLOCK_50 => vga_controller:video_controller.clk_50mhz
SRAM_ADDR[0] <= MemoryController:memory0.SRAM_ADDR[0]
SRAM_ADDR[1] <= MemoryController:memory0.SRAM_ADDR[1]
SRAM_ADDR[2] <= MemoryController:memory0.SRAM_ADDR[2]
SRAM_ADDR[3] <= MemoryController:memory0.SRAM_ADDR[3]
SRAM_ADDR[4] <= MemoryController:memory0.SRAM_ADDR[4]
SRAM_ADDR[5] <= MemoryController:memory0.SRAM_ADDR[5]
SRAM_ADDR[6] <= MemoryController:memory0.SRAM_ADDR[6]
SRAM_ADDR[7] <= MemoryController:memory0.SRAM_ADDR[7]
SRAM_ADDR[8] <= MemoryController:memory0.SRAM_ADDR[8]
SRAM_ADDR[9] <= MemoryController:memory0.SRAM_ADDR[9]
SRAM_ADDR[10] <= MemoryController:memory0.SRAM_ADDR[10]
SRAM_ADDR[11] <= MemoryController:memory0.SRAM_ADDR[11]
SRAM_ADDR[12] <= MemoryController:memory0.SRAM_ADDR[12]
SRAM_ADDR[13] <= MemoryController:memory0.SRAM_ADDR[13]
SRAM_ADDR[14] <= MemoryController:memory0.SRAM_ADDR[14]
SRAM_ADDR[15] <= MemoryController:memory0.SRAM_ADDR[15]
SRAM_ADDR[16] <= MemoryController:memory0.SRAM_ADDR[16]
SRAM_ADDR[17] <= MemoryController:memory0.SRAM_ADDR[17]
SRAM_DQ[0] <> MemoryController:memory0.SRAM_DQ[0]
SRAM_DQ[1] <> MemoryController:memory0.SRAM_DQ[1]
SRAM_DQ[2] <> MemoryController:memory0.SRAM_DQ[2]
SRAM_DQ[3] <> MemoryController:memory0.SRAM_DQ[3]
SRAM_DQ[4] <> MemoryController:memory0.SRAM_DQ[4]
SRAM_DQ[5] <> MemoryController:memory0.SRAM_DQ[5]
SRAM_DQ[6] <> MemoryController:memory0.SRAM_DQ[6]
SRAM_DQ[7] <> MemoryController:memory0.SRAM_DQ[7]
SRAM_DQ[8] <> MemoryController:memory0.SRAM_DQ[8]
SRAM_DQ[9] <> MemoryController:memory0.SRAM_DQ[9]
SRAM_DQ[10] <> MemoryController:memory0.SRAM_DQ[10]
SRAM_DQ[11] <> MemoryController:memory0.SRAM_DQ[11]
SRAM_DQ[12] <> MemoryController:memory0.SRAM_DQ[12]
SRAM_DQ[13] <> MemoryController:memory0.SRAM_DQ[13]
SRAM_DQ[14] <> MemoryController:memory0.SRAM_DQ[14]
SRAM_DQ[15] <> MemoryController:memory0.SRAM_DQ[15]
SRAM_UB_N <= MemoryController:memory0.SRAM_UB_N
SRAM_LB_N <= MemoryController:memory0.SRAM_LB_N
SRAM_CE_N <= MemoryController:memory0.SRAM_CE_N
SRAM_OE_N <= MemoryController:memory0.SRAM_OE_N
SRAM_WE_N <= MemoryController:memory0.SRAM_WE_N
LEDG[0] <= controladores_IO:controladosIO.led_verdes[0]
LEDG[1] <= controladores_IO:controladosIO.led_verdes[1]
LEDG[2] <= controladores_IO:controladosIO.led_verdes[2]
LEDG[3] <= controladores_IO:controladosIO.led_verdes[3]
LEDG[4] <= controladores_IO:controladosIO.led_verdes[4]
LEDG[5] <= controladores_IO:controladosIO.led_verdes[5]
LEDG[6] <= controladores_IO:controladosIO.led_verdes[6]
LEDG[7] <= controladores_IO:controladosIO.led_verdes[7]
LEDR[0] <= controladores_IO:controladosIO.led_rojos[0]
LEDR[1] <= controladores_IO:controladosIO.led_rojos[1]
LEDR[2] <= controladores_IO:controladosIO.led_rojos[2]
LEDR[3] <= controladores_IO:controladosIO.led_rojos[3]
LEDR[4] <= controladores_IO:controladosIO.led_rojos[4]
LEDR[5] <= controladores_IO:controladosIO.led_rojos[5]
LEDR[6] <= controladores_IO:controladosIO.led_rojos[6]
LEDR[7] <= controladores_IO:controladosIO.led_rojos[7]
HEX0[0] <= driverSegmentos:Segments.HEX0[0]
HEX0[1] <= driverSegmentos:Segments.HEX0[1]
HEX0[2] <= driverSegmentos:Segments.HEX0[2]
HEX0[3] <= driverSegmentos:Segments.HEX0[3]
HEX0[4] <= driverSegmentos:Segments.HEX0[4]
HEX0[5] <= driverSegmentos:Segments.HEX0[5]
HEX0[6] <= driverSegmentos:Segments.HEX0[6]
HEX1[0] <= driverSegmentos:Segments.HEX1[0]
HEX1[1] <= driverSegmentos:Segments.HEX1[1]
HEX1[2] <= driverSegmentos:Segments.HEX1[2]
HEX1[3] <= driverSegmentos:Segments.HEX1[3]
HEX1[4] <= driverSegmentos:Segments.HEX1[4]
HEX1[5] <= driverSegmentos:Segments.HEX1[5]
HEX1[6] <= driverSegmentos:Segments.HEX1[6]
HEX2[0] <= driverSegmentos:Segments.HEX2[0]
HEX2[1] <= driverSegmentos:Segments.HEX2[1]
HEX2[2] <= driverSegmentos:Segments.HEX2[2]
HEX2[3] <= driverSegmentos:Segments.HEX2[3]
HEX2[4] <= driverSegmentos:Segments.HEX2[4]
HEX2[5] <= driverSegmentos:Segments.HEX2[5]
HEX2[6] <= driverSegmentos:Segments.HEX2[6]
HEX3[0] <= driverSegmentos:Segments.HEX3[0]
HEX3[1] <= driverSegmentos:Segments.HEX3[1]
HEX3[2] <= driverSegmentos:Segments.HEX3[2]
HEX3[3] <= driverSegmentos:Segments.HEX3[3]
HEX3[4] <= driverSegmentos:Segments.HEX3[4]
HEX3[5] <= driverSegmentos:Segments.HEX3[5]
HEX3[6] <= driverSegmentos:Segments.HEX3[6]
SW[0] => controladores_IO:controladosIO.switches[0]
SW[1] => controladores_IO:controladosIO.switches[1]
SW[2] => controladores_IO:controladosIO.switches[2]
SW[3] => controladores_IO:controladosIO.switches[3]
SW[4] => controladores_IO:controladosIO.switches[4]
SW[5] => controladores_IO:controladosIO.switches[5]
SW[6] => controladores_IO:controladosIO.switches[6]
SW[7] => controladores_IO:controladosIO.switches[7]
SW[8] => ~NO_FANOUT~
SW[9] => ProcesadorBase:proc0.boot
SW[9] => controladores_IO:controladosIO.boot
SW[9] => vga_controller:video_controller.reset
KEY[0] => controladores_IO:controladosIO.pulsadors[0]
KEY[1] => controladores_IO:controladosIO.pulsadors[1]
KEY[2] => controladores_IO:controladosIO.pulsadors[2]
KEY[3] => controladores_IO:controladosIO.pulsadors[3]
PS2_CLK <> controladores_IO:controladosIO.ps2_clk
PS2_DAT <> controladores_IO:controladosIO.ps2_data
VGA_R[0] <= vga_controller:video_controller.red_out[0]
VGA_R[1] <= vga_controller:video_controller.red_out[1]
VGA_R[2] <= vga_controller:video_controller.red_out[2]
VGA_R[3] <= vga_controller:video_controller.red_out[3]
VGA_G[0] <= vga_controller:video_controller.green_out[0]
VGA_G[1] <= vga_controller:video_controller.green_out[1]
VGA_G[2] <= vga_controller:video_controller.green_out[2]
VGA_G[3] <= vga_controller:video_controller.green_out[3]
VGA_B[0] <= vga_controller:video_controller.blue_out[0]
VGA_B[1] <= vga_controller:video_controller.blue_out[1]
VGA_B[2] <= vga_controller:video_controller.blue_out[2]
VGA_B[3] <= vga_controller:video_controller.blue_out[3]
VGA_HS <= vga_controller:video_controller.horiz_sync_out
VGA_VS <= vga_controller:video_controller.vert_sync_out


|sisa|ProcesadorBase:proc0
clk => unidad_control:cu0.clk
clk => datapath:d0.clk
clk => exception_controller:e0.clk
boot => unidad_control:cu0.boot
boot => exception_controller:e0.boot
datard_m[0] => unidad_control:cu0.datard_m[0]
datard_m[0] => datapath:d0.datard_m[0]
datard_m[1] => unidad_control:cu0.datard_m[1]
datard_m[1] => datapath:d0.datard_m[1]
datard_m[2] => unidad_control:cu0.datard_m[2]
datard_m[2] => datapath:d0.datard_m[2]
datard_m[3] => unidad_control:cu0.datard_m[3]
datard_m[3] => datapath:d0.datard_m[3]
datard_m[4] => unidad_control:cu0.datard_m[4]
datard_m[4] => datapath:d0.datard_m[4]
datard_m[5] => unidad_control:cu0.datard_m[5]
datard_m[5] => datapath:d0.datard_m[5]
datard_m[6] => unidad_control:cu0.datard_m[6]
datard_m[6] => datapath:d0.datard_m[6]
datard_m[7] => unidad_control:cu0.datard_m[7]
datard_m[7] => datapath:d0.datard_m[7]
datard_m[8] => unidad_control:cu0.datard_m[8]
datard_m[8] => datapath:d0.datard_m[8]
datard_m[9] => unidad_control:cu0.datard_m[9]
datard_m[9] => datapath:d0.datard_m[9]
datard_m[10] => unidad_control:cu0.datard_m[10]
datard_m[10] => datapath:d0.datard_m[10]
datard_m[11] => unidad_control:cu0.datard_m[11]
datard_m[11] => datapath:d0.datard_m[11]
datard_m[12] => unidad_control:cu0.datard_m[12]
datard_m[12] => datapath:d0.datard_m[12]
datard_m[13] => unidad_control:cu0.datard_m[13]
datard_m[13] => datapath:d0.datard_m[13]
datard_m[14] => unidad_control:cu0.datard_m[14]
datard_m[14] => datapath:d0.datard_m[14]
datard_m[15] => unidad_control:cu0.datard_m[15]
datard_m[15] => datapath:d0.datard_m[15]
addr_m[0] <= datapath:d0.addr_m[0]
addr_m[1] <= datapath:d0.addr_m[1]
addr_m[2] <= datapath:d0.addr_m[2]
addr_m[3] <= datapath:d0.addr_m[3]
addr_m[4] <= datapath:d0.addr_m[4]
addr_m[5] <= datapath:d0.addr_m[5]
addr_m[6] <= datapath:d0.addr_m[6]
addr_m[7] <= datapath:d0.addr_m[7]
addr_m[8] <= datapath:d0.addr_m[8]
addr_m[9] <= datapath:d0.addr_m[9]
addr_m[10] <= datapath:d0.addr_m[10]
addr_m[11] <= datapath:d0.addr_m[11]
addr_m[12] <= datapath:d0.addr_m[12]
addr_m[13] <= datapath:d0.addr_m[13]
addr_m[14] <= datapath:d0.addr_m[14]
addr_m[15] <= datapath:d0.addr_m[15]
data_wr[0] <= datapath:d0.data_wr[0]
data_wr[1] <= datapath:d0.data_wr[1]
data_wr[2] <= datapath:d0.data_wr[2]
data_wr[3] <= datapath:d0.data_wr[3]
data_wr[4] <= datapath:d0.data_wr[4]
data_wr[5] <= datapath:d0.data_wr[5]
data_wr[6] <= datapath:d0.data_wr[6]
data_wr[7] <= datapath:d0.data_wr[7]
data_wr[8] <= datapath:d0.data_wr[8]
data_wr[9] <= datapath:d0.data_wr[9]
data_wr[10] <= datapath:d0.data_wr[10]
data_wr[11] <= datapath:d0.data_wr[11]
data_wr[12] <= datapath:d0.data_wr[12]
data_wr[13] <= datapath:d0.data_wr[13]
data_wr[14] <= datapath:d0.data_wr[14]
data_wr[15] <= datapath:d0.data_wr[15]
wr_m <= unidad_control:cu0.wr_m
word_byte <= unidad_control:cu0.word_byte
rd_io[0] => datapath:d0.rd_io[0]
rd_io[1] => datapath:d0.rd_io[1]
rd_io[2] => datapath:d0.rd_io[2]
rd_io[3] => datapath:d0.rd_io[3]
rd_io[4] => datapath:d0.rd_io[4]
rd_io[5] => datapath:d0.rd_io[5]
rd_io[6] => datapath:d0.rd_io[6]
rd_io[7] => datapath:d0.rd_io[7]
rd_io[8] => datapath:d0.rd_io[8]
rd_io[9] => datapath:d0.rd_io[9]
rd_io[10] => datapath:d0.rd_io[10]
rd_io[11] => datapath:d0.rd_io[11]
rd_io[12] => datapath:d0.rd_io[12]
rd_io[13] => datapath:d0.rd_io[13]
rd_io[14] => datapath:d0.rd_io[14]
rd_io[15] => datapath:d0.rd_io[15]
wr_io[0] <= datapath:d0.wr_io[0]
wr_io[1] <= datapath:d0.wr_io[1]
wr_io[2] <= datapath:d0.wr_io[2]
wr_io[3] <= datapath:d0.wr_io[3]
wr_io[4] <= datapath:d0.wr_io[4]
wr_io[5] <= datapath:d0.wr_io[5]
wr_io[6] <= datapath:d0.wr_io[6]
wr_io[7] <= datapath:d0.wr_io[7]
wr_io[8] <= datapath:d0.wr_io[8]
wr_io[9] <= datapath:d0.wr_io[9]
wr_io[10] <= datapath:d0.wr_io[10]
wr_io[11] <= datapath:d0.wr_io[11]
wr_io[12] <= datapath:d0.wr_io[12]
wr_io[13] <= datapath:d0.wr_io[13]
wr_io[14] <= datapath:d0.wr_io[14]
wr_io[15] <= datapath:d0.wr_io[15]
addr_io[0] <= unidad_control:cu0.addr_io[0]
addr_io[1] <= unidad_control:cu0.addr_io[1]
addr_io[2] <= unidad_control:cu0.addr_io[2]
addr_io[3] <= unidad_control:cu0.addr_io[3]
addr_io[4] <= unidad_control:cu0.addr_io[4]
addr_io[5] <= unidad_control:cu0.addr_io[5]
addr_io[6] <= unidad_control:cu0.addr_io[6]
addr_io[7] <= unidad_control:cu0.addr_io[7]
rd_in <= unidad_control:cu0.rd_in
wr_out <= unidad_control:cu0.wr_out
inta <= unidad_control:cu0.inta
intr => exception_controller:e0.intr
invalid_address => exception_controller:e0.invalid_address


|sisa|ProcesadorBase:proc0|unidad_control:cu0
boot => new_pc.OUTPUTSELECT
boot => new_pc.OUTPUTSELECT
boot => new_pc.OUTPUTSELECT
boot => new_pc.OUTPUTSELECT
boot => new_pc.OUTPUTSELECT
boot => new_pc.OUTPUTSELECT
boot => new_pc.OUTPUTSELECT
boot => new_pc.OUTPUTSELECT
boot => new_pc.OUTPUTSELECT
boot => new_pc.OUTPUTSELECT
boot => new_pc.OUTPUTSELECT
boot => new_pc.OUTPUTSELECT
boot => new_pc.OUTPUTSELECT
boot => new_pc.OUTPUTSELECT
boot => new_pc.OUTPUTSELECT
boot => new_pc.OUTPUTSELECT
boot => ir_actual.OUTPUTSELECT
boot => ir_actual.OUTPUTSELECT
boot => ir_actual.OUTPUTSELECT
boot => ir_actual.OUTPUTSELECT
boot => ir_actual.OUTPUTSELECT
boot => ir_actual.OUTPUTSELECT
boot => ir_actual.OUTPUTSELECT
boot => ir_actual.OUTPUTSELECT
boot => ir_actual.OUTPUTSELECT
boot => ir_actual.OUTPUTSELECT
boot => ir_actual.OUTPUTSELECT
boot => ir_actual.OUTPUTSELECT
boot => ir_actual.OUTPUTSELECT
boot => ir_actual.OUTPUTSELECT
boot => ir_actual.OUTPUTSELECT
boot => ir_actual.OUTPUTSELECT
boot => multi:ge.boot
clk => multi:ge.clk
clk => ir_actual[0].CLK
clk => ir_actual[1].CLK
clk => ir_actual[2].CLK
clk => ir_actual[3].CLK
clk => ir_actual[4].CLK
clk => ir_actual[5].CLK
clk => ir_actual[6].CLK
clk => ir_actual[7].CLK
clk => ir_actual[8].CLK
clk => ir_actual[9].CLK
clk => ir_actual[10].CLK
clk => ir_actual[11].CLK
clk => ir_actual[12].CLK
clk => ir_actual[13].CLK
clk => ir_actual[14].CLK
clk => ir_actual[15].CLK
clk => new_pc[0].CLK
clk => new_pc[1].CLK
clk => new_pc[2].CLK
clk => new_pc[3].CLK
clk => new_pc[4].CLK
clk => new_pc[5].CLK
clk => new_pc[6].CLK
clk => new_pc[7].CLK
clk => new_pc[8].CLK
clk => new_pc[9].CLK
clk => new_pc[10].CLK
clk => new_pc[11].CLK
clk => new_pc[12].CLK
clk => new_pc[13].CLK
clk => new_pc[14].CLK
clk => new_pc[15].CLK
datard_m[0] => ir_actual.DATAB
datard_m[1] => ir_actual.DATAB
datard_m[2] => ir_actual.DATAB
datard_m[3] => ir_actual.DATAB
datard_m[4] => ir_actual.DATAB
datard_m[5] => ir_actual.DATAB
datard_m[6] => ir_actual.DATAB
datard_m[7] => ir_actual.DATAB
datard_m[8] => ir_actual.DATAB
datard_m[9] => ir_actual.DATAB
datard_m[10] => ir_actual.DATAB
datard_m[11] => ir_actual.DATAB
datard_m[12] => ir_actual.DATAB
datard_m[13] => ir_actual.DATAB
datard_m[14] => ir_actual.DATAB
datard_m[15] => ir_actual.DATAB
Z => control_l:clogic0.Z
jump_dir[0] => Mux15.IN1
jump_dir[1] => Mux14.IN3
jump_dir[2] => Mux13.IN3
jump_dir[3] => Mux12.IN3
jump_dir[4] => Mux11.IN3
jump_dir[5] => Mux10.IN3
jump_dir[6] => Mux9.IN3
jump_dir[7] => Mux8.IN3
jump_dir[8] => Mux7.IN3
jump_dir[9] => Mux6.IN3
jump_dir[10] => Mux5.IN3
jump_dir[11] => Mux4.IN3
jump_dir[12] => Mux3.IN3
jump_dir[13] => Mux2.IN3
jump_dir[14] => Mux1.IN3
jump_dir[15] => Mux0.IN3
op[0] <= control_l:clogic0.op[0]
op[1] <= control_l:clogic0.op[1]
op[2] <= control_l:clogic0.op[2]
op[3] <= control_l:clogic0.op[3]
op[4] <= control_l:clogic0.op[4]
wrd <= multi:ge.wrd
addr_a[0] <= control_l:clogic0.addr_a[0]
addr_a[1] <= control_l:clogic0.addr_a[1]
addr_a[2] <= control_l:clogic0.addr_a[2]
addr_b[0] <= control_l:clogic0.addr_b[0]
addr_b[1] <= control_l:clogic0.addr_b[1]
addr_b[2] <= control_l:clogic0.addr_b[2]
addr_d[0] <= control_l:clogic0.addr_d[0]
addr_d[1] <= control_l:clogic0.addr_d[1]
addr_d[2] <= control_l:clogic0.addr_d[2]
immed[0] <= control_l:clogic0.immed[0]
immed[1] <= control_l:clogic0.immed[1]
immed[2] <= control_l:clogic0.immed[2]
immed[3] <= control_l:clogic0.immed[3]
immed[4] <= control_l:clogic0.immed[4]
immed[5] <= control_l:clogic0.immed[5]
immed[6] <= control_l:clogic0.immed[6]
immed[7] <= control_l:clogic0.immed[7]
immed[8] <= control_l:clogic0.immed[8]
immed[9] <= control_l:clogic0.immed[9]
immed[10] <= control_l:clogic0.immed[10]
immed[11] <= control_l:clogic0.immed[11]
immed[12] <= control_l:clogic0.immed[12]
immed[13] <= control_l:clogic0.immed[13]
immed[14] <= control_l:clogic0.immed[14]
immed[15] <= control_l:clogic0.immed[15]
pc[0] <= new_pc[0].DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= new_pc[1].DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= new_pc[2].DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= new_pc[3].DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= new_pc[4].DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= new_pc[5].DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= new_pc[6].DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= new_pc[7].DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= new_pc[8].DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= new_pc[9].DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= new_pc[10].DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= new_pc[11].DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= new_pc[12].DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= new_pc[13].DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= new_pc[14].DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= new_pc[15].DB_MAX_OUTPUT_PORT_TYPE
ins_dad <= multi:ge.ins_dad
in_d[0] <= control_l:clogic0.in_d[0]
in_d[1] <= control_l:clogic0.in_d[1]
in_d[2] <= control_l:clogic0.in_d[2]
immed_x2 <= control_l:clogic0.immed_x2
wr_m <= multi:ge.wr_m
word_byte <= multi:ge.word_byte
Rb_N <= control_l:clogic0.Rb_N
addr_io[0] <= control_l:clogic0.addr_io[0]
addr_io[1] <= control_l:clogic0.addr_io[1]
addr_io[2] <= control_l:clogic0.addr_io[2]
addr_io[3] <= control_l:clogic0.addr_io[3]
addr_io[4] <= control_l:clogic0.addr_io[4]
addr_io[5] <= control_l:clogic0.addr_io[5]
addr_io[6] <= control_l:clogic0.addr_io[6]
addr_io[7] <= control_l:clogic0.addr_io[7]
rd_in <= control_l:clogic0.rd_in
wr_out <= control_l:clogic0.wr_out
sys_a <= control_l:clogic0.sys_a
wr_sys <= control_l:clogic0.wr_sys
reg_op[0] <= control_l:clogic0.reg_op[0]
reg_op[1] <= control_l:clogic0.reg_op[1]
reg_op[2] <= control_l:clogic0.reg_op[2]
to_system => multi:ge.to_system
inta <= control_l:clogic0.inta
fetch <= multi:ge.ldpc
illegal_inst <= control_l:clogic0.illegal_inst


|sisa|ProcesadorBase:proc0|unidad_control:cu0|control_l:clogic0
ir[0] => Mux9.IN9
ir[0] => Mux9.IN10
ir[0] => Mux9.IN11
ir[0] => Mux9.IN12
ir[0] => Mux9.IN13
ir[0] => Mux9.IN14
ir[0] => Mux9.IN15
ir[0] => Mux9.IN16
ir[0] => Mux9.IN17
ir[0] => Mux9.IN18
ir[0] => Mux9.IN19
ir[0] => Mux20.IN69
ir[0] => immed[0].DATAIN
ir[0] => addr_io[0].DATAIN
ir[0] => Equal0.IN1
ir[0] => Equal1.IN5
ir[0] => Equal2.IN5
ir[0] => Equal3.IN5
ir[0] => Equal4.IN2
ir[0] => Equal5.IN0
ir[0] => Equal6.IN1
ir[0] => Equal9.IN4
ir[0] => Equal11.IN4
ir[0] => Equal13.IN4
ir[0] => Equal15.IN4
ir[0] => Equal16.IN0
ir[0] => Equal17.IN4
ir[0] => Equal18.IN4
ir[0] => Equal19.IN3
ir[0] => Equal20.IN4
ir[0] => Equal21.IN2
ir[0] => Equal22.IN4
ir[0] => Equal23.IN3
ir[0] => Equal24.IN1
ir[0] => Equal25.IN4
ir[0] => Equal26.IN2
ir[0] => Equal27.IN2
ir[0] => Equal28.IN4
ir[0] => Equal29.IN3
ir[0] => Equal30.IN1
ir[0] => Equal31.IN4
ir[0] => Equal32.IN2
ir[0] => Equal33.IN1
ir[0] => Equal34.IN4
ir[0] => Equal35.IN2
ir[0] => Equal36.IN4
ir[0] => Equal37.IN1
ir[0] => Equal39.IN2
ir[0] => Equal40.IN2
ir[0] => Equal41.IN1
ir[0] => Equal42.IN2
ir[0] => Equal51.IN5
ir[0] => Equal52.IN5
ir[0] => Equal55.IN2
ir[0] => Equal67.IN15
ir[1] => Mux8.IN9
ir[1] => Mux8.IN10
ir[1] => Mux8.IN11
ir[1] => Mux8.IN12
ir[1] => Mux8.IN13
ir[1] => Mux8.IN14
ir[1] => Mux8.IN15
ir[1] => Mux8.IN16
ir[1] => Mux8.IN17
ir[1] => Mux8.IN18
ir[1] => Mux8.IN19
ir[1] => Mux20.IN68
ir[1] => immed[1].DATAIN
ir[1] => addr_io[1].DATAIN
ir[1] => Equal0.IN5
ir[1] => Equal1.IN4
ir[1] => Equal2.IN4
ir[1] => Equal3.IN4
ir[1] => Equal4.IN1
ir[1] => Equal5.IN2
ir[1] => Equal6.IN0
ir[1] => Equal9.IN3
ir[1] => Equal11.IN3
ir[1] => Equal13.IN3
ir[1] => Equal15.IN3
ir[1] => Equal16.IN4
ir[1] => Equal17.IN3
ir[1] => Equal18.IN3
ir[1] => Equal19.IN4
ir[1] => Equal20.IN3
ir[1] => Equal21.IN4
ir[1] => Equal22.IN2
ir[1] => Equal23.IN2
ir[1] => Equal24.IN4
ir[1] => Equal25.IN1
ir[1] => Equal26.IN1
ir[1] => Equal27.IN4
ir[1] => Equal28.IN2
ir[1] => Equal29.IN2
ir[1] => Equal30.IN4
ir[1] => Equal31.IN1
ir[1] => Equal32.IN1
ir[1] => Equal33.IN4
ir[1] => Equal34.IN1
ir[1] => Equal35.IN1
ir[1] => Equal36.IN0
ir[1] => Equal37.IN0
ir[1] => Equal39.IN1
ir[1] => Equal40.IN0
ir[1] => Equal41.IN2
ir[1] => Equal42.IN1
ir[1] => Equal51.IN4
ir[1] => Equal52.IN4
ir[1] => Equal55.IN1
ir[1] => Equal67.IN14
ir[2] => Mux7.IN9
ir[2] => Mux7.IN10
ir[2] => Mux7.IN11
ir[2] => Mux7.IN12
ir[2] => Mux7.IN13
ir[2] => Mux7.IN14
ir[2] => Mux7.IN15
ir[2] => Mux7.IN16
ir[2] => Mux7.IN17
ir[2] => Mux7.IN18
ir[2] => Mux7.IN19
ir[2] => Mux20.IN67
ir[2] => immed[2].DATAIN
ir[2] => addr_io[2].DATAIN
ir[2] => Equal0.IN4
ir[2] => Equal1.IN3
ir[2] => Equal2.IN3
ir[2] => Equal3.IN1
ir[2] => Equal4.IN0
ir[2] => Equal5.IN1
ir[2] => Equal6.IN2
ir[2] => Equal9.IN2
ir[2] => Equal11.IN2
ir[2] => Equal13.IN2
ir[2] => Equal15.IN2
ir[2] => Equal16.IN3
ir[2] => Equal17.IN0
ir[2] => Equal18.IN2
ir[2] => Equal19.IN2
ir[2] => Equal20.IN2
ir[2] => Equal21.IN3
ir[2] => Equal22.IN3
ir[2] => Equal23.IN4
ir[2] => Equal24.IN3
ir[2] => Equal25.IN3
ir[2] => Equal26.IN4
ir[2] => Equal27.IN1
ir[2] => Equal28.IN1
ir[2] => Equal29.IN1
ir[2] => Equal30.IN3
ir[2] => Equal31.IN3
ir[2] => Equal32.IN4
ir[2] => Equal33.IN0
ir[2] => Equal34.IN0
ir[2] => Equal35.IN0
ir[2] => Equal36.IN3
ir[2] => Equal37.IN4
ir[2] => Equal39.IN0
ir[2] => Equal40.IN1
ir[2] => Equal41.IN0
ir[2] => Equal42.IN0
ir[2] => Equal51.IN3
ir[2] => Equal52.IN2
ir[2] => Equal55.IN0
ir[2] => Equal67.IN13
ir[3] => Mux20.IN66
ir[3] => Mux24.IN10
ir[3] => Mux25.IN10
ir[3] => Mux26.IN5
ir[3] => Mux27.IN10
ir[3] => Mux28.IN5
ir[3] => Mux33.IN16
ir[3] => immed[3].DATAIN
ir[3] => addr_io[3].DATAIN
ir[3] => Equal0.IN3
ir[3] => Equal1.IN2
ir[3] => Equal2.IN2
ir[3] => Equal3.IN3
ir[3] => Equal9.IN1
ir[3] => Equal11.IN1
ir[3] => Equal13.IN0
ir[3] => Equal15.IN1
ir[3] => Equal16.IN2
ir[3] => Equal17.IN2
ir[3] => Equal18.IN1
ir[3] => Equal19.IN1
ir[3] => Equal20.IN1
ir[3] => Equal21.IN1
ir[3] => Equal22.IN1
ir[3] => Equal23.IN1
ir[3] => Equal24.IN2
ir[3] => Equal25.IN2
ir[3] => Equal26.IN3
ir[3] => Equal27.IN0
ir[3] => Equal28.IN0
ir[3] => Equal29.IN0
ir[3] => Equal30.IN0
ir[3] => Equal31.IN0
ir[3] => Equal32.IN0
ir[3] => Equal33.IN3
ir[3] => Equal34.IN3
ir[3] => Equal35.IN4
ir[3] => Equal36.IN2
ir[3] => Equal37.IN3
ir[3] => Equal38.IN2
ir[3] => Equal44.IN2
ir[3] => Equal46.IN1
ir[3] => Equal47.IN2
ir[3] => Equal49.IN2
ir[3] => Equal51.IN1
ir[3] => Equal52.IN1
ir[3] => Equal67.IN12
ir[4] => Mux20.IN65
ir[4] => Mux21.IN5
ir[4] => Mux22.IN5
ir[4] => Mux23.IN5
ir[4] => Mux24.IN9
ir[4] => Mux25.IN9
ir[4] => Mux27.IN9
ir[4] => immed[4].DATAIN
ir[4] => addr_io[4].DATAIN
ir[4] => Equal0.IN2
ir[4] => Equal1.IN1
ir[4] => Equal2.IN1
ir[4] => Equal3.IN2
ir[4] => Equal9.IN0
ir[4] => Equal11.IN0
ir[4] => Equal13.IN1
ir[4] => Equal15.IN0
ir[4] => Equal16.IN1
ir[4] => Equal17.IN1
ir[4] => Equal18.IN0
ir[4] => Equal19.IN0
ir[4] => Equal20.IN0
ir[4] => Equal21.IN0
ir[4] => Equal22.IN0
ir[4] => Equal23.IN0
ir[4] => Equal24.IN0
ir[4] => Equal25.IN0
ir[4] => Equal26.IN0
ir[4] => Equal27.IN3
ir[4] => Equal28.IN3
ir[4] => Equal29.IN4
ir[4] => Equal30.IN2
ir[4] => Equal31.IN2
ir[4] => Equal32.IN3
ir[4] => Equal33.IN2
ir[4] => Equal34.IN2
ir[4] => Equal35.IN3
ir[4] => Equal36.IN1
ir[4] => Equal37.IN2
ir[4] => Equal38.IN1
ir[4] => Equal44.IN1
ir[4] => Equal46.IN0
ir[4] => Equal47.IN1
ir[4] => Equal49.IN0
ir[4] => Equal51.IN2
ir[4] => Equal52.IN3
ir[4] => Equal67.IN11
ir[4] => Mux32.IN17
ir[5] => Mux10.IN5
ir[5] => Mux10.IN6
ir[5] => Mux10.IN7
ir[5] => Mux10.IN8
ir[5] => Mux10.IN9
ir[5] => Mux10.IN10
ir[5] => Mux10.IN11
ir[5] => Mux10.IN12
ir[5] => Mux10.IN13
ir[5] => Mux10.IN14
ir[5] => Mux10.IN15
ir[5] => Mux10.IN16
ir[5] => Mux10.IN17
ir[5] => Mux10.IN18
ir[5] => Mux10.IN19
ir[5] => Mux11.IN5
ir[5] => Mux11.IN6
ir[5] => Mux11.IN7
ir[5] => Mux11.IN8
ir[5] => Mux11.IN9
ir[5] => Mux11.IN10
ir[5] => Mux11.IN11
ir[5] => Mux11.IN12
ir[5] => Mux11.IN13
ir[5] => Mux11.IN14
ir[5] => Mux11.IN15
ir[5] => Mux11.IN16
ir[5] => Mux11.IN17
ir[5] => Mux11.IN18
ir[5] => Mux11.IN19
ir[5] => Mux12.IN5
ir[5] => Mux12.IN6
ir[5] => Mux12.IN7
ir[5] => Mux12.IN8
ir[5] => Mux12.IN9
ir[5] => Mux12.IN10
ir[5] => Mux12.IN11
ir[5] => Mux12.IN12
ir[5] => Mux12.IN13
ir[5] => Mux12.IN14
ir[5] => Mux12.IN15
ir[5] => Mux12.IN16
ir[5] => Mux12.IN17
ir[5] => Mux12.IN18
ir[5] => Mux12.IN19
ir[5] => Mux13.IN5
ir[5] => Mux13.IN6
ir[5] => Mux13.IN7
ir[5] => Mux13.IN8
ir[5] => Mux13.IN9
ir[5] => Mux13.IN10
ir[5] => Mux13.IN11
ir[5] => Mux13.IN12
ir[5] => Mux13.IN13
ir[5] => Mux13.IN14
ir[5] => Mux13.IN15
ir[5] => Mux13.IN16
ir[5] => Mux13.IN17
ir[5] => Mux13.IN18
ir[5] => Mux13.IN19
ir[5] => Mux14.IN5
ir[5] => Mux14.IN6
ir[5] => Mux14.IN7
ir[5] => Mux14.IN8
ir[5] => Mux14.IN9
ir[5] => Mux14.IN10
ir[5] => Mux14.IN11
ir[5] => Mux14.IN12
ir[5] => Mux14.IN13
ir[5] => Mux14.IN14
ir[5] => Mux14.IN15
ir[5] => Mux14.IN16
ir[5] => Mux14.IN17
ir[5] => Mux14.IN18
ir[5] => Mux14.IN19
ir[5] => Mux15.IN5
ir[5] => Mux15.IN6
ir[5] => Mux15.IN7
ir[5] => Mux15.IN8
ir[5] => Mux15.IN9
ir[5] => Mux15.IN10
ir[5] => Mux15.IN11
ir[5] => Mux15.IN12
ir[5] => Mux15.IN13
ir[5] => Mux15.IN14
ir[5] => Mux15.IN15
ir[5] => Mux15.IN16
ir[5] => Mux15.IN17
ir[5] => Mux15.IN18
ir[5] => Mux15.IN19
ir[5] => Mux16.IN5
ir[5] => Mux16.IN6
ir[5] => Mux16.IN7
ir[5] => Mux16.IN8
ir[5] => Mux16.IN9
ir[5] => Mux16.IN10
ir[5] => Mux16.IN11
ir[5] => Mux16.IN12
ir[5] => Mux16.IN13
ir[5] => Mux16.IN14
ir[5] => Mux16.IN15
ir[5] => Mux16.IN16
ir[5] => Mux16.IN17
ir[5] => Mux16.IN18
ir[5] => Mux16.IN19
ir[5] => Mux17.IN5
ir[5] => Mux17.IN6
ir[5] => Mux17.IN7
ir[5] => Mux17.IN8
ir[5] => Mux17.IN9
ir[5] => Mux17.IN10
ir[5] => Mux17.IN11
ir[5] => Mux17.IN12
ir[5] => Mux17.IN13
ir[5] => Mux17.IN14
ir[5] => Mux17.IN15
ir[5] => Mux17.IN16
ir[5] => Mux17.IN17
ir[5] => Mux17.IN18
ir[5] => Mux17.IN19
ir[5] => Mux18.IN5
ir[5] => Mux18.IN6
ir[5] => Mux18.IN7
ir[5] => Mux18.IN8
ir[5] => Mux18.IN9
ir[5] => Mux18.IN10
ir[5] => Mux18.IN11
ir[5] => Mux18.IN12
ir[5] => Mux18.IN13
ir[5] => Mux18.IN14
ir[5] => Mux18.IN15
ir[5] => Mux18.IN16
ir[5] => Mux18.IN17
ir[5] => Mux18.IN18
ir[5] => Mux18.IN19
ir[5] => Mux19.IN5
ir[5] => Mux19.IN6
ir[5] => Mux19.IN7
ir[5] => Mux19.IN8
ir[5] => Mux19.IN9
ir[5] => Mux19.IN10
ir[5] => Mux19.IN11
ir[5] => Mux19.IN12
ir[5] => Mux19.IN13
ir[5] => Mux19.IN14
ir[5] => Mux19.IN15
ir[5] => Mux19.IN16
ir[5] => Mux19.IN17
ir[5] => Mux19.IN18
ir[5] => Mux19.IN19
ir[5] => Mux20.IN64
ir[5] => Mux21.IN4
ir[5] => Mux22.IN4
ir[5] => Mux23.IN4
ir[5] => Mux24.IN8
ir[5] => Mux25.IN8
ir[5] => Mux26.IN4
ir[5] => Mux27.IN8
ir[5] => Mux28.IN4
ir[5] => immed[5].DATAIN
ir[5] => addr_io[5].DATAIN
ir[5] => Equal0.IN0
ir[5] => Equal1.IN0
ir[5] => Equal2.IN0
ir[5] => Equal3.IN0
ir[5] => illegal_inst.IN1
ir[5] => Equal38.IN0
ir[5] => Equal44.IN0
ir[5] => Equal46.IN2
ir[5] => Equal47.IN0
ir[5] => Equal49.IN1
ir[5] => Equal51.IN0
ir[5] => Equal52.IN0
ir[5] => Equal67.IN10
ir[6] => Mux6.IN5
ir[6] => Mux6.IN6
ir[6] => Mux6.IN7
ir[6] => Mux6.IN8
ir[6] => Mux6.IN9
ir[6] => Mux6.IN10
ir[6] => Mux6.IN11
ir[6] => Mux6.IN12
ir[6] => Mux6.IN13
ir[6] => Mux6.IN14
ir[6] => Mux6.IN15
ir[6] => Mux6.IN16
ir[6] => Mux6.IN17
ir[6] => Mux6.IN18
ir[6] => Mux6.IN19
ir[6] => Mux19.IN4
ir[6] => addr_io[6].DATAIN
ir[6] => Equal8.IN5
ir[6] => Equal12.IN2
ir[6] => Equal14.IN5
ir[6] => Equal67.IN9
ir[7] => Mux5.IN5
ir[7] => Mux5.IN6
ir[7] => Mux5.IN7
ir[7] => Mux5.IN8
ir[7] => Mux5.IN9
ir[7] => Mux5.IN10
ir[7] => Mux5.IN11
ir[7] => Mux5.IN12
ir[7] => Mux5.IN13
ir[7] => Mux5.IN14
ir[7] => Mux5.IN15
ir[7] => Mux5.IN16
ir[7] => Mux5.IN17
ir[7] => Mux5.IN18
ir[7] => Mux5.IN19
ir[7] => Mux10.IN4
ir[7] => Mux11.IN4
ir[7] => Mux12.IN4
ir[7] => Mux13.IN4
ir[7] => Mux14.IN4
ir[7] => Mux15.IN4
ir[7] => Mux16.IN4
ir[7] => Mux17.IN4
ir[7] => Mux18.IN4
ir[7] => addr_io[7].DATAIN
ir[7] => Equal8.IN4
ir[7] => Equal12.IN1
ir[7] => Equal14.IN4
ir[7] => Equal67.IN8
ir[8] => hay_que_hacer_salto_relativo.IN0
ir[8] => Mux4.IN5
ir[8] => Mux4.IN6
ir[8] => Mux4.IN7
ir[8] => Mux4.IN8
ir[8] => Mux4.IN9
ir[8] => Mux4.IN10
ir[8] => Mux4.IN11
ir[8] => Mux4.IN12
ir[8] => Mux4.IN13
ir[8] => Mux4.IN14
ir[8] => Mux4.IN15
ir[8] => Mux4.IN16
ir[8] => Mux4.IN17
ir[8] => Mux4.IN18
ir[8] => Mux4.IN19
ir[8] => Mux33.IN14
ir[8] => Mux33.IN15
ir[8] => Equal8.IN3
ir[8] => Equal12.IN0
ir[8] => Equal14.IN3
ir[8] => wrd.IN1
ir[8] => hay_que_hacer_salto_relativo.IN0
ir[8] => Equal67.IN7
ir[8] => Equal68.IN4
ir[8] => Equal69.IN3
ir[9] => Mux6.IN4
ir[9] => Mux9.IN4
ir[9] => Mux9.IN5
ir[9] => Mux9.IN6
ir[9] => Mux9.IN7
ir[9] => Mux9.IN8
ir[9] => addr_d[0].DATAIN
ir[9] => Equal8.IN2
ir[9] => Equal10.IN2
ir[9] => Equal14.IN2
ir[9] => Equal67.IN6
ir[10] => Mux5.IN4
ir[10] => Mux8.IN4
ir[10] => Mux8.IN5
ir[10] => Mux8.IN6
ir[10] => Mux8.IN7
ir[10] => Mux8.IN8
ir[10] => addr_d[1].DATAIN
ir[10] => Equal8.IN1
ir[10] => Equal10.IN1
ir[10] => Equal14.IN1
ir[10] => Equal67.IN5
ir[11] => Mux4.IN4
ir[11] => Mux7.IN4
ir[11] => Mux7.IN5
ir[11] => Mux7.IN6
ir[11] => Mux7.IN7
ir[11] => Mux7.IN8
ir[11] => addr_d[2].DATAIN
ir[11] => Equal8.IN0
ir[11] => Equal10.IN0
ir[11] => Equal14.IN0
ir[11] => Equal67.IN4
ir[12] => Mux0.IN19
ir[12] => Equal53.IN7
ir[12] => Equal54.IN7
ir[12] => Equal56.IN7
ir[12] => Equal57.IN7
ir[12] => Equal58.IN7
ir[12] => Equal59.IN7
ir[12] => Equal60.IN7
ir[12] => Equal61.IN7
ir[12] => Equal62.IN7
ir[12] => Mux1.IN19
ir[12] => Mux2.IN19
ir[12] => Mux3.IN19
ir[12] => Mux4.IN3
ir[12] => Mux5.IN3
ir[12] => Mux6.IN3
ir[12] => Mux7.IN3
ir[12] => Mux8.IN3
ir[12] => Mux9.IN3
ir[12] => Mux10.IN3
ir[12] => Mux11.IN3
ir[12] => Mux12.IN3
ir[12] => Mux13.IN3
ir[12] => Mux14.IN3
ir[12] => Mux15.IN3
ir[12] => Mux16.IN3
ir[12] => Mux17.IN3
ir[12] => Mux18.IN3
ir[12] => Mux19.IN3
ir[12] => Mux29.IN19
ir[12] => Mux30.IN18
ir[12] => Mux31.IN16
ir[12] => Mux32.IN16
ir[12] => Mux33.IN13
ir[12] => Equal7.IN3
ir[12] => Equal43.IN1
ir[12] => Equal45.IN3
ir[12] => Equal48.IN0
ir[12] => Equal50.IN3
ir[12] => Equal63.IN2
ir[12] => Equal64.IN3
ir[12] => Equal65.IN2
ir[12] => Equal66.IN1
ir[12] => Equal67.IN3
ir[12] => Equal68.IN2
ir[12] => Equal69.IN2
ir[13] => Mux0.IN18
ir[13] => Equal53.IN6
ir[13] => Equal54.IN6
ir[13] => Equal56.IN6
ir[13] => Equal57.IN6
ir[13] => Equal58.IN6
ir[13] => Equal59.IN6
ir[13] => Equal60.IN6
ir[13] => Equal61.IN6
ir[13] => Equal62.IN6
ir[13] => Mux1.IN18
ir[13] => Mux2.IN18
ir[13] => Mux3.IN18
ir[13] => Mux4.IN2
ir[13] => Mux5.IN2
ir[13] => Mux6.IN2
ir[13] => Mux7.IN2
ir[13] => Mux8.IN2
ir[13] => Mux9.IN2
ir[13] => Mux10.IN2
ir[13] => Mux11.IN2
ir[13] => Mux12.IN2
ir[13] => Mux13.IN2
ir[13] => Mux14.IN2
ir[13] => Mux15.IN2
ir[13] => Mux16.IN2
ir[13] => Mux17.IN2
ir[13] => Mux18.IN2
ir[13] => Mux19.IN2
ir[13] => Mux29.IN18
ir[13] => Mux30.IN17
ir[13] => Mux31.IN15
ir[13] => Mux32.IN15
ir[13] => Mux33.IN12
ir[13] => Equal7.IN1
ir[13] => Equal43.IN3
ir[13] => Equal45.IN2
ir[13] => Equal48.IN3
ir[13] => Equal50.IN2
ir[13] => Equal63.IN1
ir[13] => Equal64.IN1
ir[13] => Equal65.IN3
ir[13] => Equal66.IN0
ir[13] => Equal67.IN2
ir[13] => Equal68.IN1
ir[13] => Equal69.IN1
ir[14] => Mux0.IN17
ir[14] => Equal53.IN5
ir[14] => Equal54.IN5
ir[14] => Equal56.IN5
ir[14] => Equal57.IN5
ir[14] => Equal58.IN5
ir[14] => Equal59.IN5
ir[14] => Equal60.IN5
ir[14] => Equal61.IN5
ir[14] => Equal62.IN5
ir[14] => Mux1.IN17
ir[14] => Mux2.IN17
ir[14] => Mux3.IN17
ir[14] => Mux4.IN1
ir[14] => Mux5.IN1
ir[14] => Mux6.IN1
ir[14] => Mux7.IN1
ir[14] => Mux8.IN1
ir[14] => Mux9.IN1
ir[14] => Mux10.IN1
ir[14] => Mux11.IN1
ir[14] => Mux12.IN1
ir[14] => Mux13.IN1
ir[14] => Mux14.IN1
ir[14] => Mux15.IN1
ir[14] => Mux16.IN1
ir[14] => Mux17.IN1
ir[14] => Mux18.IN1
ir[14] => Mux19.IN1
ir[14] => Mux29.IN17
ir[14] => Mux30.IN16
ir[14] => Mux31.IN14
ir[14] => Mux32.IN14
ir[14] => Mux33.IN11
ir[14] => Equal7.IN0
ir[14] => Equal43.IN2
ir[14] => Equal45.IN1
ir[14] => Equal48.IN2
ir[14] => Equal50.IN1
ir[14] => Equal63.IN0
ir[14] => Equal64.IN2
ir[14] => Equal65.IN1
ir[14] => Equal66.IN3
ir[14] => Equal67.IN1
ir[14] => Equal68.IN0
ir[14] => Equal69.IN0
ir[15] => Mux0.IN16
ir[15] => Equal53.IN4
ir[15] => Equal54.IN4
ir[15] => Equal56.IN4
ir[15] => Equal57.IN4
ir[15] => Equal58.IN4
ir[15] => Equal59.IN4
ir[15] => Equal60.IN4
ir[15] => Equal61.IN4
ir[15] => Equal62.IN4
ir[15] => Mux1.IN16
ir[15] => Mux2.IN16
ir[15] => Mux3.IN16
ir[15] => Mux4.IN0
ir[15] => Mux5.IN0
ir[15] => Mux6.IN0
ir[15] => Mux7.IN0
ir[15] => Mux8.IN0
ir[15] => Mux9.IN0
ir[15] => Mux10.IN0
ir[15] => Mux11.IN0
ir[15] => Mux12.IN0
ir[15] => Mux13.IN0
ir[15] => Mux14.IN0
ir[15] => Mux15.IN0
ir[15] => Mux16.IN0
ir[15] => Mux17.IN0
ir[15] => Mux18.IN0
ir[15] => Mux19.IN0
ir[15] => Mux29.IN16
ir[15] => Mux30.IN15
ir[15] => Mux31.IN13
ir[15] => Mux32.IN13
ir[15] => Mux33.IN10
ir[15] => Equal7.IN2
ir[15] => Equal43.IN0
ir[15] => Equal45.IN0
ir[15] => Equal48.IN1
ir[15] => Equal50.IN0
ir[15] => Equal63.IN3
ir[15] => Equal64.IN0
ir[15] => Equal65.IN0
ir[15] => Equal66.IN2
ir[15] => Equal67.IN0
ir[15] => Equal68.IN3
ir[15] => Equal69.IN4
op[0] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
op[1] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
op[2] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
op[3] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
op[4] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
ldpc <= Equal67.DB_MAX_OUTPUT_PORT_TYPE
wrd <= wrd.DB_MAX_OUTPUT_PORT_TYPE
addr_a[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
addr_a[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
addr_a[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
addr_b[0] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
addr_b[1] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
addr_b[2] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
addr_d[0] <= ir[9].DB_MAX_OUTPUT_PORT_TYPE
addr_d[1] <= ir[10].DB_MAX_OUTPUT_PORT_TYPE
addr_d[2] <= ir[11].DB_MAX_OUTPUT_PORT_TYPE
immed[0] <= ir[0].DB_MAX_OUTPUT_PORT_TYPE
immed[1] <= ir[1].DB_MAX_OUTPUT_PORT_TYPE
immed[2] <= ir[2].DB_MAX_OUTPUT_PORT_TYPE
immed[3] <= ir[3].DB_MAX_OUTPUT_PORT_TYPE
immed[4] <= ir[4].DB_MAX_OUTPUT_PORT_TYPE
immed[5] <= ir[5].DB_MAX_OUTPUT_PORT_TYPE
immed[6] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
immed[7] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
immed[8] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
immed[9] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
immed[10] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
immed[11] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
immed[12] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
immed[13] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
immed[14] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
immed[15] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
wr_m <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
in_d[0] <= in_d.DB_MAX_OUTPUT_PORT_TYPE
in_d[1] <= in_d.DB_MAX_OUTPUT_PORT_TYPE
in_d[2] <= system_act.DB_MAX_OUTPUT_PORT_TYPE
immed_x2 <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
word_byte <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Rb_N <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
addr_io[0] <= ir[0].DB_MAX_OUTPUT_PORT_TYPE
addr_io[1] <= ir[1].DB_MAX_OUTPUT_PORT_TYPE
addr_io[2] <= ir[2].DB_MAX_OUTPUT_PORT_TYPE
addr_io[3] <= ir[3].DB_MAX_OUTPUT_PORT_TYPE
addr_io[4] <= ir[4].DB_MAX_OUTPUT_PORT_TYPE
addr_io[5] <= ir[5].DB_MAX_OUTPUT_PORT_TYPE
addr_io[6] <= ir[6].DB_MAX_OUTPUT_PORT_TYPE
addr_io[7] <= ir[7].DB_MAX_OUTPUT_PORT_TYPE
rd_in <= Equal68.DB_MAX_OUTPUT_PORT_TYPE
wr_out <= Equal69.DB_MAX_OUTPUT_PORT_TYPE
tknbr[0] <= tknbr.DB_MAX_OUTPUT_PORT_TYPE
tknbr[1] <= tknbr.DB_MAX_OUTPUT_PORT_TYPE
Z => hay_que_hacer_salto_absoluto.IN1
Z => hay_que_hacer_salto_relativo.IN1
Z => hay_que_hacer_salto_absoluto.IN1
Z => hay_que_hacer_salto_relativo.IN1
sys_a <= sys_a.DB_MAX_OUTPUT_PORT_TYPE
wr_sys <= wr_sys.DB_MAX_OUTPUT_PORT_TYPE
system_act => reg_op.OUTPUTSELECT
system_act => reg_op.OUTPUTSELECT
system_act => reg_op.OUTPUTSELECT
system_act => sys_a.OUTPUTSELECT
system_act => tknbr.OUTPUTSELECT
system_act => tknbr.OUTPUTSELECT
system_act => in_d.OUTPUTSELECT
system_act => in_d.OUTPUTSELECT
system_act => in_d[2].DATAIN
inta <= wrd.DB_MAX_OUTPUT_PORT_TYPE
reg_op[0] <= reg_op.DB_MAX_OUTPUT_PORT_TYPE
reg_op[1] <= reg_op.DB_MAX_OUTPUT_PORT_TYPE
reg_op[2] <= reg_op.DB_MAX_OUTPUT_PORT_TYPE
illegal_inst <= illegal_inst.DB_MAX_OUTPUT_PORT_TYPE


|sisa|ProcesadorBase:proc0|unidad_control:cu0|multi:ge
clk => estat~2.DATAIN
boot => estat~4.DATAIN
ldpc_l => ldpc.DATAB
wrd_l => wrd.DATAB
wr_m_l => wr_m.DATAB
w_b => word_byte.DATAB
ldpc <= ldpc.DB_MAX_OUTPUT_PORT_TYPE
wrd <= wrd.DB_MAX_OUTPUT_PORT_TYPE
wr_m <= wr_m.DB_MAX_OUTPUT_PORT_TYPE
ldir <= ldir.DB_MAX_OUTPUT_PORT_TYPE
ins_dad <= ins_dad.DB_MAX_OUTPUT_PORT_TYPE
word_byte <= word_byte.DB_MAX_OUTPUT_PORT_TYPE
to_system => graf.IN0
system_act <= system_act.DB_MAX_OUTPUT_PORT_TYPE


|sisa|ProcesadorBase:proc0|datapath:d0
clk => regfile:reg0.clk
op[0] => alu:alu0.op[0]
op[1] => alu:alu0.op[1]
op[2] => alu:alu0.op[2]
op[3] => alu:alu0.op[3]
op[4] => alu:alu0.op[4]
wrd => regfile:reg0.wrd
addr_a[0] => regfile:reg0.addr_a[0]
addr_a[1] => regfile:reg0.addr_a[1]
addr_a[2] => regfile:reg0.addr_a[2]
addr_b[0] => regfile:reg0.addr_b[0]
addr_b[1] => regfile:reg0.addr_b[1]
addr_b[2] => regfile:reg0.addr_b[2]
addr_d[0] => regfile:reg0.addr_d[0]
addr_d[1] => regfile:reg0.addr_d[1]
addr_d[2] => regfile:reg0.addr_d[2]
immed[0] => TOy.DATAA
immed[0] => TOy.DATAB
immed[1] => TOy.DATAA
immed[1] => TOy.DATAB
immed[2] => TOy.DATAA
immed[2] => TOy.DATAB
immed[3] => TOy.DATAA
immed[3] => TOy.DATAB
immed[4] => TOy.DATAA
immed[4] => TOy.DATAB
immed[5] => TOy.DATAA
immed[5] => TOy.DATAB
immed[6] => TOy.DATAA
immed[6] => TOy.DATAB
immed[7] => TOy.DATAA
immed[7] => TOy.DATAB
immed[8] => TOy.DATAA
immed[8] => TOy.DATAB
immed[9] => TOy.DATAA
immed[9] => TOy.DATAB
immed[10] => TOy.DATAA
immed[10] => TOy.DATAB
immed[11] => TOy.DATAA
immed[11] => TOy.DATAB
immed[12] => TOy.DATAA
immed[12] => TOy.DATAB
immed[13] => TOy.DATAA
immed[13] => TOy.DATAB
immed[14] => TOy.DATAA
immed[14] => TOy.DATAB
immed[15] => TOy.DATAB
immed_x2 => TOy.OUTPUTSELECT
immed_x2 => TOy.OUTPUTSELECT
immed_x2 => TOy.OUTPUTSELECT
immed_x2 => TOy.OUTPUTSELECT
immed_x2 => TOy.OUTPUTSELECT
immed_x2 => TOy.OUTPUTSELECT
immed_x2 => TOy.OUTPUTSELECT
immed_x2 => TOy.OUTPUTSELECT
immed_x2 => TOy.OUTPUTSELECT
immed_x2 => TOy.OUTPUTSELECT
immed_x2 => TOy.OUTPUTSELECT
immed_x2 => TOy.OUTPUTSELECT
immed_x2 => TOy.OUTPUTSELECT
immed_x2 => TOy.OUTPUTSELECT
immed_x2 => TOy.OUTPUTSELECT
immed_x2 => TOy.OUTPUTSELECT
datard_m[0] => Mux15.IN0
datard_m[1] => Mux14.IN4
datard_m[2] => Mux13.IN4
datard_m[3] => Mux12.IN4
datard_m[4] => Mux11.IN4
datard_m[5] => Mux10.IN4
datard_m[6] => Mux9.IN4
datard_m[7] => Mux8.IN4
datard_m[8] => Mux7.IN4
datard_m[9] => Mux6.IN4
datard_m[10] => Mux5.IN4
datard_m[11] => Mux4.IN4
datard_m[12] => Mux3.IN4
datard_m[13] => Mux2.IN4
datard_m[14] => Mux1.IN4
datard_m[15] => Mux0.IN4
ins_dad => addr_m.OUTPUTSELECT
ins_dad => addr_m.OUTPUTSELECT
ins_dad => addr_m.OUTPUTSELECT
ins_dad => addr_m.OUTPUTSELECT
ins_dad => addr_m.OUTPUTSELECT
ins_dad => addr_m.OUTPUTSELECT
ins_dad => addr_m.OUTPUTSELECT
ins_dad => addr_m.OUTPUTSELECT
ins_dad => addr_m.OUTPUTSELECT
ins_dad => addr_m.OUTPUTSELECT
ins_dad => addr_m.OUTPUTSELECT
ins_dad => addr_m.OUTPUTSELECT
ins_dad => addr_m.OUTPUTSELECT
ins_dad => addr_m.OUTPUTSELECT
ins_dad => addr_m.OUTPUTSELECT
ins_dad => addr_m.OUTPUTSELECT
pc[0] => Mux15.IN1
pc[0] => Mux15.IN2
pc[0] => Mux15.IN3
pc[0] => Mux15.IN4
pc[0] => Mux15.IN5
pc[0] => addr_m.DATAB
pc[1] => Add0.IN30
pc[1] => Mux14.IN5
pc[1] => addr_m.DATAB
pc[2] => Add0.IN29
pc[2] => Mux13.IN5
pc[2] => addr_m.DATAB
pc[3] => Add0.IN28
pc[3] => Mux12.IN5
pc[3] => addr_m.DATAB
pc[4] => Add0.IN27
pc[4] => Mux11.IN5
pc[4] => addr_m.DATAB
pc[5] => Add0.IN26
pc[5] => Mux10.IN5
pc[5] => addr_m.DATAB
pc[6] => Add0.IN25
pc[6] => Mux9.IN5
pc[6] => addr_m.DATAB
pc[7] => Add0.IN24
pc[7] => Mux8.IN5
pc[7] => addr_m.DATAB
pc[8] => Add0.IN23
pc[8] => Mux7.IN5
pc[8] => addr_m.DATAB
pc[9] => Add0.IN22
pc[9] => Mux6.IN5
pc[9] => addr_m.DATAB
pc[10] => Add0.IN21
pc[10] => Mux5.IN5
pc[10] => addr_m.DATAB
pc[11] => Add0.IN20
pc[11] => Mux4.IN5
pc[11] => addr_m.DATAB
pc[12] => Add0.IN19
pc[12] => Mux3.IN5
pc[12] => addr_m.DATAB
pc[13] => Add0.IN18
pc[13] => Mux2.IN5
pc[13] => addr_m.DATAB
pc[14] => Add0.IN17
pc[14] => Mux1.IN5
pc[14] => addr_m.DATAB
pc[15] => Add0.IN16
pc[15] => Mux0.IN5
pc[15] => addr_m.DATAB
in_d[0] => Mux0.IN8
in_d[0] => Mux1.IN8
in_d[0] => Mux2.IN8
in_d[0] => Mux3.IN8
in_d[0] => Mux4.IN8
in_d[0] => Mux5.IN8
in_d[0] => Mux6.IN8
in_d[0] => Mux7.IN8
in_d[0] => Mux8.IN8
in_d[0] => Mux9.IN8
in_d[0] => Mux10.IN8
in_d[0] => Mux11.IN8
in_d[0] => Mux12.IN8
in_d[0] => Mux13.IN8
in_d[0] => Mux14.IN8
in_d[0] => Mux15.IN8
in_d[1] => Mux0.IN7
in_d[1] => Mux1.IN7
in_d[1] => Mux2.IN7
in_d[1] => Mux3.IN7
in_d[1] => Mux4.IN7
in_d[1] => Mux5.IN7
in_d[1] => Mux6.IN7
in_d[1] => Mux7.IN7
in_d[1] => Mux8.IN7
in_d[1] => Mux9.IN7
in_d[1] => Mux10.IN7
in_d[1] => Mux11.IN7
in_d[1] => Mux12.IN7
in_d[1] => Mux13.IN7
in_d[1] => Mux14.IN7
in_d[1] => Mux15.IN7
in_d[2] => Mux0.IN6
in_d[2] => Mux1.IN6
in_d[2] => Mux2.IN6
in_d[2] => Mux3.IN6
in_d[2] => Mux4.IN6
in_d[2] => Mux5.IN6
in_d[2] => Mux6.IN6
in_d[2] => Mux7.IN6
in_d[2] => Mux8.IN6
in_d[2] => Mux9.IN6
in_d[2] => Mux10.IN6
in_d[2] => Mux11.IN6
in_d[2] => Mux12.IN6
in_d[2] => Mux13.IN6
in_d[2] => Mux14.IN6
in_d[2] => Mux15.IN6
addr_m[0] <= addr_m.DB_MAX_OUTPUT_PORT_TYPE
addr_m[1] <= addr_m.DB_MAX_OUTPUT_PORT_TYPE
addr_m[2] <= addr_m.DB_MAX_OUTPUT_PORT_TYPE
addr_m[3] <= addr_m.DB_MAX_OUTPUT_PORT_TYPE
addr_m[4] <= addr_m.DB_MAX_OUTPUT_PORT_TYPE
addr_m[5] <= addr_m.DB_MAX_OUTPUT_PORT_TYPE
addr_m[6] <= addr_m.DB_MAX_OUTPUT_PORT_TYPE
addr_m[7] <= addr_m.DB_MAX_OUTPUT_PORT_TYPE
addr_m[8] <= addr_m.DB_MAX_OUTPUT_PORT_TYPE
addr_m[9] <= addr_m.DB_MAX_OUTPUT_PORT_TYPE
addr_m[10] <= addr_m.DB_MAX_OUTPUT_PORT_TYPE
addr_m[11] <= addr_m.DB_MAX_OUTPUT_PORT_TYPE
addr_m[12] <= addr_m.DB_MAX_OUTPUT_PORT_TYPE
addr_m[13] <= addr_m.DB_MAX_OUTPUT_PORT_TYPE
addr_m[14] <= addr_m.DB_MAX_OUTPUT_PORT_TYPE
addr_m[15] <= addr_m.DB_MAX_OUTPUT_PORT_TYPE
data_wr[0] <= regfile:reg0.b[0]
data_wr[1] <= regfile:reg0.b[1]
data_wr[2] <= regfile:reg0.b[2]
data_wr[3] <= regfile:reg0.b[3]
data_wr[4] <= regfile:reg0.b[4]
data_wr[5] <= regfile:reg0.b[5]
data_wr[6] <= regfile:reg0.b[6]
data_wr[7] <= regfile:reg0.b[7]
data_wr[8] <= regfile:reg0.b[8]
data_wr[9] <= regfile:reg0.b[9]
data_wr[10] <= regfile:reg0.b[10]
data_wr[11] <= regfile:reg0.b[11]
data_wr[12] <= regfile:reg0.b[12]
data_wr[13] <= regfile:reg0.b[13]
data_wr[14] <= regfile:reg0.b[14]
data_wr[15] <= regfile:reg0.b[15]
Rb_N => TOy[15].OUTPUTSELECT
Rb_N => TOy[14].OUTPUTSELECT
Rb_N => TOy[13].OUTPUTSELECT
Rb_N => TOy[12].OUTPUTSELECT
Rb_N => TOy[11].OUTPUTSELECT
Rb_N => TOy[10].OUTPUTSELECT
Rb_N => TOy[9].OUTPUTSELECT
Rb_N => TOy[8].OUTPUTSELECT
Rb_N => TOy[7].OUTPUTSELECT
Rb_N => TOy[6].OUTPUTSELECT
Rb_N => TOy[5].OUTPUTSELECT
Rb_N => TOy[4].OUTPUTSELECT
Rb_N => TOy[3].OUTPUTSELECT
Rb_N => TOy[2].OUTPUTSELECT
Rb_N => TOy[1].OUTPUTSELECT
Rb_N => TOy[0].OUTPUTSELECT
Z <= alu:alu0.z
jump_dir[0] <= regfile:reg0.a[0]
jump_dir[1] <= regfile:reg0.a[1]
jump_dir[2] <= regfile:reg0.a[2]
jump_dir[3] <= regfile:reg0.a[3]
jump_dir[4] <= regfile:reg0.a[4]
jump_dir[5] <= regfile:reg0.a[5]
jump_dir[6] <= regfile:reg0.a[6]
jump_dir[7] <= regfile:reg0.a[7]
jump_dir[8] <= regfile:reg0.a[8]
jump_dir[9] <= regfile:reg0.a[9]
jump_dir[10] <= regfile:reg0.a[10]
jump_dir[11] <= regfile:reg0.a[11]
jump_dir[12] <= regfile:reg0.a[12]
jump_dir[13] <= regfile:reg0.a[13]
jump_dir[14] <= regfile:reg0.a[14]
jump_dir[15] <= regfile:reg0.a[15]
rd_io[0] => Mux15.IN9
rd_io[1] => Mux14.IN9
rd_io[2] => Mux13.IN9
rd_io[3] => Mux12.IN9
rd_io[4] => Mux11.IN9
rd_io[5] => Mux10.IN9
rd_io[6] => Mux9.IN9
rd_io[7] => Mux8.IN9
rd_io[8] => Mux7.IN9
rd_io[9] => Mux6.IN9
rd_io[10] => Mux5.IN9
rd_io[11] => Mux4.IN9
rd_io[12] => Mux3.IN9
rd_io[13] => Mux2.IN9
rd_io[14] => Mux1.IN9
rd_io[15] => Mux0.IN9
wr_io[0] <= regfile:reg0.b[0]
wr_io[1] <= regfile:reg0.b[1]
wr_io[2] <= regfile:reg0.b[2]
wr_io[3] <= regfile:reg0.b[3]
wr_io[4] <= regfile:reg0.b[4]
wr_io[5] <= regfile:reg0.b[5]
wr_io[6] <= regfile:reg0.b[6]
wr_io[7] <= regfile:reg0.b[7]
wr_io[8] <= regfile:reg0.b[8]
wr_io[9] <= regfile:reg0.b[9]
wr_io[10] <= regfile:reg0.b[10]
wr_io[11] <= regfile:reg0.b[11]
wr_io[12] <= regfile:reg0.b[12]
wr_io[13] <= regfile:reg0.b[13]
wr_io[14] <= regfile:reg0.b[14]
wr_io[15] <= regfile:reg0.b[15]
sys_a => regfile:reg0.sys_a
wr_sys => regfile:reg0.wr_sys
int_enabled <= regfile:reg0.int_enabled
reg_op[0] => regfile:reg0.reg_op[0]
reg_op[1] => regfile:reg0.reg_op[1]
reg_op[2] => regfile:reg0.reg_op[2]
exception_id[0] => regfile:reg0.exception_id[0]
exception_id[1] => regfile:reg0.exception_id[1]
exception_id[2] => regfile:reg0.exception_id[2]
exception_id[3] => regfile:reg0.exception_id[3]
div_zero <= alu:alu0.div_zero


|sisa|ProcesadorBase:proc0|datapath:d0|alu:alu0
x[0] => ShiftRight0.IN21
x[0] => ShiftRight1.IN21
x[0] => ShiftLeft0.IN16
x[0] => LessThan0.IN16
x[0] => LessThan1.IN16
x[0] => Equal3.IN15
x[0] => Mult0.IN15
x[0] => Mult1.IN15
x[0] => Div0.IN15
x[0] => Div1.IN15
x[0] => w.IN0
x[0] => w.IN0
x[0] => w.IN0
x[0] => Add1.IN32
x[0] => Add2.IN16
x[0] => Mux15.IN17
x[0] => Mux15.IN18
x[0] => Mux15.IN3
x[1] => ShiftRight0.IN20
x[1] => ShiftRight1.IN20
x[1] => ShiftLeft0.IN15
x[1] => LessThan0.IN15
x[1] => LessThan1.IN15
x[1] => Equal3.IN14
x[1] => Mult0.IN14
x[1] => Mult1.IN14
x[1] => Div0.IN14
x[1] => Div1.IN14
x[1] => w.IN0
x[1] => w.IN0
x[1] => w.IN0
x[1] => Add1.IN31
x[1] => Add2.IN15
x[1] => Mux14.IN22
x[1] => Mux14.IN23
x[1] => Mux14.IN8
x[2] => ShiftRight0.IN19
x[2] => ShiftRight1.IN19
x[2] => ShiftLeft0.IN14
x[2] => LessThan0.IN14
x[2] => LessThan1.IN14
x[2] => Equal3.IN13
x[2] => Mult0.IN13
x[2] => Mult1.IN13
x[2] => Div0.IN13
x[2] => Div1.IN13
x[2] => w.IN0
x[2] => w.IN0
x[2] => w.IN0
x[2] => Add1.IN30
x[2] => Add2.IN14
x[2] => Mux13.IN22
x[2] => Mux13.IN23
x[2] => Mux13.IN8
x[3] => ShiftRight0.IN18
x[3] => ShiftRight1.IN18
x[3] => ShiftLeft0.IN13
x[3] => LessThan0.IN13
x[3] => LessThan1.IN13
x[3] => Equal3.IN12
x[3] => Mult0.IN12
x[3] => Mult1.IN12
x[3] => Div0.IN12
x[3] => Div1.IN12
x[3] => w.IN0
x[3] => w.IN0
x[3] => w.IN0
x[3] => Add1.IN29
x[3] => Add2.IN13
x[3] => Mux12.IN22
x[3] => Mux12.IN23
x[3] => Mux12.IN8
x[4] => ShiftRight0.IN17
x[4] => ShiftRight1.IN17
x[4] => ShiftLeft0.IN12
x[4] => LessThan0.IN12
x[4] => LessThan1.IN12
x[4] => Equal3.IN11
x[4] => Mult0.IN11
x[4] => Mult1.IN11
x[4] => Div0.IN11
x[4] => Div1.IN11
x[4] => w.IN0
x[4] => w.IN0
x[4] => w.IN0
x[4] => Add1.IN28
x[4] => Add2.IN12
x[4] => Mux11.IN22
x[4] => Mux11.IN23
x[4] => Mux11.IN8
x[5] => ShiftRight0.IN16
x[5] => ShiftRight1.IN16
x[5] => ShiftLeft0.IN11
x[5] => LessThan0.IN11
x[5] => LessThan1.IN11
x[5] => Equal3.IN10
x[5] => Mult0.IN10
x[5] => Mult1.IN10
x[5] => Div0.IN10
x[5] => Div1.IN10
x[5] => w.IN0
x[5] => w.IN0
x[5] => w.IN0
x[5] => Add1.IN27
x[5] => Add2.IN11
x[5] => Mux10.IN22
x[5] => Mux10.IN23
x[5] => Mux10.IN8
x[6] => ShiftRight0.IN15
x[6] => ShiftRight1.IN15
x[6] => ShiftLeft0.IN10
x[6] => LessThan0.IN10
x[6] => LessThan1.IN10
x[6] => Equal3.IN9
x[6] => Mult0.IN9
x[6] => Mult1.IN9
x[6] => Div0.IN9
x[6] => Div1.IN9
x[6] => w.IN0
x[6] => w.IN0
x[6] => w.IN0
x[6] => Add1.IN26
x[6] => Add2.IN10
x[6] => Mux9.IN22
x[6] => Mux9.IN23
x[6] => Mux9.IN8
x[7] => ShiftRight0.IN14
x[7] => ShiftRight1.IN14
x[7] => ShiftLeft0.IN9
x[7] => LessThan0.IN9
x[7] => LessThan1.IN9
x[7] => Equal3.IN8
x[7] => Mult0.IN8
x[7] => Mult1.IN8
x[7] => Div0.IN8
x[7] => Div1.IN8
x[7] => w.IN0
x[7] => w.IN0
x[7] => w.IN0
x[7] => Add1.IN25
x[7] => Add2.IN9
x[7] => Mux8.IN22
x[7] => Mux8.IN23
x[7] => Mux8.IN8
x[8] => ShiftRight0.IN13
x[8] => ShiftRight1.IN13
x[8] => ShiftLeft0.IN8
x[8] => LessThan0.IN8
x[8] => LessThan1.IN8
x[8] => Equal3.IN7
x[8] => Mult0.IN7
x[8] => Mult1.IN7
x[8] => Div0.IN7
x[8] => Div1.IN7
x[8] => w.IN0
x[8] => w.IN0
x[8] => w.IN0
x[8] => Add1.IN24
x[8] => Add2.IN8
x[8] => Mux7.IN22
x[8] => Mux7.IN8
x[9] => ShiftRight0.IN12
x[9] => ShiftRight1.IN12
x[9] => ShiftLeft0.IN7
x[9] => LessThan0.IN7
x[9] => LessThan1.IN7
x[9] => Equal3.IN6
x[9] => Mult0.IN6
x[9] => Mult1.IN6
x[9] => Div0.IN6
x[9] => Div1.IN6
x[9] => w.IN0
x[9] => w.IN0
x[9] => w.IN0
x[9] => Add1.IN23
x[9] => Add2.IN7
x[9] => Mux6.IN22
x[9] => Mux6.IN8
x[10] => ShiftRight0.IN11
x[10] => ShiftRight1.IN11
x[10] => ShiftLeft0.IN6
x[10] => LessThan0.IN6
x[10] => LessThan1.IN6
x[10] => Equal3.IN5
x[10] => Mult0.IN5
x[10] => Mult1.IN5
x[10] => Div0.IN5
x[10] => Div1.IN5
x[10] => w.IN0
x[10] => w.IN0
x[10] => w.IN0
x[10] => Add1.IN22
x[10] => Add2.IN6
x[10] => Mux5.IN22
x[10] => Mux5.IN8
x[11] => ShiftRight0.IN10
x[11] => ShiftRight1.IN10
x[11] => ShiftLeft0.IN5
x[11] => LessThan0.IN5
x[11] => LessThan1.IN5
x[11] => Equal3.IN4
x[11] => Mult0.IN4
x[11] => Mult1.IN4
x[11] => Div0.IN4
x[11] => Div1.IN4
x[11] => w.IN0
x[11] => w.IN0
x[11] => w.IN0
x[11] => Add1.IN21
x[11] => Add2.IN5
x[11] => Mux4.IN22
x[11] => Mux4.IN8
x[12] => ShiftRight0.IN9
x[12] => ShiftRight1.IN9
x[12] => ShiftLeft0.IN4
x[12] => LessThan0.IN4
x[12] => LessThan1.IN4
x[12] => Equal3.IN3
x[12] => Mult0.IN3
x[12] => Mult1.IN3
x[12] => Div0.IN3
x[12] => Div1.IN3
x[12] => w.IN0
x[12] => w.IN0
x[12] => w.IN0
x[12] => Add1.IN20
x[12] => Add2.IN4
x[12] => Mux3.IN22
x[12] => Mux3.IN8
x[13] => ShiftRight0.IN8
x[13] => ShiftRight1.IN8
x[13] => ShiftLeft0.IN3
x[13] => LessThan0.IN3
x[13] => LessThan1.IN3
x[13] => Equal3.IN2
x[13] => Mult0.IN2
x[13] => Mult1.IN2
x[13] => Div0.IN2
x[13] => Div1.IN2
x[13] => w.IN0
x[13] => w.IN0
x[13] => w.IN0
x[13] => Add1.IN19
x[13] => Add2.IN3
x[13] => Mux2.IN22
x[13] => Mux2.IN8
x[14] => ShiftRight0.IN7
x[14] => ShiftRight1.IN7
x[14] => ShiftLeft0.IN2
x[14] => LessThan0.IN2
x[14] => LessThan1.IN2
x[14] => Equal3.IN1
x[14] => Mult0.IN1
x[14] => Mult1.IN1
x[14] => Div0.IN1
x[14] => Div1.IN1
x[14] => w.IN0
x[14] => w.IN0
x[14] => w.IN0
x[14] => Add1.IN18
x[14] => Add2.IN2
x[14] => Mux1.IN22
x[14] => Mux1.IN8
x[15] => ShiftRight0.IN5
x[15] => ShiftRight0.IN6
x[15] => ShiftRight1.IN6
x[15] => ShiftLeft0.IN1
x[15] => LessThan0.IN1
x[15] => LessThan1.IN1
x[15] => Equal3.IN0
x[15] => Mult0.IN0
x[15] => Mult1.IN0
x[15] => Div0.IN0
x[15] => Div1.IN0
x[15] => w.IN0
x[15] => w.IN0
x[15] => w.IN0
x[15] => Add1.IN17
x[15] => Add2.IN1
x[15] => Mux0.IN22
x[15] => Mux0.IN8
y[0] => Equal2.IN31
y[0] => ShiftLeft0.IN21
y[0] => LessThan0.IN32
y[0] => LessThan1.IN32
y[0] => Equal3.IN31
y[0] => Mult0.IN31
y[0] => Mult1.IN31
y[0] => Div0.IN31
y[0] => Div1.IN31
y[0] => w.IN1
y[0] => w.IN1
y[0] => w.IN1
y[0] => Add2.IN32
y[0] => Mux7.IN24
y[0] => Mux15.IN19
y[0] => Add0.IN10
y[0] => Add1.IN5
y[1] => Equal2.IN30
y[1] => ShiftLeft0.IN20
y[1] => LessThan0.IN31
y[1] => LessThan1.IN31
y[1] => Equal3.IN30
y[1] => Mult0.IN30
y[1] => Mult1.IN30
y[1] => Div0.IN30
y[1] => Div1.IN30
y[1] => w.IN1
y[1] => w.IN1
y[1] => w.IN1
y[1] => Add2.IN31
y[1] => Mux6.IN24
y[1] => Mux14.IN24
y[1] => Add0.IN9
y[1] => Add1.IN4
y[2] => Equal2.IN29
y[2] => ShiftLeft0.IN19
y[2] => LessThan0.IN30
y[2] => LessThan1.IN30
y[2] => Equal3.IN29
y[2] => Mult0.IN29
y[2] => Mult1.IN29
y[2] => Div0.IN29
y[2] => Div1.IN29
y[2] => w.IN1
y[2] => w.IN1
y[2] => w.IN1
y[2] => Add2.IN30
y[2] => Mux5.IN24
y[2] => Mux13.IN24
y[2] => Add0.IN8
y[2] => Add1.IN3
y[3] => Equal2.IN28
y[3] => ShiftLeft0.IN18
y[3] => LessThan0.IN29
y[3] => LessThan1.IN29
y[3] => Equal3.IN28
y[3] => Mult0.IN28
y[3] => Mult1.IN28
y[3] => Div0.IN28
y[3] => Div1.IN28
y[3] => w.IN1
y[3] => w.IN1
y[3] => w.IN1
y[3] => Add2.IN29
y[3] => Mux4.IN24
y[3] => Mux12.IN24
y[3] => Add0.IN7
y[3] => Add1.IN2
y[4] => Equal2.IN27
y[4] => ShiftLeft0.IN17
y[4] => LessThan0.IN28
y[4] => LessThan1.IN28
y[4] => Equal3.IN27
y[4] => Mult0.IN27
y[4] => Mult1.IN27
y[4] => Div0.IN27
y[4] => Div1.IN27
y[4] => w.IN1
y[4] => w.IN1
y[4] => w.IN1
y[4] => Add2.IN28
y[4] => Mux3.IN24
y[4] => Mux11.IN24
y[4] => Add0.IN6
y[4] => Add1.IN1
y[5] => Equal2.IN26
y[5] => LessThan0.IN27
y[5] => LessThan1.IN27
y[5] => Equal3.IN26
y[5] => Mult0.IN26
y[5] => Mult1.IN26
y[5] => Div0.IN26
y[5] => Div1.IN26
y[5] => w.IN1
y[5] => w.IN1
y[5] => w.IN1
y[5] => Add2.IN27
y[5] => Mux2.IN24
y[5] => Mux10.IN24
y[5] => Add1.IN16
y[6] => Equal2.IN25
y[6] => LessThan0.IN26
y[6] => LessThan1.IN26
y[6] => Equal3.IN25
y[6] => Mult0.IN25
y[6] => Mult1.IN25
y[6] => Div0.IN25
y[6] => Div1.IN25
y[6] => w.IN1
y[6] => w.IN1
y[6] => w.IN1
y[6] => Add2.IN26
y[6] => Mux1.IN24
y[6] => Mux9.IN24
y[6] => Add1.IN15
y[7] => Equal2.IN24
y[7] => LessThan0.IN25
y[7] => LessThan1.IN25
y[7] => Equal3.IN24
y[7] => Mult0.IN24
y[7] => Mult1.IN24
y[7] => Div0.IN24
y[7] => Div1.IN24
y[7] => w.IN1
y[7] => w.IN1
y[7] => w.IN1
y[7] => Add2.IN25
y[7] => Mux0.IN24
y[7] => Mux8.IN24
y[7] => Add1.IN14
y[8] => Equal2.IN23
y[8] => LessThan0.IN24
y[8] => LessThan1.IN24
y[8] => Equal3.IN23
y[8] => Mult0.IN23
y[8] => Mult1.IN23
y[8] => Div0.IN23
y[8] => Div1.IN23
y[8] => w.IN1
y[8] => w.IN1
y[8] => w.IN1
y[8] => Add2.IN24
y[8] => Mux7.IN23
y[8] => Add1.IN13
y[9] => Equal2.IN22
y[9] => LessThan0.IN23
y[9] => LessThan1.IN23
y[9] => Equal3.IN22
y[9] => Mult0.IN22
y[9] => Mult1.IN22
y[9] => Div0.IN22
y[9] => Div1.IN22
y[9] => w.IN1
y[9] => w.IN1
y[9] => w.IN1
y[9] => Add2.IN23
y[9] => Mux6.IN23
y[9] => Add1.IN12
y[10] => Equal2.IN21
y[10] => LessThan0.IN22
y[10] => LessThan1.IN22
y[10] => Equal3.IN21
y[10] => Mult0.IN21
y[10] => Mult1.IN21
y[10] => Div0.IN21
y[10] => Div1.IN21
y[10] => w.IN1
y[10] => w.IN1
y[10] => w.IN1
y[10] => Add2.IN22
y[10] => Mux5.IN23
y[10] => Add1.IN11
y[11] => Equal2.IN20
y[11] => LessThan0.IN21
y[11] => LessThan1.IN21
y[11] => Equal3.IN20
y[11] => Mult0.IN20
y[11] => Mult1.IN20
y[11] => Div0.IN20
y[11] => Div1.IN20
y[11] => w.IN1
y[11] => w.IN1
y[11] => w.IN1
y[11] => Add2.IN21
y[11] => Mux4.IN23
y[11] => Add1.IN10
y[12] => Equal2.IN19
y[12] => LessThan0.IN20
y[12] => LessThan1.IN20
y[12] => Equal3.IN19
y[12] => Mult0.IN19
y[12] => Mult1.IN19
y[12] => Div0.IN19
y[12] => Div1.IN19
y[12] => w.IN1
y[12] => w.IN1
y[12] => w.IN1
y[12] => Add2.IN20
y[12] => Mux3.IN23
y[12] => Add1.IN9
y[13] => Equal2.IN18
y[13] => LessThan0.IN19
y[13] => LessThan1.IN19
y[13] => Equal3.IN18
y[13] => Mult0.IN18
y[13] => Mult1.IN18
y[13] => Div0.IN18
y[13] => Div1.IN18
y[13] => w.IN1
y[13] => w.IN1
y[13] => w.IN1
y[13] => Add2.IN19
y[13] => Mux2.IN23
y[13] => Add1.IN8
y[14] => Equal2.IN17
y[14] => LessThan0.IN18
y[14] => LessThan1.IN18
y[14] => Equal3.IN17
y[14] => Mult0.IN17
y[14] => Mult1.IN17
y[14] => Div0.IN17
y[14] => Div1.IN17
y[14] => w.IN1
y[14] => w.IN1
y[14] => w.IN1
y[14] => Add2.IN18
y[14] => Mux1.IN23
y[14] => Add1.IN7
y[15] => Equal2.IN16
y[15] => LessThan0.IN17
y[15] => LessThan1.IN17
y[15] => Equal3.IN16
y[15] => Mult0.IN16
y[15] => Mult1.IN16
y[15] => Div0.IN16
y[15] => Div1.IN16
y[15] => w.IN1
y[15] => w.IN1
y[15] => w.IN1
y[15] => Add2.IN17
y[15] => Mux0.IN23
y[15] => shiftL[15].OUTPUTSELECT
y[15] => shiftL[14].OUTPUTSELECT
y[15] => shiftL[13].OUTPUTSELECT
y[15] => shiftL[12].OUTPUTSELECT
y[15] => shiftL[11].OUTPUTSELECT
y[15] => shiftL[10].OUTPUTSELECT
y[15] => shiftL[9].OUTPUTSELECT
y[15] => shiftL[8].OUTPUTSELECT
y[15] => shiftL[7].OUTPUTSELECT
y[15] => shiftL[6].OUTPUTSELECT
y[15] => shiftL[5].OUTPUTSELECT
y[15] => shiftL[4].OUTPUTSELECT
y[15] => shiftL[3].OUTPUTSELECT
y[15] => shiftL[2].OUTPUTSELECT
y[15] => shiftL[1].OUTPUTSELECT
y[15] => shiftL[0].OUTPUTSELECT
y[15] => shiftA[15].OUTPUTSELECT
y[15] => shiftA[14].OUTPUTSELECT
y[15] => shiftA[13].OUTPUTSELECT
y[15] => shiftA[12].OUTPUTSELECT
y[15] => shiftA[11].OUTPUTSELECT
y[15] => shiftA[10].OUTPUTSELECT
y[15] => shiftA[9].OUTPUTSELECT
y[15] => shiftA[8].OUTPUTSELECT
y[15] => shiftA[7].OUTPUTSELECT
y[15] => shiftA[6].OUTPUTSELECT
y[15] => shiftA[5].OUTPUTSELECT
y[15] => shiftA[4].OUTPUTSELECT
y[15] => shiftA[3].OUTPUTSELECT
y[15] => shiftA[2].OUTPUTSELECT
y[15] => shiftA[1].OUTPUTSELECT
y[15] => shiftA[0].OUTPUTSELECT
y[15] => Add1.IN6
op[0] => Equal0.IN9
op[0] => Equal1.IN9
op[0] => Mux0.IN29
op[0] => Mux1.IN29
op[0] => Mux2.IN29
op[0] => Mux3.IN29
op[0] => Mux4.IN29
op[0] => Mux5.IN29
op[0] => Mux6.IN29
op[0] => Mux7.IN29
op[0] => Mux8.IN29
op[0] => Mux9.IN29
op[0] => Mux10.IN29
op[0] => Mux11.IN29
op[0] => Mux12.IN29
op[0] => Mux13.IN29
op[0] => Mux14.IN29
op[0] => Mux15.IN24
op[1] => Equal0.IN8
op[1] => Equal1.IN8
op[1] => Mux0.IN28
op[1] => Mux1.IN28
op[1] => Mux2.IN28
op[1] => Mux3.IN28
op[1] => Mux4.IN28
op[1] => Mux5.IN28
op[1] => Mux6.IN28
op[1] => Mux7.IN28
op[1] => Mux8.IN28
op[1] => Mux9.IN28
op[1] => Mux10.IN28
op[1] => Mux11.IN28
op[1] => Mux12.IN28
op[1] => Mux13.IN28
op[1] => Mux14.IN28
op[1] => Mux15.IN23
op[2] => Equal0.IN7
op[2] => Equal1.IN7
op[2] => Mux0.IN27
op[2] => Mux1.IN27
op[2] => Mux2.IN27
op[2] => Mux3.IN27
op[2] => Mux4.IN27
op[2] => Mux5.IN27
op[2] => Mux6.IN27
op[2] => Mux7.IN27
op[2] => Mux8.IN27
op[2] => Mux9.IN27
op[2] => Mux10.IN27
op[2] => Mux11.IN27
op[2] => Mux12.IN27
op[2] => Mux13.IN27
op[2] => Mux14.IN27
op[2] => Mux15.IN22
op[3] => Equal0.IN6
op[3] => Equal1.IN6
op[3] => Mux0.IN26
op[3] => Mux1.IN26
op[3] => Mux2.IN26
op[3] => Mux3.IN26
op[3] => Mux4.IN26
op[3] => Mux5.IN26
op[3] => Mux6.IN26
op[3] => Mux7.IN26
op[3] => Mux8.IN26
op[3] => Mux9.IN26
op[3] => Mux10.IN26
op[3] => Mux11.IN26
op[3] => Mux12.IN26
op[3] => Mux13.IN26
op[3] => Mux14.IN26
op[3] => Mux15.IN21
op[4] => Equal0.IN5
op[4] => Equal1.IN5
op[4] => Mux0.IN25
op[4] => Mux1.IN25
op[4] => Mux2.IN25
op[4] => Mux3.IN25
op[4] => Mux4.IN25
op[4] => Mux5.IN25
op[4] => Mux6.IN25
op[4] => Mux7.IN25
op[4] => Mux8.IN25
op[4] => Mux9.IN25
op[4] => Mux10.IN25
op[4] => Mux11.IN25
op[4] => Mux12.IN25
op[4] => Mux13.IN25
op[4] => Mux14.IN25
op[4] => Mux15.IN20
w[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
w[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
w[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
w[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
w[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
w[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
w[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
w[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
w[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
w[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
w[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
w[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
w[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
w[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
w[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
w[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
z <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
div_zero <= div_zero.DB_MAX_OUTPUT_PORT_TYPE


|sisa|ProcesadorBase:proc0|datapath:d0|regfile:reg0
clk => registro~19.CLK
clk => registro~0.CLK
clk => registro~1.CLK
clk => registro~2.CLK
clk => registro~3.CLK
clk => registro~4.CLK
clk => registro~5.CLK
clk => registro~6.CLK
clk => registro~7.CLK
clk => registro~8.CLK
clk => registro~9.CLK
clk => registro~10.CLK
clk => registro~11.CLK
clk => registro~12.CLK
clk => registro~13.CLK
clk => registro~14.CLK
clk => registro~15.CLK
clk => registro~16.CLK
clk => registro~17.CLK
clk => registro~18.CLK
clk => registro_sistema[0][0].CLK
clk => registro_sistema[0][1].CLK
clk => registro_sistema[0][2].CLK
clk => registro_sistema[0][3].CLK
clk => registro_sistema[0][4].CLK
clk => registro_sistema[0][5].CLK
clk => registro_sistema[0][6].CLK
clk => registro_sistema[0][7].CLK
clk => registro_sistema[0][8].CLK
clk => registro_sistema[0][9].CLK
clk => registro_sistema[0][10].CLK
clk => registro_sistema[0][11].CLK
clk => registro_sistema[0][12].CLK
clk => registro_sistema[0][13].CLK
clk => registro_sistema[0][14].CLK
clk => registro_sistema[0][15].CLK
clk => registro_sistema[1][0].CLK
clk => registro_sistema[1][1].CLK
clk => registro_sistema[1][2].CLK
clk => registro_sistema[1][3].CLK
clk => registro_sistema[1][4].CLK
clk => registro_sistema[1][5].CLK
clk => registro_sistema[1][6].CLK
clk => registro_sistema[1][7].CLK
clk => registro_sistema[1][8].CLK
clk => registro_sistema[1][9].CLK
clk => registro_sistema[1][10].CLK
clk => registro_sistema[1][11].CLK
clk => registro_sistema[1][12].CLK
clk => registro_sistema[1][13].CLK
clk => registro_sistema[1][14].CLK
clk => registro_sistema[1][15].CLK
clk => registro_sistema[2][0].CLK
clk => registro_sistema[2][1].CLK
clk => registro_sistema[2][2].CLK
clk => registro_sistema[2][3].CLK
clk => registro_sistema[2][4].CLK
clk => registro_sistema[2][5].CLK
clk => registro_sistema[2][6].CLK
clk => registro_sistema[2][7].CLK
clk => registro_sistema[2][8].CLK
clk => registro_sistema[2][9].CLK
clk => registro_sistema[2][10].CLK
clk => registro_sistema[2][11].CLK
clk => registro_sistema[2][12].CLK
clk => registro_sistema[2][13].CLK
clk => registro_sistema[2][14].CLK
clk => registro_sistema[2][15].CLK
clk => registro_sistema[3][0].CLK
clk => registro_sistema[3][1].CLK
clk => registro_sistema[3][2].CLK
clk => registro_sistema[3][3].CLK
clk => registro_sistema[3][4].CLK
clk => registro_sistema[3][5].CLK
clk => registro_sistema[3][6].CLK
clk => registro_sistema[3][7].CLK
clk => registro_sistema[3][8].CLK
clk => registro_sistema[3][9].CLK
clk => registro_sistema[3][10].CLK
clk => registro_sistema[3][11].CLK
clk => registro_sistema[3][12].CLK
clk => registro_sistema[3][13].CLK
clk => registro_sistema[3][14].CLK
clk => registro_sistema[3][15].CLK
clk => registro_sistema[4][0].CLK
clk => registro_sistema[4][1].CLK
clk => registro_sistema[4][2].CLK
clk => registro_sistema[4][3].CLK
clk => registro_sistema[4][4].CLK
clk => registro_sistema[4][5].CLK
clk => registro_sistema[4][6].CLK
clk => registro_sistema[4][7].CLK
clk => registro_sistema[4][8].CLK
clk => registro_sistema[4][9].CLK
clk => registro_sistema[4][10].CLK
clk => registro_sistema[4][11].CLK
clk => registro_sistema[4][12].CLK
clk => registro_sistema[4][13].CLK
clk => registro_sistema[4][14].CLK
clk => registro_sistema[4][15].CLK
clk => registro_sistema[5][0].CLK
clk => registro_sistema[5][1].CLK
clk => registro_sistema[5][2].CLK
clk => registro_sistema[5][3].CLK
clk => registro_sistema[5][4].CLK
clk => registro_sistema[5][5].CLK
clk => registro_sistema[5][6].CLK
clk => registro_sistema[5][7].CLK
clk => registro_sistema[5][8].CLK
clk => registro_sistema[5][9].CLK
clk => registro_sistema[5][10].CLK
clk => registro_sistema[5][11].CLK
clk => registro_sistema[5][12].CLK
clk => registro_sistema[5][13].CLK
clk => registro_sistema[5][14].CLK
clk => registro_sistema[5][15].CLK
clk => registro_sistema[6][0].CLK
clk => registro_sistema[6][1].CLK
clk => registro_sistema[6][2].CLK
clk => registro_sistema[6][3].CLK
clk => registro_sistema[6][4].CLK
clk => registro_sistema[6][5].CLK
clk => registro_sistema[6][6].CLK
clk => registro_sistema[6][7].CLK
clk => registro_sistema[6][8].CLK
clk => registro_sistema[6][9].CLK
clk => registro_sistema[6][10].CLK
clk => registro_sistema[6][11].CLK
clk => registro_sistema[6][12].CLK
clk => registro_sistema[6][13].CLK
clk => registro_sistema[6][14].CLK
clk => registro_sistema[6][15].CLK
clk => registro_sistema[7][0].CLK
clk => registro_sistema[7][1].CLK
clk => registro_sistema[7][2].CLK
clk => registro_sistema[7][3].CLK
clk => registro_sistema[7][4].CLK
clk => registro_sistema[7][5].CLK
clk => registro_sistema[7][6].CLK
clk => registro_sistema[7][7].CLK
clk => registro_sistema[7][8].CLK
clk => registro_sistema[7][9].CLK
clk => registro_sistema[7][10].CLK
clk => registro_sistema[7][11].CLK
clk => registro_sistema[7][12].CLK
clk => registro_sistema[7][13].CLK
clk => registro_sistema[7][14].CLK
clk => registro_sistema[7][15].CLK
clk => registro.CLK0
wrd => registro~19.DATAIN
wrd => registro.WE
d[0] => registro_sistema.DATAB
d[0] => registro_sistema.DATAB
d[0] => registro_sistema.DATAB
d[0] => registro_sistema.DATAB
d[0] => registro_sistema.DATAB
d[0] => registro_sistema.DATAB
d[0] => registro_sistema.DATAB
d[0] => registro_sistema.DATAB
d[0] => registro_sistema.DATAB
d[0] => registro~18.DATAIN
d[0] => registro.DATAIN
d[1] => registro_sistema.DATAB
d[1] => registro_sistema.DATAB
d[1] => registro_sistema.DATAB
d[1] => registro_sistema.DATAB
d[1] => registro_sistema.DATAB
d[1] => registro_sistema.DATAB
d[1] => registro_sistema.DATAB
d[1] => registro_sistema.DATAB
d[1] => registro_sistema.DATAB
d[1] => registro~17.DATAIN
d[1] => registro.DATAIN1
d[2] => registro_sistema.DATAB
d[2] => registro_sistema.DATAB
d[2] => registro_sistema.DATAB
d[2] => registro_sistema.DATAB
d[2] => registro_sistema.DATAB
d[2] => registro_sistema.DATAB
d[2] => registro_sistema.DATAB
d[2] => registro_sistema.DATAB
d[2] => registro_sistema.DATAB
d[2] => registro~16.DATAIN
d[2] => registro.DATAIN2
d[3] => registro_sistema.DATAB
d[3] => registro_sistema.DATAB
d[3] => registro_sistema.DATAB
d[3] => registro_sistema.DATAB
d[3] => registro_sistema.DATAB
d[3] => registro_sistema.DATAB
d[3] => registro_sistema.DATAB
d[3] => registro_sistema.DATAB
d[3] => registro_sistema.DATAB
d[3] => registro~15.DATAIN
d[3] => registro.DATAIN3
d[4] => registro_sistema.DATAB
d[4] => registro_sistema.DATAB
d[4] => registro_sistema.DATAB
d[4] => registro_sistema.DATAB
d[4] => registro_sistema.DATAB
d[4] => registro_sistema.DATAB
d[4] => registro_sistema.DATAB
d[4] => registro_sistema.DATAB
d[4] => registro_sistema.DATAB
d[4] => registro~14.DATAIN
d[4] => registro.DATAIN4
d[5] => registro_sistema.DATAB
d[5] => registro_sistema.DATAB
d[5] => registro_sistema.DATAB
d[5] => registro_sistema.DATAB
d[5] => registro_sistema.DATAB
d[5] => registro_sistema.DATAB
d[5] => registro_sistema.DATAB
d[5] => registro_sistema.DATAB
d[5] => registro_sistema.DATAB
d[5] => registro~13.DATAIN
d[5] => registro.DATAIN5
d[6] => registro_sistema.DATAB
d[6] => registro_sistema.DATAB
d[6] => registro_sistema.DATAB
d[6] => registro_sistema.DATAB
d[6] => registro_sistema.DATAB
d[6] => registro_sistema.DATAB
d[6] => registro_sistema.DATAB
d[6] => registro_sistema.DATAB
d[6] => registro_sistema.DATAB
d[6] => registro~12.DATAIN
d[6] => registro.DATAIN6
d[7] => registro_sistema.DATAB
d[7] => registro_sistema.DATAB
d[7] => registro_sistema.DATAB
d[7] => registro_sistema.DATAB
d[7] => registro_sistema.DATAB
d[7] => registro_sistema.DATAB
d[7] => registro_sistema.DATAB
d[7] => registro_sistema.DATAB
d[7] => registro_sistema.DATAB
d[7] => registro~11.DATAIN
d[7] => registro.DATAIN7
d[8] => registro_sistema.DATAB
d[8] => registro_sistema.DATAB
d[8] => registro_sistema.DATAB
d[8] => registro_sistema.DATAB
d[8] => registro_sistema.DATAB
d[8] => registro_sistema.DATAB
d[8] => registro_sistema.DATAB
d[8] => registro_sistema.DATAB
d[8] => registro_sistema.DATAB
d[8] => registro~10.DATAIN
d[8] => registro.DATAIN8
d[9] => registro_sistema.DATAB
d[9] => registro_sistema.DATAB
d[9] => registro_sistema.DATAB
d[9] => registro_sistema.DATAB
d[9] => registro_sistema.DATAB
d[9] => registro_sistema.DATAB
d[9] => registro_sistema.DATAB
d[9] => registro_sistema.DATAB
d[9] => registro_sistema.DATAB
d[9] => registro~9.DATAIN
d[9] => registro.DATAIN9
d[10] => registro_sistema.DATAB
d[10] => registro_sistema.DATAB
d[10] => registro_sistema.DATAB
d[10] => registro_sistema.DATAB
d[10] => registro_sistema.DATAB
d[10] => registro_sistema.DATAB
d[10] => registro_sistema.DATAB
d[10] => registro_sistema.DATAB
d[10] => registro_sistema.DATAB
d[10] => registro~8.DATAIN
d[10] => registro.DATAIN10
d[11] => registro_sistema.DATAB
d[11] => registro_sistema.DATAB
d[11] => registro_sistema.DATAB
d[11] => registro_sistema.DATAB
d[11] => registro_sistema.DATAB
d[11] => registro_sistema.DATAB
d[11] => registro_sistema.DATAB
d[11] => registro_sistema.DATAB
d[11] => registro_sistema.DATAB
d[11] => registro~7.DATAIN
d[11] => registro.DATAIN11
d[12] => registro_sistema.DATAB
d[12] => registro_sistema.DATAB
d[12] => registro_sistema.DATAB
d[12] => registro_sistema.DATAB
d[12] => registro_sistema.DATAB
d[12] => registro_sistema.DATAB
d[12] => registro_sistema.DATAB
d[12] => registro_sistema.DATAB
d[12] => registro_sistema.DATAB
d[12] => registro~6.DATAIN
d[12] => registro.DATAIN12
d[13] => registro_sistema.DATAB
d[13] => registro_sistema.DATAB
d[13] => registro_sistema.DATAB
d[13] => registro_sistema.DATAB
d[13] => registro_sistema.DATAB
d[13] => registro_sistema.DATAB
d[13] => registro_sistema.DATAB
d[13] => registro_sistema.DATAB
d[13] => registro_sistema.DATAB
d[13] => registro~5.DATAIN
d[13] => registro.DATAIN13
d[14] => registro_sistema.DATAB
d[14] => registro_sistema.DATAB
d[14] => registro_sistema.DATAB
d[14] => registro_sistema.DATAB
d[14] => registro_sistema.DATAB
d[14] => registro_sistema.DATAB
d[14] => registro_sistema.DATAB
d[14] => registro_sistema.DATAB
d[14] => registro_sistema.DATAB
d[14] => registro~4.DATAIN
d[14] => registro.DATAIN14
d[15] => registro_sistema.DATAB
d[15] => registro_sistema.DATAB
d[15] => registro_sistema.DATAB
d[15] => registro_sistema.DATAB
d[15] => registro_sistema.DATAB
d[15] => registro_sistema.DATAB
d[15] => registro_sistema.DATAB
d[15] => registro_sistema.DATAB
d[15] => registro_sistema.DATAB
d[15] => registro~3.DATAIN
d[15] => registro.DATAIN15
addr_a[0] => Mux0.IN2
addr_a[0] => Mux1.IN2
addr_a[0] => Mux2.IN2
addr_a[0] => Mux3.IN2
addr_a[0] => Mux4.IN2
addr_a[0] => Mux5.IN2
addr_a[0] => Mux6.IN2
addr_a[0] => Mux7.IN2
addr_a[0] => Mux8.IN2
addr_a[0] => Mux9.IN2
addr_a[0] => Mux10.IN2
addr_a[0] => Mux11.IN2
addr_a[0] => Mux12.IN2
addr_a[0] => Mux13.IN2
addr_a[0] => Mux14.IN2
addr_a[0] => Mux15.IN2
addr_a[0] => registro.RADDR
addr_a[1] => Mux0.IN1
addr_a[1] => Mux1.IN1
addr_a[1] => Mux2.IN1
addr_a[1] => Mux3.IN1
addr_a[1] => Mux4.IN1
addr_a[1] => Mux5.IN1
addr_a[1] => Mux6.IN1
addr_a[1] => Mux7.IN1
addr_a[1] => Mux8.IN1
addr_a[1] => Mux9.IN1
addr_a[1] => Mux10.IN1
addr_a[1] => Mux11.IN1
addr_a[1] => Mux12.IN1
addr_a[1] => Mux13.IN1
addr_a[1] => Mux14.IN1
addr_a[1] => Mux15.IN1
addr_a[1] => registro.RADDR1
addr_a[2] => Mux0.IN0
addr_a[2] => Mux1.IN0
addr_a[2] => Mux2.IN0
addr_a[2] => Mux3.IN0
addr_a[2] => Mux4.IN0
addr_a[2] => Mux5.IN0
addr_a[2] => Mux6.IN0
addr_a[2] => Mux7.IN0
addr_a[2] => Mux8.IN0
addr_a[2] => Mux9.IN0
addr_a[2] => Mux10.IN0
addr_a[2] => Mux11.IN0
addr_a[2] => Mux12.IN0
addr_a[2] => Mux13.IN0
addr_a[2] => Mux14.IN0
addr_a[2] => Mux15.IN0
addr_a[2] => registro.RADDR2
addr_b[0] => registro.PORTBRADDR
addr_b[1] => registro.PORTBRADDR1
addr_b[2] => registro.PORTBRADDR2
addr_d[0] => Decoder0.IN2
addr_d[0] => registro~2.DATAIN
addr_d[0] => registro.WADDR
addr_d[1] => Decoder0.IN1
addr_d[1] => registro~1.DATAIN
addr_d[1] => registro.WADDR1
addr_d[2] => Decoder0.IN0
addr_d[2] => registro~0.DATAIN
addr_d[2] => registro.WADDR2
a[0] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= a.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= registro.PORTBDATAOUT
b[1] <= registro.PORTBDATAOUT1
b[2] <= registro.PORTBDATAOUT2
b[3] <= registro.PORTBDATAOUT3
b[4] <= registro.PORTBDATAOUT4
b[5] <= registro.PORTBDATAOUT5
b[6] <= registro.PORTBDATAOUT6
b[7] <= registro.PORTBDATAOUT7
b[8] <= registro.PORTBDATAOUT8
b[9] <= registro.PORTBDATAOUT9
b[10] <= registro.PORTBDATAOUT10
b[11] <= registro.PORTBDATAOUT11
b[12] <= registro.PORTBDATAOUT12
b[13] <= registro.PORTBDATAOUT13
b[14] <= registro.PORTBDATAOUT14
b[15] <= registro.PORTBDATAOUT15
sys_a => a.OUTPUTSELECT
sys_a => a.OUTPUTSELECT
sys_a => a.OUTPUTSELECT
sys_a => a.OUTPUTSELECT
sys_a => a.OUTPUTSELECT
sys_a => a.OUTPUTSELECT
sys_a => a.OUTPUTSELECT
sys_a => a.OUTPUTSELECT
sys_a => a.OUTPUTSELECT
sys_a => a.OUTPUTSELECT
sys_a => a.OUTPUTSELECT
sys_a => a.OUTPUTSELECT
sys_a => a.OUTPUTSELECT
sys_a => a.OUTPUTSELECT
sys_a => a.OUTPUTSELECT
sys_a => a.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema.OUTPUTSELECT
wr_sys => registro_sistema[3][0].ENA
wr_sys => registro_sistema[3][1].ENA
wr_sys => registro_sistema[3][2].ENA
wr_sys => registro_sistema[3][3].ENA
wr_sys => registro_sistema[3][4].ENA
wr_sys => registro_sistema[3][5].ENA
wr_sys => registro_sistema[3][6].ENA
wr_sys => registro_sistema[3][7].ENA
wr_sys => registro_sistema[3][8].ENA
wr_sys => registro_sistema[3][9].ENA
wr_sys => registro_sistema[3][10].ENA
wr_sys => registro_sistema[3][11].ENA
wr_sys => registro_sistema[3][12].ENA
wr_sys => registro_sistema[3][13].ENA
wr_sys => registro_sistema[3][14].ENA
wr_sys => registro_sistema[3][15].ENA
wr_sys => registro_sistema[4][0].ENA
wr_sys => registro_sistema[4][1].ENA
wr_sys => registro_sistema[4][2].ENA
wr_sys => registro_sistema[4][3].ENA
wr_sys => registro_sistema[4][4].ENA
wr_sys => registro_sistema[4][5].ENA
wr_sys => registro_sistema[4][6].ENA
wr_sys => registro_sistema[4][7].ENA
wr_sys => registro_sistema[4][8].ENA
wr_sys => registro_sistema[4][9].ENA
wr_sys => registro_sistema[4][10].ENA
wr_sys => registro_sistema[4][11].ENA
wr_sys => registro_sistema[4][12].ENA
wr_sys => registro_sistema[4][13].ENA
wr_sys => registro_sistema[4][14].ENA
wr_sys => registro_sistema[4][15].ENA
wr_sys => registro_sistema[5][0].ENA
wr_sys => registro_sistema[5][1].ENA
wr_sys => registro_sistema[5][2].ENA
wr_sys => registro_sistema[5][3].ENA
wr_sys => registro_sistema[5][4].ENA
wr_sys => registro_sistema[5][5].ENA
wr_sys => registro_sistema[5][6].ENA
wr_sys => registro_sistema[5][7].ENA
wr_sys => registro_sistema[5][8].ENA
wr_sys => registro_sistema[5][9].ENA
wr_sys => registro_sistema[5][10].ENA
wr_sys => registro_sistema[5][11].ENA
wr_sys => registro_sistema[5][12].ENA
wr_sys => registro_sistema[5][13].ENA
wr_sys => registro_sistema[5][14].ENA
wr_sys => registro_sistema[5][15].ENA
wr_sys => registro_sistema[6][0].ENA
wr_sys => registro_sistema[6][1].ENA
wr_sys => registro_sistema[6][2].ENA
wr_sys => registro_sistema[6][3].ENA
wr_sys => registro_sistema[6][4].ENA
wr_sys => registro_sistema[6][5].ENA
wr_sys => registro_sistema[6][6].ENA
wr_sys => registro_sistema[6][7].ENA
wr_sys => registro_sistema[6][8].ENA
wr_sys => registro_sistema[6][9].ENA
wr_sys => registro_sistema[6][10].ENA
wr_sys => registro_sistema[6][11].ENA
wr_sys => registro_sistema[6][12].ENA
wr_sys => registro_sistema[6][13].ENA
wr_sys => registro_sistema[6][14].ENA
wr_sys => registro_sistema[6][15].ENA
int_enabled <= registro_sistema[7][1].DB_MAX_OUTPUT_PORT_TYPE
reg_op[0] => Equal0.IN5
reg_op[0] => Equal1.IN5
reg_op[0] => Equal2.IN5
reg_op[0] => Equal3.IN5
reg_op[1] => Equal0.IN4
reg_op[1] => Equal1.IN4
reg_op[1] => Equal2.IN4
reg_op[1] => Equal3.IN4
reg_op[2] => Equal0.IN3
reg_op[2] => Equal1.IN3
reg_op[2] => Equal2.IN3
reg_op[2] => Equal3.IN3
exception_id[0] => registro_sistema.DATAB
exception_id[1] => registro_sistema.DATAB
exception_id[2] => registro_sistema.DATAB
exception_id[3] => registro_sistema.DATAB


|sisa|ProcesadorBase:proc0|exception_controller:e0
boot => ~NO_FANOUT~
clk => exception_id[0]~reg0.CLK
clk => exception_id[1]~reg0.CLK
clk => exception_id[2]~reg0.CLK
clk => exception_id[3]~reg0.CLK
exception_id[0] <= exception_id[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exception_id[1] <= exception_id[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exception_id[2] <= exception_id[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exception_id[3] <= exception_id[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
intr => exception_idS.IN0
div_zero => exception_idS.IN0
excep_UP <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
excep_enabled => exception_idS.IN1
excep_enabled => exception_idS.IN1
excep_enabled => exception_idS.IN1
excep_enabled => exception_idS.IN0
excep_enabled => exception_idS.IN1
invalid_address => exception_idS.IN0
invalid_address => exception_idS.IN0
isLDorST => exception_idS.IN1
fetch => exception_idS.IN1
illegal_inst => exception_idS.IN1


|sisa|MemoryController:memory0
CLOCK_50 => SRAMController:sram_controller.clk
addr[0] => invalid_address.IN0
addr[0] => LessThan0.IN32
addr[0] => vga_addr.DATAB
addr[0] => LessThan1.IN32
addr[0] => LessThan2.IN32
addr[0] => SRAMController:sram_controller.address[0]
addr[1] => LessThan0.IN31
addr[1] => vga_addr.DATAB
addr[1] => LessThan1.IN31
addr[1] => LessThan2.IN31
addr[1] => SRAMController:sram_controller.address[1]
addr[2] => LessThan0.IN30
addr[2] => vga_addr.DATAB
addr[2] => LessThan1.IN30
addr[2] => LessThan2.IN30
addr[2] => SRAMController:sram_controller.address[2]
addr[3] => LessThan0.IN29
addr[3] => vga_addr.DATAB
addr[3] => LessThan1.IN29
addr[3] => LessThan2.IN29
addr[3] => SRAMController:sram_controller.address[3]
addr[4] => LessThan0.IN28
addr[4] => vga_addr.DATAB
addr[4] => LessThan1.IN28
addr[4] => LessThan2.IN28
addr[4] => SRAMController:sram_controller.address[4]
addr[5] => LessThan0.IN27
addr[5] => vga_addr.DATAB
addr[5] => LessThan1.IN27
addr[5] => LessThan2.IN27
addr[5] => SRAMController:sram_controller.address[5]
addr[6] => LessThan0.IN26
addr[6] => vga_addr.DATAB
addr[6] => LessThan1.IN26
addr[6] => LessThan2.IN26
addr[6] => SRAMController:sram_controller.address[6]
addr[7] => LessThan0.IN25
addr[7] => vga_addr.DATAB
addr[7] => LessThan1.IN25
addr[7] => LessThan2.IN25
addr[7] => SRAMController:sram_controller.address[7]
addr[8] => LessThan0.IN24
addr[8] => vga_addr.DATAB
addr[8] => LessThan1.IN24
addr[8] => LessThan2.IN24
addr[8] => SRAMController:sram_controller.address[8]
addr[9] => LessThan0.IN23
addr[9] => vga_addr.DATAB
addr[9] => LessThan1.IN23
addr[9] => LessThan2.IN23
addr[9] => SRAMController:sram_controller.address[9]
addr[10] => LessThan0.IN22
addr[10] => vga_addr.DATAB
addr[10] => LessThan1.IN22
addr[10] => LessThan2.IN22
addr[10] => SRAMController:sram_controller.address[10]
addr[11] => LessThan0.IN21
addr[11] => vga_addr.DATAB
addr[11] => LessThan1.IN21
addr[11] => LessThan2.IN21
addr[11] => SRAMController:sram_controller.address[11]
addr[12] => LessThan0.IN20
addr[12] => vga_addr.DATAB
addr[12] => LessThan1.IN20
addr[12] => LessThan2.IN20
addr[12] => SRAMController:sram_controller.address[12]
addr[13] => LessThan0.IN19
addr[13] => LessThan1.IN19
addr[13] => LessThan2.IN19
addr[13] => SRAMController:sram_controller.address[13]
addr[14] => LessThan0.IN18
addr[14] => LessThan1.IN18
addr[14] => LessThan2.IN18
addr[14] => SRAMController:sram_controller.address[14]
addr[15] => LessThan0.IN17
addr[15] => LessThan1.IN17
addr[15] => LessThan2.IN17
addr[15] => SRAMController:sram_controller.address[15]
wr_data[0] => SRAMController:sram_controller.dataToWrite[0]
wr_data[0] => vga_wr_data[0].DATAIN
wr_data[1] => SRAMController:sram_controller.dataToWrite[1]
wr_data[1] => vga_wr_data[1].DATAIN
wr_data[2] => SRAMController:sram_controller.dataToWrite[2]
wr_data[2] => vga_wr_data[2].DATAIN
wr_data[3] => SRAMController:sram_controller.dataToWrite[3]
wr_data[3] => vga_wr_data[3].DATAIN
wr_data[4] => SRAMController:sram_controller.dataToWrite[4]
wr_data[4] => vga_wr_data[4].DATAIN
wr_data[5] => SRAMController:sram_controller.dataToWrite[5]
wr_data[5] => vga_wr_data[5].DATAIN
wr_data[6] => SRAMController:sram_controller.dataToWrite[6]
wr_data[6] => vga_wr_data[6].DATAIN
wr_data[7] => SRAMController:sram_controller.dataToWrite[7]
wr_data[7] => vga_wr_data[7].DATAIN
wr_data[8] => SRAMController:sram_controller.dataToWrite[8]
wr_data[8] => vga_wr_data[8].DATAIN
wr_data[9] => SRAMController:sram_controller.dataToWrite[9]
wr_data[9] => vga_wr_data[9].DATAIN
wr_data[10] => SRAMController:sram_controller.dataToWrite[10]
wr_data[10] => vga_wr_data[10].DATAIN
wr_data[11] => SRAMController:sram_controller.dataToWrite[11]
wr_data[11] => vga_wr_data[11].DATAIN
wr_data[12] => SRAMController:sram_controller.dataToWrite[12]
wr_data[12] => vga_wr_data[12].DATAIN
wr_data[13] => SRAMController:sram_controller.dataToWrite[13]
wr_data[13] => vga_wr_data[13].DATAIN
wr_data[14] => SRAMController:sram_controller.dataToWrite[14]
wr_data[14] => vga_wr_data[14].DATAIN
wr_data[15] => SRAMController:sram_controller.dataToWrite[15]
wr_data[15] => vga_wr_data[15].DATAIN
rd_data[0] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
we => wrTO.DATAB
we => vga_we.DATAB
byte_m => SRAMController:sram_controller.byte_m
byte_m => vga_byte_m.DATAIN
byte_m => invalid_address.IN1
invalid_address <= invalid_address.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[0] <= SRAMController:sram_controller.SRAM_ADDR[0]
SRAM_ADDR[1] <= SRAMController:sram_controller.SRAM_ADDR[1]
SRAM_ADDR[2] <= SRAMController:sram_controller.SRAM_ADDR[2]
SRAM_ADDR[3] <= SRAMController:sram_controller.SRAM_ADDR[3]
SRAM_ADDR[4] <= SRAMController:sram_controller.SRAM_ADDR[4]
SRAM_ADDR[5] <= SRAMController:sram_controller.SRAM_ADDR[5]
SRAM_ADDR[6] <= SRAMController:sram_controller.SRAM_ADDR[6]
SRAM_ADDR[7] <= SRAMController:sram_controller.SRAM_ADDR[7]
SRAM_ADDR[8] <= SRAMController:sram_controller.SRAM_ADDR[8]
SRAM_ADDR[9] <= SRAMController:sram_controller.SRAM_ADDR[9]
SRAM_ADDR[10] <= SRAMController:sram_controller.SRAM_ADDR[10]
SRAM_ADDR[11] <= SRAMController:sram_controller.SRAM_ADDR[11]
SRAM_ADDR[12] <= SRAMController:sram_controller.SRAM_ADDR[12]
SRAM_ADDR[13] <= SRAMController:sram_controller.SRAM_ADDR[13]
SRAM_ADDR[14] <= SRAMController:sram_controller.SRAM_ADDR[14]
SRAM_ADDR[15] <= SRAMController:sram_controller.SRAM_ADDR[15]
SRAM_ADDR[16] <= SRAMController:sram_controller.SRAM_ADDR[16]
SRAM_ADDR[17] <= SRAMController:sram_controller.SRAM_ADDR[17]
SRAM_DQ[0] <> SRAMController:sram_controller.SRAM_DQ[0]
SRAM_DQ[1] <> SRAMController:sram_controller.SRAM_DQ[1]
SRAM_DQ[2] <> SRAMController:sram_controller.SRAM_DQ[2]
SRAM_DQ[3] <> SRAMController:sram_controller.SRAM_DQ[3]
SRAM_DQ[4] <> SRAMController:sram_controller.SRAM_DQ[4]
SRAM_DQ[5] <> SRAMController:sram_controller.SRAM_DQ[5]
SRAM_DQ[6] <> SRAMController:sram_controller.SRAM_DQ[6]
SRAM_DQ[7] <> SRAMController:sram_controller.SRAM_DQ[7]
SRAM_DQ[8] <> SRAMController:sram_controller.SRAM_DQ[8]
SRAM_DQ[9] <> SRAMController:sram_controller.SRAM_DQ[9]
SRAM_DQ[10] <> SRAMController:sram_controller.SRAM_DQ[10]
SRAM_DQ[11] <> SRAMController:sram_controller.SRAM_DQ[11]
SRAM_DQ[12] <> SRAMController:sram_controller.SRAM_DQ[12]
SRAM_DQ[13] <> SRAMController:sram_controller.SRAM_DQ[13]
SRAM_DQ[14] <> SRAMController:sram_controller.SRAM_DQ[14]
SRAM_DQ[15] <> SRAMController:sram_controller.SRAM_DQ[15]
SRAM_UB_N <= SRAMController:sram_controller.SRAM_UB_N
SRAM_LB_N <= SRAMController:sram_controller.SRAM_LB_N
SRAM_CE_N <= SRAMController:sram_controller.SRAM_CE_N
SRAM_OE_N <= SRAMController:sram_controller.SRAM_OE_N
SRAM_WE_N <= SRAMController:sram_controller.SRAM_WE_N
vga_addr[0] <= vga_addr.DB_MAX_OUTPUT_PORT_TYPE
vga_addr[1] <= vga_addr.DB_MAX_OUTPUT_PORT_TYPE
vga_addr[2] <= vga_addr.DB_MAX_OUTPUT_PORT_TYPE
vga_addr[3] <= vga_addr.DB_MAX_OUTPUT_PORT_TYPE
vga_addr[4] <= vga_addr.DB_MAX_OUTPUT_PORT_TYPE
vga_addr[5] <= vga_addr.DB_MAX_OUTPUT_PORT_TYPE
vga_addr[6] <= vga_addr.DB_MAX_OUTPUT_PORT_TYPE
vga_addr[7] <= vga_addr.DB_MAX_OUTPUT_PORT_TYPE
vga_addr[8] <= vga_addr.DB_MAX_OUTPUT_PORT_TYPE
vga_addr[9] <= vga_addr.DB_MAX_OUTPUT_PORT_TYPE
vga_addr[10] <= vga_addr.DB_MAX_OUTPUT_PORT_TYPE
vga_addr[11] <= vga_addr.DB_MAX_OUTPUT_PORT_TYPE
vga_addr[12] <= vga_addr.DB_MAX_OUTPUT_PORT_TYPE
vga_we <= vga_we.DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[0] <= wr_data[0].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[1] <= wr_data[1].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[2] <= wr_data[2].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[3] <= wr_data[3].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[4] <= wr_data[4].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[5] <= wr_data[5].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[6] <= wr_data[6].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[7] <= wr_data[7].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[8] <= wr_data[8].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[9] <= wr_data[9].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[10] <= wr_data[10].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[11] <= wr_data[11].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[12] <= wr_data[12].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[13] <= wr_data[13].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[14] <= wr_data[14].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[15] <= wr_data[15].DB_MAX_OUTPUT_PORT_TYPE
vga_rd_data[0] => rd_data.DATAB
vga_rd_data[1] => rd_data.DATAB
vga_rd_data[2] => rd_data.DATAB
vga_rd_data[3] => rd_data.DATAB
vga_rd_data[4] => rd_data.DATAB
vga_rd_data[5] => rd_data.DATAB
vga_rd_data[6] => rd_data.DATAB
vga_rd_data[7] => rd_data.DATAB
vga_rd_data[8] => rd_data.DATAB
vga_rd_data[9] => rd_data.DATAB
vga_rd_data[10] => rd_data.DATAB
vga_rd_data[11] => rd_data.DATAB
vga_rd_data[12] => rd_data.DATAB
vga_rd_data[13] => rd_data.DATAB
vga_rd_data[14] => rd_data.DATAB
vga_rd_data[15] => rd_data.DATAB
vga_byte_m <= byte_m.DB_MAX_OUTPUT_PORT_TYPE


|sisa|MemoryController:memory0|SRAMController:sram_controller
clk => SRAM_WE_N~reg0.CLK
clk => estat~1.DATAIN
SRAM_ADDR[0] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[1] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[2] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[3] <= address[4].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[4] <= address[5].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[5] <= address[6].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[6] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[7] <= address[8].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[8] <= address[9].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[9] <= address[10].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[10] <= address[11].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[11] <= address[12].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[12] <= address[13].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[13] <= address[14].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[14] <= address[15].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[15] <= <GND>
SRAM_ADDR[16] <= <GND>
SRAM_ADDR[17] <= <GND>
SRAM_DQ[0] <> SRAM_DQ[0]
SRAM_DQ[1] <> SRAM_DQ[1]
SRAM_DQ[2] <> SRAM_DQ[2]
SRAM_DQ[3] <> SRAM_DQ[3]
SRAM_DQ[4] <> SRAM_DQ[4]
SRAM_DQ[5] <> SRAM_DQ[5]
SRAM_DQ[6] <> SRAM_DQ[6]
SRAM_DQ[7] <> SRAM_DQ[7]
SRAM_DQ[8] <> SRAM_DQ[8]
SRAM_DQ[9] <> SRAM_DQ[9]
SRAM_DQ[10] <> SRAM_DQ[10]
SRAM_DQ[11] <> SRAM_DQ[11]
SRAM_DQ[12] <> SRAM_DQ[12]
SRAM_DQ[13] <> SRAM_DQ[13]
SRAM_DQ[14] <> SRAM_DQ[14]
SRAM_DQ[15] <> SRAM_DQ[15]
SRAM_UB_N <= SRAM_UB_N.DB_MAX_OUTPUT_PORT_TYPE
SRAM_LB_N <= SRAM_LB_N.DB_MAX_OUTPUT_PORT_TYPE
SRAM_CE_N <= <GND>
SRAM_OE_N <= <GND>
SRAM_WE_N <= SRAM_WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[0] => SRAM_LB_N.IN1
address[0] => SRAM_DQ[15].IN0
address[0] => dataReaded.OUTPUTSELECT
address[0] => dataReaded.OUTPUTSELECT
address[0] => dataReaded.OUTPUTSELECT
address[0] => dataReaded.OUTPUTSELECT
address[0] => dataReaded.OUTPUTSELECT
address[0] => dataReaded.OUTPUTSELECT
address[0] => dataReaded.OUTPUTSELECT
address[0] => dataReaded.OUTPUTSELECT
address[0] => SRAM_DQ[7].IN0
address[0] => SRAM_UB_N.IN1
address[1] => SRAM_ADDR[0].DATAIN
address[2] => SRAM_ADDR[1].DATAIN
address[3] => SRAM_ADDR[2].DATAIN
address[4] => SRAM_ADDR[3].DATAIN
address[5] => SRAM_ADDR[4].DATAIN
address[6] => SRAM_ADDR[5].DATAIN
address[7] => SRAM_ADDR[6].DATAIN
address[8] => SRAM_ADDR[7].DATAIN
address[9] => SRAM_ADDR[8].DATAIN
address[10] => SRAM_ADDR[9].DATAIN
address[11] => SRAM_ADDR[10].DATAIN
address[12] => SRAM_ADDR[11].DATAIN
address[13] => SRAM_ADDR[12].DATAIN
address[14] => SRAM_ADDR[13].DATAIN
address[15] => SRAM_ADDR[14].DATAIN
dataReaded[0] <= dataReaded.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[1] <= dataReaded.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[2] <= dataReaded.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[3] <= dataReaded.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[4] <= dataReaded.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[5] <= dataReaded.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[6] <= dataReaded.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[7] <= dataReaded.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[8] <= dataReaded.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[9] <= dataReaded.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[10] <= dataReaded.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[11] <= dataReaded.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[12] <= dataReaded.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[13] <= dataReaded.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[14] <= dataReaded.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[15] <= dataReaded.DB_MAX_OUTPUT_PORT_TYPE
dataToWrite[0] => SRAM_DQ[8].DATAA
dataToWrite[0] => SRAM_DQ[0].DATAIN
dataToWrite[1] => SRAM_DQ[9].DATAA
dataToWrite[1] => SRAM_DQ[1].DATAIN
dataToWrite[2] => SRAM_DQ[10].DATAA
dataToWrite[2] => SRAM_DQ[2].DATAIN
dataToWrite[3] => SRAM_DQ[11].DATAA
dataToWrite[3] => SRAM_DQ[3].DATAIN
dataToWrite[4] => SRAM_DQ[12].DATAA
dataToWrite[4] => SRAM_DQ[4].DATAIN
dataToWrite[5] => SRAM_DQ[13].DATAA
dataToWrite[5] => SRAM_DQ[5].DATAIN
dataToWrite[6] => SRAM_DQ[14].DATAA
dataToWrite[6] => SRAM_DQ[6].DATAIN
dataToWrite[7] => SRAM_DQ[15].DATAA
dataToWrite[7] => SRAM_DQ[7].DATAIN
dataToWrite[8] => SRAM_DQ[8].DATAB
dataToWrite[9] => SRAM_DQ[9].DATAB
dataToWrite[10] => SRAM_DQ[10].DATAB
dataToWrite[11] => SRAM_DQ[11].DATAB
dataToWrite[12] => SRAM_DQ[12].DATAB
dataToWrite[13] => SRAM_DQ[13].DATAB
dataToWrite[14] => SRAM_DQ[14].DATAB
dataToWrite[15] => SRAM_DQ[15].DATAB
WR => SRAM_UB_N.IN0
WR => estat.DATAB
WR => Selector1.IN2
WR => SRAM_DQ[7].IN1
WR => SRAM_DQ[15].IN1
WR => SRAM_WE_N.DATAB
WR => Selector0.IN1
byte_m => SRAM_UB_N.IN1
byte_m => dataReaded.OUTPUTSELECT
byte_m => dataReaded.OUTPUTSELECT
byte_m => dataReaded.OUTPUTSELECT
byte_m => dataReaded.OUTPUTSELECT
byte_m => dataReaded.OUTPUTSELECT
byte_m => dataReaded.OUTPUTSELECT
byte_m => dataReaded.OUTPUTSELECT
byte_m => dataReaded.OUTPUTSELECT
byte_m => dataReaded.OUTPUTSELECT
byte_m => dataReaded.OUTPUTSELECT
byte_m => dataReaded.OUTPUTSELECT
byte_m => dataReaded.OUTPUTSELECT
byte_m => dataReaded.OUTPUTSELECT
byte_m => dataReaded.OUTPUTSELECT
byte_m => dataReaded.OUTPUTSELECT
byte_m => dataReaded.OUTPUTSELECT
byte_m => SRAM_DQ[7].IN1
byte_m => SRAM_DQ[8].OUTPUTSELECT
byte_m => SRAM_DQ[9].OUTPUTSELECT
byte_m => SRAM_DQ[10].OUTPUTSELECT
byte_m => SRAM_DQ[11].OUTPUTSELECT
byte_m => SRAM_DQ[12].OUTPUTSELECT
byte_m => SRAM_DQ[13].OUTPUTSELECT
byte_m => SRAM_DQ[14].OUTPUTSELECT
byte_m => SRAM_DQ[15].OUTPUTSELECT
byte_m => SRAM_DQ[15].IN1


|sisa|controladores_IO:controladosIO
boot => registro_io.OUTPUTSELECT
boot => registro_io.OUTPUTSELECT
boot => registro_io.OUTPUTSELECT
boot => registro_io.OUTPUTSELECT
boot => registro_io.OUTPUTSELECT
boot => registro_io.OUTPUTSELECT
boot => registro_io.OUTPUTSELECT
boot => registro_io.OUTPUTSELECT
boot => registro_io.OUTPUTSELECT
boot => registro_io.OUTPUTSELECT
boot => registro_io.OUTPUTSELECT
boot => registro_io.OUTPUTSELECT
boot => registro_io.OUTPUTSELECT
boot => registro_io.OUTPUTSELECT
boot => registro_io.OUTPUTSELECT
boot => registro_io.OUTPUTSELECT
boot => registro_io.OUTPUTSELECT
boot => registro_io.OUTPUTSELECT
boot => registro_io.OUTPUTSELECT
boot => registro_io.OUTPUTSELECT
boot => controlador_interrupciones:prio_int_controller.boot
boot => int_controller:int_pulsadores.boot
boot => int_controller:int_interruptores.boot
boot => timmer:int_timmer.boot
boot => keyboard_controller:controladorKeyboard.reset
CLOCK_50 => controlador_interrupciones:prio_int_controller.clk
CLOCK_50 => rd_io[0]~reg0.CLK
CLOCK_50 => rd_io[1]~reg0.CLK
CLOCK_50 => rd_io[2]~reg0.CLK
CLOCK_50 => rd_io[3]~reg0.CLK
CLOCK_50 => rd_io[4]~reg0.CLK
CLOCK_50 => rd_io[5]~reg0.CLK
CLOCK_50 => rd_io[6]~reg0.CLK
CLOCK_50 => rd_io[7]~reg0.CLK
CLOCK_50 => rd_io[8]~reg0.CLK
CLOCK_50 => rd_io[9]~reg0.CLK
CLOCK_50 => rd_io[10]~reg0.CLK
CLOCK_50 => rd_io[11]~reg0.CLK
CLOCK_50 => rd_io[12]~reg0.CLK
CLOCK_50 => rd_io[13]~reg0.CLK
CLOCK_50 => rd_io[14]~reg0.CLK
CLOCK_50 => rd_io[15]~reg0.CLK
CLOCK_50 => contador_milisegundos[0].CLK
CLOCK_50 => contador_milisegundos[1].CLK
CLOCK_50 => contador_milisegundos[2].CLK
CLOCK_50 => contador_milisegundos[3].CLK
CLOCK_50 => contador_milisegundos[4].CLK
CLOCK_50 => contador_milisegundos[5].CLK
CLOCK_50 => contador_milisegundos[6].CLK
CLOCK_50 => contador_milisegundos[7].CLK
CLOCK_50 => contador_milisegundos[8].CLK
CLOCK_50 => contador_milisegundos[9].CLK
CLOCK_50 => contador_milisegundos[10].CLK
CLOCK_50 => contador_milisegundos[11].CLK
CLOCK_50 => contador_milisegundos[12].CLK
CLOCK_50 => contador_milisegundos[13].CLK
CLOCK_50 => contador_milisegundos[14].CLK
CLOCK_50 => contador_milisegundos[15].CLK
CLOCK_50 => contador_ciclos[0].CLK
CLOCK_50 => contador_ciclos[1].CLK
CLOCK_50 => contador_ciclos[2].CLK
CLOCK_50 => contador_ciclos[3].CLK
CLOCK_50 => contador_ciclos[4].CLK
CLOCK_50 => contador_ciclos[5].CLK
CLOCK_50 => contador_ciclos[6].CLK
CLOCK_50 => contador_ciclos[7].CLK
CLOCK_50 => contador_ciclos[8].CLK
CLOCK_50 => contador_ciclos[9].CLK
CLOCK_50 => contador_ciclos[10].CLK
CLOCK_50 => contador_ciclos[11].CLK
CLOCK_50 => contador_ciclos[12].CLK
CLOCK_50 => contador_ciclos[13].CLK
CLOCK_50 => contador_ciclos[14].CLK
CLOCK_50 => contador_ciclos[15].CLK
CLOCK_50 => clear_reg.CLK
CLOCK_50 => registro_io[0][0].CLK
CLOCK_50 => registro_io[0][1].CLK
CLOCK_50 => registro_io[0][2].CLK
CLOCK_50 => registro_io[0][3].CLK
CLOCK_50 => registro_io[0][4].CLK
CLOCK_50 => registro_io[0][5].CLK
CLOCK_50 => registro_io[0][6].CLK
CLOCK_50 => registro_io[0][7].CLK
CLOCK_50 => registro_io[0][8].CLK
CLOCK_50 => registro_io[0][9].CLK
CLOCK_50 => registro_io[0][10].CLK
CLOCK_50 => registro_io[0][11].CLK
CLOCK_50 => registro_io[0][12].CLK
CLOCK_50 => registro_io[0][13].CLK
CLOCK_50 => registro_io[0][14].CLK
CLOCK_50 => registro_io[0][15].CLK
CLOCK_50 => registro_io[1][0].CLK
CLOCK_50 => registro_io[1][1].CLK
CLOCK_50 => registro_io[1][2].CLK
CLOCK_50 => registro_io[1][3].CLK
CLOCK_50 => registro_io[1][4].CLK
CLOCK_50 => registro_io[1][5].CLK
CLOCK_50 => registro_io[1][6].CLK
CLOCK_50 => registro_io[1][7].CLK
CLOCK_50 => registro_io[1][8].CLK
CLOCK_50 => registro_io[1][9].CLK
CLOCK_50 => registro_io[1][10].CLK
CLOCK_50 => registro_io[1][11].CLK
CLOCK_50 => registro_io[1][12].CLK
CLOCK_50 => registro_io[1][13].CLK
CLOCK_50 => registro_io[1][14].CLK
CLOCK_50 => registro_io[1][15].CLK
CLOCK_50 => registro_io[2][0].CLK
CLOCK_50 => registro_io[2][1].CLK
CLOCK_50 => registro_io[2][2].CLK
CLOCK_50 => registro_io[2][3].CLK
CLOCK_50 => registro_io[2][4].CLK
CLOCK_50 => registro_io[2][5].CLK
CLOCK_50 => registro_io[2][6].CLK
CLOCK_50 => registro_io[2][7].CLK
CLOCK_50 => registro_io[2][8].CLK
CLOCK_50 => registro_io[2][9].CLK
CLOCK_50 => registro_io[2][10].CLK
CLOCK_50 => registro_io[2][11].CLK
CLOCK_50 => registro_io[2][12].CLK
CLOCK_50 => registro_io[2][13].CLK
CLOCK_50 => registro_io[2][14].CLK
CLOCK_50 => registro_io[2][15].CLK
CLOCK_50 => registro_io[3][0].CLK
CLOCK_50 => registro_io[3][1].CLK
CLOCK_50 => registro_io[3][2].CLK
CLOCK_50 => registro_io[3][3].CLK
CLOCK_50 => registro_io[3][4].CLK
CLOCK_50 => registro_io[3][5].CLK
CLOCK_50 => registro_io[3][6].CLK
CLOCK_50 => registro_io[3][7].CLK
CLOCK_50 => registro_io[3][8].CLK
CLOCK_50 => registro_io[3][9].CLK
CLOCK_50 => registro_io[3][10].CLK
CLOCK_50 => registro_io[3][11].CLK
CLOCK_50 => registro_io[3][12].CLK
CLOCK_50 => registro_io[3][13].CLK
CLOCK_50 => registro_io[3][14].CLK
CLOCK_50 => registro_io[3][15].CLK
CLOCK_50 => registro_io[4][0].CLK
CLOCK_50 => registro_io[4][1].CLK
CLOCK_50 => registro_io[4][2].CLK
CLOCK_50 => registro_io[4][3].CLK
CLOCK_50 => registro_io[4][4].CLK
CLOCK_50 => registro_io[4][5].CLK
CLOCK_50 => registro_io[4][6].CLK
CLOCK_50 => registro_io[4][7].CLK
CLOCK_50 => registro_io[4][8].CLK
CLOCK_50 => registro_io[4][9].CLK
CLOCK_50 => registro_io[4][10].CLK
CLOCK_50 => registro_io[4][11].CLK
CLOCK_50 => registro_io[4][12].CLK
CLOCK_50 => registro_io[4][13].CLK
CLOCK_50 => registro_io[4][14].CLK
CLOCK_50 => registro_io[4][15].CLK
CLOCK_50 => registro_io[5][0].CLK
CLOCK_50 => registro_io[5][1].CLK
CLOCK_50 => registro_io[5][2].CLK
CLOCK_50 => registro_io[5][3].CLK
CLOCK_50 => registro_io[5][4].CLK
CLOCK_50 => registro_io[5][5].CLK
CLOCK_50 => registro_io[5][6].CLK
CLOCK_50 => registro_io[5][7].CLK
CLOCK_50 => registro_io[5][8].CLK
CLOCK_50 => registro_io[5][9].CLK
CLOCK_50 => registro_io[5][10].CLK
CLOCK_50 => registro_io[5][11].CLK
CLOCK_50 => registro_io[5][12].CLK
CLOCK_50 => registro_io[5][13].CLK
CLOCK_50 => registro_io[5][14].CLK
CLOCK_50 => registro_io[5][15].CLK
CLOCK_50 => registro_io[6][0].CLK
CLOCK_50 => registro_io[6][1].CLK
CLOCK_50 => registro_io[6][2].CLK
CLOCK_50 => registro_io[6][3].CLK
CLOCK_50 => registro_io[6][4].CLK
CLOCK_50 => registro_io[6][5].CLK
CLOCK_50 => registro_io[6][6].CLK
CLOCK_50 => registro_io[6][7].CLK
CLOCK_50 => registro_io[6][8].CLK
CLOCK_50 => registro_io[6][9].CLK
CLOCK_50 => registro_io[6][10].CLK
CLOCK_50 => registro_io[6][11].CLK
CLOCK_50 => registro_io[6][12].CLK
CLOCK_50 => registro_io[6][13].CLK
CLOCK_50 => registro_io[6][14].CLK
CLOCK_50 => registro_io[6][15].CLK
CLOCK_50 => registro_io[7][0].CLK
CLOCK_50 => registro_io[7][1].CLK
CLOCK_50 => registro_io[7][2].CLK
CLOCK_50 => registro_io[7][3].CLK
CLOCK_50 => registro_io[7][4].CLK
CLOCK_50 => registro_io[7][5].CLK
CLOCK_50 => registro_io[7][6].CLK
CLOCK_50 => registro_io[7][7].CLK
CLOCK_50 => registro_io[7][8].CLK
CLOCK_50 => registro_io[7][9].CLK
CLOCK_50 => registro_io[7][10].CLK
CLOCK_50 => registro_io[7][11].CLK
CLOCK_50 => registro_io[7][12].CLK
CLOCK_50 => registro_io[7][13].CLK
CLOCK_50 => registro_io[7][14].CLK
CLOCK_50 => registro_io[7][15].CLK
CLOCK_50 => registro_io[8][0].CLK
CLOCK_50 => registro_io[8][1].CLK
CLOCK_50 => registro_io[8][2].CLK
CLOCK_50 => registro_io[8][3].CLK
CLOCK_50 => registro_io[8][4].CLK
CLOCK_50 => registro_io[8][5].CLK
CLOCK_50 => registro_io[8][6].CLK
CLOCK_50 => registro_io[8][7].CLK
CLOCK_50 => registro_io[8][8].CLK
CLOCK_50 => registro_io[8][9].CLK
CLOCK_50 => registro_io[8][10].CLK
CLOCK_50 => registro_io[8][11].CLK
CLOCK_50 => registro_io[8][12].CLK
CLOCK_50 => registro_io[8][13].CLK
CLOCK_50 => registro_io[8][14].CLK
CLOCK_50 => registro_io[8][15].CLK
CLOCK_50 => registro_io[9][0].CLK
CLOCK_50 => registro_io[9][1].CLK
CLOCK_50 => registro_io[9][2].CLK
CLOCK_50 => registro_io[9][3].CLK
CLOCK_50 => registro_io[9][4].CLK
CLOCK_50 => registro_io[9][5].CLK
CLOCK_50 => registro_io[9][6].CLK
CLOCK_50 => registro_io[9][7].CLK
CLOCK_50 => registro_io[9][8].CLK
CLOCK_50 => registro_io[9][9].CLK
CLOCK_50 => registro_io[9][10].CLK
CLOCK_50 => registro_io[9][11].CLK
CLOCK_50 => registro_io[9][12].CLK
CLOCK_50 => registro_io[9][13].CLK
CLOCK_50 => registro_io[9][14].CLK
CLOCK_50 => registro_io[9][15].CLK
CLOCK_50 => registro_io[10][0].CLK
CLOCK_50 => registro_io[10][1].CLK
CLOCK_50 => registro_io[10][2].CLK
CLOCK_50 => registro_io[10][3].CLK
CLOCK_50 => registro_io[10][4].CLK
CLOCK_50 => registro_io[10][5].CLK
CLOCK_50 => registro_io[10][6].CLK
CLOCK_50 => registro_io[10][7].CLK
CLOCK_50 => registro_io[10][8].CLK
CLOCK_50 => registro_io[10][9].CLK
CLOCK_50 => registro_io[10][10].CLK
CLOCK_50 => registro_io[10][11].CLK
CLOCK_50 => registro_io[10][12].CLK
CLOCK_50 => registro_io[10][13].CLK
CLOCK_50 => registro_io[10][14].CLK
CLOCK_50 => registro_io[10][15].CLK
CLOCK_50 => registro_io[11][0].CLK
CLOCK_50 => registro_io[11][1].CLK
CLOCK_50 => registro_io[11][2].CLK
CLOCK_50 => registro_io[11][3].CLK
CLOCK_50 => registro_io[11][4].CLK
CLOCK_50 => registro_io[11][5].CLK
CLOCK_50 => registro_io[11][6].CLK
CLOCK_50 => registro_io[11][7].CLK
CLOCK_50 => registro_io[11][8].CLK
CLOCK_50 => registro_io[11][9].CLK
CLOCK_50 => registro_io[11][10].CLK
CLOCK_50 => registro_io[11][11].CLK
CLOCK_50 => registro_io[11][12].CLK
CLOCK_50 => registro_io[11][13].CLK
CLOCK_50 => registro_io[11][14].CLK
CLOCK_50 => registro_io[11][15].CLK
CLOCK_50 => registro_io[12][0].CLK
CLOCK_50 => registro_io[12][1].CLK
CLOCK_50 => registro_io[12][2].CLK
CLOCK_50 => registro_io[12][3].CLK
CLOCK_50 => registro_io[12][4].CLK
CLOCK_50 => registro_io[12][5].CLK
CLOCK_50 => registro_io[12][6].CLK
CLOCK_50 => registro_io[12][7].CLK
CLOCK_50 => registro_io[12][8].CLK
CLOCK_50 => registro_io[12][9].CLK
CLOCK_50 => registro_io[12][10].CLK
CLOCK_50 => registro_io[12][11].CLK
CLOCK_50 => registro_io[12][12].CLK
CLOCK_50 => registro_io[12][13].CLK
CLOCK_50 => registro_io[12][14].CLK
CLOCK_50 => registro_io[12][15].CLK
CLOCK_50 => registro_io[13][0].CLK
CLOCK_50 => registro_io[13][1].CLK
CLOCK_50 => registro_io[13][2].CLK
CLOCK_50 => registro_io[13][3].CLK
CLOCK_50 => registro_io[13][4].CLK
CLOCK_50 => registro_io[13][5].CLK
CLOCK_50 => registro_io[13][6].CLK
CLOCK_50 => registro_io[13][7].CLK
CLOCK_50 => registro_io[13][8].CLK
CLOCK_50 => registro_io[13][9].CLK
CLOCK_50 => registro_io[13][10].CLK
CLOCK_50 => registro_io[13][11].CLK
CLOCK_50 => registro_io[13][12].CLK
CLOCK_50 => registro_io[13][13].CLK
CLOCK_50 => registro_io[13][14].CLK
CLOCK_50 => registro_io[13][15].CLK
CLOCK_50 => registro_io[14][0].CLK
CLOCK_50 => registro_io[14][1].CLK
CLOCK_50 => registro_io[14][2].CLK
CLOCK_50 => registro_io[14][3].CLK
CLOCK_50 => registro_io[14][4].CLK
CLOCK_50 => registro_io[14][5].CLK
CLOCK_50 => registro_io[14][6].CLK
CLOCK_50 => registro_io[14][7].CLK
CLOCK_50 => registro_io[14][8].CLK
CLOCK_50 => registro_io[14][9].CLK
CLOCK_50 => registro_io[14][10].CLK
CLOCK_50 => registro_io[14][11].CLK
CLOCK_50 => registro_io[14][12].CLK
CLOCK_50 => registro_io[14][13].CLK
CLOCK_50 => registro_io[14][14].CLK
CLOCK_50 => registro_io[14][15].CLK
CLOCK_50 => registro_io[15][0].CLK
CLOCK_50 => registro_io[15][1].CLK
CLOCK_50 => registro_io[15][2].CLK
CLOCK_50 => registro_io[15][3].CLK
CLOCK_50 => registro_io[15][4].CLK
CLOCK_50 => registro_io[15][5].CLK
CLOCK_50 => registro_io[15][6].CLK
CLOCK_50 => registro_io[15][7].CLK
CLOCK_50 => registro_io[15][8].CLK
CLOCK_50 => registro_io[15][9].CLK
CLOCK_50 => registro_io[15][10].CLK
CLOCK_50 => registro_io[15][11].CLK
CLOCK_50 => registro_io[15][12].CLK
CLOCK_50 => registro_io[15][13].CLK
CLOCK_50 => registro_io[15][14].CLK
CLOCK_50 => registro_io[15][15].CLK
CLOCK_50 => registro_io[16][0].CLK
CLOCK_50 => registro_io[16][1].CLK
CLOCK_50 => registro_io[16][2].CLK
CLOCK_50 => registro_io[16][3].CLK
CLOCK_50 => registro_io[16][4].CLK
CLOCK_50 => registro_io[16][5].CLK
CLOCK_50 => registro_io[16][6].CLK
CLOCK_50 => registro_io[16][7].CLK
CLOCK_50 => registro_io[16][8].CLK
CLOCK_50 => registro_io[16][9].CLK
CLOCK_50 => registro_io[16][10].CLK
CLOCK_50 => registro_io[16][11].CLK
CLOCK_50 => registro_io[16][12].CLK
CLOCK_50 => registro_io[16][13].CLK
CLOCK_50 => registro_io[16][14].CLK
CLOCK_50 => registro_io[16][15].CLK
CLOCK_50 => registro_io[17][0].CLK
CLOCK_50 => registro_io[17][1].CLK
CLOCK_50 => registro_io[17][2].CLK
CLOCK_50 => registro_io[17][3].CLK
CLOCK_50 => registro_io[17][4].CLK
CLOCK_50 => registro_io[17][5].CLK
CLOCK_50 => registro_io[17][6].CLK
CLOCK_50 => registro_io[17][7].CLK
CLOCK_50 => registro_io[17][8].CLK
CLOCK_50 => registro_io[17][9].CLK
CLOCK_50 => registro_io[17][10].CLK
CLOCK_50 => registro_io[17][11].CLK
CLOCK_50 => registro_io[17][12].CLK
CLOCK_50 => registro_io[17][13].CLK
CLOCK_50 => registro_io[17][14].CLK
CLOCK_50 => registro_io[17][15].CLK
CLOCK_50 => registro_io[18][0].CLK
CLOCK_50 => registro_io[18][1].CLK
CLOCK_50 => registro_io[18][2].CLK
CLOCK_50 => registro_io[18][3].CLK
CLOCK_50 => registro_io[18][4].CLK
CLOCK_50 => registro_io[18][5].CLK
CLOCK_50 => registro_io[18][6].CLK
CLOCK_50 => registro_io[18][7].CLK
CLOCK_50 => registro_io[18][8].CLK
CLOCK_50 => registro_io[18][9].CLK
CLOCK_50 => registro_io[18][10].CLK
CLOCK_50 => registro_io[18][11].CLK
CLOCK_50 => registro_io[18][12].CLK
CLOCK_50 => registro_io[18][13].CLK
CLOCK_50 => registro_io[18][14].CLK
CLOCK_50 => registro_io[18][15].CLK
CLOCK_50 => registro_io[19][0].CLK
CLOCK_50 => registro_io[19][1].CLK
CLOCK_50 => registro_io[19][2].CLK
CLOCK_50 => registro_io[19][3].CLK
CLOCK_50 => registro_io[19][4].CLK
CLOCK_50 => registro_io[19][5].CLK
CLOCK_50 => registro_io[19][6].CLK
CLOCK_50 => registro_io[19][7].CLK
CLOCK_50 => registro_io[19][8].CLK
CLOCK_50 => registro_io[19][9].CLK
CLOCK_50 => registro_io[19][10].CLK
CLOCK_50 => registro_io[19][11].CLK
CLOCK_50 => registro_io[19][12].CLK
CLOCK_50 => registro_io[19][13].CLK
CLOCK_50 => registro_io[19][14].CLK
CLOCK_50 => registro_io[19][15].CLK
CLOCK_50 => registro_io[20][0].CLK
CLOCK_50 => registro_io[20][1].CLK
CLOCK_50 => registro_io[20][2].CLK
CLOCK_50 => registro_io[20][3].CLK
CLOCK_50 => registro_io[20][4].CLK
CLOCK_50 => registro_io[20][5].CLK
CLOCK_50 => registro_io[20][6].CLK
CLOCK_50 => registro_io[20][7].CLK
CLOCK_50 => registro_io[20][8].CLK
CLOCK_50 => registro_io[20][9].CLK
CLOCK_50 => registro_io[20][10].CLK
CLOCK_50 => registro_io[20][11].CLK
CLOCK_50 => registro_io[20][12].CLK
CLOCK_50 => registro_io[20][13].CLK
CLOCK_50 => registro_io[20][14].CLK
CLOCK_50 => registro_io[20][15].CLK
CLOCK_50 => registro_io[21][0].CLK
CLOCK_50 => registro_io[21][1].CLK
CLOCK_50 => registro_io[21][2].CLK
CLOCK_50 => registro_io[21][3].CLK
CLOCK_50 => registro_io[21][4].CLK
CLOCK_50 => registro_io[21][5].CLK
CLOCK_50 => registro_io[21][6].CLK
CLOCK_50 => registro_io[21][7].CLK
CLOCK_50 => registro_io[21][8].CLK
CLOCK_50 => registro_io[21][9].CLK
CLOCK_50 => registro_io[21][10].CLK
CLOCK_50 => registro_io[21][11].CLK
CLOCK_50 => registro_io[21][12].CLK
CLOCK_50 => registro_io[21][13].CLK
CLOCK_50 => registro_io[21][14].CLK
CLOCK_50 => registro_io[21][15].CLK
CLOCK_50 => registro_io[22][0].CLK
CLOCK_50 => registro_io[22][1].CLK
CLOCK_50 => registro_io[22][2].CLK
CLOCK_50 => registro_io[22][3].CLK
CLOCK_50 => registro_io[22][4].CLK
CLOCK_50 => registro_io[22][5].CLK
CLOCK_50 => registro_io[22][6].CLK
CLOCK_50 => registro_io[22][7].CLK
CLOCK_50 => registro_io[22][8].CLK
CLOCK_50 => registro_io[22][9].CLK
CLOCK_50 => registro_io[22][10].CLK
CLOCK_50 => registro_io[22][11].CLK
CLOCK_50 => registro_io[22][12].CLK
CLOCK_50 => registro_io[22][13].CLK
CLOCK_50 => registro_io[22][14].CLK
CLOCK_50 => registro_io[22][15].CLK
CLOCK_50 => registro_io[23][0].CLK
CLOCK_50 => registro_io[23][1].CLK
CLOCK_50 => registro_io[23][2].CLK
CLOCK_50 => registro_io[23][3].CLK
CLOCK_50 => registro_io[23][4].CLK
CLOCK_50 => registro_io[23][5].CLK
CLOCK_50 => registro_io[23][6].CLK
CLOCK_50 => registro_io[23][7].CLK
CLOCK_50 => registro_io[23][8].CLK
CLOCK_50 => registro_io[23][9].CLK
CLOCK_50 => registro_io[23][10].CLK
CLOCK_50 => registro_io[23][11].CLK
CLOCK_50 => registro_io[23][12].CLK
CLOCK_50 => registro_io[23][13].CLK
CLOCK_50 => registro_io[23][14].CLK
CLOCK_50 => registro_io[23][15].CLK
CLOCK_50 => registro_io[24][0].CLK
CLOCK_50 => registro_io[24][1].CLK
CLOCK_50 => registro_io[24][2].CLK
CLOCK_50 => registro_io[24][3].CLK
CLOCK_50 => registro_io[24][4].CLK
CLOCK_50 => registro_io[24][5].CLK
CLOCK_50 => registro_io[24][6].CLK
CLOCK_50 => registro_io[24][7].CLK
CLOCK_50 => registro_io[24][8].CLK
CLOCK_50 => registro_io[24][9].CLK
CLOCK_50 => registro_io[24][10].CLK
CLOCK_50 => registro_io[24][11].CLK
CLOCK_50 => registro_io[24][12].CLK
CLOCK_50 => registro_io[24][13].CLK
CLOCK_50 => registro_io[24][14].CLK
CLOCK_50 => registro_io[24][15].CLK
CLOCK_50 => registro_io[25][0].CLK
CLOCK_50 => registro_io[25][1].CLK
CLOCK_50 => registro_io[25][2].CLK
CLOCK_50 => registro_io[25][3].CLK
CLOCK_50 => registro_io[25][4].CLK
CLOCK_50 => registro_io[25][5].CLK
CLOCK_50 => registro_io[25][6].CLK
CLOCK_50 => registro_io[25][7].CLK
CLOCK_50 => registro_io[25][8].CLK
CLOCK_50 => registro_io[25][9].CLK
CLOCK_50 => registro_io[25][10].CLK
CLOCK_50 => registro_io[25][11].CLK
CLOCK_50 => registro_io[25][12].CLK
CLOCK_50 => registro_io[25][13].CLK
CLOCK_50 => registro_io[25][14].CLK
CLOCK_50 => registro_io[25][15].CLK
CLOCK_50 => registro_io[26][0].CLK
CLOCK_50 => registro_io[26][1].CLK
CLOCK_50 => registro_io[26][2].CLK
CLOCK_50 => registro_io[26][3].CLK
CLOCK_50 => registro_io[26][4].CLK
CLOCK_50 => registro_io[26][5].CLK
CLOCK_50 => registro_io[26][6].CLK
CLOCK_50 => registro_io[26][7].CLK
CLOCK_50 => registro_io[26][8].CLK
CLOCK_50 => registro_io[26][9].CLK
CLOCK_50 => registro_io[26][10].CLK
CLOCK_50 => registro_io[26][11].CLK
CLOCK_50 => registro_io[26][12].CLK
CLOCK_50 => registro_io[26][13].CLK
CLOCK_50 => registro_io[26][14].CLK
CLOCK_50 => registro_io[26][15].CLK
CLOCK_50 => registro_io[27][0].CLK
CLOCK_50 => registro_io[27][1].CLK
CLOCK_50 => registro_io[27][2].CLK
CLOCK_50 => registro_io[27][3].CLK
CLOCK_50 => registro_io[27][4].CLK
CLOCK_50 => registro_io[27][5].CLK
CLOCK_50 => registro_io[27][6].CLK
CLOCK_50 => registro_io[27][7].CLK
CLOCK_50 => registro_io[27][8].CLK
CLOCK_50 => registro_io[27][9].CLK
CLOCK_50 => registro_io[27][10].CLK
CLOCK_50 => registro_io[27][11].CLK
CLOCK_50 => registro_io[27][12].CLK
CLOCK_50 => registro_io[27][13].CLK
CLOCK_50 => registro_io[27][14].CLK
CLOCK_50 => registro_io[27][15].CLK
CLOCK_50 => registro_io[28][0].CLK
CLOCK_50 => registro_io[28][1].CLK
CLOCK_50 => registro_io[28][2].CLK
CLOCK_50 => registro_io[28][3].CLK
CLOCK_50 => registro_io[28][4].CLK
CLOCK_50 => registro_io[28][5].CLK
CLOCK_50 => registro_io[28][6].CLK
CLOCK_50 => registro_io[28][7].CLK
CLOCK_50 => registro_io[28][8].CLK
CLOCK_50 => registro_io[28][9].CLK
CLOCK_50 => registro_io[28][10].CLK
CLOCK_50 => registro_io[28][11].CLK
CLOCK_50 => registro_io[28][12].CLK
CLOCK_50 => registro_io[28][13].CLK
CLOCK_50 => registro_io[28][14].CLK
CLOCK_50 => registro_io[28][15].CLK
CLOCK_50 => registro_io[29][0].CLK
CLOCK_50 => registro_io[29][1].CLK
CLOCK_50 => registro_io[29][2].CLK
CLOCK_50 => registro_io[29][3].CLK
CLOCK_50 => registro_io[29][4].CLK
CLOCK_50 => registro_io[29][5].CLK
CLOCK_50 => registro_io[29][6].CLK
CLOCK_50 => registro_io[29][7].CLK
CLOCK_50 => registro_io[29][8].CLK
CLOCK_50 => registro_io[29][9].CLK
CLOCK_50 => registro_io[29][10].CLK
CLOCK_50 => registro_io[29][11].CLK
CLOCK_50 => registro_io[29][12].CLK
CLOCK_50 => registro_io[29][13].CLK
CLOCK_50 => registro_io[29][14].CLK
CLOCK_50 => registro_io[29][15].CLK
CLOCK_50 => registro_io[30][0].CLK
CLOCK_50 => registro_io[30][1].CLK
CLOCK_50 => registro_io[30][2].CLK
CLOCK_50 => registro_io[30][3].CLK
CLOCK_50 => registro_io[30][4].CLK
CLOCK_50 => registro_io[30][5].CLK
CLOCK_50 => registro_io[30][6].CLK
CLOCK_50 => registro_io[30][7].CLK
CLOCK_50 => registro_io[30][8].CLK
CLOCK_50 => registro_io[30][9].CLK
CLOCK_50 => registro_io[30][10].CLK
CLOCK_50 => registro_io[30][11].CLK
CLOCK_50 => registro_io[30][12].CLK
CLOCK_50 => registro_io[30][13].CLK
CLOCK_50 => registro_io[30][14].CLK
CLOCK_50 => registro_io[30][15].CLK
CLOCK_50 => registro_io[31][0].CLK
CLOCK_50 => registro_io[31][1].CLK
CLOCK_50 => registro_io[31][2].CLK
CLOCK_50 => registro_io[31][3].CLK
CLOCK_50 => registro_io[31][4].CLK
CLOCK_50 => registro_io[31][5].CLK
CLOCK_50 => registro_io[31][6].CLK
CLOCK_50 => registro_io[31][7].CLK
CLOCK_50 => registro_io[31][8].CLK
CLOCK_50 => registro_io[31][9].CLK
CLOCK_50 => registro_io[31][10].CLK
CLOCK_50 => registro_io[31][11].CLK
CLOCK_50 => registro_io[31][12].CLK
CLOCK_50 => registro_io[31][13].CLK
CLOCK_50 => registro_io[31][14].CLK
CLOCK_50 => registro_io[31][15].CLK
CLOCK_50 => registro_io[32][0].CLK
CLOCK_50 => registro_io[32][1].CLK
CLOCK_50 => registro_io[32][2].CLK
CLOCK_50 => registro_io[32][3].CLK
CLOCK_50 => registro_io[32][4].CLK
CLOCK_50 => registro_io[32][5].CLK
CLOCK_50 => registro_io[32][6].CLK
CLOCK_50 => registro_io[32][7].CLK
CLOCK_50 => registro_io[32][8].CLK
CLOCK_50 => registro_io[32][9].CLK
CLOCK_50 => registro_io[32][10].CLK
CLOCK_50 => registro_io[32][11].CLK
CLOCK_50 => registro_io[32][12].CLK
CLOCK_50 => registro_io[32][13].CLK
CLOCK_50 => registro_io[32][14].CLK
CLOCK_50 => registro_io[32][15].CLK
CLOCK_50 => int_controller:int_pulsadores.clk
CLOCK_50 => int_controller:int_interruptores.clk
CLOCK_50 => timmer:int_timmer.Clock_in
CLOCK_50 => keyboard_controller:controladorKeyboard.clk
addr_io[0] => Mux0.IN263
addr_io[0] => Decoder0.IN5
addr_io[0] => Equal1.IN17
addr_io[0] => Equal2.IN17
addr_io[0] => Mux1.IN36
addr_io[0] => Mux2.IN36
addr_io[0] => Mux3.IN36
addr_io[0] => Mux4.IN36
addr_io[0] => Mux5.IN36
addr_io[0] => Mux6.IN36
addr_io[0] => Mux7.IN36
addr_io[0] => Mux8.IN36
addr_io[0] => Mux9.IN36
addr_io[0] => Mux10.IN36
addr_io[0] => Mux11.IN36
addr_io[0] => Mux12.IN36
addr_io[0] => Mux13.IN36
addr_io[0] => Mux14.IN36
addr_io[0] => Mux15.IN36
addr_io[0] => Mux16.IN36
addr_io[1] => Mux0.IN262
addr_io[1] => Decoder0.IN4
addr_io[1] => Equal1.IN16
addr_io[1] => Equal2.IN16
addr_io[1] => Mux1.IN35
addr_io[1] => Mux2.IN35
addr_io[1] => Mux3.IN35
addr_io[1] => Mux4.IN35
addr_io[1] => Mux5.IN35
addr_io[1] => Mux6.IN35
addr_io[1] => Mux7.IN35
addr_io[1] => Mux8.IN35
addr_io[1] => Mux9.IN35
addr_io[1] => Mux10.IN35
addr_io[1] => Mux11.IN35
addr_io[1] => Mux12.IN35
addr_io[1] => Mux13.IN35
addr_io[1] => Mux14.IN35
addr_io[1] => Mux15.IN35
addr_io[1] => Mux16.IN35
addr_io[2] => Mux0.IN261
addr_io[2] => Decoder0.IN3
addr_io[2] => Equal1.IN15
addr_io[2] => Equal2.IN15
addr_io[2] => Mux1.IN34
addr_io[2] => Mux2.IN34
addr_io[2] => Mux3.IN34
addr_io[2] => Mux4.IN34
addr_io[2] => Mux5.IN34
addr_io[2] => Mux6.IN34
addr_io[2] => Mux7.IN34
addr_io[2] => Mux8.IN34
addr_io[2] => Mux9.IN34
addr_io[2] => Mux10.IN34
addr_io[2] => Mux11.IN34
addr_io[2] => Mux12.IN34
addr_io[2] => Mux13.IN34
addr_io[2] => Mux14.IN34
addr_io[2] => Mux15.IN34
addr_io[2] => Mux16.IN34
addr_io[3] => Mux0.IN260
addr_io[3] => Decoder0.IN2
addr_io[3] => Equal1.IN14
addr_io[3] => Equal2.IN14
addr_io[3] => Mux1.IN33
addr_io[3] => Mux2.IN33
addr_io[3] => Mux3.IN33
addr_io[3] => Mux4.IN33
addr_io[3] => Mux5.IN33
addr_io[3] => Mux6.IN33
addr_io[3] => Mux7.IN33
addr_io[3] => Mux8.IN33
addr_io[3] => Mux9.IN33
addr_io[3] => Mux10.IN33
addr_io[3] => Mux11.IN33
addr_io[3] => Mux12.IN33
addr_io[3] => Mux13.IN33
addr_io[3] => Mux14.IN33
addr_io[3] => Mux15.IN33
addr_io[3] => Mux16.IN33
addr_io[4] => Mux0.IN259
addr_io[4] => Decoder0.IN1
addr_io[4] => Equal1.IN13
addr_io[4] => Equal2.IN13
addr_io[4] => Mux1.IN32
addr_io[4] => Mux2.IN32
addr_io[4] => Mux3.IN32
addr_io[4] => Mux4.IN32
addr_io[4] => Mux5.IN32
addr_io[4] => Mux6.IN32
addr_io[4] => Mux7.IN32
addr_io[4] => Mux8.IN32
addr_io[4] => Mux9.IN32
addr_io[4] => Mux10.IN32
addr_io[4] => Mux11.IN32
addr_io[4] => Mux12.IN32
addr_io[4] => Mux13.IN32
addr_io[4] => Mux14.IN32
addr_io[4] => Mux15.IN32
addr_io[4] => Mux16.IN32
addr_io[5] => Mux0.IN258
addr_io[5] => Decoder0.IN0
addr_io[5] => Equal1.IN12
addr_io[5] => Equal2.IN12
addr_io[5] => Mux1.IN31
addr_io[5] => Mux2.IN31
addr_io[5] => Mux3.IN31
addr_io[5] => Mux4.IN31
addr_io[5] => Mux5.IN31
addr_io[5] => Mux6.IN31
addr_io[5] => Mux7.IN31
addr_io[5] => Mux8.IN31
addr_io[5] => Mux9.IN31
addr_io[5] => Mux10.IN31
addr_io[5] => Mux11.IN31
addr_io[5] => Mux12.IN31
addr_io[5] => Mux13.IN31
addr_io[5] => Mux14.IN31
addr_io[5] => Mux15.IN31
addr_io[5] => Mux16.IN31
addr_io[6] => Mux0.IN257
addr_io[6] => Equal1.IN11
addr_io[6] => Equal2.IN11
addr_io[7] => Mux0.IN256
addr_io[7] => Equal1.IN10
addr_io[7] => Equal2.IN10
wr_io[0] => registro_io.DATAB
wr_io[0] => registro_io.DATAB
wr_io[0] => registro_io.DATAB
wr_io[0] => registro_io.DATAB
wr_io[0] => registro_io.DATAB
wr_io[0] => registro_io.DATAB
wr_io[0] => registro_io.DATAB
wr_io[0] => registro_io.DATAB
wr_io[0] => registro_io.DATAB
wr_io[0] => registro_io.DATAB
wr_io[0] => registro_io.DATAB
wr_io[0] => registro_io.DATAB
wr_io[0] => registro_io.DATAB
wr_io[0] => registro_io.DATAB
wr_io[0] => registro_io.DATAB
wr_io[0] => registro_io.DATAB
wr_io[0] => registro_io.DATAB
wr_io[0] => registro_io.DATAB
wr_io[0] => registro_io.DATAB
wr_io[0] => registro_io.DATAB
wr_io[0] => registro_io.DATAB
wr_io[0] => registro_io.DATAB
wr_io[0] => registro_io.DATAB
wr_io[0] => registro_io.DATAB
wr_io[0] => registro_io.DATAB
wr_io[0] => registro_io.DATAB
wr_io[0] => registro_io.DATAB
wr_io[0] => registro_io.DATAB
wr_io[0] => registro_io.DATAB
wr_io[0] => registro_io.DATAB
wr_io[0] => registro_io.DATAB
wr_io[0] => contador_milisegundos.DATAB
wr_io[1] => registro_io.DATAB
wr_io[1] => registro_io.DATAB
wr_io[1] => registro_io.DATAB
wr_io[1] => registro_io.DATAB
wr_io[1] => registro_io.DATAB
wr_io[1] => registro_io.DATAB
wr_io[1] => registro_io.DATAB
wr_io[1] => registro_io.DATAB
wr_io[1] => registro_io.DATAB
wr_io[1] => registro_io.DATAB
wr_io[1] => registro_io.DATAB
wr_io[1] => registro_io.DATAB
wr_io[1] => registro_io.DATAB
wr_io[1] => registro_io.DATAB
wr_io[1] => registro_io.DATAB
wr_io[1] => registro_io.DATAB
wr_io[1] => registro_io.DATAB
wr_io[1] => registro_io.DATAB
wr_io[1] => registro_io.DATAB
wr_io[1] => registro_io.DATAB
wr_io[1] => registro_io.DATAB
wr_io[1] => registro_io.DATAB
wr_io[1] => registro_io.DATAB
wr_io[1] => registro_io.DATAB
wr_io[1] => registro_io.DATAB
wr_io[1] => registro_io.DATAB
wr_io[1] => registro_io.DATAB
wr_io[1] => registro_io.DATAB
wr_io[1] => registro_io.DATAB
wr_io[1] => registro_io.DATAB
wr_io[1] => registro_io.DATAB
wr_io[1] => contador_milisegundos.DATAB
wr_io[2] => registro_io.DATAB
wr_io[2] => registro_io.DATAB
wr_io[2] => registro_io.DATAB
wr_io[2] => registro_io.DATAB
wr_io[2] => registro_io.DATAB
wr_io[2] => registro_io.DATAB
wr_io[2] => registro_io.DATAB
wr_io[2] => registro_io.DATAB
wr_io[2] => registro_io.DATAB
wr_io[2] => registro_io.DATAB
wr_io[2] => registro_io.DATAB
wr_io[2] => registro_io.DATAB
wr_io[2] => registro_io.DATAB
wr_io[2] => registro_io.DATAB
wr_io[2] => registro_io.DATAB
wr_io[2] => registro_io.DATAB
wr_io[2] => registro_io.DATAB
wr_io[2] => registro_io.DATAB
wr_io[2] => registro_io.DATAB
wr_io[2] => registro_io.DATAB
wr_io[2] => registro_io.DATAB
wr_io[2] => registro_io.DATAB
wr_io[2] => registro_io.DATAB
wr_io[2] => registro_io.DATAB
wr_io[2] => registro_io.DATAB
wr_io[2] => registro_io.DATAB
wr_io[2] => registro_io.DATAB
wr_io[2] => registro_io.DATAB
wr_io[2] => registro_io.DATAB
wr_io[2] => registro_io.DATAB
wr_io[2] => registro_io.DATAB
wr_io[2] => contador_milisegundos.DATAB
wr_io[3] => registro_io.DATAB
wr_io[3] => registro_io.DATAB
wr_io[3] => registro_io.DATAB
wr_io[3] => registro_io.DATAB
wr_io[3] => registro_io.DATAB
wr_io[3] => registro_io.DATAB
wr_io[3] => registro_io.DATAB
wr_io[3] => registro_io.DATAB
wr_io[3] => registro_io.DATAB
wr_io[3] => registro_io.DATAB
wr_io[3] => registro_io.DATAB
wr_io[3] => registro_io.DATAB
wr_io[3] => registro_io.DATAB
wr_io[3] => registro_io.DATAB
wr_io[3] => registro_io.DATAB
wr_io[3] => registro_io.DATAB
wr_io[3] => registro_io.DATAB
wr_io[3] => registro_io.DATAB
wr_io[3] => registro_io.DATAB
wr_io[3] => registro_io.DATAB
wr_io[3] => registro_io.DATAB
wr_io[3] => registro_io.DATAB
wr_io[3] => registro_io.DATAB
wr_io[3] => registro_io.DATAB
wr_io[3] => registro_io.DATAB
wr_io[3] => registro_io.DATAB
wr_io[3] => registro_io.DATAB
wr_io[3] => registro_io.DATAB
wr_io[3] => registro_io.DATAB
wr_io[3] => registro_io.DATAB
wr_io[3] => registro_io.DATAB
wr_io[3] => contador_milisegundos.DATAB
wr_io[4] => registro_io.DATAB
wr_io[4] => registro_io.DATAB
wr_io[4] => registro_io.DATAB
wr_io[4] => registro_io.DATAB
wr_io[4] => registro_io.DATAB
wr_io[4] => registro_io.DATAB
wr_io[4] => registro_io.DATAB
wr_io[4] => registro_io.DATAB
wr_io[4] => registro_io.DATAB
wr_io[4] => registro_io.DATAB
wr_io[4] => registro_io.DATAB
wr_io[4] => registro_io.DATAB
wr_io[4] => registro_io.DATAB
wr_io[4] => registro_io.DATAB
wr_io[4] => registro_io.DATAB
wr_io[4] => registro_io.DATAB
wr_io[4] => registro_io.DATAB
wr_io[4] => registro_io.DATAB
wr_io[4] => registro_io.DATAB
wr_io[4] => registro_io.DATAB
wr_io[4] => registro_io.DATAB
wr_io[4] => registro_io.DATAB
wr_io[4] => registro_io.DATAB
wr_io[4] => registro_io.DATAB
wr_io[4] => registro_io.DATAB
wr_io[4] => registro_io.DATAB
wr_io[4] => registro_io.DATAB
wr_io[4] => registro_io.DATAB
wr_io[4] => registro_io.DATAB
wr_io[4] => registro_io.DATAB
wr_io[4] => registro_io.DATAB
wr_io[4] => contador_milisegundos.DATAB
wr_io[5] => registro_io.DATAB
wr_io[5] => registro_io.DATAB
wr_io[5] => registro_io.DATAB
wr_io[5] => registro_io.DATAB
wr_io[5] => registro_io.DATAB
wr_io[5] => registro_io.DATAB
wr_io[5] => registro_io.DATAB
wr_io[5] => registro_io.DATAB
wr_io[5] => registro_io.DATAB
wr_io[5] => registro_io.DATAB
wr_io[5] => registro_io.DATAB
wr_io[5] => registro_io.DATAB
wr_io[5] => registro_io.DATAB
wr_io[5] => registro_io.DATAB
wr_io[5] => registro_io.DATAB
wr_io[5] => registro_io.DATAB
wr_io[5] => registro_io.DATAB
wr_io[5] => registro_io.DATAB
wr_io[5] => registro_io.DATAB
wr_io[5] => registro_io.DATAB
wr_io[5] => registro_io.DATAB
wr_io[5] => registro_io.DATAB
wr_io[5] => registro_io.DATAB
wr_io[5] => registro_io.DATAB
wr_io[5] => registro_io.DATAB
wr_io[5] => registro_io.DATAB
wr_io[5] => registro_io.DATAB
wr_io[5] => registro_io.DATAB
wr_io[5] => registro_io.DATAB
wr_io[5] => registro_io.DATAB
wr_io[5] => registro_io.DATAB
wr_io[5] => contador_milisegundos.DATAB
wr_io[6] => registro_io.DATAB
wr_io[6] => registro_io.DATAB
wr_io[6] => registro_io.DATAB
wr_io[6] => registro_io.DATAB
wr_io[6] => registro_io.DATAB
wr_io[6] => registro_io.DATAB
wr_io[6] => registro_io.DATAB
wr_io[6] => registro_io.DATAB
wr_io[6] => registro_io.DATAB
wr_io[6] => registro_io.DATAB
wr_io[6] => registro_io.DATAB
wr_io[6] => registro_io.DATAB
wr_io[6] => registro_io.DATAB
wr_io[6] => registro_io.DATAB
wr_io[6] => registro_io.DATAB
wr_io[6] => registro_io.DATAB
wr_io[6] => registro_io.DATAB
wr_io[6] => registro_io.DATAB
wr_io[6] => registro_io.DATAB
wr_io[6] => registro_io.DATAB
wr_io[6] => registro_io.DATAB
wr_io[6] => registro_io.DATAB
wr_io[6] => registro_io.DATAB
wr_io[6] => registro_io.DATAB
wr_io[6] => registro_io.DATAB
wr_io[6] => registro_io.DATAB
wr_io[6] => registro_io.DATAB
wr_io[6] => registro_io.DATAB
wr_io[6] => registro_io.DATAB
wr_io[6] => registro_io.DATAB
wr_io[6] => registro_io.DATAB
wr_io[6] => contador_milisegundos.DATAB
wr_io[7] => registro_io.DATAB
wr_io[7] => registro_io.DATAB
wr_io[7] => registro_io.DATAB
wr_io[7] => registro_io.DATAB
wr_io[7] => registro_io.DATAB
wr_io[7] => registro_io.DATAB
wr_io[7] => registro_io.DATAB
wr_io[7] => registro_io.DATAB
wr_io[7] => registro_io.DATAB
wr_io[7] => registro_io.DATAB
wr_io[7] => registro_io.DATAB
wr_io[7] => registro_io.DATAB
wr_io[7] => registro_io.DATAB
wr_io[7] => registro_io.DATAB
wr_io[7] => registro_io.DATAB
wr_io[7] => registro_io.DATAB
wr_io[7] => registro_io.DATAB
wr_io[7] => registro_io.DATAB
wr_io[7] => registro_io.DATAB
wr_io[7] => registro_io.DATAB
wr_io[7] => registro_io.DATAB
wr_io[7] => registro_io.DATAB
wr_io[7] => registro_io.DATAB
wr_io[7] => registro_io.DATAB
wr_io[7] => registro_io.DATAB
wr_io[7] => registro_io.DATAB
wr_io[7] => registro_io.DATAB
wr_io[7] => registro_io.DATAB
wr_io[7] => registro_io.DATAB
wr_io[7] => registro_io.DATAB
wr_io[7] => registro_io.DATAB
wr_io[7] => contador_milisegundos.DATAB
wr_io[8] => registro_io.DATAB
wr_io[8] => registro_io.DATAB
wr_io[8] => registro_io.DATAB
wr_io[8] => registro_io.DATAB
wr_io[8] => registro_io.DATAB
wr_io[8] => registro_io.DATAB
wr_io[8] => registro_io.DATAB
wr_io[8] => registro_io.DATAB
wr_io[8] => registro_io.DATAB
wr_io[8] => registro_io.DATAB
wr_io[8] => registro_io.DATAB
wr_io[8] => registro_io.DATAB
wr_io[8] => registro_io.DATAB
wr_io[8] => registro_io.DATAB
wr_io[8] => registro_io.DATAB
wr_io[8] => registro_io.DATAB
wr_io[8] => registro_io.DATAB
wr_io[8] => registro_io.DATAB
wr_io[8] => registro_io.DATAB
wr_io[8] => registro_io.DATAB
wr_io[8] => registro_io.DATAB
wr_io[8] => registro_io.DATAB
wr_io[8] => registro_io.DATAB
wr_io[8] => registro_io.DATAB
wr_io[8] => registro_io.DATAB
wr_io[8] => registro_io.DATAB
wr_io[8] => registro_io.DATAB
wr_io[8] => registro_io.DATAB
wr_io[8] => registro_io.DATAB
wr_io[8] => registro_io.DATAB
wr_io[8] => registro_io.DATAB
wr_io[8] => contador_milisegundos.DATAB
wr_io[9] => registro_io.DATAB
wr_io[9] => registro_io.DATAB
wr_io[9] => registro_io.DATAB
wr_io[9] => registro_io.DATAB
wr_io[9] => registro_io.DATAB
wr_io[9] => registro_io.DATAB
wr_io[9] => registro_io.DATAB
wr_io[9] => registro_io.DATAB
wr_io[9] => registro_io.DATAB
wr_io[9] => registro_io.DATAB
wr_io[9] => registro_io.DATAB
wr_io[9] => registro_io.DATAB
wr_io[9] => registro_io.DATAB
wr_io[9] => registro_io.DATAB
wr_io[9] => registro_io.DATAB
wr_io[9] => registro_io.DATAB
wr_io[9] => registro_io.DATAB
wr_io[9] => registro_io.DATAB
wr_io[9] => registro_io.DATAB
wr_io[9] => registro_io.DATAB
wr_io[9] => registro_io.DATAB
wr_io[9] => registro_io.DATAB
wr_io[9] => registro_io.DATAB
wr_io[9] => registro_io.DATAB
wr_io[9] => registro_io.DATAB
wr_io[9] => registro_io.DATAB
wr_io[9] => registro_io.DATAB
wr_io[9] => registro_io.DATAB
wr_io[9] => registro_io.DATAB
wr_io[9] => registro_io.DATAB
wr_io[9] => registro_io.DATAB
wr_io[9] => contador_milisegundos.DATAB
wr_io[10] => registro_io.DATAB
wr_io[10] => registro_io.DATAB
wr_io[10] => registro_io.DATAB
wr_io[10] => registro_io.DATAB
wr_io[10] => registro_io.DATAB
wr_io[10] => registro_io.DATAB
wr_io[10] => registro_io.DATAB
wr_io[10] => registro_io.DATAB
wr_io[10] => registro_io.DATAB
wr_io[10] => registro_io.DATAB
wr_io[10] => registro_io.DATAB
wr_io[10] => registro_io.DATAB
wr_io[10] => registro_io.DATAB
wr_io[10] => registro_io.DATAB
wr_io[10] => registro_io.DATAB
wr_io[10] => registro_io.DATAB
wr_io[10] => registro_io.DATAB
wr_io[10] => registro_io.DATAB
wr_io[10] => registro_io.DATAB
wr_io[10] => registro_io.DATAB
wr_io[10] => registro_io.DATAB
wr_io[10] => registro_io.DATAB
wr_io[10] => registro_io.DATAB
wr_io[10] => registro_io.DATAB
wr_io[10] => registro_io.DATAB
wr_io[10] => registro_io.DATAB
wr_io[10] => registro_io.DATAB
wr_io[10] => registro_io.DATAB
wr_io[10] => registro_io.DATAB
wr_io[10] => registro_io.DATAB
wr_io[10] => registro_io.DATAB
wr_io[10] => contador_milisegundos.DATAB
wr_io[11] => registro_io.DATAB
wr_io[11] => registro_io.DATAB
wr_io[11] => registro_io.DATAB
wr_io[11] => registro_io.DATAB
wr_io[11] => registro_io.DATAB
wr_io[11] => registro_io.DATAB
wr_io[11] => registro_io.DATAB
wr_io[11] => registro_io.DATAB
wr_io[11] => registro_io.DATAB
wr_io[11] => registro_io.DATAB
wr_io[11] => registro_io.DATAB
wr_io[11] => registro_io.DATAB
wr_io[11] => registro_io.DATAB
wr_io[11] => registro_io.DATAB
wr_io[11] => registro_io.DATAB
wr_io[11] => registro_io.DATAB
wr_io[11] => registro_io.DATAB
wr_io[11] => registro_io.DATAB
wr_io[11] => registro_io.DATAB
wr_io[11] => registro_io.DATAB
wr_io[11] => registro_io.DATAB
wr_io[11] => registro_io.DATAB
wr_io[11] => registro_io.DATAB
wr_io[11] => registro_io.DATAB
wr_io[11] => registro_io.DATAB
wr_io[11] => registro_io.DATAB
wr_io[11] => registro_io.DATAB
wr_io[11] => registro_io.DATAB
wr_io[11] => registro_io.DATAB
wr_io[11] => registro_io.DATAB
wr_io[11] => registro_io.DATAB
wr_io[11] => contador_milisegundos.DATAB
wr_io[12] => registro_io.DATAB
wr_io[12] => registro_io.DATAB
wr_io[12] => registro_io.DATAB
wr_io[12] => registro_io.DATAB
wr_io[12] => registro_io.DATAB
wr_io[12] => registro_io.DATAB
wr_io[12] => registro_io.DATAB
wr_io[12] => registro_io.DATAB
wr_io[12] => registro_io.DATAB
wr_io[12] => registro_io.DATAB
wr_io[12] => registro_io.DATAB
wr_io[12] => registro_io.DATAB
wr_io[12] => registro_io.DATAB
wr_io[12] => registro_io.DATAB
wr_io[12] => registro_io.DATAB
wr_io[12] => registro_io.DATAB
wr_io[12] => registro_io.DATAB
wr_io[12] => registro_io.DATAB
wr_io[12] => registro_io.DATAB
wr_io[12] => registro_io.DATAB
wr_io[12] => registro_io.DATAB
wr_io[12] => registro_io.DATAB
wr_io[12] => registro_io.DATAB
wr_io[12] => registro_io.DATAB
wr_io[12] => registro_io.DATAB
wr_io[12] => registro_io.DATAB
wr_io[12] => registro_io.DATAB
wr_io[12] => registro_io.DATAB
wr_io[12] => registro_io.DATAB
wr_io[12] => registro_io.DATAB
wr_io[12] => registro_io.DATAB
wr_io[12] => contador_milisegundos.DATAB
wr_io[13] => registro_io.DATAB
wr_io[13] => registro_io.DATAB
wr_io[13] => registro_io.DATAB
wr_io[13] => registro_io.DATAB
wr_io[13] => registro_io.DATAB
wr_io[13] => registro_io.DATAB
wr_io[13] => registro_io.DATAB
wr_io[13] => registro_io.DATAB
wr_io[13] => registro_io.DATAB
wr_io[13] => registro_io.DATAB
wr_io[13] => registro_io.DATAB
wr_io[13] => registro_io.DATAB
wr_io[13] => registro_io.DATAB
wr_io[13] => registro_io.DATAB
wr_io[13] => registro_io.DATAB
wr_io[13] => registro_io.DATAB
wr_io[13] => registro_io.DATAB
wr_io[13] => registro_io.DATAB
wr_io[13] => registro_io.DATAB
wr_io[13] => registro_io.DATAB
wr_io[13] => registro_io.DATAB
wr_io[13] => registro_io.DATAB
wr_io[13] => registro_io.DATAB
wr_io[13] => registro_io.DATAB
wr_io[13] => registro_io.DATAB
wr_io[13] => registro_io.DATAB
wr_io[13] => registro_io.DATAB
wr_io[13] => registro_io.DATAB
wr_io[13] => registro_io.DATAB
wr_io[13] => registro_io.DATAB
wr_io[13] => registro_io.DATAB
wr_io[13] => contador_milisegundos.DATAB
wr_io[14] => registro_io.DATAB
wr_io[14] => registro_io.DATAB
wr_io[14] => registro_io.DATAB
wr_io[14] => registro_io.DATAB
wr_io[14] => registro_io.DATAB
wr_io[14] => registro_io.DATAB
wr_io[14] => registro_io.DATAB
wr_io[14] => registro_io.DATAB
wr_io[14] => registro_io.DATAB
wr_io[14] => registro_io.DATAB
wr_io[14] => registro_io.DATAB
wr_io[14] => registro_io.DATAB
wr_io[14] => registro_io.DATAB
wr_io[14] => registro_io.DATAB
wr_io[14] => registro_io.DATAB
wr_io[14] => registro_io.DATAB
wr_io[14] => registro_io.DATAB
wr_io[14] => registro_io.DATAB
wr_io[14] => registro_io.DATAB
wr_io[14] => registro_io.DATAB
wr_io[14] => registro_io.DATAB
wr_io[14] => registro_io.DATAB
wr_io[14] => registro_io.DATAB
wr_io[14] => registro_io.DATAB
wr_io[14] => registro_io.DATAB
wr_io[14] => registro_io.DATAB
wr_io[14] => registro_io.DATAB
wr_io[14] => registro_io.DATAB
wr_io[14] => registro_io.DATAB
wr_io[14] => registro_io.DATAB
wr_io[14] => registro_io.DATAB
wr_io[14] => contador_milisegundos.DATAB
wr_io[15] => registro_io.DATAB
wr_io[15] => registro_io.DATAB
wr_io[15] => registro_io.DATAB
wr_io[15] => registro_io.DATAB
wr_io[15] => registro_io.DATAB
wr_io[15] => registro_io.DATAB
wr_io[15] => registro_io.DATAB
wr_io[15] => registro_io.DATAB
wr_io[15] => registro_io.DATAB
wr_io[15] => registro_io.DATAB
wr_io[15] => registro_io.DATAB
wr_io[15] => registro_io.DATAB
wr_io[15] => registro_io.DATAB
wr_io[15] => registro_io.DATAB
wr_io[15] => registro_io.DATAB
wr_io[15] => registro_io.DATAB
wr_io[15] => registro_io.DATAB
wr_io[15] => registro_io.DATAB
wr_io[15] => registro_io.DATAB
wr_io[15] => registro_io.DATAB
wr_io[15] => registro_io.DATAB
wr_io[15] => registro_io.DATAB
wr_io[15] => registro_io.DATAB
wr_io[15] => registro_io.DATAB
wr_io[15] => registro_io.DATAB
wr_io[15] => registro_io.DATAB
wr_io[15] => registro_io.DATAB
wr_io[15] => registro_io.DATAB
wr_io[15] => registro_io.DATAB
wr_io[15] => registro_io.DATAB
wr_io[15] => registro_io.DATAB
wr_io[15] => contador_milisegundos.DATAB
rd_io[0] <= rd_io[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_io[1] <= rd_io[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_io[2] <= rd_io[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_io[3] <= rd_io[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_io[4] <= rd_io[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_io[5] <= rd_io[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_io[6] <= rd_io[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_io[7] <= rd_io[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_io[8] <= rd_io[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_io[9] <= rd_io[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_io[10] <= rd_io[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_io[11] <= rd_io[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_io[12] <= rd_io[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_io[13] <= rd_io[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_io[14] <= rd_io[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_io[15] <= rd_io[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_out => escritura.IN1
rd_in => rd_io.OUTPUTSELECT
rd_in => rd_io.OUTPUTSELECT
rd_in => rd_io.OUTPUTSELECT
rd_in => rd_io.OUTPUTSELECT
rd_in => rd_io.OUTPUTSELECT
rd_in => rd_io.OUTPUTSELECT
rd_in => rd_io.OUTPUTSELECT
rd_in => rd_io.OUTPUTSELECT
rd_in => rd_io.OUTPUTSELECT
rd_in => rd_io.OUTPUTSELECT
rd_in => rd_io.OUTPUTSELECT
rd_in => rd_io.OUTPUTSELECT
rd_in => rd_io.OUTPUTSELECT
rd_in => rd_io.OUTPUTSELECT
rd_in => rd_io.OUTPUTSELECT
rd_in => rd_io.OUTPUTSELECT
led_verdes[0] <= registro_io[5][0].DB_MAX_OUTPUT_PORT_TYPE
led_verdes[1] <= registro_io[5][1].DB_MAX_OUTPUT_PORT_TYPE
led_verdes[2] <= registro_io[5][2].DB_MAX_OUTPUT_PORT_TYPE
led_verdes[3] <= registro_io[5][3].DB_MAX_OUTPUT_PORT_TYPE
led_verdes[4] <= registro_io[5][4].DB_MAX_OUTPUT_PORT_TYPE
led_verdes[5] <= registro_io[5][5].DB_MAX_OUTPUT_PORT_TYPE
led_verdes[6] <= registro_io[5][6].DB_MAX_OUTPUT_PORT_TYPE
led_verdes[7] <= registro_io[5][7].DB_MAX_OUTPUT_PORT_TYPE
led_rojos[0] <= registro_io[6][0].DB_MAX_OUTPUT_PORT_TYPE
led_rojos[1] <= registro_io[6][1].DB_MAX_OUTPUT_PORT_TYPE
led_rojos[2] <= registro_io[6][2].DB_MAX_OUTPUT_PORT_TYPE
led_rojos[3] <= registro_io[6][3].DB_MAX_OUTPUT_PORT_TYPE
led_rojos[4] <= registro_io[6][4].DB_MAX_OUTPUT_PORT_TYPE
led_rojos[5] <= registro_io[6][5].DB_MAX_OUTPUT_PORT_TYPE
led_rojos[6] <= registro_io[6][6].DB_MAX_OUTPUT_PORT_TYPE
led_rojos[7] <= registro_io[6][7].DB_MAX_OUTPUT_PORT_TYPE
visores[0] <= registro_io[10][0].DB_MAX_OUTPUT_PORT_TYPE
visores[1] <= registro_io[10][1].DB_MAX_OUTPUT_PORT_TYPE
visores[2] <= registro_io[10][2].DB_MAX_OUTPUT_PORT_TYPE
visores[3] <= registro_io[10][3].DB_MAX_OUTPUT_PORT_TYPE
visores[4] <= registro_io[10][4].DB_MAX_OUTPUT_PORT_TYPE
visores[5] <= registro_io[10][5].DB_MAX_OUTPUT_PORT_TYPE
visores[6] <= registro_io[10][6].DB_MAX_OUTPUT_PORT_TYPE
visores[7] <= registro_io[10][7].DB_MAX_OUTPUT_PORT_TYPE
visores[8] <= registro_io[10][8].DB_MAX_OUTPUT_PORT_TYPE
visores[9] <= registro_io[10][9].DB_MAX_OUTPUT_PORT_TYPE
visores[10] <= registro_io[10][10].DB_MAX_OUTPUT_PORT_TYPE
visores[11] <= registro_io[10][11].DB_MAX_OUTPUT_PORT_TYPE
visores[12] <= registro_io[10][12].DB_MAX_OUTPUT_PORT_TYPE
visores[13] <= registro_io[10][13].DB_MAX_OUTPUT_PORT_TYPE
visores[14] <= registro_io[10][14].DB_MAX_OUTPUT_PORT_TYPE
visores[15] <= registro_io[10][15].DB_MAX_OUTPUT_PORT_TYPE
visor_enable[0] <= registro_io[9][0].DB_MAX_OUTPUT_PORT_TYPE
visor_enable[1] <= registro_io[9][1].DB_MAX_OUTPUT_PORT_TYPE
visor_enable[2] <= registro_io[9][2].DB_MAX_OUTPUT_PORT_TYPE
visor_enable[3] <= registro_io[9][3].DB_MAX_OUTPUT_PORT_TYPE
pulsadors[0] => registro_io.DATAA
pulsadors[0] => registro_io.DATAA
pulsadors[0] => int_controller:int_pulsadores.value_in[0]
pulsadors[1] => registro_io.DATAA
pulsadors[1] => registro_io.DATAA
pulsadors[1] => int_controller:int_pulsadores.value_in[1]
pulsadors[2] => registro_io.DATAA
pulsadors[2] => registro_io.DATAA
pulsadors[2] => int_controller:int_pulsadores.value_in[2]
pulsadors[3] => registro_io.DATAA
pulsadors[3] => registro_io.DATAA
pulsadors[3] => int_controller:int_pulsadores.value_in[3]
switches[0] => registro_io.DATAA
switches[0] => registro_io.DATAA
switches[0] => int_controller:int_interruptores.value_in[0]
switches[1] => registro_io.DATAA
switches[1] => registro_io.DATAA
switches[1] => int_controller:int_interruptores.value_in[1]
switches[2] => registro_io.DATAA
switches[2] => registro_io.DATAA
switches[2] => int_controller:int_interruptores.value_in[2]
switches[3] => registro_io.DATAA
switches[3] => registro_io.DATAA
switches[3] => int_controller:int_interruptores.value_in[3]
switches[4] => registro_io.DATAA
switches[4] => registro_io.DATAA
switches[4] => int_controller:int_interruptores.value_in[4]
switches[5] => registro_io.DATAA
switches[5] => registro_io.DATAA
switches[5] => int_controller:int_interruptores.value_in[5]
switches[6] => registro_io.DATAA
switches[6] => registro_io.DATAA
switches[6] => int_controller:int_interruptores.value_in[6]
switches[7] => registro_io.DATAA
switches[7] => registro_io.DATAA
switches[7] => int_controller:int_interruptores.value_in[7]
ps2_clk <> keyboard_controller:controladorKeyboard.ps2_clk
ps2_data <> keyboard_controller:controladorKeyboard.ps2_data
vga_cursor[0] <= <GND>
vga_cursor[1] <= <GND>
vga_cursor[2] <= <GND>
vga_cursor[3] <= <GND>
vga_cursor[4] <= <GND>
vga_cursor[5] <= <GND>
vga_cursor[6] <= <GND>
vga_cursor[7] <= <GND>
vga_cursor[8] <= <GND>
vga_cursor[9] <= <GND>
vga_cursor[10] <= <GND>
vga_cursor[11] <= <GND>
vga_cursor[12] <= <GND>
vga_cursor[13] <= <GND>
vga_cursor[14] <= <GND>
vga_cursor[15] <= <GND>
vga_cursor_enable <= <GND>
intr <= controlador_interrupciones:prio_int_controller.intr
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => controlador_interrupciones:prio_int_controller.inta


|sisa|controladores_IO:controladosIO|controlador_interrupciones:prio_int_controller
boot => tim_inta.DATAA
boot => key_inta.DATAA
boot => key_inta.DATAB
boot => switch_inta.DATAA
boot => switch_inta.DATAB
boot => switch_inta.DATAB
boot => ps2_inta.DATAA
boot => ps2_inta.DATAB
boot => ps2_inta.DATAB
boot => ps2_inta.DATAB
boot => tim_inta.DATAA
boot => key_inta.DATAA
boot => switch_inta.DATAA
boot => ps2_inta.DATAA
clk => ~NO_FANOUT~
inta => tim_inta.OUTPUTSELECT
inta => key_inta.OUTPUTSELECT
inta => switch_inta.OUTPUTSELECT
inta => ps2_inta.OUTPUTSELECT
inta => mem_id[0].CLK
inta => mem_id[1].CLK
inta => mem_id[2].CLK
inta => mem_id[3].CLK
inta => mem_id[4].CLK
inta => mem_id[5].CLK
inta => mem_id[6].CLK
inta => mem_id[7].CLK
intr <= intr.DB_MAX_OUTPUT_PORT_TYPE
key_inta <= key_inta.DB_MAX_OUTPUT_PORT_TYPE
key_intr => intr.IN0
key_intr => id.OUTPUTSELECT
key_intr => id.OUTPUTSELECT
key_intr => id[1].DATAA
switch_inta <= switch_inta.DB_MAX_OUTPUT_PORT_TYPE
switch_intr => intr.IN1
switch_intr => id.OUTPUTSELECT
switch_intr => id.DATAA
ps2_inta <= ps2_inta.DB_MAX_OUTPUT_PORT_TYPE
ps2_intr => intr.IN1
ps2_intr => id.DATAA
tim_inta <= tim_inta.DB_MAX_OUTPUT_PORT_TYPE
tim_intr => intr.IN1
tim_intr => id[7].OUTPUTSELECT
tim_intr => id[6].OUTPUTSELECT
tim_intr => id[5].OUTPUTSELECT
tim_intr => id[4].OUTPUTSELECT
tim_intr => id[3].OUTPUTSELECT
tim_intr => id[2].OUTPUTSELECT
tim_intr => id[1].OUTPUTSELECT
tim_intr => id[0].OUTPUTSELECT
iid[0] <= mem_id[0].DB_MAX_OUTPUT_PORT_TYPE
iid[1] <= mem_id[1].DB_MAX_OUTPUT_PORT_TYPE
iid[2] <= mem_id[2].DB_MAX_OUTPUT_PORT_TYPE
iid[3] <= mem_id[3].DB_MAX_OUTPUT_PORT_TYPE
iid[4] <= mem_id[4].DB_MAX_OUTPUT_PORT_TYPE
iid[5] <= mem_id[5].DB_MAX_OUTPUT_PORT_TYPE
iid[6] <= mem_id[6].DB_MAX_OUTPUT_PORT_TYPE
iid[7] <= mem_id[7].DB_MAX_OUTPUT_PORT_TYPE


|sisa|controladores_IO:controladosIO|int_controller:int_pulsadores
clk => ~NO_FANOUT~
boot => mem_values[1].IN1
boot => estat.OUTPUTSELECT
boot => intr.IN1
boot => intr.OUTPUTSELECT
inta => intr.IN1
intr <= intr$latch.DB_MAX_OUTPUT_PORT_TYPE
value_in[0] => Equal0.IN3
value_in[0] => mem_values[0].DATAIN
value_in[1] => Equal0.IN2
value_in[1] => mem_values[1].DATAIN
value_in[2] => Equal0.IN1
value_in[2] => mem_values[2].DATAIN
value_in[3] => Equal0.IN0
value_in[3] => mem_values[3].DATAIN


|sisa|controladores_IO:controladosIO|int_controller:int_interruptores
clk => ~NO_FANOUT~
boot => mem_values[1].IN1
boot => estat.OUTPUTSELECT
boot => intr.IN1
boot => intr.OUTPUTSELECT
inta => intr.IN1
intr <= intr$latch.DB_MAX_OUTPUT_PORT_TYPE
value_in[0] => Equal0.IN7
value_in[0] => mem_values[0].DATAIN
value_in[1] => Equal0.IN6
value_in[1] => mem_values[1].DATAIN
value_in[2] => Equal0.IN5
value_in[2] => mem_values[2].DATAIN
value_in[3] => Equal0.IN4
value_in[3] => mem_values[3].DATAIN
value_in[4] => Equal0.IN3
value_in[4] => mem_values[4].DATAIN
value_in[5] => Equal0.IN2
value_in[5] => mem_values[5].DATAIN
value_in[6] => Equal0.IN1
value_in[6] => mem_values[6].DATAIN
value_in[7] => Equal0.IN0
value_in[7] => mem_values[7].DATAIN


|sisa|controladores_IO:controladosIO|timmer:int_timmer
boot => ~NO_FANOUT~
Clock_in => internal_clock.CLK
Clock_in => tick.CLK
Clock_in => counter[0].CLK
Clock_in => counter[1].CLK
Clock_in => counter[2].CLK
Clock_in => counter[3].CLK
Clock_in => counter[4].CLK
Clock_in => counter[5].CLK
Clock_in => counter[6].CLK
Clock_in => counter[7].CLK
Clock_in => counter[8].CLK
Clock_in => counter[9].CLK
Clock_in => counter[10].CLK
Clock_in => counter[11].CLK
Clock_in => counter[12].CLK
Clock_in => counter[13].CLK
Clock_in => counter[14].CLK
Clock_in => counter[15].CLK
Clock_in => counter[16].CLK
Clock_in => counter[17].CLK
Clock_in => counter[18].CLK
Clock_in => counter[19].CLK
Clock_in => counter[20].CLK
Clock_in => counter[21].CLK
Clock_in => counter[22].CLK
Clock_in => counter[23].CLK
Clock_in => counter[24].CLK
Clock_in => counter[25].CLK
Clock_in => counter[26].CLK
Clock_in => counter[27].CLK
Clock_in => counter[28].CLK
Clock_in => counter[29].CLK
Clock_in => counter[30].CLK
intr <= intr$latch.DB_MAX_OUTPUT_PORT_TYPE
inta => intr.IN1
inta => comb.IN1
inta => comb.IN1


|sisa|controladores_IO:controladosIO|keyboard_controller:controladorKeyboard
clk => ps2_keyboard_interface:k0.clk
clk => read_char[0]~reg0.CLK
clk => read_char[1]~reg0.CLK
clk => read_char[2]~reg0.CLK
clk => read_char[3]~reg0.CLK
clk => read_char[4]~reg0.CLK
clk => read_char[5]~reg0.CLK
clk => read_char[6]~reg0.CLK
clk => read_char[7]~reg0.CLK
clk => intr~reg0.CLK
clk => data_ready~reg0.CLK
clk => state.CLK
reset => state.OUTPUTSELECT
reset => ps2_keyboard_interface:k0.reset
ps2_clk <> ps2_keyboard_interface:k0.ps2_clk
ps2_data <> ps2_keyboard_interface:k0.ps2_data
read_char[0] <= read_char[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_char[1] <= read_char[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_char[2] <= read_char[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_char[3] <= read_char[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_char[4] <= read_char[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_char[5] <= read_char[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_char[6] <= read_char[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_char[7] <= read_char[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clear_char => process_0.IN0
data_ready <= data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
inta => process_0.IN1
intr <= intr~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sisa|controladores_IO:controladosIO|keyboard_controller:controladorKeyboard|ps2_keyboard_interface:k0
clk => rx_ascii[0]~reg0.CLK
clk => rx_ascii[1]~reg0.CLK
clk => rx_ascii[2]~reg0.CLK
clk => rx_ascii[3]~reg0.CLK
clk => rx_ascii[4]~reg0.CLK
clk => rx_ascii[5]~reg0.CLK
clk => rx_ascii[6]~reg0.CLK
clk => rx_ascii[7]~reg0.CLK
clk => rx_scan_code[0]~reg0.CLK
clk => rx_scan_code[1]~reg0.CLK
clk => rx_scan_code[2]~reg0.CLK
clk => rx_scan_code[3]~reg0.CLK
clk => rx_scan_code[4]~reg0.CLK
clk => rx_scan_code[5]~reg0.CLK
clk => rx_scan_code[6]~reg0.CLK
clk => rx_scan_code[7]~reg0.CLK
clk => rx_released~reg0.CLK
clk => rx_extended~reg0.CLK
clk => right_shift_key.CLK
clk => left_shift_key.CLK
clk => hold_released.CLK
clk => hold_extended.CLK
clk => timer_5usec_count[0].CLK
clk => timer_5usec_count[1].CLK
clk => timer_5usec_count[2].CLK
clk => timer_5usec_count[3].CLK
clk => timer_5usec_count[4].CLK
clk => timer_5usec_count[5].CLK
clk => timer_5usec_count[6].CLK
clk => timer_5usec_count[7].CLK
clk => timer_60usec_count[0].CLK
clk => timer_60usec_count[1].CLK
clk => timer_60usec_count[2].CLK
clk => timer_60usec_count[3].CLK
clk => timer_60usec_count[4].CLK
clk => timer_60usec_count[5].CLK
clk => timer_60usec_count[6].CLK
clk => timer_60usec_count[7].CLK
clk => timer_60usec_count[8].CLK
clk => timer_60usec_count[9].CLK
clk => timer_60usec_count[10].CLK
clk => timer_60usec_count[11].CLK
clk => q[0].CLK
clk => q[1].CLK
clk => q[2].CLK
clk => q[3].CLK
clk => q[4].CLK
clk => q[5].CLK
clk => q[6].CLK
clk => q[7].CLK
clk => q[8].CLK
clk => q[9].CLK
clk => q[10].CLK
clk => bit_count[0].CLK
clk => bit_count[1].CLK
clk => bit_count[2].CLK
clk => bit_count[3].CLK
clk => m2_state.CLK
clk => ps2_data_s.CLK
clk => ps2_clk_s.CLK
clk => m1_state~1.DATAIN
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m2_state.OUTPUTSELECT
reset => process_5.IN1
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => process_9.IN1
reset => left_shift_key.OUTPUTSELECT
reset => right_shift_key.OUTPUTSELECT
reset => rx_extended.OUTPUTSELECT
reset => rx_released.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
ps2_clk <> ps2_clk
ps2_data <> ps2_data
rx_extended <= rx_extended~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_released <= rx_released~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_shift_key_on <= rx_shift_key_on_xhdl0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[0] <= rx_scan_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[1] <= rx_scan_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[2] <= rx_scan_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[3] <= rx_scan_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[4] <= rx_scan_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[5] <= rx_scan_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[6] <= rx_scan_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[7] <= rx_scan_code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[0] <= rx_ascii[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[1] <= rx_ascii[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[2] <= rx_ascii[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[3] <= rx_ascii[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[4] <= rx_ascii[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[5] <= rx_ascii[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[6] <= rx_ascii[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[7] <= rx_ascii[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_ready <= m2_state.DB_MAX_OUTPUT_PORT_TYPE
rx_read => m2_next_state.DATAA
tx_data[0] => rtn.IN1
tx_data[0] => q.DATAB
tx_data[1] => rtn.IN1
tx_data[1] => q.DATAB
tx_data[2] => rtn.IN1
tx_data[2] => q.DATAB
tx_data[3] => rtn.IN1
tx_data[3] => q.DATAB
tx_data[4] => rtn.IN1
tx_data[4] => q.DATAB
tx_data[5] => rtn.IN1
tx_data[5] => q.DATAB
tx_data[6] => rtn.IN0
tx_data[6] => q.DATAB
tx_data[7] => rtn.IN1
tx_data[7] => q.DATAB
tx_write => m1_next_state.OUTPUTSELECT
tx_write => m1_next_state.OUTPUTSELECT
tx_write => m1_next_state.m1_tx_reset_timer.DATAB
tx_write => tx_write_ack_o_xhdl1.IN0
tx_write => tx_write_ack_o_xhdl1.IN0
tx_write_ack_o <= tx_write_ack_o_xhdl1.DB_MAX_OUTPUT_PORT_TYPE
tx_error_no_keyboard_ack <= tx_error_no_keyboard_ack.DB_MAX_OUTPUT_PORT_TYPE


|sisa|vga_controller:video_controller
clk_50mhz => clk_25mhz.CLK
reset => vga_sync:u_vga_sync.reset
reset => clk_25mhz.ACLR
blank_out <= <VCC>
csync_out <= <VCC>
red_out[0] <= red_out.DB_MAX_OUTPUT_PORT_TYPE
red_out[1] <= red_out.DB_MAX_OUTPUT_PORT_TYPE
red_out[2] <= red_out.DB_MAX_OUTPUT_PORT_TYPE
red_out[3] <= red_out.DB_MAX_OUTPUT_PORT_TYPE
red_out[4] <= <GND>
red_out[5] <= <GND>
red_out[6] <= <GND>
red_out[7] <= <GND>
green_out[0] <= green_out.DB_MAX_OUTPUT_PORT_TYPE
green_out[1] <= green_out.DB_MAX_OUTPUT_PORT_TYPE
green_out[2] <= green_out.DB_MAX_OUTPUT_PORT_TYPE
green_out[3] <= green_out.DB_MAX_OUTPUT_PORT_TYPE
green_out[4] <= <GND>
green_out[5] <= <GND>
green_out[6] <= <GND>
green_out[7] <= <GND>
blue_out[0] <= blue_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out[1] <= blue_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out[2] <= blue_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out[3] <= blue_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out[4] <= <GND>
blue_out[5] <= <GND>
blue_out[6] <= <GND>
blue_out[7] <= <GND>
horiz_sync_out <= vga_sync:u_vga_sync.horiz_sync_out
vert_sync_out <= vga_sync:u_vga_sync.vert_sync_out
addr_vga[0] => ~NO_FANOUT~
addr_vga[1] => ~NO_FANOUT~
addr_vga[2] => ~NO_FANOUT~
addr_vga[3] => ~NO_FANOUT~
addr_vga[4] => ~NO_FANOUT~
addr_vga[5] => ~NO_FANOUT~
addr_vga[6] => ~NO_FANOUT~
addr_vga[7] => ~NO_FANOUT~
addr_vga[8] => ~NO_FANOUT~
addr_vga[9] => ~NO_FANOUT~
addr_vga[10] => ~NO_FANOUT~
addr_vga[11] => ~NO_FANOUT~
addr_vga[12] => ~NO_FANOUT~
we => ~NO_FANOUT~
wr_data[0] => ~NO_FANOUT~
wr_data[1] => ~NO_FANOUT~
wr_data[2] => ~NO_FANOUT~
wr_data[3] => ~NO_FANOUT~
wr_data[4] => ~NO_FANOUT~
wr_data[5] => ~NO_FANOUT~
wr_data[6] => ~NO_FANOUT~
wr_data[7] => ~NO_FANOUT~
wr_data[8] => ~NO_FANOUT~
wr_data[9] => ~NO_FANOUT~
wr_data[10] => ~NO_FANOUT~
wr_data[11] => ~NO_FANOUT~
wr_data[12] => ~NO_FANOUT~
wr_data[13] => ~NO_FANOUT~
wr_data[14] => ~NO_FANOUT~
wr_data[15] => ~NO_FANOUT~
rd_data[0] <= rom_addr[11].DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data[1].DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data[2].DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data[3].DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data[4].DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data[5].DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data[6].DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data[7].DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data[8].DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data[9].DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data[10].DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data[11].DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data[12].DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data[13].DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data[14].DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data[15].DB_MAX_OUTPUT_PORT_TYPE
byte_m => ~NO_FANOUT~
vga_cursor[0] => ~NO_FANOUT~
vga_cursor[1] => ~NO_FANOUT~
vga_cursor[2] => ~NO_FANOUT~
vga_cursor[3] => ~NO_FANOUT~
vga_cursor[4] => ~NO_FANOUT~
vga_cursor[5] => ~NO_FANOUT~
vga_cursor[6] => ~NO_FANOUT~
vga_cursor[7] => ~NO_FANOUT~
vga_cursor[8] => ~NO_FANOUT~
vga_cursor[9] => ~NO_FANOUT~
vga_cursor[10] => ~NO_FANOUT~
vga_cursor[11] => ~NO_FANOUT~
vga_cursor[12] => ~NO_FANOUT~
vga_cursor[13] => ~NO_FANOUT~
vga_cursor[14] => ~NO_FANOUT~
vga_cursor[15] => ~NO_FANOUT~
vga_cursor_enable => ~NO_FANOUT~


|sisa|vga_controller:video_controller|vga_sync:u_vga_sync
clk_25mhz => v_count_reg[0].CLK
clk_25mhz => v_count_reg[1].CLK
clk_25mhz => v_count_reg[2].CLK
clk_25mhz => v_count_reg[3].CLK
clk_25mhz => v_count_reg[4].CLK
clk_25mhz => v_count_reg[5].CLK
clk_25mhz => v_count_reg[6].CLK
clk_25mhz => v_count_reg[7].CLK
clk_25mhz => v_count_reg[8].CLK
clk_25mhz => v_count_reg[9].CLK
clk_25mhz => h_count_reg[0].CLK
clk_25mhz => h_count_reg[1].CLK
clk_25mhz => h_count_reg[2].CLK
clk_25mhz => h_count_reg[3].CLK
clk_25mhz => h_count_reg[4].CLK
clk_25mhz => h_count_reg[5].CLK
clk_25mhz => h_count_reg[6].CLK
clk_25mhz => h_count_reg[7].CLK
clk_25mhz => h_count_reg[8].CLK
clk_25mhz => h_count_reg[9].CLK
reset => v_count_reg[0].ACLR
reset => v_count_reg[1].ACLR
reset => v_count_reg[2].ACLR
reset => v_count_reg[3].ACLR
reset => v_count_reg[4].ACLR
reset => v_count_reg[5].ACLR
reset => v_count_reg[6].ACLR
reset => v_count_reg[7].ACLR
reset => v_count_reg[8].ACLR
reset => v_count_reg[9].ACLR
reset => h_count_reg[0].ACLR
reset => h_count_reg[1].ACLR
reset => h_count_reg[2].ACLR
reset => h_count_reg[3].ACLR
reset => h_count_reg[4].ACLR
reset => h_count_reg[5].ACLR
reset => h_count_reg[6].ACLR
reset => h_count_reg[7].ACLR
reset => h_count_reg[8].ACLR
reset => h_count_reg[9].ACLR
video_on <= video_on.DB_MAX_OUTPUT_PORT_TYPE
horiz_sync_out <= horiz_sync.DB_MAX_OUTPUT_PORT_TYPE
vert_sync_out <= vert_sync.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[0] <= v_count_reg[0].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[1] <= v_count_reg[1].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[2] <= v_count_reg[2].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[3] <= v_count_reg[3].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[4] <= v_count_reg[4].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[5] <= v_count_reg[5].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[6] <= v_count_reg[6].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[7] <= v_count_reg[7].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[8] <= v_count_reg[8].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[9] <= v_count_reg[9].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[0] <= h_count_reg[0].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[1] <= h_count_reg[1].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[2] <= h_count_reg[2].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[3] <= h_count_reg[3].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[4] <= h_count_reg[4].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[5] <= h_count_reg[5].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[6] <= h_count_reg[6].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[7] <= h_count_reg[7].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[8] <= h_count_reg[8].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[9] <= h_count_reg[9].DB_MAX_OUTPUT_PORT_TYPE


|sisa|vga_controller:video_controller|vga_font_rom:u_font_rom
clk => ~NO_FANOUT~
addr[0] => Mux0.IN4107
addr[0] => Mux1.IN4107
addr[0] => Mux2.IN4107
addr[0] => Mux3.IN4107
addr[0] => Mux4.IN4107
addr[0] => Mux5.IN4107
addr[0] => Mux6.IN4107
addr[0] => Mux7.IN4107
addr[1] => Mux0.IN4106
addr[1] => Mux1.IN4106
addr[1] => Mux2.IN4106
addr[1] => Mux3.IN4106
addr[1] => Mux4.IN4106
addr[1] => Mux5.IN4106
addr[1] => Mux6.IN4106
addr[1] => Mux7.IN4106
addr[2] => Mux0.IN4105
addr[2] => Mux1.IN4105
addr[2] => Mux2.IN4105
addr[2] => Mux3.IN4105
addr[2] => Mux4.IN4105
addr[2] => Mux5.IN4105
addr[2] => Mux6.IN4105
addr[2] => Mux7.IN4105
addr[3] => Mux0.IN4104
addr[3] => Mux1.IN4104
addr[3] => Mux2.IN4104
addr[3] => Mux3.IN4104
addr[3] => Mux4.IN4104
addr[3] => Mux5.IN4104
addr[3] => Mux6.IN4104
addr[3] => Mux7.IN4104
addr[4] => Mux0.IN4103
addr[4] => Mux1.IN4103
addr[4] => Mux2.IN4103
addr[4] => Mux3.IN4103
addr[4] => Mux4.IN4103
addr[4] => Mux5.IN4103
addr[4] => Mux6.IN4103
addr[4] => Mux7.IN4103
addr[5] => Mux0.IN4102
addr[5] => Mux1.IN4102
addr[5] => Mux2.IN4102
addr[5] => Mux3.IN4102
addr[5] => Mux4.IN4102
addr[5] => Mux5.IN4102
addr[5] => Mux6.IN4102
addr[5] => Mux7.IN4102
addr[6] => Mux0.IN4101
addr[6] => Mux1.IN4101
addr[6] => Mux2.IN4101
addr[6] => Mux3.IN4101
addr[6] => Mux4.IN4101
addr[6] => Mux5.IN4101
addr[6] => Mux6.IN4101
addr[6] => Mux7.IN4101
addr[7] => Mux0.IN4100
addr[7] => Mux1.IN4100
addr[7] => Mux2.IN4100
addr[7] => Mux3.IN4100
addr[7] => Mux4.IN4100
addr[7] => Mux5.IN4100
addr[7] => Mux6.IN4100
addr[7] => Mux7.IN4100
addr[8] => Mux0.IN4099
addr[8] => Mux1.IN4099
addr[8] => Mux2.IN4099
addr[8] => Mux3.IN4099
addr[8] => Mux4.IN4099
addr[8] => Mux5.IN4099
addr[8] => Mux6.IN4099
addr[8] => Mux7.IN4099
addr[9] => Mux0.IN4098
addr[9] => Mux1.IN4098
addr[9] => Mux2.IN4098
addr[9] => Mux3.IN4098
addr[9] => Mux4.IN4098
addr[9] => Mux5.IN4098
addr[9] => Mux6.IN4098
addr[9] => Mux7.IN4098
addr[10] => Mux0.IN4097
addr[10] => Mux1.IN4097
addr[10] => Mux2.IN4097
addr[10] => Mux3.IN4097
addr[10] => Mux4.IN4097
addr[10] => Mux5.IN4097
addr[10] => Mux6.IN4097
addr[10] => Mux7.IN4097
addr[11] => Mux0.IN4096
addr[11] => Mux1.IN4096
addr[11] => Mux2.IN4096
addr[11] => Mux3.IN4096
addr[11] => Mux4.IN4096
addr[11] => Mux5.IN4096
addr[11] => Mux6.IN4096
addr[11] => Mux7.IN4096
data[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|sisa|driverSegmentos:Segments
codigoSegmentos[0] => codSegH0[0].DATAIN
codigoSegmentos[1] => codSegH0[1].DATAIN
codigoSegmentos[2] => codSegH0[2].DATAIN
codigoSegmentos[3] => codSegH0[3].DATAIN
codigoSegmentos[4] => codSegH1[0].DATAIN
codigoSegmentos[5] => codSegH1[1].DATAIN
codigoSegmentos[6] => codSegH1[2].DATAIN
codigoSegmentos[7] => codSegH1[3].DATAIN
codigoSegmentos[8] => codSegH2[0].DATAIN
codigoSegmentos[9] => codSegH2[1].DATAIN
codigoSegmentos[10] => codSegH2[2].DATAIN
codigoSegmentos[11] => codSegH2[3].DATAIN
codigoSegmentos[12] => codSegH3[0].DATAIN
codigoSegmentos[13] => codSegH3[1].DATAIN
codigoSegmentos[14] => codSegH3[2].DATAIN
codigoSegmentos[15] => codSegH3[3].DATAIN
visors_enabled[0] => codSegH0[0].OE
visors_enabled[0] => codSegH0[1].OE
visors_enabled[0] => codSegH0[2].OE
visors_enabled[0] => codSegH0[3].OE
visors_enabled[1] => codSegH1[0].OE
visors_enabled[1] => codSegH1[1].OE
visors_enabled[1] => codSegH1[2].OE
visors_enabled[1] => codSegH1[3].OE
visors_enabled[2] => codSegH2[0].OE
visors_enabled[2] => codSegH2[1].OE
visors_enabled[2] => codSegH2[2].OE
visors_enabled[2] => codSegH2[3].OE
visors_enabled[3] => codSegH3[0].OE
visors_enabled[3] => codSegH3[1].OE
visors_enabled[3] => codSegH3[2].OE
visors_enabled[3] => codSegH3[3].OE
HEX0[0] <= driver7Segmentos:h0.bitsCaracter[0]
HEX0[1] <= driver7Segmentos:h0.bitsCaracter[1]
HEX0[2] <= driver7Segmentos:h0.bitsCaracter[2]
HEX0[3] <= driver7Segmentos:h0.bitsCaracter[3]
HEX0[4] <= driver7Segmentos:h0.bitsCaracter[4]
HEX0[5] <= driver7Segmentos:h0.bitsCaracter[5]
HEX0[6] <= driver7Segmentos:h0.bitsCaracter[6]
HEX1[0] <= driver7Segmentos:h1.bitsCaracter[0]
HEX1[1] <= driver7Segmentos:h1.bitsCaracter[1]
HEX1[2] <= driver7Segmentos:h1.bitsCaracter[2]
HEX1[3] <= driver7Segmentos:h1.bitsCaracter[3]
HEX1[4] <= driver7Segmentos:h1.bitsCaracter[4]
HEX1[5] <= driver7Segmentos:h1.bitsCaracter[5]
HEX1[6] <= driver7Segmentos:h1.bitsCaracter[6]
HEX2[0] <= driver7Segmentos:h2.bitsCaracter[0]
HEX2[1] <= driver7Segmentos:h2.bitsCaracter[1]
HEX2[2] <= driver7Segmentos:h2.bitsCaracter[2]
HEX2[3] <= driver7Segmentos:h2.bitsCaracter[3]
HEX2[4] <= driver7Segmentos:h2.bitsCaracter[4]
HEX2[5] <= driver7Segmentos:h2.bitsCaracter[5]
HEX2[6] <= driver7Segmentos:h2.bitsCaracter[6]
HEX3[0] <= driver7Segmentos:h3.bitsCaracter[0]
HEX3[1] <= driver7Segmentos:h3.bitsCaracter[1]
HEX3[2] <= driver7Segmentos:h3.bitsCaracter[2]
HEX3[3] <= driver7Segmentos:h3.bitsCaracter[3]
HEX3[4] <= driver7Segmentos:h3.bitsCaracter[4]
HEX3[5] <= driver7Segmentos:h3.bitsCaracter[5]
HEX3[6] <= driver7Segmentos:h3.bitsCaracter[6]


|sisa|driverSegmentos:Segments|driver7Segmentos:h0
codigoCaracter[0] => Mux0.IN19
codigoCaracter[0] => Mux1.IN19
codigoCaracter[0] => Mux2.IN19
codigoCaracter[0] => Mux3.IN19
codigoCaracter[0] => Mux4.IN19
codigoCaracter[0] => Mux5.IN19
codigoCaracter[0] => Mux6.IN19
codigoCaracter[1] => Mux0.IN18
codigoCaracter[1] => Mux1.IN18
codigoCaracter[1] => Mux2.IN18
codigoCaracter[1] => Mux3.IN18
codigoCaracter[1] => Mux4.IN18
codigoCaracter[1] => Mux5.IN18
codigoCaracter[1] => Mux6.IN18
codigoCaracter[2] => Mux0.IN17
codigoCaracter[2] => Mux1.IN17
codigoCaracter[2] => Mux2.IN17
codigoCaracter[2] => Mux3.IN17
codigoCaracter[2] => Mux4.IN17
codigoCaracter[2] => Mux5.IN17
codigoCaracter[2] => Mux6.IN17
codigoCaracter[3] => Mux0.IN16
codigoCaracter[3] => Mux1.IN16
codigoCaracter[3] => Mux2.IN16
codigoCaracter[3] => Mux3.IN16
codigoCaracter[3] => Mux4.IN16
codigoCaracter[3] => Mux5.IN16
codigoCaracter[3] => Mux6.IN16
bitsCaracter[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|sisa|driverSegmentos:Segments|driver7Segmentos:h1
codigoCaracter[0] => Mux0.IN19
codigoCaracter[0] => Mux1.IN19
codigoCaracter[0] => Mux2.IN19
codigoCaracter[0] => Mux3.IN19
codigoCaracter[0] => Mux4.IN19
codigoCaracter[0] => Mux5.IN19
codigoCaracter[0] => Mux6.IN19
codigoCaracter[1] => Mux0.IN18
codigoCaracter[1] => Mux1.IN18
codigoCaracter[1] => Mux2.IN18
codigoCaracter[1] => Mux3.IN18
codigoCaracter[1] => Mux4.IN18
codigoCaracter[1] => Mux5.IN18
codigoCaracter[1] => Mux6.IN18
codigoCaracter[2] => Mux0.IN17
codigoCaracter[2] => Mux1.IN17
codigoCaracter[2] => Mux2.IN17
codigoCaracter[2] => Mux3.IN17
codigoCaracter[2] => Mux4.IN17
codigoCaracter[2] => Mux5.IN17
codigoCaracter[2] => Mux6.IN17
codigoCaracter[3] => Mux0.IN16
codigoCaracter[3] => Mux1.IN16
codigoCaracter[3] => Mux2.IN16
codigoCaracter[3] => Mux3.IN16
codigoCaracter[3] => Mux4.IN16
codigoCaracter[3] => Mux5.IN16
codigoCaracter[3] => Mux6.IN16
bitsCaracter[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|sisa|driverSegmentos:Segments|driver7Segmentos:h2
codigoCaracter[0] => Mux0.IN19
codigoCaracter[0] => Mux1.IN19
codigoCaracter[0] => Mux2.IN19
codigoCaracter[0] => Mux3.IN19
codigoCaracter[0] => Mux4.IN19
codigoCaracter[0] => Mux5.IN19
codigoCaracter[0] => Mux6.IN19
codigoCaracter[1] => Mux0.IN18
codigoCaracter[1] => Mux1.IN18
codigoCaracter[1] => Mux2.IN18
codigoCaracter[1] => Mux3.IN18
codigoCaracter[1] => Mux4.IN18
codigoCaracter[1] => Mux5.IN18
codigoCaracter[1] => Mux6.IN18
codigoCaracter[2] => Mux0.IN17
codigoCaracter[2] => Mux1.IN17
codigoCaracter[2] => Mux2.IN17
codigoCaracter[2] => Mux3.IN17
codigoCaracter[2] => Mux4.IN17
codigoCaracter[2] => Mux5.IN17
codigoCaracter[2] => Mux6.IN17
codigoCaracter[3] => Mux0.IN16
codigoCaracter[3] => Mux1.IN16
codigoCaracter[3] => Mux2.IN16
codigoCaracter[3] => Mux3.IN16
codigoCaracter[3] => Mux4.IN16
codigoCaracter[3] => Mux5.IN16
codigoCaracter[3] => Mux6.IN16
bitsCaracter[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|sisa|driverSegmentos:Segments|driver7Segmentos:h3
codigoCaracter[0] => Mux0.IN19
codigoCaracter[0] => Mux1.IN19
codigoCaracter[0] => Mux2.IN19
codigoCaracter[0] => Mux3.IN19
codigoCaracter[0] => Mux4.IN19
codigoCaracter[0] => Mux5.IN19
codigoCaracter[0] => Mux6.IN19
codigoCaracter[1] => Mux0.IN18
codigoCaracter[1] => Mux1.IN18
codigoCaracter[1] => Mux2.IN18
codigoCaracter[1] => Mux3.IN18
codigoCaracter[1] => Mux4.IN18
codigoCaracter[1] => Mux5.IN18
codigoCaracter[1] => Mux6.IN18
codigoCaracter[2] => Mux0.IN17
codigoCaracter[2] => Mux1.IN17
codigoCaracter[2] => Mux2.IN17
codigoCaracter[2] => Mux3.IN17
codigoCaracter[2] => Mux4.IN17
codigoCaracter[2] => Mux5.IN17
codigoCaracter[2] => Mux6.IN17
codigoCaracter[3] => Mux0.IN16
codigoCaracter[3] => Mux1.IN16
codigoCaracter[3] => Mux2.IN16
codigoCaracter[3] => Mux3.IN16
codigoCaracter[3] => Mux4.IN16
codigoCaracter[3] => Mux5.IN16
codigoCaracter[3] => Mux6.IN16
bitsCaracter[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


