<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='427' ll='437' type='TargetLoweringBase::LegalizeTypeAction llvm::TargetLoweringBase::getPreferredVectorAction(llvm::MVT VT) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='426'>/// Return the preferred vector type legalization action.</doc>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1379' u='c' c='_ZN4llvm18TargetLoweringBase25computeRegisterPropertiesEPKNS_18TargetRegisterInfoE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='16303' c='_ZNK4llvm21AArch64TargetLowering24getPreferredVectorActionENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='16310' u='c' c='_ZNK4llvm21AArch64TargetLowering24getPreferredVectorActionENS_3MVTE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1537' c='_ZNK4llvm16SITargetLowering24getPreferredVectorActionENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1541' u='c' c='_ZNK4llvm16SITargetLowering24getPreferredVectorActionENS_3MVTE'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='2074' c='_ZNK4llvm21HexagonTargetLowering24getPreferredVectorActionENS_3MVTE'/>
<ovr f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='1177' c='_ZNK4llvm19NVPTXTargetLowering24getPreferredVectorActionENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='1182' u='c' c='_ZNK4llvm19NVPTXTargetLowering24getPreferredVectorActionENS_3MVTE'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='691' c='_ZNK4llvm17PPCTargetLowering24getPreferredVectorActionENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='695' u='c' c='_ZNK4llvm17PPCTargetLowering24getPreferredVectorActionENS_3MVTE'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.h' l='408' c='_ZNK4llvm21SystemZTargetLowering24getPreferredVectorActionENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.h' l='423' u='c' c='_ZNK4llvm21SystemZTargetLowering24getPreferredVectorActionENS_3MVTE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='2100' c='_ZNK4llvm17X86TargetLowering24getPreferredVectorActionENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='2109' u='c' c='_ZNK4llvm17X86TargetLowering24getPreferredVectorActionENS_3MVTE'/>
