\hypertarget{group__NmBspInitFn}{}\section{nm\+\_\+bsp\+\_\+init}
\label{group__NmBspInitFn}\index{nm\+\_\+bsp\+\_\+init@{nm\+\_\+bsp\+\_\+init}}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} \hyperlink{group__NmBspInitFn_ga91533a50cf3da832110a746b4a57789e}{nm\+\_\+bsp\+\_\+init} (void)
\begin{DoxyCompactList}\small\item\em Initialization for bsp ({\itshape Board} {\itshape Support} {\itshape Package}) such as Reset and Chip Enable Pins for W\+I\+LC, delays, register I\+SR, enable/disable I\+RQ for W\+I\+LC, ...etc. You must use this function in the head of your application to enable W\+I\+LC and Host Driver communicate each other. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Initialize B\+SP 

\subsection{Function Documentation}
\mbox{\Hypertarget{group__NmBspInitFn_ga91533a50cf3da832110a746b4a57789e}\label{group__NmBspInitFn_ga91533a50cf3da832110a746b4a57789e}} 
\index{nm\+\_\+bsp\+\_\+init@{nm\+\_\+bsp\+\_\+init}!nm\+\_\+bsp\+\_\+init@{nm\+\_\+bsp\+\_\+init}}
\index{nm\+\_\+bsp\+\_\+init@{nm\+\_\+bsp\+\_\+init}!nm\+\_\+bsp\+\_\+init@{nm\+\_\+bsp\+\_\+init}}
\subsubsection{\texorpdfstring{nm\+\_\+bsp\+\_\+init()}{nm\_bsp\_init()}}
{\footnotesize\ttfamily \hyperlink{group__DataT_gae35f10ffd0ac8dd2bc3e794da9bdfbc7}{sint8} nm\+\_\+bsp\+\_\+init (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



{\ttfamily \#include $<$\hyperlink{nm__bsp_8h}{third\+\_\+party/atmel/devices/wilc1000/bsp/include/nm\+\_\+bsp.\+h}$>$}



Initialization for bsp ({\itshape Board} {\itshape Support} {\itshape Package}) such as Reset and Chip Enable Pins for W\+I\+LC, delays, register I\+SR, enable/disable I\+RQ for W\+I\+LC, ...etc. You must use this function in the head of your application to enable W\+I\+LC and Host Driver communicate each other. 

\begin{DoxyWarning}{Warning}
Missing use will lead to unavailability of host communication. 
\end{DoxyWarning}
\begin{DoxyNote}{Note}
Implementation of this function is host dependent. 
\end{DoxyNote}
\begin{DoxyReturn}{Returns}
The function returns \hyperlink{nm__common_8h_a9ef27ba27aafdd1aa3a79d3ba2c36b8f}{M2\+M\+\_\+\+S\+U\+C\+C\+E\+SS} for successful operations and a negative value otherwise.
\end{DoxyReturn}
Initialization for bsp ({\itshape Board} {\itshape Support} {\itshape Package}) such as Reset and Chip Enable Pins for W\+I\+LC, delays, register I\+SR, enable/disable I\+RQ for W\+I\+LC, ...etc. You must use this function in the head of your application to enable W\+I\+LC and Host Driver communicate each other.

\begin{DoxyReturn}{Returns}
Status code 
\end{DoxyReturn}


Definition at line 125 of file nm\+\_\+bsp\+\_\+pic32mz.\+c.


\begin{DoxyCode}
126 \{
127    \textcolor{comment}{//Initialize IRQ handler}
128    \hyperlink{nm__bsp__pic32mz_8c_a1fc16160cd8e35ab3f77abb4bc40477e}{gpfIsr} = \hyperlink{group__BSPDefine_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL};
129 
130    \textcolor{comment}{//Initialize WILC1000 pins}
131    \hyperlink{nm__bsp__pic32mz_8c_a35b8122ba907d2c6c8aaa450e3d13842}{init\_chip\_pins}();
132 
133    \textcolor{comment}{//Reset WILC1000 chip}
134    \hyperlink{group__NmBspResetFn_ga3e540428a9246a27c61999ecb7e13d05}{nm\_bsp\_reset}();
135 
136    \textcolor{comment}{//No error to report}
137    \textcolor{keywordflow}{return} \hyperlink{nm__common_8h_a9ef27ba27aafdd1aa3a79d3ba2c36b8f}{M2M\_SUCCESS};
138 \}
\end{DoxyCode}
