INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Logic-Design-Lab/Lab1/Lab_1_Bonus/larger_number/larger_number.srcs/sources_1/new/larger_number.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module larger_number
INFO: [VRFC 10-2458] undeclared symbol gt, assumed default net type wire [C:/Users/User/Desktop/Logic-Design-Lab/Lab1/Lab_1_Bonus/larger_number/larger_number.srcs/sources_1/new/larger_number.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Logic-Design-Lab/Lab1/Lab_1_Bonus/larger_number/larger_number.srcs/sim_1/new/larger_number_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module larger_number_testbench
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/User/Desktop/Logic-Design-Lab/Lab1/Lab_1_Bonus/larger_number/larger_number.srcs/sim_1/new/larger_number_testbench.v:34]
