#CS M151B Winter 2016

###Glenn Reinman _reinman@cs.ucla.edu_  
**Lecture**: Mon/Wed 8-9:50 AM in LAKRETZ 110  
**Office Hours**: Mon/Wed 10-11 AM in Boelter 4731G

* Midterm: 40%
* Final: 50%
* HW: 10%

###Topics in this Course
1. Performance
 * ET = IC * CPI * CT
 * execution time = instruction count * cycle per instruction * cycle time
2. [ALU][1] (Arithmetic Logic Unit) / ISA
3. [Simple Cycle Datapath][2]
 * all MIPS in this class (**Millions of Instruction per second**)
4. [Pipeline Datapath][3]
 * hazards
 * advanced pipelining 
5. [Caching and Memory][4]
6. [Multi-processors / advanced caching][5]

[1]: https://en.wikipedia.org/wiki/Arithmetic_logic_unit "ALU"
[2]: https://courses.cs.washington.edu/courses/cse378/09au/lectures/cse378au09-14.pdf "Simple Cycle Datapath"
[3]: https://courses.cs.washington.edu/courses/cse378/09au/lectures/cse378au09-14.pdf "Pipeline Datapath"
[4]: https://en.wikipedia.org/wiki/CPU_cache "Caching and Memory"
[5]: https://en.wikipedia.org/wiki/Multiprocessing "Multiprocessors / advanced caching"


###Application:
[ISA: Instruction Set Architecture][6]  
**Micro Architecture**
* Application
* Power
* Heat
* Cost
* Silicon Area
* Physical Design
* Fault Tolerance 

[6]: https://en.wikipedia.org/wiki/Instruction_set "Instruction Set"

Application Software --> System Software --> Hardware

**8 Great Ideas (_from textbook_)**
1. Moore's Law
2. Abstraction - Simplfy design
3. Make common case fast
4. Performance vs. Paralellism
5. Performance vs. Pipelining
6. Performance vs. Prediction
7. Hierarchy of Memories
8. Dependency via redundancy



 


