#
# Perzi Marvin
# 20.01.2021
#

transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work


# Name of test bench entity
set TestBench "tb_SimpleStateMachine"

# Add 
vcom -93 -work work {SimpleStateMachine.vhd}
vcom -93 -work work {tb_SimpleStateMachine.vhd}

vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  $TestBench

#add wave *
add wave -label "nRES" nRES
add wave -label "CLK" CLK
add wave -label "S" S
add wave -label "WHEEL_L" WHEEL_L
add wave -label "WHEEL_R" WHEEL_R
add wave -label "curState" tb_simplestatemachine/i1/curState

view structure
view signals
run 200 ns

wave zoom full
