Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Feb 16 17:14:07 2025
| Host         : hberkal running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file demux_4x16_timing_summary_routed.rpt -pb demux_4x16_timing_summary_routed.pb -rpx demux_4x16_timing_summary_routed.rpx -warn_on_violation
| Design       : demux_4x16
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EN
                            (input port)
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.719ns  (logic 5.330ns (36.212%)  route 9.389ns (63.788%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  EN (IN)
                         net (fo=0)                   0.000     0.000    EN
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  EN_IBUF_inst/O
                         net (fo=16, routed)          4.352     5.802    EN_IBUF
    SLICE_X65Y93         LUT5 (Prop_lut5_I4_O)        0.152     5.954 r  Y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.037    10.991    Y_OBUF[3]
    A14                  OBUF (Prop_obuf_I_O)         3.728    14.719 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.719    Y[3]
    A14                                                               r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EN
                            (input port)
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.205ns  (logic 5.099ns (35.893%)  route 9.107ns (64.107%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  EN (IN)
                         net (fo=0)                   0.000     0.000    EN
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  EN_IBUF_inst/O
                         net (fo=16, routed)          4.352     5.802    EN_IBUF
    SLICE_X65Y93         LUT5 (Prop_lut5_I4_O)        0.124     5.926 r  Y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.755    10.681    Y_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         3.525    14.205 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.205    Y[2]
    B15                                                               r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EN
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.155ns  (logic 5.077ns (35.867%)  route 9.078ns (64.133%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  EN (IN)
                         net (fo=0)                   0.000     0.000    EN
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  EN_IBUF_inst/O
                         net (fo=16, routed)          4.350     5.800    EN_IBUF
    SLICE_X65Y93         LUT5 (Prop_lut5_I4_O)        0.124     5.924 r  Y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.729    10.652    Y_OBUF[1]
    A15                  OBUF (Prop_obuf_I_O)         3.503    14.155 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.155    Y[1]
    A15                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EN
                            (input port)
  Destination:            Y[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.461ns  (logic 5.089ns (40.843%)  route 7.372ns (59.157%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  EN (IN)
                         net (fo=0)                   0.000     0.000    EN
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  EN_IBUF_inst/O
                         net (fo=16, routed)          4.718     6.168    EN_IBUF
    SLICE_X65Y86         LUT5 (Prop_lut5_I3_O)        0.124     6.292 r  Y_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.654     8.946    Y_OBUF[15]
    P1                   OBUF (Prop_obuf_I_O)         3.515    12.461 r  Y_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.461    Y[15]
    P1                                                                r  Y[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[2]
                            (input port)
  Destination:            Y[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.230ns  (logic 5.323ns (43.525%)  route 6.907ns (56.475%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  X[2] (IN)
                         net (fo=0)                   0.000     0.000    X[2]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  X_IBUF[2]_inst/O
                         net (fo=16, routed)          5.226     6.683    X_IBUF[2]
    SLICE_X65Y81         LUT5 (Prop_lut5_I4_O)        0.154     6.837 r  Y_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.680     8.518    Y_OBUF[14]
    N2                   OBUF (Prop_obuf_I_O)         3.712    12.230 r  Y_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.230    Y[14]
    N2                                                                r  Y[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[2]
                            (input port)
  Destination:            Y[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.140ns  (logic 5.091ns (41.934%)  route 7.049ns (58.066%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  X[2] (IN)
                         net (fo=0)                   0.000     0.000    X[2]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  X_IBUF[2]_inst/O
                         net (fo=16, routed)          5.226     6.683    X_IBUF[2]
    SLICE_X65Y81         LUT5 (Prop_lut5_I4_O)        0.124     6.807 r  Y_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.823     8.630    Y_OBUF[13]
    N1                   OBUF (Prop_obuf_I_O)         3.510    12.140 r  Y_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.140    Y[13]
    N1                                                                r  Y[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EN
                            (input port)
  Destination:            Y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.054ns  (logic 5.315ns (44.095%)  route 6.739ns (55.905%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  EN (IN)
                         net (fo=0)                   0.000     0.000    EN
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  EN_IBUF_inst/O
                         net (fo=16, routed)          4.720     6.170    EN_IBUF
    SLICE_X65Y86         LUT5 (Prop_lut5_I4_O)        0.152     6.322 r  Y_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.019     8.341    Y_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         3.713    12.054 r  Y_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.054    Y[5]
    J1                                                                r  Y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[2]
                            (input port)
  Destination:            Y[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.053ns  (logic 5.328ns (44.206%)  route 6.725ns (55.794%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  X[2] (IN)
                         net (fo=0)                   0.000     0.000    X[2]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  X_IBUF[2]_inst/O
                         net (fo=16, routed)          5.058     6.515    X_IBUF[2]
    SLICE_X65Y81         LUT5 (Prop_lut5_I2_O)        0.152     6.667 r  Y_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.667     8.334    Y_OBUF[12]
    M2                   OBUF (Prop_obuf_I_O)         3.719    12.053 r  Y_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.053    Y[12]
    M2                                                                r  Y[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[2]
                            (input port)
  Destination:            Y[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.038ns  (logic 5.320ns (44.197%)  route 6.717ns (55.803%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  X[2] (IN)
                         net (fo=0)                   0.000     0.000    X[2]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  X_IBUF[2]_inst/O
                         net (fo=16, routed)          5.053     6.510    X_IBUF[2]
    SLICE_X65Y81         LUT5 (Prop_lut5_I0_O)        0.150     6.660 r  Y_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.664     8.324    Y_OBUF[9]
    M1                   OBUF (Prop_obuf_I_O)         3.713    12.038 r  Y_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.038    Y[9]
    M1                                                                r  Y[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[2]
                            (input port)
  Destination:            Y[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.994ns  (logic 5.088ns (42.425%)  route 6.905ns (57.575%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  X[2] (IN)
                         net (fo=0)                   0.000     0.000    X[2]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  X_IBUF[2]_inst/O
                         net (fo=16, routed)          5.053     6.510    X_IBUF[2]
    SLICE_X65Y81         LUT5 (Prop_lut5_I0_O)        0.124     6.634 r  Y_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.852     8.486    Y_OBUF[10]
    N3                   OBUF (Prop_obuf_I_O)         3.507    11.994 r  Y_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.994    Y[10]
    N3                                                                r  Y[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 X[3]
                            (input port)
  Destination:            Y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.224ns  (logic 1.473ns (66.257%)  route 0.750ns (33.743%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  X[3] (IN)
                         net (fo=0)                   0.000     0.000    X[3]
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  X_IBUF[3]_inst/O
                         net (fo=16, routed)          0.470     0.694    X_IBUF[3]
    SLICE_X65Y86         LUT5 (Prop_lut5_I3_O)        0.045     0.739 r  Y_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.280     1.019    Y_OBUF[4]
    J3                   OBUF (Prop_obuf_I_O)         1.205     2.224 r  Y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.224    Y[4]
    J3                                                                r  Y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[0]
                            (input port)
  Destination:            Y[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.233ns  (logic 1.481ns (66.337%)  route 0.752ns (33.663%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  X[0] (IN)
                         net (fo=0)                   0.000     0.000    X[0]
    M3                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  X_IBUF[0]_inst/O
                         net (fo=16, routed)          0.382     0.607    X_IBUF[0]
    SLICE_X65Y81         LUT5 (Prop_lut5_I2_O)        0.045     0.652 r  Y_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.370     1.022    Y_OBUF[13]
    N1                   OBUF (Prop_obuf_I_O)         1.211     2.233 r  Y_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.233    Y[13]
    N1                                                                r  Y[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[0]
                            (input port)
  Destination:            Y[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.265ns  (logic 1.552ns (68.503%)  route 0.713ns (31.497%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 f  X[0] (IN)
                         net (fo=0)                   0.000     0.000    X[0]
    M3                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  X_IBUF[0]_inst/O
                         net (fo=16, routed)          0.382     0.607    X_IBUF[0]
    SLICE_X65Y81         LUT5 (Prop_lut5_I0_O)        0.051     0.658 r  Y_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.331     0.990    Y_OBUF[14]
    N2                   OBUF (Prop_obuf_I_O)         1.275     2.265 r  Y_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.265    Y[14]
    N2                                                                r  Y[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[3]
                            (input port)
  Destination:            Y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.334ns  (logic 1.477ns (63.268%)  route 0.857ns (36.732%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  X[3] (IN)
                         net (fo=0)                   0.000     0.000    X[3]
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  X_IBUF[3]_inst/O
                         net (fo=16, routed)          0.530     0.754    X_IBUF[3]
    SLICE_X65Y89         LUT5 (Prop_lut5_I0_O)        0.045     0.799 r  Y_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.327     1.126    Y_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         1.208     2.334 r  Y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.334    Y[6]
    K2                                                                r  Y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[3]
                            (input port)
  Destination:            Y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.352ns  (logic 1.554ns (66.079%)  route 0.798ns (33.921%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  X[3] (IN)
                         net (fo=0)                   0.000     0.000    X[3]
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  X_IBUF[3]_inst/O
                         net (fo=16, routed)          0.470     0.694    X_IBUF[3]
    SLICE_X65Y86         LUT5 (Prop_lut5_I4_O)        0.046     0.740 r  Y_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.328     1.067    Y_OBUF[7]
    L1                   OBUF (Prop_obuf_I_O)         1.284     2.352 r  Y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.352    Y[7]
    L1                                                                r  Y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[0]
                            (input port)
  Destination:            Y[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.355ns  (logic 1.490ns (63.261%)  route 0.865ns (36.739%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  X[0] (IN)
                         net (fo=0)                   0.000     0.000    X[0]
    M3                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  X_IBUF[0]_inst/O
                         net (fo=16, routed)          0.499     0.725    X_IBUF[0]
    SLICE_X65Y81         LUT5 (Prop_lut5_I2_O)        0.045     0.770 r  Y_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.366     1.136    Y_OBUF[11]
    P3                   OBUF (Prop_obuf_I_O)         1.219     2.355 r  Y_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.355    Y[11]
    P3                                                                r  Y[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[0]
                            (input port)
  Destination:            Y[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.380ns  (logic 1.546ns (64.955%)  route 0.834ns (35.045%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  X[0] (IN)
                         net (fo=0)                   0.000     0.000    X[0]
    M3                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  X_IBUF[0]_inst/O
                         net (fo=16, routed)          0.499     0.725    X_IBUF[0]
    SLICE_X65Y81         LUT5 (Prop_lut5_I3_O)        0.046     0.771 r  Y_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.335     1.105    Y_OBUF[9]
    M1                   OBUF (Prop_obuf_I_O)         1.274     2.380 r  Y_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.380    Y[9]
    M1                                                                r  Y[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[0]
                            (input port)
  Destination:            Y[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.384ns  (logic 1.550ns (65.027%)  route 0.834ns (34.973%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 f  X[0] (IN)
                         net (fo=0)                   0.000     0.000    X[0]
    M3                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  X_IBUF[0]_inst/O
                         net (fo=16, routed)          0.499     0.725    X_IBUF[0]
    SLICE_X65Y81         LUT5 (Prop_lut5_I1_O)        0.045     0.770 r  Y_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.335     1.104    Y_OBUF[12]
    M2                   OBUF (Prop_obuf_I_O)         1.279     2.384 r  Y_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.384    Y[12]
    M2                                                                r  Y[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[0]
                            (input port)
  Destination:            Y[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.385ns  (logic 1.479ns (62.010%)  route 0.906ns (37.990%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 f  X[0] (IN)
                         net (fo=0)                   0.000     0.000    X[0]
    M3                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  X_IBUF[0]_inst/O
                         net (fo=16, routed)          0.499     0.725    X_IBUF[0]
    SLICE_X65Y81         LUT5 (Prop_lut5_I1_O)        0.045     0.770 r  Y_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.407     1.177    Y_OBUF[10]
    N3                   OBUF (Prop_obuf_I_O)         1.208     2.385 r  Y_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.385    Y[10]
    N3                                                                r  Y[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[3]
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.410ns  (logic 1.533ns (63.634%)  route 0.876ns (36.366%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  X[3] (IN)
                         net (fo=0)                   0.000     0.000    X[3]
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  X_IBUF[3]_inst/O
                         net (fo=16, routed)          0.548     0.772    X_IBUF[3]
    SLICE_X65Y93         LUT5 (Prop_lut5_I3_O)        0.042     0.814 r  Y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.328     1.142    Y_OBUF[0]
    H1                   OBUF (Prop_obuf_I_O)         1.268     2.410 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.410    Y[0]
    H1                                                                r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------





