---
title: ThermalDutyCycle_Integration_Manual
linkTitle: ThermalDutyCycle_Integration_Manual
weight: 4
---

<p><a href="#dependencies">1 Dependencies <span>2</span></a></p>
<p><a href="#swcs">1.1 SWCs <span>2</span></a></p>
<p><a href="#global-functionsnon-rte-to-be-provided-to-integration-project">1.2 Configuration Files to be provided by Integration Project <span>2</span></a></p>
<p><a href="#_Toc352923199">1.3 Functions to be provided to Integration Project <span>2</span></a></p>
<p><a href="#configuration">2 Configuration <span>3</span></a></p>
<p><a href="#_Toc352923201">2.1 Build Time Config <span>3</span></a></p>
<p><a href="#_Toc352923202">2.2 Generator Config <span>3</span></a></p>
<p><a href="#integration">3 Integration <span>4</span></a></p>
<p><a href="#_Toc352923204">3.1 Global Data <span>4</span></a></p>
<p><a href="#_Toc352923205">3.2 Component Conflicts <span>4</span></a></p>
<p><a href="#_Toc352923206">3.3 Include Path <span>4</span></a></p>
<p><a href="#_Toc352923207">3.4 Configurator Changes <span>4</span></a></p>
<p><a href="#runnable-scheduling">4 Runnable Scheduling <span>5</span></a></p>
<p><a href="#memory-mapping">5 Memory Mapping <span>6</span></a></p>
<p><a href="#mapping">5.1 Mapping <span>6</span></a></p>
<p><a href="#usage">5.2 Usage <span>6</span></a></p>
<p><a href="#revision-control-log">6 Revision Control Log <span>7</span></a></p>
<h1 id="dependencies">Dependencies</h1>
<h2 id="swcs">SWCs</h2>
<table>
<colgroup>
<col style="width: 30%" />
<col style="width: 69%" />
</colgroup>
<thead>
<tr class="header">
<th>Module</th>
<th>Required Feature</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>None</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="global-functionsnon-rte-to-be-provided-to-integration-project">Global Functions(Non RTE) to be provided to Integration Project</h2>
<h2 id="section"></h2>
<p>None</p>
<h1 id="configuration">Configuration</h1>
<h2 id="build-time-config">Build Time Config</h2>
<table style="width:100%;">
<colgroup>
<col style="width: 36%" />
<col style="width: 53%" />
<col style="width: 9%" />
</colgroup>
<thead>
<tr class="header">
<th>Modules</th>
<th>Notes</th>
<th></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>None</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="configuration-files-to-be-provided-by-integration-project">Configuration Files to be provided by Integration Project</h2>
<h2 class="unnumbered" id="section-1"></h2>
<p>Ap_ThrmlDutyCycle_Cfg.h to be generated by ThrmlDutyCycle_Cfg.h.tt for checkpoint enables</p>
<h3 id="da-vinci-parameter-configuration-changes">Da Vinci Parameter Configuration Changes</h3>
<table>
<colgroup>
<col style="width: 52%" />
<col style="width: 30%" />
<col style="width: 17%" />
</colgroup>
<thead>
<tr class="header">
<th>Parameter</th>
<th>Notes</th>
<th>SWC</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>ThrmDutyCycleGeneral/ThrmDutyCycleCPEnable</td>
<td>Enable checkpoints as needed</td>
<td>ThrmDutyCycle</td>
</tr>
</tbody>
</table>
<h3 id="davinci-interrupt-configuration-changes">DaVinci Interrupt Configuration Changes</h3>
<table>
<colgroup>
<col style="width: 16%" />
<col style="width: 9%" />
<col style="width: 38%" />
<col style="width: 34%" />
</colgroup>
<thead>
<tr class="header">
<th>ISR Name</th>
<th>VIM #</th>
<th>Priority Dependency</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>&lt;None&gt;</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h3 id="manual-configuration-changes">Manual Configuration Changes</h3>
<table>
<colgroup>
<col style="width: 39%" />
<col style="width: 47%" />
<col style="width: 12%" />
</colgroup>
<thead>
<tr class="header">
<th>Constant</th>
<th>Notes</th>
<th>SWC</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>&lt;None&gt;</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h1 id="integration">Integration</h1>
<h2 id="required-global-data-inputs">Required Global Data Inputs</h2>
<p>CuTempEst_DegC_f32</p>
<p>DefeatDutySvc_Cnt_lgc</p>
<p>FiltMeasTemp_DegC_f32</p>
<p>FilteredPkCurr_AmpSq_f32</p>
<p>IgnTimeOff_Cnt_u32</p>
<p>MagTempEst_DegC_f32</p>
<p>MotorVelCRF_MtrRadpS_f32</p>
<p>MtrPkCurr_AmpSq_f32</p>
<p>SiTempEst_DegC_f32</p>
<p>VehTimeValid_Cnt_lgc</p>
<h2 id="required-global-data-outputs">Required Global Data Outputs</h2>
<p>DutyCycleLevel_Uls_f32</p>
<p>ThermLimitPerc_Uls_f32</p>
<p>ThermalLimit_MtrNm_f32</p>
<h2 id="specific-include-path-present">Specific Include Path present</h2>
<p>No</p>
<h1 id="runnable-scheduling">Runnable Scheduling</h1>
<p>This section specifies the required runnable scheduling.</p>
<table style="width:100%;">
<colgroup>
<col style="width: 25%" />
<col style="width: 54%" />
<col style="width: 20%" />
</colgroup>
<thead>
<tr class="header">
<th>Init</th>
<th>Scheduling Requirements</th>
<th>Trigger</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>ThrmlDutyCycle_Init1</td>
<td>After starting RTE, before first call of periodic functions</td>
<td>RTE (init)</td>
</tr>
</tbody>
</table>
<table style="width:100%;">
<colgroup>
<col style="width: 25%" />
<col style="width: 54%" />
<col style="width: 20%" />
</colgroup>
<thead>
<tr class="header">
<th>Runnable</th>
<th>Scheduling Requirements</th>
<th>Trigger</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>ThrmlDutyCycle_Per1</td>
<td>None</td>
<td>RTE (100ms)</td>
</tr>
</tbody>
</table>
<h1 id="memory-mapping">Memory Mapping</h1>
<h2 id="mapping">Mapping</h2>
<table style="width:100%;">
<colgroup>
<col style="width: 85%" />
<col style="width: 8%" />
<col style="width: 6%" />
</colgroup>
<thead>
<tr class="header">
<th>Memory Section</th>
<th>Contents</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>THRMLDUTYCYCLE_START_SEC_VAR_CLEARED_16</td>
<td></td>
<td></td>
</tr>
<tr class="even">
<td>THRMLDUTYCYCLE_START_SEC_VAR_CLEARED_32</td>
<td></td>
<td></td>
</tr>
<tr class="odd">
<td>THRMLDUTYCYCLE_START_SEC_VAR_CLEARED_8</td>
<td></td>
<td></td>
</tr>
<tr class="even">
<td>THRMLDUTYCYCLE_START_SEC_VAR_CLEARED_UNSPECIFIED</td>
<td></td>
<td></td>
</tr>
<tr class="odd">
<td>THRMLDUTYCYCLE_STARTP_SEC_VAR_CLEARED_BOOLEAN</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<p>* Each …START_SEC… constant is terminated by a …STOP_SEC… constant as specified in the AUTOSAR Memory Mapping requirements.</p>
<h2 id="usage">Usage</h2>
<table>
<colgroup>
<col style="width: 55%" />
<col style="width: 23%" />
<col style="width: 21%" />
</colgroup>
<thead>
<tr class="header">
<th>Feature</th>
<th>RAM</th>
<th>ROM</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<p>Table 1: ARM Cortex R4 Memory Usage</p>
<h2 id="non-rte-nvm-blocks">Non RTE NvM Blocks</h2>
<table>
<colgroup>
<col style="width: 100%" />
</colgroup>
<thead>
<tr class="header">
<th>Block Name</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>&lt;NVM block used Non RTE functions &gt;</td>
</tr>
</tbody>
</table>
<p>Note : Size of the NVM block if configured in developer</p>
<h2 id="rte-nvm-blocks"> RTE NvM Blocks</h2>
<table>
<colgroup>
<col style="width: 100%" />
</colgroup>
<thead>
<tr class="header">
<th>Block Name</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>Rte_NvmBlock_ThrmlDutyCycle_ThrmlDutyCycle_FltStVal (4 Bytes)</td>
</tr>
</tbody>
</table>
<p>Note : Size of the NVM block if configured in developer</p>
<h1 id="compiler-settings">Compiler Settings</h1>
<h2 id="preprocessor-macro"> Preprocessor MACRO</h2>
<p>&lt;Define all the preprocessor Macros needed and conditions when needed&gt;.</p>
<h2 id="optimization-settings">Optimization Settings</h2>
<p>&lt;Define Optimization levels that are needed and conditions when needed&gt;.</p>
<h2 class="unnumbered" id="section-2"></h2>
<h1 id="revision-control-log">Revision Control Log</h1>
<table>
<colgroup>
<col style="width: 7%" />
<col style="width: 71%" />
<col style="width: 12%" />
<col style="width: 8%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Rev #</strong></td>
<td><strong>Change Description</strong></td>
<td><strong>Date</strong></td>
<td><strong>Author</strong></td>
</tr>
<tr class="even">
<td>1</td>
<td>Initial version</td>
<td>25-Mar-13</td>
<td>Selva</td>
</tr>
<tr class="odd">
<td>2</td>
<td>Updated to latest integration manual template</td>
<td>1-Oct-13</td>
<td>KMC</td>
</tr>
<tr class="even">
<td>3</td>
<td>Updated NvM blocks and memory mapping for latest revision</td>
<td>22-Nov-13</td>
<td>KJS</td>
</tr>
</tbody>
</table>
