
*** Running vivado
    with args -log vio_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vio_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source vio_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 358.516 ; gain = 149.008
INFO: [Synth 8-638] synthesizing module 'vio_0' [c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/vio_0/synth/vio_0.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'vio_0' (8#1) [c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/vio_0/synth/vio_0.vhd:65]
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 479.719 ; gain = 270.211
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 479.719 ; gain = 270.211
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 845.578 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 845.578 ; gain = 636.070
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 845.578 ; gain = 636.070
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:51 . Memory (MB): peak = 845.578 ; gain = 636.070
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:51 . Memory (MB): peak = 845.578 ; gain = 636.070
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 845.578 ; gain = 636.070
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:59 . Memory (MB): peak = 845.578 ; gain = 636.070
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 845.578 ; gain = 636.070
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 845.578 ; gain = 636.070
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 845.578 ; gain = 636.070
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 845.578 ; gain = 636.070
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 845.578 ; gain = 636.070
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 845.578 ; gain = 636.070
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 845.578 ; gain = 636.070
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 845.578 ; gain = 636.070

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     9|
|3     |LUT3 |    70|
|4     |LUT4 |    19|
|5     |LUT5 |    29|
|6     |LUT6 |    47|
|7     |FDRE |   532|
|8     |FDSE |    13|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 845.578 ; gain = 636.070
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:57 . Memory (MB): peak = 845.578 ; gain = 576.723
