#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x55fa780aaee0 .scope module, "riscv32isinglecycle_tb" "riscv32isinglecycle_tb" 2 24;
 .timescale -9 -12;
P_0x55fa7802a400 .param/l "p" 1 2 27, +C4<00000000000000000000000000010100>;
v0x55fa780da950_0 .var "clk", 0 0;
v0x55fa780da9f0_0 .var "rst", 0 0;
S_0x55fa780acd80 .scope module, "DUT" "riscv32iSingleCycle" 2 28, 3 28 0, S_0x55fa780aaee0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
P_0x55fa780170a0 .param/l "FUNCT3" 0 3 37, +C4<00000000000000000000000000000011>;
P_0x55fa780170e0 .param/l "FUNCT7" 0 3 38, +C4<00000000000000000000000000000111>;
P_0x55fa78017120 .param/l "MEM_ADDR" 0 3 31, +C4<00000000000000000000000000001000>;
P_0x55fa78017160 .param/l "N" 0 3 30, +C4<00000000000000000000000000100000>;
P_0x55fa780171a0 .param/l "OPCODE" 0 3 33, +C4<00000000000000000000000000000111>;
P_0x55fa780171e0 .param/l "RD" 0 3 36, +C4<00000000000000000000000000000101>;
P_0x55fa78017220 .param/l "REG_ADDR" 0 3 32, +C4<00000000000000000000000000000101>;
P_0x55fa78017260 .param/l "RS1" 0 3 34, +C4<00000000000000000000000000000101>;
P_0x55fa780172a0 .param/l "RS2" 0 3 35, +C4<00000000000000000000000000000101>;
P_0x55fa780172e0 .param/l "SHAMT" 0 3 39, +C4<00000000000000000000000000000101>;
L_0x7f6a9f08da38 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0x55fa780d8640_0 .net "CONST4", 7 0, L_0x7f6a9f08da38;  1 drivers
v0x55fa780d8750_0 .net "Instruction", 31 0, L_0x55fa780f0ec0;  1 drivers
v0x55fa780d87f0_0 .net *"_ivl_10", 5 0, L_0x55fa780f1040;  1 drivers
L_0x7f6a9f08d8d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fa780d88e0_0 .net *"_ivl_12", 1 0, L_0x7f6a9f08d8d0;  1 drivers
L_0x7f6a9f08d918 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fa780d89c0_0 .net/2u *"_ivl_14", 23 0, L_0x7f6a9f08d918;  1 drivers
L_0x7f6a9f08d258 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fa780d8aa0_0 .net/2u *"_ivl_2", 23 0, L_0x7f6a9f08d258;  1 drivers
v0x55fa780d8b80_0 .net "alu_op", 2 0, L_0x55fa780f08b0;  1 drivers
v0x55fa780d8c90_0 .net "alu_src", 0 0, L_0x55fa780f0a30;  1 drivers
v0x55fa780d8d80_0 .net "alufn", 4 0, v0x55fa7805c4e0_0;  1 drivers
v0x55fa780d8ed0_0 .net "b", 31 0, L_0x55fa780f1270;  1 drivers
v0x55fa780d8fe0_0 .net "branch", 0 0, L_0x55fa780f05b0;  1 drivers
v0x55fa780d90d0_0 .net "branch_sel", 1 0, L_0x55fa780efe70;  1 drivers
v0x55fa780d91e0_0 .net "branch_target", 7 0, L_0x55fa780dafb0;  1 drivers
v0x55fa780d92f0_0 .net "cf", 0 0, L_0x55fa780ecc60;  1 drivers
v0x55fa780d93e0_0 .net "clk", 0 0, v0x55fa780da950_0;  1 drivers
v0x55fa780d9480_0 .net "immediate", 31 0, v0x55fa780d2300_0;  1 drivers
v0x55fa780d9540_0 .net "jump", 0 0, L_0x55fa780f0510;  1 drivers
L_0x7f6a9f08d960 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7f6a9f08da80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
RS_0x7f6a9f0d8a78 .resolv tri, L_0x7f6a9f08d960, L_0x7f6a9f08da80;
v0x55fa780d9630_0 .net8 "load", 0 0, RS_0x7f6a9f0d8a78;  2 drivers
v0x55fa780d96d0_0 .net "mem_out_sel", 1 0, L_0x55fa780f0780;  1 drivers
v0x55fa780d97c0_0 .net "mem_read", 2 0, L_0x55fa780f06e0;  1 drivers
v0x55fa780d98d0_0 .net "mem_write", 1 0, L_0x55fa780f0950;  1 drivers
v0x55fa780d99e0_0 .net "pc_current_address", 7 0, v0x55fa780d3070_0;  1 drivers
v0x55fa780d9aa0_0 .net "pc_next", 7 0, L_0x55fa780dabe0;  1 drivers
v0x55fa780d9bb0_0 .net "pc_plus_immediate", 31 0, L_0x55fa780db680;  1 drivers
v0x55fa780d9cc0_0 .net "pc_target_addr", 7 0, L_0x55fa780f2180;  1 drivers
v0x55fa780d9dd0_0 .net "r", 31 0, v0x55fa780cc160_0;  1 drivers
v0x55fa780d9e90_0 .net "read_data_out", 31 0, v0x55fa780d1c60_0;  1 drivers
v0x55fa780d9fa0_0 .net "reg_write", 0 0, L_0x55fa780f0ad0;  1 drivers
v0x55fa780da090_0 .net "rs1", 31 0, L_0x55fa780f2a00;  1 drivers
v0x55fa780da1a0_0 .net "rs2", 31 0, L_0x55fa780f2ce0;  1 drivers
v0x55fa780da260_0 .net "rst", 0 0, v0x55fa780da9f0_0;  1 drivers
v0x55fa780da300_0 .net "sf", 0 0, L_0x55fa780ede10;  1 drivers
v0x55fa780da3f0_0 .net "vf", 0 0, L_0x55fa780ee3e0;  1 drivers
v0x55fa780da6f0_0 .net "write_data_reg_file", 31 0, L_0x55fa780f1810;  1 drivers
v0x55fa780da800_0 .net "zf", 0 0, L_0x55fa780edcd0;  1 drivers
L_0x55fa780db460 .part v0x55fa780d2300_0, 0, 8;
L_0x55fa780ebb30 .concat [ 8 24 0 0], v0x55fa780d3070_0, L_0x7f6a9f08d258;
L_0x55fa780f0470 .part L_0x55fa780f0ec0, 12, 3;
L_0x55fa780f1040 .part v0x55fa780d3070_0, 2, 6;
L_0x55fa780f10e0 .concat [ 6 2 0 0], L_0x55fa780f1040, L_0x7f6a9f08d8d0;
L_0x55fa780f1b00 .concat [ 8 24 0 0], L_0x55fa780dabe0, L_0x7f6a9f08d918;
L_0x55fa780f2300 .part L_0x55fa780db680, 0, 8;
L_0x55fa780f23f0 .part v0x55fa780cc160_0, 0, 8;
S_0x55fa780aecf0 .scope module, "aluCu_inst" "aluCu" 3 109, 4 24 0, S_0x55fa780acd80;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "Instruction";
    .port_info 1 /INPUT 3 "alu_op";
    .port_info 2 /OUTPUT 5 "alufn";
v0x55fa7805bbe0_0 .net "Instruction", 31 0, L_0x55fa780f0ec0;  alias, 1 drivers
v0x55fa7805c650_0 .net "alu_op", 2 0, L_0x55fa780f08b0;  alias, 1 drivers
v0x55fa7805c4e0_0 .var "alufn", 4 0;
E_0x55fa7800e460 .event anyedge, v0x55fa7805c650_0, v0x55fa7805bbe0_0;
S_0x55fa780b0cd0 .scope begin, "COMBINATIONAL_OUTPUT" "COMBINATIONAL_OUTPUT" 4 39, 4 39 0, S_0x55fa780aecf0;
 .timescale -9 -11;
S_0x55fa780c8d70 .scope module, "aluSrc_mux" "mux" 3 158, 5 26 0, S_0x55fa780acd80;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "hi_in";
    .port_info 1 /INPUT 32 "lo_in";
    .port_info 2 /INPUT 1 "sel_in";
    .port_info 3 /OUTPUT 32 "sel_out";
P_0x55fa780c8f50 .param/l "N" 0 5 26, +C4<00000000000000000000000000100000>;
v0x55fa7806a050_0 .net "hi_in", 31 0, v0x55fa780d2300_0;  alias, 1 drivers
v0x55fa780b38f0_0 .net "lo_in", 31 0, L_0x55fa780f2ce0;  alias, 1 drivers
v0x55fa780b3990_0 .net "sel_in", 0 0, L_0x55fa780f0a30;  alias, 1 drivers
v0x55fa780725c0_0 .net "sel_out", 31 0, L_0x55fa780f1270;  alias, 1 drivers
L_0x55fa780f1270 .functor MUXZ 32, L_0x55fa780f2ce0, v0x55fa780d2300_0, L_0x55fa780f0a30, C4<>;
S_0x55fa780c9160 .scope module, "alu_inst" "alu" 3 98, 6 24 0, S_0x55fa780acd80;
 .timescale -9 -11;
    .port_info 0 /INPUT 5 "alufn";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 1 "cf";
    .port_info 3 /OUTPUT 32 "r";
    .port_info 4 /INPUT 32 "rs1";
    .port_info 5 /OUTPUT 1 "sf";
    .port_info 6 /OUTPUT 1 "vf";
    .port_info 7 /OUTPUT 1 "zf";
L_0x55fa780dae50 .functor BUFZ 32, L_0x55fa780f2a00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55fa780ec940 .functor NOT 32, L_0x55fa780f1270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55fa780ed250 .functor XOR 1, L_0x55fa780edfa0, L_0x55fa780ee040, C4<0>, C4<0>;
L_0x55fa780ee320 .functor XOR 1, L_0x55fa780ed250, L_0x55fa780ee280, C4<0>, C4<0>;
L_0x55fa780ee3e0 .functor XOR 1, L_0x55fa780ee320, L_0x55fa780ecc60, C4<0>, C4<0>;
v0x55fa780c9cd0_0 .net *"_ivl_12", 63 0, L_0x55fa780ec100;  1 drivers
L_0x7f6a9f08d2a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fa780c9dd0_0 .net *"_ivl_15", 31 0, L_0x7f6a9f08d2a0;  1 drivers
v0x55fa780c9eb0_0 .net *"_ivl_16", 63 0, L_0x55fa780ec1e0;  1 drivers
L_0x7f6a9f08d2e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fa780c9f70_0 .net *"_ivl_19", 31 0, L_0x7f6a9f08d2e8;  1 drivers
v0x55fa780ca050_0 .net *"_ivl_22", 63 0, L_0x55fa780ec410;  1 drivers
L_0x7f6a9f08d330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fa780ca180_0 .net *"_ivl_25", 31 0, L_0x7f6a9f08d330;  1 drivers
v0x55fa780ca260_0 .net *"_ivl_26", 63 0, L_0x55fa780ec610;  1 drivers
L_0x7f6a9f08d378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fa780ca340_0 .net *"_ivl_29", 31 0, L_0x7f6a9f08d378;  1 drivers
v0x55fa780ca420_0 .net *"_ivl_46", 0 0, L_0x55fa780ece30;  1 drivers
v0x55fa780ca500_0 .net *"_ivl_47", 32 0, L_0x55fa780ecf70;  1 drivers
L_0x7f6a9f08d3c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fa780ca5e0_0 .net *"_ivl_50", 0 0, L_0x7f6a9f08d3c0;  1 drivers
v0x55fa780ca6c0_0 .net *"_ivl_51", 32 0, L_0x55fa780ed060;  1 drivers
L_0x7f6a9f08d408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fa780ca7a0_0 .net *"_ivl_54", 0 0, L_0x7f6a9f08d408;  1 drivers
v0x55fa780ca880_0 .net *"_ivl_55", 32 0, L_0x55fa780eced0;  1 drivers
L_0x7f6a9f08d450 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55fa780ca960_0 .net/2u *"_ivl_57", 32 0, L_0x7f6a9f08d450;  1 drivers
v0x55fa780caa40_0 .net *"_ivl_59", 32 0, L_0x55fa780ed360;  1 drivers
v0x55fa780cab20_0 .net *"_ivl_61", 32 0, L_0x55fa780ed560;  1 drivers
L_0x7f6a9f08d498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fa780cac00_0 .net *"_ivl_64", 0 0, L_0x7f6a9f08d498;  1 drivers
v0x55fa780cace0_0 .net *"_ivl_65", 32 0, L_0x55fa780ed760;  1 drivers
L_0x7f6a9f08d4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fa780cadc0_0 .net *"_ivl_68", 0 0, L_0x7f6a9f08d4e0;  1 drivers
v0x55fa780caea0_0 .net *"_ivl_69", 32 0, L_0x55fa780ed920;  1 drivers
v0x55fa780caf80_0 .net *"_ivl_71", 32 0, L_0x55fa780eda60;  1 drivers
L_0x7f6a9f08d528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fa780cb060_0 .net/2u *"_ivl_73", 31 0, L_0x7f6a9f08d528;  1 drivers
v0x55fa780cb140_0 .net *"_ivl_80", 0 0, L_0x55fa780edfa0;  1 drivers
v0x55fa780cb220_0 .net *"_ivl_82", 0 0, L_0x55fa780ee040;  1 drivers
v0x55fa780cb300_0 .net *"_ivl_83", 0 0, L_0x55fa780ed250;  1 drivers
v0x55fa780cb3e0_0 .net *"_ivl_86", 0 0, L_0x55fa780ee280;  1 drivers
v0x55fa780cb4c0_0 .net *"_ivl_87", 0 0, L_0x55fa780ee320;  1 drivers
v0x55fa780cb5a0_0 .net "a", 31 0, L_0x55fa780dae50;  1 drivers
v0x55fa780cb660_0 .net "add", 31 0, L_0x55fa780ecd90;  1 drivers
v0x55fa780cb720_0 .net "alufn", 4 0, v0x55fa7805c4e0_0;  alias, 1 drivers
v0x55fa780cb810_0 .net "b", 31 0, L_0x55fa780f1270;  alias, 1 drivers
v0x55fa780cb8e0_0 .net "cf", 0 0, L_0x55fa780ecc60;  alias, 1 drivers
v0x55fa780cb980_0 .net/s "div", 31 0, L_0x55fa780ebd60;  1 drivers
v0x55fa780cba60_0 .net "divu", 31 0, L_0x55fa780ebe90;  1 drivers
v0x55fa780cbb40_0 .net/s "mul", 31 0, L_0x55fa780ec850;  1 drivers
v0x55fa780cbc20_0 .net/s "mul_temp", 63 0, L_0x55fa780ec280;  1 drivers
v0x55fa780cbd00_0 .net/s "mulh", 31 0, L_0x55fa780ec9b0;  1 drivers
v0x55fa780cbde0_0 .net/s "mulhsu", 31 0, L_0x55fa780ecbc0;  1 drivers
v0x55fa780cbec0_0 .net "mulhu", 31 0, L_0x55fa780eca50;  1 drivers
v0x55fa780cbfa0_0 .net "mulu_temp", 63 0, L_0x55fa780ec710;  1 drivers
v0x55fa780cc080_0 .net "op_b", 31 0, L_0x55fa780ec940;  1 drivers
v0x55fa780cc160_0 .var "r", 31 0;
v0x55fa780cc240_0 .net/s "rem", 31 0, L_0x55fa780ebfc0;  1 drivers
v0x55fa780cc320_0 .net "remu", 31 0, L_0x55fa780ec060;  1 drivers
v0x55fa780cc400_0 .net "rs1", 31 0, L_0x55fa780f2a00;  alias, 1 drivers
v0x55fa780cc4e0_0 .net "sf", 0 0, L_0x55fa780ede10;  alias, 1 drivers
v0x55fa780cc5a0_0 .net "sh", 31 0, v0x55fa780c9950_0;  1 drivers
v0x55fa780cc690_0 .net "shamt", 4 0, L_0x55fa780ebc20;  1 drivers
v0x55fa780cc760_0 .net "vf", 0 0, L_0x55fa780ee3e0;  alias, 1 drivers
v0x55fa780cc800_0 .net "zf", 0 0, L_0x55fa780edcd0;  alias, 1 drivers
E_0x55fa77ff9580/0 .event anyedge, v0x55fa7805c4e0_0, v0x55fa780cb660_0, v0x55fa780725c0_0, v0x55fa780c9770_0;
E_0x55fa77ff9580/1 .event anyedge, v0x55fa780c9950_0, v0x55fa780cc4e0_0, v0x55fa780cc760_0, v0x55fa780cb8e0_0;
E_0x55fa77ff9580/2 .event anyedge, v0x55fa780cbb40_0, v0x55fa780cbd00_0, v0x55fa780cbde0_0, v0x55fa780cbec0_0;
E_0x55fa77ff9580/3 .event anyedge, v0x55fa780cb980_0, v0x55fa780cba60_0, v0x55fa780cc240_0, v0x55fa780cc320_0;
E_0x55fa77ff9580/4 .event anyedge, v0x55fa780cc160_0;
E_0x55fa77ff9580 .event/or E_0x55fa77ff9580/0, E_0x55fa77ff9580/1, E_0x55fa77ff9580/2, E_0x55fa77ff9580/3, E_0x55fa77ff9580/4;
L_0x55fa780ebc20 .part L_0x55fa780f1270, 0, 5;
L_0x55fa780ebd60 .arith/div 32, L_0x55fa780dae50, L_0x55fa780f1270;
L_0x55fa780ebe90 .arith/div 32, L_0x55fa780dae50, L_0x55fa780f1270;
L_0x55fa780ebfc0 .arith/mod 32, L_0x55fa780dae50, L_0x55fa780f1270;
L_0x55fa780ec060 .arith/mod 32, L_0x55fa780dae50, L_0x55fa780f1270;
L_0x55fa780ec100 .concat [ 32 32 0 0], L_0x55fa780dae50, L_0x7f6a9f08d2a0;
L_0x55fa780ec1e0 .concat [ 32 32 0 0], L_0x55fa780f1270, L_0x7f6a9f08d2e8;
L_0x55fa780ec280 .arith/mult 64, L_0x55fa780ec100, L_0x55fa780ec1e0;
L_0x55fa780ec410 .concat [ 32 32 0 0], L_0x55fa780dae50, L_0x7f6a9f08d330;
L_0x55fa780ec610 .concat [ 32 32 0 0], L_0x55fa780f1270, L_0x7f6a9f08d378;
L_0x55fa780ec710 .arith/mult 64, L_0x55fa780ec410, L_0x55fa780ec610;
L_0x55fa780ec850 .part L_0x55fa780ec280, 0, 32;
L_0x55fa780ec9b0 .part L_0x55fa780ec280, 32, 32;
L_0x55fa780eca50 .part L_0x55fa780ec710, 32, 32;
L_0x55fa780ecbc0 .part L_0x55fa780ec280, 32, 32;
L_0x55fa780ecc60 .part L_0x55fa780eda60, 32, 1;
L_0x55fa780ecd90 .part L_0x55fa780eda60, 0, 32;
L_0x55fa780ece30 .part v0x55fa7805c4e0_0, 0, 1;
L_0x55fa780ecf70 .concat [ 32 1 0 0], L_0x55fa780dae50, L_0x7f6a9f08d3c0;
L_0x55fa780ed060 .concat [ 32 1 0 0], L_0x55fa780ec940, L_0x7f6a9f08d408;
L_0x55fa780eced0 .arith/sum 33, L_0x55fa780ecf70, L_0x55fa780ed060;
L_0x55fa780ed360 .arith/sum 33, L_0x55fa780eced0, L_0x7f6a9f08d450;
L_0x55fa780ed560 .concat [ 32 1 0 0], L_0x55fa780dae50, L_0x7f6a9f08d498;
L_0x55fa780ed760 .concat [ 32 1 0 0], L_0x55fa780f1270, L_0x7f6a9f08d4e0;
L_0x55fa780ed920 .arith/sum 33, L_0x55fa780ed560, L_0x55fa780ed760;
L_0x55fa780eda60 .functor MUXZ 33, L_0x55fa780ed920, L_0x55fa780ed360, L_0x55fa780ece30, C4<>;
L_0x55fa780edcd0 .cmp/eq 32, L_0x55fa780ecd90, L_0x7f6a9f08d528;
L_0x55fa780ede10 .part L_0x55fa780ecd90, 31, 1;
L_0x55fa780edfa0 .part L_0x55fa780dae50, 31, 1;
L_0x55fa780ee040 .part L_0x55fa780ec940, 31, 1;
L_0x55fa780ee280 .part L_0x55fa780ecd90, 31, 1;
L_0x55fa780ee4a0 .part v0x55fa7805c4e0_0, 0, 2;
S_0x55fa780c94f0 .scope module, "shifter0" "shifter" 6 72, 7 24 0, S_0x55fa780c9160;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "shamt";
    .port_info 2 /INPUT 2 "type";
    .port_info 3 /OUTPUT 32 "r";
v0x55fa780c9770_0 .net/s "a", 31 0, L_0x55fa780dae50;  alias, 1 drivers
L_0x7f6a9f08d570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fa780c9870_0 .net "gnd", 31 0, L_0x7f6a9f08d570;  1 drivers
v0x55fa780c9950_0 .var "r", 31 0;
v0x55fa780c9a40_0 .net "shamt", 4 0, L_0x55fa780ebc20;  alias, 1 drivers
v0x55fa780c9b20_0 .net "type", 1 0, L_0x55fa780ee4a0;  1 drivers
E_0x55fa780b5410 .event anyedge, v0x55fa780c9b20_0, v0x55fa780c9770_0, v0x55fa780c9a40_0, v0x55fa780c9870_0;
S_0x55fa780cc9c0 .scope module, "branchCu_inst" "branchCu" 3 115, 8 24 0, S_0x55fa780acd80;
 .timescale -9 -11;
    .port_info 0 /INPUT 3 "Instruction";
    .port_info 1 /INPUT 1 "branch";
    .port_info 2 /OUTPUT 2 "branch_sel";
    .port_info 3 /INPUT 1 "cf";
    .port_info 4 /INPUT 1 "jump";
    .port_info 5 /INPUT 1 "sf";
    .port_info 6 /INPUT 1 "vf";
    .port_info 7 /INPUT 1 "zf";
L_0x55fa780ee650 .functor BUFZ 3, L_0x55fa780f0470, C4<000>, C4<000>, C4<000>;
L_0x7f6a9f08d5b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55fa780ee6c0 .functor XNOR 1, L_0x55fa780f05b0, L_0x7f6a9f08d5b8, C4<0>, C4<0>;
L_0x7f6a9f08d648 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55fa780ee820 .functor XNOR 1, L_0x55fa780edcd0, L_0x7f6a9f08d648, C4<0>, C4<0>;
L_0x55fa780ee920 .functor AND 1, L_0x55fa780ee730, L_0x55fa780ee820, C4<1>, C4<1>;
L_0x7f6a9f08d6d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fa780eeb20 .functor XNOR 1, L_0x55fa780edcd0, L_0x7f6a9f08d6d8, C4<0>, C4<0>;
L_0x55fa780eebe0 .functor AND 1, L_0x55fa780eea30, L_0x55fa780eeb20, C4<1>, C4<1>;
L_0x55fa780eed30 .functor OR 1, L_0x55fa780ee920, L_0x55fa780eebe0, C4<0>, C4<0>;
L_0x55fa780eef70 .functor XOR 1, L_0x55fa780ede10, L_0x55fa780ee3e0, C4<0>, C4<0>;
L_0x55fa780ef150 .functor AND 1, L_0x55fa780eee40, L_0x55fa780eef70, C4<1>, C4<1>;
L_0x55fa780ef1c0 .functor OR 1, L_0x55fa780eed30, L_0x55fa780ef150, C4<0>, C4<0>;
L_0x55fa780ef400 .functor XNOR 1, L_0x55fa780ede10, L_0x55fa780ee3e0, C4<0>, C4<0>;
L_0x55fa780ef470 .functor AND 1, L_0x55fa780ef330, L_0x55fa780ef400, C4<1>, C4<1>;
L_0x55fa780ef5f0 .functor OR 1, L_0x55fa780ef1c0, L_0x55fa780ef470, C4<0>, C4<0>;
L_0x7f6a9f08d7f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fa780ef7f0 .functor XNOR 1, L_0x55fa780ecc60, L_0x7f6a9f08d7f8, C4<0>, C4<0>;
L_0x55fa780ef580 .functor AND 1, L_0x55fa780ef700, L_0x55fa780ef7f0, C4<1>, C4<1>;
L_0x55fa780ef9d0 .functor OR 1, L_0x55fa780ef5f0, L_0x55fa780ef580, C4<0>, C4<0>;
L_0x7f6a9f08d888 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55fa780efca0 .functor XNOR 1, L_0x55fa780ecc60, L_0x7f6a9f08d888, C4<0>, C4<0>;
L_0x55fa780efd60 .functor AND 1, L_0x55fa780efb70, L_0x55fa780efca0, C4<1>, C4<1>;
L_0x55fa780eff10 .functor OR 1, L_0x55fa780ef9d0, L_0x55fa780efd60, C4<0>, C4<0>;
L_0x55fa780f0020 .functor OR 1, L_0x55fa780eff10, L_0x55fa780f0510, C4<0>, C4<0>;
L_0x55fa780f0190 .functor AND 1, L_0x55fa780ee6c0, L_0x55fa780f0020, C4<1>, C4<1>;
L_0x55fa780f02f0 .functor BUFZ 1, L_0x55fa780f0510, C4<0>, C4<0>, C4<0>;
v0x55fa780ccc70_0 .net "Instruction", 14 12, L_0x55fa780f0470;  1 drivers
v0x55fa780ccd70_0 .net *"_ivl_10", 0 0, L_0x55fa780ee730;  1 drivers
v0x55fa780cce30_0 .net/2u *"_ivl_12", 0 0, L_0x7f6a9f08d648;  1 drivers
v0x55fa780ccf20_0 .net *"_ivl_14", 0 0, L_0x55fa780ee820;  1 drivers
v0x55fa780ccfe0_0 .net *"_ivl_17", 0 0, L_0x55fa780ee920;  1 drivers
L_0x7f6a9f08d690 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55fa780cd0f0_0 .net/2u *"_ivl_18", 2 0, L_0x7f6a9f08d690;  1 drivers
v0x55fa780cd1d0_0 .net *"_ivl_20", 0 0, L_0x55fa780eea30;  1 drivers
v0x55fa780cd290_0 .net/2u *"_ivl_22", 0 0, L_0x7f6a9f08d6d8;  1 drivers
v0x55fa780cd370_0 .net *"_ivl_24", 0 0, L_0x55fa780eeb20;  1 drivers
v0x55fa780cd430_0 .net *"_ivl_27", 0 0, L_0x55fa780eebe0;  1 drivers
v0x55fa780cd4f0_0 .net *"_ivl_29", 0 0, L_0x55fa780eed30;  1 drivers
L_0x7f6a9f08d720 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55fa780cd5b0_0 .net/2u *"_ivl_30", 2 0, L_0x7f6a9f08d720;  1 drivers
v0x55fa780cd690_0 .net *"_ivl_32", 0 0, L_0x55fa780eee40;  1 drivers
v0x55fa780cd750_0 .net *"_ivl_34", 0 0, L_0x55fa780eef70;  1 drivers
v0x55fa780cd810_0 .net *"_ivl_37", 0 0, L_0x55fa780ef150;  1 drivers
v0x55fa780cd8d0_0 .net *"_ivl_39", 0 0, L_0x55fa780ef1c0;  1 drivers
v0x55fa780cd990_0 .net/2u *"_ivl_4", 0 0, L_0x7f6a9f08d5b8;  1 drivers
L_0x7f6a9f08d768 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x55fa780cda70_0 .net/2u *"_ivl_40", 2 0, L_0x7f6a9f08d768;  1 drivers
v0x55fa780cdb50_0 .net *"_ivl_42", 0 0, L_0x55fa780ef330;  1 drivers
v0x55fa780cdc10_0 .net *"_ivl_44", 0 0, L_0x55fa780ef400;  1 drivers
v0x55fa780cdcd0_0 .net *"_ivl_47", 0 0, L_0x55fa780ef470;  1 drivers
v0x55fa780cdd90_0 .net *"_ivl_49", 0 0, L_0x55fa780ef5f0;  1 drivers
L_0x7f6a9f08d7b0 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x55fa780cde50_0 .net/2u *"_ivl_50", 2 0, L_0x7f6a9f08d7b0;  1 drivers
v0x55fa780cdf30_0 .net *"_ivl_52", 0 0, L_0x55fa780ef700;  1 drivers
v0x55fa780cdff0_0 .net/2u *"_ivl_54", 0 0, L_0x7f6a9f08d7f8;  1 drivers
v0x55fa780ce0d0_0 .net *"_ivl_56", 0 0, L_0x55fa780ef7f0;  1 drivers
v0x55fa780ce190_0 .net *"_ivl_59", 0 0, L_0x55fa780ef580;  1 drivers
v0x55fa780ce250_0 .net *"_ivl_6", 0 0, L_0x55fa780ee6c0;  1 drivers
v0x55fa780ce310_0 .net *"_ivl_61", 0 0, L_0x55fa780ef9d0;  1 drivers
L_0x7f6a9f08d840 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x55fa780ce3d0_0 .net/2u *"_ivl_62", 2 0, L_0x7f6a9f08d840;  1 drivers
v0x55fa780ce4b0_0 .net *"_ivl_64", 0 0, L_0x55fa780efb70;  1 drivers
v0x55fa780ce570_0 .net/2u *"_ivl_66", 0 0, L_0x7f6a9f08d888;  1 drivers
v0x55fa780ce650_0 .net *"_ivl_68", 0 0, L_0x55fa780efca0;  1 drivers
v0x55fa780ce920_0 .net *"_ivl_71", 0 0, L_0x55fa780efd60;  1 drivers
v0x55fa780ce9e0_0 .net *"_ivl_73", 0 0, L_0x55fa780eff10;  1 drivers
v0x55fa780ceaa0_0 .net *"_ivl_75", 0 0, L_0x55fa780f0020;  1 drivers
v0x55fa780ceb60_0 .net *"_ivl_77", 0 0, L_0x55fa780f0190;  1 drivers
L_0x7f6a9f08d600 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55fa780cec20_0 .net/2u *"_ivl_8", 2 0, L_0x7f6a9f08d600;  1 drivers
v0x55fa780ced00_0 .net *"_ivl_82", 0 0, L_0x55fa780f02f0;  1 drivers
v0x55fa780cede0_0 .net "branch", 0 0, L_0x55fa780f05b0;  alias, 1 drivers
v0x55fa780ceea0_0 .net "branch_sel", 1 0, L_0x55fa780efe70;  alias, 1 drivers
v0x55fa780cef80_0 .net "cf", 0 0, L_0x55fa780ecc60;  alias, 1 drivers
v0x55fa780cf020_0 .net "func3", 2 0, L_0x55fa780ee650;  1 drivers
v0x55fa780cf0e0_0 .net "jump", 0 0, L_0x55fa780f0510;  alias, 1 drivers
v0x55fa780cf1a0_0 .net "sf", 0 0, L_0x55fa780ede10;  alias, 1 drivers
v0x55fa780cf270_0 .net "vf", 0 0, L_0x55fa780ee3e0;  alias, 1 drivers
v0x55fa780cf340_0 .net "zf", 0 0, L_0x55fa780edcd0;  alias, 1 drivers
L_0x55fa780ee730 .cmp/eq 3, L_0x55fa780ee650, L_0x7f6a9f08d600;
L_0x55fa780eea30 .cmp/eq 3, L_0x55fa780ee650, L_0x7f6a9f08d690;
L_0x55fa780eee40 .cmp/eq 3, L_0x55fa780ee650, L_0x7f6a9f08d720;
L_0x55fa780ef330 .cmp/eq 3, L_0x55fa780ee650, L_0x7f6a9f08d768;
L_0x55fa780ef700 .cmp/eq 3, L_0x55fa780ee650, L_0x7f6a9f08d7b0;
L_0x55fa780efb70 .cmp/eq 3, L_0x55fa780ee650, L_0x7f6a9f08d840;
L_0x55fa780efe70 .concat8 [ 1 1 0 0], L_0x55fa780f0190, L_0x55fa780f02f0;
S_0x55fa780cf4b0 .scope module, "cu_inst" "cu" 3 126, 9 25 0, S_0x55fa780acd80;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "Instruction";
    .port_info 1 /OUTPUT 3 "alu_op";
    .port_info 2 /OUTPUT 1 "alu_src";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "jump";
    .port_info 5 /OUTPUT 2 "mem_out_sel";
    .port_info 6 /OUTPUT 3 "mem_read";
    .port_info 7 /OUTPUT 2 "mem_write";
    .port_info 8 /OUTPUT 1 "reg_write";
v0x55fa780cfa00_0 .net "Instruction", 31 0, L_0x55fa780f0ec0;  alias, 1 drivers
v0x55fa780cfae0_0 .net *"_ivl_10", 13 0, v0x55fa780cfe60_0;  1 drivers
v0x55fa780cfba0_0 .net "alu_op", 2 0, L_0x55fa780f08b0;  alias, 1 drivers
v0x55fa780cfca0_0 .net "alu_src", 0 0, L_0x55fa780f0a30;  alias, 1 drivers
v0x55fa780cfd70_0 .net "branch", 0 0, L_0x55fa780f05b0;  alias, 1 drivers
v0x55fa780cfe60_0 .var "flags", 13 0;
v0x55fa780cff00_0 .net "jump", 0 0, L_0x55fa780f0510;  alias, 1 drivers
v0x55fa780cffd0_0 .net "mem_out_sel", 1 0, L_0x55fa780f0780;  alias, 1 drivers
v0x55fa780d0070_0 .net "mem_read", 2 0, L_0x55fa780f06e0;  alias, 1 drivers
v0x55fa780d0150_0 .net "mem_write", 1 0, L_0x55fa780f0950;  alias, 1 drivers
v0x55fa780d0230_0 .net "reg_write", 0 0, L_0x55fa780f0ad0;  alias, 1 drivers
E_0x55fa780b4f80 .event anyedge, v0x55fa7805bbe0_0;
L_0x55fa780f0510 .part v0x55fa780cfe60_0, 13, 1;
L_0x55fa780f05b0 .part v0x55fa780cfe60_0, 12, 1;
L_0x55fa780f06e0 .part v0x55fa780cfe60_0, 9, 3;
L_0x55fa780f0780 .part v0x55fa780cfe60_0, 7, 2;
L_0x55fa780f08b0 .part v0x55fa780cfe60_0, 4, 3;
L_0x55fa780f0950 .part v0x55fa780cfe60_0, 2, 2;
L_0x55fa780f0a30 .part v0x55fa780cfe60_0, 1, 1;
L_0x55fa780f0ad0 .part v0x55fa780cfe60_0, 0, 1;
S_0x55fa780cf800 .scope begin, "COMBINATIONAL_OUTPUT" "COMBINATIONAL_OUTPUT" 9 53, 9 53 0, S_0x55fa780cf4b0;
 .timescale -9 -11;
S_0x55fa780d0410 .scope module, "dataMem_inst" "dataMem" 3 138, 10 22 0, S_0x55fa780acd80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "mem_read";
    .port_info 2 /INPUT 2 "mem_write";
    .port_info 3 /INPUT 32 "r";
    .port_info 4 /OUTPUT 32 "read_data_out";
    .port_info 5 /INPUT 32 "rs2";
    .port_info 6 /INPUT 1 "rst";
v0x55fa780d0d30_0 .net "clk", 0 0, v0x55fa780da950_0;  alias, 1 drivers
v0x55fa780d0df0_0 .var/i "i", 31 0;
v0x55fa780d0ed0 .array "mem", 63 0, 31 0;
v0x55fa780d19b0_0 .net "mem_read", 2 0, L_0x55fa780f06e0;  alias, 1 drivers
v0x55fa780d1aa0_0 .net "mem_write", 1 0, L_0x55fa780f0950;  alias, 1 drivers
v0x55fa780d1b90_0 .net "r", 31 0, v0x55fa780cc160_0;  alias, 1 drivers
v0x55fa780d1c60_0 .var "read_data_out", 31 0;
v0x55fa780d1d20_0 .net "rs2", 31 0, L_0x55fa780f2ce0;  alias, 1 drivers
v0x55fa780d1e10_0 .net "rst", 0 0, v0x55fa780da9f0_0;  alias, 1 drivers
E_0x55fa780d0650 .event posedge, v0x55fa780d0d30_0;
v0x55fa780d0ed0_0 .array/port v0x55fa780d0ed0, 0;
E_0x55fa780d06d0/0 .event anyedge, v0x55fa780d0070_0, v0x55fa780d1c60_0, v0x55fa780cc160_0, v0x55fa780d0ed0_0;
v0x55fa780d0ed0_1 .array/port v0x55fa780d0ed0, 1;
v0x55fa780d0ed0_2 .array/port v0x55fa780d0ed0, 2;
v0x55fa780d0ed0_3 .array/port v0x55fa780d0ed0, 3;
v0x55fa780d0ed0_4 .array/port v0x55fa780d0ed0, 4;
E_0x55fa780d06d0/1 .event anyedge, v0x55fa780d0ed0_1, v0x55fa780d0ed0_2, v0x55fa780d0ed0_3, v0x55fa780d0ed0_4;
v0x55fa780d0ed0_5 .array/port v0x55fa780d0ed0, 5;
v0x55fa780d0ed0_6 .array/port v0x55fa780d0ed0, 6;
v0x55fa780d0ed0_7 .array/port v0x55fa780d0ed0, 7;
v0x55fa780d0ed0_8 .array/port v0x55fa780d0ed0, 8;
E_0x55fa780d06d0/2 .event anyedge, v0x55fa780d0ed0_5, v0x55fa780d0ed0_6, v0x55fa780d0ed0_7, v0x55fa780d0ed0_8;
v0x55fa780d0ed0_9 .array/port v0x55fa780d0ed0, 9;
v0x55fa780d0ed0_10 .array/port v0x55fa780d0ed0, 10;
v0x55fa780d0ed0_11 .array/port v0x55fa780d0ed0, 11;
v0x55fa780d0ed0_12 .array/port v0x55fa780d0ed0, 12;
E_0x55fa780d06d0/3 .event anyedge, v0x55fa780d0ed0_9, v0x55fa780d0ed0_10, v0x55fa780d0ed0_11, v0x55fa780d0ed0_12;
v0x55fa780d0ed0_13 .array/port v0x55fa780d0ed0, 13;
v0x55fa780d0ed0_14 .array/port v0x55fa780d0ed0, 14;
v0x55fa780d0ed0_15 .array/port v0x55fa780d0ed0, 15;
v0x55fa780d0ed0_16 .array/port v0x55fa780d0ed0, 16;
E_0x55fa780d06d0/4 .event anyedge, v0x55fa780d0ed0_13, v0x55fa780d0ed0_14, v0x55fa780d0ed0_15, v0x55fa780d0ed0_16;
v0x55fa780d0ed0_17 .array/port v0x55fa780d0ed0, 17;
v0x55fa780d0ed0_18 .array/port v0x55fa780d0ed0, 18;
v0x55fa780d0ed0_19 .array/port v0x55fa780d0ed0, 19;
v0x55fa780d0ed0_20 .array/port v0x55fa780d0ed0, 20;
E_0x55fa780d06d0/5 .event anyedge, v0x55fa780d0ed0_17, v0x55fa780d0ed0_18, v0x55fa780d0ed0_19, v0x55fa780d0ed0_20;
v0x55fa780d0ed0_21 .array/port v0x55fa780d0ed0, 21;
v0x55fa780d0ed0_22 .array/port v0x55fa780d0ed0, 22;
v0x55fa780d0ed0_23 .array/port v0x55fa780d0ed0, 23;
v0x55fa780d0ed0_24 .array/port v0x55fa780d0ed0, 24;
E_0x55fa780d06d0/6 .event anyedge, v0x55fa780d0ed0_21, v0x55fa780d0ed0_22, v0x55fa780d0ed0_23, v0x55fa780d0ed0_24;
v0x55fa780d0ed0_25 .array/port v0x55fa780d0ed0, 25;
v0x55fa780d0ed0_26 .array/port v0x55fa780d0ed0, 26;
v0x55fa780d0ed0_27 .array/port v0x55fa780d0ed0, 27;
v0x55fa780d0ed0_28 .array/port v0x55fa780d0ed0, 28;
E_0x55fa780d06d0/7 .event anyedge, v0x55fa780d0ed0_25, v0x55fa780d0ed0_26, v0x55fa780d0ed0_27, v0x55fa780d0ed0_28;
v0x55fa780d0ed0_29 .array/port v0x55fa780d0ed0, 29;
v0x55fa780d0ed0_30 .array/port v0x55fa780d0ed0, 30;
v0x55fa780d0ed0_31 .array/port v0x55fa780d0ed0, 31;
v0x55fa780d0ed0_32 .array/port v0x55fa780d0ed0, 32;
E_0x55fa780d06d0/8 .event anyedge, v0x55fa780d0ed0_29, v0x55fa780d0ed0_30, v0x55fa780d0ed0_31, v0x55fa780d0ed0_32;
v0x55fa780d0ed0_33 .array/port v0x55fa780d0ed0, 33;
v0x55fa780d0ed0_34 .array/port v0x55fa780d0ed0, 34;
v0x55fa780d0ed0_35 .array/port v0x55fa780d0ed0, 35;
v0x55fa780d0ed0_36 .array/port v0x55fa780d0ed0, 36;
E_0x55fa780d06d0/9 .event anyedge, v0x55fa780d0ed0_33, v0x55fa780d0ed0_34, v0x55fa780d0ed0_35, v0x55fa780d0ed0_36;
v0x55fa780d0ed0_37 .array/port v0x55fa780d0ed0, 37;
v0x55fa780d0ed0_38 .array/port v0x55fa780d0ed0, 38;
v0x55fa780d0ed0_39 .array/port v0x55fa780d0ed0, 39;
v0x55fa780d0ed0_40 .array/port v0x55fa780d0ed0, 40;
E_0x55fa780d06d0/10 .event anyedge, v0x55fa780d0ed0_37, v0x55fa780d0ed0_38, v0x55fa780d0ed0_39, v0x55fa780d0ed0_40;
v0x55fa780d0ed0_41 .array/port v0x55fa780d0ed0, 41;
v0x55fa780d0ed0_42 .array/port v0x55fa780d0ed0, 42;
v0x55fa780d0ed0_43 .array/port v0x55fa780d0ed0, 43;
v0x55fa780d0ed0_44 .array/port v0x55fa780d0ed0, 44;
E_0x55fa780d06d0/11 .event anyedge, v0x55fa780d0ed0_41, v0x55fa780d0ed0_42, v0x55fa780d0ed0_43, v0x55fa780d0ed0_44;
v0x55fa780d0ed0_45 .array/port v0x55fa780d0ed0, 45;
v0x55fa780d0ed0_46 .array/port v0x55fa780d0ed0, 46;
v0x55fa780d0ed0_47 .array/port v0x55fa780d0ed0, 47;
v0x55fa780d0ed0_48 .array/port v0x55fa780d0ed0, 48;
E_0x55fa780d06d0/12 .event anyedge, v0x55fa780d0ed0_45, v0x55fa780d0ed0_46, v0x55fa780d0ed0_47, v0x55fa780d0ed0_48;
v0x55fa780d0ed0_49 .array/port v0x55fa780d0ed0, 49;
v0x55fa780d0ed0_50 .array/port v0x55fa780d0ed0, 50;
v0x55fa780d0ed0_51 .array/port v0x55fa780d0ed0, 51;
v0x55fa780d0ed0_52 .array/port v0x55fa780d0ed0, 52;
E_0x55fa780d06d0/13 .event anyedge, v0x55fa780d0ed0_49, v0x55fa780d0ed0_50, v0x55fa780d0ed0_51, v0x55fa780d0ed0_52;
v0x55fa780d0ed0_53 .array/port v0x55fa780d0ed0, 53;
v0x55fa780d0ed0_54 .array/port v0x55fa780d0ed0, 54;
v0x55fa780d0ed0_55 .array/port v0x55fa780d0ed0, 55;
v0x55fa780d0ed0_56 .array/port v0x55fa780d0ed0, 56;
E_0x55fa780d06d0/14 .event anyedge, v0x55fa780d0ed0_53, v0x55fa780d0ed0_54, v0x55fa780d0ed0_55, v0x55fa780d0ed0_56;
v0x55fa780d0ed0_57 .array/port v0x55fa780d0ed0, 57;
v0x55fa780d0ed0_58 .array/port v0x55fa780d0ed0, 58;
v0x55fa780d0ed0_59 .array/port v0x55fa780d0ed0, 59;
v0x55fa780d0ed0_60 .array/port v0x55fa780d0ed0, 60;
E_0x55fa780d06d0/15 .event anyedge, v0x55fa780d0ed0_57, v0x55fa780d0ed0_58, v0x55fa780d0ed0_59, v0x55fa780d0ed0_60;
v0x55fa780d0ed0_61 .array/port v0x55fa780d0ed0, 61;
v0x55fa780d0ed0_62 .array/port v0x55fa780d0ed0, 62;
v0x55fa780d0ed0_63 .array/port v0x55fa780d0ed0, 63;
E_0x55fa780d06d0/16 .event anyedge, v0x55fa780d0ed0_61, v0x55fa780d0ed0_62, v0x55fa780d0ed0_63;
E_0x55fa780d06d0 .event/or E_0x55fa780d06d0/0, E_0x55fa780d06d0/1, E_0x55fa780d06d0/2, E_0x55fa780d06d0/3, E_0x55fa780d06d0/4, E_0x55fa780d06d0/5, E_0x55fa780d06d0/6, E_0x55fa780d06d0/7, E_0x55fa780d06d0/8, E_0x55fa780d06d0/9, E_0x55fa780d06d0/10, E_0x55fa780d06d0/11, E_0x55fa780d06d0/12, E_0x55fa780d06d0/13, E_0x55fa780d06d0/14, E_0x55fa780d06d0/15, E_0x55fa780d06d0/16;
S_0x55fa780d0930 .scope begin, "MEM_READ_COMBINATIONAL" "MEM_READ_COMBINATIONAL" 10 54, 10 54 0, S_0x55fa780d0410;
 .timescale -9 -11;
S_0x55fa780d0b30 .scope begin, "MEM_WRITE_SEQ" "MEM_WRITE_SEQ" 10 67, 10 67 0, S_0x55fa780d0410;
 .timescale -9 -11;
S_0x55fa780d1fd0 .scope module, "immGen_inst" "immGen" 3 148, 11 24 0, S_0x55fa780acd80;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "Instruction";
    .port_info 1 /OUTPUT 32 "immediate";
L_0x55fa780f0d40 .functor BUFZ 32, L_0x55fa780f0ec0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55fa780d2200_0 .net "IR", 31 0, L_0x55fa780f0d40;  1 drivers
v0x55fa780d2300_0 .var "Imm", 31 0;
v0x55fa780d23e0_0 .net "Instruction", 31 0, L_0x55fa780f0ec0;  alias, 1 drivers
v0x55fa780d2500_0 .net "immediate", 31 0, v0x55fa780d2300_0;  alias, 1 drivers
E_0x55fa780d2180 .event anyedge, v0x55fa780d2200_0;
S_0x55fa780d2600 .scope module, "instMem_inst" "instMem" 3 153, 12 24 0, S_0x55fa780acd80;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 32 "Instruction";
    .port_info 1 /INPUT 8 "pc_current_address";
L_0x55fa780f0ec0 .functor BUFZ 32, L_0x55fa780f0e20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55fa780d2820_0 .net "Instruction", 31 0, L_0x55fa780f0ec0;  alias, 1 drivers
v0x55fa780d2900_0 .net *"_ivl_0", 31 0, L_0x55fa780f0e20;  1 drivers
v0x55fa780d29e0 .array "mem", 63 0, 31 0;
v0x55fa780d2ab0_0 .net "pc_current_address", 7 0, L_0x55fa780f10e0;  1 drivers
L_0x55fa780f0e20 .array/port v0x55fa780d29e0, L_0x55fa780f10e0;
S_0x55fa780d2bf0 .scope module, "pc_inst" "pc" 3 185, 13 23 0, S_0x55fa780acd80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /OUTPUT 8 "pc_current_address";
    .port_info 3 /INPUT 8 "pc_target_addr";
    .port_info 4 /INPUT 1 "rst";
v0x55fa780d2ee0_0 .net "clk", 0 0, v0x55fa780da950_0;  alias, 1 drivers
v0x55fa780d2fd0_0 .net8 "load", 0 0, RS_0x7f6a9f0d8a78;  alias, 2 drivers
v0x55fa780d3070_0 .var "pc", 7 0;
v0x55fa780d3160_0 .net "pc_current_address", 7 0, v0x55fa780d3070_0;  alias, 1 drivers
v0x55fa780d3240_0 .net "pc_target_addr", 7 0, L_0x55fa780f2180;  alias, 1 drivers
v0x55fa780d3320_0 .net "rst", 0 0, v0x55fa780da9f0_0;  alias, 1 drivers
E_0x55fa780d2e80 .event posedge, v0x55fa780d1e10_0, v0x55fa780d0d30_0;
S_0x55fa780d3470 .scope module, "pc_plus_Imm_ToTarget" "adder" 3 86, 14 23 0, S_0x55fa780acd80;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "A_in";
    .port_info 1 /INPUT 8 "B_in";
    .port_info 2 /OUTPUT 8 "sum_out";
P_0x55fa780d3650 .param/l "N" 0 14 23, +C4<00000000000000000000000000001000>;
v0x55fa780d3760_0 .net "A_in", 7 0, L_0x55fa780db460;  1 drivers
v0x55fa780d3860_0 .net "B_in", 7 0, v0x55fa780d3070_0;  alias, 1 drivers
L_0x7f6a9f08d0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fa780d3950_0 .net *"_ivl_10", 0 0, L_0x7f6a9f08d0f0;  1 drivers
v0x55fa780d3a20_0 .net *"_ivl_11", 8 0, L_0x55fa780db280;  1 drivers
v0x55fa780d3b00_0 .net *"_ivl_3", 8 0, L_0x55fa780db0a0;  1 drivers
L_0x7f6a9f08d0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fa780d3c30_0 .net *"_ivl_6", 0 0, L_0x7f6a9f08d0a8;  1 drivers
v0x55fa780d3d10_0 .net *"_ivl_7", 8 0, L_0x55fa780db190;  1 drivers
L_0x7f6a9f08d138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_0x7f6a9f0d8d48 .resolv tri, L_0x55fa780daf10, L_0x7f6a9f08d138;
v0x55fa780d3df0_0 .net8 "gnd", 0 0, RS_0x7f6a9f0d8d48;  2 drivers
v0x55fa780d3eb0_0 .net "sum_out", 7 0, L_0x55fa780dafb0;  alias, 1 drivers
L_0x55fa780daf10 .part L_0x55fa780db280, 8, 1;
L_0x55fa780dafb0 .part L_0x55fa780db280, 0, 8;
L_0x55fa780db0a0 .concat [ 8 1 0 0], L_0x55fa780db460, L_0x7f6a9f08d0a8;
L_0x55fa780db190 .concat [ 8 1 0 0], v0x55fa780d3070_0, L_0x7f6a9f08d0f0;
L_0x55fa780db280 .arith/sum 9, L_0x55fa780db0a0, L_0x55fa780db190;
S_0x55fa780d4010 .scope module, "pc_plus_Imm_ToWriteReg" "adder" 3 92, 14 23 0, S_0x55fa780acd80;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "A_in";
    .port_info 1 /INPUT 32 "B_in";
    .port_info 2 /OUTPUT 32 "sum_out";
P_0x55fa780d41a0 .param/l "N" 0 14 23, +C4<00000000000000000000000000100000>;
v0x55fa780d4290_0 .net "A_in", 31 0, L_0x55fa780ebb30;  1 drivers
v0x55fa780d4390_0 .net "B_in", 31 0, v0x55fa780d2300_0;  alias, 1 drivers
L_0x7f6a9f08d1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fa780d44a0_0 .net *"_ivl_10", 0 0, L_0x7f6a9f08d1c8;  1 drivers
v0x55fa780d4560_0 .net *"_ivl_11", 32 0, L_0x55fa780db900;  1 drivers
v0x55fa780d4640_0 .net *"_ivl_3", 32 0, L_0x55fa780db720;  1 drivers
L_0x7f6a9f08d180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fa780d4770_0 .net *"_ivl_6", 0 0, L_0x7f6a9f08d180;  1 drivers
v0x55fa780d4850_0 .net *"_ivl_7", 32 0, L_0x55fa780db810;  1 drivers
L_0x7f6a9f08d210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_0x7f6a9f0d8f58 .resolv tri, L_0x55fa780db5e0, L_0x7f6a9f08d210;
v0x55fa780d4930_0 .net8 "gnd", 0 0, RS_0x7f6a9f0d8f58;  2 drivers
v0x55fa780d49f0_0 .net "sum_out", 31 0, L_0x55fa780db680;  alias, 1 drivers
L_0x55fa780db5e0 .part L_0x55fa780db900, 32, 1;
L_0x55fa780db680 .part L_0x55fa780db900, 0, 32;
L_0x55fa780db720 .concat [ 32 1 0 0], L_0x55fa780ebb30, L_0x7f6a9f08d180;
L_0x55fa780db810 .concat [ 32 1 0 0], v0x55fa780d2300_0, L_0x7f6a9f08d1c8;
L_0x55fa780db900 .arith/sum 33, L_0x55fa780db720, L_0x55fa780db810;
S_0x55fa780d4b50 .scope module, "pc_plus_four" "adder" 3 80, 14 23 0, S_0x55fa780acd80;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "A_in";
    .port_info 1 /INPUT 8 "B_in";
    .port_info 2 /OUTPUT 8 "sum_out";
P_0x55fa780d4ce0 .param/l "N" 0 14 23, +C4<00000000000000000000000000001000>;
v0x55fa780d4dd0_0 .net "A_in", 7 0, L_0x7f6a9f08da38;  alias, 1 drivers
v0x55fa780d4ed0_0 .net "B_in", 7 0, v0x55fa780d3070_0;  alias, 1 drivers
L_0x7f6a9f08d018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fa780d4fe0_0 .net *"_ivl_10", 0 0, L_0x7f6a9f08d018;  1 drivers
v0x55fa780d50a0_0 .net *"_ivl_11", 8 0, L_0x55fa780dadb0;  1 drivers
L_0x7f6a9f08dac8 .functor BUFT 1, C4<000000100>, C4<0>, C4<0>, C4<0>;
v0x55fa780d5180_0 .net *"_ivl_3", 8 0, L_0x7f6a9f08dac8;  1 drivers
v0x55fa780d52b0_0 .net *"_ivl_7", 8 0, L_0x55fa780dac80;  1 drivers
L_0x7f6a9f08d060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_0x7f6a9f0d9138 .resolv tri, L_0x55fa780dab40, L_0x7f6a9f08d060;
v0x55fa780d5390_0 .net8 "gnd", 0 0, RS_0x7f6a9f0d9138;  2 drivers
v0x55fa780d5450_0 .net "sum_out", 7 0, L_0x55fa780dabe0;  alias, 1 drivers
L_0x55fa780dab40 .part L_0x55fa780dadb0, 8, 1;
L_0x55fa780dabe0 .part L_0x55fa780dadb0, 0, 8;
L_0x55fa780dac80 .concat [ 8 1 0 0], v0x55fa780d3070_0, L_0x7f6a9f08d018;
L_0x55fa780dadb0 .arith/sum 9, L_0x7f6a9f08dac8, L_0x55fa780dac80;
S_0x55fa780d55b0 .scope module, "regFile_inst" "regFile" 3 193, 15 24 0, S_0x55fa780acd80;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "Instruction";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /OUTPUT 32 "rs1";
    .port_info 4 /OUTPUT 32 "rs2";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /INPUT 32 "write_data_reg_file";
L_0x55fa780f2a00 .functor BUFZ 32, L_0x55fa780f27d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55fa780f2ce0 .functor BUFZ 32, L_0x55fa780f2a70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55fa780d5a60_0 .net "Instruction", 31 0, L_0x55fa780f0ec0;  alias, 1 drivers
L_0x7f6a9f08d9a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fa780d5b40_0 .net *"_ivl_11", 1 0, L_0x7f6a9f08d9a8;  1 drivers
v0x55fa780d5c20_0 .net *"_ivl_14", 31 0, L_0x55fa780f2a70;  1 drivers
v0x55fa780d5ce0_0 .net *"_ivl_16", 6 0, L_0x55fa780f2b50;  1 drivers
L_0x7f6a9f08d9f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fa780d5dc0_0 .net *"_ivl_19", 1 0, L_0x7f6a9f08d9f0;  1 drivers
v0x55fa780d5ea0_0 .net *"_ivl_6", 31 0, L_0x55fa780f27d0;  1 drivers
v0x55fa780d5f80_0 .net *"_ivl_8", 6 0, L_0x55fa780f2870;  1 drivers
v0x55fa780d6060_0 .net "clk", 0 0, v0x55fa780da950_0;  alias, 1 drivers
v0x55fa780d6150_0 .var/i "i", 31 0;
v0x55fa780d6230_0 .net "rd_in", 4 0, L_0x55fa780f2730;  1 drivers
v0x55fa780d6310 .array "reg_file", 0 31, 31 0;
v0x55fa780d63d0_0 .net "reg_write", 0 0, L_0x55fa780f0ad0;  alias, 1 drivers
v0x55fa780d6470_0 .net "rs1", 31 0, L_0x55fa780f2a00;  alias, 1 drivers
v0x55fa780d6510_0 .net "rs1_in", 4 0, L_0x55fa780f25f0;  1 drivers
v0x55fa780d65d0_0 .net "rs2", 31 0, L_0x55fa780f2ce0;  alias, 1 drivers
v0x55fa780d6690_0 .net "rs2_in", 4 0, L_0x55fa780f2690;  1 drivers
v0x55fa780d6770_0 .net "rst", 0 0, v0x55fa780da9f0_0;  alias, 1 drivers
v0x55fa780d6860_0 .net "write_data_reg_file", 31 0, L_0x55fa780f1810;  alias, 1 drivers
L_0x55fa780f25f0 .part L_0x55fa780f0ec0, 15, 5;
L_0x55fa780f2690 .part L_0x55fa780f0ec0, 20, 5;
L_0x55fa780f2730 .part L_0x55fa780f0ec0, 7, 5;
L_0x55fa780f27d0 .array/port v0x55fa780d6310, L_0x55fa780f2870;
L_0x55fa780f2870 .concat [ 5 2 0 0], L_0x55fa780f25f0, L_0x7f6a9f08d9a8;
L_0x55fa780f2a70 .array/port v0x55fa780d6310, L_0x55fa780f2b50;
L_0x55fa780f2b50 .concat [ 5 2 0 0], L_0x55fa780f2690, L_0x7f6a9f08d9f0;
S_0x55fa780d5880 .scope begin, "RESET" "RESET" 15 46, 15 46 0, S_0x55fa780d55b0;
 .timescale -9 -11;
S_0x55fa780d6a60 .scope module, "targetAddr_mux" "mux_4x1" 3 174, 16 23 0, S_0x55fa780acd80;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "A_00";
    .port_info 1 /INPUT 8 "B_01";
    .port_info 2 /INPUT 8 "C_10";
    .port_info 3 /INPUT 8 "D_11";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 8 "sel_out";
P_0x55fa780d6c40 .param/l "N" 0 16 23, +C4<00000000000000000000000000001000>;
v0x55fa780d6d80_0 .net "A_00", 7 0, L_0x55fa780dabe0;  alias, 1 drivers
v0x55fa780d6e60_0 .net "B_01", 7 0, L_0x55fa780dafb0;  alias, 1 drivers
v0x55fa780d6f30_0 .net "C_10", 7 0, L_0x55fa780f2300;  1 drivers
v0x55fa780d7000_0 .net "D_11", 7 0, L_0x55fa780f23f0;  1 drivers
v0x55fa780d70e0_0 .net *"_ivl_1", 0 0, L_0x55fa780f1cc0;  1 drivers
v0x55fa780d7210_0 .net *"_ivl_3", 0 0, L_0x55fa780f1df0;  1 drivers
v0x55fa780d72f0_0 .net *"_ivl_4", 7 0, L_0x55fa780f1e90;  1 drivers
v0x55fa780d73d0_0 .net *"_ivl_7", 0 0, L_0x55fa780f1f30;  1 drivers
v0x55fa780d74b0_0 .net *"_ivl_8", 7 0, L_0x55fa780f2000;  1 drivers
v0x55fa780d7590_0 .net "sel", 1 0, L_0x55fa780efe70;  alias, 1 drivers
v0x55fa780d7650_0 .net "sel_out", 7 0, L_0x55fa780f2180;  alias, 1 drivers
L_0x55fa780f1cc0 .part L_0x55fa780efe70, 1, 1;
L_0x55fa780f1df0 .part L_0x55fa780efe70, 0, 1;
L_0x55fa780f1e90 .functor MUXZ 8, L_0x55fa780f2300, L_0x55fa780f23f0, L_0x55fa780f1df0, C4<>;
L_0x55fa780f1f30 .part L_0x55fa780efe70, 0, 1;
L_0x55fa780f2000 .functor MUXZ 8, L_0x55fa780dabe0, L_0x55fa780dafb0, L_0x55fa780f1f30, C4<>;
L_0x55fa780f2180 .functor MUXZ 8, L_0x55fa780f2000, L_0x55fa780f1e90, L_0x55fa780f1cc0, C4<>;
S_0x55fa780d7800 .scope module, "writeToReg_mux" "mux_4x1" 3 165, 16 23 0, S_0x55fa780acd80;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "A_00";
    .port_info 1 /INPUT 32 "B_01";
    .port_info 2 /INPUT 32 "C_10";
    .port_info 3 /INPUT 32 "D_11";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "sel_out";
P_0x55fa780d7990 .param/l "N" 0 16 23, +C4<00000000000000000000000000100000>;
v0x55fa780d7b90_0 .net "A_00", 31 0, v0x55fa780d1c60_0;  alias, 1 drivers
v0x55fa780d7ca0_0 .net "B_01", 31 0, v0x55fa780cc160_0;  alias, 1 drivers
v0x55fa780d7d90_0 .net "C_10", 31 0, L_0x55fa780db680;  alias, 1 drivers
v0x55fa780d7e60_0 .net "D_11", 31 0, L_0x55fa780f1b00;  1 drivers
v0x55fa780d7f20_0 .net *"_ivl_1", 0 0, L_0x55fa780f1310;  1 drivers
v0x55fa780d8050_0 .net *"_ivl_3", 0 0, L_0x55fa780f1440;  1 drivers
v0x55fa780d8130_0 .net *"_ivl_4", 31 0, L_0x55fa780f14e0;  1 drivers
v0x55fa780d8210_0 .net *"_ivl_7", 0 0, L_0x55fa780f1610;  1 drivers
v0x55fa780d82f0_0 .net *"_ivl_8", 31 0, L_0x55fa780f16e0;  1 drivers
v0x55fa780d83d0_0 .net "sel", 1 0, L_0x55fa780f0780;  alias, 1 drivers
v0x55fa780d8490_0 .net "sel_out", 31 0, L_0x55fa780f1810;  alias, 1 drivers
L_0x55fa780f1310 .part L_0x55fa780f0780, 1, 1;
L_0x55fa780f1440 .part L_0x55fa780f0780, 0, 1;
L_0x55fa780f14e0 .functor MUXZ 32, L_0x55fa780db680, L_0x55fa780f1b00, L_0x55fa780f1440, C4<>;
L_0x55fa780f1610 .part L_0x55fa780f0780, 0, 1;
L_0x55fa780f16e0 .functor MUXZ 32, v0x55fa780d1c60_0, v0x55fa780cc160_0, L_0x55fa780f1610, C4<>;
L_0x55fa780f1810 .functor MUXZ 32, L_0x55fa780f16e0, L_0x55fa780f14e0, L_0x55fa780f1310, C4<>;
    .scope S_0x55fa780c94f0;
T_0 ;
    %wait E_0x55fa780b5410;
    %load/vec4 v0x55fa780c9b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %load/vec4 v0x55fa780c9870_0;
    %store/vec4 v0x55fa780c9950_0, 0, 32;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x55fa780c9770_0;
    %ix/getv 4, v0x55fa780c9a40_0;
    %shiftl 4;
    %store/vec4 v0x55fa780c9950_0, 0, 32;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x55fa780c9770_0;
    %ix/getv 4, v0x55fa780c9a40_0;
    %shiftr 4;
    %store/vec4 v0x55fa780c9950_0, 0, 32;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x55fa780c9770_0;
    %ix/getv 4, v0x55fa780c9a40_0;
    %shiftr/s 4;
    %store/vec4 v0x55fa780c9950_0, 0, 32;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55fa780c9160;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fa780cc160_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x55fa780c9160;
T_2 ;
    %wait E_0x55fa77ff9580;
    %load/vec4 v0x55fa780cb720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %load/vec4 v0x55fa780cc160_0;
    %store/vec4 v0x55fa780cc160_0, 0, 32;
    %jmp T_2.21;
T_2.0 ;
    %load/vec4 v0x55fa780cb660_0;
    %store/vec4 v0x55fa780cc160_0, 0, 32;
    %jmp T_2.21;
T_2.1 ;
    %load/vec4 v0x55fa780cb660_0;
    %store/vec4 v0x55fa780cc160_0, 0, 32;
    %jmp T_2.21;
T_2.2 ;
    %load/vec4 v0x55fa780cb810_0;
    %store/vec4 v0x55fa780cc160_0, 0, 32;
    %jmp T_2.21;
T_2.3 ;
    %load/vec4 v0x55fa780cb5a0_0;
    %load/vec4 v0x55fa780cb810_0;
    %or;
    %store/vec4 v0x55fa780cc160_0, 0, 32;
    %jmp T_2.21;
T_2.4 ;
    %load/vec4 v0x55fa780cb5a0_0;
    %load/vec4 v0x55fa780cb810_0;
    %and;
    %store/vec4 v0x55fa780cc160_0, 0, 32;
    %jmp T_2.21;
T_2.5 ;
    %load/vec4 v0x55fa780cb5a0_0;
    %load/vec4 v0x55fa780cb810_0;
    %xor;
    %store/vec4 v0x55fa780cc160_0, 0, 32;
    %jmp T_2.21;
T_2.6 ;
    %load/vec4 v0x55fa780cc5a0_0;
    %store/vec4 v0x55fa780cc160_0, 0, 32;
    %jmp T_2.21;
T_2.7 ;
    %load/vec4 v0x55fa780cc5a0_0;
    %store/vec4 v0x55fa780cc160_0, 0, 32;
    %jmp T_2.21;
T_2.8 ;
    %load/vec4 v0x55fa780cc5a0_0;
    %store/vec4 v0x55fa780cc160_0, 0, 32;
    %jmp T_2.21;
T_2.9 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55fa780cc4e0_0;
    %load/vec4 v0x55fa780cc760_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fa780cc160_0, 0, 32;
    %jmp T_2.21;
T_2.10 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55fa780cb8e0_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fa780cc160_0, 0, 32;
    %jmp T_2.21;
T_2.11 ;
    %load/vec4 v0x55fa780cb660_0;
    %parti/s 31, 1, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55fa780cc160_0, 0, 32;
    %jmp T_2.21;
T_2.12 ;
    %load/vec4 v0x55fa780cbb40_0;
    %store/vec4 v0x55fa780cc160_0, 0, 32;
    %jmp T_2.21;
T_2.13 ;
    %load/vec4 v0x55fa780cbd00_0;
    %store/vec4 v0x55fa780cc160_0, 0, 32;
    %jmp T_2.21;
T_2.14 ;
    %load/vec4 v0x55fa780cbde0_0;
    %store/vec4 v0x55fa780cc160_0, 0, 32;
    %jmp T_2.21;
T_2.15 ;
    %load/vec4 v0x55fa780cbec0_0;
    %store/vec4 v0x55fa780cc160_0, 0, 32;
    %jmp T_2.21;
T_2.16 ;
    %load/vec4 v0x55fa780cb980_0;
    %store/vec4 v0x55fa780cc160_0, 0, 32;
    %jmp T_2.21;
T_2.17 ;
    %load/vec4 v0x55fa780cba60_0;
    %store/vec4 v0x55fa780cc160_0, 0, 32;
    %jmp T_2.21;
T_2.18 ;
    %load/vec4 v0x55fa780cc240_0;
    %store/vec4 v0x55fa780cc160_0, 0, 32;
    %jmp T_2.21;
T_2.19 ;
    %load/vec4 v0x55fa780cc320_0;
    %store/vec4 v0x55fa780cc160_0, 0, 32;
    %jmp T_2.21;
T_2.21 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55fa780aecf0;
T_3 ;
    %wait E_0x55fa7800e460;
    %fork t_1, S_0x55fa780b0cd0;
    %jmp t_0;
    .scope S_0x55fa780b0cd0;
t_1 ;
    %load/vec4 v0x55fa7805c650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55fa7805c4e0_0, 0, 5;
    %jmp T_3.6;
T_3.0 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55fa7805c4e0_0, 0, 5;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55fa7805c4e0_0, 0, 5;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x55fa7805bbe0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x55fa7805c4e0_0, 0, 5;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55fa7805c4e0_0, 0, 5;
T_3.8 ;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x55fa7805bbe0_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55fa7805c4e0_0, 0, 5;
    %jmp T_3.18;
T_3.9 ;
    %load/vec4 v0x55fa7805bbe0_0;
    %parti/s 1, 30, 6;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_3.21, 4;
    %load/vec4 v0x55fa7805bbe0_0;
    %parti/s 1, 5, 4;
    %and;
T_3.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.19, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55fa7805c4e0_0, 0, 5;
    %jmp T_3.20;
T_3.19 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55fa7805c4e0_0, 0, 5;
T_3.20 ;
    %jmp T_3.18;
T_3.10 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x55fa7805c4e0_0, 0, 5;
    %jmp T_3.18;
T_3.11 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x55fa7805c4e0_0, 0, 5;
    %jmp T_3.18;
T_3.12 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x55fa7805c4e0_0, 0, 5;
    %jmp T_3.18;
T_3.13 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x55fa7805c4e0_0, 0, 5;
    %jmp T_3.18;
T_3.14 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x55fa7805c4e0_0, 0, 5;
    %jmp T_3.18;
T_3.15 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x55fa7805c4e0_0, 0, 5;
    %jmp T_3.18;
T_3.16 ;
    %load/vec4 v0x55fa7805bbe0_0;
    %parti/s 1, 30, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.22, 4;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x55fa7805c4e0_0, 0, 5;
    %jmp T_3.23;
T_3.22 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55fa7805c4e0_0, 0, 5;
T_3.23 ;
    %jmp T_3.18;
T_3.18 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x55fa7805bbe0_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55fa7805c4e0_0, 0, 5;
    %jmp T_3.33;
T_3.24 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x55fa7805c4e0_0, 0, 5;
    %jmp T_3.33;
T_3.25 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x55fa7805c4e0_0, 0, 5;
    %jmp T_3.33;
T_3.26 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x55fa7805c4e0_0, 0, 5;
    %jmp T_3.33;
T_3.27 ;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x55fa7805c4e0_0, 0, 5;
    %jmp T_3.33;
T_3.28 ;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x55fa7805c4e0_0, 0, 5;
    %jmp T_3.33;
T_3.29 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x55fa7805c4e0_0, 0, 5;
    %jmp T_3.33;
T_3.30 ;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x55fa7805c4e0_0, 0, 5;
    %jmp T_3.33;
T_3.31 ;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x55fa7805c4e0_0, 0, 5;
    %jmp T_3.33;
T_3.33 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55fa780aecf0;
t_0 %join;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55fa780cf4b0;
T_4 ;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x55fa780cfe60_0, 0, 14;
    %end;
    .thread T_4;
    .scope S_0x55fa780cf4b0;
T_5 ;
    %wait E_0x55fa780b4f80;
    %fork t_3, S_0x55fa780cf800;
    %jmp t_2;
    .scope S_0x55fa780cf800;
t_3 ;
    %load/vec4 v0x55fa780cfa00_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x55fa780cfe60_0, 0, 14;
    %jmp T_5.10;
T_5.0 ;
    %pushi/vec4 131, 0, 14;
    %store/vec4 v0x55fa780cfe60_0, 0, 14;
    %jmp T_5.10;
T_5.1 ;
    %pushi/vec4 257, 0, 14;
    %store/vec4 v0x55fa780cfe60_0, 0, 14;
    %jmp T_5.10;
T_5.2 ;
    %pushi/vec4 8577, 0, 14;
    %store/vec4 v0x55fa780cfe60_0, 0, 14;
    %jmp T_5.10;
T_5.3 ;
    %pushi/vec4 12707, 0, 14;
    %store/vec4 v0x55fa780cfe60_0, 0, 14;
    %jmp T_5.10;
T_5.4 ;
    %pushi/vec4 179, 0, 14;
    %store/vec4 v0x55fa780cfe60_0, 0, 14;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v0x55fa780cfa00_0;
    %parti/s 1, 25, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 193, 0, 14;
    %store/vec4 v0x55fa780cfe60_0, 0, 14;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 177, 0, 14;
    %store/vec4 v0x55fa780cfe60_0, 0, 14;
T_5.12 ;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x55fa780cfa00_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x55fa780cfe60_0, 0, 14;
    %jmp T_5.19;
T_5.13 ;
    %pushi/vec4 547, 0, 14;
    %store/vec4 v0x55fa780cfe60_0, 0, 14;
    %jmp T_5.19;
T_5.14 ;
    %pushi/vec4 2083, 0, 14;
    %store/vec4 v0x55fa780cfe60_0, 0, 14;
    %jmp T_5.19;
T_5.15 ;
    %pushi/vec4 1059, 0, 14;
    %store/vec4 v0x55fa780cfe60_0, 0, 14;
    %jmp T_5.19;
T_5.16 ;
    %pushi/vec4 2595, 0, 14;
    %store/vec4 v0x55fa780cfe60_0, 0, 14;
    %jmp T_5.19;
T_5.17 ;
    %pushi/vec4 1571, 0, 14;
    %store/vec4 v0x55fa780cfe60_0, 0, 14;
    %jmp T_5.19;
T_5.19 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x55fa780cfa00_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x55fa780cfe60_0, 0, 14;
    %jmp T_5.24;
T_5.20 ;
    %pushi/vec4 38, 0, 14;
    %store/vec4 v0x55fa780cfe60_0, 0, 14;
    %jmp T_5.24;
T_5.21 ;
    %pushi/vec4 46, 0, 14;
    %store/vec4 v0x55fa780cfe60_0, 0, 14;
    %jmp T_5.24;
T_5.22 ;
    %pushi/vec4 42, 0, 14;
    %store/vec4 v0x55fa780cfe60_0, 0, 14;
    %jmp T_5.24;
T_5.24 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.8 ;
    %pushi/vec4 4240, 0, 14;
    %store/vec4 v0x55fa780cfe60_0, 0, 14;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55fa780cf4b0;
t_2 %join;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55fa780d0410;
T_6 ;
    %pushi/vec4 17, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa780d0ed0, 4, 0;
    %pushi/vec4 65798, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa780d0ed0, 4, 0;
    %pushi/vec4 65798, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa780d0ed0, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa780d0ed0, 4, 0;
    %pushi/vec4 65798, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa780d0ed0, 4, 0;
    %pushi/vec4 65798, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa780d0ed0, 4, 0;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x55fa780d0df0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x55fa780d0df0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55fa780d0df0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa780d0ed0, 0, 4;
    %load/vec4 v0x55fa780d0df0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fa780d0df0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x55fa780d0410;
T_7 ;
    %wait E_0x55fa780d06d0;
    %fork t_5, S_0x55fa780d0930;
    %jmp t_4;
    .scope S_0x55fa780d0930;
t_5 ;
    %load/vec4 v0x55fa780d19b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %load/vec4 v0x55fa780d1c60_0;
    %store/vec4 v0x55fa780d1c60_0, 0, 32;
    %jmp T_7.7;
T_7.0 ;
    %load/vec4 v0x55fa780d1c60_0;
    %store/vec4 v0x55fa780d1c60_0, 0, 32;
    %jmp T_7.7;
T_7.1 ;
    %load/vec4 v0x55fa780d1b90_0;
    %parti/s 8, 0, 2;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x55fa780d0ed0, 4;
    %store/vec4 v0x55fa780d1c60_0, 0, 32;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x55fa780d1b90_0;
    %parti/s 8, 0, 2;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x55fa780d0ed0, 4;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55fa780d1b90_0;
    %parti/s 8, 0, 2;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x55fa780d0ed0, 4;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fa780d1c60_0, 0, 32;
    %jmp T_7.7;
T_7.3 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55fa780d1b90_0;
    %parti/s 8, 0, 2;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x55fa780d0ed0, 4;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fa780d1c60_0, 0, 32;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x55fa780d1b90_0;
    %parti/s 8, 0, 2;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x55fa780d0ed0, 4;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x55fa780d1b90_0;
    %parti/s 8, 0, 2;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x55fa780d0ed0, 4;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fa780d1c60_0, 0, 32;
    %jmp T_7.7;
T_7.5 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55fa780d1b90_0;
    %parti/s 8, 0, 2;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x55fa780d0ed0, 4;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fa780d1c60_0, 0, 32;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55fa780d0410;
t_4 %join;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55fa780d0410;
T_8 ;
    %wait E_0x55fa780d0650;
    %fork t_7, S_0x55fa780d0b30;
    %jmp t_6;
    .scope S_0x55fa780d0b30;
t_7 ;
    %load/vec4 v0x55fa780d1aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x55fa780d1b90_0;
    %parti/s 8, 0, 2;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x55fa780d0ed0, 4;
    %load/vec4 v0x55fa780d1b90_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa780d0ed0, 0, 4;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x55fa780d1d20_0;
    %load/vec4 v0x55fa780d1b90_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa780d0ed0, 0, 4;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x55fa780d1b90_0;
    %parti/s 8, 0, 2;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x55fa780d0ed0, 4;
    %parti/s 16, 16, 6;
    %load/vec4 v0x55fa780d1d20_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fa780d1b90_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa780d0ed0, 0, 4;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x55fa780d1b90_0;
    %parti/s 8, 0, 2;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x55fa780d0ed0, 4;
    %parti/s 24, 8, 5;
    %load/vec4 v0x55fa780d1d20_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fa780d1b90_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa780d0ed0, 0, 4;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55fa780d0410;
t_6 %join;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55fa780d1fd0;
T_9 ;
    %wait E_0x55fa780d2180;
    %load/vec4 v0x55fa780d2200_0;
    %parti/s 5, 2, 3;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %load/vec4 v0x55fa780d2200_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x55fa780d2200_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fa780d2200_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fa780d2200_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fa780d2300_0, 0, 32;
    %jmp T_9.8;
T_9.0 ;
    %load/vec4 v0x55fa780d2200_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x55fa780d2200_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fa780d2200_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fa780d2200_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fa780d2300_0, 0, 32;
    %jmp T_9.8;
T_9.1 ;
    %load/vec4 v0x55fa780d2200_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x55fa780d2200_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fa780d2200_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fa780d2200_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fa780d2300_0, 0, 32;
    %jmp T_9.8;
T_9.2 ;
    %load/vec4 v0x55fa780d2200_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55fa780d2200_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fa780d2200_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x55fa780d2300_0, 0, 32;
    %jmp T_9.8;
T_9.3 ;
    %load/vec4 v0x55fa780d2200_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55fa780d2200_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fa780d2200_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x55fa780d2300_0, 0, 32;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v0x55fa780d2200_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x55fa780d2200_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fa780d2200_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fa780d2200_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fa780d2200_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55fa780d2300_0, 0, 32;
    %jmp T_9.8;
T_9.5 ;
    %load/vec4 v0x55fa780d2200_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x55fa780d2200_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fa780d2200_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fa780d2200_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fa780d2300_0, 0, 32;
    %jmp T_9.8;
T_9.6 ;
    %load/vec4 v0x55fa780d2200_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55fa780d2200_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fa780d2200_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fa780d2200_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55fa780d2300_0, 0, 32;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55fa780d2600;
T_10 ;
    %pushi/vec4 40960823, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa780d29e0, 4, 0;
    %pushi/vec4 33687, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa780d29e0, 4, 0;
    %pushi/vec4 51, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa780d29e0, 4, 0;
    %pushi/vec4 8389743, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa780d29e0, 4, 0;
    %pushi/vec4 51, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa780d29e0, 4, 0;
    %pushi/vec4 148535, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa780d29e0, 4, 0;
    %pushi/vec4 38012007, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa780d29e0, 4, 0;
    %pushi/vec4 51, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa780d29e0, 4, 0;
    %pushi/vec4 51, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa780d29e0, 4, 0;
    %pushi/vec4 10485907, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa780d29e0, 4, 0;
    %pushi/vec4 20971795, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa780d29e0, 4, 0;
    %pushi/vec4 1082467, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa780d29e0, 4, 0;
    %pushi/vec4 51, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa780d29e0, 4, 0;
    %pushi/vec4 2135651, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa780d29e0, 4, 0;
    %pushi/vec4 51, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa780d29e0, 4, 0;
    %pushi/vec4 51, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa780d29e0, 4, 0;
    %pushi/vec4 51, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa780d29e0, 4, 0;
    %pushi/vec4 4262547171, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa780d29e0, 4, 0;
    %pushi/vec4 1135715, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa780d29e0, 4, 0;
    %pushi/vec4 51, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa780d29e0, 4, 0;
    %pushi/vec4 4262553827, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa780d29e0, 4, 0;
    %pushi/vec4 4263575267, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa780d29e0, 4, 0;
    %pushi/vec4 4194451, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa780d29e0, 4, 0;
    %pushi/vec4 8388883, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa780d29e0, 4, 0;
    %pushi/vec4 34051, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa780d29e0, 4, 0;
    %pushi/vec4 71043, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa780d29e0, 4, 0;
    %pushi/vec4 4269571, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa780d29e0, 4, 0;
    %pushi/vec4 8472195, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa780d29e0, 4, 0;
    %pushi/vec4 12670723, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa780d29e0, 4, 0;
    %end;
    .thread T_10;
    .scope S_0x55fa780d2bf0;
T_11 ;
    %wait E_0x55fa780d2e80;
    %load/vec4 v0x55fa780d3320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fa780d3070_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55fa780d2fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x55fa780d3240_0;
    %assign/vec4 v0x55fa780d3070_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55fa780d55b0;
T_12 ;
    %wait E_0x55fa780d2e80;
    %fork t_9, S_0x55fa780d5880;
    %jmp t_8;
    .scope S_0x55fa780d5880;
t_9 ;
    %load/vec4 v0x55fa780d6770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fa780d6150_0, 0, 32;
T_12.2 ;
    %load/vec4 v0x55fa780d6150_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_12.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55fa780d6150_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa780d6310, 0, 4;
    %load/vec4 v0x55fa780d6150_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fa780d6150_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55fa780d63d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x55fa780d6860_0;
    %load/vec4 v0x55fa780d6230_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa780d6310, 0, 4;
T_12.4 ;
T_12.1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa780d6310, 0, 4;
    %end;
    .scope S_0x55fa780d55b0;
t_8 %join;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55fa780aaee0;
T_13 ;
T_13.0 ;
    %delay 20000, 0;
    %load/vec4 v0x55fa780da950_0;
    %inv;
    %store/vec4 v0x55fa780da950_0, 0, 1;
    %jmp T_13.0;
    %end;
    .thread T_13;
    .scope S_0x55fa780aaee0;
T_14 ;
    %vpi_call 2 37 "$dumpfile", "riscv32iSingleCycle.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55fa780aaee0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fa780da9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fa780da950_0, 0, 1;
    %delay 80000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fa780da9f0_0, 0, 1;
    %delay 20000000, 0;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "riscv32isinglecycle_tb.v";
    "riscv32isinglecycle_struct.v";
    "cpu_components/aluCu.v";
    "cpu_components/mux.v";
    "cpu_components/alu.v";
    "cpu_components/shifter.v";
    "cpu_components/branchCu.v";
    "cpu_components/cu.v";
    "cpu_components/dataMem.v";
    "cpu_components/immGen.v";
    "cpu_components/instMem.v";
    "cpu_components/pc.v";
    "cpu_components/adder.v";
    "cpu_components/regFile.v";
    "cpu_components/mux_4x1.v";
