Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date              : Thu Oct 17 19:04:57 2024
| Host              : TUF-F15 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file Test_wrapper_timing_summary_routed.rpt -pb Test_wrapper_timing_summary_routed.pb -rpx Test_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : Test_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.016        0.000                      0                51163        0.013        0.000                      0                51163        3.500        0.000                       0                 16906  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         
clk_pl_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            0.016        0.000                      0                50971        0.013        0.000                      0                50971        3.500        0.000                       0                 16906  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.410        0.000                      0                  192        0.210        0.000                      0                  192  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_31/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.444ns  (logic 3.288ns (34.817%)  route 6.156ns (65.183%))
  Logic Levels:           23  (CARRY8=9 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT6=8)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.080ns = ( 13.080 - 10.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.923ns (routing 1.584ns, distribution 1.339ns)
  Clock Net Delay (Destination): 2.864ns (routing 1.450ns, distribution 1.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.923     3.190    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X30Y142        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y142        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.303 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[6]/Q
                         net (fo=15, routed)          0.365     3.668    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[15]_0[6]
    SLICE_X31Y144        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.137     3.805 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_9/O
                         net (fo=1, routed)           0.021     3.826    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_9_n_0
    SLICE_X31Y144        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     4.001 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_6/CO[7]
                         net (fo=1, routed)           0.030     4.031    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_6_n_0
    SLICE_X31Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.171     4.202 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_20/O[7]
                         net (fo=9, routed)           0.311     4.512    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_20_n_8
    SLICE_X31Y140        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.138     4.650 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_21/O
                         net (fo=1, routed)           0.021     4.671    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_21_n_0
    SLICE_X31Y140        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     4.846 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_11/CO[7]
                         net (fo=1, routed)           0.030     4.876    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_11_n_0
    SLICE_X31Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     4.982 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_3/O[1]
                         net (fo=6, routed)           0.471     5.454    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_3_n_14
    SLICE_X33Y141        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     5.780 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2/O[5]
                         net (fo=6, routed)           0.526     6.306    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2_n_10
    SLICE_X34Y146        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.544 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_1/CO[7]
                         net (fo=1, routed)           0.030     6.574    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_1_n_0
    SLICE_X34Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     6.652 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___33_i_1/O[0]
                         net (fo=7, routed)           0.503     7.155    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___33_i_3_0[0]
    SLICE_X35Y143        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.187     7.342 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_13/O[2]
                         net (fo=6, routed)           0.385     7.727    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_13_n_13
    SLICE_X38Y140        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.056     7.783 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_222/O
                         net (fo=1, routed)           0.029     7.812    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_222_n_0
    SLICE_X38Y140        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[4])
                                                      0.238     8.050 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_133/O[4]
                         net (fo=1, routed)           0.187     8.237    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_133_n_11
    SLICE_X40Y140        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.225     8.462 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_127/O
                         net (fo=1, routed)           0.099     8.561    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_127_n_0
    SLICE_X40Y139        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.137     8.698 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_69/O
                         net (fo=1, routed)           0.051     8.749    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_69_n_0
    SLICE_X40Y139        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.056     8.805 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_38/O
                         net (fo=1, routed)           0.173     8.978    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22_8
    SLICE_X40Y134        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.134     9.112 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/gpio[1]_i_22/O
                         net (fo=2, routed)           0.243     9.355    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_raddr[28]
    SLICE_X40Y127        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.135     9.490 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22/O
                         net (fo=3, routed)           0.110     9.600    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22_n_0
    SLICE_X40Y126        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.058     9.658 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_7/O
                         net (fo=34, routed)          0.120     9.777    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_rdata2
    SLICE_X40Y125        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.057     9.834 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___19_i_3/O
                         net (fo=18, routed)          0.095     9.929    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_mem_read_ready0
    SLICE_X40Y125        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.083    10.012 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___16_i_2/O
                         net (fo=28, routed)          0.077    10.089    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___16_i_2_n_0
    SLICE_X40Y125        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.056    10.145 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_8/O
                         net (fo=55, routed)          0.207    10.352    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_renb
    SLICE_X41Y124        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.060    10.412 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/memory_mux_sel_b_pos_0__0_i_1/O
                         net (fo=67, routed)          1.265    11.677    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/state_reg_1
    SLICE_X41Y216        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.149    11.826 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/memory_reg_bram_31_i_2/O
                         net (fo=1, routed)           0.807    12.634    Test_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_31_1
    RAMB36_X2Y43         RAMB36E2                                     r  Test_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_31/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.864    13.080    Test_i/al_ultra96v2_0/inst/soc/imem/clk
    RAMB36_X2Y43         RAMB36E2                                     r  Test_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_31/CLKBWRCLK
                         clock pessimism              0.192    13.272    
                         clock uncertainty           -0.160    13.112    
    RAMB36_X2Y43         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462    12.650    Test_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_31
  -------------------------------------------------------------------
                         required time                         12.650    
                         arrival time                         -12.634    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_39/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.244ns  (logic 3.291ns (35.602%)  route 5.953ns (64.398%))
  Logic Levels:           23  (CARRY8=9 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.918ns = ( 12.918 - 10.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.923ns (routing 1.584ns, distribution 1.339ns)
  Clock Net Delay (Destination): 2.702ns (routing 1.450ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.923     3.190    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X30Y142        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y142        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.303 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[6]/Q
                         net (fo=15, routed)          0.365     3.668    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[15]_0[6]
    SLICE_X31Y144        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.137     3.805 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_9/O
                         net (fo=1, routed)           0.021     3.826    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_9_n_0
    SLICE_X31Y144        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     4.001 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_6/CO[7]
                         net (fo=1, routed)           0.030     4.031    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_6_n_0
    SLICE_X31Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.171     4.202 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_20/O[7]
                         net (fo=9, routed)           0.311     4.512    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_20_n_8
    SLICE_X31Y140        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.138     4.650 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_21/O
                         net (fo=1, routed)           0.021     4.671    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_21_n_0
    SLICE_X31Y140        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     4.846 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_11/CO[7]
                         net (fo=1, routed)           0.030     4.876    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_11_n_0
    SLICE_X31Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     4.982 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_3/O[1]
                         net (fo=6, routed)           0.471     5.454    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_3_n_14
    SLICE_X33Y141        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     5.780 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2/O[5]
                         net (fo=6, routed)           0.526     6.306    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2_n_10
    SLICE_X34Y146        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.544 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_1/CO[7]
                         net (fo=1, routed)           0.030     6.574    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_1_n_0
    SLICE_X34Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     6.652 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___33_i_1/O[0]
                         net (fo=7, routed)           0.503     7.155    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___33_i_3_0[0]
    SLICE_X35Y143        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.187     7.342 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_13/O[2]
                         net (fo=6, routed)           0.385     7.727    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_13_n_13
    SLICE_X38Y140        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.056     7.783 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_222/O
                         net (fo=1, routed)           0.029     7.812    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_222_n_0
    SLICE_X38Y140        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[4])
                                                      0.238     8.050 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_133/O[4]
                         net (fo=1, routed)           0.187     8.237    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_133_n_11
    SLICE_X40Y140        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.225     8.462 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_127/O
                         net (fo=1, routed)           0.099     8.561    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_127_n_0
    SLICE_X40Y139        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.137     8.698 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_69/O
                         net (fo=1, routed)           0.051     8.749    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_69_n_0
    SLICE_X40Y139        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.056     8.805 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_38/O
                         net (fo=1, routed)           0.173     8.978    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22_8
    SLICE_X40Y134        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.134     9.112 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/gpio[1]_i_22/O
                         net (fo=2, routed)           0.243     9.355    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_raddr[28]
    SLICE_X40Y127        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.135     9.490 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22/O
                         net (fo=3, routed)           0.110     9.600    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22_n_0
    SLICE_X40Y126        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.058     9.658 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_7/O
                         net (fo=34, routed)          0.120     9.777    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_rdata2
    SLICE_X40Y125        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.057     9.834 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___19_i_3/O
                         net (fo=18, routed)          0.095     9.929    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_mem_read_ready0
    SLICE_X40Y125        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.083    10.012 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___16_i_2/O
                         net (fo=28, routed)          0.077    10.089    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___16_i_2_n_0
    SLICE_X40Y125        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.056    10.145 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_8/O
                         net (fo=55, routed)          0.207    10.352    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_renb
    SLICE_X41Y124        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.060    10.412 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/memory_mux_sel_b_pos_0__0_i_1/O
                         net (fo=67, routed)          1.268    11.680    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/state_reg_1
    SLICE_X41Y216        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.152    11.832 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/memory_reg_bram_39_i_3/O
                         net (fo=1, routed)           0.602    12.434    Test_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_39_1
    RAMB36_X0Y43         RAMB36E2                                     r  Test_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_39/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.702    12.918    Test_i/al_ultra96v2_0/inst/soc/imem/clk
    RAMB36_X0Y43         RAMB36E2                                     r  Test_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_39/CLKBWRCLK
                         clock pessimism              0.192    13.110    
                         clock uncertainty           -0.160    12.950    
    RAMB36_X0Y43         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462    12.488    Test_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_39
  -------------------------------------------------------------------
                         required time                         12.488    
                         arrival time                         -12.434    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_30/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.392ns  (logic 3.364ns (35.816%)  route 6.028ns (64.184%))
  Logic Levels:           23  (CARRY8=9 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT6=7)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 13.068 - 10.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.923ns (routing 1.584ns, distribution 1.339ns)
  Clock Net Delay (Destination): 2.852ns (routing 1.450ns, distribution 1.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.923     3.190    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X30Y142        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y142        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.303 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[6]/Q
                         net (fo=15, routed)          0.365     3.668    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[15]_0[6]
    SLICE_X31Y144        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.137     3.805 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_9/O
                         net (fo=1, routed)           0.021     3.826    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_9_n_0
    SLICE_X31Y144        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     4.001 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_6/CO[7]
                         net (fo=1, routed)           0.030     4.031    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_6_n_0
    SLICE_X31Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.171     4.202 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_20/O[7]
                         net (fo=9, routed)           0.311     4.512    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_20_n_8
    SLICE_X31Y140        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.138     4.650 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_21/O
                         net (fo=1, routed)           0.021     4.671    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_21_n_0
    SLICE_X31Y140        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     4.846 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_11/CO[7]
                         net (fo=1, routed)           0.030     4.876    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_11_n_0
    SLICE_X31Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     4.982 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_3/O[1]
                         net (fo=6, routed)           0.471     5.454    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_3_n_14
    SLICE_X33Y141        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     5.780 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2/O[5]
                         net (fo=6, routed)           0.526     6.306    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2_n_10
    SLICE_X34Y146        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.544 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_1/CO[7]
                         net (fo=1, routed)           0.030     6.574    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_1_n_0
    SLICE_X34Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     6.652 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___33_i_1/O[0]
                         net (fo=7, routed)           0.503     7.155    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___33_i_3_0[0]
    SLICE_X35Y143        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.187     7.342 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_13/O[2]
                         net (fo=6, routed)           0.385     7.727    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_13_n_13
    SLICE_X38Y140        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.056     7.783 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_222/O
                         net (fo=1, routed)           0.029     7.812    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_222_n_0
    SLICE_X38Y140        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[4])
                                                      0.238     8.050 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_133/O[4]
                         net (fo=1, routed)           0.187     8.237    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_133_n_11
    SLICE_X40Y140        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.225     8.462 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_127/O
                         net (fo=1, routed)           0.099     8.561    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_127_n_0
    SLICE_X40Y139        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.137     8.698 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_69/O
                         net (fo=1, routed)           0.051     8.749    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_69_n_0
    SLICE_X40Y139        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.056     8.805 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_38/O
                         net (fo=1, routed)           0.173     8.978    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22_8
    SLICE_X40Y134        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.134     9.112 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/gpio[1]_i_22/O
                         net (fo=2, routed)           0.243     9.355    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_raddr[28]
    SLICE_X40Y127        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.135     9.490 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22/O
                         net (fo=3, routed)           0.110     9.600    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22_n_0
    SLICE_X40Y126        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.058     9.658 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_7/O
                         net (fo=34, routed)          0.120     9.777    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_rdata2
    SLICE_X40Y125        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.057     9.834 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___19_i_3/O
                         net (fo=18, routed)          0.095     9.929    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_mem_read_ready0
    SLICE_X40Y125        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.083    10.012 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___16_i_2/O
                         net (fo=28, routed)          0.077    10.089    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___16_i_2_n_0
    SLICE_X40Y125        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.056    10.145 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_8/O
                         net (fo=55, routed)          0.213    10.358    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_renb
    SLICE_X41Y125        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.057    10.415 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/memory_mux_sel_b_pos_1_i_1/O
                         net (fo=110, routed)         1.128    11.543    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/state_reg
    SLICE_X41Y211        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228    11.771 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/memory_reg_bram_30_i_2/O
                         net (fo=1, routed)           0.811    12.582    Test_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_30_0
    RAMB36_X2Y42         RAMB36E2                                     r  Test_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_30/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.852    13.068    Test_i/al_ultra96v2_0/inst/soc/imem/clk
    RAMB36_X2Y42         RAMB36E2                                     r  Test_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_30/CLKBWRCLK
                         clock pessimism              0.192    13.260    
                         clock uncertainty           -0.160    13.100    
    RAMB36_X2Y42         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462    12.638    Test_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_30
  -------------------------------------------------------------------
                         required time                         12.638    
                         arrival time                         -12.582    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_28/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.391ns  (logic 3.384ns (36.034%)  route 6.007ns (63.966%))
  Logic Levels:           23  (CARRY8=9 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT6=8)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.081ns = ( 13.081 - 10.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.923ns (routing 1.584ns, distribution 1.339ns)
  Clock Net Delay (Destination): 2.865ns (routing 1.450ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.923     3.190    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X30Y142        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y142        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.303 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[6]/Q
                         net (fo=15, routed)          0.365     3.668    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[15]_0[6]
    SLICE_X31Y144        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.137     3.805 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_9/O
                         net (fo=1, routed)           0.021     3.826    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_9_n_0
    SLICE_X31Y144        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     4.001 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_6/CO[7]
                         net (fo=1, routed)           0.030     4.031    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_6_n_0
    SLICE_X31Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.171     4.202 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_20/O[7]
                         net (fo=9, routed)           0.311     4.512    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_20_n_8
    SLICE_X31Y140        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.138     4.650 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_21/O
                         net (fo=1, routed)           0.021     4.671    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_21_n_0
    SLICE_X31Y140        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     4.846 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_11/CO[7]
                         net (fo=1, routed)           0.030     4.876    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_11_n_0
    SLICE_X31Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     4.982 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_3/O[1]
                         net (fo=6, routed)           0.471     5.454    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_3_n_14
    SLICE_X33Y141        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     5.780 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2/O[5]
                         net (fo=6, routed)           0.526     6.306    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2_n_10
    SLICE_X34Y146        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.544 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_1/CO[7]
                         net (fo=1, routed)           0.030     6.574    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_1_n_0
    SLICE_X34Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     6.652 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___33_i_1/O[0]
                         net (fo=7, routed)           0.503     7.155    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___33_i_3_0[0]
    SLICE_X35Y143        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.187     7.342 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_13/O[2]
                         net (fo=6, routed)           0.385     7.727    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_13_n_13
    SLICE_X38Y140        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.056     7.783 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_222/O
                         net (fo=1, routed)           0.029     7.812    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_222_n_0
    SLICE_X38Y140        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[4])
                                                      0.238     8.050 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_133/O[4]
                         net (fo=1, routed)           0.187     8.237    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_133_n_11
    SLICE_X40Y140        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.225     8.462 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_127/O
                         net (fo=1, routed)           0.099     8.561    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_127_n_0
    SLICE_X40Y139        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.137     8.698 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_69/O
                         net (fo=1, routed)           0.051     8.749    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_69_n_0
    SLICE_X40Y139        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.056     8.805 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_38/O
                         net (fo=1, routed)           0.173     8.978    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22_8
    SLICE_X40Y134        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.134     9.112 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/gpio[1]_i_22/O
                         net (fo=2, routed)           0.243     9.355    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_raddr[28]
    SLICE_X40Y127        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.135     9.490 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22/O
                         net (fo=3, routed)           0.110     9.600    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22_n_0
    SLICE_X40Y126        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.058     9.658 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_7/O
                         net (fo=34, routed)          0.120     9.777    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_rdata2
    SLICE_X40Y125        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.057     9.834 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___19_i_3/O
                         net (fo=18, routed)          0.095     9.929    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_mem_read_ready0
    SLICE_X40Y125        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.083    10.012 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___16_i_2/O
                         net (fo=28, routed)          0.077    10.089    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___16_i_2_n_0
    SLICE_X40Y125        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.056    10.145 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_8/O
                         net (fo=55, routed)          0.247    10.392    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_renb
    SLICE_X42Y126        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082    10.474 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/memory_reg_bram_56_i_3/O
                         net (fo=79, routed)          1.025    11.499    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/state_reg_3
    SLICE_X41Y201        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.223    11.722 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/memory_reg_bram_28_i_2/O
                         net (fo=1, routed)           0.859    12.581    Test_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_28_0
    RAMB36_X2Y40         RAMB36E2                                     r  Test_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_28/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.865    13.081    Test_i/al_ultra96v2_0/inst/soc/imem/clk
    RAMB36_X2Y40         RAMB36E2                                     r  Test_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_28/CLKBWRCLK
                         clock pessimism              0.192    13.273    
                         clock uncertainty           -0.160    13.113    
    RAMB36_X2Y40         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462    12.651    Test_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_28
  -------------------------------------------------------------------
                         required time                         12.651    
                         arrival time                         -12.581    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_38/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.174ns  (logic 3.360ns (36.627%)  route 5.814ns (63.373%))
  Logic Levels:           23  (CARRY8=9 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 12.902 - 10.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.923ns (routing 1.584ns, distribution 1.339ns)
  Clock Net Delay (Destination): 2.686ns (routing 1.450ns, distribution 1.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.923     3.190    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X30Y142        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y142        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.303 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[6]/Q
                         net (fo=15, routed)          0.365     3.668    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[15]_0[6]
    SLICE_X31Y144        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.137     3.805 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_9/O
                         net (fo=1, routed)           0.021     3.826    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_9_n_0
    SLICE_X31Y144        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     4.001 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_6/CO[7]
                         net (fo=1, routed)           0.030     4.031    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_6_n_0
    SLICE_X31Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.171     4.202 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_20/O[7]
                         net (fo=9, routed)           0.311     4.512    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_20_n_8
    SLICE_X31Y140        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.138     4.650 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_21/O
                         net (fo=1, routed)           0.021     4.671    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_21_n_0
    SLICE_X31Y140        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     4.846 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_11/CO[7]
                         net (fo=1, routed)           0.030     4.876    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_11_n_0
    SLICE_X31Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     4.982 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_3/O[1]
                         net (fo=6, routed)           0.471     5.454    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_3_n_14
    SLICE_X33Y141        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     5.780 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2/O[5]
                         net (fo=6, routed)           0.526     6.306    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2_n_10
    SLICE_X34Y146        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.544 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_1/CO[7]
                         net (fo=1, routed)           0.030     6.574    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_1_n_0
    SLICE_X34Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     6.652 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___33_i_1/O[0]
                         net (fo=7, routed)           0.503     7.155    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___33_i_3_0[0]
    SLICE_X35Y143        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.187     7.342 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_13/O[2]
                         net (fo=6, routed)           0.385     7.727    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_13_n_13
    SLICE_X38Y140        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.056     7.783 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_222/O
                         net (fo=1, routed)           0.029     7.812    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_222_n_0
    SLICE_X38Y140        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[4])
                                                      0.238     8.050 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_133/O[4]
                         net (fo=1, routed)           0.187     8.237    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_133_n_11
    SLICE_X40Y140        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.225     8.462 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_127/O
                         net (fo=1, routed)           0.099     8.561    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_127_n_0
    SLICE_X40Y139        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.137     8.698 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_69/O
                         net (fo=1, routed)           0.051     8.749    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_69_n_0
    SLICE_X40Y139        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.056     8.805 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_38/O
                         net (fo=1, routed)           0.173     8.978    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22_8
    SLICE_X40Y134        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.134     9.112 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/gpio[1]_i_22/O
                         net (fo=2, routed)           0.243     9.355    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_raddr[28]
    SLICE_X40Y127        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.135     9.490 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22/O
                         net (fo=3, routed)           0.110     9.600    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22_n_0
    SLICE_X40Y126        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.058     9.658 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_7/O
                         net (fo=34, routed)          0.120     9.777    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_rdata2
    SLICE_X40Y125        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.057     9.834 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___19_i_3/O
                         net (fo=18, routed)          0.095     9.929    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_mem_read_ready0
    SLICE_X40Y125        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.083    10.012 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___16_i_2/O
                         net (fo=28, routed)          0.077    10.089    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___16_i_2_n_0
    SLICE_X40Y125        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.056    10.145 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_8/O
                         net (fo=55, routed)          0.271    10.416    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_renb
    SLICE_X41Y129        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.056    10.472 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/memory_mux_sel_b_pos_1_i_2/O
                         net (fo=73, routed)          1.066    11.538    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/state_reg_2
    SLICE_X41Y211        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.225    11.763 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/memory_reg_bram_38_i_3/O
                         net (fo=1, routed)           0.601    12.364    Test_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_38_0
    RAMB36_X0Y42         RAMB36E2                                     r  Test_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_38/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.686    12.902    Test_i/al_ultra96v2_0/inst/soc/imem/clk
    RAMB36_X0Y42         RAMB36E2                                     r  Test_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_38/CLKBWRCLK
                         clock pessimism              0.192    13.094    
                         clock uncertainty           -0.160    12.934    
    RAMB36_X0Y42         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462    12.472    Test_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_38
  -------------------------------------------------------------------
                         required time                         12.472    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[0]_rep__4/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.817ns  (logic 4.327ns (44.079%)  route 5.490ns (55.921%))
  Logic Levels:           29  (CARRY8=10 LUT1=1 LUT2=3 LUT3=1 LUT4=2 LUT5=1 LUT6=11)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.998ns = ( 12.998 - 10.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.923ns (routing 1.584ns, distribution 1.339ns)
  Clock Net Delay (Destination): 2.782ns (routing 1.450ns, distribution 1.332ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.923     3.190    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X30Y142        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y142        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.303 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[6]/Q
                         net (fo=15, routed)          0.365     3.668    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[15]_0[6]
    SLICE_X31Y144        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.137     3.805 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_9/O
                         net (fo=1, routed)           0.021     3.826    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_9_n_0
    SLICE_X31Y144        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     4.001 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_6/CO[7]
                         net (fo=1, routed)           0.030     4.031    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_6_n_0
    SLICE_X31Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.171     4.202 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_20/O[7]
                         net (fo=9, routed)           0.311     4.512    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_20_n_8
    SLICE_X31Y140        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.138     4.650 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_21/O
                         net (fo=1, routed)           0.021     4.671    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_21_n_0
    SLICE_X31Y140        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     4.846 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_11/CO[7]
                         net (fo=1, routed)           0.030     4.876    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_11_n_0
    SLICE_X31Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     4.982 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_3/O[1]
                         net (fo=6, routed)           0.471     5.454    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_3_n_14
    SLICE_X33Y141        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     5.780 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2/O[5]
                         net (fo=6, routed)           0.526     6.306    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2_n_10
    SLICE_X34Y146        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.544 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_1/CO[7]
                         net (fo=1, routed)           0.030     6.574    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_1_n_0
    SLICE_X34Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     6.652 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___33_i_1/O[0]
                         net (fo=7, routed)           0.503     7.155    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___33_i_3_0[0]
    SLICE_X35Y143        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.187     7.342 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_13/O[2]
                         net (fo=6, routed)           0.385     7.727    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_13_n_13
    SLICE_X38Y140        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.056     7.783 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_222/O
                         net (fo=1, routed)           0.029     7.812    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_222_n_0
    SLICE_X38Y140        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[4])
                                                      0.238     8.050 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_133/O[4]
                         net (fo=1, routed)           0.187     8.237    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_133_n_11
    SLICE_X40Y140        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.225     8.462 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_127/O
                         net (fo=1, routed)           0.099     8.561    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_127_n_0
    SLICE_X40Y139        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.137     8.698 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_69/O
                         net (fo=1, routed)           0.051     8.749    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_69_n_0
    SLICE_X40Y139        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.056     8.805 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_38/O
                         net (fo=1, routed)           0.173     8.978    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22_8
    SLICE_X40Y134        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.134     9.112 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/gpio[1]_i_22/O
                         net (fo=2, routed)           0.243     9.355    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_raddr[28]
    SLICE_X40Y127        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.135     9.490 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22/O
                         net (fo=3, routed)           0.110     9.600    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22_n_0
    SLICE_X40Y126        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.058     9.658 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_7/O
                         net (fo=34, routed)          0.120     9.777    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_rdata2
    SLICE_X40Y125        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.057     9.834 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___19_i_3/O
                         net (fo=18, routed)          0.095     9.929    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_mem_read_ready0
    SLICE_X40Y125        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.083    10.012 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___16_i_2/O
                         net (fo=28, routed)          0.128    10.140    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___16_i_2_n_0
    SLICE_X40Y124        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.057    10.197 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___69_i_5/O
                         net (fo=19, routed)          0.169    10.366    Test_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_1/ibuf_1_do_revert
    SLICE_X40Y127        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.058    10.424 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_1/i___69_i_2/O
                         net (fo=13, routed)          0.311    10.735    Test_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_1/ibuf_1_valid[0]
    SLICE_X42Y128        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.152    10.887 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_1/i___131_i_1/O
                         net (fo=2, routed)           0.177    11.064    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[2]_i_24
    SLICE_X43Y130        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.189    11.253 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___65_i_1/O
                         net (fo=7, routed)           0.226    11.479    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[3]_rep_6
    SLICE_X42Y132        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.137    11.616 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[2]_i_32/O
                         net (fo=1, routed)           0.014    11.630    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/state_cnt[2]_i_6[0]
    SLICE_X42Y132        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.286    11.916 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/state_cnt_reg[2]_i_13/CO[7]
                         net (fo=4, routed)           0.186    12.103    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[2]_rep__0_8[0]
    SLICE_X42Y133        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.152    12.255 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[0]_i_11/O
                         net (fo=1, routed)           0.096    12.351    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[0]_i_11_n_0
    SLICE_X41Y132        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135    12.486 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[0]_i_6/O
                         net (fo=7, routed)           0.320    12.806    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[0]_i_6_n_0
    SLICE_X44Y132        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.138    12.944 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[0]_rep_i_1__4/O
                         net (fo=1, routed)           0.063    13.007    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt[0]_rep_i_1__4_n_0
    SLICE_X44Y132        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[0]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.782    12.998    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X44Y132        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[0]_rep__4/C
                         clock pessimism              0.243    13.241    
                         clock uncertainty           -0.160    13.081    
    SLICE_X44Y132        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044    13.125    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[0]_rep__4
  -------------------------------------------------------------------
                         required time                         13.125    
                         arrival time                         -13.007    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/COMPS_ctrl/COMPS_o_quant_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/al_ultra96v2_0/inst/soc/accelerator/obuf_1/buf_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.620ns  (logic 3.654ns (37.984%)  route 5.966ns (62.016%))
  Logic Levels:           26  (CARRY8=11 LUT1=1 LUT3=1 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.948ns (routing 1.584ns, distribution 1.364ns)
  Clock Net Delay (Destination): 2.663ns (routing 1.450ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.948     3.215    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/COMPS_ctrl/clk
    SLICE_X40Y197        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/COMPS_ctrl/COMPS_o_quant_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y197        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.328 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/COMPS_ctrl/COMPS_o_quant_sel_reg[1]/Q
                         net (fo=362, routed)         0.972     4.300    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/quant_mul_result_reg[19]_i_65_2[1]
    SLICE_X44Y229        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.083     4.383 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_246__1/O
                         net (fo=1, routed)           0.015     4.398    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_246__1_n_0
    SLICE_X44Y229        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.096     4.494 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data_reg[24]_i_170/O
                         net (fo=1, routed)           0.230     4.724    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data_reg[24]_i_170_n_0
    SLICE_X44Y226        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.224     4.948 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_93__1/O
                         net (fo=40, routed)          0.522     5.470    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_0[6]
    SLICE_X37Y225        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     5.696 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_294__0/O
                         net (fo=4, routed)           0.483     6.179    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_294__0_n_0
    SLICE_X33Y208        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.058     6.237 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_215__0/O
                         net (fo=10, routed)          0.231     6.467    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_215__0_n_0
    SLICE_X33Y204        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.058     6.525 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_292__0/O
                         net (fo=1, routed)           0.225     6.750    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_292__0_n_0
    SLICE_X32Y204        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     7.031 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data_reg[24]_i_213/CO[7]
                         net (fo=1, routed)           0.030     7.061    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data_reg[24]_i_213_n_0
    SLICE_X32Y205        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.126 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data_reg[24]_i_164__0/CO[7]
                         net (fo=1, routed)           0.030     7.156    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data_reg[24]_i_164__0_n_0
    SLICE_X32Y206        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.221 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data_reg[24]_i_162/CO[7]
                         net (fo=1, routed)           0.030     7.251    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data_reg[24]_i_162_n_0
    SLICE_X32Y207        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     7.329 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data_reg[24]_i_159/O[0]
                         net (fo=2, routed)           0.282     7.611    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/elw_unit/quant_unit_1/mask[25]
    SLICE_X33Y206        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.152     7.763 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_85/O
                         net (fo=1, routed)           0.011     7.774    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_85_n_0
    SLICE_X33Y206        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.240     8.014 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data_reg[24]_i_33/CO[7]
                         net (fo=2, routed)           0.297     8.311    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/elw_unit/quant_unit_1/quant_shift_result1
    SLICE_X35Y205        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.083     8.394 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_41__0/O
                         net (fo=1, routed)           0.017     8.411    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_41__0_n_0
    SLICE_X35Y205        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     8.692 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data_reg[24]_i_5__0/CO[7]
                         net (fo=1, routed)           0.030     8.722    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data_reg[24]_i_5__0_n_0
    SLICE_X35Y206        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     8.883 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data_reg[24]_i_103/O[5]
                         net (fo=4, routed)           0.372     9.255    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/elw_unit/quant_unit_1/quant_shift_result[13]
    SLICE_X36Y209        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.083     9.338 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_138__0/O
                         net (fo=1, routed)           0.011     9.349    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_138__0_n_0
    SLICE_X36Y209        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     9.581 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data_reg[24]_i_56__0/CO[7]
                         net (fo=1, routed)           0.062     9.643    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data_reg[24]_i_56__0_n_0
    SLICE_X36Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     9.708 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data_reg[24]_i_54/CO[7]
                         net (fo=1, routed)           0.030     9.738    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data_reg[24]_i_54_n_0
    SLICE_X36Y211        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     9.831 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data_reg[24]_i_52/O[2]
                         net (fo=3, routed)           0.332    10.163    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/elw_unit/quant_unit_1/quant_do0[27]
    SLICE_X37Y210        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.186    10.349 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_27__0/O
                         net (fo=1, routed)           0.029    10.378    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_27__0_n_0
    SLICE_X37Y210        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.246    10.624 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data_reg[24]_i_4/CO[7]
                         net (fo=8, routed)           0.451    11.075    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/elw_unit/act_func_unit_1/act_func_data2
    SLICE_X33Y204        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.056    11.131 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_2__0/O
                         net (fo=7, routed)           0.445    11.576    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/elw_unit/act_func_do_1[0]
    SLICE_X33Y179        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137    11.713 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[27]_i_3__0/O
                         net (fo=3, routed)           0.105    11.818    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[27]_i_3__0_n_0
    SLICE_X33Y178        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.152    11.970 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[31]_i_7__0/O
                         net (fo=3, routed)           0.223    12.193    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[31]_i_7__0_n_0
    SLICE_X32Y175        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.060    12.253 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[30]_i_2__0/O
                         net (fo=4, routed)           0.406    12.659    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[30]_i_2__0_n_0
    SLICE_X31Y163        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.080    12.739 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[14]_i_1__3/O
                         net (fo=1, routed)           0.096    12.835    Test_i/al_ultra96v2_0/inst/soc/accelerator/obuf_1/D[14]
    SLICE_X31Y163        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/obuf_1/buf_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.663    12.879    Test_i/al_ultra96v2_0/inst/soc/accelerator/obuf_1/clk
    SLICE_X31Y163        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/obuf_1/buf_data_reg[14]/C
                         clock pessimism              0.192    13.071    
                         clock uncertainty           -0.160    12.911    
    SLICE_X31Y163        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    12.954    Test_i/al_ultra96v2_0/inst/soc/accelerator/obuf_1/buf_data_reg[14]
  -------------------------------------------------------------------
                         required time                         12.954    
                         arrival time                         -12.835    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_29/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.336ns  (logic 3.385ns (36.258%)  route 5.951ns (63.742%))
  Logic Levels:           23  (CARRY8=9 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT6=8)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 13.075 - 10.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.923ns (routing 1.584ns, distribution 1.339ns)
  Clock Net Delay (Destination): 2.859ns (routing 1.450ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.923     3.190    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X30Y142        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y142        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.303 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[6]/Q
                         net (fo=15, routed)          0.365     3.668    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[15]_0[6]
    SLICE_X31Y144        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.137     3.805 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_9/O
                         net (fo=1, routed)           0.021     3.826    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_9_n_0
    SLICE_X31Y144        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     4.001 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_6/CO[7]
                         net (fo=1, routed)           0.030     4.031    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_6_n_0
    SLICE_X31Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.171     4.202 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_20/O[7]
                         net (fo=9, routed)           0.311     4.512    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_20_n_8
    SLICE_X31Y140        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.138     4.650 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_21/O
                         net (fo=1, routed)           0.021     4.671    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_21_n_0
    SLICE_X31Y140        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     4.846 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_11/CO[7]
                         net (fo=1, routed)           0.030     4.876    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_11_n_0
    SLICE_X31Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     4.982 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_3/O[1]
                         net (fo=6, routed)           0.471     5.454    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_3_n_14
    SLICE_X33Y141        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     5.780 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2/O[5]
                         net (fo=6, routed)           0.526     6.306    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2_n_10
    SLICE_X34Y146        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.544 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_1/CO[7]
                         net (fo=1, routed)           0.030     6.574    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_1_n_0
    SLICE_X34Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     6.652 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___33_i_1/O[0]
                         net (fo=7, routed)           0.503     7.155    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___33_i_3_0[0]
    SLICE_X35Y143        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.187     7.342 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_13/O[2]
                         net (fo=6, routed)           0.385     7.727    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_13_n_13
    SLICE_X38Y140        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.056     7.783 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_222/O
                         net (fo=1, routed)           0.029     7.812    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_222_n_0
    SLICE_X38Y140        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[4])
                                                      0.238     8.050 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_133/O[4]
                         net (fo=1, routed)           0.187     8.237    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_133_n_11
    SLICE_X40Y140        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.225     8.462 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_127/O
                         net (fo=1, routed)           0.099     8.561    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_127_n_0
    SLICE_X40Y139        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.137     8.698 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_69/O
                         net (fo=1, routed)           0.051     8.749    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_69_n_0
    SLICE_X40Y139        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.056     8.805 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_38/O
                         net (fo=1, routed)           0.173     8.978    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22_8
    SLICE_X40Y134        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.134     9.112 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/gpio[1]_i_22/O
                         net (fo=2, routed)           0.243     9.355    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_raddr[28]
    SLICE_X40Y127        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.135     9.490 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22/O
                         net (fo=3, routed)           0.110     9.600    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22_n_0
    SLICE_X40Y126        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.058     9.658 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_7/O
                         net (fo=34, routed)          0.120     9.777    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_rdata2
    SLICE_X40Y125        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.057     9.834 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___19_i_3/O
                         net (fo=18, routed)          0.095     9.929    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_mem_read_ready0
    SLICE_X40Y125        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.083    10.012 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___16_i_2/O
                         net (fo=28, routed)          0.077    10.089    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___16_i_2_n_0
    SLICE_X40Y125        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.056    10.145 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_8/O
                         net (fo=55, routed)          0.247    10.392    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_renb
    SLICE_X42Y126        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082    10.474 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/memory_reg_bram_56_i_3/O
                         net (fo=79, routed)          1.021    11.494    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/state_reg_3
    SLICE_X41Y206        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.224    11.718 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/memory_reg_bram_29_i_2/O
                         net (fo=1, routed)           0.807    12.526    Test_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_29_0
    RAMB36_X2Y41         RAMB36E2                                     r  Test_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_29/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.859    13.075    Test_i/al_ultra96v2_0/inst/soc/imem/clk
    RAMB36_X2Y41         RAMB36E2                                     r  Test_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_29/CLKBWRCLK
                         clock pessimism              0.192    13.267    
                         clock uncertainty           -0.160    13.107    
    RAMB36_X2Y41         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462    12.645    Test_i/al_ultra96v2_0/inst/soc/imem/memory_reg_bram_29
  -------------------------------------------------------------------
                         required time                         12.645    
                         arrival time                         -12.526    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/al_ultra96v2_0/inst/soc/dmem/mem_reg_1_bram_1/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.253ns  (logic 3.343ns (36.127%)  route 5.910ns (63.873%))
  Logic Levels:           24  (CARRY8=9 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.006ns = ( 13.006 - 10.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.923ns (routing 1.584ns, distribution 1.339ns)
  Clock Net Delay (Destination): 2.790ns (routing 1.450ns, distribution 1.340ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.923     3.190    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/clk
    SLICE_X30Y142        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y142        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.303 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[6]/Q
                         net (fo=15, routed)          0.365     3.668    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[15]_0[6]
    SLICE_X31Y144        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.137     3.805 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_9/O
                         net (fo=1, routed)           0.021     3.826    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_9_n_0
    SLICE_X31Y144        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     4.001 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_6/CO[7]
                         net (fo=1, routed)           0.030     4.031    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___62_i_6_n_0
    SLICE_X31Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.171     4.202 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_20/O[7]
                         net (fo=9, routed)           0.311     4.512    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_20_n_8
    SLICE_X31Y140        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.138     4.650 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_21/O
                         net (fo=1, routed)           0.021     4.671    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_21_n_0
    SLICE_X31Y140        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     4.846 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_11/CO[7]
                         net (fo=1, routed)           0.030     4.876    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___47_i_11_n_0
    SLICE_X31Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     4.982 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_3/O[1]
                         net (fo=6, routed)           0.471     5.454    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_3_n_14
    SLICE_X33Y141        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     5.780 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2/O[5]
                         net (fo=6, routed)           0.526     6.306    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_2_n_10
    SLICE_X34Y146        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.544 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_1/CO[7]
                         net (fo=1, routed)           0.030     6.574    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___40_i_1_n_0
    SLICE_X34Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     6.652 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___33_i_1/O[0]
                         net (fo=7, routed)           0.503     7.155    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___33_i_3_0[0]
    SLICE_X35Y143        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.187     7.342 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_13/O[2]
                         net (fo=6, routed)           0.385     7.727    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i_addr_0_0_reg[31]_i_13_n_13
    SLICE_X38Y140        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.056     7.783 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_222/O
                         net (fo=1, routed)           0.029     7.812    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_222_n_0
    SLICE_X38Y140        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[4])
                                                      0.238     8.050 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_133/O[4]
                         net (fo=1, routed)           0.187     8.237    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_133_n_11
    SLICE_X40Y140        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.225     8.462 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_127/O
                         net (fo=1, routed)           0.099     8.561    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_127_n_0
    SLICE_X40Y139        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.137     8.698 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_69/O
                         net (fo=1, routed)           0.051     8.749    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_69_n_0
    SLICE_X40Y139        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.056     8.805 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/gpio[1]_i_38/O
                         net (fo=1, routed)           0.173     8.978    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22_8
    SLICE_X40Y134        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.134     9.112 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/gpio[1]_i_22/O
                         net (fo=2, routed)           0.243     9.355    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_raddr[28]
    SLICE_X40Y127        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.135     9.490 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22/O
                         net (fo=3, routed)           0.110     9.600    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_22_n_0
    SLICE_X40Y126        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.058     9.658 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ifm_waddr[21]_INST_0_i_7/O
                         net (fo=34, routed)          0.120     9.777    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_rdata2
    SLICE_X40Y125        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.057     9.834 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/i___19_i_3/O
                         net (fo=18, routed)          0.095     9.929    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/al_accel_mem_read_ready0
    SLICE_X40Y125        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.083    10.012 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___16_i_2/O
                         net (fo=28, routed)          0.077    10.089    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/i___16_i_2_n_0
    SLICE_X40Y125        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.056    10.145 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/ifm_waddr[21]_INST_0_i_8/O
                         net (fo=55, routed)          0.078    10.223    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/al_accel_renb
    SLICE_X40Y125        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.056    10.279 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/mem_reg_0_bram_0_i_40/O
                         net (fo=38, routed)          0.348    10.627    Test_i/al_ultra96v2_0/inst/soc/cpu/al_accel_dmem_renb
    SLICE_X41Y120        LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.058    10.685 f  Test_i/al_ultra96v2_0/inst/soc/cpu/mem_reg_0_bram_0_i_43/O
                         net (fo=15, routed)          0.428    11.114    Test_i/al_ultra96v2_0/inst/soc/cpu/ram_raddr[16]
    SLICE_X42Y91         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.150    11.264 r  Test_i/al_ultra96v2_0/inst/soc/cpu/mem_reg_0_bram_1_i_4/O
                         net (fo=4, routed)           1.180    12.443    Test_i/al_ultra96v2_0/inst/soc/dmem/mem_reg_0_bram_1_2
    RAMB36_X1Y9          RAMB36E2                                     r  Test_i/al_ultra96v2_0/inst/soc/dmem/mem_reg_1_bram_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.790    13.006    Test_i/al_ultra96v2_0/inst/soc/dmem/clk
    RAMB36_X1Y9          RAMB36E2                                     r  Test_i/al_ultra96v2_0/inst/soc/dmem/mem_reg_1_bram_1/CLKBWRCLK
                         clock pessimism              0.185    13.191    
                         clock uncertainty           -0.160    13.031    
    RAMB36_X1Y9          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462    12.569    Test_i/al_ultra96v2_0/inst/soc/dmem/mem_reg_1_bram_1
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                         -12.443    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/COMPS_ctrl/COMPS_o_quant_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/al_ultra96v2_0/inst/soc/accelerator/obuf_1/buf_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.604ns  (logic 3.674ns (38.255%)  route 5.930ns (61.745%))
  Logic Levels:           26  (CARRY8=11 LUT1=1 LUT3=1 LUT5=6 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.948ns (routing 1.584ns, distribution 1.364ns)
  Clock Net Delay (Destination): 2.658ns (routing 1.450ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.948     3.215    Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/COMPS_ctrl/clk
    SLICE_X40Y197        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/COMPS_ctrl/COMPS_o_quant_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y197        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.328 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/COMPS_ctrl/COMPS_o_quant_sel_reg[1]/Q
                         net (fo=362, routed)         0.972     4.300    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/quant_mul_result_reg[19]_i_65_2[1]
    SLICE_X44Y229        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.083     4.383 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_246__1/O
                         net (fo=1, routed)           0.015     4.398    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_246__1_n_0
    SLICE_X44Y229        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.096     4.494 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data_reg[24]_i_170/O
                         net (fo=1, routed)           0.230     4.724    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data_reg[24]_i_170_n_0
    SLICE_X44Y226        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.224     4.948 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_93__1/O
                         net (fo=40, routed)          0.522     5.470    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_0[6]
    SLICE_X37Y225        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     5.696 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_294__0/O
                         net (fo=4, routed)           0.483     6.179    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_294__0_n_0
    SLICE_X33Y208        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.058     6.237 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_215__0/O
                         net (fo=10, routed)          0.231     6.467    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_215__0_n_0
    SLICE_X33Y204        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.058     6.525 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_292__0/O
                         net (fo=1, routed)           0.225     6.750    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_292__0_n_0
    SLICE_X32Y204        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     7.031 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data_reg[24]_i_213/CO[7]
                         net (fo=1, routed)           0.030     7.061    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data_reg[24]_i_213_n_0
    SLICE_X32Y205        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.126 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data_reg[24]_i_164__0/CO[7]
                         net (fo=1, routed)           0.030     7.156    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data_reg[24]_i_164__0_n_0
    SLICE_X32Y206        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.221 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data_reg[24]_i_162/CO[7]
                         net (fo=1, routed)           0.030     7.251    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data_reg[24]_i_162_n_0
    SLICE_X32Y207        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     7.329 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data_reg[24]_i_159/O[0]
                         net (fo=2, routed)           0.282     7.611    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/elw_unit/quant_unit_1/mask[25]
    SLICE_X33Y206        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.152     7.763 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_85/O
                         net (fo=1, routed)           0.011     7.774    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_85_n_0
    SLICE_X33Y206        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.240     8.014 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data_reg[24]_i_33/CO[7]
                         net (fo=2, routed)           0.297     8.311    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/elw_unit/quant_unit_1/quant_shift_result1
    SLICE_X35Y205        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.083     8.394 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_41__0/O
                         net (fo=1, routed)           0.017     8.411    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_41__0_n_0
    SLICE_X35Y205        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     8.692 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data_reg[24]_i_5__0/CO[7]
                         net (fo=1, routed)           0.030     8.722    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data_reg[24]_i_5__0_n_0
    SLICE_X35Y206        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     8.883 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data_reg[24]_i_103/O[5]
                         net (fo=4, routed)           0.372     9.255    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/elw_unit/quant_unit_1/quant_shift_result[13]
    SLICE_X36Y209        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.083     9.338 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_138__0/O
                         net (fo=1, routed)           0.011     9.349    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_138__0_n_0
    SLICE_X36Y209        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     9.581 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data_reg[24]_i_56__0/CO[7]
                         net (fo=1, routed)           0.062     9.643    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data_reg[24]_i_56__0_n_0
    SLICE_X36Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     9.708 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data_reg[24]_i_54/CO[7]
                         net (fo=1, routed)           0.030     9.738    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data_reg[24]_i_54_n_0
    SLICE_X36Y211        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     9.831 f  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data_reg[24]_i_52/O[2]
                         net (fo=3, routed)           0.332    10.163    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/elw_unit/quant_unit_1/quant_do0[27]
    SLICE_X37Y210        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.186    10.349 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_27__0/O
                         net (fo=1, routed)           0.029    10.378    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_27__0_n_0
    SLICE_X37Y210        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.246    10.624 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data_reg[24]_i_4/CO[7]
                         net (fo=8, routed)           0.451    11.075    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/elw_unit/act_func_unit_1/act_func_data2
    SLICE_X33Y204        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.056    11.131 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_2__0/O
                         net (fo=7, routed)           0.445    11.576    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/elw_unit/act_func_do_1[0]
    SLICE_X33Y179        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137    11.713 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[27]_i_3__0/O
                         net (fo=3, routed)           0.105    11.818    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[27]_i_3__0_n_0
    SLICE_X33Y178        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.152    11.970 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[31]_i_7__0/O
                         net (fo=3, routed)           0.215    12.185    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[31]_i_7__0_n_0
    SLICE_X32Y175        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.080    12.265 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[29]_i_2__0/O
                         net (fo=4, routed)           0.378    12.643    Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[29]_i_2__0_n_0
    SLICE_X31Y164        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.080    12.723 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[13]_i_1__3/O
                         net (fo=1, routed)           0.096    12.819    Test_i/al_ultra96v2_0/inst/soc/accelerator/obuf_1/D[13]
    SLICE_X31Y164        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/obuf_1/buf_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.658    12.874    Test_i/al_ultra96v2_0/inst/soc/accelerator/obuf_1/clk
    SLICE_X31Y164        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/obuf_1/buf_data_reg[13]/C
                         clock pessimism              0.192    13.066    
                         clock uncertainty           -0.160    12.906    
    SLICE_X31Y164        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    12.949    Test_i/al_ultra96v2_0/inst/soc/accelerator/obuf_1/buf_data_reg[13]
  -------------------------------------------------------------------
                         required time                         12.949    
                         arrival time                         -12.819    
  -------------------------------------------------------------------
                         slack                                  0.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 Test_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.113ns (53.302%)  route 0.099ns (46.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.791ns (routing 1.450ns, distribution 1.341ns)
  Clock Net Delay (Destination): 3.078ns (routing 1.584ns, distribution 1.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.791     3.007    Test_i/axi_gpio_4/U0/s_axi_aclk
    SLICE_X12Y95         FDRE                                         r  Test_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.113     3.120 r  Test_i/axi_gpio_4/U0/ip2bus_data_i_D1_reg[31]/Q
                         net (fo=1, routed)           0.099     3.219    Test_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[0]
    SLICE_X11Y95         FDRE                                         r  Test_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       3.078     3.345    Test_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X11Y95         FDRE                                         r  Test_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.240     3.104    
    SLICE_X11Y95         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.102     3.206    Test_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.206    
                         arrival time                           3.219    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.115ns (47.521%)  route 0.127ns (52.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.824ns (routing 1.450ns, distribution 1.374ns)
  Clock Net Delay (Destination): 3.140ns (routing 1.584ns, distribution 1.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.824     3.040    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X4Y88          FDRE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.155 r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]/Q
                         net (fo=1, routed)           0.127     3.282    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[20]
    SLICE_X5Y88          FDRE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       3.140     3.407    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X5Y88          FDRE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/C
                         clock pessimism             -0.240     3.167    
    SLICE_X5Y88          FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     3.270    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.270    
                         arrival time                           3.282    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 Test_i/axi_gpio_5/U0/ip2bus_data_i_D1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.112ns (44.980%)  route 0.137ns (55.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.380ns
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.790ns (routing 1.450ns, distribution 1.340ns)
  Clock Net Delay (Destination): 3.113ns (routing 1.584ns, distribution 1.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.790     3.006    Test_i/axi_gpio_5/U0/s_axi_aclk
    SLICE_X17Y108        FDRE                                         r  Test_i/axi_gpio_5/U0/ip2bus_data_i_D1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y108        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     3.118 r  Test_i/axi_gpio_5/U0/ip2bus_data_i_D1_reg[21]/Q
                         net (fo=1, routed)           0.137     3.255    Test_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[10]
    SLICE_X15Y106        FDRE                                         r  Test_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       3.113     3.380    Test_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y106        FDRE                                         r  Test_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/C
                         clock pessimism             -0.240     3.139    
    SLICE_X15Y106        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     3.241    Test_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.241    
                         arrival time                           3.255    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/wreg_0_2/wdata_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lpureg_2/ldata_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.113ns (35.987%)  route 0.201ns (64.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.275ns
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Net Delay (Source):      2.631ns (routing 1.450ns, distribution 1.181ns)
  Clock Net Delay (Destination): 3.008ns (routing 1.584ns, distribution 1.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.631     2.847    Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/wreg_0_2/clk
    SLICE_X40Y46         FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/wreg_0_2/wdata_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.113     2.960 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/wreg_0_2/wdata_1_reg[5]/Q
                         net (fo=1, routed)           0.201     3.161    Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lpureg_2/ldata_1_reg[7]_0[5]
    SLICE_X42Y48         FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lpureg_2/ldata_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       3.008     3.275    Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lpureg_2/clk
    SLICE_X42Y48         FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lpureg_2/ldata_1_reg[5]/C
                         clock pessimism             -0.233     3.041    
    SLICE_X42Y48         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.103     3.144    Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lpureg_2/ldata_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.144    
                         arrival time                           3.161    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/wreg_0_1/wdata_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lpureg_1/ldata_2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.112ns (52.830%)  route 0.100ns (47.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.269ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      2.720ns (routing 1.450ns, distribution 1.270ns)
  Clock Net Delay (Destination): 3.002ns (routing 1.584ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.720     2.936    Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/wreg_0_1/clk
    SLICE_X43Y69         FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/wreg_0_1/wdata_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     3.048 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/wreg_0_1/wdata_2_reg[5]/Q
                         net (fo=1, routed)           0.100     3.148    Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lpureg_1/ldata_2_reg[7]_0[5]
    SLICE_X42Y69         FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lpureg_1/ldata_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       3.002     3.269    Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lpureg_1/clk
    SLICE_X42Y69         FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lpureg_1/ldata_2_reg[5]/C
                         clock pessimism             -0.241     3.028    
    SLICE_X42Y69         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     3.131    Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lpureg_1/ldata_2_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.131    
                         arrival time                           3.148    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 Test_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_OE_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[12].reg2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.145ns (57.742%)  route 0.106ns (42.258%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.365ns
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.775ns (routing 1.450ns, distribution 1.325ns)
  Clock Net Delay (Destination): 3.098ns (routing 1.584ns, distribution 1.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.775     2.991    Test_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y92         FDSE                                         r  Test_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_OE_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y92         FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     3.103 r  Test_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_OE_reg[12]/Q
                         net (fo=2, routed)           0.081     3.184    Test_i/axi_gpio_1/U0/gpio_core_1/gpio_io_t[19]
    SLICE_X16Y92         LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.033     3.217 r  Test_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[12].reg2[12]_i_1/O
                         net (fo=1, routed)           0.025     3.242    Test_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[12].reg2[12]_i_1_n_0
    SLICE_X16Y92         FDRE                                         r  Test_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[12].reg2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       3.098     3.365    Test_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y92         FDRE                                         r  Test_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[12].reg2_reg[12]/C
                         clock pessimism             -0.240     3.124    
    SLICE_X16Y92         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     3.225    Test_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[12].reg2_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.225    
                         arrival time                           3.242    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.115ns (47.541%)  route 0.127ns (52.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      2.880ns (routing 1.450ns, distribution 1.430ns)
  Clock Net Delay (Destination): 3.195ns (routing 1.584ns, distribution 1.611ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.880     3.096    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y126         FDCE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.115     3.211 r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=6, routed)           0.127     3.338    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus1[1]
    SLICE_X4Y126         FDCE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       3.195     3.462    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y126         FDCE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.244     3.219    
    SLICE_X4Y126         FDCE (Hold_AFF2_SLICEM_C_D)
                                                      0.102     3.321    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.321    
                         arrival time                           3.338    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.111ns (52.358%)  route 0.101ns (47.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.379ns
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.831ns (routing 1.450ns, distribution 1.381ns)
  Clock Net Delay (Destination): 3.112ns (routing 1.584ns, distribution 1.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.831     3.047    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X1Y83          FDRE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     3.158 r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/Q
                         net (fo=1, routed)           0.101     3.259    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[3]
    SLICE_X0Y83          FDRE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       3.112     3.379    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X0Y83          FDRE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
                         clock pessimism             -0.240     3.139    
    SLICE_X0Y83          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     3.241    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.241    
                         arrival time                           3.259    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 Test_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[13].reg2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.148ns (58.241%)  route 0.106ns (41.759%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.773ns (routing 1.450ns, distribution 1.323ns)
  Clock Net Delay (Destination): 3.097ns (routing 1.584ns, distribution 1.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.773     2.989    Test_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y100        FDSE                                         r  Test_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.104 r  Test_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[13]/Q
                         net (fo=2, routed)           0.077     3.181    Test_i/axi_gpio_2/U0/gpio_core_1/gpio_io_t[18]
    SLICE_X19Y100        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.033     3.214 r  Test_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[13].reg2[13]_i_1/O
                         net (fo=1, routed)           0.029     3.243    Test_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[13].reg2[13]_i_1_n_0
    SLICE_X19Y100        FDRE                                         r  Test_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[13].reg2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       3.097     3.364    Test_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y100        FDRE                                         r  Test_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[13].reg2_reg[13]/C
                         clock pessimism             -0.240     3.123    
    SLICE_X19Y100        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     3.224    Test_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[13].reg2_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.224    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 Test_i/al_ultra96v2_0/inst/soc/accelerator/bpbuf_2/buf_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/al_ultra96v2_0/inst/soc/accelerator/acc_matrix/acc_matrix_bps_2_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.112ns (45.528%)  route 0.134ns (54.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.200ns
    Source Clock Delay      (SCD):    2.840ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      2.624ns (routing 1.450ns, distribution 1.174ns)
  Clock Net Delay (Destination): 2.933ns (routing 1.584ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.624     2.840    Test_i/al_ultra96v2_0/inst/soc/accelerator/bpbuf_2/clk
    SLICE_X31Y118        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/bpbuf_2/buf_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     2.952 r  Test_i/al_ultra96v2_0/inst/soc/accelerator/bpbuf_2/buf_data_reg[27]/Q
                         net (fo=1, routed)           0.134     3.086    Test_i/al_ultra96v2_0/inst/soc/accelerator/acc_matrix/acc_matrix_bps_2_reg_reg[31]_1[27]
    SLICE_X30Y118        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/acc_matrix/acc_matrix_bps_2_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.933     3.200    Test_i/al_ultra96v2_0/inst/soc/accelerator/acc_matrix/clk
    SLICE_X30Y118        FDRE                                         r  Test_i/al_ultra96v2_0/inst/soc/accelerator/acc_matrix/acc_matrix_bps_2_reg_reg[27]/C
                         clock pessimism             -0.236     2.964    
    SLICE_X30Y118        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     3.067    Test_i/al_ultra96v2_0/inst/soc/accelerator/acc_matrix/acc_matrix_bps_2_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.067    
                         arrival time                           3.086    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0       Test_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0       Test_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y13   Test_i/al_ultra96v2_0/inst/soc/dmem/mem_reg_0_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y14   Test_i/al_ultra96v2_0/inst/soc/dmem/mem_reg_0_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y15   Test_i/al_ultra96v2_0/inst/soc/dmem/mem_reg_0_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y16   Test_i/al_ultra96v2_0/inst/soc/dmem/mem_reg_0_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y17   Test_i/al_ultra96v2_0/inst/soc/dmem/mem_reg_0_bram_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y18   Test_i/al_ultra96v2_0/inst/soc/dmem/mem_reg_0_bram_5/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y19   Test_i/al_ultra96v2_0/inst/soc/dmem/mem_reg_0_bram_6/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y20   Test_i/al_ultra96v2_0/inst/soc/dmem/mem_reg_0_bram_7/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       Test_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       Test_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       Test_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       Test_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y107  Test_i/DataBufferAxi_0/inst/data_storage_reg_r2_0_63_0_6/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y107  Test_i/DataBufferAxi_0/inst/data_storage_reg_r2_0_63_0_6/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y107  Test_i/DataBufferAxi_0/inst/data_storage_reg_r2_0_63_0_6/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y107  Test_i/DataBufferAxi_0/inst/data_storage_reg_r2_0_63_0_6/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y107  Test_i/DataBufferAxi_0/inst/data_storage_reg_r2_0_63_0_6/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y107  Test_i/DataBufferAxi_0/inst/data_storage_reg_r2_0_63_0_6/RAMC/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       Test_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       Test_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       Test_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       Test_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y107  Test_i/DataBufferAxi_0/inst/data_storage_reg_r2_0_63_0_6/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y107  Test_i/DataBufferAxi_0/inst/data_storage_reg_r2_0_63_0_6/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y107  Test_i/DataBufferAxi_0/inst/data_storage_reg_r2_0_63_0_6/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y107  Test_i/DataBufferAxi_0/inst/data_storage_reg_r2_0_63_0_6/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y107  Test_i/DataBufferAxi_0/inst/data_storage_reg_r2_0_63_0_6/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y107  Test_i/DataBufferAxi_0/inst/data_storage_reg_r2_0_63_0_6/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.410ns  (required time - arrival time)
  Source:                 Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.270ns (22.192%)  route 0.947ns (77.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 13.044 - 10.000 ) 
    Source Clock Delay      (SCD):    3.405ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.138ns (routing 1.584ns, distribution 1.554ns)
  Clock Net Delay (Destination): 2.828ns (routing 1.450ns, distribution 1.378ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       3.138     3.405    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y100         FDPE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     3.523 f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.197     3.720    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y100         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.152     3.872 f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.750     4.621    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X6Y103         FDPE                                         f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.828    13.044    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y103         FDPE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.240    13.284    
                         clock uncertainty           -0.160    13.124    
    SLICE_X6Y103         FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.093    13.031    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.031    
                         arrival time                          -4.621    
  -------------------------------------------------------------------
                         slack                                  8.410    

Slack (MET) :             8.410ns  (required time - arrival time)
  Source:                 Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.270ns (22.192%)  route 0.947ns (77.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 13.044 - 10.000 ) 
    Source Clock Delay      (SCD):    3.405ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.138ns (routing 1.584ns, distribution 1.554ns)
  Clock Net Delay (Destination): 2.828ns (routing 1.450ns, distribution 1.378ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       3.138     3.405    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y100         FDPE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     3.523 f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.197     3.720    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y100         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.152     3.872 f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.750     4.621    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X6Y103         FDCE                                         f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.828    13.044    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y103         FDCE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.240    13.284    
                         clock uncertainty           -0.160    13.124    
    SLICE_X6Y103         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093    13.031    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.031    
                         arrival time                          -4.621    
  -------------------------------------------------------------------
                         slack                                  8.410    

Slack (MET) :             8.410ns  (required time - arrival time)
  Source:                 Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.270ns (22.192%)  route 0.947ns (77.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 13.044 - 10.000 ) 
    Source Clock Delay      (SCD):    3.405ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.138ns (routing 1.584ns, distribution 1.554ns)
  Clock Net Delay (Destination): 2.828ns (routing 1.450ns, distribution 1.378ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       3.138     3.405    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y100         FDPE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     3.523 f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.197     3.720    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y100         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.152     3.872 f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.750     4.621    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X6Y103         FDCE                                         f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.828    13.044    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y103         FDCE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.240    13.284    
                         clock uncertainty           -0.160    13.124    
    SLICE_X6Y103         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.093    13.031    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.031    
                         arrival time                          -4.621    
  -------------------------------------------------------------------
                         slack                                  8.410    

Slack (MET) :             8.410ns  (required time - arrival time)
  Source:                 Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.270ns (22.192%)  route 0.947ns (77.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 13.044 - 10.000 ) 
    Source Clock Delay      (SCD):    3.405ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.138ns (routing 1.584ns, distribution 1.554ns)
  Clock Net Delay (Destination): 2.828ns (routing 1.450ns, distribution 1.378ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       3.138     3.405    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y100         FDPE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     3.523 f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.197     3.720    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y100         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.152     3.872 f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.750     4.621    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X6Y103         FDCE                                         f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.828    13.044    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y103         FDCE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.240    13.284    
                         clock uncertainty           -0.160    13.124    
    SLICE_X6Y103         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.093    13.031    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.031    
                         arrival time                          -4.621    
  -------------------------------------------------------------------
                         slack                                  8.410    

Slack (MET) :             8.410ns  (required time - arrival time)
  Source:                 Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.270ns (22.192%)  route 0.947ns (77.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 13.044 - 10.000 ) 
    Source Clock Delay      (SCD):    3.405ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.138ns (routing 1.584ns, distribution 1.554ns)
  Clock Net Delay (Destination): 2.828ns (routing 1.450ns, distribution 1.378ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       3.138     3.405    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y100         FDPE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     3.523 f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.197     3.720    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y100         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.152     3.872 f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.750     4.621    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X6Y103         FDCE                                         f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.828    13.044    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y103         FDCE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.240    13.284    
                         clock uncertainty           -0.160    13.124    
    SLICE_X6Y103         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.093    13.031    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.031    
                         arrival time                          -4.621    
  -------------------------------------------------------------------
                         slack                                  8.410    

Slack (MET) :             8.413ns  (required time - arrival time)
  Source:                 Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.270ns (22.192%)  route 0.947ns (77.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 13.047 - 10.000 ) 
    Source Clock Delay      (SCD):    3.405ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.138ns (routing 1.584ns, distribution 1.554ns)
  Clock Net Delay (Destination): 2.831ns (routing 1.450ns, distribution 1.381ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       3.138     3.405    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y100         FDPE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     3.523 f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.197     3.720    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y100         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.152     3.872 f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.750     4.621    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X6Y103         FDCE                                         f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.831    13.047    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y103         FDCE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.240    13.287    
                         clock uncertainty           -0.160    13.127    
    SLICE_X6Y103         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.093    13.034    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.034    
                         arrival time                          -4.621    
  -------------------------------------------------------------------
                         slack                                  8.413    

Slack (MET) :             8.413ns  (required time - arrival time)
  Source:                 Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.270ns (22.192%)  route 0.947ns (77.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 13.047 - 10.000 ) 
    Source Clock Delay      (SCD):    3.405ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.138ns (routing 1.584ns, distribution 1.554ns)
  Clock Net Delay (Destination): 2.831ns (routing 1.450ns, distribution 1.381ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       3.138     3.405    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y100         FDPE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     3.523 f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.197     3.720    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y100         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.152     3.872 f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.750     4.621    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X6Y103         FDCE                                         f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.831    13.047    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y103         FDCE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.240    13.287    
                         clock uncertainty           -0.160    13.127    
    SLICE_X6Y103         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.093    13.034    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         13.034    
                         arrival time                          -4.621    
  -------------------------------------------------------------------
                         slack                                  8.413    

Slack (MET) :             8.413ns  (required time - arrival time)
  Source:                 Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.270ns (22.192%)  route 0.947ns (77.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 13.047 - 10.000 ) 
    Source Clock Delay      (SCD):    3.405ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.138ns (routing 1.584ns, distribution 1.554ns)
  Clock Net Delay (Destination): 2.831ns (routing 1.450ns, distribution 1.381ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       3.138     3.405    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y100         FDPE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     3.523 f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.197     3.720    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y100         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.152     3.872 f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.750     4.621    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X6Y103         FDCE                                         f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.831    13.047    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y103         FDCE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.240    13.287    
                         clock uncertainty           -0.160    13.127    
    SLICE_X6Y103         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.093    13.034    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.034    
                         arrival time                          -4.621    
  -------------------------------------------------------------------
                         slack                                  8.413    

Slack (MET) :             8.413ns  (required time - arrival time)
  Source:                 Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.270ns (22.192%)  route 0.947ns (77.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 13.047 - 10.000 ) 
    Source Clock Delay      (SCD):    3.405ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.138ns (routing 1.584ns, distribution 1.554ns)
  Clock Net Delay (Destination): 2.831ns (routing 1.450ns, distribution 1.381ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       3.138     3.405    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y100         FDPE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     3.523 f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.197     3.720    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y100         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.152     3.872 f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.750     4.621    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X6Y103         FDCE                                         f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.831    13.047    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y103         FDCE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.240    13.287    
                         clock uncertainty           -0.160    13.127    
    SLICE_X6Y103         FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.093    13.034    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         13.034    
                         arrival time                          -4.621    
  -------------------------------------------------------------------
                         slack                                  8.413    

Slack (MET) :             8.413ns  (required time - arrival time)
  Source:                 Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.270ns (22.192%)  route 0.947ns (77.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 13.047 - 10.000 ) 
    Source Clock Delay      (SCD):    3.405ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.138ns (routing 1.584ns, distribution 1.554ns)
  Clock Net Delay (Destination): 2.831ns (routing 1.450ns, distribution 1.381ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       3.138     3.405    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y100         FDPE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     3.523 f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.197     3.720    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y100         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.152     3.872 f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.750     4.621    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X6Y103         FDCE                                         f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.831    13.047    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y103         FDCE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.240    13.287    
                         clock uncertainty           -0.160    13.127    
    SLICE_X6Y103         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.093    13.034    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         13.034    
                         arrival time                          -4.621    
  -------------------------------------------------------------------
                         slack                                  8.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.119ns (48.714%)  route 0.125ns (51.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.712ns (routing 0.886ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.971ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.712     1.863    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y85          FDRE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.945 f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.973    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y85          LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     2.010 f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.097     2.107    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X1Y85          FDPE                                         f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.876     2.063    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y85          FDPE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.149     1.914    
    SLICE_X1Y85          FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.018     1.896    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.119ns (48.714%)  route 0.125ns (51.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.712ns (routing 0.886ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.971ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.712     1.863    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y85          FDRE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.945 f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.973    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y85          LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     2.010 f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.097     2.107    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X1Y85          FDCE                                         f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.876     2.063    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y85          FDCE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.149     1.914    
    SLICE_X1Y85          FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.018     1.896    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.119ns (48.714%)  route 0.125ns (51.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.712ns (routing 0.886ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.971ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.712     1.863    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y85          FDRE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.945 f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.973    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y85          LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     2.010 f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.097     2.107    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X1Y85          FDCE                                         f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.876     2.063    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y85          FDCE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.149     1.914    
    SLICE_X1Y85          FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.018     1.896    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.119ns (48.714%)  route 0.125ns (51.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.712ns (routing 0.886ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.971ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.712     1.863    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y85          FDRE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.945 f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.973    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y85          LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     2.010 f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.097     2.107    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X1Y85          FDCE                                         f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.876     2.063    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y85          FDCE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.149     1.914    
    SLICE_X1Y85          FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.018     1.896    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.119ns (48.914%)  route 0.124ns (51.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.712ns (routing 0.886ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.875ns (routing 0.971ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.712     1.863    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y85          FDRE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.945 f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.973    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y85          LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     2.010 f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.096     2.106    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X1Y85          FDPE                                         f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.875     2.062    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y85          FDPE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.149     1.913    
    SLICE_X1Y85          FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.018     1.895    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.119ns (48.914%)  route 0.124ns (51.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.712ns (routing 0.886ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.875ns (routing 0.971ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.712     1.863    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y85          FDRE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.945 f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.973    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y85          LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     2.010 f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.096     2.106    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X1Y85          FDPE                                         f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.875     2.062    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y85          FDPE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.149     1.913    
    SLICE_X1Y85          FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.018     1.895    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.119ns (48.914%)  route 0.124ns (51.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.712ns (routing 0.886ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.875ns (routing 0.971ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.712     1.863    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y85          FDRE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.945 f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.973    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y85          LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     2.010 f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.096     2.106    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X1Y85          FDPE                                         f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.875     2.062    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y85          FDPE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.149     1.913    
    SLICE_X1Y85          FDPE (Remov_FFF_SLICEM_C_PRE)
                                                     -0.018     1.895    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.119ns (48.914%)  route 0.124ns (51.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.712ns (routing 0.886ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.875ns (routing 0.971ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.712     1.863    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y85          FDRE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.945 f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.973    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y85          LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     2.010 f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.096     2.106    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X1Y85          FDPE                                         f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.875     2.062    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y85          FDPE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.149     1.913    
    SLICE_X1Y85          FDPE (Remov_FFF2_SLICEM_C_PRE)
                                                     -0.018     1.895    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.119ns (45.473%)  route 0.143ns (54.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.712ns (routing 0.886ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.877ns (routing 0.971ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.712     1.863    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y85          FDRE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.945 f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.973    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y85          LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     2.010 f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.115     2.124    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X1Y84          FDPE                                         f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.877     2.064    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y84          FDPE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.149     1.915    
    SLICE_X1Y84          FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.018     1.897    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.119ns (45.473%)  route 0.143ns (54.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.712ns (routing 0.886ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.877ns (routing 0.971ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.712     1.863    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y85          FDRE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.945 f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.973    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y85          LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     2.010 f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.115     2.124    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X1Y84          FDCE                                         f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.877     2.064    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y84          FDCE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.149     1.915    
    SLICE_X1Y84          FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.018     1.897    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.227    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            Test_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.142ns  (logic 0.137ns (6.396%)  route 2.005ns (93.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.848ns (routing 1.450ns, distribution 1.398ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.654     1.654    Test_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X12Y147        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.137     1.791 r  Test_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.351     2.142    Test_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X12Y147        FDRE                                         r  Test_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.848     3.064    Test_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X12Y147        FDRE                                         r  Test_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            Test_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.067ns (7.782%)  route 0.794ns (92.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.900ns (routing 0.971ns, distribution 0.929ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.701     0.701    Test_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X12Y147        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.067     0.768 r  Test_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.093     0.861    Test_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X12Y147        FDRE                                         r  Test_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.900     2.087    Test_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X12Y147        FDRE                                         r  Test_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_i/al_ultra96v2_0/inst/ps_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.393ns  (logic 0.116ns (4.848%)  route 2.277ns (95.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.989ns
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.935ns (routing 1.584ns, distribution 1.351ns)
  Clock Net Delay (Destination): 2.773ns (routing 1.450ns, distribution 1.323ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.935     3.202    Test_i/al_ultra96v2_0/inst/clk
    SLICE_X39Y118        FDRE                                         r  Test_i/al_ultra96v2_0/inst/ps_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     3.318 r  Test_i/al_ultra96v2_0/inst/ps_data_reg[19]/Q
                         net (fo=5, routed)           2.277     5.594    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[19]
    SLICE_X21Y109        FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.773     2.989    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X21Y109        FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Test_i/al_ultra96v2_0/inst/ps_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.174ns  (logic 0.115ns (5.290%)  route 2.059ns (94.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.943ns (routing 1.584ns, distribution 1.359ns)
  Clock Net Delay (Destination): 2.805ns (routing 1.450ns, distribution 1.355ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.943     3.210    Test_i/al_ultra96v2_0/inst/clk
    SLICE_X38Y118        FDRE                                         r  Test_i/al_ultra96v2_0/inst/ps_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y118        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     3.325 r  Test_i/al_ultra96v2_0/inst/ps_data_reg[23]/Q
                         net (fo=5, routed)           2.059     5.384    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[23]
    SLICE_X11Y109        FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.805     3.021    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X11Y109        FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.873ns  (logic 0.113ns (6.033%)  route 1.760ns (93.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns
    Source Clock Delay      (SCD):    3.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.140ns (routing 1.584ns, distribution 1.556ns)
  Clock Net Delay (Destination): 2.826ns (routing 1.450ns, distribution 1.376ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       3.140     3.407    Test_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X12Y144        FDRE                                         r  Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y144        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.520 r  Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=841, routed)         1.760     5.280    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y100         FDPE                                         f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.826     3.042    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y100         FDPE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.873ns  (logic 0.113ns (6.033%)  route 1.760ns (93.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns
    Source Clock Delay      (SCD):    3.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.140ns (routing 1.584ns, distribution 1.556ns)
  Clock Net Delay (Destination): 2.826ns (routing 1.450ns, distribution 1.376ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       3.140     3.407    Test_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X12Y144        FDRE                                         r  Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y144        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.520 r  Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=841, routed)         1.760     5.280    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y100         FDPE                                         f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.826     3.042    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y100         FDPE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.844ns  (logic 0.113ns (6.129%)  route 1.731ns (93.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns
    Source Clock Delay      (SCD):    3.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.140ns (routing 1.584ns, distribution 1.556ns)
  Clock Net Delay (Destination): 2.823ns (routing 1.450ns, distribution 1.373ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       3.140     3.407    Test_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X12Y144        FDRE                                         r  Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y144        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.520 r  Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=841, routed)         1.731     5.251    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y85          FDPE                                         f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.823     3.039    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y85          FDPE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.844ns  (logic 0.113ns (6.129%)  route 1.731ns (93.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns
    Source Clock Delay      (SCD):    3.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.140ns (routing 1.584ns, distribution 1.556ns)
  Clock Net Delay (Destination): 2.823ns (routing 1.450ns, distribution 1.373ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       3.140     3.407    Test_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X12Y144        FDRE                                         r  Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y144        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.520 r  Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=841, routed)         1.731     5.251    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y85          FDPE                                         f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.823     3.039    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y85          FDPE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.844ns  (logic 0.113ns (6.129%)  route 1.731ns (93.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns
    Source Clock Delay      (SCD):    3.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.140ns (routing 1.584ns, distribution 1.556ns)
  Clock Net Delay (Destination): 2.823ns (routing 1.450ns, distribution 1.373ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       3.140     3.407    Test_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X12Y144        FDRE                                         r  Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y144        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.520 r  Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=841, routed)         1.731     5.251    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y85          FDPE                                         f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.823     3.039    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y85          FDPE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.844ns  (logic 0.113ns (6.129%)  route 1.731ns (93.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns
    Source Clock Delay      (SCD):    3.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.140ns (routing 1.584ns, distribution 1.556ns)
  Clock Net Delay (Destination): 2.823ns (routing 1.450ns, distribution 1.373ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       3.140     3.407    Test_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X12Y144        FDRE                                         r  Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y144        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.520 r  Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=841, routed)         1.731     5.251    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y85          FDPE                                         f  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.823     3.039    Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y85          FDPE                                         r  Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Test_i/al_ultra96v2_0/inst/ps_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.810ns  (logic 0.115ns (6.352%)  route 1.695ns (93.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.991ns
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.941ns (routing 1.584ns, distribution 1.357ns)
  Clock Net Delay (Destination): 2.775ns (routing 1.450ns, distribution 1.325ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.941     3.208    Test_i/al_ultra96v2_0/inst/clk
    SLICE_X39Y117        FDRE                                         r  Test_i/al_ultra96v2_0/inst/ps_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     3.323 r  Test_i/al_ultra96v2_0/inst/ps_data_reg[14]/Q
                         net (fo=5, routed)           1.695     5.018    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[14]
    SLICE_X20Y102        FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.775     2.991    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X20Y102        FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Test_i/al_ultra96v2_0/inst/ps_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.786ns  (logic 0.115ns (6.439%)  route 1.671ns (93.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.011ns
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.905ns (routing 1.584ns, distribution 1.321ns)
  Clock Net Delay (Destination): 2.795ns (routing 1.450ns, distribution 1.345ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.905     3.172    Test_i/al_ultra96v2_0/inst/clk
    SLICE_X39Y119        FDRE                                         r  Test_i/al_ultra96v2_0/inst/ps_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     3.287 r  Test_i/al_ultra96v2_0/inst/ps_data_reg[1]/Q
                         net (fo=5, routed)           1.671     4.958    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X14Y111        FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       2.795     3.011    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X14Y111        FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_i/al_ultra96v2_0/inst/ps_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.491ns  (logic 0.082ns (16.692%)  route 0.409ns (83.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.610ns (routing 0.886ns, distribution 0.724ns)
  Clock Net Delay (Destination): 1.849ns (routing 0.971ns, distribution 0.878ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.610     1.761    Test_i/al_ultra96v2_0/inst/clk
    SLICE_X38Y118        FDRE                                         r  Test_i/al_ultra96v2_0/inst/ps_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y118        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     1.843 r  Test_i/al_ultra96v2_0/inst/ps_data_reg[20]/Q
                         net (fo=5, routed)           0.409     2.252    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[20]
    SLICE_X19Y106        FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.849     2.036    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X19Y106        FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Test_i/al_ultra96v2_0/inst/ps_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.511ns  (logic 0.085ns (16.622%)  route 0.426ns (83.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.886ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.971ns, distribution 0.876ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.601     1.752    Test_i/al_ultra96v2_0/inst/clk
    SLICE_X39Y116        FDRE                                         r  Test_i/al_ultra96v2_0/inst/ps_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y116        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.085     1.837 r  Test_i/al_ultra96v2_0/inst/ps_data_reg[12]/Q
                         net (fo=5, routed)           0.426     2.263    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[12]
    SLICE_X20Y109        FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.847     2.034    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X20Y109        FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Test_i/al_ultra96v2_0/inst/ps_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.530ns  (logic 0.085ns (16.048%)  route 0.445ns (83.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.886ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.971ns, distribution 0.875ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.601     1.752    Test_i/al_ultra96v2_0/inst/clk
    SLICE_X39Y116        FDRE                                         r  Test_i/al_ultra96v2_0/inst/ps_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y116        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     1.837 r  Test_i/al_ultra96v2_0/inst/ps_data_reg[13]/Q
                         net (fo=5, routed)           0.445     2.281    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[13]
    SLICE_X20Y107        FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.846     2.033    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X20Y107        FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Test_i/al_ultra96v2_0/inst/ps_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.521ns  (logic 0.085ns (16.302%)  route 0.436ns (83.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.610ns (routing 0.886ns, distribution 0.724ns)
  Clock Net Delay (Destination): 1.845ns (routing 0.971ns, distribution 0.874ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.610     1.761    Test_i/al_ultra96v2_0/inst/clk
    SLICE_X39Y117        FDRE                                         r  Test_i/al_ultra96v2_0/inst/ps_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.085     1.846 r  Test_i/al_ultra96v2_0/inst/ps_data_reg[15]/Q
                         net (fo=5, routed)           0.436     2.282    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[15]
    SLICE_X22Y103        FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.845     2.032    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X22Y103        FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Test_i/al_ultra96v2_0/inst/ps_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.575ns  (logic 0.085ns (14.792%)  route 0.490ns (85.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.610ns (routing 0.886ns, distribution 0.724ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.971ns, distribution 0.884ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.610     1.761    Test_i/al_ultra96v2_0/inst/clk
    SLICE_X39Y118        FDRE                                         r  Test_i/al_ultra96v2_0/inst/ps_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     1.846 r  Test_i/al_ultra96v2_0/inst/ps_data_reg[5]/Q
                         net (fo=5, routed)           0.490     2.335    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X14Y110        FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.855     2.042    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X14Y110        FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.467ns  (logic 0.082ns (17.556%)  route 0.385ns (82.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.731ns (routing 0.886ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.914ns (routing 0.971ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.731     1.882    Test_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X12Y144        FDRE                                         r  Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y144        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.964 r  Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=841, routed)         0.385     2.349    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y131         FDPE                                         f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.914     2.101    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y131         FDPE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.467ns  (logic 0.082ns (17.556%)  route 0.385ns (82.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.731ns (routing 0.886ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.914ns (routing 0.971ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.731     1.882    Test_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X12Y144        FDRE                                         r  Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y144        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.964 r  Test_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=841, routed)         0.385     2.349    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y131         FDPE                                         f  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.914     2.101    Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y131         FDPE                                         r  Test_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Test_i/al_ultra96v2_0/inst/ps_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.085ns (14.106%)  route 0.518ns (85.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.886ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.852ns (routing 0.971ns, distribution 0.881ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.601     1.752    Test_i/al_ultra96v2_0/inst/clk
    SLICE_X39Y116        FDRE                                         r  Test_i/al_ultra96v2_0/inst/ps_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y116        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.085     1.837 r  Test_i/al_ultra96v2_0/inst/ps_data_reg[11]/Q
                         net (fo=5, routed)           0.518     2.354    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[11]
    SLICE_X21Y105        FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.852     2.039    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X21Y105        FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Test_i/al_ultra96v2_0/inst/ps_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.085ns (14.166%)  route 0.515ns (85.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.610ns (routing 0.886ns, distribution 0.724ns)
  Clock Net Delay (Destination): 1.852ns (routing 0.971ns, distribution 0.881ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.610     1.761    Test_i/al_ultra96v2_0/inst/clk
    SLICE_X39Y118        FDRE                                         r  Test_i/al_ultra96v2_0/inst/ps_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.085     1.846 r  Test_i/al_ultra96v2_0/inst/ps_data_reg[7]/Q
                         net (fo=5, routed)           0.515     2.361    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X18Y111        FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.852     2.039    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X18Y111        FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Test_i/al_ultra96v2_0/inst/ps_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.085ns (13.918%)  route 0.526ns (86.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.600ns (routing 0.886ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.971ns, distribution 0.896ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.600     1.751    Test_i/al_ultra96v2_0/inst/clk
    SLICE_X39Y119        FDRE                                         r  Test_i/al_ultra96v2_0/inst/ps_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     1.836 r  Test_i/al_ultra96v2_0/inst/ps_data_reg[4]/Q
                         net (fo=5, routed)           0.526     2.361    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X15Y109        FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Test_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=16906, routed)       1.867     2.054    Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X15Y109        FDRE                                         r  Test_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





