Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,622
design__inferred_latch__count,0
design__instance__count,46159
design__instance__area,369498
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,55
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,754
design__max_cap_violation__count__corner:nom_tt_025C_1v80,33
power__internal__total,0.02536606416106224
power__switching__total,0.014176692813634872
power__leakage__total,4.230617776102008E-7
power__total,0.03954318165779114
clock__skew__worst_hold__corner:nom_tt_025C_1v80,2.863719564761476
clock__skew__worst_setup__corner:nom_tt_025C_1v80,5.540633442205507
timing__hold__ws__corner:nom_tt_025C_1v80,0.3805567080287668
timing__setup__ws__corner:nom_tt_025C_1v80,0.0
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.380557
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,1088
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,754
design__max_cap_violation__count__corner:nom_ss_100C_1v60,36
clock__skew__worst_hold__corner:nom_ss_100C_1v60,5.370141816562508
clock__skew__worst_setup__corner:nom_ss_100C_1v60,9.896674870844976
timing__hold__ws__corner:nom_ss_100C_1v60,0.5410532175429897
timing__setup__ws__corner:nom_ss_100C_1v60,-5.808027112535207
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-789.4304526856795
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-5.808027112535207
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.939034
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,803
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-4.483875
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,790
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,14
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,754
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,32
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,1.8706809963896656
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,3.7751207672884766
timing__hold__ws__corner:nom_ff_n40C_1v95,0.15541335325221525
timing__setup__ws__corner:nom_ff_n40C_1v95,0.0
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.155413
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,1707
design__max_fanout_violation__count,754
design__max_cap_violation__count,52
clock__skew__worst_hold,5.676309360990026
clock__skew__worst_setup,3.5677399822075655
timing__hold__ws,0.15325641189897105
timing__setup__ws,-6.302133215886537
timing__hold__tns,0.0
timing__setup__tns,-973.3920753832573
timing__hold__wns,0
timing__setup__wns,-6.302133215886537
timing__hold_vio__count,0
timing__hold_r2r__ws,0.153256
timing__hold_r2r_vio__count,0
timing__setup_vio__count,2430
timing__setup_r2r__ws,-4.660470
timing__setup_r2r_vio__count,2391
design__die__bbox,0.0 0.0 1030.4 511.36
design__core__bbox,2.76 2.72 1027.64 508.64
design__io,45
design__die__area,526905
design__core__area,518507
design__instance__count__stdcell,46159
design__instance__area__stdcell,369498
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.712619
design__instance__utilization__stdcell,0.712619
design__instance__count__class:buffer,7
design__instance__count__class:inverter,657
design__instance__count__class:clock_gate_cell,36
design__instance__count__class:sequential_cell,5735
design__instance__count__class:multi_input_combinational_cell,19233
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,23777
design__instance__count__class:tap_cell,7426
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,1.10426E+6
design__violations,0
design__instance__count__class:timing_repair_buffer,6743
design__instance__count__class:clock_buffer,474
design__instance__count__class:clock_inverter,237
design__instance__count__setup_buffer,171
design__instance__count__hold_buffer,4321
antenna__violating__nets,56
antenna__violating__pins,60
route__antenna_violation__count,56
design__instance__count__class:antenna_cell,5611
antenna_diodes_count,152
route__net,32871
route__net__special,2
route__drc_errors__iter:1,30729
route__wirelength__iter:1,1326168
route__drc_errors__iter:2,18822
route__wirelength__iter:2,1313528
route__drc_errors__iter:3,17428
route__wirelength__iter:3,1310844
route__drc_errors__iter:4,4070
route__wirelength__iter:4,1309106
route__drc_errors__iter:5,862
route__wirelength__iter:5,1308835
route__drc_errors__iter:6,183
route__wirelength__iter:6,1308675
route__drc_errors__iter:7,16
route__wirelength__iter:7,1308639
route__drc_errors__iter:8,4
route__wirelength__iter:8,1308678
route__drc_errors__iter:9,0
route__wirelength__iter:9,1308669
route__drc_errors,0
route__wirelength,1308669
route__vias,276323
route__vias__singlecut,276323
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,1528.55
timing__unannotated_net__count__corner:nom_tt_025C_1v80,287
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,287
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,287
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,48
design__max_fanout_violation__count__corner:min_tt_025C_1v80,754
design__max_cap_violation__count__corner:min_tt_025C_1v80,16
clock__skew__worst_hold__corner:min_tt_025C_1v80,2.6968046337157645
clock__skew__worst_setup__corner:min_tt_025C_1v80,5.239104853795281
timing__hold__ws__corner:min_tt_025C_1v80,0.38003690159393616
timing__setup__ws__corner:min_tt_025C_1v80,0.0
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.380037
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,287
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,625
design__max_fanout_violation__count__corner:min_ss_100C_1v60,754
design__max_cap_violation__count__corner:min_ss_100C_1v60,19
clock__skew__worst_hold__corner:min_ss_100C_1v60,5.073769548113681
clock__skew__worst_setup__corner:min_ss_100C_1v60,9.391580223774339
timing__hold__ws__corner:min_ss_100C_1v60,0.7175671371310881
timing__setup__ws__corner:min_ss_100C_1v60,-5.276441655169382
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-619.8453836758797
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-5.276441655169382
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.933581
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,716
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-4.281679
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,703
timing__unannotated_net__count__corner:min_ss_100C_1v60,287
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,14
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,754
design__max_cap_violation__count__corner:min_ff_n40C_1v95,15
clock__skew__worst_hold__corner:min_ff_n40C_1v95,1.7505601907984936
clock__skew__worst_setup__corner:min_ff_n40C_1v95,3.5677399822075655
timing__hold__ws__corner:min_ff_n40C_1v95,0.15326673697339205
timing__setup__ws__corner:min_ff_n40C_1v95,0.0
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.153267
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,287
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,111
design__max_fanout_violation__count__corner:max_tt_025C_1v80,754
design__max_cap_violation__count__corner:max_tt_025C_1v80,49
clock__skew__worst_hold__corner:max_tt_025C_1v80,3.0497525368319276
clock__skew__worst_setup__corner:max_tt_025C_1v80,5.833079961928231
timing__hold__ws__corner:max_tt_025C_1v80,0.38487147891370005
timing__setup__ws__corner:max_tt_025C_1v80,0.0
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.384871
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,287
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,1707
design__max_fanout_violation__count__corner:max_ss_100C_1v60,754
design__max_cap_violation__count__corner:max_ss_100C_1v60,52
clock__skew__worst_hold__corner:max_ss_100C_1v60,5.676309360990026
clock__skew__worst_setup__corner:max_ss_100C_1v60,10.404534417414338
timing__hold__ws__corner:max_ss_100C_1v60,0.4053701933309123
timing__setup__ws__corner:max_ss_100C_1v60,-6.302133215886537
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-973.3920753832573
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-6.302133215886537
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.944898
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,911
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-4.660470
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,898
timing__unannotated_net__count__corner:max_ss_100C_1v60,287
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,17
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,754
design__max_cap_violation__count__corner:max_ff_n40C_1v95,47
clock__skew__worst_hold__corner:max_ff_n40C_1v95,2.0144082527764735
clock__skew__worst_setup__corner:max_ff_n40C_1v95,3.987587262144425
timing__hold__ws__corner:max_ff_n40C_1v95,0.15325641189897105
timing__setup__ws__corner:max_ff_n40C_1v95,0.0
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.153256
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,287
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,287
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79978
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000223543
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000204451
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000216876
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000204451
design_powergrid__voltage__worst,0.000204451
design_powergrid__voltage__worst__net:VPWR,1.79978
design_powergrid__drop__worst,0.000223543
design_powergrid__drop__worst__net:VPWR,0.000223543
design_powergrid__voltage__worst__net:VGND,0.000204451
design_powergrid__drop__worst__net:VGND,0.000204451
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000219999999999999994279749337966478606176679022610187530517578125
ir__drop__worst,0.00022399999999999999663984062703292465812410227954387664794921875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
