<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\Gowin\Project_Contest\GW138_60B\GW138K_test\impl\gwsynthesis\GW138K_test.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\Gowin\Project_Contest\GW138_60B\GW138K_test\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Mar 17 18:07:11 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>3432</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2495</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>202</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>i_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>i_clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>1.429</td>
<td>700.000
<td>0.000</td>
<td>0.714</td>
<td>i_clk_ibuf/I</td>
<td>i_clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>3</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.143</td>
<td>140.000
<td>0.000</td>
<td>3.571</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>i_clk</td>
<td>50.000(MHz)</td>
<td>105.666(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>140.000(MHz)</td>
<td style="color: #FF0000;" class = "error">78.508(MHz)</td>
<td>16</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>i_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-318.022</td>
<td>202</td>
</tr>
<tr>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-5.595</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0/Q</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_7_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.143</td>
<td>0.002</td>
<td>12.671</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-5.586</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0/Q</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_4_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.143</td>
<td>0.021</td>
<td>12.644</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-5.535</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_1_s0/Q</td>
<td>svo_hdmi_inst_0/svo_tmds_2/cnt_7_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.143</td>
<td>-0.011</td>
<td>12.625</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-5.518</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0/Q</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_6_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.143</td>
<td>0.012</td>
<td>12.585</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-5.484</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_13_s0/Q</td>
<td>svo_hdmi_inst_0/svo_tmds_1/cnt_7_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.143</td>
<td>-0.007</td>
<td>12.570</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-5.440</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0/Q</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_5_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.143</td>
<td>0.021</td>
<td>12.497</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-5.420</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_13_s0/Q</td>
<td>svo_hdmi_inst_0/svo_tmds_1/cnt_6_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.143</td>
<td>-0.012</td>
<td>12.518</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-5.355</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0/Q</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_3_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.143</td>
<td>0.002</td>
<td>12.431</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-5.325</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_1_s0/Q</td>
<td>svo_hdmi_inst_0/svo_tmds_2/cnt_6_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.143</td>
<td>-0.011</td>
<td>12.415</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-5.115</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_1_s0/Q</td>
<td>svo_hdmi_inst_0/svo_tmds_2/q_out_3_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.143</td>
<td>-0.019</td>
<td>12.213</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-5.111</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_13_s0/Q</td>
<td>svo_hdmi_inst_0/svo_tmds_1/cnt_4_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.143</td>
<td>0.003</td>
<td>12.188</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-5.076</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0/Q</td>
<td>svo_hdmi_inst_0/svo_tmds_0/q_out_3_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.143</td>
<td>-0.003</td>
<td>12.158</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-5.022</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0/Q</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_0_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.143</td>
<td>0.012</td>
<td>12.089</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-4.977</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_1_s0/Q</td>
<td>svo_hdmi_inst_0/svo_tmds_2/q_out_2_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.143</td>
<td>-0.019</td>
<td>12.075</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-4.975</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_1_s0/Q</td>
<td>svo_hdmi_inst_0/svo_tmds_2/q_out_9_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.143</td>
<td>-0.021</td>
<td>12.075</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-4.972</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_1_s0/Q</td>
<td>svo_hdmi_inst_0/svo_tmds_2/q_out_5_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.143</td>
<td>-0.019</td>
<td>12.070</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-4.878</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_13_s0/Q</td>
<td>svo_hdmi_inst_0/svo_tmds_1/cnt_5_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.143</td>
<td>-0.009</td>
<td>11.966</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-4.838</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_13_s0/Q</td>
<td>svo_hdmi_inst_0/svo_tmds_1/cnt_3_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.143</td>
<td>-0.007</td>
<td>11.924</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-4.836</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_1_s0/Q</td>
<td>svo_hdmi_inst_0/svo_tmds_2/q_out_4_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.143</td>
<td>-0.019</td>
<td>11.934</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-4.822</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0/Q</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_2_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.143</td>
<td>0.012</td>
<td>11.889</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-4.760</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_1_s0/Q</td>
<td>svo_hdmi_inst_0/svo_tmds_2/q_out_6_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.143</td>
<td>-0.017</td>
<td>11.856</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-4.748</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0/Q</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_1_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.143</td>
<td>0.012</td>
<td>11.815</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-4.736</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0/Q</td>
<td>svo_hdmi_inst_0/svo_tmds_0/q_out_1_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.143</td>
<td>0.000</td>
<td>11.815</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-4.736</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0/Q</td>
<td>svo_hdmi_inst_0/svo_tmds_0/q_out_7_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.143</td>
<td>0.000</td>
<td>11.815</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-4.718</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_1_s0/Q</td>
<td>svo_hdmi_inst_0/svo_tmds_2/cnt_4_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.143</td>
<td>-0.009</td>
<td>11.806</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.275</td>
<td>svo_hdmi_inst_0/svo_enc/out_fifo_rdaddr_0_s0/Q</td>
<td>svo_hdmi_inst_0/svo_enc/out_fifo_rdaddr_0_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>2</td>
<td>0.275</td>
<td>svo_hdmi_inst_0/svo_enc/hcursor_13_s0/Q</td>
<td>svo_hdmi_inst_0/svo_enc/hcursor_13_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>3</td>
<td>0.275</td>
<td>svo_hdmi_inst_0/svo_tcard/y_0_s2/Q</td>
<td>svo_hdmi_inst_0/svo_tcard/y_0_s2/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>4</td>
<td>0.275</td>
<td>svo_hdmi_inst_0/svo_tcard/rng_22_s0/Q</td>
<td>svo_hdmi_inst_0/svo_tcard/rng_22_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>5</td>
<td>0.275</td>
<td>svo_hdmi_inst_0/svo_tcard/rng_24_s0/Q</td>
<td>svo_hdmi_inst_0/svo_tcard/rng_24_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>6</td>
<td>0.275</td>
<td>svo_hdmi_inst_0/svo_tcard/rng_27_s0/Q</td>
<td>svo_hdmi_inst_0/svo_tcard/rng_27_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>7</td>
<td>0.275</td>
<td>svo_hdmi_inst_0/svo_tcard/vcursor_0_s0/Q</td>
<td>svo_hdmi_inst_0/svo_tcard/vcursor_0_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>8</td>
<td>0.275</td>
<td>svo_hdmi_inst_0/svo_tcard/hcursor_0_s0/Q</td>
<td>svo_hdmi_inst_0/svo_tcard/hcursor_0_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>9</td>
<td>0.275</td>
<td>sd_card_top_m0/spi_master_m0/clk_cnt_15_s0/Q</td>
<td>sd_card_top_m0/spi_master_m0/clk_cnt_15_s0/D</td>
<td>i_clk:[R]</td>
<td>i_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>10</td>
<td>0.275</td>
<td>sd_card_top_m0/sd_card_cmd_m0/CS_reg_s6/Q</td>
<td>sd_card_top_m0/sd_card_cmd_m0/CS_reg_s6/D</td>
<td>i_clk:[R]</td>
<td>i_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>11</td>
<td>0.275</td>
<td>sd_card_top_m0/spi_master_m0/DCLK_reg_s4/Q</td>
<td>sd_card_top_m0/spi_master_m0/DCLK_reg_s4/D</td>
<td>i_clk:[R]</td>
<td>i_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>12</td>
<td>0.275</td>
<td>sd_card_top_m0/sd_card_cmd_m0/byte_cnt_3_s1/Q</td>
<td>sd_card_top_m0/sd_card_cmd_m0/byte_cnt_3_s1/D</td>
<td>i_clk:[R]</td>
<td>i_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>13</td>
<td>0.275</td>
<td>sd_card_top_m0/sd_card_cmd_m0/byte_cnt_8_s1/Q</td>
<td>sd_card_top_m0/sd_card_cmd_m0/byte_cnt_8_s1/D</td>
<td>i_clk:[R]</td>
<td>i_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>14</td>
<td>0.275</td>
<td>sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_7_s1/Q</td>
<td>sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_7_s1/D</td>
<td>i_clk:[R]</td>
<td>i_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>15</td>
<td>0.275</td>
<td>sd_card_top_m0/sd_card_sec_read_write_m0/cmd_7_s3/Q</td>
<td>sd_card_top_m0/sd_card_sec_read_write_m0/cmd_7_s3/D</td>
<td>i_clk:[R]</td>
<td>i_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>16</td>
<td>0.278</td>
<td>svo_hdmi_inst_0/svo_enc/wait_for_fifos_1_s1/Q</td>
<td>svo_hdmi_inst_0/svo_enc/wait_for_fifos_1_s1/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>17</td>
<td>0.278</td>
<td>svo_hdmi_inst_0/svo_enc/out_fifo_rdaddr_1_s0/Q</td>
<td>svo_hdmi_inst_0/svo_enc/out_fifo_rdaddr_1_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>18</td>
<td>0.278</td>
<td>svo_hdmi_inst_0/svo_enc/pixel_fifo_rdaddr_0_s0/Q</td>
<td>svo_hdmi_inst_0/svo_enc/pixel_fifo_rdaddr_0_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>19</td>
<td>0.278</td>
<td>svo_hdmi_inst_0/svo_enc/ctrl_fifo_rdaddr_1_s0/Q</td>
<td>svo_hdmi_inst_0/svo_enc/ctrl_fifo_rdaddr_1_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>20</td>
<td>0.278</td>
<td>svo_hdmi_inst_0/svo_enc/vcursor_11_s0/Q</td>
<td>svo_hdmi_inst_0/svo_enc/vcursor_11_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>21</td>
<td>0.278</td>
<td>svo_hdmi_inst_0/svo_enc/vcursor_12_s0/Q</td>
<td>svo_hdmi_inst_0/svo_enc/vcursor_12_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>22</td>
<td>0.278</td>
<td>svo_hdmi_inst_0/svo_enc/hcursor_11_s0/Q</td>
<td>svo_hdmi_inst_0/svo_enc/hcursor_11_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>23</td>
<td>0.278</td>
<td>svo_hdmi_inst_0/svo_tcard/rng_23_s0/Q</td>
<td>svo_hdmi_inst_0/svo_tcard/rng_23_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>24</td>
<td>0.278</td>
<td>svo_hdmi_inst_0/svo_tcard/yoff_0_s0/Q</td>
<td>svo_hdmi_inst_0/svo_tcard/yoff_0_s0/D</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>25</td>
<td>0.278</td>
<td>sd_card_top_m0/spi_master_m0/clk_edge_cnt_0_s3/Q</td>
<td>sd_card_top_m0/spi_master_m0/clk_edge_cnt_0_s3/D</td>
<td>i_clk:[R]</td>
<td>i_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>0.433</td>
<td>1.433</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>svo_hdmi_inst_0/svo_tcard/vdma_tdata_0_s90</td>
</tr>
<tr>
<td>2</td>
<td>0.544</td>
<td>1.544</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>svo_hdmi_inst_0/svo_tcard/vdma_tdata_0_s90</td>
</tr>
<tr>
<td>3</td>
<td>1.162</td>
<td>1.412</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>svo_hdmi_inst_0/svo_tcard/vdma_tdata_0_s3</td>
</tr>
<tr>
<td>4</td>
<td>1.162</td>
<td>1.412</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>svo_hdmi_inst_0/svo_enc/pixel_fifo_pixel_fifo_RAMREG_3_G[16]_s1</td>
</tr>
<tr>
<td>5</td>
<td>1.162</td>
<td>1.412</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tuser_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>1.162</td>
<td>1.412</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>svo_hdmi_inst_0/svo_enc/pixel_fifo_pixel_fifo_RAMREG_0_G[16]_s1</td>
</tr>
<tr>
<td>7</td>
<td>1.162</td>
<td>1.412</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>svo_hdmi_inst_0/svo_enc/ctrl_fifo_ctrl_fifo_RAMREG_2_G[1]_s2</td>
</tr>
<tr>
<td>8</td>
<td>1.162</td>
<td>1.412</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>svo_hdmi_inst_0/svo_tcard/hcursor_6_s0</td>
</tr>
<tr>
<td>9</td>
<td>1.162</td>
<td>1.412</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>svo_hdmi_inst_0/svo_enc/out_fifo_out_fifo_RAMREG_1_G[24]_s0</td>
</tr>
<tr>
<td>10</td>
<td>1.162</td>
<td>1.412</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>svo_hdmi_inst_0/svo_enc/out_fifo_out_fifo_RAMREG_2_G[24]_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.595</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.488</td>
<td>3.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[3][A]</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0/CLK</td>
</tr>
<tr>
<td>7.871</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R58C129[3][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0/Q</td>
</tr>
<tr>
<td>10.178</td>
<td>2.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C109[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s10/I0</td>
</tr>
<tr>
<td>10.467</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C109[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n88_s10/F</td>
</tr>
<tr>
<td>10.827</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C109[2][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s3/I3</td>
</tr>
<tr>
<td>11.334</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R59C109[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n88_s3/F</td>
</tr>
<tr>
<td>11.721</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C108[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s0/I2</td>
</tr>
<tr>
<td>12.177</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R58C108[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n88_s0/F</td>
</tr>
<tr>
<td>12.612</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C110[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n144_s9/I1</td>
</tr>
<tr>
<td>12.901</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C110[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n144_s9/F</td>
</tr>
<tr>
<td>13.078</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C110[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n146_s13/I2</td>
</tr>
<tr>
<td>13.367</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C110[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n146_s13/F</td>
</tr>
<tr>
<td>13.369</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C110[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n146_s10/I3</td>
</tr>
<tr>
<td>13.688</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R59C110[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n146_s10/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C104[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n176_s13/I0</td>
</tr>
<tr>
<td>14.853</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R58C104[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n176_s13/F</td>
</tr>
<tr>
<td>15.009</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C104[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n245_s/I1</td>
</tr>
<tr>
<td>15.554</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C104[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n245_s/COUT</td>
</tr>
<tr>
<td>15.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C104[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n326_s/CIN</td>
</tr>
<tr>
<td>15.851</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C104[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n326_s/SUM</td>
</tr>
<tr>
<td>16.211</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C104[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n326_s0/I0</td>
</tr>
<tr>
<td>16.806</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R59C104[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n326_s0/COUT</td>
</tr>
<tr>
<td>16.806</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R59C104[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n325_s0/CIN</td>
</tr>
<tr>
<td>16.856</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R59C104[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n325_s0/COUT</td>
</tr>
<tr>
<td>16.856</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C104[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n324_s0/CIN</td>
</tr>
<tr>
<td>17.152</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R59C104[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n324_s0/SUM</td>
</tr>
<tr>
<td>17.949</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C109[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n377_s5/I0</td>
</tr>
<tr>
<td>18.268</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R59C109[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n377_s5/F</td>
</tr>
<tr>
<td>18.842</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C105[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n377_s3/I0</td>
</tr>
<tr>
<td>19.131</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R59C105[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n377_s3/F</td>
</tr>
<tr>
<td>19.133</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C105[2][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n377_s1/I0</td>
</tr>
<tr>
<td>19.701</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C105[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n377_s1/F</td>
</tr>
<tr>
<td>19.703</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C105[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n377_s0/I0</td>
</tr>
<tr>
<td>20.159</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C105[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n377_s0/F</td>
</tr>
<tr>
<td>20.159</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C105[3][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tmds_0/cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.143</td>
<td>7.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.700</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.628</td>
<td>3.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C105[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>14.565</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C105[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.931, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.019, 47.499%; route: 6.270, 49.482%; tC2Q: 0.382, 3.019%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.929, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.586</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.546</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.488</td>
<td>3.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[3][A]</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0/CLK</td>
</tr>
<tr>
<td>7.871</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R58C129[3][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0/Q</td>
</tr>
<tr>
<td>10.178</td>
<td>2.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C109[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s10/I0</td>
</tr>
<tr>
<td>10.467</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C109[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n88_s10/F</td>
</tr>
<tr>
<td>10.827</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C109[2][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s3/I3</td>
</tr>
<tr>
<td>11.334</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R59C109[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n88_s3/F</td>
</tr>
<tr>
<td>11.721</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C108[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s0/I2</td>
</tr>
<tr>
<td>12.177</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R58C108[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n88_s0/F</td>
</tr>
<tr>
<td>12.612</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C110[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n144_s9/I1</td>
</tr>
<tr>
<td>12.901</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C110[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n144_s9/F</td>
</tr>
<tr>
<td>13.078</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C110[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n146_s13/I2</td>
</tr>
<tr>
<td>13.367</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C110[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n146_s13/F</td>
</tr>
<tr>
<td>13.369</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C110[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n146_s10/I3</td>
</tr>
<tr>
<td>13.688</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R59C110[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n146_s10/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C104[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n176_s13/I0</td>
</tr>
<tr>
<td>14.853</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R58C104[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n176_s13/F</td>
</tr>
<tr>
<td>15.009</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C104[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n245_s/I1</td>
</tr>
<tr>
<td>15.554</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C104[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n245_s/COUT</td>
</tr>
<tr>
<td>15.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C104[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n326_s/CIN</td>
</tr>
<tr>
<td>15.851</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C104[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n326_s/SUM</td>
</tr>
<tr>
<td>16.211</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C104[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n326_s0/I0</td>
</tr>
<tr>
<td>16.806</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R59C104[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n326_s0/COUT</td>
</tr>
<tr>
<td>16.806</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R59C104[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n325_s0/CIN</td>
</tr>
<tr>
<td>16.856</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R59C104[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n325_s0/COUT</td>
</tr>
<tr>
<td>16.856</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C104[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n324_s0/CIN</td>
</tr>
<tr>
<td>17.152</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R59C104[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n324_s0/SUM</td>
</tr>
<tr>
<td>17.949</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C109[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n377_s5/I0</td>
</tr>
<tr>
<td>18.268</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R59C109[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n377_s5/F</td>
</tr>
<tr>
<td>18.793</td>
<td>0.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C103[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n380_s3/I1</td>
</tr>
<tr>
<td>19.249</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R59C103[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n380_s3/F</td>
</tr>
<tr>
<td>19.401</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C103[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n380_s1/I0</td>
</tr>
<tr>
<td>19.692</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C103[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n380_s1/F</td>
</tr>
<tr>
<td>19.843</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C103[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n380_s0/I0</td>
</tr>
<tr>
<td>20.132</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C103[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n380_s0/F</td>
</tr>
<tr>
<td>20.132</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C103[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tmds_0/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.143</td>
<td>7.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.700</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.610</td>
<td>3.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C103[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>14.546</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C103[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.931, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.742, 45.418%; route: 6.519, 51.557%; tC2Q: 0.382, 3.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.910, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.061</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_tmds_2/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.436</td>
<td>3.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C123[2][A]</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_1_s0/CLK</td>
</tr>
<tr>
<td>7.819</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R52C123[2][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/out_axis_tdata_1_s0/Q</td>
</tr>
<tr>
<td>8.491</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C117[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n406_s2/I3</td>
</tr>
<tr>
<td>9.065</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R52C117[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n406_s2/F</td>
</tr>
<tr>
<td>9.491</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C118[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n88_s5/I0</td>
</tr>
<tr>
<td>10.065</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C118[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n88_s5/F</td>
</tr>
<tr>
<td>10.449</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C117[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n88_s3/I1</td>
</tr>
<tr>
<td>11.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C117[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>11.168</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C117[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n88_s0/I2</td>
</tr>
<tr>
<td>11.746</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R50C117[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>11.943</td>
<td>0.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C118[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n146_s14/I0</td>
</tr>
<tr>
<td>12.450</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R50C118[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n146_s14/F</td>
</tr>
<tr>
<td>12.834</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C117[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n146_s10/I3</td>
</tr>
<tr>
<td>13.401</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R49C117[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n146_s10/F</td>
</tr>
<tr>
<td>13.788</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C116[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n147_s18/I0</td>
</tr>
<tr>
<td>14.361</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R50C116[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n147_s18/F</td>
</tr>
<tr>
<td>14.954</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C115[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n223_s/I1</td>
</tr>
<tr>
<td>15.499</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C115[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n223_s/COUT</td>
</tr>
<tr>
<td>15.499</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C115[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n289_s/CIN</td>
</tr>
<tr>
<td>15.549</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C115[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n289_s/COUT</td>
</tr>
<tr>
<td>15.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C115[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n288_s/CIN</td>
</tr>
<tr>
<td>15.599</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C115[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n288_s/COUT</td>
</tr>
<tr>
<td>15.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C115[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n287_s/CIN</td>
</tr>
<tr>
<td>15.895</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C115[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n287_s/SUM</td>
</tr>
<tr>
<td>16.485</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C115[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n287_s0/I0</td>
</tr>
<tr>
<td>17.269</td>
<td>0.784</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C115[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n287_s0/SUM</td>
</tr>
<tr>
<td>17.274</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C115[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n379_s5/I3</td>
</tr>
<tr>
<td>17.847</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C115[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n379_s5/F</td>
</tr>
<tr>
<td>17.852</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C115[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n377_s5/I2</td>
</tr>
<tr>
<td>18.309</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C115[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n377_s5/F</td>
</tr>
<tr>
<td>18.731</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C116[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n377_s2/I1</td>
</tr>
<tr>
<td>19.310</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C116[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n377_s2/F</td>
</tr>
<tr>
<td>19.483</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C116[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n377_s0/I1</td>
</tr>
<tr>
<td>20.061</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C116[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n377_s0/F</td>
</tr>
<tr>
<td>20.061</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C116[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tmds_2/cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.143</td>
<td>7.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.700</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.590</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C116[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>14.527</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C116[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.879, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.855, 62.218%; route: 4.388, 34.752%; tC2Q: 0.382, 3.030%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.891, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.488</td>
<td>3.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[3][A]</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0/CLK</td>
</tr>
<tr>
<td>7.871</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R58C129[3][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0/Q</td>
</tr>
<tr>
<td>10.178</td>
<td>2.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C109[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s10/I0</td>
</tr>
<tr>
<td>10.467</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C109[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n88_s10/F</td>
</tr>
<tr>
<td>10.827</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C109[2][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s3/I3</td>
</tr>
<tr>
<td>11.334</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R59C109[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n88_s3/F</td>
</tr>
<tr>
<td>11.721</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C108[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s0/I2</td>
</tr>
<tr>
<td>12.177</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R58C108[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n88_s0/F</td>
</tr>
<tr>
<td>12.612</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C110[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n144_s9/I1</td>
</tr>
<tr>
<td>12.901</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C110[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n144_s9/F</td>
</tr>
<tr>
<td>13.078</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C110[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n146_s13/I2</td>
</tr>
<tr>
<td>13.367</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C110[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n146_s13/F</td>
</tr>
<tr>
<td>13.369</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C110[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n146_s10/I3</td>
</tr>
<tr>
<td>13.688</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R59C110[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n146_s10/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C104[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n176_s13/I0</td>
</tr>
<tr>
<td>14.853</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R58C104[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n176_s13/F</td>
</tr>
<tr>
<td>15.009</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C104[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n245_s/I1</td>
</tr>
<tr>
<td>15.554</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C104[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n245_s/COUT</td>
</tr>
<tr>
<td>15.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C104[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n326_s/CIN</td>
</tr>
<tr>
<td>15.851</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C104[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n326_s/SUM</td>
</tr>
<tr>
<td>16.211</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C104[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n326_s0/I0</td>
</tr>
<tr>
<td>16.806</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R59C104[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n326_s0/COUT</td>
</tr>
<tr>
<td>16.806</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R59C104[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n325_s0/CIN</td>
</tr>
<tr>
<td>16.856</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R59C104[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n325_s0/COUT</td>
</tr>
<tr>
<td>16.856</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C104[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n324_s0/CIN</td>
</tr>
<tr>
<td>17.152</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R59C104[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n324_s0/SUM</td>
</tr>
<tr>
<td>17.949</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C109[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n377_s5/I0</td>
</tr>
<tr>
<td>18.268</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R59C109[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n377_s5/F</td>
</tr>
<tr>
<td>18.439</td>
<td>0.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C108[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n378_s3/I2</td>
</tr>
<tr>
<td>19.013</td>
<td>0.574</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R59C108[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n378_s3/F</td>
</tr>
<tr>
<td>19.016</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C108[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n378_s1/I0</td>
</tr>
<tr>
<td>19.563</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C108[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n378_s1/F</td>
</tr>
<tr>
<td>19.566</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C108[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n378_s0/I0</td>
</tr>
<tr>
<td>20.073</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C108[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n378_s0/F</td>
</tr>
<tr>
<td>20.073</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C108[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tmds_0/cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.143</td>
<td>7.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.700</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.619</td>
<td>3.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C108[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>14.555</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C108[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.931, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.335, 50.338%; route: 5.868, 46.623%; tC2Q: 0.382, 3.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.919, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_tmds_1/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.469</td>
<td>3.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C131[3][A]</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_13_s0/CLK</td>
</tr>
<tr>
<td>7.852</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R58C131[3][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/out_axis_tdata_13_s0/Q</td>
</tr>
<tr>
<td>9.222</td>
<td>1.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C118[2][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n405_s3/I1</td>
</tr>
<tr>
<td>9.801</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R56C118[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n405_s3/F</td>
</tr>
<tr>
<td>9.981</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C118[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n88_s7/I1</td>
</tr>
<tr>
<td>10.299</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R57C118[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n88_s7/F</td>
</tr>
<tr>
<td>10.314</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C118[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n88_s1/I2</td>
</tr>
<tr>
<td>10.822</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R57C118[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n88_s1/F</td>
</tr>
<tr>
<td>11.022</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C119[2][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n88_s0/I0</td>
</tr>
<tr>
<td>11.601</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R57C119[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>12.278</td>
<td>0.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C118[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n146_s14/I3</td>
</tr>
<tr>
<td>12.567</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C118[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n146_s14/F</td>
</tr>
<tr>
<td>12.742</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C117[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n146_s10/I3</td>
</tr>
<tr>
<td>13.249</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R56C117[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n146_s10/F</td>
</tr>
<tr>
<td>13.641</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C117[2][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n147_s18/I0</td>
</tr>
<tr>
<td>14.208</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C117[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n147_s18/F</td>
</tr>
<tr>
<td>14.863</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C115[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n223_s/I1</td>
</tr>
<tr>
<td>15.408</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C115[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n223_s/COUT</td>
</tr>
<tr>
<td>15.408</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C115[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n289_s/CIN</td>
</tr>
<tr>
<td>15.704</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C115[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n289_s/SUM</td>
</tr>
<tr>
<td>16.086</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R57C116[2][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n289_s0/I0</td>
</tr>
<tr>
<td>16.681</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R57C116[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n289_s0/COUT</td>
</tr>
<tr>
<td>16.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C116[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n288_s0/CIN</td>
</tr>
<tr>
<td>16.731</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R57C116[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n288_s0/COUT</td>
</tr>
<tr>
<td>16.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R57C117[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n287_s0/CIN</td>
</tr>
<tr>
<td>16.974</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C117[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n287_s0/SUM</td>
</tr>
<tr>
<td>17.358</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C115[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n377_s6/I3</td>
</tr>
<tr>
<td>17.932</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C115[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n377_s6/F</td>
</tr>
<tr>
<td>18.321</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C116[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n377_s4/I0</td>
</tr>
<tr>
<td>18.899</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C116[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n377_s4/F</td>
</tr>
<tr>
<td>18.902</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C116[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n377_s1/I1</td>
</tr>
<tr>
<td>19.469</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C116[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n377_s1/F</td>
</tr>
<tr>
<td>19.472</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C116[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n377_s0/I0</td>
</tr>
<tr>
<td>20.039</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C116[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n377_s0/F</td>
</tr>
<tr>
<td>20.039</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C116[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tmds_1/cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.143</td>
<td>7.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.700</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.619</td>
<td>3.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C116[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>14.555</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C116[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.365, 58.592%; route: 4.823, 38.365%; tC2Q: 0.382, 3.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.919, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.546</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.488</td>
<td>3.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[3][A]</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0/CLK</td>
</tr>
<tr>
<td>7.871</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R58C129[3][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0/Q</td>
</tr>
<tr>
<td>10.178</td>
<td>2.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C109[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s10/I0</td>
</tr>
<tr>
<td>10.467</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C109[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n88_s10/F</td>
</tr>
<tr>
<td>10.827</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C109[2][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s3/I3</td>
</tr>
<tr>
<td>11.334</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R59C109[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n88_s3/F</td>
</tr>
<tr>
<td>11.721</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C108[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s0/I2</td>
</tr>
<tr>
<td>12.177</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R58C108[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n88_s0/F</td>
</tr>
<tr>
<td>12.612</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C110[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n144_s9/I1</td>
</tr>
<tr>
<td>12.901</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C110[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n144_s9/F</td>
</tr>
<tr>
<td>13.078</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C110[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n146_s13/I2</td>
</tr>
<tr>
<td>13.367</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C110[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n146_s13/F</td>
</tr>
<tr>
<td>13.369</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C110[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n146_s10/I3</td>
</tr>
<tr>
<td>13.688</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R59C110[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n146_s10/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C104[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n176_s13/I0</td>
</tr>
<tr>
<td>14.853</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R58C104[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n176_s13/F</td>
</tr>
<tr>
<td>15.009</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C104[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n245_s/I1</td>
</tr>
<tr>
<td>15.554</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C104[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n245_s/COUT</td>
</tr>
<tr>
<td>15.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C104[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n326_s/CIN</td>
</tr>
<tr>
<td>15.851</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C104[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n326_s/SUM</td>
</tr>
<tr>
<td>16.211</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C104[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n326_s0/I0</td>
</tr>
<tr>
<td>16.806</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R59C104[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n326_s0/COUT</td>
</tr>
<tr>
<td>16.806</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R59C104[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n325_s0/CIN</td>
</tr>
<tr>
<td>16.856</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R59C104[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n325_s0/COUT</td>
</tr>
<tr>
<td>16.856</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C104[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n324_s0/CIN</td>
</tr>
<tr>
<td>17.152</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R59C104[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n324_s0/SUM</td>
</tr>
<tr>
<td>17.949</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C109[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n377_s5/I0</td>
</tr>
<tr>
<td>18.268</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R59C109[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n377_s5/F</td>
</tr>
<tr>
<td>18.288</td>
<td>0.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C109[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n379_s3/I1</td>
</tr>
<tr>
<td>18.867</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R59C109[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n379_s3/F</td>
</tr>
<tr>
<td>19.116</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C111[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n379_s1/I0</td>
</tr>
<tr>
<td>19.694</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C111[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n379_s1/F</td>
</tr>
<tr>
<td>19.697</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C111[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n379_s0/I0</td>
</tr>
<tr>
<td>19.986</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C111[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n379_s0/F</td>
</tr>
<tr>
<td>19.986</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C111[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tmds_0/cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.143</td>
<td>7.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.700</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.610</td>
<td>3.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C111[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>14.546</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C111[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.931, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.153, 49.230%; route: 5.963, 47.710%; tC2Q: 0.382, 3.061%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.910, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_tmds_1/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.469</td>
<td>3.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C131[3][A]</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_13_s0/CLK</td>
</tr>
<tr>
<td>7.852</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R58C131[3][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/out_axis_tdata_13_s0/Q</td>
</tr>
<tr>
<td>9.222</td>
<td>1.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C118[2][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n405_s3/I1</td>
</tr>
<tr>
<td>9.801</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R56C118[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n405_s3/F</td>
</tr>
<tr>
<td>9.981</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C118[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n88_s7/I1</td>
</tr>
<tr>
<td>10.299</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R57C118[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n88_s7/F</td>
</tr>
<tr>
<td>10.314</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C118[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n88_s1/I2</td>
</tr>
<tr>
<td>10.822</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R57C118[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n88_s1/F</td>
</tr>
<tr>
<td>11.022</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C119[2][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n88_s0/I0</td>
</tr>
<tr>
<td>11.601</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R57C119[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>12.278</td>
<td>0.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C118[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n146_s14/I3</td>
</tr>
<tr>
<td>12.567</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C118[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n146_s14/F</td>
</tr>
<tr>
<td>12.742</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C117[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n146_s10/I3</td>
</tr>
<tr>
<td>13.249</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R56C117[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n146_s10/F</td>
</tr>
<tr>
<td>13.641</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C117[2][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n147_s18/I0</td>
</tr>
<tr>
<td>14.208</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C117[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n147_s18/F</td>
</tr>
<tr>
<td>14.594</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C115[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n245_s/I1</td>
</tr>
<tr>
<td>15.139</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C115[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n245_s/COUT</td>
</tr>
<tr>
<td>15.139</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C115[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n326_s/CIN</td>
</tr>
<tr>
<td>15.436</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C115[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n326_s/SUM</td>
</tr>
<tr>
<td>15.796</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R57C115[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n326_s0/I0</td>
</tr>
<tr>
<td>16.391</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R57C115[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n326_s0/COUT</td>
</tr>
<tr>
<td>16.391</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C115[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n325_s0/CIN</td>
</tr>
<tr>
<td>16.634</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R57C115[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n325_s0/SUM</td>
</tr>
<tr>
<td>17.232</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C114[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n379_s5/I0</td>
</tr>
<tr>
<td>17.551</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R59C114[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n379_s5/F</td>
</tr>
<tr>
<td>17.717</td>
<td>0.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C115[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n377_s5/I3</td>
</tr>
<tr>
<td>18.224</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R59C115[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n377_s5/F</td>
</tr>
<tr>
<td>18.399</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C116[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n378_s3/I1</td>
</tr>
<tr>
<td>18.907</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C116[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n378_s3/F</td>
</tr>
<tr>
<td>18.909</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C116[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n378_s1/I0</td>
</tr>
<tr>
<td>19.457</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C116[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n378_s1/F</td>
</tr>
<tr>
<td>19.668</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C116[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n378_s0/I0</td>
</tr>
<tr>
<td>19.987</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R57C116[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n378_s0/F</td>
</tr>
<tr>
<td>19.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C116[3][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tmds_1/cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.143</td>
<td>7.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.700</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.624</td>
<td>3.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C116[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>14.567</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C116[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.227, 57.739%; route: 4.908, 39.205%; tC2Q: 0.382, 3.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.924, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.488</td>
<td>3.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[3][A]</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0/CLK</td>
</tr>
<tr>
<td>7.871</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R58C129[3][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0/Q</td>
</tr>
<tr>
<td>10.178</td>
<td>2.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C109[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s10/I0</td>
</tr>
<tr>
<td>10.467</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C109[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n88_s10/F</td>
</tr>
<tr>
<td>10.827</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C109[2][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s3/I3</td>
</tr>
<tr>
<td>11.334</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R59C109[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n88_s3/F</td>
</tr>
<tr>
<td>11.721</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C108[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s0/I2</td>
</tr>
<tr>
<td>12.177</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R58C108[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n88_s0/F</td>
</tr>
<tr>
<td>12.612</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C110[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n144_s9/I1</td>
</tr>
<tr>
<td>12.901</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C110[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n144_s9/F</td>
</tr>
<tr>
<td>13.078</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C110[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n146_s13/I2</td>
</tr>
<tr>
<td>13.367</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C110[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n146_s13/F</td>
</tr>
<tr>
<td>13.369</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C110[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n146_s10/I3</td>
</tr>
<tr>
<td>13.688</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R59C110[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n146_s10/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C104[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n176_s13/I0</td>
</tr>
<tr>
<td>14.853</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R58C104[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n176_s13/F</td>
</tr>
<tr>
<td>15.239</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C106[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n223_s/I1</td>
</tr>
<tr>
<td>15.784</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C106[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n223_s/COUT</td>
</tr>
<tr>
<td>15.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C106[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n289_s/CIN</td>
</tr>
<tr>
<td>16.081</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C106[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n289_s/SUM</td>
</tr>
<tr>
<td>16.441</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C106[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n289_s0/I0</td>
</tr>
<tr>
<td>17.036</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R59C106[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n289_s0/COUT</td>
</tr>
<tr>
<td>17.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R59C106[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n288_s0/CIN</td>
</tr>
<tr>
<td>17.086</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R59C106[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n288_s0/COUT</td>
</tr>
<tr>
<td>17.086</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C106[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n287_s0/CIN</td>
</tr>
<tr>
<td>17.382</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R59C106[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n287_s0/SUM</td>
</tr>
<tr>
<td>18.084</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C112[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n381_s4/I3</td>
</tr>
<tr>
<td>18.658</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C112[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n381_s4/F</td>
</tr>
<tr>
<td>18.661</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C112[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n381_s1/I1</td>
</tr>
<tr>
<td>19.239</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C112[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n381_s1/F</td>
</tr>
<tr>
<td>19.412</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C113[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n381_s0/I0</td>
</tr>
<tr>
<td>19.919</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C113[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n381_s0/F</td>
</tr>
<tr>
<td>19.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C113[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tmds_0/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.143</td>
<td>7.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.700</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.628</td>
<td>3.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C113[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>14.565</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C113[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.931, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.048, 48.648%; route: 6.001, 48.276%; tC2Q: 0.382, 3.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.929, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_tmds_2/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.436</td>
<td>3.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C123[2][A]</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_1_s0/CLK</td>
</tr>
<tr>
<td>7.819</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R52C123[2][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/out_axis_tdata_1_s0/Q</td>
</tr>
<tr>
<td>8.491</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C117[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n406_s2/I3</td>
</tr>
<tr>
<td>9.065</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R52C117[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n406_s2/F</td>
</tr>
<tr>
<td>9.491</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C118[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n88_s5/I0</td>
</tr>
<tr>
<td>10.065</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C118[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n88_s5/F</td>
</tr>
<tr>
<td>10.449</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C117[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n88_s3/I1</td>
</tr>
<tr>
<td>11.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C117[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>11.168</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C117[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n88_s0/I2</td>
</tr>
<tr>
<td>11.746</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R50C117[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>11.943</td>
<td>0.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C118[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n146_s14/I0</td>
</tr>
<tr>
<td>12.450</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R50C118[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n146_s14/F</td>
</tr>
<tr>
<td>12.834</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C117[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n146_s10/I3</td>
</tr>
<tr>
<td>13.401</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R49C117[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n146_s10/F</td>
</tr>
<tr>
<td>13.788</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C116[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n147_s18/I0</td>
</tr>
<tr>
<td>14.361</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R50C116[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n147_s18/F</td>
</tr>
<tr>
<td>14.750</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R52C115[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n245_s/I1</td>
</tr>
<tr>
<td>15.295</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C115[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n245_s/COUT</td>
</tr>
<tr>
<td>15.295</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R52C115[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n326_s/CIN</td>
</tr>
<tr>
<td>15.591</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C115[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n326_s/SUM</td>
</tr>
<tr>
<td>15.951</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C115[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n326_s0/I0</td>
</tr>
<tr>
<td>16.546</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R51C115[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n326_s0/COUT</td>
</tr>
<tr>
<td>16.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C115[2][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n325_s0/CIN</td>
</tr>
<tr>
<td>16.596</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C115[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n325_s0/COUT</td>
</tr>
<tr>
<td>16.596</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C115[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n324_s0/CIN</td>
</tr>
<tr>
<td>16.892</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C115[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n324_s0/SUM</td>
</tr>
<tr>
<td>17.279</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C114[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n379_s4/I0</td>
</tr>
<tr>
<td>17.846</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R52C114[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n379_s4/F</td>
</tr>
<tr>
<td>18.211</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C116[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n377_s4/I2</td>
</tr>
<tr>
<td>18.530</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R52C116[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n377_s4/F</td>
</tr>
<tr>
<td>18.691</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C116[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n378_s1/I2</td>
</tr>
<tr>
<td>19.270</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R53C116[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n378_s1/F</td>
</tr>
<tr>
<td>19.272</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C116[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n378_s0/I0</td>
</tr>
<tr>
<td>19.851</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C116[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n378_s0/F</td>
</tr>
<tr>
<td>19.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C116[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tmds_2/cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.143</td>
<td>7.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.700</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.590</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C116[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>14.527</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C116[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.879, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.769, 62.576%; route: 4.264, 34.344%; tC2Q: 0.382, 3.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.891, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_tmds_2/q_out_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.436</td>
<td>3.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C123[2][A]</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_1_s0/CLK</td>
</tr>
<tr>
<td>7.819</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R52C123[2][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/out_axis_tdata_1_s0/Q</td>
</tr>
<tr>
<td>8.491</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C117[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n406_s2/I3</td>
</tr>
<tr>
<td>9.065</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R52C117[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n406_s2/F</td>
</tr>
<tr>
<td>9.491</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C118[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n88_s5/I0</td>
</tr>
<tr>
<td>10.065</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C118[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n88_s5/F</td>
</tr>
<tr>
<td>10.449</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C117[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n88_s3/I1</td>
</tr>
<tr>
<td>11.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C117[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>11.168</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C117[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n88_s0/I2</td>
</tr>
<tr>
<td>11.746</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R50C117[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>12.135</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C117[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n175_s18/I2</td>
</tr>
<tr>
<td>12.682</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C117[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n175_s18/F</td>
</tr>
<tr>
<td>13.215</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C118[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n174_s17/I1</td>
</tr>
<tr>
<td>13.789</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C118[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n174_s17/F</td>
</tr>
<tr>
<td>14.005</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C116[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n174_s18/I2</td>
</tr>
<tr>
<td>14.512</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C116[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n174_s18/F</td>
</tr>
<tr>
<td>14.899</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R49C115[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n180_s0/I0</td>
</tr>
<tr>
<td>15.494</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C115[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n180_s0/COUT</td>
</tr>
<tr>
<td>15.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C115[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n181_s0/CIN</td>
</tr>
<tr>
<td>15.544</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R49C115[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n181_s0/COUT</td>
</tr>
<tr>
<td>16.174</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C116[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n183_s0/I2</td>
</tr>
<tr>
<td>16.721</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R50C116[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n183_s0/F</td>
</tr>
<tr>
<td>17.110</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C117[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n359_s2/I2</td>
</tr>
<tr>
<td>17.566</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C117[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n359_s2/F</td>
</tr>
<tr>
<td>17.569</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C117[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n359_s1/I3</td>
</tr>
<tr>
<td>18.116</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R49C117[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n359_s1/F</td>
</tr>
<tr>
<td>19.081</td>
<td>0.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C117[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n407_s4/I3</td>
</tr>
<tr>
<td>19.649</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C117[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n407_s4/F</td>
</tr>
<tr>
<td>19.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C117[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tmds_2/q_out_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.143</td>
<td>7.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.700</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.598</td>
<td>3.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C117[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/q_out_3_s0/CLK</td>
</tr>
<tr>
<td>14.534</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C117[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/q_out_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.879, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.686, 54.749%; route: 5.144, 42.119%; tC2Q: 0.382, 3.132%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.898, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.546</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_tmds_1/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.469</td>
<td>3.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C131[3][A]</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_13_s0/CLK</td>
</tr>
<tr>
<td>7.852</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R58C131[3][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/out_axis_tdata_13_s0/Q</td>
</tr>
<tr>
<td>9.222</td>
<td>1.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C118[2][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n405_s3/I1</td>
</tr>
<tr>
<td>9.801</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R56C118[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n405_s3/F</td>
</tr>
<tr>
<td>9.981</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C118[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n88_s7/I1</td>
</tr>
<tr>
<td>10.299</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R57C118[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n88_s7/F</td>
</tr>
<tr>
<td>10.314</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C118[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n88_s1/I2</td>
</tr>
<tr>
<td>10.822</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R57C118[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n88_s1/F</td>
</tr>
<tr>
<td>11.022</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C119[2][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n88_s0/I0</td>
</tr>
<tr>
<td>11.601</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R57C119[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>12.278</td>
<td>0.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C118[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n146_s14/I3</td>
</tr>
<tr>
<td>12.567</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C118[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n146_s14/F</td>
</tr>
<tr>
<td>12.742</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C117[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n146_s10/I3</td>
</tr>
<tr>
<td>13.249</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R56C117[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n146_s10/F</td>
</tr>
<tr>
<td>13.641</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C117[2][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n147_s18/I0</td>
</tr>
<tr>
<td>14.208</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C117[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n147_s18/F</td>
</tr>
<tr>
<td>14.863</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C115[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n223_s/I1</td>
</tr>
<tr>
<td>15.408</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C115[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n223_s/COUT</td>
</tr>
<tr>
<td>15.408</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C115[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n289_s/CIN</td>
</tr>
<tr>
<td>15.704</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C115[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n289_s/SUM</td>
</tr>
<tr>
<td>16.086</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R57C116[2][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n289_s0/I0</td>
</tr>
<tr>
<td>16.681</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R57C116[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n289_s0/COUT</td>
</tr>
<tr>
<td>16.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C116[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n288_s0/CIN</td>
</tr>
<tr>
<td>16.731</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R57C116[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n288_s0/COUT</td>
</tr>
<tr>
<td>16.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R57C117[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n287_s0/CIN</td>
</tr>
<tr>
<td>16.974</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C117[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n287_s0/SUM</td>
</tr>
<tr>
<td>17.358</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C115[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n377_s6/I3</td>
</tr>
<tr>
<td>17.932</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C115[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n377_s6/F</td>
</tr>
<tr>
<td>18.109</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C115[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n380_s4/I1</td>
</tr>
<tr>
<td>18.566</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C115[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n380_s4/F</td>
</tr>
<tr>
<td>18.568</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C115[2][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n380_s1/I1</td>
</tr>
<tr>
<td>19.147</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C115[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n380_s1/F</td>
</tr>
<tr>
<td>19.149</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C115[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n380_s0/I0</td>
</tr>
<tr>
<td>19.657</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C115[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n380_s0/F</td>
</tr>
<tr>
<td>19.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C115[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tmds_1/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.143</td>
<td>7.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.700</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.610</td>
<td>3.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C115[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>14.546</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C115[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.194, 59.026%; route: 4.611, 37.836%; tC2Q: 0.382, 3.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.910, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.570</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_tmds_0/q_out_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.488</td>
<td>3.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[3][A]</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0/CLK</td>
</tr>
<tr>
<td>7.871</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R58C129[3][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0/Q</td>
</tr>
<tr>
<td>10.178</td>
<td>2.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C109[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s10/I0</td>
</tr>
<tr>
<td>10.467</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C109[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n88_s10/F</td>
</tr>
<tr>
<td>10.827</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C109[2][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s3/I3</td>
</tr>
<tr>
<td>11.334</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R59C109[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n88_s3/F</td>
</tr>
<tr>
<td>11.721</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C108[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s0/I2</td>
</tr>
<tr>
<td>12.177</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R58C108[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n88_s0/F</td>
</tr>
<tr>
<td>12.449</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C110[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n175_s16/I1</td>
</tr>
<tr>
<td>13.028</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C110[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n175_s16/F</td>
</tr>
<tr>
<td>13.661</td>
<td>0.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n174_s16/I1</td>
</tr>
<tr>
<td>14.228</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C105[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n174_s16/F</td>
</tr>
<tr>
<td>14.408</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C104[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n174_s15/I0</td>
</tr>
<tr>
<td>14.982</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C104[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n174_s15/F</td>
</tr>
<tr>
<td>15.743</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C109[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n180_s0/I0</td>
</tr>
<tr>
<td>16.338</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R58C109[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n180_s0/COUT</td>
</tr>
<tr>
<td>16.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R58C109[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n181_s0/CIN</td>
</tr>
<tr>
<td>16.388</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R58C109[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n181_s0/COUT</td>
</tr>
<tr>
<td>16.637</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C109[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n183_s0/I2</td>
</tr>
<tr>
<td>17.204</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R58C109[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n183_s0/F</td>
</tr>
<tr>
<td>17.607</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C111[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n359_s1/I3</td>
</tr>
<tr>
<td>18.181</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R58C111[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n359_s1/F</td>
</tr>
<tr>
<td>19.067</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C109[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n407_s0/I2</td>
</tr>
<tr>
<td>19.646</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C109[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n407_s0/F</td>
</tr>
<tr>
<td>19.646</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C109[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tmds_0/q_out_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.143</td>
<td>7.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.700</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.633</td>
<td>3.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C109[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/q_out_3_s0/CLK</td>
</tr>
<tr>
<td>14.570</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C109[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/q_out_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.931, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.338, 43.903%; route: 6.438, 52.951%; tC2Q: 0.382, 3.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.934, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.488</td>
<td>3.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[3][A]</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0/CLK</td>
</tr>
<tr>
<td>7.871</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R58C129[3][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0/Q</td>
</tr>
<tr>
<td>10.178</td>
<td>2.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C109[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s10/I0</td>
</tr>
<tr>
<td>10.467</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C109[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n88_s10/F</td>
</tr>
<tr>
<td>10.827</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C109[2][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s3/I3</td>
</tr>
<tr>
<td>11.334</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R59C109[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n88_s3/F</td>
</tr>
<tr>
<td>11.721</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C108[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s0/I2</td>
</tr>
<tr>
<td>12.177</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R58C108[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n88_s0/F</td>
</tr>
<tr>
<td>12.449</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C110[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n175_s16/I1</td>
</tr>
<tr>
<td>13.028</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C110[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n175_s16/F</td>
</tr>
<tr>
<td>13.661</td>
<td>0.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n174_s16/I1</td>
</tr>
<tr>
<td>14.228</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C105[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n174_s16/F</td>
</tr>
<tr>
<td>14.408</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C104[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n174_s15/I0</td>
</tr>
<tr>
<td>14.982</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C104[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n174_s15/F</td>
</tr>
<tr>
<td>15.743</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C109[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n180_s0/I0</td>
</tr>
<tr>
<td>16.338</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R58C109[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n180_s0/COUT</td>
</tr>
<tr>
<td>16.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R58C109[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n181_s0/CIN</td>
</tr>
<tr>
<td>16.388</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R58C109[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n181_s0/COUT</td>
</tr>
<tr>
<td>16.637</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C109[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n183_s0/I2</td>
</tr>
<tr>
<td>17.204</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R58C109[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n183_s0/F</td>
</tr>
<tr>
<td>17.607</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C111[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n359_s1/I3</td>
</tr>
<tr>
<td>18.181</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R58C111[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n359_s1/F</td>
</tr>
<tr>
<td>19.029</td>
<td>0.849</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C106[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n359_s0/I2</td>
</tr>
<tr>
<td>19.577</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C106[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n359_s0/F</td>
</tr>
<tr>
<td>19.577</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C106[3][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tmds_0/cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.143</td>
<td>7.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.700</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.619</td>
<td>3.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C106[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>14.555</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C106[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.931, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.306, 43.894%; route: 6.400, 52.942%; tC2Q: 0.382, 3.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.919, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.977</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_tmds_2/q_out_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.436</td>
<td>3.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C123[2][A]</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_1_s0/CLK</td>
</tr>
<tr>
<td>7.819</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R52C123[2][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/out_axis_tdata_1_s0/Q</td>
</tr>
<tr>
<td>8.491</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C117[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n406_s2/I3</td>
</tr>
<tr>
<td>9.065</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R52C117[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n406_s2/F</td>
</tr>
<tr>
<td>9.491</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C118[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n88_s5/I0</td>
</tr>
<tr>
<td>10.065</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C118[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n88_s5/F</td>
</tr>
<tr>
<td>10.449</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C117[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n88_s3/I1</td>
</tr>
<tr>
<td>11.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C117[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>11.168</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C117[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n88_s0/I2</td>
</tr>
<tr>
<td>11.746</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R50C117[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>12.135</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C117[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n175_s18/I2</td>
</tr>
<tr>
<td>12.682</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C117[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n175_s18/F</td>
</tr>
<tr>
<td>13.215</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C118[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n174_s17/I1</td>
</tr>
<tr>
<td>13.789</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C118[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n174_s17/F</td>
</tr>
<tr>
<td>14.005</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C116[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n174_s18/I2</td>
</tr>
<tr>
<td>14.512</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C116[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n174_s18/F</td>
</tr>
<tr>
<td>14.899</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R49C115[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n180_s0/I0</td>
</tr>
<tr>
<td>15.494</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C115[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n180_s0/COUT</td>
</tr>
<tr>
<td>15.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C115[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n181_s0/CIN</td>
</tr>
<tr>
<td>15.544</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R49C115[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n181_s0/COUT</td>
</tr>
<tr>
<td>16.174</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C116[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n183_s0/I2</td>
</tr>
<tr>
<td>16.721</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R50C116[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n183_s0/F</td>
</tr>
<tr>
<td>17.110</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C117[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n359_s2/I2</td>
</tr>
<tr>
<td>17.566</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C117[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n359_s2/F</td>
</tr>
<tr>
<td>17.569</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C117[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n359_s1/I3</td>
</tr>
<tr>
<td>18.116</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R49C117[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n359_s1/F</td>
</tr>
<tr>
<td>18.933</td>
<td>0.816</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C117[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n408_s1/I3</td>
</tr>
<tr>
<td>19.511</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C117[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n408_s1/F</td>
</tr>
<tr>
<td>19.511</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C117[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tmds_2/q_out_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.143</td>
<td>7.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.700</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.598</td>
<td>3.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C117[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/q_out_2_s0/CLK</td>
</tr>
<tr>
<td>14.534</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C117[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/q_out_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.879, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.698, 55.466%; route: 4.995, 41.366%; tC2Q: 0.382, 3.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.898, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.975</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_tmds_2/q_out_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.436</td>
<td>3.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C123[2][A]</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_1_s0/CLK</td>
</tr>
<tr>
<td>7.819</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R52C123[2][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/out_axis_tdata_1_s0/Q</td>
</tr>
<tr>
<td>8.491</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C117[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n406_s2/I3</td>
</tr>
<tr>
<td>9.065</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R52C117[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n406_s2/F</td>
</tr>
<tr>
<td>9.491</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C118[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n88_s5/I0</td>
</tr>
<tr>
<td>10.065</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C118[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n88_s5/F</td>
</tr>
<tr>
<td>10.449</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C117[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n88_s3/I1</td>
</tr>
<tr>
<td>11.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C117[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>11.168</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C117[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n88_s0/I2</td>
</tr>
<tr>
<td>11.746</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R50C117[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>12.135</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C117[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n175_s18/I2</td>
</tr>
<tr>
<td>12.682</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C117[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n175_s18/F</td>
</tr>
<tr>
<td>13.215</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C118[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n174_s17/I1</td>
</tr>
<tr>
<td>13.789</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C118[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n174_s17/F</td>
</tr>
<tr>
<td>14.005</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C116[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n174_s18/I2</td>
</tr>
<tr>
<td>14.512</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C116[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n174_s18/F</td>
</tr>
<tr>
<td>14.899</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R49C115[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n180_s0/I0</td>
</tr>
<tr>
<td>15.494</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C115[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n180_s0/COUT</td>
</tr>
<tr>
<td>15.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C115[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n181_s0/CIN</td>
</tr>
<tr>
<td>15.544</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R49C115[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n181_s0/COUT</td>
</tr>
<tr>
<td>16.174</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C116[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n183_s0/I2</td>
</tr>
<tr>
<td>16.721</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R50C116[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n183_s0/F</td>
</tr>
<tr>
<td>17.110</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C117[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n359_s2/I2</td>
</tr>
<tr>
<td>17.566</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C117[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n359_s2/F</td>
</tr>
<tr>
<td>17.569</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C117[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n359_s1/I3</td>
</tr>
<tr>
<td>18.116</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R49C117[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n359_s1/F</td>
</tr>
<tr>
<td>18.933</td>
<td>0.816</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C117[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n401_s1/I1</td>
</tr>
<tr>
<td>19.511</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C117[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n401_s1/F</td>
</tr>
<tr>
<td>19.511</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C117[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tmds_2/q_out_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.143</td>
<td>7.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.700</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.600</td>
<td>3.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C117[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/q_out_9_s0/CLK</td>
</tr>
<tr>
<td>14.536</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C117[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/q_out_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.879, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.698, 55.466%; route: 4.995, 41.366%; tC2Q: 0.382, 3.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.900, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.506</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_tmds_2/q_out_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.436</td>
<td>3.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C123[2][A]</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_1_s0/CLK</td>
</tr>
<tr>
<td>7.819</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R52C123[2][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/out_axis_tdata_1_s0/Q</td>
</tr>
<tr>
<td>8.491</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C117[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n406_s2/I3</td>
</tr>
<tr>
<td>9.065</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R52C117[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n406_s2/F</td>
</tr>
<tr>
<td>9.491</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C118[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n88_s5/I0</td>
</tr>
<tr>
<td>10.065</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C118[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n88_s5/F</td>
</tr>
<tr>
<td>10.449</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C117[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n88_s3/I1</td>
</tr>
<tr>
<td>11.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C117[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>11.168</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C117[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n88_s0/I2</td>
</tr>
<tr>
<td>11.746</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R50C117[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>12.135</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C117[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n175_s18/I2</td>
</tr>
<tr>
<td>12.682</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C117[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n175_s18/F</td>
</tr>
<tr>
<td>13.215</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C118[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n174_s17/I1</td>
</tr>
<tr>
<td>13.789</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C118[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n174_s17/F</td>
</tr>
<tr>
<td>14.005</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C116[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n174_s18/I2</td>
</tr>
<tr>
<td>14.512</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C116[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n174_s18/F</td>
</tr>
<tr>
<td>14.899</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R49C115[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n180_s0/I0</td>
</tr>
<tr>
<td>15.494</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C115[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n180_s0/COUT</td>
</tr>
<tr>
<td>15.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C115[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n181_s0/CIN</td>
</tr>
<tr>
<td>15.544</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R49C115[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n181_s0/COUT</td>
</tr>
<tr>
<td>16.174</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C116[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n183_s0/I2</td>
</tr>
<tr>
<td>16.721</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R50C116[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n183_s0/F</td>
</tr>
<tr>
<td>17.110</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C117[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n359_s2/I2</td>
</tr>
<tr>
<td>17.566</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C117[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n359_s2/F</td>
</tr>
<tr>
<td>17.569</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C117[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n359_s1/I3</td>
</tr>
<tr>
<td>18.116</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R49C117[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n359_s1/F</td>
</tr>
<tr>
<td>18.933</td>
<td>0.816</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C117[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n405_s2/I3</td>
</tr>
<tr>
<td>19.506</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C117[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n405_s2/F</td>
</tr>
<tr>
<td>19.506</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C117[3][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tmds_2/q_out_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.143</td>
<td>7.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.700</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.598</td>
<td>3.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C117[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/q_out_5_s0/CLK</td>
</tr>
<tr>
<td>14.534</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C117[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/q_out_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.879, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.693, 55.447%; route: 4.995, 41.384%; tC2Q: 0.382, 3.169%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.898, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_tmds_1/cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.469</td>
<td>3.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C131[3][A]</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_13_s0/CLK</td>
</tr>
<tr>
<td>7.852</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R58C131[3][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/out_axis_tdata_13_s0/Q</td>
</tr>
<tr>
<td>9.222</td>
<td>1.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C118[2][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n405_s3/I1</td>
</tr>
<tr>
<td>9.801</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R56C118[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n405_s3/F</td>
</tr>
<tr>
<td>9.981</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C118[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n88_s7/I1</td>
</tr>
<tr>
<td>10.299</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R57C118[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n88_s7/F</td>
</tr>
<tr>
<td>10.314</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C118[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n88_s1/I2</td>
</tr>
<tr>
<td>10.822</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R57C118[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n88_s1/F</td>
</tr>
<tr>
<td>11.022</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C119[2][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n88_s0/I0</td>
</tr>
<tr>
<td>11.601</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R57C119[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>12.278</td>
<td>0.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C118[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n146_s14/I3</td>
</tr>
<tr>
<td>12.567</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C118[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n146_s14/F</td>
</tr>
<tr>
<td>12.742</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C117[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n146_s10/I3</td>
</tr>
<tr>
<td>13.249</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R56C117[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n146_s10/F</td>
</tr>
<tr>
<td>13.641</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C117[2][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n147_s18/I0</td>
</tr>
<tr>
<td>14.208</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C117[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n147_s18/F</td>
</tr>
<tr>
<td>14.863</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C115[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n223_s/I1</td>
</tr>
<tr>
<td>15.408</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C115[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n223_s/COUT</td>
</tr>
<tr>
<td>15.408</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C115[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n289_s/CIN</td>
</tr>
<tr>
<td>15.704</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C115[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n289_s/SUM</td>
</tr>
<tr>
<td>16.086</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R57C116[2][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n289_s0/I0</td>
</tr>
<tr>
<td>16.681</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R57C116[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n289_s0/COUT</td>
</tr>
<tr>
<td>16.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C116[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n288_s0/CIN</td>
</tr>
<tr>
<td>16.731</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R57C116[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n288_s0/COUT</td>
</tr>
<tr>
<td>16.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R57C117[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n287_s0/CIN</td>
</tr>
<tr>
<td>16.974</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C117[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n287_s0/SUM</td>
</tr>
<tr>
<td>17.358</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C115[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n377_s6/I3</td>
</tr>
<tr>
<td>17.932</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C115[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n377_s6/F</td>
</tr>
<tr>
<td>17.937</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C115[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n379_s4/I1</td>
</tr>
<tr>
<td>18.393</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C115[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n379_s4/F</td>
</tr>
<tr>
<td>18.566</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C114[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n379_s1/I1</td>
</tr>
<tr>
<td>18.854</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C114[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n379_s1/F</td>
</tr>
<tr>
<td>18.857</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C114[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n379_s0/I0</td>
</tr>
<tr>
<td>19.436</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C114[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n379_s0/F</td>
</tr>
<tr>
<td>19.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C114[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tmds_1/cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.143</td>
<td>7.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.700</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.622</td>
<td>3.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C114[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>14.558</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C114[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.975, 58.289%; route: 4.609, 38.515%; tC2Q: 0.382, 3.196%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.922, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.838</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_tmds_1/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.469</td>
<td>3.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C131[3][A]</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_13_s0/CLK</td>
</tr>
<tr>
<td>7.852</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R58C131[3][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/out_axis_tdata_13_s0/Q</td>
</tr>
<tr>
<td>9.222</td>
<td>1.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C118[2][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n405_s3/I1</td>
</tr>
<tr>
<td>9.801</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R56C118[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n405_s3/F</td>
</tr>
<tr>
<td>9.981</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C118[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n88_s7/I1</td>
</tr>
<tr>
<td>10.299</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R57C118[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n88_s7/F</td>
</tr>
<tr>
<td>10.314</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C118[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n88_s1/I2</td>
</tr>
<tr>
<td>10.822</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R57C118[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n88_s1/F</td>
</tr>
<tr>
<td>11.022</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C119[2][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n88_s0/I0</td>
</tr>
<tr>
<td>11.601</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R57C119[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>12.278</td>
<td>0.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C118[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n146_s14/I3</td>
</tr>
<tr>
<td>12.567</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C118[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n146_s14/F</td>
</tr>
<tr>
<td>12.742</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C117[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n146_s10/I3</td>
</tr>
<tr>
<td>13.249</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R56C117[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n146_s10/F</td>
</tr>
<tr>
<td>13.641</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C117[2][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n147_s18/I0</td>
</tr>
<tr>
<td>14.208</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C117[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n147_s18/F</td>
</tr>
<tr>
<td>14.863</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C115[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n223_s/I1</td>
</tr>
<tr>
<td>15.408</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C115[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n223_s/COUT</td>
</tr>
<tr>
<td>15.408</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C115[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n289_s/CIN</td>
</tr>
<tr>
<td>15.704</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C115[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n289_s/SUM</td>
</tr>
<tr>
<td>16.086</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R57C116[2][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n289_s0/I0</td>
</tr>
<tr>
<td>16.681</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R57C116[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n289_s0/COUT</td>
</tr>
<tr>
<td>16.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C116[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n288_s0/CIN</td>
</tr>
<tr>
<td>16.731</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R57C116[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n288_s0/COUT</td>
</tr>
<tr>
<td>16.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R57C117[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n287_s0/CIN</td>
</tr>
<tr>
<td>16.974</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C117[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n287_s0/SUM</td>
</tr>
<tr>
<td>17.569</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C114[2][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n381_s4/I3</td>
</tr>
<tr>
<td>18.137</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C114[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n381_s4/F</td>
</tr>
<tr>
<td>18.309</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C114[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n381_s1/I1</td>
</tr>
<tr>
<td>18.883</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C114[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n381_s1/F</td>
</tr>
<tr>
<td>18.886</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C114[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/n381_s0/I0</td>
</tr>
<tr>
<td>19.393</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C114[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_1/n381_s0/F</td>
</tr>
<tr>
<td>19.393</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C114[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tmds_1/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.143</td>
<td>7.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.700</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.619</td>
<td>3.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C114[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>14.555</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C114[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_1/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.726, 56.411%; route: 4.815, 40.382%; tC2Q: 0.382, 3.208%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.919, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.836</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_tmds_2/q_out_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.436</td>
<td>3.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C123[2][A]</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_1_s0/CLK</td>
</tr>
<tr>
<td>7.819</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R52C123[2][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/out_axis_tdata_1_s0/Q</td>
</tr>
<tr>
<td>8.491</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C117[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n406_s2/I3</td>
</tr>
<tr>
<td>9.065</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R52C117[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n406_s2/F</td>
</tr>
<tr>
<td>9.491</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C118[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n88_s5/I0</td>
</tr>
<tr>
<td>10.065</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C118[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n88_s5/F</td>
</tr>
<tr>
<td>10.449</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C117[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n88_s3/I1</td>
</tr>
<tr>
<td>11.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C117[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>11.168</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C117[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n88_s0/I2</td>
</tr>
<tr>
<td>11.746</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R50C117[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>12.135</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C117[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n175_s18/I2</td>
</tr>
<tr>
<td>12.682</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C117[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n175_s18/F</td>
</tr>
<tr>
<td>13.215</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C118[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n174_s17/I1</td>
</tr>
<tr>
<td>13.789</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C118[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n174_s17/F</td>
</tr>
<tr>
<td>14.005</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C116[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n174_s18/I2</td>
</tr>
<tr>
<td>14.512</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C116[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n174_s18/F</td>
</tr>
<tr>
<td>14.899</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R49C115[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n180_s0/I0</td>
</tr>
<tr>
<td>15.494</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C115[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n180_s0/COUT</td>
</tr>
<tr>
<td>15.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C115[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n181_s0/CIN</td>
</tr>
<tr>
<td>15.544</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R49C115[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n181_s0/COUT</td>
</tr>
<tr>
<td>16.174</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C116[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n183_s0/I2</td>
</tr>
<tr>
<td>16.721</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R50C116[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n183_s0/F</td>
</tr>
<tr>
<td>17.110</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C117[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n359_s2/I2</td>
</tr>
<tr>
<td>17.566</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C117[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n359_s2/F</td>
</tr>
<tr>
<td>17.569</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C117[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n359_s1/I3</td>
</tr>
<tr>
<td>18.116</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R49C117[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n359_s1/F</td>
</tr>
<tr>
<td>19.081</td>
<td>0.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C117[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n406_s1/I3</td>
</tr>
<tr>
<td>19.370</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C117[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n406_s1/F</td>
</tr>
<tr>
<td>19.370</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C117[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tmds_2/q_out_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.143</td>
<td>7.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.700</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.598</td>
<td>3.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C117[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/q_out_4_s0/CLK</td>
</tr>
<tr>
<td>14.534</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C117[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/q_out_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.879, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.408, 53.692%; route: 5.144, 43.103%; tC2Q: 0.382, 3.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.898, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.377</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.488</td>
<td>3.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[3][A]</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0/CLK</td>
</tr>
<tr>
<td>7.871</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R58C129[3][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0/Q</td>
</tr>
<tr>
<td>10.178</td>
<td>2.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C109[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s10/I0</td>
</tr>
<tr>
<td>10.467</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C109[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n88_s10/F</td>
</tr>
<tr>
<td>10.827</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C109[2][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s3/I3</td>
</tr>
<tr>
<td>11.334</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R59C109[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n88_s3/F</td>
</tr>
<tr>
<td>11.721</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C108[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s0/I2</td>
</tr>
<tr>
<td>12.177</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R58C108[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n88_s0/F</td>
</tr>
<tr>
<td>12.612</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C110[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n144_s9/I1</td>
</tr>
<tr>
<td>12.901</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C110[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n144_s9/F</td>
</tr>
<tr>
<td>13.078</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C110[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n146_s13/I2</td>
</tr>
<tr>
<td>13.367</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C110[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n146_s13/F</td>
</tr>
<tr>
<td>13.369</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C110[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n146_s10/I3</td>
</tr>
<tr>
<td>13.688</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R59C110[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n146_s10/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C104[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n176_s13/I0</td>
</tr>
<tr>
<td>14.853</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R58C104[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n176_s13/F</td>
</tr>
<tr>
<td>15.239</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C106[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n223_s/I1</td>
</tr>
<tr>
<td>15.784</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C106[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n223_s/COUT</td>
</tr>
<tr>
<td>15.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C106[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n289_s/CIN</td>
</tr>
<tr>
<td>16.081</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C106[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n289_s/SUM</td>
</tr>
<tr>
<td>16.441</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C106[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n289_s0/I0</td>
</tr>
<tr>
<td>17.224</td>
<td>0.784</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C106[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n289_s0/SUM</td>
</tr>
<tr>
<td>17.901</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C112[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n382_s4/I1</td>
</tr>
<tr>
<td>18.357</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C112[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n382_s4/F</td>
</tr>
<tr>
<td>18.359</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C112[2][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n382_s1/I1</td>
</tr>
<tr>
<td>18.867</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C112[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n382_s1/F</td>
</tr>
<tr>
<td>18.869</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C112[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n382_s0/I0</td>
</tr>
<tr>
<td>19.377</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C112[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n382_s0/F</td>
</tr>
<tr>
<td>19.377</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C112[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tmds_0/cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.143</td>
<td>7.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.700</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.619</td>
<td>3.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C112[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>14.555</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C112[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.931, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.701, 47.955%; route: 5.805, 48.828%; tC2Q: 0.382, 3.217%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.919, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.292</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.532</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_tmds_2/q_out_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.436</td>
<td>3.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C123[2][A]</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_1_s0/CLK</td>
</tr>
<tr>
<td>7.819</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R52C123[2][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/out_axis_tdata_1_s0/Q</td>
</tr>
<tr>
<td>8.491</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C117[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n406_s2/I3</td>
</tr>
<tr>
<td>9.065</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R52C117[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n406_s2/F</td>
</tr>
<tr>
<td>9.491</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C118[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n88_s5/I0</td>
</tr>
<tr>
<td>10.065</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C118[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n88_s5/F</td>
</tr>
<tr>
<td>10.449</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C117[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n88_s3/I1</td>
</tr>
<tr>
<td>11.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C117[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>11.168</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C117[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n88_s0/I2</td>
</tr>
<tr>
<td>11.746</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R50C117[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>12.135</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C117[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n175_s18/I2</td>
</tr>
<tr>
<td>12.682</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C117[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n175_s18/F</td>
</tr>
<tr>
<td>13.215</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C118[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n174_s17/I1</td>
</tr>
<tr>
<td>13.789</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C118[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n174_s17/F</td>
</tr>
<tr>
<td>14.005</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C116[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n174_s18/I2</td>
</tr>
<tr>
<td>14.512</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C116[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n174_s18/F</td>
</tr>
<tr>
<td>14.899</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R49C115[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n180_s0/I0</td>
</tr>
<tr>
<td>15.494</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C115[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n180_s0/COUT</td>
</tr>
<tr>
<td>15.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C115[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n181_s0/CIN</td>
</tr>
<tr>
<td>15.544</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R49C115[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n181_s0/COUT</td>
</tr>
<tr>
<td>16.174</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C116[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n183_s0/I2</td>
</tr>
<tr>
<td>16.721</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R50C116[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n183_s0/F</td>
</tr>
<tr>
<td>17.110</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C117[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n359_s2/I2</td>
</tr>
<tr>
<td>17.566</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C117[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n359_s2/F</td>
</tr>
<tr>
<td>17.569</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C117[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n359_s1/I3</td>
</tr>
<tr>
<td>18.116</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R49C117[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n359_s1/F</td>
</tr>
<tr>
<td>18.714</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C117[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n404_s1/I2</td>
</tr>
<tr>
<td>19.293</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C117[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n404_s1/F</td>
</tr>
<tr>
<td>19.293</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C117[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tmds_2/q_out_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.143</td>
<td>7.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.700</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.596</td>
<td>3.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C117[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/q_out_6_s0/CLK</td>
</tr>
<tr>
<td>14.532</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C117[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/q_out_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.879, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.698, 56.489%; route: 4.776, 40.285%; tC2Q: 0.382, 3.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.896, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.748</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.488</td>
<td>3.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[3][A]</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0/CLK</td>
</tr>
<tr>
<td>7.871</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R58C129[3][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0/Q</td>
</tr>
<tr>
<td>10.178</td>
<td>2.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C109[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s10/I0</td>
</tr>
<tr>
<td>10.467</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C109[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n88_s10/F</td>
</tr>
<tr>
<td>10.827</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C109[2][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s3/I3</td>
</tr>
<tr>
<td>11.334</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R59C109[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n88_s3/F</td>
</tr>
<tr>
<td>11.721</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C108[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s0/I2</td>
</tr>
<tr>
<td>12.177</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R58C108[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n88_s0/F</td>
</tr>
<tr>
<td>12.612</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C110[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n144_s9/I1</td>
</tr>
<tr>
<td>12.901</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C110[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n144_s9/F</td>
</tr>
<tr>
<td>13.078</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C110[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n146_s13/I2</td>
</tr>
<tr>
<td>13.367</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C110[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n146_s13/F</td>
</tr>
<tr>
<td>13.369</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C110[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n146_s10/I3</td>
</tr>
<tr>
<td>13.688</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R59C110[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n146_s10/F</td>
</tr>
<tr>
<td>14.397</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C104[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n176_s13/I0</td>
</tr>
<tr>
<td>14.853</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R58C104[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n176_s13/F</td>
</tr>
<tr>
<td>15.009</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C104[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n245_s/I1</td>
</tr>
<tr>
<td>15.554</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C104[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n245_s/COUT</td>
</tr>
<tr>
<td>15.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C104[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n326_s/CIN</td>
</tr>
<tr>
<td>15.851</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C104[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n326_s/SUM</td>
</tr>
<tr>
<td>16.211</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C104[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n326_s0/I0</td>
</tr>
<tr>
<td>16.994</td>
<td>0.784</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C104[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n326_s0/SUM</td>
</tr>
<tr>
<td>17.592</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C108[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n366_s1/I3</td>
</tr>
<tr>
<td>18.159</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C108[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n366_s1/F</td>
</tr>
<tr>
<td>18.159</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C108[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n366_s0/I0</td>
</tr>
<tr>
<td>18.309</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C108[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n366_s0/O</td>
</tr>
<tr>
<td>18.729</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C104[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n383_s0/I1</td>
</tr>
<tr>
<td>19.303</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C104[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n383_s0/F</td>
</tr>
<tr>
<td>19.303</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C104[3][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tmds_0/cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.143</td>
<td>7.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.700</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.619</td>
<td>3.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C104[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>14.555</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C104[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.931, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.521, 46.731%; route: 5.911, 50.032%; tC2Q: 0.382, 3.237%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.919, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_tmds_0/q_out_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.488</td>
<td>3.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[3][A]</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0/CLK</td>
</tr>
<tr>
<td>7.871</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R58C129[3][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0/Q</td>
</tr>
<tr>
<td>10.178</td>
<td>2.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C109[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s10/I0</td>
</tr>
<tr>
<td>10.467</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C109[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n88_s10/F</td>
</tr>
<tr>
<td>10.827</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C109[2][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s3/I3</td>
</tr>
<tr>
<td>11.334</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R59C109[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n88_s3/F</td>
</tr>
<tr>
<td>11.721</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C108[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s0/I2</td>
</tr>
<tr>
<td>12.177</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R58C108[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n88_s0/F</td>
</tr>
<tr>
<td>12.449</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C110[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n175_s16/I1</td>
</tr>
<tr>
<td>13.028</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C110[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n175_s16/F</td>
</tr>
<tr>
<td>13.661</td>
<td>0.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n174_s16/I1</td>
</tr>
<tr>
<td>14.228</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C105[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n174_s16/F</td>
</tr>
<tr>
<td>14.408</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C104[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n174_s15/I0</td>
</tr>
<tr>
<td>14.982</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C104[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n174_s15/F</td>
</tr>
<tr>
<td>15.743</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C109[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n180_s0/I0</td>
</tr>
<tr>
<td>16.338</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R58C109[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n180_s0/COUT</td>
</tr>
<tr>
<td>16.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R58C109[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n181_s0/CIN</td>
</tr>
<tr>
<td>16.388</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R58C109[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n181_s0/COUT</td>
</tr>
<tr>
<td>16.637</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C109[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n183_s0/I2</td>
</tr>
<tr>
<td>17.204</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R58C109[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n183_s0/F</td>
</tr>
<tr>
<td>18.053</td>
<td>0.849</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C112[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n403_s2/I2</td>
</tr>
<tr>
<td>18.621</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C112[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n403_s2/F</td>
</tr>
<tr>
<td>18.796</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C113[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n409_s0/I2</td>
</tr>
<tr>
<td>19.303</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C113[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n409_s0/F</td>
</tr>
<tr>
<td>19.303</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C113[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tmds_0/q_out_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.143</td>
<td>7.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.700</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.631</td>
<td>3.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C113[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/q_out_1_s0/CLK</td>
</tr>
<tr>
<td>14.567</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C113[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/q_out_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.931, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.260, 44.520%; route: 6.173, 52.243%; tC2Q: 0.382, 3.237%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.931, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_tmds_0/q_out_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.488</td>
<td>3.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[3][A]</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0/CLK</td>
</tr>
<tr>
<td>7.871</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R58C129[3][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/out_axis_tdata_16_s0/Q</td>
</tr>
<tr>
<td>10.178</td>
<td>2.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C109[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s10/I0</td>
</tr>
<tr>
<td>10.467</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C109[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n88_s10/F</td>
</tr>
<tr>
<td>10.827</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C109[2][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s3/I3</td>
</tr>
<tr>
<td>11.334</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R59C109[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n88_s3/F</td>
</tr>
<tr>
<td>11.721</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C108[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n88_s0/I2</td>
</tr>
<tr>
<td>12.177</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R58C108[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n88_s0/F</td>
</tr>
<tr>
<td>12.449</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C110[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n175_s16/I1</td>
</tr>
<tr>
<td>13.028</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C110[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n175_s16/F</td>
</tr>
<tr>
<td>13.661</td>
<td>0.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C105[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n174_s16/I1</td>
</tr>
<tr>
<td>14.228</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C105[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n174_s16/F</td>
</tr>
<tr>
<td>14.408</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C104[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n174_s15/I0</td>
</tr>
<tr>
<td>14.982</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C104[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n174_s15/F</td>
</tr>
<tr>
<td>15.743</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R58C109[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n180_s0/I0</td>
</tr>
<tr>
<td>16.338</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R58C109[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n180_s0/COUT</td>
</tr>
<tr>
<td>16.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R58C109[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n181_s0/CIN</td>
</tr>
<tr>
<td>16.388</td>
<td>0.050</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R58C109[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n181_s0/COUT</td>
</tr>
<tr>
<td>16.637</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C109[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n183_s0/I2</td>
</tr>
<tr>
<td>17.204</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R58C109[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n183_s0/F</td>
</tr>
<tr>
<td>18.053</td>
<td>0.849</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C112[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n403_s2/I2</td>
</tr>
<tr>
<td>18.621</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C112[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n403_s2/F</td>
</tr>
<tr>
<td>18.796</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C113[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/n403_s0/I2</td>
</tr>
<tr>
<td>19.303</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C113[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_0/n403_s0/F</td>
</tr>
<tr>
<td>19.303</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C113[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tmds_0/q_out_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.143</td>
<td>7.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.700</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.631</td>
<td>3.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C113[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/q_out_7_s0/CLK</td>
</tr>
<tr>
<td>14.567</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C113[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_0/q_out_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.931, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.260, 44.520%; route: 6.173, 52.243%; tC2Q: 0.382, 3.237%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.931, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_tmds_2/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.436</td>
<td>3.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C123[2][A]</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tdata_1_s0/CLK</td>
</tr>
<tr>
<td>7.819</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R52C123[2][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/out_axis_tdata_1_s0/Q</td>
</tr>
<tr>
<td>8.491</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C117[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n406_s2/I3</td>
</tr>
<tr>
<td>9.065</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R52C117[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n406_s2/F</td>
</tr>
<tr>
<td>9.491</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C118[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n88_s5/I0</td>
</tr>
<tr>
<td>10.065</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C118[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n88_s5/F</td>
</tr>
<tr>
<td>10.449</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C117[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n88_s3/I1</td>
</tr>
<tr>
<td>11.016</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C117[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>11.168</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C117[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n88_s0/I2</td>
</tr>
<tr>
<td>11.746</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R50C117[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>11.943</td>
<td>0.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C118[2][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n146_s14/I0</td>
</tr>
<tr>
<td>12.450</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R50C118[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n146_s14/F</td>
</tr>
<tr>
<td>12.834</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C117[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n146_s10/I3</td>
</tr>
<tr>
<td>13.401</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R49C117[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n146_s10/F</td>
</tr>
<tr>
<td>13.788</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C116[3][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n147_s18/I0</td>
</tr>
<tr>
<td>14.361</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R50C116[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n147_s18/F</td>
</tr>
<tr>
<td>14.954</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C115[0][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n223_s/I1</td>
</tr>
<tr>
<td>15.499</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C115[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n223_s/COUT</td>
</tr>
<tr>
<td>15.499</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C115[0][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n289_s/CIN</td>
</tr>
<tr>
<td>15.549</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C115[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n289_s/COUT</td>
</tr>
<tr>
<td>15.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C115[1][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n288_s/CIN</td>
</tr>
<tr>
<td>15.599</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C115[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n288_s/COUT</td>
</tr>
<tr>
<td>15.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C115[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n287_s/CIN</td>
</tr>
<tr>
<td>15.895</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C115[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n287_s/SUM</td>
</tr>
<tr>
<td>16.485</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C115[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n287_s0/I0</td>
</tr>
<tr>
<td>17.269</td>
<td>0.784</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C115[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n287_s0/SUM</td>
</tr>
<tr>
<td>17.274</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C115[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n379_s5/I3</td>
</tr>
<tr>
<td>17.847</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C115[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n379_s5/F</td>
</tr>
<tr>
<td>18.234</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C114[3][A]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n380_s2/I2</td>
</tr>
<tr>
<td>18.781</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C114[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n380_s2/F</td>
</tr>
<tr>
<td>18.954</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C114[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/n380_s0/I1</td>
</tr>
<tr>
<td>19.243</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C114[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tmds_2/n380_s0/F</td>
</tr>
<tr>
<td>19.243</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C114[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tmds_2/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.143</td>
<td>7.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.700</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.588</td>
<td>3.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C114[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>14.525</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C114[1][B]</td>
<td>svo_hdmi_inst_0/svo_tmds_2/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.879, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.078, 59.947%; route: 4.346, 36.813%; tC2Q: 0.382, 3.240%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.889, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_enc/out_fifo_rdaddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_enc/out_fifo_rdaddr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.019</td>
<td>1.463</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C122[0][A]</td>
<td>svo_hdmi_inst_0/svo_enc/out_fifo_rdaddr_0_s0/CLK</td>
</tr>
<tr>
<td>5.160</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R59C122[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/out_fifo_rdaddr_0_s0/Q</td>
</tr>
<tr>
<td>5.166</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C122[0][A]</td>
<td>svo_hdmi_inst_0/svo_enc/n414_s5/I0</td>
</tr>
<tr>
<td>5.319</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R59C122[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_enc/n414_s5/F</td>
</tr>
<tr>
<td>5.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C122[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/out_fifo_rdaddr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.019</td>
<td>1.463</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C122[0][A]</td>
<td>svo_hdmi_inst_0/svo_enc/out_fifo_rdaddr_0_s0/CLK</td>
</tr>
<tr>
<td>5.044</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C122[0][A]</td>
<td>svo_hdmi_inst_0/svo_enc/out_fifo_rdaddr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.463, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.463, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_enc/hcursor_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_enc/hcursor_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.019</td>
<td>1.463</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C126[1][A]</td>
<td>svo_hdmi_inst_0/svo_enc/hcursor_13_s0/CLK</td>
</tr>
<tr>
<td>5.160</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R59C126[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/hcursor_13_s0/Q</td>
</tr>
<tr>
<td>5.166</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C126[1][A]</td>
<td>svo_hdmi_inst_0/svo_enc/n110_s2/I3</td>
</tr>
<tr>
<td>5.319</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R59C126[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_enc/n110_s2/F</td>
</tr>
<tr>
<td>5.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C126[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/hcursor_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.019</td>
<td>1.463</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C126[1][A]</td>
<td>svo_hdmi_inst_0/svo_enc/hcursor_13_s0/CLK</td>
</tr>
<tr>
<td>5.044</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C126[1][A]</td>
<td>svo_hdmi_inst_0/svo_enc/hcursor_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.463, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.463, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.016</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_tcard/y_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_tcard/y_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.991</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C110[1][A]</td>
<td>svo_hdmi_inst_0/svo_tcard/y_0_s2/CLK</td>
</tr>
<tr>
<td>5.132</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R49C110[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tcard/y_0_s2/Q</td>
</tr>
<tr>
<td>5.138</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C110[1][A]</td>
<td>svo_hdmi_inst_0/svo_tcard/n1618_s5/I3</td>
</tr>
<tr>
<td>5.291</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C110[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tcard/n1618_s5/F</td>
</tr>
<tr>
<td>5.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C110[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tcard/y_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.991</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C110[1][A]</td>
<td>svo_hdmi_inst_0/svo_tcard/y_0_s2/CLK</td>
</tr>
<tr>
<td>5.016</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C110[1][A]</td>
<td>svo_hdmi_inst_0/svo_tcard/y_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.434, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.434, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.321</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.046</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_tcard/rng_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_tcard/rng_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.021</td>
<td>1.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C107[0][A]</td>
<td>svo_hdmi_inst_0/svo_tcard/rng_22_s0/CLK</td>
</tr>
<tr>
<td>5.162</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R56C107[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tcard/rng_22_s0/Q</td>
</tr>
<tr>
<td>5.168</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C107[0][A]</td>
<td>svo_hdmi_inst_0/svo_tcard/n1120_s2/I2</td>
</tr>
<tr>
<td>5.321</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R56C107[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tcard/n1120_s2/F</td>
</tr>
<tr>
<td>5.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C107[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tcard/rng_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.021</td>
<td>1.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C107[0][A]</td>
<td>svo_hdmi_inst_0/svo_tcard/rng_22_s0/CLK</td>
</tr>
<tr>
<td>5.046</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C107[0][A]</td>
<td>svo_hdmi_inst_0/svo_tcard/rng_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.464, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.464, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_tcard/rng_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_tcard/rng_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.001</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C110[1][A]</td>
<td>svo_hdmi_inst_0/svo_tcard/rng_24_s0/CLK</td>
</tr>
<tr>
<td>5.142</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R53C110[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tcard/rng_24_s0/Q</td>
</tr>
<tr>
<td>5.148</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C110[1][A]</td>
<td>svo_hdmi_inst_0/svo_tcard/n1122_s0/I2</td>
</tr>
<tr>
<td>5.301</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C110[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tcard/n1122_s0/F</td>
</tr>
<tr>
<td>5.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C110[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tcard/rng_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.001</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C110[1][A]</td>
<td>svo_hdmi_inst_0/svo_tcard/rng_24_s0/CLK</td>
</tr>
<tr>
<td>5.026</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C110[1][A]</td>
<td>svo_hdmi_inst_0/svo_tcard/rng_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.028</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_tcard/rng_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_tcard/rng_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.003</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C104[0][A]</td>
<td>svo_hdmi_inst_0/svo_tcard/rng_27_s0/CLK</td>
</tr>
<tr>
<td>5.144</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R54C104[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tcard/rng_27_s0/Q</td>
</tr>
<tr>
<td>5.150</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C104[0][A]</td>
<td>svo_hdmi_inst_0/svo_tcard/n1125_s0/I1</td>
</tr>
<tr>
<td>5.303</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C104[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tcard/n1125_s0/F</td>
</tr>
<tr>
<td>5.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C104[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tcard/rng_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.003</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C104[0][A]</td>
<td>svo_hdmi_inst_0/svo_tcard/rng_27_s0/CLK</td>
</tr>
<tr>
<td>5.028</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C104[0][A]</td>
<td>svo_hdmi_inst_0/svo_tcard/rng_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.030</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_tcard/vcursor_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_tcard/vcursor_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.005</td>
<td>1.449</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C109[0][A]</td>
<td>svo_hdmi_inst_0/svo_tcard/vcursor_0_s0/CLK</td>
</tr>
<tr>
<td>5.146</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R53C109[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tcard/vcursor_0_s0/Q</td>
</tr>
<tr>
<td>5.152</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C109[0][A]</td>
<td>svo_hdmi_inst_0/svo_tcard/n1607_s2/I0</td>
</tr>
<tr>
<td>5.305</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C109[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tcard/n1607_s2/F</td>
</tr>
<tr>
<td>5.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C109[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tcard/vcursor_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.005</td>
<td>1.449</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C109[0][A]</td>
<td>svo_hdmi_inst_0/svo_tcard/vcursor_0_s0/CLK</td>
</tr>
<tr>
<td>5.030</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C109[0][A]</td>
<td>svo_hdmi_inst_0/svo_tcard/vcursor_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.449, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.449, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.016</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_tcard/hcursor_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_tcard/hcursor_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.991</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[0][A]</td>
<td>svo_hdmi_inst_0/svo_tcard/hcursor_0_s0/CLK</td>
</tr>
<tr>
<td>5.132</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R50C111[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tcard/hcursor_0_s0/Q</td>
</tr>
<tr>
<td>5.138</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C111[0][A]</td>
<td>svo_hdmi_inst_0/svo_tcard/n1676_s2/I0</td>
</tr>
<tr>
<td>5.291</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C111[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tcard/n1676_s2/F</td>
</tr>
<tr>
<td>5.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C111[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tcard/hcursor_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.991</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[0][A]</td>
<td>svo_hdmi_inst_0/svo_tcard/hcursor_0_s0/CLK</td>
</tr>
<tr>
<td>5.016</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C111[0][A]</td>
<td>svo_hdmi_inst_0/svo_tcard/hcursor_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.434, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.434, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_card_top_m0/spi_master_m0/clk_cnt_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_card_top_m0/spi_master_m0/clk_cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>132</td>
<td>IOB104[B]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>2.912</td>
<td>2.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C101[1][A]</td>
<td>sd_card_top_m0/spi_master_m0/clk_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>3.053</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R59C101[1][A]</td>
<td style=" font-weight:bold;">sd_card_top_m0/spi_master_m0/clk_cnt_15_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C101[1][A]</td>
<td>sd_card_top_m0/spi_master_m0/n104_s1/I2</td>
</tr>
<tr>
<td>3.212</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R59C101[1][A]</td>
<td style=" background: #97FFFF;">sd_card_top_m0/spi_master_m0/n104_s1/F</td>
</tr>
<tr>
<td>3.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C101[1][A]</td>
<td style=" font-weight:bold;">sd_card_top_m0/spi_master_m0/clk_cnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>132</td>
<td>IOB104[B]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>2.912</td>
<td>2.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C101[1][A]</td>
<td>sd_card_top_m0/spi_master_m0/clk_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>2.937</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C101[1][A]</td>
<td>sd_card_top_m0/spi_master_m0/clk_cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.197%; route: 2.237, 76.803%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.197%; route: 2.237, 76.803%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.941</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_card_top_m0/sd_card_cmd_m0/CS_reg_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_card_top_m0/sd_card_cmd_m0/CS_reg_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>132</td>
<td>IOB104[B]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>2.915</td>
<td>2.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C99[1][A]</td>
<td>sd_card_top_m0/sd_card_cmd_m0/CS_reg_s6/CLK</td>
</tr>
<tr>
<td>3.056</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R57C99[1][A]</td>
<td style=" font-weight:bold;">sd_card_top_m0/sd_card_cmd_m0/CS_reg_s6/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C99[1][A]</td>
<td>sd_card_top_m0/sd_card_cmd_m0/n738_s26/I2</td>
</tr>
<tr>
<td>3.215</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C99[1][A]</td>
<td style=" background: #97FFFF;">sd_card_top_m0/sd_card_cmd_m0/n738_s26/F</td>
</tr>
<tr>
<td>3.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C99[1][A]</td>
<td style=" font-weight:bold;">sd_card_top_m0/sd_card_cmd_m0/CS_reg_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>132</td>
<td>IOB104[B]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>2.915</td>
<td>2.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C99[1][A]</td>
<td>sd_card_top_m0/sd_card_cmd_m0/CS_reg_s6/CLK</td>
</tr>
<tr>
<td>2.941</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C99[1][A]</td>
<td>sd_card_top_m0/sd_card_cmd_m0/CS_reg_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.169%; route: 2.240, 76.831%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.169%; route: 2.240, 76.831%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.931</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_card_top_m0/spi_master_m0/DCLK_reg_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_card_top_m0/spi_master_m0/DCLK_reg_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>132</td>
<td>IOB104[B]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>2.906</td>
<td>2.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C102[0][A]</td>
<td>sd_card_top_m0/spi_master_m0/DCLK_reg_s4/CLK</td>
</tr>
<tr>
<td>3.047</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R60C102[0][A]</td>
<td style=" font-weight:bold;">sd_card_top_m0/spi_master_m0/DCLK_reg_s4/Q</td>
</tr>
<tr>
<td>3.053</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C102[0][A]</td>
<td>sd_card_top_m0/spi_master_m0/n78_s6/I2</td>
</tr>
<tr>
<td>3.206</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C102[0][A]</td>
<td style=" background: #97FFFF;">sd_card_top_m0/spi_master_m0/n78_s6/F</td>
</tr>
<tr>
<td>3.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C102[0][A]</td>
<td style=" font-weight:bold;">sd_card_top_m0/spi_master_m0/DCLK_reg_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>132</td>
<td>IOB104[B]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>2.906</td>
<td>2.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C102[0][A]</td>
<td>sd_card_top_m0/spi_master_m0/DCLK_reg_s4/CLK</td>
</tr>
<tr>
<td>2.931</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C102[0][A]</td>
<td>sd_card_top_m0/spi_master_m0/DCLK_reg_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.243%; route: 2.231, 76.757%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.243%; route: 2.231, 76.757%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.946</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_card_top_m0/sd_card_cmd_m0/byte_cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_card_top_m0/sd_card_cmd_m0/byte_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>132</td>
<td>IOB104[B]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>2.921</td>
<td>2.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C100[0][A]</td>
<td>sd_card_top_m0/sd_card_cmd_m0/byte_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>3.062</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R56C100[0][A]</td>
<td style=" font-weight:bold;">sd_card_top_m0/sd_card_cmd_m0/byte_cnt_3_s1/Q</td>
</tr>
<tr>
<td>3.068</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C100[0][A]</td>
<td>sd_card_top_m0/sd_card_cmd_m0/n716_s27/I3</td>
</tr>
<tr>
<td>3.221</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R56C100[0][A]</td>
<td style=" background: #97FFFF;">sd_card_top_m0/sd_card_cmd_m0/n716_s27/F</td>
</tr>
<tr>
<td>3.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C100[0][A]</td>
<td style=" font-weight:bold;">sd_card_top_m0/sd_card_cmd_m0/byte_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>132</td>
<td>IOB104[B]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>2.921</td>
<td>2.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C100[0][A]</td>
<td>sd_card_top_m0/sd_card_cmd_m0/byte_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>2.946</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C100[0][A]</td>
<td>sd_card_top_m0/sd_card_cmd_m0/byte_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.124%; route: 2.246, 76.876%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.124%; route: 2.246, 76.876%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_card_top_m0/sd_card_cmd_m0/byte_cnt_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_card_top_m0/sd_card_cmd_m0/byte_cnt_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>132</td>
<td>IOB104[B]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>2.911</td>
<td>2.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C102[0][A]</td>
<td>sd_card_top_m0/sd_card_cmd_m0/byte_cnt_8_s1/CLK</td>
</tr>
<tr>
<td>3.053</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R57C102[0][A]</td>
<td style=" font-weight:bold;">sd_card_top_m0/sd_card_cmd_m0/byte_cnt_8_s1/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C102[0][A]</td>
<td>sd_card_top_m0/sd_card_cmd_m0/n711_s27/I3</td>
</tr>
<tr>
<td>3.212</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C102[0][A]</td>
<td style=" background: #97FFFF;">sd_card_top_m0/sd_card_cmd_m0/n711_s27/F</td>
</tr>
<tr>
<td>3.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C102[0][A]</td>
<td style=" font-weight:bold;">sd_card_top_m0/sd_card_cmd_m0/byte_cnt_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>132</td>
<td>IOB104[B]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>2.911</td>
<td>2.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C102[0][A]</td>
<td>sd_card_top_m0/sd_card_cmd_m0/byte_cnt_8_s1/CLK</td>
</tr>
<tr>
<td>2.937</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C102[0][A]</td>
<td>sd_card_top_m0/sd_card_cmd_m0/byte_cnt_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.201%; route: 2.236, 76.799%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.201%; route: 2.236, 76.799%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>132</td>
<td>IOB104[B]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>2.913</td>
<td>2.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C102[0][A]</td>
<td>sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_7_s1/CLK</td>
</tr>
<tr>
<td>3.054</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R56C102[0][A]</td>
<td style=" font-weight:bold;">sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_7_s1/Q</td>
</tr>
<tr>
<td>3.060</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C102[0][A]</td>
<td>sd_card_top_m0/sd_card_cmd_m0/n730_s20/I0</td>
</tr>
<tr>
<td>3.213</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R56C102[0][A]</td>
<td style=" background: #97FFFF;">sd_card_top_m0/sd_card_cmd_m0/n730_s20/F</td>
</tr>
<tr>
<td>3.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C102[0][A]</td>
<td style=" font-weight:bold;">sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>132</td>
<td>IOB104[B]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>2.913</td>
<td>2.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C102[0][A]</td>
<td>sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_7_s1/CLK</td>
</tr>
<tr>
<td>2.938</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C102[0][A]</td>
<td>sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.187%; route: 2.238, 76.813%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.187%; route: 2.238, 76.813%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_card_top_m0/sd_card_sec_read_write_m0/cmd_7_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_card_top_m0/sd_card_sec_read_write_m0/cmd_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>132</td>
<td>IOB104[B]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>2.879</td>
<td>2.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C102[0][A]</td>
<td>sd_card_top_m0/sd_card_sec_read_write_m0/cmd_7_s3/CLK</td>
</tr>
<tr>
<td>3.020</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R49C102[0][A]</td>
<td style=" font-weight:bold;">sd_card_top_m0/sd_card_sec_read_write_m0/cmd_7_s3/Q</td>
</tr>
<tr>
<td>3.026</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C102[0][A]</td>
<td>sd_card_top_m0/sd_card_sec_read_write_m0/n1098_s25/I3</td>
</tr>
<tr>
<td>3.180</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C102[0][A]</td>
<td style=" background: #97FFFF;">sd_card_top_m0/sd_card_sec_read_write_m0/n1098_s25/F</td>
</tr>
<tr>
<td>3.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C102[0][A]</td>
<td style=" font-weight:bold;">sd_card_top_m0/sd_card_sec_read_write_m0/cmd_7_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>132</td>
<td>IOB104[B]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>2.879</td>
<td>2.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C102[0][A]</td>
<td>sd_card_top_m0/sd_card_sec_read_write_m0/cmd_7_s3/CLK</td>
</tr>
<tr>
<td>2.905</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C102[0][A]</td>
<td>sd_card_top_m0/sd_card_sec_read_write_m0/cmd_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.459%; route: 2.204, 76.541%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.459%; route: 2.204, 76.541%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.048</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_enc/wait_for_fifos_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_enc/wait_for_fifos_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.023</td>
<td>1.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C126[0][A]</td>
<td>svo_hdmi_inst_0/svo_enc/wait_for_fifos_1_s1/CLK</td>
</tr>
<tr>
<td>5.164</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R57C126[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/wait_for_fifos_1_s1/Q</td>
</tr>
<tr>
<td>5.173</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C126[0][A]</td>
<td>svo_hdmi_inst_0/svo_enc/n409_s6/I1</td>
</tr>
<tr>
<td>5.326</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C126[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_enc/n409_s6/F</td>
</tr>
<tr>
<td>5.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C126[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/wait_for_fifos_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.023</td>
<td>1.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C126[0][A]</td>
<td>svo_hdmi_inst_0/svo_enc/wait_for_fifos_1_s1/CLK</td>
</tr>
<tr>
<td>5.048</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C126[0][A]</td>
<td>svo_hdmi_inst_0/svo_enc/wait_for_fifos_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.466, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.466, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.040</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_enc/out_fifo_rdaddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_enc/out_fifo_rdaddr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.015</td>
<td>1.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C123[0][A]</td>
<td>svo_hdmi_inst_0/svo_enc/out_fifo_rdaddr_1_s0/CLK</td>
</tr>
<tr>
<td>5.156</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R59C123[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/out_fifo_rdaddr_1_s0/Q</td>
</tr>
<tr>
<td>5.165</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C123[0][A]</td>
<td>svo_hdmi_inst_0/svo_enc/n413_s2/I0</td>
</tr>
<tr>
<td>5.318</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R59C123[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_enc/n413_s2/F</td>
</tr>
<tr>
<td>5.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C123[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/out_fifo_rdaddr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.015</td>
<td>1.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C123[0][A]</td>
<td>svo_hdmi_inst_0/svo_enc/out_fifo_rdaddr_1_s0/CLK</td>
</tr>
<tr>
<td>5.040</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C123[0][A]</td>
<td>svo_hdmi_inst_0/svo_enc/out_fifo_rdaddr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.459, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.459, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.028</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_enc/pixel_fifo_rdaddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_enc/pixel_fifo_rdaddr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.003</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C132[0][A]</td>
<td>svo_hdmi_inst_0/svo_enc/pixel_fifo_rdaddr_0_s0/CLK</td>
</tr>
<tr>
<td>5.144</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R54C132[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/pixel_fifo_rdaddr_0_s0/Q</td>
</tr>
<tr>
<td>5.153</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C132[0][A]</td>
<td>svo_hdmi_inst_0/svo_enc/n300_s2/I0</td>
</tr>
<tr>
<td>5.306</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C132[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_enc/n300_s2/F</td>
</tr>
<tr>
<td>5.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C132[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/pixel_fifo_rdaddr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.003</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C132[0][A]</td>
<td>svo_hdmi_inst_0/svo_enc/pixel_fifo_rdaddr_0_s0/CLK</td>
</tr>
<tr>
<td>5.028</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C132[0][A]</td>
<td>svo_hdmi_inst_0/svo_enc/pixel_fifo_rdaddr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.046</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_enc/ctrl_fifo_rdaddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_enc/ctrl_fifo_rdaddr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.021</td>
<td>1.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C128[1][A]</td>
<td>svo_hdmi_inst_0/svo_enc/ctrl_fifo_rdaddr_1_s0/CLK</td>
</tr>
<tr>
<td>5.162</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R58C128[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/ctrl_fifo_rdaddr_1_s0/Q</td>
</tr>
<tr>
<td>5.171</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C128[1][A]</td>
<td>svo_hdmi_inst_0/svo_enc/n287_s2/I1</td>
</tr>
<tr>
<td>5.324</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R58C128[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_enc/n287_s2/F</td>
</tr>
<tr>
<td>5.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C128[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/ctrl_fifo_rdaddr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.021</td>
<td>1.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C128[1][A]</td>
<td>svo_hdmi_inst_0/svo_enc/ctrl_fifo_rdaddr_1_s0/CLK</td>
</tr>
<tr>
<td>5.046</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C128[1][A]</td>
<td>svo_hdmi_inst_0/svo_enc/ctrl_fifo_rdaddr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.464, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.464, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_enc/vcursor_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_enc/vcursor_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.025</td>
<td>1.468</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[0][A]</td>
<td>svo_hdmi_inst_0/svo_enc/vcursor_11_s0/CLK</td>
</tr>
<tr>
<td>5.166</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R58C129[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/vcursor_11_s0/Q</td>
</tr>
<tr>
<td>5.175</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C129[0][A]</td>
<td>svo_hdmi_inst_0/svo_enc/n83_s4/I0</td>
</tr>
<tr>
<td>5.328</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R58C129[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_enc/n83_s4/F</td>
</tr>
<tr>
<td>5.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C129[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/vcursor_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.025</td>
<td>1.468</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[0][A]</td>
<td>svo_hdmi_inst_0/svo_enc/vcursor_11_s0/CLK</td>
</tr>
<tr>
<td>5.050</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C129[0][A]</td>
<td>svo_hdmi_inst_0/svo_enc/vcursor_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.468, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.468, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.048</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_enc/vcursor_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_enc/vcursor_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.023</td>
<td>1.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[1][A]</td>
<td>svo_hdmi_inst_0/svo_enc/vcursor_12_s0/CLK</td>
</tr>
<tr>
<td>5.164</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R59C129[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/vcursor_12_s0/Q</td>
</tr>
<tr>
<td>5.173</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C129[1][A]</td>
<td>svo_hdmi_inst_0/svo_enc/n82_s2/I2</td>
</tr>
<tr>
<td>5.326</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R59C129[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_enc/n82_s2/F</td>
</tr>
<tr>
<td>5.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C129[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/vcursor_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.023</td>
<td>1.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C129[1][A]</td>
<td>svo_hdmi_inst_0/svo_enc/vcursor_12_s0/CLK</td>
</tr>
<tr>
<td>5.048</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C129[1][A]</td>
<td>svo_hdmi_inst_0/svo_enc/vcursor_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.467, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.467, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_enc/hcursor_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_enc/hcursor_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.019</td>
<td>1.463</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C126[0][A]</td>
<td>svo_hdmi_inst_0/svo_enc/hcursor_11_s0/CLK</td>
</tr>
<tr>
<td>5.160</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R59C126[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/hcursor_11_s0/Q</td>
</tr>
<tr>
<td>5.169</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C126[0][A]</td>
<td>svo_hdmi_inst_0/svo_enc/n112_s2/I1</td>
</tr>
<tr>
<td>5.322</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R59C126[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_enc/n112_s2/F</td>
</tr>
<tr>
<td>5.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C126[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_enc/hcursor_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>5.019</td>
<td>1.463</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C126[0][A]</td>
<td>svo_hdmi_inst_0/svo_enc/hcursor_11_s0/CLK</td>
</tr>
<tr>
<td>5.044</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C126[0][A]</td>
<td>svo_hdmi_inst_0/svo_enc/hcursor_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.463, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.463, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_tcard/rng_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_tcard/rng_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.999</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C104[0][A]</td>
<td>svo_hdmi_inst_0/svo_tcard/rng_23_s0/CLK</td>
</tr>
<tr>
<td>5.140</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R51C104[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tcard/rng_23_s0/Q</td>
</tr>
<tr>
<td>5.149</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C104[0][A]</td>
<td>svo_hdmi_inst_0/svo_tcard/n1121_s0/I1</td>
</tr>
<tr>
<td>5.302</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C104[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tcard/n1121_s0/F</td>
</tr>
<tr>
<td>5.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C104[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tcard/rng_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.999</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C104[0][A]</td>
<td>svo_hdmi_inst_0/svo_tcard/rng_23_s0/CLK</td>
</tr>
<tr>
<td>5.024</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C104[0][A]</td>
<td>svo_hdmi_inst_0/svo_tcard/rng_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.294</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.016</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_0/svo_tcard/yoff_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_0/svo_tcard/yoff_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.991</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C110[0][A]</td>
<td>svo_hdmi_inst_0/svo_tcard/yoff_0_s0/CLK</td>
</tr>
<tr>
<td>5.132</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R49C110[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tcard/yoff_0_s0/Q</td>
</tr>
<tr>
<td>5.141</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C110[0][A]</td>
<td>svo_hdmi_inst_0/svo_tcard/n1633_s2/I0</td>
</tr>
<tr>
<td>5.294</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C110[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_0/svo_tcard/n1633_s2/F</td>
</tr>
<tr>
<td>5.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C110[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_0/svo_tcard/yoff_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>RIGHTSIDE[4]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.991</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C110[0][A]</td>
<td>svo_hdmi_inst_0/svo_tcard/yoff_0_s0/CLK</td>
</tr>
<tr>
<td>5.016</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C110[0][A]</td>
<td>svo_hdmi_inst_0/svo_tcard/yoff_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.434, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.434, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.931</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_card_top_m0/spi_master_m0/clk_edge_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_card_top_m0/spi_master_m0/clk_edge_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>132</td>
<td>IOB104[B]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>2.906</td>
<td>2.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C98[1][A]</td>
<td>sd_card_top_m0/spi_master_m0/clk_edge_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>3.047</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R60C98[1][A]</td>
<td style=" font-weight:bold;">sd_card_top_m0/spi_master_m0/clk_edge_cnt_0_s3/Q</td>
</tr>
<tr>
<td>3.056</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C98[1][A]</td>
<td>sd_card_top_m0/spi_master_m0/n150_s6/I3</td>
</tr>
<tr>
<td>3.209</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C98[1][A]</td>
<td style=" background: #97FFFF;">sd_card_top_m0/spi_master_m0/n150_s6/F</td>
</tr>
<tr>
<td>3.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C98[1][A]</td>
<td style=" font-weight:bold;">sd_card_top_m0/spi_master_m0/clk_edge_cnt_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>i_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>132</td>
<td>IOB104[B]</td>
<td>i_clk_ibuf/O</td>
</tr>
<tr>
<td>2.906</td>
<td>2.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C98[1][A]</td>
<td>sd_card_top_m0/spi_master_m0/clk_edge_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>2.931</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C98[1][A]</td>
<td>sd_card_top_m0/spi_master_m0/clk_edge_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.243%; route: 2.231, 76.757%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.243%; route: 2.231, 76.757%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.433</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>svo_hdmi_inst_0/svo_tcard/vdma_tdata_0_s90</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.440</td>
<td>3.883</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst_0/svo_tcard/vdma_tdata_0_s90/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.571</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.571</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.128</td>
<td>3.557</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.873</td>
<td>1.745</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst_0/svo_tcard/vdma_tdata_0_s90/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.544</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.544</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>svo_hdmi_inst_0/svo_tcard/vdma_tdata_0_s90</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.571</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.571</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.128</td>
<td>3.557</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10.595</td>
<td>3.467</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst_0/svo_tcard/vdma_tdata_0_s90/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.700</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>12.140</td>
<td>1.440</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst_0/svo_tcard/vdma_tdata_0_s90/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.162</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.412</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>svo_hdmi_inst_0/svo_tcard/vdma_tdata_0_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.493</td>
<td>3.936</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst_0/svo_tcard/vdma_tdata_0_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.571</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.571</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.128</td>
<td>3.557</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.905</td>
<td>1.777</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst_0/svo_tcard/vdma_tdata_0_s3/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.162</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.412</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>svo_hdmi_inst_0/svo_enc/pixel_fifo_pixel_fifo_RAMREG_3_G[16]_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.493</td>
<td>3.936</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst_0/svo_enc/pixel_fifo_pixel_fifo_RAMREG_3_G[16]_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.571</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.571</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.128</td>
<td>3.557</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.905</td>
<td>1.777</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst_0/svo_enc/pixel_fifo_pixel_fifo_RAMREG_3_G[16]_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.162</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.412</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tuser_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.493</td>
<td>3.936</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tuser_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.571</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.571</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.128</td>
<td>3.557</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.905</td>
<td>1.777</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst_0/svo_enc/out_axis_tuser_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.162</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.412</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>svo_hdmi_inst_0/svo_enc/pixel_fifo_pixel_fifo_RAMREG_0_G[16]_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.493</td>
<td>3.936</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst_0/svo_enc/pixel_fifo_pixel_fifo_RAMREG_0_G[16]_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.571</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.571</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.128</td>
<td>3.557</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.905</td>
<td>1.777</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst_0/svo_enc/pixel_fifo_pixel_fifo_RAMREG_0_G[16]_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.162</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.412</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>svo_hdmi_inst_0/svo_enc/ctrl_fifo_ctrl_fifo_RAMREG_2_G[1]_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.493</td>
<td>3.936</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst_0/svo_enc/ctrl_fifo_ctrl_fifo_RAMREG_2_G[1]_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.571</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.571</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.128</td>
<td>3.557</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.905</td>
<td>1.777</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst_0/svo_enc/ctrl_fifo_ctrl_fifo_RAMREG_2_G[1]_s2/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.162</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.412</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>svo_hdmi_inst_0/svo_tcard/hcursor_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.493</td>
<td>3.936</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst_0/svo_tcard/hcursor_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.571</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.571</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.128</td>
<td>3.557</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.905</td>
<td>1.777</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst_0/svo_tcard/hcursor_6_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.162</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.412</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>svo_hdmi_inst_0/svo_enc/out_fifo_out_fifo_RAMREG_1_G[24]_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.493</td>
<td>3.936</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst_0/svo_enc/out_fifo_out_fifo_RAMREG_1_G[24]_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.571</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.571</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.128</td>
<td>3.557</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.905</td>
<td>1.777</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst_0/svo_enc/out_fifo_out_fifo_RAMREG_1_G[24]_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.162</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.412</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>svo_hdmi_inst_0/svo_enc/out_fifo_out_fifo_RAMREG_2_G[24]_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.557</td>
<td>3.557</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.493</td>
<td>3.936</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst_0/svo_enc/out_fifo_out_fifo_RAMREG_2_G[24]_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.571</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.571</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.128</td>
<td>3.557</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.905</td>
<td>1.777</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst_0/svo_enc/out_fifo_out_fifo_RAMREG_2_G[24]_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>635</td>
<td>video_clk</td>
<td>-5.595</td>
<td>4.039</td>
</tr>
<tr>
<td>132</td>
<td>i_clk_d</td>
<td>10.536</td>
<td>5.400</td>
</tr>
<tr>
<td>96</td>
<td>pixel_fifo_rdaddr[2]</td>
<td>-0.992</td>
<td>2.100</td>
</tr>
<tr>
<td>80</td>
<td>vdma_tready</td>
<td>1.935</td>
<td>3.791</td>
</tr>
<tr>
<td>79</td>
<td>exter_io2_d[34]</td>
<td>18.775</td>
<td>10.581</td>
</tr>
<tr>
<td>51</td>
<td>pixel_fifo_rdaddr[1]</td>
<td>-1.060</td>
<td>2.894</td>
</tr>
<tr>
<td>51</td>
<td>n415_3</td>
<td>3.233</td>
<td>2.163</td>
</tr>
<tr>
<td>50</td>
<td>n2434_3</td>
<td>2.359</td>
<td>1.211</td>
</tr>
<tr>
<td>48</td>
<td>n1088_5</td>
<td>-3.812</td>
<td>2.285</td>
</tr>
<tr>
<td>45</td>
<td>state[3]</td>
<td>15.464</td>
<td>1.810</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R58C129</td>
<td>66.67%</td>
</tr>
<tr>
<td>R52C109</td>
<td>65.28%</td>
</tr>
<tr>
<td>R51C106</td>
<td>62.50%</td>
</tr>
<tr>
<td>R52C107</td>
<td>62.50%</td>
</tr>
<tr>
<td>R53C100</td>
<td>59.72%</td>
</tr>
<tr>
<td>R51C104</td>
<td>58.33%</td>
</tr>
<tr>
<td>R51C110</td>
<td>58.33%</td>
</tr>
<tr>
<td>R53C129</td>
<td>58.33%</td>
</tr>
<tr>
<td>R53C106</td>
<td>56.94%</td>
</tr>
<tr>
<td>R52C131</td>
<td>56.94%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
