// Seed: 3678158154
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input wire id_2,
    input supply1 id_3,
    input wor id_4,
    output tri1 id_5,
    input tri1 id_6,
    output wand id_7,
    input tri1 id_8,
    input wand id_9,
    output supply1 id_10,
    input tri id_11,
    input supply1 id_12,
    input uwire id_13,
    output uwire id_14,
    output supply0 id_15,
    input tri1 id_16
);
  wire id_18;
endmodule
module module_1 (
    input wand id_0#(
        .id_15(1),
        .id_16(1 >= 1'b0)
    ),
    input supply1 id_1,
    input tri1 id_2,
    input uwire id_3,
    output tri0 id_4,
    output wire id_5,
    output supply1 id_6,
    input tri0 id_7,
    input tri0 id_8,
    output tri0 id_9,
    output supply0 id_10,
    input tri0 id_11,
    output tri0 id_12,
    input wire id_13
);
  id_17(
      .id_0(1),
      .id_1(id_16),
      .id_2(1),
      .id_3(id_15 - id_12),
      .id_4(1),
      .id_5(1'b0),
      .id_6(1),
      .id_7(id_1 & &1'b0 & 1),
      .id_8(~id_0),
      .id_9(id_13),
      .id_10(id_8),
      .id_11(1 & 1),
      .id_12(1),
      .id_13(1),
      .id_14(),
      .id_15(id_5),
      .id_16(1),
      .id_17()
  );
  wire id_18;
  assign id_5 = 1;
  wire id_19;
  module_0(
      id_0,
      id_13,
      id_1,
      id_2,
      id_1,
      id_6,
      id_7,
      id_9,
      id_2,
      id_3,
      id_9,
      id_13,
      id_13,
      id_7,
      id_4,
      id_10,
      id_8
  );
  wire id_20;
  assign id_20 = !1;
  id_21(
      .id_0(id_6), .id_1(1), .id_2(1'h0), .id_3(id_10)
  );
  assign id_16 = 1;
endmodule
