

================================================================
== Vivado HLS Report for 'SIFT2_Core'
================================================================
* Date:           Wed Dec  5 18:31:46 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SIFT
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.017|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.26>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%thresh_read = call float @_ssdm_op_Read.s_axilite.float(float %thresh)"   --->   Operation 15 'read' 'thresh_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%cols1_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %cols1)"   --->   Operation 16 'read' 'cols1_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%rows1_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %rows1)"   --->   Operation 17 'read' 'rows1_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%cols0_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %cols0)"   --->   Operation 18 'read' 'cols0_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%rows0_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %rows0)"   --->   Operation 19 'read' 'rows0_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_dst1_cols_V_c = alloca i9, align 2"   --->   Operation 20 'alloca' 'p_dst1_cols_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_dst1_rows_V_c = alloca i6, align 1"   --->   Operation 21 'alloca' 'p_dst1_rows_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_dst0_cols_V_c = alloca i9, align 2"   --->   Operation 22 'alloca' 'p_dst0_cols_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_dst0_rows_V_c = alloca i7, align 1"   --->   Operation 23 'alloca' 'p_dst0_rows_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%matches_length_c40 = alloca i32, align 4"   --->   Operation 24 'alloca' 'matches_length_c40' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%keypoints1_length_c = alloca i32, align 4"   --->   Operation 25 'alloca' 'keypoints1_length_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%keypoints0_length_c = alloca i32, align 4"   --->   Operation 26 'alloca' 'keypoints0_length_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%src0_cols_c = alloca i32, align 4"   --->   Operation 27 'alloca' 'src0_cols_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%src0_rows_c = alloca i32, align 4"   --->   Operation 28 'alloca' 'src0_rows_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_src1_cols_V_c39 = alloca i32, align 4"   --->   Operation 29 'alloca' 'p_src1_cols_V_c39' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_src1_rows_V_c38 = alloca i32, align 4"   --->   Operation 30 'alloca' 'p_src1_rows_V_c38' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_src0_cols_V_c37 = alloca i32, align 4"   --->   Operation 31 'alloca' 'p_src0_cols_V_c37' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_src0_rows_V_c36 = alloca i32, align 4"   --->   Operation 32 'alloca' 'p_src0_rows_V_c36' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%thresh_c = alloca float, align 4"   --->   Operation 33 'alloca' 'thresh_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%matches_length_c = alloca i1, align 1"   --->   Operation 34 'alloca' 'matches_length_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%descriptors1_length_s = alloca i1, align 1"   --->   Operation 35 'alloca' 'descriptors1_length_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%descriptors0_length_s = alloca i1, align 1"   --->   Operation 36 'alloca' 'descriptors0_length_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%src1_cols_c = alloca i32, align 4"   --->   Operation 37 'alloca' 'src1_cols_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%src1_rows_c = alloca i32, align 4"   --->   Operation 38 'alloca' 'src1_rows_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_src1_cols_V_c = alloca i32, align 4"   --->   Operation 39 'alloca' 'p_src1_cols_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_src1_rows_V_c = alloca i32, align 4"   --->   Operation 40 'alloca' 'p_src1_rows_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_src0_cols_V_c = alloca i32, align 4"   --->   Operation 41 'alloca' 'p_src0_cols_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_src0_rows_V_c = alloca i32, align 4"   --->   Operation 42 'alloca' 'p_src0_rows_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_src0_data_stream_0 = alloca i8, align 1" [image_core.cpp:27]   --->   Operation 43 'alloca' 'p_src0_data_stream_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_src1_data_stream_0 = alloca i8, align 1" [image_core.cpp:28]   --->   Operation 44 'alloca' 'p_src1_data_stream_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%src0_val = alloca [65536 x i8], align 1" [image_core.cpp:29]   --->   Operation 45 'alloca' 'src0_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%src1_val = alloca [65536 x i8], align 1" [image_core.cpp:30]   --->   Operation 46 'alloca' 'src1_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%dst0_val = alloca [4096 x i8], align 1" [image_core.cpp:31]   --->   Operation 47 'alloca' 'dst0_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%dst1_val = alloca [2048 x i8], align 1" [image_core.cpp:32]   --->   Operation 48 'alloca' 'dst1_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_dst0_data_stream_0 = alloca i8, align 1" [image_core.cpp:33]   --->   Operation 49 'alloca' 'p_dst0_data_stream_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_dst1_data_stream_0 = alloca i8, align 1" [image_core.cpp:34]   --->   Operation 50 'alloca' 'p_dst1_data_stream_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%keypoints0_val_pt_x = alloca [511 x i16], align 2" [image_core.cpp:36]   --->   Operation 51 'alloca' 'keypoints0_val_pt_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%keypoints0_val_pt_y = alloca [511 x i16], align 2" [image_core.cpp:36]   --->   Operation 52 'alloca' 'keypoints0_val_pt_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%keypoints0_val_angle = alloca [511 x i32], align 4"   --->   Operation 53 'alloca' 'keypoints0_val_angle' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%keypoints0_val_sigma = alloca [511 x i32], align 4"   --->   Operation 54 'alloca' 'keypoints0_val_sigma' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%keypoints0_val_octav = alloca [511 x i8], align 1"   --->   Operation 55 'alloca' 'keypoints0_val_octav' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%keypoints0_val_layer = alloca [511 x i8], align 1"   --->   Operation 56 'alloca' 'keypoints0_val_layer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%keypoints1_val_pt_x = alloca [511 x i16], align 2" [image_core.cpp:37]   --->   Operation 57 'alloca' 'keypoints1_val_pt_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%keypoints1_val_pt_y = alloca [511 x i16], align 2" [image_core.cpp:37]   --->   Operation 58 'alloca' 'keypoints1_val_pt_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%keypoints1_val_angle = alloca [511 x i32], align 4"   --->   Operation 59 'alloca' 'keypoints1_val_angle' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%keypoints1_val_sigma = alloca [511 x i32], align 4"   --->   Operation 60 'alloca' 'keypoints1_val_sigma' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%keypoints1_val_octav = alloca [511 x i8], align 1"   --->   Operation 61 'alloca' 'keypoints1_val_octav' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%keypoints1_val_layer = alloca [511 x i8], align 1"   --->   Operation 62 'alloca' 'keypoints1_val_layer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%descriptors0_val_val = alloca [65408 x i8], align 1" [image_core.cpp:38]   --->   Operation 63 'alloca' 'descriptors0_val_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%descriptors1_val_val = alloca [65408 x i8], align 1" [image_core.cpp:39]   --->   Operation 64 'alloca' 'descriptors1_val_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%matches_val_idx0 = alloca [511 x i16], align 2" [image_core.cpp:40]   --->   Operation 65 'alloca' 'matches_val_idx0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%matches_val_idx1 = alloca [511 x i16], align 2" [image_core.cpp:40]   --->   Operation 66 'alloca' 'matches_val_idx1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (2.26ns)   --->   "call fastcc void @Block_Mat.exit412_pr(i32 %rows0_read, i32 %cols0_read, i32 %rows1_read, i32 %cols1_read, float %thresh_read, i32* %p_src0_rows_V_c, i32* %p_src0_cols_V_c, i32* %p_src1_rows_V_c, i32* %p_src1_cols_V_c, i32* %src1_rows_c, i32* %src1_cols_c, i1* %descriptors0_length_s, i1* %descriptors1_length_s, i1* %matches_length_c, float* %thresh_c)"   --->   Operation 67 'call' <Predicate = true> <Delay = 2.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (0.00ns)   --->   "call fastcc void @AXIvideo2Mat616(i8* %src0_axis_V_data_V, i1* %src0_axis_V_keep_V, i1* %src0_axis_V_strb_V, i1* %src0_axis_V_user_V, i1* %src0_axis_V_last_V, i1* %src0_axis_V_id_V, i1* %src0_axis_V_dest_V, i32* nocapture %p_src0_rows_V_c, i32* nocapture %p_src0_cols_V_c, i8* %p_src0_data_stream_0, i32* %p_src0_rows_V_c36, i32* %p_src0_cols_V_c37)" [image_core.cpp:42]   --->   Operation 68 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 69 [2/2] (0.00ns)   --->   "call fastcc void @AXIvideo2Mat(i8* %src1_axis_V_data_V, i1* %src1_axis_V_keep_V, i1* %src1_axis_V_strb_V, i1* %src1_axis_V_user_V, i1* %src1_axis_V_last_V, i1* %src1_axis_V_id_V, i1* %src1_axis_V_dest_V, i32* nocapture %p_src1_rows_V_c, i32* nocapture %p_src1_cols_V_c, i8* %p_src1_data_stream_0, i32* %p_src1_rows_V_c38, i32* %p_src1_cols_V_c39)" [image_core.cpp:43]   --->   Operation 69 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 70 [1/2] (0.00ns)   --->   "call fastcc void @AXIvideo2Mat616(i8* %src0_axis_V_data_V, i1* %src0_axis_V_keep_V, i1* %src0_axis_V_strb_V, i1* %src0_axis_V_user_V, i1* %src0_axis_V_last_V, i1* %src0_axis_V_id_V, i1* %src0_axis_V_dest_V, i32* nocapture %p_src0_rows_V_c, i32* nocapture %p_src0_cols_V_c, i8* %p_src0_data_stream_0, i32* %p_src0_rows_V_c36, i32* %p_src0_cols_V_c37)" [image_core.cpp:42]   --->   Operation 70 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 71 [1/2] (0.00ns)   --->   "call fastcc void @AXIvideo2Mat(i8* %src1_axis_V_data_V, i1* %src1_axis_V_keep_V, i1* %src1_axis_V_strb_V, i1* %src1_axis_V_user_V, i1* %src1_axis_V_last_V, i1* %src1_axis_V_id_V, i1* %src1_axis_V_dest_V, i32* nocapture %p_src1_rows_V_c, i32* nocapture %p_src1_cols_V_c, i8* %p_src1_data_stream_0, i32* %p_src1_rows_V_c38, i32* %p_src1_cols_V_c39)" [image_core.cpp:43]   --->   Operation 71 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 72 [2/2] (0.00ns)   --->   "call fastcc void @Mat2Array2D617(i32* %p_src0_rows_V_c36, i32* %p_src0_cols_V_c37, i8* %p_src0_data_stream_0, [65536 x i8]* %src0_val, i32* %src0_rows_c, i32* %src0_cols_c)" [image_core.cpp:44]   --->   Operation 72 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 73 [2/2] (0.00ns)   --->   "call fastcc void @Mat2Array2D(i32* %p_src1_rows_V_c38, i32* %p_src1_cols_V_c39, i8* %p_src1_data_stream_0, [65536 x i8]* %src1_val)" [image_core.cpp:45]   --->   Operation 73 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 74 [1/2] (0.00ns)   --->   "call fastcc void @Mat2Array2D617(i32* %p_src0_rows_V_c36, i32* %p_src0_cols_V_c37, i8* %p_src0_data_stream_0, [65536 x i8]* %src0_val, i32* %src0_rows_c, i32* %src0_cols_c)" [image_core.cpp:44]   --->   Operation 74 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 75 [1/2] (0.00ns)   --->   "call fastcc void @Mat2Array2D(i32* %p_src1_rows_V_c38, i32* %p_src1_cols_V_c39, i8* %p_src1_data_stream_0, [65536 x i8]* %src1_val)" [image_core.cpp:45]   --->   Operation 75 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 76 [2/2] (0.00ns)   --->   "call fastcc void @compute([65536 x i8]* %src0_val, i32* %src0_rows_c, i32* %src0_cols_c, [65536 x i8]* %src1_val, i32* %src1_rows_c, i32* %src1_cols_c, float* %thresh_c, [511 x i16]* %keypoints0_val_pt_x, [511 x i16]* %keypoints0_val_pt_y, [511 x i32]* %keypoints0_val_angle, [511 x i32]* %keypoints0_val_sigma, [511 x i8]* %keypoints0_val_octav, [511 x i8]* %keypoints0_val_layer, [511 x i16]* %keypoints1_val_pt_x, [511 x i16]* %keypoints1_val_pt_y, [511 x i32]* %keypoints1_val_angle, [511 x i32]* %keypoints1_val_sigma, [511 x i8]* %keypoints1_val_octav, [511 x i8]* %keypoints1_val_layer, [65408 x i8]* %descriptors0_val_val, i1* %descriptors0_length_s, [65408 x i8]* %descriptors1_val_val, i1* %descriptors1_length_s, [511 x i16]* %matches_val_idx0, [511 x i16]* %matches_val_idx1, i1* %matches_length_c, i32* %keypoints0_length_c, i32* %keypoints1_length_c, i32* %matches_length_c40)" [image_core.cpp:46]   --->   Operation 76 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 77 [1/2] (0.00ns)   --->   "call fastcc void @compute([65536 x i8]* %src0_val, i32* %src0_rows_c, i32* %src0_cols_c, [65536 x i8]* %src1_val, i32* %src1_rows_c, i32* %src1_cols_c, float* %thresh_c, [511 x i16]* %keypoints0_val_pt_x, [511 x i16]* %keypoints0_val_pt_y, [511 x i32]* %keypoints0_val_angle, [511 x i32]* %keypoints0_val_sigma, [511 x i8]* %keypoints0_val_octav, [511 x i8]* %keypoints0_val_layer, [511 x i16]* %keypoints1_val_pt_x, [511 x i16]* %keypoints1_val_pt_y, [511 x i32]* %keypoints1_val_angle, [511 x i32]* %keypoints1_val_sigma, [511 x i8]* %keypoints1_val_octav, [511 x i8]* %keypoints1_val_layer, [65408 x i8]* %descriptors0_val_val, i1* %descriptors0_length_s, [65408 x i8]* %descriptors1_val_val, i1* %descriptors1_length_s, [511 x i16]* %matches_val_idx0, [511 x i16]* %matches_val_idx1, i1* %matches_length_c, i32* %keypoints0_length_c, i32* %keypoints1_length_c, i32* %matches_length_c40)" [image_core.cpp:46]   --->   Operation 77 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 78 [2/2] (0.00ns)   --->   "call fastcc void @"Result2Array2D<511>"([511 x i16]* %keypoints0_val_pt_x, [511 x i16]* %keypoints0_val_pt_y, i32* %keypoints0_length_c, [511 x i16]* %matches_val_idx0, [511 x i16]* %matches_val_idx1, i32* %matches_length_c40, [4096 x i8]* %dst0_val)" [image_core.cpp:47]   --->   Operation 78 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 79 [2/2] (0.00ns)   --->   "call fastcc void @"Result2Array2D<511>.1"([511 x i16]* %keypoints1_val_pt_x, [511 x i16]* %keypoints1_val_pt_y, i32* %keypoints1_length_c, [2048 x i8]* %dst1_val)" [image_core.cpp:48]   --->   Operation 79 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 80 [1/2] (0.00ns)   --->   "call fastcc void @"Result2Array2D<511>"([511 x i16]* %keypoints0_val_pt_x, [511 x i16]* %keypoints0_val_pt_y, i32* %keypoints0_length_c, [511 x i16]* %matches_val_idx0, [511 x i16]* %matches_val_idx1, i32* %matches_length_c40, [4096 x i8]* %dst0_val)" [image_core.cpp:47]   --->   Operation 80 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 81 [1/2] (0.00ns)   --->   "call fastcc void @"Result2Array2D<511>.1"([511 x i16]* %keypoints1_val_pt_x, [511 x i16]* %keypoints1_val_pt_y, i32* %keypoints1_length_c, [2048 x i8]* %dst1_val)" [image_core.cpp:48]   --->   Operation 81 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 82 [2/2] (0.00ns)   --->   "call fastcc void @Array2D2Mat([4096 x i8]* %dst0_val, i8* %p_dst0_data_stream_0, i7* %p_dst0_rows_V_c, i9* %p_dst0_cols_V_c)" [image_core.cpp:49]   --->   Operation 82 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 83 [2/2] (0.00ns)   --->   "call fastcc void @Array2D2Mat.1([2048 x i8]* %dst1_val, i8* %p_dst1_data_stream_0, i6* %p_dst1_rows_V_c, i9* %p_dst1_cols_V_c)" [image_core.cpp:50]   --->   Operation 83 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 84 [1/2] (0.00ns)   --->   "call fastcc void @Array2D2Mat([4096 x i8]* %dst0_val, i8* %p_dst0_data_stream_0, i7* %p_dst0_rows_V_c, i9* %p_dst0_cols_V_c)" [image_core.cpp:49]   --->   Operation 84 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 85 [1/2] (0.00ns)   --->   "call fastcc void @Array2D2Mat.1([2048 x i8]* %dst1_val, i8* %p_dst1_data_stream_0, i6* %p_dst1_rows_V_c, i9* %p_dst1_cols_V_c)" [image_core.cpp:50]   --->   Operation 85 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 86 [2/2] (0.00ns)   --->   "call fastcc void @Mat2AXIvideo(i7* nocapture %p_dst0_rows_V_c, i9* nocapture %p_dst0_cols_V_c, i8* %p_dst0_data_stream_0, i8* %dst0_axis_V_data_V, i1* %dst0_axis_V_keep_V, i1* %dst0_axis_V_strb_V, i1* %dst0_axis_V_user_V, i1* %dst0_axis_V_last_V, i1* %dst0_axis_V_id_V, i1* %dst0_axis_V_dest_V)" [image_core.cpp:51]   --->   Operation 86 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 87 [2/2] (0.00ns)   --->   "call fastcc void @Mat2AXIvideo.1(i6* nocapture %p_dst1_rows_V_c, i9* nocapture %p_dst1_cols_V_c, i8* %p_dst1_data_stream_0, i8* %dst1_axis_V_data_V, i1* %dst1_axis_V_keep_V, i1* %dst1_axis_V_strb_V, i1* %dst1_axis_V_user_V, i1* %dst1_axis_V_last_V, i1* %dst1_axis_V_id_V, i1* %dst1_axis_V_dest_V)" [image_core.cpp:52]   --->   Operation 87 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 88 [1/2] (0.00ns)   --->   "call fastcc void @Mat2AXIvideo(i7* nocapture %p_dst0_rows_V_c, i9* nocapture %p_dst0_cols_V_c, i8* %p_dst0_data_stream_0, i8* %dst0_axis_V_data_V, i1* %dst0_axis_V_keep_V, i1* %dst0_axis_V_strb_V, i1* %dst0_axis_V_user_V, i1* %dst0_axis_V_last_V, i1* %dst0_axis_V_id_V, i1* %dst0_axis_V_dest_V)" [image_core.cpp:51]   --->   Operation 88 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 89 [1/2] (0.00ns)   --->   "call fastcc void @Mat2AXIvideo.1(i6* nocapture %p_dst1_rows_V_c, i9* nocapture %p_dst1_cols_V_c, i8* %p_dst1_data_stream_0, i8* %dst1_axis_V_data_V, i1* %dst1_axis_V_keep_V, i1* %dst1_axis_V_strb_V, i1* %dst1_axis_V_user_V, i1* %dst1_axis_V_last_V, i1* %dst1_axis_V_id_V, i1* %dst1_axis_V_dest_V)" [image_core.cpp:52]   --->   Operation 89 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind" [image_core.cpp:15]   --->   Operation 90 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %src0_axis_V_data_V), !map !713"   --->   Operation 91 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src0_axis_V_keep_V), !map !719"   --->   Operation 92 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src0_axis_V_strb_V), !map !723"   --->   Operation 93 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src0_axis_V_user_V), !map !727"   --->   Operation 94 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src0_axis_V_last_V), !map !731"   --->   Operation 95 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src0_axis_V_id_V), !map !735"   --->   Operation 96 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src0_axis_V_dest_V), !map !739"   --->   Operation 97 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %src1_axis_V_data_V), !map !743"   --->   Operation 98 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src1_axis_V_keep_V), !map !747"   --->   Operation 99 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src1_axis_V_strb_V), !map !751"   --->   Operation 100 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src1_axis_V_user_V), !map !755"   --->   Operation 101 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src1_axis_V_last_V), !map !759"   --->   Operation 102 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src1_axis_V_id_V), !map !763"   --->   Operation 103 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src1_axis_V_dest_V), !map !767"   --->   Operation 104 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %dst0_axis_V_data_V), !map !771"   --->   Operation 105 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst0_axis_V_keep_V), !map !775"   --->   Operation 106 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst0_axis_V_strb_V), !map !779"   --->   Operation 107 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst0_axis_V_user_V), !map !783"   --->   Operation 108 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst0_axis_V_last_V), !map !787"   --->   Operation 109 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst0_axis_V_id_V), !map !791"   --->   Operation 110 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst0_axis_V_dest_V), !map !795"   --->   Operation 111 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %dst1_axis_V_data_V), !map !799"   --->   Operation 112 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst1_axis_V_keep_V), !map !803"   --->   Operation 113 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst1_axis_V_strb_V), !map !807"   --->   Operation 114 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst1_axis_V_user_V), !map !811"   --->   Operation 115 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst1_axis_V_last_V), !map !815"   --->   Operation 116 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst1_axis_V_id_V), !map !819"   --->   Operation 117 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst1_axis_V_dest_V), !map !823"   --->   Operation 118 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %rows0), !map !827"   --->   Operation 119 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %cols0), !map !833"   --->   Operation 120 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %rows1), !map !837"   --->   Operation 121 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %cols1), !map !841"   --->   Operation 122 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %thresh), !map !845"   --->   Operation 123 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @SIFT2_Core_str) nounwind"   --->   Operation 124 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @p_src0_OC_data_stream, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %p_src0_data_stream_0, i8* %p_src0_data_stream_0)"   --->   Operation 125 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src0_data_stream_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 126 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%empty_873 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @p_src1_OC_data_stream, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %p_src1_data_stream_0, i8* %p_src1_data_stream_0)"   --->   Operation 127 'specchannel' 'empty_873' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src1_data_stream_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 128 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%empty_874 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @p_dst0_OC_data_stream, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %p_dst0_data_stream_0, i8* %p_dst0_data_stream_0)"   --->   Operation 129 'specchannel' 'empty_874' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst0_data_stream_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 130 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%empty_875 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @p_dst1_OC_data_stream, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %p_dst1_data_stream_0, i8* %p_dst1_data_stream_0)"   --->   Operation 131 'specchannel' 'empty_875' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst1_data_stream_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 132 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src0_axis_V_data_V, i1* %src0_axis_V_keep_V, i1* %src0_axis_V_strb_V, i1* %src0_axis_V_user_V, i1* %src0_axis_V_last_V, i1* %src0_axis_V_id_V, i1* %src0_axis_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:16]   --->   Operation 133 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src1_axis_V_data_V, i1* %src1_axis_V_keep_V, i1* %src1_axis_V_strb_V, i1* %src1_axis_V_user_V, i1* %src1_axis_V_last_V, i1* %src1_axis_V_id_V, i1* %src1_axis_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:17]   --->   Operation 134 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst0_axis_V_data_V, i1* %dst0_axis_V_keep_V, i1* %dst0_axis_V_strb_V, i1* %dst0_axis_V_user_V, i1* %dst0_axis_V_last_V, i1* %dst0_axis_V_id_V, i1* %dst0_axis_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:18]   --->   Operation 135 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst1_axis_V_data_V, i1* %dst1_axis_V_keep_V, i1* %dst1_axis_V_strb_V, i1* %dst1_axis_V_user_V, i1* %dst1_axis_V_last_V, i1* %dst1_axis_V_id_V, i1* %dst1_axis_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:19]   --->   Operation 136 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %rows0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:20]   --->   Operation 137 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %cols0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:21]   --->   Operation 138 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %rows1, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:22]   --->   Operation 139 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %cols1, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:23]   --->   Operation 140 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float %thresh, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:24]   --->   Operation 141 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [image_core.cpp:25]   --->   Operation 142 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%empty_876 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @p_src0_OC_rows_OC_V_c_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %p_src0_rows_V_c, i32* %p_src0_rows_V_c)"   --->   Operation 143 'specchannel' 'empty_876' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_src0_rows_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 144 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%empty_877 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @p_src0_OC_cols_OC_V_c_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %p_src0_cols_V_c, i32* %p_src0_cols_V_c)"   --->   Operation 145 'specchannel' 'empty_877' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_src0_cols_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 146 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%empty_878 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @p_src1_OC_rows_OC_V_c_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %p_src1_rows_V_c, i32* %p_src1_rows_V_c)"   --->   Operation 147 'specchannel' 'empty_878' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_src1_rows_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 148 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%empty_879 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @p_src1_OC_cols_OC_V_c_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %p_src1_cols_V_c, i32* %p_src1_cols_V_c)"   --->   Operation 149 'specchannel' 'empty_879' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_src1_cols_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 150 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%empty_880 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @src1_OC_rows_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i32* %src1_rows_c, i32* %src1_rows_c)"   --->   Operation 151 'specchannel' 'empty_880' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src1_rows_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 152 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%empty_881 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @src1_OC_cols_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i32* %src1_cols_c, i32* %src1_cols_c)"   --->   Operation 153 'specchannel' 'empty_881' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src1_cols_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 154 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%empty_882 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @descriptors0_OC_leng, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i1* %descriptors0_length_s, i1* %descriptors0_length_s)"   --->   Operation 155 'specchannel' 'empty_882' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %descriptors0_length_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 156 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%empty_883 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @descriptors1_OC_leng, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i1* %descriptors1_length_s, i1* %descriptors1_length_s)"   --->   Operation 157 'specchannel' 'empty_883' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %descriptors1_length_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 158 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%empty_884 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @matches_OC_length_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i1* %matches_length_c, i1* %matches_length_c)"   --->   Operation 159 'specchannel' 'empty_884' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %matches_length_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 160 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "%empty_885 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @thresh_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, float* %thresh_c, float* %thresh_c)"   --->   Operation 161 'specchannel' 'empty_885' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %thresh_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 162 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%empty_886 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @p_src0_OC_rows_OC_V_c, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %p_src0_rows_V_c36, i32* %p_src0_rows_V_c36)"   --->   Operation 163 'specchannel' 'empty_886' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_src0_rows_V_c36, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 164 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 165 [1/1] (0.00ns)   --->   "%empty_887 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @p_src0_OC_cols_OC_V_c, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %p_src0_cols_V_c37, i32* %p_src0_cols_V_c37)"   --->   Operation 165 'specchannel' 'empty_887' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_src0_cols_V_c37, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 166 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "%empty_888 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @p_src1_OC_rows_OC_V_c, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %p_src1_rows_V_c38, i32* %p_src1_rows_V_c38)"   --->   Operation 167 'specchannel' 'empty_888' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_src1_rows_V_c38, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 168 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "%empty_889 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @p_src1_OC_cols_OC_V_c, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %p_src1_cols_V_c39, i32* %p_src1_cols_V_c39)"   --->   Operation 169 'specchannel' 'empty_889' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_src1_cols_V_c39, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 170 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%empty_890 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @src0_OC_rows_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %src0_rows_c, i32* %src0_rows_c)"   --->   Operation 171 'specchannel' 'empty_890' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src0_rows_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 172 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "%empty_891 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @src0_OC_cols_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %src0_cols_c, i32* %src0_cols_c)"   --->   Operation 173 'specchannel' 'empty_891' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src0_cols_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 174 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "%empty_892 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @keypoints0_OC_length, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %keypoints0_length_c, i32* %keypoints0_length_c)"   --->   Operation 175 'specchannel' 'empty_892' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %keypoints0_length_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 176 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "%empty_893 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @keypoints1_OC_length, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %keypoints1_length_c, i32* %keypoints1_length_c)"   --->   Operation 177 'specchannel' 'empty_893' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %keypoints1_length_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 178 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%empty_894 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @matches_OC_length_c4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %matches_length_c40, i32* %matches_length_c40)"   --->   Operation 179 'specchannel' 'empty_894' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %matches_length_c40, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 180 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%empty_895 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @p_dst0_OC_rows_OC_V_c, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i7* %p_dst0_rows_V_c, i7* %p_dst0_rows_V_c)"   --->   Operation 181 'specchannel' 'empty_895' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i7* %p_dst0_rows_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 182 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "%empty_896 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @p_dst0_OC_cols_OC_V_c, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i9* %p_dst0_cols_V_c, i9* %p_dst0_cols_V_c)"   --->   Operation 183 'specchannel' 'empty_896' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i9* %p_dst0_cols_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 184 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%empty_897 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @p_dst1_OC_rows_OC_V_c, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i6* %p_dst1_rows_V_c, i6* %p_dst1_rows_V_c)"   --->   Operation 185 'specchannel' 'empty_897' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %p_dst1_rows_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 186 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "%empty_898 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @p_dst1_OC_cols_OC_V_c, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i9* %p_dst1_cols_V_c, i9* %p_dst1_cols_V_c)"   --->   Operation 187 'specchannel' 'empty_898' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i9* %p_dst1_cols_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 188 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 189 [1/1] (0.00ns)   --->   "ret void" [image_core.cpp:53]   --->   Operation 189 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.26ns
The critical path consists of the following:
	s_axi read on port 'thresh' [55]  (1 ns)
	'call' operation to 'Block_Mat.exit412_pr' [180]  (2.26 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
