{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1714500136885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1714500136885 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 20:02:16 2024 " "Processing started: Tue Apr 30 20:02:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1714500136885 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1714500136885 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mu0_mem -c mu0_mem " "Command: quartus_map --read_settings_files=on --write_settings_files=off mu0_mem -c mu0_mem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1714500136885 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1714500137107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mu0_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mu0_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mu0_mem-arch_mu0_mem " "Found design unit 1: mu0_mem-arch_mu0_mem" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714500137392 ""} { "Info" "ISGN_ENTITY_NAME" "1 mu0_mem " "Found entity 1: mu0_mem" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714500137392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714500137392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-arch_ram " "Found design unit 1: ram-arch_ram" {  } { { "ram.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/ram.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714500137393 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/ram.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714500137393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714500137393 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mu0_mem " "Elaborating entity \"mu0_mem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1714500137410 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mu0.vhd 2 1 " "Using design file mu0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mu0-arch_mu0 " "Found design unit 1: mu0-arch_mu0" {  } { { "mu0.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714500137415 ""} { "Info" "ISGN_ENTITY_NAME" "1 mu0 " "Found entity 1: mu0" {  } { { "mu0.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714500137415 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1714500137415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mu0 mu0:processeur " "Elaborating entity \"mu0\" for hierarchy \"mu0:processeur\"" {  } { { "mu0_mem.vhd" "processeur" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714500137416 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc_out mu0.vhd(16) " "VHDL Signal Declaration warning at mu0.vhd(16): used implicit default value for signal \"pc_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mu0.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1714500137417 "|mu0_mem|mu0:processeur"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_ld mu0.vhd(23) " "Verilog HDL or VHDL warning at mu0.vhd(23): object \"pc_ld\" assigned a value but never read" {  } { { "mu0.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1714500137417 "|mu0_mem|mu0:processeur"}
{ "Warning" "WSGN_SEARCH_FILE" "sequenceur.vhd 2 1 " "Using design file sequenceur.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sequenceur-arch_seq " "Found design unit 1: sequenceur-arch_seq" {  } { { "sequenceur.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/sequenceur.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714500137422 ""} { "Info" "ISGN_ENTITY_NAME" "1 sequenceur " "Found entity 1: sequenceur" {  } { { "sequenceur.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/sequenceur.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714500137422 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1714500137422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequenceur mu0:processeur\|sequenceur:seq " "Elaborating entity \"sequenceur\" for hierarchy \"mu0:processeur\|sequenceur:seq\"" {  } { { "mu0.vhd" "seq" { Text "E:/fst/vhdl_project/projet vhdl/mu0.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714500137423 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_a.vhd 2 1 " "Using design file mux_a.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_A-arch_mux_A " "Found design unit 1: mux_A-arch_mux_A" {  } { { "mux_a.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mux_a.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714500137427 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_A " "Found entity 1: mux_A" {  } { { "mux_a.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mux_a.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714500137427 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1714500137427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_A mu0:processeur\|mux_A:MA " "Elaborating entity \"mux_A\" for hierarchy \"mu0:processeur\|mux_A:MA\"" {  } { { "mu0.vhd" "MA" { Text "E:/fst/vhdl_project/projet vhdl/mu0.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714500137428 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_b.vhd 2 1 " "Using design file mux_b.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_B-arch_mux_B " "Found design unit 1: mux_B-arch_mux_B" {  } { { "mux_b.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mux_b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714500137433 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_B " "Found entity 1: mux_B" {  } { { "mux_b.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mux_b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714500137433 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1714500137433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_B mu0:processeur\|mux_B:MB " "Elaborating entity \"mux_B\" for hierarchy \"mu0:processeur\|mux_B:MB\"" {  } { { "mu0.vhd" "MB" { Text "E:/fst/vhdl_project/projet vhdl/mu0.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714500137434 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tristate.vhd 2 1 " "Using design file tristate.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate-arch_tristate " "Found design unit 1: tristate-arch_tristate" {  } { { "tristate.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/tristate.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714500137440 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/tristate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714500137440 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1714500137440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate mu0:processeur\|tristate:P3 " "Elaborating entity \"tristate\" for hierarchy \"mu0:processeur\|tristate:P3\"" {  } { { "mu0.vhd" "P3" { Text "E:/fst/vhdl_project/projet vhdl/mu0.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714500137441 ""}
{ "Warning" "WSGN_SEARCH_FILE" "accumulator.vhd 2 1 " "Using design file accumulator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accumulator-arch_acc " "Found design unit 1: accumulator-arch_acc" {  } { { "accumulator.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/accumulator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714500137448 ""} { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "accumulator.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/accumulator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714500137448 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1714500137448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator mu0:processeur\|accumulator:ACC " "Elaborating entity \"accumulator\" for hierarchy \"mu0:processeur\|accumulator:ACC\"" {  } { { "mu0.vhd" "ACC" { Text "E:/fst/vhdl_project/projet vhdl/mu0.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714500137449 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.vhd 2 1 " "Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arch_alu " "Found design unit 1: alu-arch_alu" {  } { { "alu.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/alu.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714500137456 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714500137456 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1714500137456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu mu0:processeur\|alu:al " "Elaborating entity \"alu\" for hierarchy \"mu0:processeur\|alu:al\"" {  } { { "mu0.vhd" "al" { Text "E:/fst/vhdl_project/projet vhdl/mu0.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714500137457 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ir_reg.vhd 2 1 " "Using design file ir_reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir_reg-arch_ir_reg " "Found design unit 1: ir_reg-arch_ir_reg" {  } { { "ir_reg.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/ir_reg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714500137463 ""} { "Info" "ISGN_ENTITY_NAME" "1 ir_reg " "Found entity 1: ir_reg" {  } { { "ir_reg.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/ir_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714500137463 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1714500137463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir_reg mu0:processeur\|ir_reg:IR " "Elaborating entity \"ir_reg\" for hierarchy \"mu0:processeur\|ir_reg:IR\"" {  } { { "mu0.vhd" "IR" { Text "E:/fst/vhdl_project/projet vhdl/mu0.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714500137464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:memoire " "Elaborating entity \"ram\" for hierarchy \"ram:memoire\"" {  } { { "mu0_mem.vhd" "memoire" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714500137465 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ram:memoire\|memory " "RAM logic \"ram:memoire\|memory\" is uninferred due to asynchronous read logic" {  } { { "ram.vhd" "memory" { Text "E:/fst/vhdl_project/projet vhdl/ram.vhd" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1714500137559 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1714500137559 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "data_bus\[0\] " "Inserted always-enabled tri-state buffer between \"data_bus\[0\]\" and its non-tri-state driver." {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1714500137809 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "data_bus\[1\] " "Inserted always-enabled tri-state buffer between \"data_bus\[1\]\" and its non-tri-state driver." {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1714500137809 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "data_bus\[2\] " "Inserted always-enabled tri-state buffer between \"data_bus\[2\]\" and its non-tri-state driver." {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1714500137809 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "data_bus\[3\] " "Inserted always-enabled tri-state buffer between \"data_bus\[3\]\" and its non-tri-state driver." {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1714500137809 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "data_bus\[4\] " "Inserted always-enabled tri-state buffer between \"data_bus\[4\]\" and its non-tri-state driver." {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1714500137809 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "data_bus\[5\] " "Inserted always-enabled tri-state buffer between \"data_bus\[5\]\" and its non-tri-state driver." {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1714500137809 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "data_bus\[6\] " "Inserted always-enabled tri-state buffer between \"data_bus\[6\]\" and its non-tri-state driver." {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1714500137809 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "data_bus\[7\] " "Inserted always-enabled tri-state buffer between \"data_bus\[7\]\" and its non-tri-state driver." {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1714500137809 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "data_bus\[8\] " "Inserted always-enabled tri-state buffer between \"data_bus\[8\]\" and its non-tri-state driver." {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1714500137809 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "data_bus\[9\] " "Inserted always-enabled tri-state buffer between \"data_bus\[9\]\" and its non-tri-state driver." {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1714500137809 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "data_bus\[10\] " "Inserted always-enabled tri-state buffer between \"data_bus\[10\]\" and its non-tri-state driver." {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1714500137809 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "data_bus\[11\] " "Inserted always-enabled tri-state buffer between \"data_bus\[11\]\" and its non-tri-state driver." {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1714500137809 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "data_bus\[12\] " "Inserted always-enabled tri-state buffer between \"data_bus\[12\]\" and its non-tri-state driver." {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1714500137809 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "data_bus\[13\] " "Inserted always-enabled tri-state buffer between \"data_bus\[13\]\" and its non-tri-state driver." {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1714500137809 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "data_bus\[14\] " "Inserted always-enabled tri-state buffer between \"data_bus\[14\]\" and its non-tri-state driver." {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1714500137809 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "data_bus\[15\] " "Inserted always-enabled tri-state buffer between \"data_bus\[15\]\" and its non-tri-state driver." {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1714500137809 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "addr_bus\[0\] " "Inserted always-enabled tri-state buffer between \"addr_bus\[0\]\" and its non-tri-state driver." {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1714500137809 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "addr_bus\[1\] " "Inserted always-enabled tri-state buffer between \"addr_bus\[1\]\" and its non-tri-state driver." {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1714500137809 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "addr_bus\[2\] " "Inserted always-enabled tri-state buffer between \"addr_bus\[2\]\" and its non-tri-state driver." {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1714500137809 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "addr_bus\[3\] " "Inserted always-enabled tri-state buffer between \"addr_bus\[3\]\" and its non-tri-state driver." {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1714500137809 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "addr_bus\[4\] " "Inserted always-enabled tri-state buffer between \"addr_bus\[4\]\" and its non-tri-state driver." {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1714500137809 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "addr_bus\[5\] " "Inserted always-enabled tri-state buffer between \"addr_bus\[5\]\" and its non-tri-state driver." {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1714500137809 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "addr_bus\[6\] " "Inserted always-enabled tri-state buffer between \"addr_bus\[6\]\" and its non-tri-state driver." {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1714500137809 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "addr_bus\[7\] " "Inserted always-enabled tri-state buffer between \"addr_bus\[7\]\" and its non-tri-state driver." {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1714500137809 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "addr_bus\[8\] " "Inserted always-enabled tri-state buffer between \"addr_bus\[8\]\" and its non-tri-state driver." {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1714500137809 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "addr_bus\[9\] " "Inserted always-enabled tri-state buffer between \"addr_bus\[9\]\" and its non-tri-state driver." {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1714500137809 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "addr_bus\[10\] " "Inserted always-enabled tri-state buffer between \"addr_bus\[10\]\" and its non-tri-state driver." {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1714500137809 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "addr_bus\[11\] " "Inserted always-enabled tri-state buffer between \"addr_bus\[11\]\" and its non-tri-state driver." {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1714500137809 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1714500137809 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mu0:processeur\|tristate:P3\|data_out\[0\] mu0:processeur\|ir_reg:IR\|data_out\[0\] " "Converted the fan-out from the tri-state buffer \"mu0:processeur\|tristate:P3\|data_out\[0\]\" to the node \"mu0:processeur\|ir_reg:IR\|data_out\[0\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/tristate.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1714500137812 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mu0:processeur\|tristate:P3\|data_out\[1\] mu0:processeur\|ir_reg:IR\|data_out\[1\] " "Converted the fan-out from the tri-state buffer \"mu0:processeur\|tristate:P3\|data_out\[1\]\" to the node \"mu0:processeur\|ir_reg:IR\|data_out\[1\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/tristate.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1714500137812 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mu0:processeur\|tristate:P3\|data_out\[2\] mu0:processeur\|ir_reg:IR\|data_out\[2\] " "Converted the fan-out from the tri-state buffer \"mu0:processeur\|tristate:P3\|data_out\[2\]\" to the node \"mu0:processeur\|ir_reg:IR\|data_out\[2\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/tristate.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1714500137812 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mu0:processeur\|tristate:P3\|data_out\[3\] mu0:processeur\|ir_reg:IR\|data_out\[3\] " "Converted the fan-out from the tri-state buffer \"mu0:processeur\|tristate:P3\|data_out\[3\]\" to the node \"mu0:processeur\|ir_reg:IR\|data_out\[3\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/tristate.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1714500137812 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mu0:processeur\|tristate:P3\|data_out\[4\] mu0:processeur\|ir_reg:IR\|data_out\[4\] " "Converted the fan-out from the tri-state buffer \"mu0:processeur\|tristate:P3\|data_out\[4\]\" to the node \"mu0:processeur\|ir_reg:IR\|data_out\[4\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/tristate.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1714500137812 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mu0:processeur\|tristate:P3\|data_out\[5\] mu0:processeur\|ir_reg:IR\|data_out\[5\] " "Converted the fan-out from the tri-state buffer \"mu0:processeur\|tristate:P3\|data_out\[5\]\" to the node \"mu0:processeur\|ir_reg:IR\|data_out\[5\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/tristate.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1714500137812 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mu0:processeur\|tristate:P3\|data_out\[6\] mu0:processeur\|ir_reg:IR\|data_out\[6\] " "Converted the fan-out from the tri-state buffer \"mu0:processeur\|tristate:P3\|data_out\[6\]\" to the node \"mu0:processeur\|ir_reg:IR\|data_out\[6\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/tristate.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1714500137812 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mu0:processeur\|tristate:P3\|data_out\[7\] mu0:processeur\|ir_reg:IR\|data_out\[7\] " "Converted the fan-out from the tri-state buffer \"mu0:processeur\|tristate:P3\|data_out\[7\]\" to the node \"mu0:processeur\|ir_reg:IR\|data_out\[7\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/tristate.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1714500137812 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mu0:processeur\|tristate:P3\|data_out\[8\] mu0:processeur\|ir_reg:IR\|data_out\[8\] " "Converted the fan-out from the tri-state buffer \"mu0:processeur\|tristate:P3\|data_out\[8\]\" to the node \"mu0:processeur\|ir_reg:IR\|data_out\[8\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/tristate.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1714500137812 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mu0:processeur\|tristate:P3\|data_out\[9\] mu0:processeur\|ir_reg:IR\|data_out\[9\] " "Converted the fan-out from the tri-state buffer \"mu0:processeur\|tristate:P3\|data_out\[9\]\" to the node \"mu0:processeur\|ir_reg:IR\|data_out\[9\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/tristate.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1714500137812 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mu0:processeur\|tristate:P3\|data_out\[10\] mu0:processeur\|ir_reg:IR\|data_out\[10\] " "Converted the fan-out from the tri-state buffer \"mu0:processeur\|tristate:P3\|data_out\[10\]\" to the node \"mu0:processeur\|ir_reg:IR\|data_out\[10\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/tristate.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1714500137812 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mu0:processeur\|tristate:P3\|data_out\[11\] mu0:processeur\|ir_reg:IR\|data_out\[11\] " "Converted the fan-out from the tri-state buffer \"mu0:processeur\|tristate:P3\|data_out\[11\]\" to the node \"mu0:processeur\|ir_reg:IR\|data_out\[11\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/tristate.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1714500137812 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mu0:processeur\|tristate:P3\|data_out\[15\] mu0:processeur\|ir_reg:IR\|interne\[3\] " "Converted the fan-out from the tri-state buffer \"mu0:processeur\|tristate:P3\|data_out\[15\]\" to the node \"mu0:processeur\|ir_reg:IR\|interne\[3\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/tristate.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1714500137812 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mu0:processeur\|tristate:P3\|data_out\[14\] mu0:processeur\|ir_reg:IR\|interne\[2\] " "Converted the fan-out from the tri-state buffer \"mu0:processeur\|tristate:P3\|data_out\[14\]\" to the node \"mu0:processeur\|ir_reg:IR\|interne\[2\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/tristate.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1714500137812 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mu0:processeur\|tristate:P3\|data_out\[13\] mu0:processeur\|ir_reg:IR\|interne\[1\] " "Converted the fan-out from the tri-state buffer \"mu0:processeur\|tristate:P3\|data_out\[13\]\" to the node \"mu0:processeur\|ir_reg:IR\|interne\[1\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/tristate.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1714500137812 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mu0:processeur\|tristate:P3\|data_out\[12\] mu0:processeur\|ir_reg:IR\|interne\[0\] " "Converted the fan-out from the tri-state buffer \"mu0:processeur\|tristate:P3\|data_out\[12\]\" to the node \"mu0:processeur\|ir_reg:IR\|interne\[0\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/tristate.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1714500137812 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1714500137812 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "addr_bus\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"addr_bus\[0\]\" is moved to its source" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1714500137813 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "addr_bus\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"addr_bus\[1\]\" is moved to its source" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1714500137813 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "addr_bus\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"addr_bus\[2\]\" is moved to its source" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1714500137813 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "addr_bus\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"addr_bus\[3\]\" is moved to its source" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1714500137813 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "addr_bus\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"addr_bus\[4\]\" is moved to its source" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1714500137813 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "addr_bus\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"addr_bus\[5\]\" is moved to its source" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1714500137813 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "addr_bus\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"addr_bus\[6\]\" is moved to its source" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1714500137813 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "addr_bus\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"addr_bus\[7\]\" is moved to its source" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1714500137813 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "addr_bus\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"addr_bus\[8\]\" is moved to its source" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1714500137813 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "addr_bus\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"addr_bus\[9\]\" is moved to its source" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1714500137813 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "addr_bus\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"addr_bus\[10\]\" is moved to its source" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1714500137813 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "addr_bus\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"addr_bus\[11\]\" is moved to its source" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1714500137813 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1714500137813 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "data_bus\[0\]~synth " "Node \"data_bus\[0\]~synth\"" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714500137896 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_bus\[1\]~synth " "Node \"data_bus\[1\]~synth\"" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714500137896 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_bus\[2\]~synth " "Node \"data_bus\[2\]~synth\"" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714500137896 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_bus\[3\]~synth " "Node \"data_bus\[3\]~synth\"" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714500137896 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_bus\[4\]~synth " "Node \"data_bus\[4\]~synth\"" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714500137896 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_bus\[5\]~synth " "Node \"data_bus\[5\]~synth\"" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714500137896 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_bus\[6\]~synth " "Node \"data_bus\[6\]~synth\"" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714500137896 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_bus\[7\]~synth " "Node \"data_bus\[7\]~synth\"" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714500137896 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_bus\[8\]~synth " "Node \"data_bus\[8\]~synth\"" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714500137896 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_bus\[9\]~synth " "Node \"data_bus\[9\]~synth\"" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714500137896 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_bus\[10\]~synth " "Node \"data_bus\[10\]~synth\"" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714500137896 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_bus\[11\]~synth " "Node \"data_bus\[11\]~synth\"" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714500137896 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_bus\[12\]~synth " "Node \"data_bus\[12\]~synth\"" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714500137896 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_bus\[13\]~synth " "Node \"data_bus\[13\]~synth\"" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714500137896 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_bus\[14\]~synth " "Node \"data_bus\[14\]~synth\"" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714500137896 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_bus\[15\]~synth " "Node \"data_bus\[15\]~synth\"" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714500137896 ""} { "Warning" "WMLS_MLS_NODE_NAME" "addr_bus\[0\]~synth " "Node \"addr_bus\[0\]~synth\"" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714500137896 ""} { "Warning" "WMLS_MLS_NODE_NAME" "addr_bus\[1\]~synth " "Node \"addr_bus\[1\]~synth\"" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714500137896 ""} { "Warning" "WMLS_MLS_NODE_NAME" "addr_bus\[2\]~synth " "Node \"addr_bus\[2\]~synth\"" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714500137896 ""} { "Warning" "WMLS_MLS_NODE_NAME" "addr_bus\[3\]~synth " "Node \"addr_bus\[3\]~synth\"" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714500137896 ""} { "Warning" "WMLS_MLS_NODE_NAME" "addr_bus\[4\]~synth " "Node \"addr_bus\[4\]~synth\"" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714500137896 ""} { "Warning" "WMLS_MLS_NODE_NAME" "addr_bus\[5\]~synth " "Node \"addr_bus\[5\]~synth\"" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714500137896 ""} { "Warning" "WMLS_MLS_NODE_NAME" "addr_bus\[6\]~synth " "Node \"addr_bus\[6\]~synth\"" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714500137896 ""} { "Warning" "WMLS_MLS_NODE_NAME" "addr_bus\[7\]~synth " "Node \"addr_bus\[7\]~synth\"" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714500137896 ""} { "Warning" "WMLS_MLS_NODE_NAME" "addr_bus\[8\]~synth " "Node \"addr_bus\[8\]~synth\"" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714500137896 ""} { "Warning" "WMLS_MLS_NODE_NAME" "addr_bus\[9\]~synth " "Node \"addr_bus\[9\]~synth\"" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714500137896 ""} { "Warning" "WMLS_MLS_NODE_NAME" "addr_bus\[10\]~synth " "Node \"addr_bus\[10\]~synth\"" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714500137896 ""} { "Warning" "WMLS_MLS_NODE_NAME" "addr_bus\[11\]~synth " "Node \"addr_bus\[11\]~synth\"" {  } { { "mu0_mem.vhd" "" { Text "E:/fst/vhdl_project/projet vhdl/mu0_mem.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714500137896 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1714500137896 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1714500137983 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1714500138108 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714500138108 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "641 " "Implemented 641 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1714500138158 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1714500138158 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "28 " "Implemented 28 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1714500138158 ""} { "Info" "ICUT_CUT_TM_LCELLS" "611 " "Implemented 611 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1714500138158 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1714500138158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1714500138178 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 30 20:02:18 2024 " "Processing ended: Tue Apr 30 20:02:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1714500138178 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1714500138178 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1714500138178 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1714500138178 ""}
