$date
	Thu Dec  4 15:04:16 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench_gcd $end
$var wire 1 ! valid $end
$var wire 32 " result [31:0] $end
$var wire 1 # busy $end
$var reg 32 $ a [31:0] $end
$var reg 32 % b [31:0] $end
$var reg 1 & clk $end
$var reg 32 ' expected_gcd [31:0] $end
$var reg 1 ( reset $end
$var reg 1 ) start $end
$var integer 32 * infile [31:0] $end
$var integer 32 + outfile [31:0] $end
$var integer 32 , read [31:0] $end
$var integer 32 - ticks [31:0] $end
$scope module gcd_i $end
$var wire 32 . a_i [31:0] $end
$var wire 32 / b_i [31:0] $end
$var wire 1 0 both_even $end
$var wire 1 & clk_i $end
$var wire 1 ( rst_i $end
$var wire 1 ) start_i $end
$var wire 1 1 b_is_zero $end
$var wire 1 2 b_even $end
$var wire 1 3 a_is_zero $end
$var wire 1 4 a_gt_b $end
$var wire 1 5 a_even $end
$var reg 32 6 a [31:0] $end
$var reg 32 7 a_nxt [31:0] $end
$var reg 32 8 b [31:0] $end
$var reg 32 9 b_nxt [31:0] $end
$var reg 1 : b_will_be_zero $end
$var reg 1 # busy_o $end
$var reg 1 ; inc_k $end
$var reg 6 < k [5:0] $end
$var reg 6 = k_nxt [5:0] $end
$var reg 1 > load_inputs $end
$var reg 32 ? result [31:0] $end
$var reg 32 @ result_nxt [31:0] $end
$var reg 32 A result_o [31:0] $end
$var reg 1 B set_res $end
$var reg 1 C shift_a $end
$var reg 1 D shift_b $end
$var reg 4 E state [3:0] $end
$var reg 4 F state_nxt [3:0] $end
$var reg 1 G swap $end
$var reg 1 ! valid_o $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0G
b0 F
b0 E
0D
0C
0B
b0 A
b0 @
b0 ?
0>
b0 =
b0 <
0;
0:
b0 9
b0 8
b0 7
b0 6
15
04
13
12
11
10
bx /
bx .
b0 -
bx ,
b10000000000000000000000000000100 +
b10000000000000000000000000000011 *
0)
1(
bx '
0&
bx %
bx $
0#
b0 "
0!
$end
#50
1&
#100
0&
0(
#150
b1 -
1&
#200
0&
b11 ,
b1010 '
b1010 %
b1010 /
b0 $
b0 .
#250
b10 -
1&
#300
b1 F
1>
0&
1)
#350
b10 F
b1010 9
0>
b1 E
b11 -
1&
#400
b1010 9
b10 F
0&
0)
#450
b1000 F
b1010 @
1B
b100 -
1#
b10 E
01
b1010 8
1&
#500
0&
#550
b0 F
0B
b1010 ?
b1000 E
b1010 "
b1010 A
1!
b101 -
1&
#560
b0 F
b0 %
b0 /
b1010 $
b1010 .
#600
0&
#650
b110 -
0!
0#
b0 E
1&
#700
0&
#750
b111 -
1&
#800
b1 F
1>
0&
1)
#850
b10 F
b0 9
b1010 7
0>
b1000 -
b1 E
1&
#900
b0 9
b1010 7
b10 F
0&
0)
#950
b1000 F
1B
11
14
b0 8
03
b1010 6
b10 E
1#
b1001 -
1&
#1000
0&
#1050
b0 F
0B
b1010 -
1!
b1000 E
1&
#1060
b0 F
b110 '
b11000 %
b11000 /
b110110 $
b110110 .
#1100
0&
#1150
b0 E
0!
0#
b1011 -
1&
#1200
0&
#1250
b1100 -
1&
#1300
b1 F
1>
0&
1)
#1350
b10 F
b11000 9
b110110 7
0>
b1 E
b1101 -
1&
#1400
b11000 9
b110110 7
b10 F
0&
0)
#1450
b11 F
b1110 -
1#
b10 E
01
b11000 8
b110110 6
1&
#1500
0&
#1550
b1 =
b1100 9
b11011 7
1;
1D
1C
b11 E
b1111 -
1&
#1600
0&
#1650
b100 F
00
05
b1 =
b1100 9
b11011 7
0D
0C
0;
b10000 -
b1 <
b1100 8
b11011 6
1&
#1700
0&
#1750
b101 F
b100 E
b10001 -
1&
#1800
0&
#1850
b110 9
1D
b10010 -
b101 E
1&
#1900
0&
#1950
b11 9
1D
b110 8
b10011 -
1&
#2000
0&
#2050
b110 F
02
b11 9
0D
b10100 -
b11 8
1&
#2100
0&
#2150
b111 F
b11011 9
b11 7
1G
b110 E
b10101 -
1&
#2200
0&
#2250
b101 F
b11000 9
0G
b10110 -
b111 E
b11011 8
04
b11 6
1&
#2300
0&
#2350
b1100 9
1D
12
b101 F
b11000 8
b101 E
b10111 -
1&
#2400
0&
#2450
b110 9
1D
b11000 -
b1100 8
1&
#2500
0&
#2550
b11 9
1D
b110 8
b11001 -
1&
#2600
0&
#2650
b110 F
02
b11 9
0D
b11010 -
b11 8
1&
#2700
0&
#2750
b111 F
b110 E
b11011 -
1&
#2800
0&
#2850
b1000 F
b110 @
1B
1:
b0 9
b11100 -
b111 E
1&
#2900
0&
#2950
12
b0 F
0:
0B
b110 ?
11
14
b0 8
b1000 E
b110 "
b110 A
1!
b11101 -
1&
#2960
b0 ,
#3000
0&
#3050
b11110 -
0!
0#
b0 E
1&
#3100
0&
#3150
b11111 -
1&
#3200
b1 F
1>
0&
1)
#3250
b10 F
b0 =
b11000 9
b110110 7
0>
b100000 -
b1 E
1&
#3300
b0 =
b11000 9
b110110 7
b10 F
0&
0)
#3350
10
15
b11 F
b0 <
01
b11000 8
b110110 6
b10 E
1#
b100001 -
1&
#3400
0&
#3450
b1 =
b1100 9
b11011 7
1;
1D
1C
b100010 -
b11 E
1&
#3500
0&
#3550
b100 F
00
05
b1 =
b1100 9
b11011 7
0D
0C
0;
b1 <
b1100 8
b11011 6
b100011 -
1&
#3600
0&
#3650
b101 F
b100100 -
b100 E
1&
#3700
0&
#3750
b110 9
1D
b101 E
b100101 -
1&
#3800
0&
#3850
b11 9
1D
b100110 -
b110 8
1&
#3900
0&
#3950
b110 F
02
b11 9
0D
b11 8
b100111 -
1&
#4000
0&
#4050
b111 F
b11011 9
b11 7
1G
b101000 -
b110 E
1&
#4100
0&
#4150
b101 F
b11000 9
0G
b11011 8
04
b11 6
b111 E
b101001 -
1&
#4200
0&
#4250
b1100 9
1D
12
b101 F
b101010 -
b101 E
b11000 8
1&
#4300
0&
#4350
b110 9
1D
b1100 8
b101011 -
1&
#4400
0&
#4450
b11 9
1D
b101100 -
b110 8
1&
#4500
0&
#4550
b110 F
02
b11 9
0D
b11 8
b101101 -
1&
#4600
0&
#4650
b111 F
b101110 -
b110 E
1&
#4700
0&
#4750
b1000 F
1B
1:
b0 9
b111 E
b101111 -
1&
#4800
0&
#4850
12
b0 F
0:
0B
b110000 -
1!
b1000 E
11
14
b0 8
1&
#4860
b11111111111111111111111111111111 ,
#4900
0&
#4950
b0 E
0!
0#
b110001 -
1&
#5000
0&
#5050
b110010 -
1&
#5060
