/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [9:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [19:0] celloutsig_0_23z;
  wire [9:0] celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire [13:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_34z;
  wire [4:0] celloutsig_0_38z;
  reg [2:0] celloutsig_0_3z;
  wire celloutsig_0_47z;
  wire [3:0] celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_76z;
  wire celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [10:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [13:0] celloutsig_1_13z;
  reg [4:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire [2:0] celloutsig_1_16z;
  wire [8:0] celloutsig_1_18z;
  wire [48:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = ~(celloutsig_0_1z[2] & celloutsig_0_3z[2]);
  assign celloutsig_0_22z = !(celloutsig_0_1z[2] ? celloutsig_0_3z[1] : celloutsig_0_16z[4]);
  assign celloutsig_1_8z = ~(in_data[125] | in_data[105]);
  assign celloutsig_0_21z = ~(celloutsig_0_0z[3] | in_data[88]);
  assign celloutsig_0_6z = ~((celloutsig_0_2z[13] | celloutsig_0_2z[9]) & celloutsig_0_0z[5]);
  assign celloutsig_0_13z = ~((celloutsig_0_3z[1] | celloutsig_0_10z) & celloutsig_0_4z[0]);
  assign celloutsig_1_4z = celloutsig_1_2z[2] ^ celloutsig_1_1z;
  assign celloutsig_0_30z = celloutsig_0_2z[12] ^ celloutsig_0_25z[4];
  always_ff @(negedge clkin_data[96], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 4'h0;
    else _00_ <= { celloutsig_0_0z[2:0], celloutsig_0_8z };
  assign celloutsig_1_15z = { celloutsig_1_7z[3:2], celloutsig_1_6z, celloutsig_1_4z } / { 1'h1, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_12z };
  assign celloutsig_0_25z = celloutsig_0_2z[5:1] / { 1'h1, celloutsig_0_1z[3:0] };
  assign celloutsig_0_34z = { celloutsig_0_12z[2], celloutsig_0_21z, celloutsig_0_21z } >= { in_data[27], celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_0_47z = celloutsig_0_38z[4:2] > celloutsig_0_38z[2:0];
  assign celloutsig_0_8z = celloutsig_0_1z[2:0] > celloutsig_0_5z[8:6];
  assign celloutsig_0_10z = { celloutsig_0_2z[10:6], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_8z } > { celloutsig_0_3z[2], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_76z = celloutsig_0_13z & ~(celloutsig_0_47z);
  assign celloutsig_1_1z = celloutsig_1_0z[10] & ~(in_data[179]);
  assign celloutsig_1_10z = celloutsig_1_6z & ~(celloutsig_1_1z);
  assign celloutsig_1_7z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } % { 1'h1, in_data[174:170], celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_16z[1], celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_6z } % { 1'h1, celloutsig_1_0z[6:0], celloutsig_1_1z };
  assign celloutsig_0_24z = { celloutsig_0_13z, celloutsig_0_5z } % { 1'h1, celloutsig_0_5z[5:3], celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_21z };
  assign celloutsig_1_2z = in_data[167:164] % { 1'h1, in_data[138:136] };
  assign celloutsig_1_13z = { celloutsig_1_7z[6:4], celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_10z } % { 1'h1, in_data[187:175] };
  assign celloutsig_1_11z = { celloutsig_1_0z[9], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_6z } != { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_14z = celloutsig_0_5z[2:0] != { celloutsig_0_12z[2], celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_1z = in_data[34:30] | celloutsig_0_0z[4:0];
  assign celloutsig_0_12z = { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_9z, _00_, celloutsig_0_7z } | { celloutsig_0_5z[8:3], celloutsig_0_4z };
  assign celloutsig_1_3z = & celloutsig_1_0z[9:7];
  assign celloutsig_1_6z = ~^ { in_data[164:161], celloutsig_1_3z };
  assign celloutsig_1_9z = ~^ { in_data[156], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_1_5z = ^ { celloutsig_1_0z[9:1], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_38z = celloutsig_0_23z[8:4] << celloutsig_0_16z[4:0];
  assign celloutsig_0_5z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z } << in_data[82:74];
  assign celloutsig_0_23z = { in_data[25:7], celloutsig_0_8z } << { celloutsig_0_16z[5:1], celloutsig_0_22z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[64:59] - in_data[68:63];
  assign celloutsig_0_2z = { celloutsig_0_1z[4:2], celloutsig_0_0z, celloutsig_0_1z } - { celloutsig_0_1z[2:0], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_19z = { celloutsig_1_15z[0], celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_0z, celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_5z } ~^ { in_data[143:135], celloutsig_1_18z, celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_16z = celloutsig_0_2z[6:1] ~^ { celloutsig_0_0z[4:0], celloutsig_0_14z };
  assign celloutsig_0_4z = in_data[89:86] ^ { celloutsig_0_3z[0], celloutsig_0_3z };
  assign celloutsig_1_16z = { celloutsig_1_0z[6:5], celloutsig_1_10z } ^ { celloutsig_1_13z[6], celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_0_7z = ~((celloutsig_0_0z[2] & celloutsig_0_1z[4]) | celloutsig_0_5z[1]);
  assign celloutsig_1_12z = ~((celloutsig_1_9z & celloutsig_1_8z) | celloutsig_1_11z);
  always_latch
    if (clkin_data[32]) celloutsig_0_3z = 3'h0;
    else if (celloutsig_1_18z[0]) celloutsig_0_3z = in_data[49:47];
  always_latch
    if (clkin_data[64]) celloutsig_1_0z = 11'h000;
    else if (!clkin_data[0]) celloutsig_1_0z = in_data[133:123];
  always_latch
    if (!clkin_data[64]) celloutsig_1_14z = 5'h00;
    else if (clkin_data[0]) celloutsig_1_14z = { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_1z };
  assign celloutsig_0_77z = ~((celloutsig_0_30z & celloutsig_0_34z) | (celloutsig_0_2z[4] & celloutsig_0_24z[0]));
  assign { out_data[136:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z[40:9], celloutsig_0_76z, celloutsig_0_77z };
endmodule
