#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Nov 23 17:07:08 2020
# Process ID: 4948
# Current directory: C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.runs/synth_1
# Command line: vivado.exe -log interfaz_ps2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source interfaz_ps2.tcl
# Log file: C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.runs/synth_1/interfaz_ps2.vds
# Journal file: C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1460] Use of init.tcl in C:/Users/alumno/AppData/Roaming/Xilinx/Vivado/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script 'C:/Users/alumno/AppData/Roaming/Xilinx/Vivado/init.tcl'
source interfaz_ps2.tcl -notrace
Command: synth_design -top interfaz_ps2 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10544 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 372.688 ; gain = 101.566
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'interfaz_ps2' [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/interfaz_ps2.vhd:47]
INFO: [Synth 8-3491] module 'Maquina_estados' declared at 'C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Maquina_estados.vhd:34' bound to instance 'inst_maquina_estados' of component 'Maquina_estados' [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/interfaz_ps2.vhd:86]
INFO: [Synth 8-638] synthesizing module 'Maquina_estados' [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Maquina_estados.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'Maquina_estados' (1#1) [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Maquina_estados.vhd:50]
INFO: [Synth 8-3491] module 'Unidad_Operativa' declared at 'C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd:34' bound to instance 'inst_unidad_operativa' of component 'Unidad_Operativa' [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/interfaz_ps2.vhd:99]
INFO: [Synth 8-638] synthesizing module 'Unidad_Operativa' [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd:52]
INFO: [Synth 8-3491] module 'Biestable_ps2_data' declared at 'C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Biestable_ps2_data.vhd:34' bound to instance 'inst_biestable_ps2_data' of component 'Biestable_ps2_data' [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd:121]
INFO: [Synth 8-638] synthesizing module 'Biestable_ps2_data' [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Biestable_ps2_data.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Biestable_ps2_data' (2#1) [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Biestable_ps2_data.vhd:41]
INFO: [Synth 8-3491] module 'detector_flancos' declared at 'C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/detector_flancos.vhd:34' bound to instance 'inst_detector_flancos' of component 'detector_flancos' [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd:128]
INFO: [Synth 8-638] synthesizing module 'detector_flancos' [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/detector_flancos.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'detector_flancos' (3#1) [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/detector_flancos.vhd:42]
INFO: [Synth 8-3491] module 'reg_desplazamiento' declared at 'C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/reg_desplazamiento.vhd:34' bound to instance 'inst_reg_desplaza' of component 'reg_desplazamiento' [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd:134]
INFO: [Synth 8-638] synthesizing module 'reg_desplazamiento' [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/reg_desplazamiento.vhd:45]
WARNING: [Synth 8-614] signal 't_q_shift' is read in the process but is not in the sensitivity list [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/reg_desplazamiento.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'reg_desplazamiento' (4#1) [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/reg_desplazamiento.vhd:45]
INFO: [Synth 8-3491] module 'contador_estados' declared at 'C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/contador.vhd:34' bound to instance 'inst_contador_estados' of component 'contador_estados' [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd:144]
INFO: [Synth 8-638] synthesizing module 'contador_estados' [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/contador.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element tc_reg was removed.  [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/contador.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'contador_estados' (5#1) [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/contador.vhd:44]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Reg.vhd:34' bound to instance 'inst_reg' of component 'Reg' [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd:152]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg' (6#1) [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg_parity' declared at 'C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Reg_parity.vhd:34' bound to instance 'inst_reg_parity' of component 'Reg_parity' [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd:166]
INFO: [Synth 8-638] synthesizing module 'Reg_parity' [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Reg_parity.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg_parity' (7#1) [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Reg_parity.vhd:42]
INFO: [Synth 8-3491] module 'Detector_paridad' declared at 'C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Detector_paridad.vhd:34' bound to instance 'inst_detector_paridad' of component 'Detector_paridad' [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd:175]
INFO: [Synth 8-638] synthesizing module 'Detector_paridad' [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Detector_paridad.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Detector_paridad' (8#1) [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Detector_paridad.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Unidad_Operativa' (9#1) [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'interfaz_ps2' (10#1) [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.srcs/sources_1/new/interfaz_ps2.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 428.297 ; gain = 157.176
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 428.297 ; gain = 157.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 428.297 ; gain = 157.176
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/alumno/Desktop/Practica2/Practica2/PS2/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/interfaz_ps2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/interfaz_ps2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 777.734 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 777.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 777.793 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 777.793 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 777.793 ; gain = 506.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 777.793 ; gain = 506.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 777.793 ; gain = 506.672
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "next_estado" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 777.793 ; gain = 506.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   8 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Maquina_estados 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module Biestable_ps2_data 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module detector_flancos 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module reg_desplazamiento 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module contador_estados 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Reg_parity 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Detector_paridad 
Detailed RTL Component Info : 
+---XORs : 
	   8 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 777.793 ; gain = 506.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 777.793 ; gain = 506.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 787.742 ; gain = 516.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 787.742 ; gain = 516.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 787.742 ; gain = 516.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 787.742 ; gain = 516.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 787.742 ; gain = 516.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 787.742 ; gain = 516.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 787.742 ; gain = 516.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 787.742 ; gain = 516.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     2|
|3     |LUT3 |     1|
|4     |LUT4 |     6|
|5     |LUT5 |     2|
|6     |LUT6 |     9|
|7     |FDCE |    15|
|8     |FDRE |    15|
|9     |IBUF |     4|
|10    |OBUF |    11|
+------+-----+------+

Report Instance Areas: 
+------+----------------------------+-------------------+------+
|      |Instance                    |Module             |Cells |
+------+----------------------------+-------------------+------+
|1     |top                         |                   |    66|
|2     |  inst_maquina_estados      |Maquina_estados    |     9|
|3     |  inst_unidad_operativa     |Unidad_Operativa   |    41|
|4     |    inst_biestable_ps2_data |Biestable_ps2_data |     1|
|5     |    inst_contador_estados   |contador_estados   |     9|
|6     |    inst_detector_flancos   |detector_flancos   |     5|
|7     |    inst_detector_paridad   |Detector_paridad   |     7|
|8     |    inst_reg                |Reg                |     8|
|9     |    inst_reg_desplaza       |reg_desplazamiento |    10|
|10    |    inst_reg_parity         |Reg_parity         |     1|
+------+----------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 787.742 ; gain = 516.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 787.742 ; gain = 167.125
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 787.742 ; gain = 516.621
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 793.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 793.043 ; gain = 534.762
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 793.043 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/alumno/Desktop/Practica2/Practica2/PS2/PS2.runs/synth_1/interfaz_ps2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file interfaz_ps2_utilization_synth.rpt -pb interfaz_ps2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 23 17:07:41 2020...
