#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x24c0030 .scope module, "testbench" "testbench" 2 6;
 .timescale 0 0;
v0x24e4f60_0 .net "CLK", 0 0, v0x24e4a00_0;  1 drivers
v0x24e5020_0 .net "DATA_A", 31 0, v0x24e4aa0_0;  1 drivers
v0x24e50e0_0 .net "DATA_B", 31 0, v0x24e4b60_0;  1 drivers
v0x24e5180_0 .net "NIBBLE_OUT", 15 0, L_0x24e61e0;  1 drivers
v0x24e5270_0 .net "RESET_L", 0 0, v0x24e4c00_0;  1 drivers
v0x24e5310_0 .net "sl_SEL", 3 0, v0x24e4ca0_0;  1 drivers
v0x24e53b0_0 .net "sl_sel_A", 11 0, v0x24e4d60_0;  1 drivers
v0x24e54c0_0 .net "sl_sel_B", 11 0, v0x24e4e00_0;  1 drivers
S_0x24bc270 .scope module, "pog" "selector4" 2 23, 3 5 0, S_0x24c0030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "NIBBLE_OUT"
    .port_info 1 /INPUT 32 "DATA_A"
    .port_info 2 /INPUT 32 "DATA_B"
    .port_info 3 /INPUT 12 "sl_sel_A"
    .port_info 4 /INPUT 12 "sl_sel_B"
    .port_info 5 /INPUT 4 "sl_SEL"
    .port_info 6 /INPUT 1 "RESET_L"
    .port_info 7 /INPUT 1 "CLK"
v0x24e3fe0_0 .net "CLK", 0 0, v0x24e4a00_0;  alias, 1 drivers
v0x24e40a0_0 .net "DATA_A", 31 0, v0x24e4aa0_0;  alias, 1 drivers
v0x24e4160_0 .net "DATA_B", 31 0, v0x24e4b60_0;  alias, 1 drivers
v0x24e4200_0 .net "NIBBLE_OUT", 15 0, L_0x24e61e0;  alias, 1 drivers
v0x24e42e0_0 .net "RESET_L", 0 0, v0x24e4c00_0;  alias, 1 drivers
v0x24e4410_0 .net "sl_SEL", 3 0, v0x24e4ca0_0;  alias, 1 drivers
v0x24e44f0_0 .net "sl_sel_A", 11 0, v0x24e4d60_0;  alias, 1 drivers
v0x24e45d0_0 .net "sl_sel_B", 11 0, v0x24e4e00_0;  alias, 1 drivers
L_0x24e55d0 .part v0x24e4d60_0, 0, 3;
L_0x24e5670 .part v0x24e4e00_0, 0, 3;
L_0x24e5710 .part v0x24e4ca0_0, 0, 1;
L_0x24e57b0 .part v0x24e4d60_0, 3, 3;
L_0x24e5910 .part v0x24e4e00_0, 3, 3;
L_0x24e5a70 .part v0x24e4ca0_0, 1, 1;
L_0x24e5c10 .part v0x24e4d60_0, 6, 3;
L_0x24e5cb0 .part v0x24e4e00_0, 6, 3;
L_0x24e5dd0 .part v0x24e4ca0_0, 2, 1;
L_0x24e5ea0 .part v0x24e4d60_0, 9, 3;
L_0x24e5fd0 .part v0x24e4e00_0, 9, 3;
L_0x24e60a0 .part v0x24e4ca0_0, 3, 1;
L_0x24e61e0 .concat8 [ 4 4 4 4], v0x24c1b00_0, v0x24e1f20_0, v0x24e2cc0_0, v0x24e3a40_0;
S_0x24bf5e0 .scope generate, "selectores[0]" "selectores[0]" 3 15, 3 15 0, S_0x24bc270;
 .timescale 0 0;
P_0x24bf120 .param/l "i" 0 3 15, +C4<00>;
S_0x24bdc30 .scope module, "seli" "selector" 3 17, 3 31 0, S_0x24bf5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataA"
    .port_info 1 /INPUT 32 "dataB"
    .port_info 2 /INPUT 3 "selA"
    .port_info 3 /INPUT 3 "selB"
    .port_info 4 /INPUT 1 "sel"
    .port_info 5 /INPUT 1 "reset_L"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /OUTPUT 4 "nibbleOut"
v0x24baa20_0 .net "clk", 0 0, v0x24e4a00_0;  alias, 1 drivers
v0x24c1710_0 .net "dataA", 31 0, v0x24e4aa0_0;  alias, 1 drivers
v0x24c18f0_0 .net "dataB", 31 0, v0x24e4b60_0;  alias, 1 drivers
v0x24c1b00_0 .var "nibbleOut", 3 0;
v0x24be770_0 .net "reset_L", 0 0, v0x24e4c00_0;  alias, 1 drivers
v0x24bce00_0 .net "sel", 0 0, L_0x24e5710;  1 drivers
v0x24bb4a0_0 .net "selA", 2 0, L_0x24e55d0;  1 drivers
v0x24e1580_0 .net "selB", 2 0, L_0x24e5670;  1 drivers
E_0x24a1e10 .event posedge, v0x24baa20_0;
S_0x24e17b0 .scope generate, "selectores[1]" "selectores[1]" 3 15, 3 15 0, S_0x24bc270;
 .timescale 0 0;
P_0x24e1970 .param/l "i" 0 3 15, +C4<01>;
S_0x24e1a30 .scope module, "seli" "selector" 3 17, 3 31 0, S_0x24e17b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataA"
    .port_info 1 /INPUT 32 "dataB"
    .port_info 2 /INPUT 3 "selA"
    .port_info 3 /INPUT 3 "selB"
    .port_info 4 /INPUT 1 "sel"
    .port_info 5 /INPUT 1 "reset_L"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /OUTPUT 4 "nibbleOut"
v0x24e1d20_0 .net "clk", 0 0, v0x24e4a00_0;  alias, 1 drivers
v0x24e1de0_0 .net "dataA", 31 0, v0x24e4aa0_0;  alias, 1 drivers
v0x24e1e80_0 .net "dataB", 31 0, v0x24e4b60_0;  alias, 1 drivers
v0x24e1f20_0 .var "nibbleOut", 3 0;
v0x24e1fc0_0 .net "reset_L", 0 0, v0x24e4c00_0;  alias, 1 drivers
v0x24e20b0_0 .net "sel", 0 0, L_0x24e5a70;  1 drivers
v0x24e2150_0 .net "selA", 2 0, L_0x24e57b0;  1 drivers
v0x24e2230_0 .net "selB", 2 0, L_0x24e5910;  1 drivers
S_0x24e2460 .scope generate, "selectores[2]" "selectores[2]" 3 15, 3 15 0, S_0x24bc270;
 .timescale 0 0;
P_0x24e2620 .param/l "i" 0 3 15, +C4<010>;
S_0x24e26c0 .scope module, "seli" "selector" 3 17, 3 31 0, S_0x24e2460;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataA"
    .port_info 1 /INPUT 32 "dataB"
    .port_info 2 /INPUT 3 "selA"
    .port_info 3 /INPUT 3 "selB"
    .port_info 4 /INPUT 1 "sel"
    .port_info 5 /INPUT 1 "reset_L"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /OUTPUT 4 "nibbleOut"
v0x24e29b0_0 .net "clk", 0 0, v0x24e4a00_0;  alias, 1 drivers
v0x24e2ac0_0 .net "dataA", 31 0, v0x24e4aa0_0;  alias, 1 drivers
v0x24e2bd0_0 .net "dataB", 31 0, v0x24e4b60_0;  alias, 1 drivers
v0x24e2cc0_0 .var "nibbleOut", 3 0;
v0x24e2da0_0 .net "reset_L", 0 0, v0x24e4c00_0;  alias, 1 drivers
v0x24e2ee0_0 .net "sel", 0 0, L_0x24e5dd0;  1 drivers
v0x24e2fa0_0 .net "selA", 2 0, L_0x24e5c10;  1 drivers
v0x24e3080_0 .net "selB", 2 0, L_0x24e5cb0;  1 drivers
S_0x24e32b0 .scope generate, "selectores[3]" "selectores[3]" 3 15, 3 15 0, S_0x24bc270;
 .timescale 0 0;
P_0x24e3470 .param/l "i" 0 3 15, +C4<011>;
S_0x24e3530 .scope module, "seli" "selector" 3 17, 3 31 0, S_0x24e32b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataA"
    .port_info 1 /INPUT 32 "dataB"
    .port_info 2 /INPUT 3 "selA"
    .port_info 3 /INPUT 3 "selB"
    .port_info 4 /INPUT 1 "sel"
    .port_info 5 /INPUT 1 "reset_L"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /OUTPUT 4 "nibbleOut"
v0x24e3820_0 .net "clk", 0 0, v0x24e4a00_0;  alias, 1 drivers
v0x24e38e0_0 .net "dataA", 31 0, v0x24e4aa0_0;  alias, 1 drivers
v0x24e39a0_0 .net "dataB", 31 0, v0x24e4b60_0;  alias, 1 drivers
v0x24e3a40_0 .var "nibbleOut", 3 0;
v0x24e3b20_0 .net "reset_L", 0 0, v0x24e4c00_0;  alias, 1 drivers
v0x24e3c10_0 .net "sel", 0 0, L_0x24e60a0;  1 drivers
v0x24e3cd0_0 .net "selA", 2 0, L_0x24e5ea0;  1 drivers
v0x24e3db0_0 .net "selB", 2 0, L_0x24e5fd0;  1 drivers
S_0x24e47b0 .scope module, "prob" "prob" 2 36, 4 1 0, S_0x24c0030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "CLK"
    .port_info 1 /OUTPUT 32 "DATA_A"
    .port_info 2 /OUTPUT 32 "DATA_B"
    .port_info 3 /OUTPUT 12 "sl_sel_A"
    .port_info 4 /OUTPUT 12 "sl_sel_B"
    .port_info 5 /OUTPUT 4 "sl_SEL"
    .port_info 6 /OUTPUT 1 "RESET_L"
v0x24e4a00_0 .var "CLK", 0 0;
v0x24e4aa0_0 .var "DATA_A", 31 0;
v0x24e4b60_0 .var "DATA_B", 31 0;
v0x24e4c00_0 .var "RESET_L", 0 0;
v0x24e4ca0_0 .var "sl_SEL", 3 0;
v0x24e4d60_0 .var "sl_sel_A", 11 0;
v0x24e4e00_0 .var "sl_sel_B", 11 0;
    .scope S_0x24bdc30;
T_0 ;
    %wait E_0x24a1e10;
    %load/vec4 v0x24be770_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x24c1b00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x24bce00_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %load/vec4 v0x24c18f0_0;
    %load/vec4 v0x24e1580_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0x24c1710_0;
    %load/vec4 v0x24bb4a0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %assign/vec4 v0x24c1b00_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x24e1a30;
T_1 ;
    %wait E_0x24a1e10;
    %load/vec4 v0x24e1fc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x24e1f20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x24e20b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %load/vec4 v0x24e1e80_0;
    %load/vec4 v0x24e2230_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0x24e1de0_0;
    %load/vec4 v0x24e2150_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %assign/vec4 v0x24e1f20_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x24e26c0;
T_2 ;
    %wait E_0x24a1e10;
    %load/vec4 v0x24e2da0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x24e2cc0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x24e2ee0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.2, 8;
    %load/vec4 v0x24e2bd0_0;
    %load/vec4 v0x24e3080_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %load/vec4 v0x24e2ac0_0;
    %load/vec4 v0x24e2fa0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %assign/vec4 v0x24e2cc0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x24e3530;
T_3 ;
    %wait E_0x24a1e10;
    %load/vec4 v0x24e3b20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x24e3a40_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x24e3c10_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.2, 8;
    %load/vec4 v0x24e39a0_0;
    %load/vec4 v0x24e3db0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %load/vec4 v0x24e38e0_0;
    %load/vec4 v0x24e3cd0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %assign/vec4 v0x24e3a40_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x24e47b0;
T_4 ;
    %vpi_call 4 11 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 4 12 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 93;
    %split/vec4 1;
    %assign/vec4 v0x24e4c00_0, 0;
    %split/vec4 4;
    %assign/vec4 v0x24e4ca0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0x24e4e00_0, 0;
    %split/vec4 12;
    %assign/vec4 v0x24e4d60_0, 0;
    %split/vec4 32;
    %assign/vec4 v0x24e4b60_0, 0;
    %assign/vec4 v0x24e4aa0_0, 0;
    %wait E_0x24a1e10;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24e4c00_0, 0;
    %wait E_0x24a1e10;
    %pushi/vec4 4095, 0, 32;
    %assign/vec4 v0x24e4aa0_0, 0;
    %pushi/vec4 43981, 0, 32;
    %assign/vec4 v0x24e4b60_0, 0;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x24e4d60_0, 4, 5;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x24e4e00_0, 4, 5;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x24e4e00_0, 4, 5;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x24e4e00_0, 4, 5;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x24e4e00_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x24e4ca0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x24e4ca0_0, 4, 5;
    %wait E_0x24a1e10;
    %wait E_0x24a1e10;
    %wait E_0x24a1e10;
    %wait E_0x24a1e10;
    %wait E_0x24a1e10;
    %vpi_call 4 32 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x24e47b0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24e4a00_0, 0;
    %end;
    .thread T_5;
    .scope S_0x24e47b0;
T_6 ;
    %delay 2, 0;
    %load/vec4 v0x24e4a00_0;
    %inv;
    %assign/vec4 v0x24e4a00_0, 0;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./selector4.v";
    "./prob.v";
