
RemoteCon2Receive.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002f00  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d8  0800300c  0800300c  0001300c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080031e4  080031e4  000131e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080031e8  080031e8  000131e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000078  20000000  080031ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000018c  20000078  08003264  00020078  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000204  08003264  00020204  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000cc55  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000237e  00000000  00000000  0002ccf6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00004697  00000000  00000000  0002f074  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000008a8  00000000  00000000  00033710  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000b60  00000000  00000000  00033fb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00004751  00000000  00000000  00034b18  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000030a4  00000000  00000000  00039269  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0003c30d  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002010  00000000  00000000  0003c38c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000078 	.word	0x20000078
 8000128:	00000000 	.word	0x00000000
 800012c:	08002ff4 	.word	0x08002ff4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000007c 	.word	0x2000007c
 8000148:	08002ff4 	.word	0x08002ff4

0800014c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800014c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800014e:	4b0e      	ldr	r3, [pc, #56]	; (8000188 <HAL_InitTick+0x3c>)
{
 8000150:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000152:	7818      	ldrb	r0, [r3, #0]
 8000154:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000158:	fbb3 f3f0 	udiv	r3, r3, r0
 800015c:	4a0b      	ldr	r2, [pc, #44]	; (800018c <HAL_InitTick+0x40>)
 800015e:	6810      	ldr	r0, [r2, #0]
 8000160:	fbb0 f0f3 	udiv	r0, r0, r3
 8000164:	f000 f9c6 	bl	80004f4 <HAL_SYSTICK_Config>
 8000168:	4604      	mov	r4, r0
 800016a:	b958      	cbnz	r0, 8000184 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800016c:	2d0f      	cmp	r5, #15
 800016e:	d809      	bhi.n	8000184 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000170:	4602      	mov	r2, r0
 8000172:	4629      	mov	r1, r5
 8000174:	f04f 30ff 	mov.w	r0, #4294967295
 8000178:	f000 f97a 	bl	8000470 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800017c:	4b04      	ldr	r3, [pc, #16]	; (8000190 <HAL_InitTick+0x44>)
 800017e:	4620      	mov	r0, r4
 8000180:	601d      	str	r5, [r3, #0]
 8000182:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000184:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000186:	bd38      	pop	{r3, r4, r5, pc}
 8000188:	20000000 	.word	0x20000000
 800018c:	20000010 	.word	0x20000010
 8000190:	20000004 	.word	0x20000004

08000194 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000194:	4a07      	ldr	r2, [pc, #28]	; (80001b4 <HAL_Init+0x20>)
{
 8000196:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000198:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800019a:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800019c:	f043 0310 	orr.w	r3, r3, #16
 80001a0:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001a2:	f000 f953 	bl	800044c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80001a6:	2000      	movs	r0, #0
 80001a8:	f7ff ffd0 	bl	800014c <HAL_InitTick>
  HAL_MspInit();
 80001ac:	f001 fdfa 	bl	8001da4 <HAL_MspInit>
}
 80001b0:	2000      	movs	r0, #0
 80001b2:	bd08      	pop	{r3, pc}
 80001b4:	40022000 	.word	0x40022000

080001b8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80001b8:	4a03      	ldr	r2, [pc, #12]	; (80001c8 <HAL_IncTick+0x10>)
 80001ba:	4b04      	ldr	r3, [pc, #16]	; (80001cc <HAL_IncTick+0x14>)
 80001bc:	6811      	ldr	r1, [r2, #0]
 80001be:	781b      	ldrb	r3, [r3, #0]
 80001c0:	440b      	add	r3, r1
 80001c2:	6013      	str	r3, [r2, #0]
 80001c4:	4770      	bx	lr
 80001c6:	bf00      	nop
 80001c8:	200000d8 	.word	0x200000d8
 80001cc:	20000000 	.word	0x20000000

080001d0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80001d0:	4b01      	ldr	r3, [pc, #4]	; (80001d8 <HAL_GetTick+0x8>)
 80001d2:	6818      	ldr	r0, [r3, #0]
}
 80001d4:	4770      	bx	lr
 80001d6:	bf00      	nop
 80001d8:	200000d8 	.word	0x200000d8

080001dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80001dc:	b538      	push	{r3, r4, r5, lr}
 80001de:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80001e0:	f7ff fff6 	bl	80001d0 <HAL_GetTick>
 80001e4:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80001e6:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80001e8:	bf1e      	ittt	ne
 80001ea:	4b04      	ldrne	r3, [pc, #16]	; (80001fc <HAL_Delay+0x20>)
 80001ec:	781b      	ldrbne	r3, [r3, #0]
 80001ee:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80001f0:	f7ff ffee 	bl	80001d0 <HAL_GetTick>
 80001f4:	1b40      	subs	r0, r0, r5
 80001f6:	4284      	cmp	r4, r0
 80001f8:	d8fa      	bhi.n	80001f0 <HAL_Delay+0x14>
  {
  }
}
 80001fa:	bd38      	pop	{r3, r4, r5, pc}
 80001fc:	20000000 	.word	0x20000000

08000200 <HAL_ADC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 8000200:	2300      	movs	r3, #0
{ 
 8000202:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8000204:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000206:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 800020a:	2b01      	cmp	r3, #1
 800020c:	d074      	beq.n	80002f8 <HAL_ADC_ConfigChannel+0xf8>
 800020e:	2301      	movs	r3, #1
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000210:	684d      	ldr	r5, [r1, #4]
  __HAL_LOCK(hadc);
 8000212:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 8000216:	2d06      	cmp	r5, #6
 8000218:	6802      	ldr	r2, [r0, #0]
 800021a:	ea4f 0385 	mov.w	r3, r5, lsl #2
 800021e:	680c      	ldr	r4, [r1, #0]
 8000220:	d825      	bhi.n	800026e <HAL_ADC_ConfigChannel+0x6e>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000222:	442b      	add	r3, r5
 8000224:	251f      	movs	r5, #31
 8000226:	6b56      	ldr	r6, [r2, #52]	; 0x34
 8000228:	3b05      	subs	r3, #5
 800022a:	409d      	lsls	r5, r3
 800022c:	ea26 0505 	bic.w	r5, r6, r5
 8000230:	fa04 f303 	lsl.w	r3, r4, r3
 8000234:	432b      	orrs	r3, r5
 8000236:	6353      	str	r3, [r2, #52]	; 0x34
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000238:	2c09      	cmp	r4, #9
 800023a:	ea4f 0344 	mov.w	r3, r4, lsl #1
 800023e:	688d      	ldr	r5, [r1, #8]
 8000240:	d92f      	bls.n	80002a2 <HAL_ADC_ConfigChannel+0xa2>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000242:	2607      	movs	r6, #7
 8000244:	4423      	add	r3, r4
 8000246:	68d1      	ldr	r1, [r2, #12]
 8000248:	3b1e      	subs	r3, #30
 800024a:	409e      	lsls	r6, r3
 800024c:	ea21 0106 	bic.w	r1, r1, r6
 8000250:	fa05 f303 	lsl.w	r3, r5, r3
 8000254:	430b      	orrs	r3, r1
 8000256:	60d3      	str	r3, [r2, #12]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000258:	f1a4 0310 	sub.w	r3, r4, #16
 800025c:	2b01      	cmp	r3, #1
 800025e:	d92b      	bls.n	80002b8 <HAL_ADC_ConfigChannel+0xb8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000260:	2300      	movs	r3, #0
      tmp_hal_status = HAL_ERROR;
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000262:	2200      	movs	r2, #0
 8000264:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
}
 8000268:	4618      	mov	r0, r3
 800026a:	b002      	add	sp, #8
 800026c:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 800026e:	2d0c      	cmp	r5, #12
 8000270:	d80b      	bhi.n	800028a <HAL_ADC_ConfigChannel+0x8a>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000272:	442b      	add	r3, r5
 8000274:	251f      	movs	r5, #31
 8000276:	6b16      	ldr	r6, [r2, #48]	; 0x30
 8000278:	3b23      	subs	r3, #35	; 0x23
 800027a:	409d      	lsls	r5, r3
 800027c:	ea26 0505 	bic.w	r5, r6, r5
 8000280:	fa04 f303 	lsl.w	r3, r4, r3
 8000284:	432b      	orrs	r3, r5
 8000286:	6313      	str	r3, [r2, #48]	; 0x30
 8000288:	e7d6      	b.n	8000238 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800028a:	442b      	add	r3, r5
 800028c:	251f      	movs	r5, #31
 800028e:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 8000290:	3b41      	subs	r3, #65	; 0x41
 8000292:	409d      	lsls	r5, r3
 8000294:	ea26 0505 	bic.w	r5, r6, r5
 8000298:	fa04 f303 	lsl.w	r3, r4, r3
 800029c:	432b      	orrs	r3, r5
 800029e:	62d3      	str	r3, [r2, #44]	; 0x2c
 80002a0:	e7ca      	b.n	8000238 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80002a2:	2607      	movs	r6, #7
 80002a4:	6911      	ldr	r1, [r2, #16]
 80002a6:	4423      	add	r3, r4
 80002a8:	409e      	lsls	r6, r3
 80002aa:	ea21 0106 	bic.w	r1, r1, r6
 80002ae:	fa05 f303 	lsl.w	r3, r5, r3
 80002b2:	430b      	orrs	r3, r1
 80002b4:	6113      	str	r3, [r2, #16]
 80002b6:	e7cf      	b.n	8000258 <HAL_ADC_ConfigChannel+0x58>
    if (hadc->Instance == ADC1)
 80002b8:	4b10      	ldr	r3, [pc, #64]	; (80002fc <HAL_ADC_ConfigChannel+0xfc>)
 80002ba:	429a      	cmp	r2, r3
 80002bc:	d116      	bne.n	80002ec <HAL_ADC_ConfigChannel+0xec>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80002be:	6893      	ldr	r3, [r2, #8]
 80002c0:	021b      	lsls	r3, r3, #8
 80002c2:	d4cd      	bmi.n	8000260 <HAL_ADC_ConfigChannel+0x60>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80002c4:	6893      	ldr	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80002c6:	2c10      	cmp	r4, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80002c8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80002cc:	6093      	str	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80002ce:	d1c7      	bne.n	8000260 <HAL_ADC_ConfigChannel+0x60>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80002d0:	4b0b      	ldr	r3, [pc, #44]	; (8000300 <HAL_ADC_ConfigChannel+0x100>)
 80002d2:	4a0c      	ldr	r2, [pc, #48]	; (8000304 <HAL_ADC_ConfigChannel+0x104>)
 80002d4:	681b      	ldr	r3, [r3, #0]
 80002d6:	fbb3 f2f2 	udiv	r2, r3, r2
 80002da:	230a      	movs	r3, #10
 80002dc:	4353      	muls	r3, r2
            wait_loop_index--;
 80002de:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 80002e0:	9b01      	ldr	r3, [sp, #4]
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d0bc      	beq.n	8000260 <HAL_ADC_ConfigChannel+0x60>
            wait_loop_index--;
 80002e6:	9b01      	ldr	r3, [sp, #4]
 80002e8:	3b01      	subs	r3, #1
 80002ea:	e7f8      	b.n	80002de <HAL_ADC_ConfigChannel+0xde>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80002ec:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80002ee:	f043 0320 	orr.w	r3, r3, #32
 80002f2:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 80002f4:	2301      	movs	r3, #1
 80002f6:	e7b4      	b.n	8000262 <HAL_ADC_ConfigChannel+0x62>
  __HAL_LOCK(hadc);
 80002f8:	2302      	movs	r3, #2
 80002fa:	e7b5      	b.n	8000268 <HAL_ADC_ConfigChannel+0x68>
 80002fc:	40012400 	.word	0x40012400
 8000300:	20000010 	.word	0x20000010
 8000304:	000f4240 	.word	0x000f4240

08000308 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000308:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800030a:	6803      	ldr	r3, [r0, #0]
{
 800030c:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 800030e:	689a      	ldr	r2, [r3, #8]
 8000310:	07d2      	lsls	r2, r2, #31
 8000312:	d401      	bmi.n	8000318 <ADC_ConversionStop_Disable+0x10>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000314:	2000      	movs	r0, #0
 8000316:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 8000318:	689a      	ldr	r2, [r3, #8]
 800031a:	f022 0201 	bic.w	r2, r2, #1
 800031e:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8000320:	f7ff ff56 	bl	80001d0 <HAL_GetTick>
 8000324:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000326:	6823      	ldr	r3, [r4, #0]
 8000328:	689b      	ldr	r3, [r3, #8]
 800032a:	07db      	lsls	r3, r3, #31
 800032c:	d5f2      	bpl.n	8000314 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800032e:	f7ff ff4f 	bl	80001d0 <HAL_GetTick>
 8000332:	1b40      	subs	r0, r0, r5
 8000334:	2802      	cmp	r0, #2
 8000336:	d9f6      	bls.n	8000326 <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000338:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800033a:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800033c:	f043 0310 	orr.w	r3, r3, #16
 8000340:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000342:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000344:	f043 0301 	orr.w	r3, r3, #1
 8000348:	62e3      	str	r3, [r4, #44]	; 0x2c
 800034a:	bd38      	pop	{r3, r4, r5, pc}

0800034c <HAL_ADC_Init>:
{
 800034c:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 800034e:	4604      	mov	r4, r0
 8000350:	2800      	cmp	r0, #0
 8000352:	d071      	beq.n	8000438 <HAL_ADC_Init+0xec>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000354:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000356:	b923      	cbnz	r3, 8000362 <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 8000358:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 800035a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 800035e:	f001 fd43 	bl	8001de8 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000362:	4620      	mov	r0, r4
 8000364:	f7ff ffd0 	bl	8000308 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000368:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800036a:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 800036e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000370:	d164      	bne.n	800043c <HAL_ADC_Init+0xf0>
 8000372:	2800      	cmp	r0, #0
 8000374:	d162      	bne.n	800043c <HAL_ADC_Init+0xf0>
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000376:	69e1      	ldr	r1, [r4, #28]
    ADC_STATE_CLR_SET(hadc->State,
 8000378:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800037c:	6862      	ldr	r2, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 800037e:	f023 0302 	bic.w	r3, r3, #2
 8000382:	f043 0302 	orr.w	r3, r3, #2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000386:	430a      	orrs	r2, r1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000388:	68a1      	ldr	r1, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 800038a:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800038c:	7b23      	ldrb	r3, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800038e:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000392:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000396:	d038      	beq.n	800040a <HAL_ADC_Init+0xbe>
 8000398:	2901      	cmp	r1, #1
 800039a:	bf14      	ite	ne
 800039c:	4606      	movne	r6, r0
 800039e:	f44f 7680 	moveq.w	r6, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80003a2:	7d25      	ldrb	r5, [r4, #20]
 80003a4:	2d01      	cmp	r5, #1
 80003a6:	d107      	bne.n	80003b8 <HAL_ADC_Init+0x6c>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80003a8:	2b00      	cmp	r3, #0
 80003aa:	d130      	bne.n	800040e <HAL_ADC_Init+0xc2>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80003ac:	69a3      	ldr	r3, [r4, #24]
 80003ae:	3b01      	subs	r3, #1
 80003b0:	ea46 3543 	orr.w	r5, r6, r3, lsl #13
 80003b4:	f445 6600 	orr.w	r6, r5, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 80003b8:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80003ba:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 80003be:	685d      	ldr	r5, [r3, #4]
 80003c0:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 80003c4:	ea45 0506 	orr.w	r5, r5, r6
 80003c8:	605d      	str	r5, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 80003ca:	689e      	ldr	r6, [r3, #8]
 80003cc:	4d1d      	ldr	r5, [pc, #116]	; (8000444 <HAL_ADC_Init+0xf8>)
 80003ce:	ea05 0506 	and.w	r5, r5, r6
 80003d2:	ea45 0502 	orr.w	r5, r5, r2
 80003d6:	609d      	str	r5, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80003d8:	d001      	beq.n	80003de <HAL_ADC_Init+0x92>
 80003da:	2901      	cmp	r1, #1
 80003dc:	d120      	bne.n	8000420 <HAL_ADC_Init+0xd4>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80003de:	6921      	ldr	r1, [r4, #16]
 80003e0:	3901      	subs	r1, #1
 80003e2:	0509      	lsls	r1, r1, #20
    MODIFY_REG(hadc->Instance->SQR1,
 80003e4:	6add      	ldr	r5, [r3, #44]	; 0x2c
 80003e6:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 80003ea:	4329      	orrs	r1, r5
 80003ec:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80003ee:	6899      	ldr	r1, [r3, #8]
 80003f0:	4b15      	ldr	r3, [pc, #84]	; (8000448 <HAL_ADC_Init+0xfc>)
 80003f2:	400b      	ands	r3, r1
 80003f4:	429a      	cmp	r2, r3
 80003f6:	d115      	bne.n	8000424 <HAL_ADC_Init+0xd8>
      ADC_CLEAR_ERRORCODE(hadc);
 80003f8:	2300      	movs	r3, #0
 80003fa:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 80003fc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80003fe:	f023 0303 	bic.w	r3, r3, #3
 8000402:	f043 0301 	orr.w	r3, r3, #1
 8000406:	62a3      	str	r3, [r4, #40]	; 0x28
 8000408:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800040a:	460e      	mov	r6, r1
 800040c:	e7c9      	b.n	80003a2 <HAL_ADC_Init+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800040e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000410:	f043 0320 	orr.w	r3, r3, #32
 8000414:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000416:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000418:	f043 0301 	orr.w	r3, r3, #1
 800041c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800041e:	e7cb      	b.n	80003b8 <HAL_ADC_Init+0x6c>
  uint32_t tmp_sqr1 = 0U;
 8000420:	2100      	movs	r1, #0
 8000422:	e7df      	b.n	80003e4 <HAL_ADC_Init+0x98>
      ADC_STATE_CLR_SET(hadc->State,
 8000424:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000426:	f023 0312 	bic.w	r3, r3, #18
 800042a:	f043 0310 	orr.w	r3, r3, #16
 800042e:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000430:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000432:	f043 0301 	orr.w	r3, r3, #1
 8000436:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 8000438:	2001      	movs	r0, #1
}
 800043a:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800043c:	f043 0310 	orr.w	r3, r3, #16
 8000440:	62a3      	str	r3, [r4, #40]	; 0x28
 8000442:	e7f9      	b.n	8000438 <HAL_ADC_Init+0xec>
 8000444:	ffe1f7fd 	.word	0xffe1f7fd
 8000448:	ff1f0efe 	.word	0xff1f0efe

0800044c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800044c:	4a07      	ldr	r2, [pc, #28]	; (800046c <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800044e:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000450:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000452:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000456:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800045a:	041b      	lsls	r3, r3, #16
 800045c:	0c1b      	lsrs	r3, r3, #16
 800045e:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000462:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000466:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000468:	60d3      	str	r3, [r2, #12]
 800046a:	4770      	bx	lr
 800046c:	e000ed00 	.word	0xe000ed00

08000470 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000470:	4b17      	ldr	r3, [pc, #92]	; (80004d0 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000472:	b530      	push	{r4, r5, lr}
 8000474:	68dc      	ldr	r4, [r3, #12]
 8000476:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800047a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800047e:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000480:	2b04      	cmp	r3, #4
 8000482:	bf28      	it	cs
 8000484:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000486:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000488:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800048c:	bf98      	it	ls
 800048e:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000490:	fa05 f303 	lsl.w	r3, r5, r3
 8000494:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000498:	bf88      	it	hi
 800049a:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800049c:	4019      	ands	r1, r3
 800049e:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80004a0:	fa05 f404 	lsl.w	r4, r5, r4
 80004a4:	3c01      	subs	r4, #1
 80004a6:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 80004a8:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80004aa:	ea42 0201 	orr.w	r2, r2, r1
 80004ae:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004b2:	bfa9      	itett	ge
 80004b4:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004b8:	4b06      	ldrlt	r3, [pc, #24]	; (80004d4 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004ba:	b2d2      	uxtbge	r2, r2
 80004bc:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004c0:	bfbb      	ittet	lt
 80004c2:	f000 000f 	andlt.w	r0, r0, #15
 80004c6:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004c8:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004cc:	541a      	strblt	r2, [r3, r0]
 80004ce:	bd30      	pop	{r4, r5, pc}
 80004d0:	e000ed00 	.word	0xe000ed00
 80004d4:	e000ed14 	.word	0xe000ed14

080004d8 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80004d8:	2800      	cmp	r0, #0
 80004da:	db08      	blt.n	80004ee <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80004dc:	2301      	movs	r3, #1
 80004de:	0942      	lsrs	r2, r0, #5
 80004e0:	f000 001f 	and.w	r0, r0, #31
 80004e4:	fa03 f000 	lsl.w	r0, r3, r0
 80004e8:	4b01      	ldr	r3, [pc, #4]	; (80004f0 <HAL_NVIC_EnableIRQ+0x18>)
 80004ea:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80004ee:	4770      	bx	lr
 80004f0:	e000e100 	.word	0xe000e100

080004f4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80004f4:	3801      	subs	r0, #1
 80004f6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80004fa:	d20a      	bcs.n	8000512 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004fc:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80004fe:	4b06      	ldr	r3, [pc, #24]	; (8000518 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000500:	4a06      	ldr	r2, [pc, #24]	; (800051c <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000502:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000504:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000508:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800050a:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800050c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800050e:	601a      	str	r2, [r3, #0]
 8000510:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000512:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000514:	4770      	bx	lr
 8000516:	bf00      	nop
 8000518:	e000e010 	.word	0xe000e010
 800051c:	e000ed00 	.word	0xe000ed00

08000520 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000520:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000522:	b330      	cbz	r0, 8000572 <HAL_DMA_Init+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000524:	2214      	movs	r2, #20
 8000526:	6801      	ldr	r1, [r0, #0]
 8000528:	4b13      	ldr	r3, [pc, #76]	; (8000578 <HAL_DMA_Init+0x58>)
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800052a:	6884      	ldr	r4, [r0, #8]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800052c:	440b      	add	r3, r1
 800052e:	fbb3 f3f2 	udiv	r3, r3, r2
 8000532:	009b      	lsls	r3, r3, #2
 8000534:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000536:	4b11      	ldr	r3, [pc, #68]	; (800057c <HAL_DMA_Init+0x5c>)
  tmp = hdma->Instance->CCR;
 8000538:	680a      	ldr	r2, [r1, #0]
  hdma->DmaBaseAddress = DMA1;
 800053a:	63c3      	str	r3, [r0, #60]	; 0x3c
  tmp |=  hdma->Init.Direction        |
 800053c:	6843      	ldr	r3, [r0, #4]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800053e:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
  tmp |=  hdma->Init.Direction        |
 8000542:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000544:	68c4      	ldr	r4, [r0, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000546:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800054a:	4323      	orrs	r3, r4
 800054c:	6904      	ldr	r4, [r0, #16]
 800054e:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000550:	6944      	ldr	r4, [r0, #20]
 8000552:	4323      	orrs	r3, r4
 8000554:	6984      	ldr	r4, [r0, #24]
 8000556:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8000558:	69c4      	ldr	r4, [r0, #28]
 800055a:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 800055c:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800055e:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000560:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000562:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 8000564:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000568:	6383      	str	r3, [r0, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800056a:	f880 3020 	strb.w	r3, [r0, #32]

  return HAL_OK;
 800056e:	4618      	mov	r0, r3
 8000570:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000572:	2001      	movs	r0, #1
}
 8000574:	bd10      	pop	{r4, pc}
 8000576:	bf00      	nop
 8000578:	bffdfff8 	.word	0xbffdfff8
 800057c:	40020000 	.word	0x40020000

08000580 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000580:	b470      	push	{r4, r5, r6}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
  uint32_t source_it = hdma->Instance->CCR;
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000582:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000584:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000586:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000588:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 800058a:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800058c:	4095      	lsls	r5, r2
 800058e:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 8000590:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000592:	d032      	beq.n	80005fa <HAL_DMA_IRQHandler+0x7a>
 8000594:	074d      	lsls	r5, r1, #29
 8000596:	d530      	bpl.n	80005fa <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000598:	681a      	ldr	r2, [r3, #0]
 800059a:	0696      	lsls	r6, r2, #26
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800059c:	bf5e      	ittt	pl
 800059e:	681a      	ldrpl	r2, [r3, #0]
 80005a0:	f022 0204 	bicpl.w	r2, r2, #4
 80005a4:	601a      	strpl	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80005a6:	4a3e      	ldr	r2, [pc, #248]	; (80006a0 <HAL_DMA_IRQHandler+0x120>)
 80005a8:	4293      	cmp	r3, r2
 80005aa:	d019      	beq.n	80005e0 <HAL_DMA_IRQHandler+0x60>
 80005ac:	3214      	adds	r2, #20
 80005ae:	4293      	cmp	r3, r2
 80005b0:	d018      	beq.n	80005e4 <HAL_DMA_IRQHandler+0x64>
 80005b2:	3214      	adds	r2, #20
 80005b4:	4293      	cmp	r3, r2
 80005b6:	d017      	beq.n	80005e8 <HAL_DMA_IRQHandler+0x68>
 80005b8:	3214      	adds	r2, #20
 80005ba:	4293      	cmp	r3, r2
 80005bc:	d017      	beq.n	80005ee <HAL_DMA_IRQHandler+0x6e>
 80005be:	3214      	adds	r2, #20
 80005c0:	4293      	cmp	r3, r2
 80005c2:	d017      	beq.n	80005f4 <HAL_DMA_IRQHandler+0x74>
 80005c4:	3214      	adds	r2, #20
 80005c6:	4293      	cmp	r3, r2
 80005c8:	bf0c      	ite	eq
 80005ca:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 80005ce:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 80005d2:	4a34      	ldr	r2, [pc, #208]	; (80006a4 <HAL_DMA_IRQHandler+0x124>)
 80005d4:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80005d6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    hdma->State = HAL_DMA_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);

    if (hdma->XferErrorCallback != NULL)
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d05e      	beq.n	800069a <HAL_DMA_IRQHandler+0x11a>
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
    }
  }
  return;
}
 80005dc:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 80005de:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80005e0:	2304      	movs	r3, #4
 80005e2:	e7f6      	b.n	80005d2 <HAL_DMA_IRQHandler+0x52>
 80005e4:	2340      	movs	r3, #64	; 0x40
 80005e6:	e7f4      	b.n	80005d2 <HAL_DMA_IRQHandler+0x52>
 80005e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80005ec:	e7f1      	b.n	80005d2 <HAL_DMA_IRQHandler+0x52>
 80005ee:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80005f2:	e7ee      	b.n	80005d2 <HAL_DMA_IRQHandler+0x52>
 80005f4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80005f8:	e7eb      	b.n	80005d2 <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80005fa:	2502      	movs	r5, #2
 80005fc:	4095      	lsls	r5, r2
 80005fe:	4225      	tst	r5, r4
 8000600:	d035      	beq.n	800066e <HAL_DMA_IRQHandler+0xee>
 8000602:	078d      	lsls	r5, r1, #30
 8000604:	d533      	bpl.n	800066e <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000606:	681a      	ldr	r2, [r3, #0]
 8000608:	0694      	lsls	r4, r2, #26
 800060a:	d406      	bmi.n	800061a <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800060c:	681a      	ldr	r2, [r3, #0]
 800060e:	f022 020a 	bic.w	r2, r2, #10
 8000612:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8000614:	2201      	movs	r2, #1
 8000616:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800061a:	4a21      	ldr	r2, [pc, #132]	; (80006a0 <HAL_DMA_IRQHandler+0x120>)
 800061c:	4293      	cmp	r3, r2
 800061e:	d019      	beq.n	8000654 <HAL_DMA_IRQHandler+0xd4>
 8000620:	3214      	adds	r2, #20
 8000622:	4293      	cmp	r3, r2
 8000624:	d018      	beq.n	8000658 <HAL_DMA_IRQHandler+0xd8>
 8000626:	3214      	adds	r2, #20
 8000628:	4293      	cmp	r3, r2
 800062a:	d017      	beq.n	800065c <HAL_DMA_IRQHandler+0xdc>
 800062c:	3214      	adds	r2, #20
 800062e:	4293      	cmp	r3, r2
 8000630:	d017      	beq.n	8000662 <HAL_DMA_IRQHandler+0xe2>
 8000632:	3214      	adds	r2, #20
 8000634:	4293      	cmp	r3, r2
 8000636:	d017      	beq.n	8000668 <HAL_DMA_IRQHandler+0xe8>
 8000638:	3214      	adds	r2, #20
 800063a:	4293      	cmp	r3, r2
 800063c:	bf0c      	ite	eq
 800063e:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 8000642:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 8000646:	4a17      	ldr	r2, [pc, #92]	; (80006a4 <HAL_DMA_IRQHandler+0x124>)
 8000648:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 800064a:	2300      	movs	r3, #0
 800064c:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8000650:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000652:	e7c1      	b.n	80005d8 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000654:	2302      	movs	r3, #2
 8000656:	e7f6      	b.n	8000646 <HAL_DMA_IRQHandler+0xc6>
 8000658:	2320      	movs	r3, #32
 800065a:	e7f4      	b.n	8000646 <HAL_DMA_IRQHandler+0xc6>
 800065c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000660:	e7f1      	b.n	8000646 <HAL_DMA_IRQHandler+0xc6>
 8000662:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000666:	e7ee      	b.n	8000646 <HAL_DMA_IRQHandler+0xc6>
 8000668:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800066c:	e7eb      	b.n	8000646 <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800066e:	2508      	movs	r5, #8
 8000670:	4095      	lsls	r5, r2
 8000672:	4225      	tst	r5, r4
 8000674:	d011      	beq.n	800069a <HAL_DMA_IRQHandler+0x11a>
 8000676:	0709      	lsls	r1, r1, #28
 8000678:	d50f      	bpl.n	800069a <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800067a:	6819      	ldr	r1, [r3, #0]
 800067c:	f021 010e 	bic.w	r1, r1, #14
 8000680:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000682:	2301      	movs	r3, #1
 8000684:	fa03 f202 	lsl.w	r2, r3, r2
 8000688:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800068a:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 800068c:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8000690:	2300      	movs	r3, #0
 8000692:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8000696:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8000698:	e79e      	b.n	80005d8 <HAL_DMA_IRQHandler+0x58>
}
 800069a:	bc70      	pop	{r4, r5, r6}
 800069c:	4770      	bx	lr
 800069e:	bf00      	nop
 80006a0:	40020008 	.word	0x40020008
 80006a4:	40020000 	.word	0x40020000

080006a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80006a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80006ac:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 80006ae:	4626      	mov	r6, r4
 80006b0:	4b66      	ldr	r3, [pc, #408]	; (800084c <HAL_GPIO_Init+0x1a4>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80006b2:	f8df e1a8 	ldr.w	lr, [pc, #424]	; 800085c <HAL_GPIO_Init+0x1b4>
 80006b6:	f8df c1a8 	ldr.w	ip, [pc, #424]	; 8000860 <HAL_GPIO_Init+0x1b8>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80006ba:	680a      	ldr	r2, [r1, #0]
 80006bc:	fa32 f506 	lsrs.w	r5, r2, r6
 80006c0:	d102      	bne.n	80006c8 <HAL_GPIO_Init+0x20>
      }
    }

	position++;
  }
}
 80006c2:	b003      	add	sp, #12
 80006c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 80006c8:	f04f 0801 	mov.w	r8, #1
 80006cc:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80006d0:	ea02 0208 	and.w	r2, r2, r8
    if (iocurrent == ioposition)
 80006d4:	4590      	cmp	r8, r2
 80006d6:	d17f      	bne.n	80007d8 <HAL_GPIO_Init+0x130>
      switch (GPIO_Init->Mode)
 80006d8:	684d      	ldr	r5, [r1, #4]
 80006da:	2d12      	cmp	r5, #18
 80006dc:	f000 80aa 	beq.w	8000834 <HAL_GPIO_Init+0x18c>
 80006e0:	f200 8083 	bhi.w	80007ea <HAL_GPIO_Init+0x142>
 80006e4:	2d02      	cmp	r5, #2
 80006e6:	f000 80a2 	beq.w	800082e <HAL_GPIO_Init+0x186>
 80006ea:	d877      	bhi.n	80007dc <HAL_GPIO_Init+0x134>
 80006ec:	2d00      	cmp	r5, #0
 80006ee:	f000 8089 	beq.w	8000804 <HAL_GPIO_Init+0x15c>
 80006f2:	2d01      	cmp	r5, #1
 80006f4:	f000 8099 	beq.w	800082a <HAL_GPIO_Init+0x182>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80006f8:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80006fc:	2aff      	cmp	r2, #255	; 0xff
 80006fe:	bf93      	iteet	ls
 8000700:	4682      	movls	sl, r0
 8000702:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8000706:	3d08      	subhi	r5, #8
 8000708:	f8d0 b000 	ldrls.w	fp, [r0]
 800070c:	bf92      	itee	ls
 800070e:	00b5      	lslls	r5, r6, #2
 8000710:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8000714:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000716:	fa09 f805 	lsl.w	r8, r9, r5
 800071a:	ea2b 0808 	bic.w	r8, fp, r8
 800071e:	fa04 f505 	lsl.w	r5, r4, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000722:	bf88      	it	hi
 8000724:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000728:	ea48 0505 	orr.w	r5, r8, r5
 800072c:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000730:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8000734:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8000738:	d04e      	beq.n	80007d8 <HAL_GPIO_Init+0x130>
        __HAL_RCC_AFIO_CLK_ENABLE();
 800073a:	4d45      	ldr	r5, [pc, #276]	; (8000850 <HAL_GPIO_Init+0x1a8>)
 800073c:	4f44      	ldr	r7, [pc, #272]	; (8000850 <HAL_GPIO_Init+0x1a8>)
 800073e:	69ad      	ldr	r5, [r5, #24]
 8000740:	f026 0803 	bic.w	r8, r6, #3
 8000744:	f045 0501 	orr.w	r5, r5, #1
 8000748:	61bd      	str	r5, [r7, #24]
 800074a:	69bd      	ldr	r5, [r7, #24]
 800074c:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8000750:	f005 0501 	and.w	r5, r5, #1
 8000754:	9501      	str	r5, [sp, #4]
 8000756:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800075a:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 800075e:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000760:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8000764:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000768:	fa09 f90b 	lsl.w	r9, r9, fp
 800076c:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000770:	4d38      	ldr	r5, [pc, #224]	; (8000854 <HAL_GPIO_Init+0x1ac>)
 8000772:	42a8      	cmp	r0, r5
 8000774:	d063      	beq.n	800083e <HAL_GPIO_Init+0x196>
 8000776:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800077a:	42a8      	cmp	r0, r5
 800077c:	d061      	beq.n	8000842 <HAL_GPIO_Init+0x19a>
 800077e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000782:	42a8      	cmp	r0, r5
 8000784:	d05f      	beq.n	8000846 <HAL_GPIO_Init+0x19e>
 8000786:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800078a:	42a8      	cmp	r0, r5
 800078c:	bf0c      	ite	eq
 800078e:	2503      	moveq	r5, #3
 8000790:	2504      	movne	r5, #4
 8000792:	fa05 f50b 	lsl.w	r5, r5, fp
 8000796:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 800079a:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 800079e:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80007a0:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 80007a4:	bf14      	ite	ne
 80007a6:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80007a8:	4395      	biceq	r5, r2
 80007aa:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 80007ac:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80007ae:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 80007b2:	bf14      	ite	ne
 80007b4:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80007b6:	4395      	biceq	r5, r2
 80007b8:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 80007ba:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80007bc:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 80007c0:	bf14      	ite	ne
 80007c2:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80007c4:	4395      	biceq	r5, r2
 80007c6:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 80007c8:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80007ca:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 80007ce:	bf14      	ite	ne
 80007d0:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80007d2:	ea25 0202 	biceq.w	r2, r5, r2
 80007d6:	60da      	str	r2, [r3, #12]
	position++;
 80007d8:	3601      	adds	r6, #1
 80007da:	e76e      	b.n	80006ba <HAL_GPIO_Init+0x12>
      switch (GPIO_Init->Mode)
 80007dc:	2d03      	cmp	r5, #3
 80007de:	d022      	beq.n	8000826 <HAL_GPIO_Init+0x17e>
 80007e0:	2d11      	cmp	r5, #17
 80007e2:	d189      	bne.n	80006f8 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80007e4:	68cc      	ldr	r4, [r1, #12]
 80007e6:	3404      	adds	r4, #4
          break;
 80007e8:	e786      	b.n	80006f8 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 80007ea:	4f1b      	ldr	r7, [pc, #108]	; (8000858 <HAL_GPIO_Init+0x1b0>)
 80007ec:	42bd      	cmp	r5, r7
 80007ee:	d009      	beq.n	8000804 <HAL_GPIO_Init+0x15c>
 80007f0:	d812      	bhi.n	8000818 <HAL_GPIO_Init+0x170>
 80007f2:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8000864 <HAL_GPIO_Init+0x1bc>
 80007f6:	454d      	cmp	r5, r9
 80007f8:	d004      	beq.n	8000804 <HAL_GPIO_Init+0x15c>
 80007fa:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 80007fe:	454d      	cmp	r5, r9
 8000800:	f47f af7a 	bne.w	80006f8 <HAL_GPIO_Init+0x50>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000804:	688c      	ldr	r4, [r1, #8]
 8000806:	b1c4      	cbz	r4, 800083a <HAL_GPIO_Init+0x192>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000808:	2c01      	cmp	r4, #1
            GPIOx->BSRR = ioposition;
 800080a:	bf0c      	ite	eq
 800080c:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8000810:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000814:	2408      	movs	r4, #8
 8000816:	e76f      	b.n	80006f8 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 8000818:	4575      	cmp	r5, lr
 800081a:	d0f3      	beq.n	8000804 <HAL_GPIO_Init+0x15c>
 800081c:	4565      	cmp	r5, ip
 800081e:	d0f1      	beq.n	8000804 <HAL_GPIO_Init+0x15c>
 8000820:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8000868 <HAL_GPIO_Init+0x1c0>
 8000824:	e7eb      	b.n	80007fe <HAL_GPIO_Init+0x156>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000826:	2400      	movs	r4, #0
 8000828:	e766      	b.n	80006f8 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800082a:	68cc      	ldr	r4, [r1, #12]
          break;
 800082c:	e764      	b.n	80006f8 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800082e:	68cc      	ldr	r4, [r1, #12]
 8000830:	3408      	adds	r4, #8
          break;
 8000832:	e761      	b.n	80006f8 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000834:	68cc      	ldr	r4, [r1, #12]
 8000836:	340c      	adds	r4, #12
          break;
 8000838:	e75e      	b.n	80006f8 <HAL_GPIO_Init+0x50>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800083a:	2404      	movs	r4, #4
 800083c:	e75c      	b.n	80006f8 <HAL_GPIO_Init+0x50>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800083e:	2500      	movs	r5, #0
 8000840:	e7a7      	b.n	8000792 <HAL_GPIO_Init+0xea>
 8000842:	2501      	movs	r5, #1
 8000844:	e7a5      	b.n	8000792 <HAL_GPIO_Init+0xea>
 8000846:	2502      	movs	r5, #2
 8000848:	e7a3      	b.n	8000792 <HAL_GPIO_Init+0xea>
 800084a:	bf00      	nop
 800084c:	40010400 	.word	0x40010400
 8000850:	40021000 	.word	0x40021000
 8000854:	40010800 	.word	0x40010800
 8000858:	10210000 	.word	0x10210000
 800085c:	10310000 	.word	0x10310000
 8000860:	10320000 	.word	0x10320000
 8000864:	10110000 	.word	0x10110000
 8000868:	10220000 	.word	0x10220000

0800086c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800086c:	b10a      	cbz	r2, 8000872 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800086e:	6101      	str	r1, [r0, #16]
 8000870:	4770      	bx	lr
 8000872:	0409      	lsls	r1, r1, #16
 8000874:	e7fb      	b.n	800086e <HAL_GPIO_WritePin+0x2>

08000876 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8000876:	68c3      	ldr	r3, [r0, #12]
 8000878:	420b      	tst	r3, r1
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800087a:	bf14      	ite	ne
 800087c:	6141      	strne	r1, [r0, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800087e:	6101      	streq	r1, [r0, #16]
 8000880:	4770      	bx	lr
	...

08000884 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000884:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000888:	4605      	mov	r5, r0
 800088a:	b908      	cbnz	r0, 8000890 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 800088c:	2001      	movs	r0, #1
 800088e:	e03c      	b.n	800090a <HAL_RCC_OscConfig+0x86>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000890:	6803      	ldr	r3, [r0, #0]
 8000892:	07db      	lsls	r3, r3, #31
 8000894:	d410      	bmi.n	80008b8 <HAL_RCC_OscConfig+0x34>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000896:	682b      	ldr	r3, [r5, #0]
 8000898:	079f      	lsls	r7, r3, #30
 800089a:	d45d      	bmi.n	8000958 <HAL_RCC_OscConfig+0xd4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800089c:	682b      	ldr	r3, [r5, #0]
 800089e:	0719      	lsls	r1, r3, #28
 80008a0:	f100 8094 	bmi.w	80009cc <HAL_RCC_OscConfig+0x148>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80008a4:	682b      	ldr	r3, [r5, #0]
 80008a6:	075a      	lsls	r2, r3, #29
 80008a8:	f100 80be 	bmi.w	8000a28 <HAL_RCC_OscConfig+0x1a4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80008ac:	69e8      	ldr	r0, [r5, #28]
 80008ae:	2800      	cmp	r0, #0
 80008b0:	f040 812c 	bne.w	8000b0c <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }

  return HAL_OK;
 80008b4:	2000      	movs	r0, #0
 80008b6:	e028      	b.n	800090a <HAL_RCC_OscConfig+0x86>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80008b8:	4c8f      	ldr	r4, [pc, #572]	; (8000af8 <HAL_RCC_OscConfig+0x274>)
 80008ba:	6863      	ldr	r3, [r4, #4]
 80008bc:	f003 030c 	and.w	r3, r3, #12
 80008c0:	2b04      	cmp	r3, #4
 80008c2:	d007      	beq.n	80008d4 <HAL_RCC_OscConfig+0x50>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80008c4:	6863      	ldr	r3, [r4, #4]
 80008c6:	f003 030c 	and.w	r3, r3, #12
 80008ca:	2b08      	cmp	r3, #8
 80008cc:	d109      	bne.n	80008e2 <HAL_RCC_OscConfig+0x5e>
 80008ce:	6863      	ldr	r3, [r4, #4]
 80008d0:	03de      	lsls	r6, r3, #15
 80008d2:	d506      	bpl.n	80008e2 <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80008d4:	6823      	ldr	r3, [r4, #0]
 80008d6:	039c      	lsls	r4, r3, #14
 80008d8:	d5dd      	bpl.n	8000896 <HAL_RCC_OscConfig+0x12>
 80008da:	686b      	ldr	r3, [r5, #4]
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d1da      	bne.n	8000896 <HAL_RCC_OscConfig+0x12>
 80008e0:	e7d4      	b.n	800088c <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80008e2:	686b      	ldr	r3, [r5, #4]
 80008e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80008e8:	d112      	bne.n	8000910 <HAL_RCC_OscConfig+0x8c>
 80008ea:	6823      	ldr	r3, [r4, #0]
 80008ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80008f0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80008f2:	f7ff fc6d 	bl	80001d0 <HAL_GetTick>
 80008f6:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80008f8:	6823      	ldr	r3, [r4, #0]
 80008fa:	0398      	lsls	r0, r3, #14
 80008fc:	d4cb      	bmi.n	8000896 <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80008fe:	f7ff fc67 	bl	80001d0 <HAL_GetTick>
 8000902:	1b80      	subs	r0, r0, r6
 8000904:	2864      	cmp	r0, #100	; 0x64
 8000906:	d9f7      	bls.n	80008f8 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8000908:	2003      	movs	r0, #3
}
 800090a:	b002      	add	sp, #8
 800090c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000910:	b99b      	cbnz	r3, 800093a <HAL_RCC_OscConfig+0xb6>
 8000912:	6823      	ldr	r3, [r4, #0]
 8000914:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000918:	6023      	str	r3, [r4, #0]
 800091a:	6823      	ldr	r3, [r4, #0]
 800091c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000920:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000922:	f7ff fc55 	bl	80001d0 <HAL_GetTick>
 8000926:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000928:	6823      	ldr	r3, [r4, #0]
 800092a:	0399      	lsls	r1, r3, #14
 800092c:	d5b3      	bpl.n	8000896 <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800092e:	f7ff fc4f 	bl	80001d0 <HAL_GetTick>
 8000932:	1b80      	subs	r0, r0, r6
 8000934:	2864      	cmp	r0, #100	; 0x64
 8000936:	d9f7      	bls.n	8000928 <HAL_RCC_OscConfig+0xa4>
 8000938:	e7e6      	b.n	8000908 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800093a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800093e:	6823      	ldr	r3, [r4, #0]
 8000940:	d103      	bne.n	800094a <HAL_RCC_OscConfig+0xc6>
 8000942:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000946:	6023      	str	r3, [r4, #0]
 8000948:	e7cf      	b.n	80008ea <HAL_RCC_OscConfig+0x66>
 800094a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800094e:	6023      	str	r3, [r4, #0]
 8000950:	6823      	ldr	r3, [r4, #0]
 8000952:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000956:	e7cb      	b.n	80008f0 <HAL_RCC_OscConfig+0x6c>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000958:	4c67      	ldr	r4, [pc, #412]	; (8000af8 <HAL_RCC_OscConfig+0x274>)
 800095a:	6863      	ldr	r3, [r4, #4]
 800095c:	f013 0f0c 	tst.w	r3, #12
 8000960:	d007      	beq.n	8000972 <HAL_RCC_OscConfig+0xee>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000962:	6863      	ldr	r3, [r4, #4]
 8000964:	f003 030c 	and.w	r3, r3, #12
 8000968:	2b08      	cmp	r3, #8
 800096a:	d110      	bne.n	800098e <HAL_RCC_OscConfig+0x10a>
 800096c:	6863      	ldr	r3, [r4, #4]
 800096e:	03da      	lsls	r2, r3, #15
 8000970:	d40d      	bmi.n	800098e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000972:	6823      	ldr	r3, [r4, #0]
 8000974:	079b      	lsls	r3, r3, #30
 8000976:	d502      	bpl.n	800097e <HAL_RCC_OscConfig+0xfa>
 8000978:	692b      	ldr	r3, [r5, #16]
 800097a:	2b01      	cmp	r3, #1
 800097c:	d186      	bne.n	800088c <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800097e:	6823      	ldr	r3, [r4, #0]
 8000980:	696a      	ldr	r2, [r5, #20]
 8000982:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000986:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800098a:	6023      	str	r3, [r4, #0]
 800098c:	e786      	b.n	800089c <HAL_RCC_OscConfig+0x18>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800098e:	692a      	ldr	r2, [r5, #16]
 8000990:	4b5a      	ldr	r3, [pc, #360]	; (8000afc <HAL_RCC_OscConfig+0x278>)
 8000992:	b16a      	cbz	r2, 80009b0 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_ENABLE();
 8000994:	2201      	movs	r2, #1
 8000996:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000998:	f7ff fc1a 	bl	80001d0 <HAL_GetTick>
 800099c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800099e:	6823      	ldr	r3, [r4, #0]
 80009a0:	079f      	lsls	r7, r3, #30
 80009a2:	d4ec      	bmi.n	800097e <HAL_RCC_OscConfig+0xfa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80009a4:	f7ff fc14 	bl	80001d0 <HAL_GetTick>
 80009a8:	1b80      	subs	r0, r0, r6
 80009aa:	2802      	cmp	r0, #2
 80009ac:	d9f7      	bls.n	800099e <HAL_RCC_OscConfig+0x11a>
 80009ae:	e7ab      	b.n	8000908 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 80009b0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80009b2:	f7ff fc0d 	bl	80001d0 <HAL_GetTick>
 80009b6:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80009b8:	6823      	ldr	r3, [r4, #0]
 80009ba:	0798      	lsls	r0, r3, #30
 80009bc:	f57f af6e 	bpl.w	800089c <HAL_RCC_OscConfig+0x18>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80009c0:	f7ff fc06 	bl	80001d0 <HAL_GetTick>
 80009c4:	1b80      	subs	r0, r0, r6
 80009c6:	2802      	cmp	r0, #2
 80009c8:	d9f6      	bls.n	80009b8 <HAL_RCC_OscConfig+0x134>
 80009ca:	e79d      	b.n	8000908 <HAL_RCC_OscConfig+0x84>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80009cc:	69aa      	ldr	r2, [r5, #24]
 80009ce:	4c4a      	ldr	r4, [pc, #296]	; (8000af8 <HAL_RCC_OscConfig+0x274>)
 80009d0:	4b4b      	ldr	r3, [pc, #300]	; (8000b00 <HAL_RCC_OscConfig+0x27c>)
 80009d2:	b1da      	cbz	r2, 8000a0c <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 80009d4:	2201      	movs	r2, #1
 80009d6:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80009d8:	f7ff fbfa 	bl	80001d0 <HAL_GetTick>
 80009dc:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80009de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80009e0:	079b      	lsls	r3, r3, #30
 80009e2:	d50d      	bpl.n	8000a00 <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80009e4:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80009e8:	4b46      	ldr	r3, [pc, #280]	; (8000b04 <HAL_RCC_OscConfig+0x280>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	fbb3 f3f2 	udiv	r3, r3, r2
 80009f0:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 80009f2:	bf00      	nop
  }
  while (Delay --);
 80009f4:	9b01      	ldr	r3, [sp, #4]
 80009f6:	1e5a      	subs	r2, r3, #1
 80009f8:	9201      	str	r2, [sp, #4]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d1f9      	bne.n	80009f2 <HAL_RCC_OscConfig+0x16e>
 80009fe:	e751      	b.n	80008a4 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000a00:	f7ff fbe6 	bl	80001d0 <HAL_GetTick>
 8000a04:	1b80      	subs	r0, r0, r6
 8000a06:	2802      	cmp	r0, #2
 8000a08:	d9e9      	bls.n	80009de <HAL_RCC_OscConfig+0x15a>
 8000a0a:	e77d      	b.n	8000908 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8000a0c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000a0e:	f7ff fbdf 	bl	80001d0 <HAL_GetTick>
 8000a12:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a14:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000a16:	079f      	lsls	r7, r3, #30
 8000a18:	f57f af44 	bpl.w	80008a4 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000a1c:	f7ff fbd8 	bl	80001d0 <HAL_GetTick>
 8000a20:	1b80      	subs	r0, r0, r6
 8000a22:	2802      	cmp	r0, #2
 8000a24:	d9f6      	bls.n	8000a14 <HAL_RCC_OscConfig+0x190>
 8000a26:	e76f      	b.n	8000908 <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000a28:	4c33      	ldr	r4, [pc, #204]	; (8000af8 <HAL_RCC_OscConfig+0x274>)
 8000a2a:	69e3      	ldr	r3, [r4, #28]
 8000a2c:	00d8      	lsls	r0, r3, #3
 8000a2e:	d424      	bmi.n	8000a7a <HAL_RCC_OscConfig+0x1f6>
      pwrclkchanged = SET;
 8000a30:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8000a32:	69e3      	ldr	r3, [r4, #28]
 8000a34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a38:	61e3      	str	r3, [r4, #28]
 8000a3a:	69e3      	ldr	r3, [r4, #28]
 8000a3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a40:	9300      	str	r3, [sp, #0]
 8000a42:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a44:	4e30      	ldr	r6, [pc, #192]	; (8000b08 <HAL_RCC_OscConfig+0x284>)
 8000a46:	6833      	ldr	r3, [r6, #0]
 8000a48:	05d9      	lsls	r1, r3, #23
 8000a4a:	d518      	bpl.n	8000a7e <HAL_RCC_OscConfig+0x1fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a4c:	68eb      	ldr	r3, [r5, #12]
 8000a4e:	2b01      	cmp	r3, #1
 8000a50:	d126      	bne.n	8000aa0 <HAL_RCC_OscConfig+0x21c>
 8000a52:	6a23      	ldr	r3, [r4, #32]
 8000a54:	f043 0301 	orr.w	r3, r3, #1
 8000a58:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000a5a:	f7ff fbb9 	bl	80001d0 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000a5e:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000a62:	4680      	mov	r8, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000a64:	6a23      	ldr	r3, [r4, #32]
 8000a66:	079b      	lsls	r3, r3, #30
 8000a68:	d53f      	bpl.n	8000aea <HAL_RCC_OscConfig+0x266>
    if (pwrclkchanged == SET)
 8000a6a:	2f00      	cmp	r7, #0
 8000a6c:	f43f af1e 	beq.w	80008ac <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000a70:	69e3      	ldr	r3, [r4, #28]
 8000a72:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000a76:	61e3      	str	r3, [r4, #28]
 8000a78:	e718      	b.n	80008ac <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 8000a7a:	2700      	movs	r7, #0
 8000a7c:	e7e2      	b.n	8000a44 <HAL_RCC_OscConfig+0x1c0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000a7e:	6833      	ldr	r3, [r6, #0]
 8000a80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a84:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000a86:	f7ff fba3 	bl	80001d0 <HAL_GetTick>
 8000a8a:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a8c:	6833      	ldr	r3, [r6, #0]
 8000a8e:	05da      	lsls	r2, r3, #23
 8000a90:	d4dc      	bmi.n	8000a4c <HAL_RCC_OscConfig+0x1c8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000a92:	f7ff fb9d 	bl	80001d0 <HAL_GetTick>
 8000a96:	eba0 0008 	sub.w	r0, r0, r8
 8000a9a:	2864      	cmp	r0, #100	; 0x64
 8000a9c:	d9f6      	bls.n	8000a8c <HAL_RCC_OscConfig+0x208>
 8000a9e:	e733      	b.n	8000908 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000aa0:	b9ab      	cbnz	r3, 8000ace <HAL_RCC_OscConfig+0x24a>
 8000aa2:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000aa4:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000aa8:	f023 0301 	bic.w	r3, r3, #1
 8000aac:	6223      	str	r3, [r4, #32]
 8000aae:	6a23      	ldr	r3, [r4, #32]
 8000ab0:	f023 0304 	bic.w	r3, r3, #4
 8000ab4:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000ab6:	f7ff fb8b 	bl	80001d0 <HAL_GetTick>
 8000aba:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000abc:	6a23      	ldr	r3, [r4, #32]
 8000abe:	0798      	lsls	r0, r3, #30
 8000ac0:	d5d3      	bpl.n	8000a6a <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000ac2:	f7ff fb85 	bl	80001d0 <HAL_GetTick>
 8000ac6:	1b80      	subs	r0, r0, r6
 8000ac8:	4540      	cmp	r0, r8
 8000aca:	d9f7      	bls.n	8000abc <HAL_RCC_OscConfig+0x238>
 8000acc:	e71c      	b.n	8000908 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ace:	2b05      	cmp	r3, #5
 8000ad0:	6a23      	ldr	r3, [r4, #32]
 8000ad2:	d103      	bne.n	8000adc <HAL_RCC_OscConfig+0x258>
 8000ad4:	f043 0304 	orr.w	r3, r3, #4
 8000ad8:	6223      	str	r3, [r4, #32]
 8000ada:	e7ba      	b.n	8000a52 <HAL_RCC_OscConfig+0x1ce>
 8000adc:	f023 0301 	bic.w	r3, r3, #1
 8000ae0:	6223      	str	r3, [r4, #32]
 8000ae2:	6a23      	ldr	r3, [r4, #32]
 8000ae4:	f023 0304 	bic.w	r3, r3, #4
 8000ae8:	e7b6      	b.n	8000a58 <HAL_RCC_OscConfig+0x1d4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000aea:	f7ff fb71 	bl	80001d0 <HAL_GetTick>
 8000aee:	eba0 0008 	sub.w	r0, r0, r8
 8000af2:	42b0      	cmp	r0, r6
 8000af4:	d9b6      	bls.n	8000a64 <HAL_RCC_OscConfig+0x1e0>
 8000af6:	e707      	b.n	8000908 <HAL_RCC_OscConfig+0x84>
 8000af8:	40021000 	.word	0x40021000
 8000afc:	42420000 	.word	0x42420000
 8000b00:	42420480 	.word	0x42420480
 8000b04:	20000010 	.word	0x20000010
 8000b08:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000b0c:	4b2a      	ldr	r3, [pc, #168]	; (8000bb8 <HAL_RCC_OscConfig+0x334>)
 8000b0e:	685a      	ldr	r2, [r3, #4]
 8000b10:	461c      	mov	r4, r3
 8000b12:	f002 020c 	and.w	r2, r2, #12
 8000b16:	2a08      	cmp	r2, #8
 8000b18:	d03d      	beq.n	8000b96 <HAL_RCC_OscConfig+0x312>
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	4e27      	ldr	r6, [pc, #156]	; (8000bbc <HAL_RCC_OscConfig+0x338>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b1e:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8000b20:	6033      	str	r3, [r6, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b22:	d12b      	bne.n	8000b7c <HAL_RCC_OscConfig+0x2f8>
        tickstart = HAL_GetTick();
 8000b24:	f7ff fb54 	bl	80001d0 <HAL_GetTick>
 8000b28:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b2a:	6823      	ldr	r3, [r4, #0]
 8000b2c:	0199      	lsls	r1, r3, #6
 8000b2e:	d41f      	bmi.n	8000b70 <HAL_RCC_OscConfig+0x2ec>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000b30:	6a2b      	ldr	r3, [r5, #32]
 8000b32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b36:	d105      	bne.n	8000b44 <HAL_RCC_OscConfig+0x2c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000b38:	6862      	ldr	r2, [r4, #4]
 8000b3a:	68a9      	ldr	r1, [r5, #8]
 8000b3c:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000b40:	430a      	orrs	r2, r1
 8000b42:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000b44:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8000b46:	6862      	ldr	r2, [r4, #4]
 8000b48:	430b      	orrs	r3, r1
 8000b4a:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8000b4e:	4313      	orrs	r3, r2
 8000b50:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000b52:	2301      	movs	r3, #1
 8000b54:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000b56:	f7ff fb3b 	bl	80001d0 <HAL_GetTick>
 8000b5a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000b5c:	6823      	ldr	r3, [r4, #0]
 8000b5e:	019a      	lsls	r2, r3, #6
 8000b60:	f53f aea8 	bmi.w	80008b4 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000b64:	f7ff fb34 	bl	80001d0 <HAL_GetTick>
 8000b68:	1b40      	subs	r0, r0, r5
 8000b6a:	2802      	cmp	r0, #2
 8000b6c:	d9f6      	bls.n	8000b5c <HAL_RCC_OscConfig+0x2d8>
 8000b6e:	e6cb      	b.n	8000908 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000b70:	f7ff fb2e 	bl	80001d0 <HAL_GetTick>
 8000b74:	1bc0      	subs	r0, r0, r7
 8000b76:	2802      	cmp	r0, #2
 8000b78:	d9d7      	bls.n	8000b2a <HAL_RCC_OscConfig+0x2a6>
 8000b7a:	e6c5      	b.n	8000908 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8000b7c:	f7ff fb28 	bl	80001d0 <HAL_GetTick>
 8000b80:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b82:	6823      	ldr	r3, [r4, #0]
 8000b84:	019b      	lsls	r3, r3, #6
 8000b86:	f57f ae95 	bpl.w	80008b4 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000b8a:	f7ff fb21 	bl	80001d0 <HAL_GetTick>
 8000b8e:	1b40      	subs	r0, r0, r5
 8000b90:	2802      	cmp	r0, #2
 8000b92:	d9f6      	bls.n	8000b82 <HAL_RCC_OscConfig+0x2fe>
 8000b94:	e6b8      	b.n	8000908 <HAL_RCC_OscConfig+0x84>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000b96:	2801      	cmp	r0, #1
 8000b98:	f43f aeb7 	beq.w	800090a <HAL_RCC_OscConfig+0x86>
        pll_config = RCC->CFGR;
 8000b9c:	6858      	ldr	r0, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000b9e:	6a2b      	ldr	r3, [r5, #32]
 8000ba0:	f400 3280 	and.w	r2, r0, #65536	; 0x10000
 8000ba4:	429a      	cmp	r2, r3
 8000ba6:	f47f ae71 	bne.w	800088c <HAL_RCC_OscConfig+0x8>
 8000baa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000bac:	f400 1070 	and.w	r0, r0, #3932160	; 0x3c0000
    return HAL_ERROR;
 8000bb0:	1ac0      	subs	r0, r0, r3
 8000bb2:	bf18      	it	ne
 8000bb4:	2001      	movne	r0, #1
 8000bb6:	e6a8      	b.n	800090a <HAL_RCC_OscConfig+0x86>
 8000bb8:	40021000 	.word	0x40021000
 8000bbc:	42420060 	.word	0x42420060

08000bc0 <HAL_RCC_GetSysClockFreq>:
{
 8000bc0:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000bc2:	4b19      	ldr	r3, [pc, #100]	; (8000c28 <HAL_RCC_GetSysClockFreq+0x68>)
{
 8000bc4:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000bc6:	ac02      	add	r4, sp, #8
 8000bc8:	f103 0510 	add.w	r5, r3, #16
 8000bcc:	4622      	mov	r2, r4
 8000bce:	6818      	ldr	r0, [r3, #0]
 8000bd0:	6859      	ldr	r1, [r3, #4]
 8000bd2:	3308      	adds	r3, #8
 8000bd4:	c203      	stmia	r2!, {r0, r1}
 8000bd6:	42ab      	cmp	r3, r5
 8000bd8:	4614      	mov	r4, r2
 8000bda:	d1f7      	bne.n	8000bcc <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000bdc:	2301      	movs	r3, #1
 8000bde:	f88d 3004 	strb.w	r3, [sp, #4]
 8000be2:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8000be4:	4911      	ldr	r1, [pc, #68]	; (8000c2c <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000be6:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8000bea:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000bec:	f003 020c 	and.w	r2, r3, #12
 8000bf0:	2a08      	cmp	r2, #8
 8000bf2:	d117      	bne.n	8000c24 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000bf4:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8000bf8:	a806      	add	r0, sp, #24
 8000bfa:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000bfc:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000bfe:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000c02:	d50c      	bpl.n	8000c1e <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000c04:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000c06:	480a      	ldr	r0, [pc, #40]	; (8000c30 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000c08:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000c0c:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000c0e:	aa06      	add	r2, sp, #24
 8000c10:	4413      	add	r3, r2
 8000c12:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000c16:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8000c1a:	b007      	add	sp, #28
 8000c1c:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000c1e:	4805      	ldr	r0, [pc, #20]	; (8000c34 <HAL_RCC_GetSysClockFreq+0x74>)
 8000c20:	4350      	muls	r0, r2
 8000c22:	e7fa      	b.n	8000c1a <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8000c24:	4802      	ldr	r0, [pc, #8]	; (8000c30 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 8000c26:	e7f8      	b.n	8000c1a <HAL_RCC_GetSysClockFreq+0x5a>
 8000c28:	0800300c 	.word	0x0800300c
 8000c2c:	40021000 	.word	0x40021000
 8000c30:	007a1200 	.word	0x007a1200
 8000c34:	003d0900 	.word	0x003d0900

08000c38 <HAL_RCC_ClockConfig>:
{
 8000c38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000c3c:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8000c3e:	4604      	mov	r4, r0
 8000c40:	b910      	cbnz	r0, 8000c48 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000c42:	2001      	movs	r0, #1
 8000c44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000c48:	4a45      	ldr	r2, [pc, #276]	; (8000d60 <HAL_RCC_ClockConfig+0x128>)
 8000c4a:	6813      	ldr	r3, [r2, #0]
 8000c4c:	f003 0307 	and.w	r3, r3, #7
 8000c50:	428b      	cmp	r3, r1
 8000c52:	d329      	bcc.n	8000ca8 <HAL_RCC_ClockConfig+0x70>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000c54:	6821      	ldr	r1, [r4, #0]
 8000c56:	078e      	lsls	r6, r1, #30
 8000c58:	d431      	bmi.n	8000cbe <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000c5a:	07ca      	lsls	r2, r1, #31
 8000c5c:	d444      	bmi.n	8000ce8 <HAL_RCC_ClockConfig+0xb0>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000c5e:	4a40      	ldr	r2, [pc, #256]	; (8000d60 <HAL_RCC_ClockConfig+0x128>)
 8000c60:	6813      	ldr	r3, [r2, #0]
 8000c62:	f003 0307 	and.w	r3, r3, #7
 8000c66:	429d      	cmp	r5, r3
 8000c68:	d367      	bcc.n	8000d3a <HAL_RCC_ClockConfig+0x102>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000c6a:	6822      	ldr	r2, [r4, #0]
 8000c6c:	4d3d      	ldr	r5, [pc, #244]	; (8000d64 <HAL_RCC_ClockConfig+0x12c>)
 8000c6e:	f012 0f04 	tst.w	r2, #4
 8000c72:	d16e      	bne.n	8000d52 <HAL_RCC_ClockConfig+0x11a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000c74:	0713      	lsls	r3, r2, #28
 8000c76:	d506      	bpl.n	8000c86 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000c78:	686b      	ldr	r3, [r5, #4]
 8000c7a:	6922      	ldr	r2, [r4, #16]
 8000c7c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000c80:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000c84:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000c86:	f7ff ff9b 	bl	8000bc0 <HAL_RCC_GetSysClockFreq>
 8000c8a:	686b      	ldr	r3, [r5, #4]
 8000c8c:	4a36      	ldr	r2, [pc, #216]	; (8000d68 <HAL_RCC_ClockConfig+0x130>)
 8000c8e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000c92:	5cd3      	ldrb	r3, [r2, r3]
 8000c94:	40d8      	lsrs	r0, r3
 8000c96:	4b35      	ldr	r3, [pc, #212]	; (8000d6c <HAL_RCC_ClockConfig+0x134>)
 8000c98:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8000c9a:	4b35      	ldr	r3, [pc, #212]	; (8000d70 <HAL_RCC_ClockConfig+0x138>)
 8000c9c:	6818      	ldr	r0, [r3, #0]
 8000c9e:	f7ff fa55 	bl	800014c <HAL_InitTick>
  return HAL_OK;
 8000ca2:	2000      	movs	r0, #0
 8000ca4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000ca8:	6813      	ldr	r3, [r2, #0]
 8000caa:	f023 0307 	bic.w	r3, r3, #7
 8000cae:	430b      	orrs	r3, r1
 8000cb0:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000cb2:	6813      	ldr	r3, [r2, #0]
 8000cb4:	f003 0307 	and.w	r3, r3, #7
 8000cb8:	4299      	cmp	r1, r3
 8000cba:	d1c2      	bne.n	8000c42 <HAL_RCC_ClockConfig+0xa>
 8000cbc:	e7ca      	b.n	8000c54 <HAL_RCC_ClockConfig+0x1c>
 8000cbe:	4b29      	ldr	r3, [pc, #164]	; (8000d64 <HAL_RCC_ClockConfig+0x12c>)
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000cc0:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000cc4:	bf1e      	ittt	ne
 8000cc6:	685a      	ldrne	r2, [r3, #4]
 8000cc8:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8000ccc:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000cce:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000cd0:	bf42      	ittt	mi
 8000cd2:	685a      	ldrmi	r2, [r3, #4]
 8000cd4:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8000cd8:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000cda:	685a      	ldr	r2, [r3, #4]
 8000cdc:	68a0      	ldr	r0, [r4, #8]
 8000cde:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000ce2:	4302      	orrs	r2, r0
 8000ce4:	605a      	str	r2, [r3, #4]
 8000ce6:	e7b8      	b.n	8000c5a <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ce8:	6862      	ldr	r2, [r4, #4]
 8000cea:	4e1e      	ldr	r6, [pc, #120]	; (8000d64 <HAL_RCC_ClockConfig+0x12c>)
 8000cec:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cee:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000cf0:	d11b      	bne.n	8000d2a <HAL_RCC_ClockConfig+0xf2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cf2:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cf6:	d0a4      	beq.n	8000c42 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000cf8:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000cfa:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000cfe:	f023 0303 	bic.w	r3, r3, #3
 8000d02:	4313      	orrs	r3, r2
 8000d04:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8000d06:	f7ff fa63 	bl	80001d0 <HAL_GetTick>
 8000d0a:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d0c:	6873      	ldr	r3, [r6, #4]
 8000d0e:	6862      	ldr	r2, [r4, #4]
 8000d10:	f003 030c 	and.w	r3, r3, #12
 8000d14:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000d18:	d0a1      	beq.n	8000c5e <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d1a:	f7ff fa59 	bl	80001d0 <HAL_GetTick>
 8000d1e:	1bc0      	subs	r0, r0, r7
 8000d20:	4540      	cmp	r0, r8
 8000d22:	d9f3      	bls.n	8000d0c <HAL_RCC_ClockConfig+0xd4>
        return HAL_TIMEOUT;
 8000d24:	2003      	movs	r0, #3
}
 8000d26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000d2a:	2a02      	cmp	r2, #2
 8000d2c:	d102      	bne.n	8000d34 <HAL_RCC_ClockConfig+0xfc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d2e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000d32:	e7e0      	b.n	8000cf6 <HAL_RCC_ClockConfig+0xbe>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d34:	f013 0f02 	tst.w	r3, #2
 8000d38:	e7dd      	b.n	8000cf6 <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d3a:	6813      	ldr	r3, [r2, #0]
 8000d3c:	f023 0307 	bic.w	r3, r3, #7
 8000d40:	432b      	orrs	r3, r5
 8000d42:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000d44:	6813      	ldr	r3, [r2, #0]
 8000d46:	f003 0307 	and.w	r3, r3, #7
 8000d4a:	429d      	cmp	r5, r3
 8000d4c:	f47f af79 	bne.w	8000c42 <HAL_RCC_ClockConfig+0xa>
 8000d50:	e78b      	b.n	8000c6a <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000d52:	686b      	ldr	r3, [r5, #4]
 8000d54:	68e1      	ldr	r1, [r4, #12]
 8000d56:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000d5a:	430b      	orrs	r3, r1
 8000d5c:	606b      	str	r3, [r5, #4]
 8000d5e:	e789      	b.n	8000c74 <HAL_RCC_ClockConfig+0x3c>
 8000d60:	40022000 	.word	0x40022000
 8000d64:	40021000 	.word	0x40021000
 8000d68:	0800313a 	.word	0x0800313a
 8000d6c:	20000010 	.word	0x20000010
 8000d70:	20000004 	.word	0x20000004

08000d74 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8000d74:	6803      	ldr	r3, [r0, #0]
{
 8000d76:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8000d7a:	07d9      	lsls	r1, r3, #31
{
 8000d7c:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8000d7e:	d520      	bpl.n	8000dc2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000d80:	4c35      	ldr	r4, [pc, #212]	; (8000e58 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8000d82:	69e3      	ldr	r3, [r4, #28]
 8000d84:	00da      	lsls	r2, r3, #3
 8000d86:	d432      	bmi.n	8000dee <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8000d88:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8000d8a:	69e3      	ldr	r3, [r4, #28]
 8000d8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d90:	61e3      	str	r3, [r4, #28]
 8000d92:	69e3      	ldr	r3, [r4, #28]
 8000d94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d98:	9301      	str	r3, [sp, #4]
 8000d9a:	9b01      	ldr	r3, [sp, #4]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d9c:	4e2f      	ldr	r6, [pc, #188]	; (8000e5c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8000d9e:	6833      	ldr	r3, [r6, #0]
 8000da0:	05db      	lsls	r3, r3, #23
 8000da2:	d526      	bpl.n	8000df2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8000da4:	6a23      	ldr	r3, [r4, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000da6:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8000daa:	d136      	bne.n	8000e1a <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8000dac:	6a23      	ldr	r3, [r4, #32]
 8000dae:	686a      	ldr	r2, [r5, #4]
 8000db0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000db4:	4313      	orrs	r3, r2
 8000db6:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000db8:	b11f      	cbz	r7, 8000dc2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000dba:	69e3      	ldr	r3, [r4, #28]
 8000dbc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000dc0:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8000dc2:	6828      	ldr	r0, [r5, #0]
 8000dc4:	0783      	lsls	r3, r0, #30
 8000dc6:	d506      	bpl.n	8000dd6 <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8000dc8:	4a23      	ldr	r2, [pc, #140]	; (8000e58 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8000dca:	68a9      	ldr	r1, [r5, #8]
 8000dcc:	6853      	ldr	r3, [r2, #4]
 8000dce:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000dd2:	430b      	orrs	r3, r1
 8000dd4:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8000dd6:	f010 0010 	ands.w	r0, r0, #16
 8000dda:	d01b      	beq.n	8000e14 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8000ddc:	4a1e      	ldr	r2, [pc, #120]	; (8000e58 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8000dde:	68e9      	ldr	r1, [r5, #12]
 8000de0:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8000de2:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8000de4:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8000de8:	430b      	orrs	r3, r1
 8000dea:	6053      	str	r3, [r2, #4]
 8000dec:	e012      	b.n	8000e14 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 8000dee:	2700      	movs	r7, #0
 8000df0:	e7d4      	b.n	8000d9c <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000df2:	6833      	ldr	r3, [r6, #0]
 8000df4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000df8:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000dfa:	f7ff f9e9 	bl	80001d0 <HAL_GetTick>
 8000dfe:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e00:	6833      	ldr	r3, [r6, #0]
 8000e02:	05d8      	lsls	r0, r3, #23
 8000e04:	d4ce      	bmi.n	8000da4 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e06:	f7ff f9e3 	bl	80001d0 <HAL_GetTick>
 8000e0a:	eba0 0008 	sub.w	r0, r0, r8
 8000e0e:	2864      	cmp	r0, #100	; 0x64
 8000e10:	d9f6      	bls.n	8000e00 <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 8000e12:	2003      	movs	r0, #3
}
 8000e14:	b002      	add	sp, #8
 8000e16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000e1a:	686a      	ldr	r2, [r5, #4]
 8000e1c:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8000e20:	4293      	cmp	r3, r2
 8000e22:	d0c3      	beq.n	8000dac <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 8000e24:	2001      	movs	r0, #1
 8000e26:	4a0e      	ldr	r2, [pc, #56]	; (8000e60 <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000e28:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8000e2a:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8000e2c:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000e2e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8000e32:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 8000e34:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8000e36:	07d9      	lsls	r1, r3, #31
 8000e38:	d5b8      	bpl.n	8000dac <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 8000e3a:	f7ff f9c9 	bl	80001d0 <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e3e:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8000e42:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e44:	6a23      	ldr	r3, [r4, #32]
 8000e46:	079a      	lsls	r2, r3, #30
 8000e48:	d4b0      	bmi.n	8000dac <HAL_RCCEx_PeriphCLKConfig+0x38>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e4a:	f7ff f9c1 	bl	80001d0 <HAL_GetTick>
 8000e4e:	1b80      	subs	r0, r0, r6
 8000e50:	4540      	cmp	r0, r8
 8000e52:	d9f7      	bls.n	8000e44 <HAL_RCCEx_PeriphCLKConfig+0xd0>
 8000e54:	e7dd      	b.n	8000e12 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8000e56:	bf00      	nop
 8000e58:	40021000 	.word	0x40021000
 8000e5c:	40007000 	.word	0x40007000
 8000e60:	42420440 	.word	0x42420440

08000e64 <SPI_WaitFlagStateUntilTimeout.constprop.8>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8000e64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e66:	4604      	mov	r4, r0
 8000e68:	460e      	mov	r6, r1
 8000e6a:	4615      	mov	r5, r2
 8000e6c:	461f      	mov	r7, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8000e6e:	6821      	ldr	r1, [r4, #0]
 8000e70:	688a      	ldr	r2, [r1, #8]
 8000e72:	ea36 0302 	bics.w	r3, r6, r2
 8000e76:	d001      	beq.n	8000e7c <SPI_WaitFlagStateUntilTimeout.constprop.8+0x18>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8000e78:	2000      	movs	r0, #0
}
 8000e7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 8000e7c:	1c6b      	adds	r3, r5, #1
 8000e7e:	d0f7      	beq.n	8000e70 <SPI_WaitFlagStateUntilTimeout.constprop.8+0xc>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8000e80:	f7ff f9a6 	bl	80001d0 <HAL_GetTick>
 8000e84:	1bc0      	subs	r0, r0, r7
 8000e86:	4285      	cmp	r5, r0
 8000e88:	d8f1      	bhi.n	8000e6e <SPI_WaitFlagStateUntilTimeout.constprop.8+0xa>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8000e8a:	6823      	ldr	r3, [r4, #0]
 8000e8c:	685a      	ldr	r2, [r3, #4]
 8000e8e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8000e92:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000e94:	6862      	ldr	r2, [r4, #4]
 8000e96:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8000e9a:	d10a      	bne.n	8000eb2 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x4e>
 8000e9c:	68a2      	ldr	r2, [r4, #8]
 8000e9e:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8000ea2:	d002      	beq.n	8000eaa <SPI_WaitFlagStateUntilTimeout.constprop.8+0x46>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8000ea4:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8000ea8:	d103      	bne.n	8000eb2 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x4e>
          __HAL_SPI_DISABLE(hspi);
 8000eaa:	681a      	ldr	r2, [r3, #0]
 8000eac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000eb0:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8000eb2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000eb4:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8000eb8:	d107      	bne.n	8000eca <SPI_WaitFlagStateUntilTimeout.constprop.8+0x66>
          SPI_RESET_CRC(hspi);
 8000eba:	681a      	ldr	r2, [r3, #0]
 8000ebc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8000ec0:	601a      	str	r2, [r3, #0]
 8000ec2:	681a      	ldr	r2, [r3, #0]
 8000ec4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000ec8:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8000eca:	2301      	movs	r3, #1
 8000ecc:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	2003      	movs	r0, #3
 8000ed4:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 8000ed8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08000eda <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8000eda:	b510      	push	{r4, lr}
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8000edc:	4613      	mov	r3, r2
 8000ede:	460a      	mov	r2, r1
 8000ee0:	2180      	movs	r1, #128	; 0x80
{
 8000ee2:	4604      	mov	r4, r0
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8000ee4:	f7ff ffbe 	bl	8000e64 <SPI_WaitFlagStateUntilTimeout.constprop.8>
 8000ee8:	b120      	cbz	r0, 8000ef4 <SPI_EndRxTxTransaction+0x1a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
 8000eea:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8000eec:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000eee:	f043 0320 	orr.w	r3, r3, #32
 8000ef2:	6563      	str	r3, [r4, #84]	; 0x54
  }
  return HAL_OK;
}
 8000ef4:	bd10      	pop	{r4, pc}

08000ef6 <HAL_SPI_Init>:
{
 8000ef6:	b510      	push	{r4, lr}
  if (hspi == NULL)
 8000ef8:	4604      	mov	r4, r0
 8000efa:	2800      	cmp	r0, #0
 8000efc:	d034      	beq.n	8000f68 <HAL_SPI_Init+0x72>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000efe:	2300      	movs	r3, #0
 8000f00:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8000f02:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8000f06:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000f0a:	b91b      	cbnz	r3, 8000f14 <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 8000f0c:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8000f10:	f000 ffb6 	bl	8001e80 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 8000f14:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 8000f16:	6822      	ldr	r2, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 8000f18:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8000f1c:	6813      	ldr	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8000f1e:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 8000f20:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000f24:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8000f26:	6863      	ldr	r3, [r4, #4]
 8000f28:	69a1      	ldr	r1, [r4, #24]
 8000f2a:	4303      	orrs	r3, r0
 8000f2c:	68e0      	ldr	r0, [r4, #12]
 8000f2e:	4303      	orrs	r3, r0
 8000f30:	6920      	ldr	r0, [r4, #16]
 8000f32:	4303      	orrs	r3, r0
 8000f34:	6960      	ldr	r0, [r4, #20]
 8000f36:	4303      	orrs	r3, r0
 8000f38:	69e0      	ldr	r0, [r4, #28]
 8000f3a:	4303      	orrs	r3, r0
 8000f3c:	6a20      	ldr	r0, [r4, #32]
 8000f3e:	4303      	orrs	r3, r0
 8000f40:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8000f42:	4303      	orrs	r3, r0
 8000f44:	f401 7000 	and.w	r0, r1, #512	; 0x200
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8000f48:	0c09      	lsrs	r1, r1, #16
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8000f4a:	4303      	orrs	r3, r0
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8000f4c:	f001 0104 	and.w	r1, r1, #4
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8000f50:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8000f52:	6051      	str	r1, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8000f54:	69d3      	ldr	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8000f56:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8000f58:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000f5c:	61d3      	str	r3, [r2, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 8000f5e:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8000f60:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8000f62:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  return HAL_OK;
 8000f66:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000f68:	2001      	movs	r0, #1
}
 8000f6a:	bd10      	pop	{r4, pc}

08000f6c <HAL_SPI_Transmit>:
{
 8000f6c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8000f70:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8000f72:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8000f76:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8000f78:	2b01      	cmp	r3, #1
{
 8000f7a:	460d      	mov	r5, r1
 8000f7c:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 8000f7e:	f000 809c 	beq.w	80010ba <HAL_SPI_Transmit+0x14e>
 8000f82:	2301      	movs	r3, #1
 8000f84:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8000f88:	f7ff f922 	bl	80001d0 <HAL_GetTick>
 8000f8c:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8000f8e:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8000f92:	b2c0      	uxtb	r0, r0
 8000f94:	2801      	cmp	r0, #1
 8000f96:	f040 808e 	bne.w	80010b6 <HAL_SPI_Transmit+0x14a>
  if ((pData == NULL) || (Size == 0U))
 8000f9a:	2d00      	cmp	r5, #0
 8000f9c:	d05e      	beq.n	800105c <HAL_SPI_Transmit+0xf0>
 8000f9e:	f1b8 0f00 	cmp.w	r8, #0
 8000fa2:	d05b      	beq.n	800105c <HAL_SPI_Transmit+0xf0>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8000fa4:	2303      	movs	r3, #3
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8000fa6:	2000      	movs	r0, #0
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8000fa8:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000fac:	68a3      	ldr	r3, [r4, #8]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8000fae:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8000fb0:	63a0      	str	r0, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8000fb2:	f8a4 8036 	strh.w	r8, [r4, #54]	; 0x36
  hspi->RxXferSize  = 0U;
 8000fb6:	87a0      	strh	r0, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8000fb8:	87e0      	strh	r0, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8000fba:	6460      	str	r0, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 8000fbc:	6420      	str	r0, [r4, #64]	; 0x40
 8000fbe:	6820      	ldr	r0, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000fc0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    SPI_1LINE_TX(hspi);
 8000fc4:	bf08      	it	eq
 8000fc6:	6803      	ldreq	r3, [r0, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8000fc8:	6325      	str	r5, [r4, #48]	; 0x30
    SPI_1LINE_TX(hspi);
 8000fca:	bf08      	it	eq
 8000fcc:	f443 4380 	orreq.w	r3, r3, #16384	; 0x4000
  hspi->TxXferSize  = Size;
 8000fd0:	f8a4 8034 	strh.w	r8, [r4, #52]	; 0x34
    SPI_1LINE_TX(hspi);
 8000fd4:	bf08      	it	eq
 8000fd6:	6003      	streq	r3, [r0, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8000fd8:	6803      	ldr	r3, [r0, #0]
 8000fda:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 8000fdc:	bf5e      	ittt	pl
 8000fde:	6803      	ldrpl	r3, [r0, #0]
 8000fe0:	f043 0340 	orrpl.w	r3, r3, #64	; 0x40
 8000fe4:	6003      	strpl	r3, [r0, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8000fe6:	68e3      	ldr	r3, [r4, #12]
 8000fe8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000fec:	6863      	ldr	r3, [r4, #4]
 8000fee:	d13e      	bne.n	800106e <HAL_SPI_Transmit+0x102>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8000ff0:	b113      	cbz	r3, 8000ff8 <HAL_SPI_Transmit+0x8c>
 8000ff2:	f1b8 0f01 	cmp.w	r8, #1
 8000ff6:	d107      	bne.n	8001008 <HAL_SPI_Transmit+0x9c>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8000ff8:	f835 3b02 	ldrh.w	r3, [r5], #2
 8000ffc:	60c3      	str	r3, [r0, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8000ffe:	6325      	str	r5, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001000:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001002:	3b01      	subs	r3, #1
 8001004:	b29b      	uxth	r3, r3
 8001006:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8001008:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800100a:	b29b      	uxth	r3, r3
 800100c:	b9a3      	cbnz	r3, 8001038 <HAL_SPI_Transmit+0xcc>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800100e:	463a      	mov	r2, r7
 8001010:	4631      	mov	r1, r6
 8001012:	4620      	mov	r0, r4
 8001014:	f7ff ff61 	bl	8000eda <SPI_EndRxTxTransaction>
 8001018:	2800      	cmp	r0, #0
 800101a:	d149      	bne.n	80010b0 <HAL_SPI_Transmit+0x144>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800101c:	68a3      	ldr	r3, [r4, #8]
 800101e:	b933      	cbnz	r3, 800102e <HAL_SPI_Transmit+0xc2>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001020:	9301      	str	r3, [sp, #4]
 8001022:	6823      	ldr	r3, [r4, #0]
 8001024:	68da      	ldr	r2, [r3, #12]
 8001026:	9201      	str	r2, [sp, #4]
 8001028:	689b      	ldr	r3, [r3, #8]
 800102a:	9301      	str	r3, [sp, #4]
 800102c:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800102e:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8001030:	3000      	adds	r0, #0
 8001032:	bf18      	it	ne
 8001034:	2001      	movne	r0, #1
 8001036:	e011      	b.n	800105c <HAL_SPI_Transmit+0xf0>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001038:	6822      	ldr	r2, [r4, #0]
 800103a:	6893      	ldr	r3, [r2, #8]
 800103c:	0798      	lsls	r0, r3, #30
 800103e:	d505      	bpl.n	800104c <HAL_SPI_Transmit+0xe0>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001040:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001042:	f833 1b02 	ldrh.w	r1, [r3], #2
 8001046:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001048:	6323      	str	r3, [r4, #48]	; 0x30
 800104a:	e7d9      	b.n	8001000 <HAL_SPI_Transmit+0x94>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800104c:	f7ff f8c0 	bl	80001d0 <HAL_GetTick>
 8001050:	1bc0      	subs	r0, r0, r7
 8001052:	42b0      	cmp	r0, r6
 8001054:	d3d8      	bcc.n	8001008 <HAL_SPI_Transmit+0x9c>
 8001056:	1c71      	adds	r1, r6, #1
 8001058:	d0d6      	beq.n	8001008 <HAL_SPI_Transmit+0x9c>
          errorcode = HAL_TIMEOUT;
 800105a:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 800105c:	2301      	movs	r3, #1
 800105e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8001062:	2300      	movs	r3, #0
 8001064:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8001068:	b002      	add	sp, #8
 800106a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800106e:	b113      	cbz	r3, 8001076 <HAL_SPI_Transmit+0x10a>
 8001070:	f1b8 0f01 	cmp.w	r8, #1
 8001074:	d108      	bne.n	8001088 <HAL_SPI_Transmit+0x11c>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001076:	782b      	ldrb	r3, [r5, #0]
 8001078:	7303      	strb	r3, [r0, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800107a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800107c:	3301      	adds	r3, #1
 800107e:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001080:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001082:	3b01      	subs	r3, #1
 8001084:	b29b      	uxth	r3, r3
 8001086:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8001088:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800108a:	b29b      	uxth	r3, r3
 800108c:	2b00      	cmp	r3, #0
 800108e:	d0be      	beq.n	800100e <HAL_SPI_Transmit+0xa2>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001090:	6823      	ldr	r3, [r4, #0]
 8001092:	689a      	ldr	r2, [r3, #8]
 8001094:	0792      	lsls	r2, r2, #30
 8001096:	d503      	bpl.n	80010a0 <HAL_SPI_Transmit+0x134>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001098:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800109a:	7812      	ldrb	r2, [r2, #0]
 800109c:	731a      	strb	r2, [r3, #12]
 800109e:	e7ec      	b.n	800107a <HAL_SPI_Transmit+0x10e>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80010a0:	f7ff f896 	bl	80001d0 <HAL_GetTick>
 80010a4:	1bc0      	subs	r0, r0, r7
 80010a6:	4286      	cmp	r6, r0
 80010a8:	d8ee      	bhi.n	8001088 <HAL_SPI_Transmit+0x11c>
 80010aa:	1c73      	adds	r3, r6, #1
 80010ac:	d0ec      	beq.n	8001088 <HAL_SPI_Transmit+0x11c>
 80010ae:	e7d4      	b.n	800105a <HAL_SPI_Transmit+0xee>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80010b0:	2320      	movs	r3, #32
 80010b2:	6563      	str	r3, [r4, #84]	; 0x54
 80010b4:	e7b2      	b.n	800101c <HAL_SPI_Transmit+0xb0>
    errorcode = HAL_BUSY;
 80010b6:	2002      	movs	r0, #2
 80010b8:	e7d0      	b.n	800105c <HAL_SPI_Transmit+0xf0>
  __HAL_LOCK(hspi);
 80010ba:	2002      	movs	r0, #2
 80010bc:	e7d4      	b.n	8001068 <HAL_SPI_Transmit+0xfc>

080010be <HAL_SPI_TransmitReceive>:
{
 80010be:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80010c2:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 80010c4:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 80010c8:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 80010ca:	2b01      	cmp	r3, #1
{
 80010cc:	460d      	mov	r5, r1
 80010ce:	4691      	mov	r9, r2
 80010d0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  __HAL_LOCK(hspi);
 80010d2:	f000 80e2 	beq.w	800129a <HAL_SPI_TransmitReceive+0x1dc>
 80010d6:	2301      	movs	r3, #1
 80010d8:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 80010dc:	f7ff f878 	bl	80001d0 <HAL_GetTick>
  tmp_state           = hspi->State;
 80010e0:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tickstart = HAL_GetTick();
 80010e4:	4680      	mov	r8, r0
  tmp_state           = hspi->State;
 80010e6:	b2db      	uxtb	r3, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80010e8:	2b01      	cmp	r3, #1
  tmp_mode            = hspi->Init.Mode;
 80010ea:	6861      	ldr	r1, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80010ec:	d00a      	beq.n	8001104 <HAL_SPI_TransmitReceive+0x46>
 80010ee:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 80010f2:	f040 80d0 	bne.w	8001296 <HAL_SPI_TransmitReceive+0x1d8>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80010f6:	68a0      	ldr	r0, [r4, #8]
 80010f8:	2800      	cmp	r0, #0
 80010fa:	f040 80cc 	bne.w	8001296 <HAL_SPI_TransmitReceive+0x1d8>
 80010fe:	2b04      	cmp	r3, #4
 8001100:	f040 80c9 	bne.w	8001296 <HAL_SPI_TransmitReceive+0x1d8>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001104:	2d00      	cmp	r5, #0
 8001106:	f000 80c4 	beq.w	8001292 <HAL_SPI_TransmitReceive+0x1d4>
 800110a:	f1b9 0f00 	cmp.w	r9, #0
 800110e:	f000 80c0 	beq.w	8001292 <HAL_SPI_TransmitReceive+0x1d4>
 8001112:	2e00      	cmp	r6, #0
 8001114:	f000 80bd 	beq.w	8001292 <HAL_SPI_TransmitReceive+0x1d4>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001118:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800111c:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001120:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001122:	bf1c      	itt	ne
 8001124:	2305      	movne	r3, #5
 8001126:	f884 3051 	strbne.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800112a:	2300      	movs	r3, #0
 800112c:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 800112e:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001130:	6463      	str	r3, [r4, #68]	; 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001132:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 8001134:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 8001136:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001138:	681a      	ldr	r2, [r3, #0]
  hspi->RxXferSize  = Size;
 800113a:	87a6      	strh	r6, [r4, #60]	; 0x3c
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800113c:	0650      	lsls	r0, r2, #25
    __HAL_SPI_ENABLE(hspi);
 800113e:	bf58      	it	pl
 8001140:	681a      	ldrpl	r2, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001142:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_ENABLE(hspi);
 8001144:	bf58      	it	pl
 8001146:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
  hspi->TxXferSize  = Size;
 800114a:	86a6      	strh	r6, [r4, #52]	; 0x34
    __HAL_SPI_ENABLE(hspi);
 800114c:	bf58      	it	pl
 800114e:	601a      	strpl	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001150:	68e2      	ldr	r2, [r4, #12]
 8001152:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8001156:	d158      	bne.n	800120a <HAL_SPI_TransmitReceive+0x14c>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001158:	b109      	cbz	r1, 800115e <HAL_SPI_TransmitReceive+0xa0>
 800115a:	2e01      	cmp	r6, #1
 800115c:	d107      	bne.n	800116e <HAL_SPI_TransmitReceive+0xb0>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800115e:	f835 2b02 	ldrh.w	r2, [r5], #2
 8001162:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8001164:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001166:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8001168:	3b01      	subs	r3, #1
 800116a:	b29b      	uxth	r3, r3
 800116c:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 800116e:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001170:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001172:	b29b      	uxth	r3, r3
 8001174:	b9ab      	cbnz	r3, 80011a2 <HAL_SPI_TransmitReceive+0xe4>
 8001176:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001178:	b29b      	uxth	r3, r3
 800117a:	b993      	cbnz	r3, 80011a2 <HAL_SPI_TransmitReceive+0xe4>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800117c:	4642      	mov	r2, r8
 800117e:	4639      	mov	r1, r7
 8001180:	4620      	mov	r0, r4
 8001182:	f7ff feaa 	bl	8000eda <SPI_EndRxTxTransaction>
 8001186:	2800      	cmp	r0, #0
 8001188:	f040 8081 	bne.w	800128e <HAL_SPI_TransmitReceive+0x1d0>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800118c:	68a3      	ldr	r3, [r4, #8]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d132      	bne.n	80011f8 <HAL_SPI_TransmitReceive+0x13a>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001192:	6823      	ldr	r3, [r4, #0]
 8001194:	9001      	str	r0, [sp, #4]
 8001196:	68da      	ldr	r2, [r3, #12]
 8001198:	9201      	str	r2, [sp, #4]
 800119a:	689b      	ldr	r3, [r3, #8]
 800119c:	9301      	str	r3, [sp, #4]
 800119e:	9b01      	ldr	r3, [sp, #4]
 80011a0:	e02a      	b.n	80011f8 <HAL_SPI_TransmitReceive+0x13a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80011a2:	6822      	ldr	r2, [r4, #0]
 80011a4:	6893      	ldr	r3, [r2, #8]
 80011a6:	0799      	lsls	r1, r3, #30
 80011a8:	d50d      	bpl.n	80011c6 <HAL_SPI_TransmitReceive+0x108>
 80011aa:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80011ac:	b29b      	uxth	r3, r3
 80011ae:	b153      	cbz	r3, 80011c6 <HAL_SPI_TransmitReceive+0x108>
 80011b0:	b14d      	cbz	r5, 80011c6 <HAL_SPI_TransmitReceive+0x108>
        txallowed = 0U;
 80011b2:	2500      	movs	r5, #0
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80011b4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80011b6:	f833 1b02 	ldrh.w	r1, [r3], #2
 80011ba:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80011bc:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80011be:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80011c0:	3b01      	subs	r3, #1
 80011c2:	b29b      	uxth	r3, r3
 80011c4:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80011c6:	6893      	ldr	r3, [r2, #8]
 80011c8:	07db      	lsls	r3, r3, #31
 80011ca:	d50c      	bpl.n	80011e6 <HAL_SPI_TransmitReceive+0x128>
 80011cc:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80011ce:	b29b      	uxth	r3, r3
 80011d0:	b14b      	cbz	r3, 80011e6 <HAL_SPI_TransmitReceive+0x128>
        txallowed = 1U;
 80011d2:	2501      	movs	r5, #1
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80011d4:	68d2      	ldr	r2, [r2, #12]
 80011d6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80011d8:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80011dc:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80011de:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80011e0:	3b01      	subs	r3, #1
 80011e2:	b29b      	uxth	r3, r3
 80011e4:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80011e6:	f7fe fff3 	bl	80001d0 <HAL_GetTick>
 80011ea:	eba0 0008 	sub.w	r0, r0, r8
 80011ee:	4287      	cmp	r7, r0
 80011f0:	d8be      	bhi.n	8001170 <HAL_SPI_TransmitReceive+0xb2>
 80011f2:	1c7e      	adds	r6, r7, #1
 80011f4:	d0bc      	beq.n	8001170 <HAL_SPI_TransmitReceive+0xb2>
        errorcode = HAL_TIMEOUT;
 80011f6:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 80011f8:	2301      	movs	r3, #1
 80011fa:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80011fe:	2300      	movs	r3, #0
 8001200:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8001204:	b003      	add	sp, #12
 8001206:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800120a:	b109      	cbz	r1, 8001210 <HAL_SPI_TransmitReceive+0x152>
 800120c:	2e01      	cmp	r6, #1
 800120e:	d108      	bne.n	8001222 <HAL_SPI_TransmitReceive+0x164>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001210:	782a      	ldrb	r2, [r5, #0]
 8001212:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001214:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001216:	3301      	adds	r3, #1
 8001218:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 800121a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800121c:	3b01      	subs	r3, #1
 800121e:	b29b      	uxth	r3, r3
 8001220:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8001222:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001224:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001226:	b29b      	uxth	r3, r3
 8001228:	b91b      	cbnz	r3, 8001232 <HAL_SPI_TransmitReceive+0x174>
 800122a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800122c:	b29b      	uxth	r3, r3
 800122e:	2b00      	cmp	r3, #0
 8001230:	d0a4      	beq.n	800117c <HAL_SPI_TransmitReceive+0xbe>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001232:	6822      	ldr	r2, [r4, #0]
 8001234:	6893      	ldr	r3, [r2, #8]
 8001236:	0798      	lsls	r0, r3, #30
 8001238:	d50e      	bpl.n	8001258 <HAL_SPI_TransmitReceive+0x19a>
 800123a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800123c:	b29b      	uxth	r3, r3
 800123e:	b15b      	cbz	r3, 8001258 <HAL_SPI_TransmitReceive+0x19a>
 8001240:	b155      	cbz	r5, 8001258 <HAL_SPI_TransmitReceive+0x19a>
        txallowed = 0U;
 8001242:	2500      	movs	r5, #0
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8001244:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	7313      	strb	r3, [r2, #12]
        hspi->pTxBuffPtr++;
 800124a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800124c:	3301      	adds	r3, #1
 800124e:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001250:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001252:	3b01      	subs	r3, #1
 8001254:	b29b      	uxth	r3, r3
 8001256:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001258:	6822      	ldr	r2, [r4, #0]
 800125a:	6893      	ldr	r3, [r2, #8]
 800125c:	07d9      	lsls	r1, r3, #31
 800125e:	d50d      	bpl.n	800127c <HAL_SPI_TransmitReceive+0x1be>
 8001260:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001262:	b29b      	uxth	r3, r3
 8001264:	b153      	cbz	r3, 800127c <HAL_SPI_TransmitReceive+0x1be>
        txallowed = 1U;
 8001266:	2501      	movs	r5, #1
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8001268:	68d2      	ldr	r2, [r2, #12]
 800126a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800126c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800126e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001270:	3301      	adds	r3, #1
 8001272:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8001274:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001276:	3b01      	subs	r3, #1
 8001278:	b29b      	uxth	r3, r3
 800127a:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800127c:	f7fe ffa8 	bl	80001d0 <HAL_GetTick>
 8001280:	eba0 0008 	sub.w	r0, r0, r8
 8001284:	4287      	cmp	r7, r0
 8001286:	d8cd      	bhi.n	8001224 <HAL_SPI_TransmitReceive+0x166>
 8001288:	1c7b      	adds	r3, r7, #1
 800128a:	d0cb      	beq.n	8001224 <HAL_SPI_TransmitReceive+0x166>
 800128c:	e7b3      	b.n	80011f6 <HAL_SPI_TransmitReceive+0x138>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800128e:	2320      	movs	r3, #32
 8001290:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 8001292:	2001      	movs	r0, #1
 8001294:	e7b0      	b.n	80011f8 <HAL_SPI_TransmitReceive+0x13a>
    errorcode = HAL_BUSY;
 8001296:	2002      	movs	r0, #2
 8001298:	e7ae      	b.n	80011f8 <HAL_SPI_TransmitReceive+0x13a>
  __HAL_LOCK(hspi);
 800129a:	2002      	movs	r0, #2
 800129c:	e7b2      	b.n	8001204 <HAL_SPI_TransmitReceive+0x146>

0800129e <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/* printf redirect to SWV debug */
int _write(int file, char *ptr, int len) {
 800129e:	b510      	push	{r4, lr}
	int i = 0;
	for (i = 0; i < len; i++) {
 80012a0:	2300      	movs	r3, #0
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80012a2:	f04f 4460 	mov.w	r4, #3758096384	; 0xe0000000
 80012a6:	4293      	cmp	r3, r2
 80012a8:	db01      	blt.n	80012ae <_write+0x10>
		ITM_SendChar((*ptr++));
	}
	return len;
}
 80012aa:	4610      	mov	r0, r2
 80012ac:	bd10      	pop	{r4, pc}
 80012ae:	f8d4 0e80 	ldr.w	r0, [r4, #3712]	; 0xe80
 80012b2:	07c0      	lsls	r0, r0, #31
 80012b4:	d503      	bpl.n	80012be <_write+0x20>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80012b6:	f8d4 0e00 	ldr.w	r0, [r4, #3584]	; 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80012ba:	07c0      	lsls	r0, r0, #31
 80012bc:	d402      	bmi.n	80012c4 <_write+0x26>
	for (i = 0; i < len; i++) {
 80012be:	3301      	adds	r3, #1
 80012c0:	e7f1      	b.n	80012a6 <_write+0x8>
  {
    while (ITM->PORT[0U].u32 == 0UL)
    {
      __NOP();
 80012c2:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80012c4:	6820      	ldr	r0, [r4, #0]
 80012c6:	2800      	cmp	r0, #0
 80012c8:	d0fb      	beq.n	80012c2 <_write+0x24>
		ITM_SendChar((*ptr++));
 80012ca:	5cc8      	ldrb	r0, [r1, r3]
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80012cc:	7020      	strb	r0, [r4, #0]
 80012ce:	e7f6      	b.n	80012be <_write+0x20>

080012d0 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80012d0:	2228      	movs	r2, #40	; 0x28
void SystemClock_Config(void) {
 80012d2:	b530      	push	{r4, r5, lr}
 80012d4:	b095      	sub	sp, #84	; 0x54
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80012d6:	2100      	movs	r1, #0
 80012d8:	eb0d 0002 	add.w	r0, sp, r2
 80012dc:	f000 fecf 	bl	800207e <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80012e0:	2214      	movs	r2, #20
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 80012e2:	2510      	movs	r5, #16
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80012e4:	2100      	movs	r1, #0
 80012e6:	eb0d 0002 	add.w	r0, sp, r2
 80012ea:	f000 fec8 	bl	800207e <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 80012ee:	462a      	mov	r2, r5
 80012f0:	2100      	movs	r1, #0
 80012f2:	a801      	add	r0, sp, #4
 80012f4:	f000 fec3 	bl	800207e <memset>

	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012f8:	2301      	movs	r3, #1
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012fa:	2402      	movs	r4, #2
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012fc:	930e      	str	r3, [sp, #56]	; 0x38
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80012fe:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001302:	a80a      	add	r0, sp, #40	; 0x28
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001304:	940a      	str	r4, [sp, #40]	; 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001306:	950f      	str	r5, [sp, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001308:	9411      	str	r4, [sp, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800130a:	9313      	str	r3, [sp, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800130c:	f7ff faba 	bl	8000884 <HAL_RCC_OscConfig>
 8001310:	b100      	cbz	r0, 8001314 <SystemClock_Config+0x44>
 8001312:	e7fe      	b.n	8001312 <SystemClock_Config+0x42>
		Error_Handler();
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001314:	230f      	movs	r3, #15
 8001316:	9305      	str	r3, [sp, #20]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001318:	f44f 6380 	mov.w	r3, #1024	; 0x400
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800131c:	9007      	str	r0, [sp, #28]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800131e:	9009      	str	r0, [sp, #36]	; 0x24

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8001320:	4621      	mov	r1, r4
 8001322:	a805      	add	r0, sp, #20
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001324:	9406      	str	r4, [sp, #24]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001326:	9308      	str	r3, [sp, #32]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8001328:	f7ff fc86 	bl	8000c38 <HAL_RCC_ClockConfig>
 800132c:	b100      	cbz	r0, 8001330 <SystemClock_Config+0x60>
 800132e:	e7fe      	b.n	800132e <SystemClock_Config+0x5e>
		Error_Handler();
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
	PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001330:	f44f 4300 	mov.w	r3, #32768	; 0x8000
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8001334:	a801      	add	r0, sp, #4
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001336:	9401      	str	r4, [sp, #4]
	PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001338:	9303      	str	r3, [sp, #12]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 800133a:	f7ff fd1b 	bl	8000d74 <HAL_RCCEx_PeriphCLKConfig>
 800133e:	b100      	cbz	r0, 8001342 <SystemClock_Config+0x72>
 8001340:	e7fe      	b.n	8001340 <SystemClock_Config+0x70>
		Error_Handler();
	}
}
 8001342:	b015      	add	sp, #84	; 0x54
 8001344:	bd30      	pop	{r4, r5, pc}
	...

08001348 <printReg8>:


}

/* USER CODE BEGIN 4 */
void printReg8(const char *name, uint8_t value) {
 8001348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800134a:	460f      	mov	r7, r1
	uint8_t mask;

	printf("%s : ", name);
 800134c:	4601      	mov	r1, r0
 800134e:	480c      	ldr	r0, [pc, #48]	; (8001380 <printReg8+0x38>)
 8001350:	f000 fe9e 	bl	8002090 <iprintf>
 8001354:	2408      	movs	r4, #8
	for (mask = 0x80; mask != 0; mask >>= 1) { //be careful of unsigned value compare
 8001356:	2580      	movs	r5, #128	; 0x80
		printf("%d", NRF24L01_ReadRegister(value) & mask ? 1 : 0);
 8001358:	4e0a      	ldr	r6, [pc, #40]	; (8001384 <printReg8+0x3c>)
 800135a:	4638      	mov	r0, r7
 800135c:	f000 fa1c 	bl	8001798 <NRF24L01_ReadRegister>
 8001360:	4205      	tst	r5, r0
 8001362:	bf14      	ite	ne
 8001364:	2101      	movne	r1, #1
 8001366:	2100      	moveq	r1, #0
 8001368:	4630      	mov	r0, r6
 800136a:	f000 fe91 	bl	8002090 <iprintf>
	for (mask = 0x80; mask != 0; mask >>= 1) { //be careful of unsigned value compare
 800136e:	3c01      	subs	r4, #1
 8001370:	ea4f 0555 	mov.w	r5, r5, lsr #1
 8001374:	d1f1      	bne.n	800135a <printReg8+0x12>
	}
	printf("\n");
}
 8001376:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	printf("\n");
 800137a:	200a      	movs	r0, #10
 800137c:	f000 bea0 	b.w	80020c0 <putchar>
 8001380:	080030c3 	.word	0x080030c3
 8001384:	08003083 	.word	0x08003083

08001388 <nRF24_Init>:
	/* Pins are used to in chip select functions */

	NRF24L01_Pins.CE.GPIOx = GPIOB;
	NRF24L01_Pins.CE.GPIO_Pin = GPIO_PIN_0;
	NRF24L01_Pins.CSN.GPIOx = GPIOA; // Declara pinos especificos da spi
	NRF24L01_Pins.CSN.GPIO_Pin = GPIO_PIN_4;
 8001388:	2210      	movs	r2, #16
void nRF24_Init() {
 800138a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	NRF24L01_Pins.CE.GPIOx = GPIOB;
 800138e:	4c2e      	ldr	r4, [pc, #184]	; (8001448 <nRF24_Init+0xc0>)
	NRF24L01_Pins.CSN.GPIOx = GPIOA; // Declara pinos especificos da spi
 8001390:	4b2e      	ldr	r3, [pc, #184]	; (800144c <nRF24_Init+0xc4>)
	NRF24L01_Pins.CSN.GPIO_Pin = GPIO_PIN_4;
 8001392:	81a2      	strh	r2, [r4, #12]
	NRF24L01_Pins.IRQ.GPIOx = NULL; // Interrupt pin is not used yet
	NRF24L01_Pins.IRQ.GPIO_Pin = NULL;
	NRF24L01_Pins.MISO.GPIOx = GPIOA;
	NRF24L01_Pins.MISO.GPIO_Pin = GPIO_PIN_6;
 8001394:	2240      	movs	r2, #64	; 0x40
	NRF24L01_Pins.CSN.GPIOx = GPIOA; // Declara pinos especificos da spi
 8001396:	60a3      	str	r3, [r4, #8]
	NRF24L01_Pins.MISO.GPIOx = GPIOA;
 8001398:	6223      	str	r3, [r4, #32]
	NRF24L01_Pins.MOSI.GPIOx = GPIOA;
 800139a:	61a3      	str	r3, [r4, #24]
	NRF24L01_Pins.MOSI.GPIO_Pin = GPIO_PIN_7;
	NRF24L01_Pins.SCK.GPIOx = GPIOA;
 800139c:	6123      	str	r3, [r4, #16]
	NRF24L01_Pins.SCK.GPIO_Pin = GPIO_PIN_5;
 800139e:	2320      	movs	r3, #32
void nRF24_Init() {
 80013a0:	b08c      	sub	sp, #48	; 0x30
	NRF24L01_Pins.CE.GPIO_Pin = GPIO_PIN_0;
 80013a2:	2601      	movs	r6, #1
	NRF24L01_Pins.MISO.GPIO_Pin = GPIO_PIN_6;
 80013a4:	84a2      	strh	r2, [r4, #36]	; 0x24
	NRF24L01_Pins.IRQ.GPIOx = NULL; // Interrupt pin is not used yet
 80013a6:	2700      	movs	r7, #0
	NRF24L01_Pins.MOSI.GPIO_Pin = GPIO_PIN_7;
 80013a8:	2280      	movs	r2, #128	; 0x80

	/* Initialize NRF24L01 on channel 80 and n bytes of payload */
	/* By default 2Mbps data rate and 0dBm output power */
	NRF24L01_Init(channel, payload, &hspi1, NRF24L01_Pins); //REVER
 80013aa:	466d      	mov	r5, sp
	NRF24L01_Pins.SCK.GPIO_Pin = GPIO_PIN_5;
 80013ac:	82a3      	strh	r3, [r4, #20]
	NRF24L01_Init(channel, payload, &hspi1, NRF24L01_Pins); //REVER
 80013ae:	4b28      	ldr	r3, [pc, #160]	; (8001450 <nRF24_Init+0xc8>)
	NRF24L01_Pins.CE.GPIOx = GPIOB;
 80013b0:	f8df e0c0 	ldr.w	lr, [pc, #192]	; 8001474 <nRF24_Init+0xec>
	NRF24L01_Init(channel, payload, &hspi1, NRF24L01_Pins); //REVER
 80013b4:	f893 8000 	ldrb.w	r8, [r3]
 80013b8:	4b26      	ldr	r3, [pc, #152]	; (8001454 <nRF24_Init+0xcc>)
	NRF24L01_Pins.CE.GPIOx = GPIOB;
 80013ba:	f8c4 e000 	str.w	lr, [r4]
	NRF24L01_Pins.CE.GPIO_Pin = GPIO_PIN_0;
 80013be:	80a6      	strh	r6, [r4, #4]
	NRF24L01_Pins.IRQ.GPIOx = NULL; // Interrupt pin is not used yet
 80013c0:	62a7      	str	r7, [r4, #40]	; 0x28
	NRF24L01_Pins.IRQ.GPIO_Pin = NULL;
 80013c2:	85a7      	strh	r7, [r4, #44]	; 0x2c
	NRF24L01_Pins.MOSI.GPIO_Pin = GPIO_PIN_7;
 80013c4:	83a2      	strh	r2, [r4, #28]
	NRF24L01_Init(channel, payload, &hspi1, NRF24L01_Pins); //REVER
 80013c6:	3404      	adds	r4, #4
 80013c8:	f893 c000 	ldrb.w	ip, [r3]
 80013cc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013ce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013d2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013d4:	4673      	mov	r3, lr
 80013d6:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80013da:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80013de:	4a1e      	ldr	r2, [pc, #120]	; (8001458 <nRF24_Init+0xd0>)
 80013e0:	4660      	mov	r0, ip
 80013e2:	4641      	mov	r1, r8
 80013e4:	f000 fb36 	bl	8001a54 <NRF24L01_Init>
	printf("first init done.\n\n");
 80013e8:	481c      	ldr	r0, [pc, #112]	; (800145c <nRF24_Init+0xd4>)
 80013ea:	f000 fed9 	bl	80021a0 <puts>

	/* Set 2MBps data rate and -18dBm output power */
	NRF24L01_SetRF(NRF24L01_DataRate_1M, NRF24L01_OutputPower_0dBm);
 80013ee:	4630      	mov	r0, r6
 80013f0:	2103      	movs	r1, #3
 80013f2:	f000 fb11 	bl	8001a18 <NRF24L01_SetRF>
	printReg8("RF_SETUP",NRF24L01_REG_RF_SETUP);
 80013f6:	2106      	movs	r1, #6
 80013f8:	4819      	ldr	r0, [pc, #100]	; (8001460 <nRF24_Init+0xd8>)
 80013fa:	f7ff ffa5 	bl	8001348 <printReg8>

	/* Enable auto acknowledgement */
	NRF24L01_SetAutoAck(0xFF, 0); // 0xFF Enable all or if you want enable just pipe 3, insert 3
 80013fe:	4639      	mov	r1, r7
 8001400:	20ff      	movs	r0, #255	; 0xff
 8001402:	f000 fc0f 	bl	8001c24 <NRF24L01_SetAutoAck>
								  // Have some trouble with ack enable... many lost packages

	/* Enable CRC 2bytes */
	NRF24L01_SetCrcLength(NRF24L01_CRC_16);
 8001406:	2002      	movs	r0, #2
 8001408:	f000 faf0 	bl	80019ec <NRF24L01_SetCrcLength>

	/* Open a reading pipe with an address*/
	NRF24L01_OpenReadingPipe(1, pipeOut);
 800140c:	4915      	ldr	r1, [pc, #84]	; (8001464 <nRF24_Init+0xdc>)
 800140e:	4630      	mov	r0, r6
 8001410:	f000 fc60 	bl	8001cd4 <NRF24L01_OpenReadingPipe>
	HAL_Delay(1);
 8001414:	4630      	mov	r0, r6
 8001416:	f7fe fee1 	bl	80001dc <HAL_Delay>
	printReg8("ADDR_P1",NRF24L01_REG_RX_ADDR_P0+1);
 800141a:	210b      	movs	r1, #11
 800141c:	4812      	ldr	r0, [pc, #72]	; (8001468 <nRF24_Init+0xe0>)
 800141e:	f7ff ff93 	bl	8001348 <printReg8>

	NRF24L01_StartListening();
 8001422:	f000 fc40 	bl	8001ca6 <NRF24L01_StartListening>
	HAL_Delay(1);
 8001426:	4630      	mov	r0, r6
 8001428:	f7fe fed8 	bl	80001dc <HAL_Delay>
	printReg8("CONFIG",NRF24L01_REG_CONFIG);
 800142c:	4639      	mov	r1, r7
 800142e:	480f      	ldr	r0, [pc, #60]	; (800146c <nRF24_Init+0xe4>)
 8001430:	f7ff ff8a 	bl	8001348 <printReg8>

	NRF24L01_TestCarrier();
 8001434:	f000 fc30 	bl	8001c98 <NRF24L01_TestCarrier>
	printReg8("RPD",NRF24L01_REG_RPD);
 8001438:	2109      	movs	r1, #9
 800143a:	480d      	ldr	r0, [pc, #52]	; (8001470 <nRF24_Init+0xe8>)

}
 800143c:	b00c      	add	sp, #48	; 0x30
 800143e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	printReg8("RPD",NRF24L01_REG_RPD);
 8001442:	f7ff bf81 	b.w	8001348 <printReg8>
 8001446:	bf00      	nop
 8001448:	20000170 	.word	0x20000170
 800144c:	40010800 	.word	0x40010800
 8001450:	20000009 	.word	0x20000009
 8001454:	20000008 	.word	0x20000008
 8001458:	200001a0 	.word	0x200001a0
 800145c:	08003095 	.word	0x08003095
 8001460:	080030a7 	.word	0x080030a7
 8001464:	2000000a 	.word	0x2000000a
 8001468:	080030b0 	.word	0x080030b0
 800146c:	080030b8 	.word	0x080030b8
 8001470:	080030bf 	.word	0x080030bf
 8001474:	40010c00 	.word	0x40010c00

08001478 <main>:
int main(void) {
 8001478:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800147c:	b088      	sub	sp, #32
	HAL_Init();
 800147e:	f7fe fe89 	bl	8000194 <HAL_Init>
	printf("HAL Initialized. \n");
 8001482:	486b      	ldr	r0, [pc, #428]	; (8001630 <main+0x1b8>)
 8001484:	f000 fe8c 	bl	80021a0 <puts>
	SystemClock_Config();
 8001488:	f7ff ff22 	bl	80012d0 <SystemClock_Config>
	printf("SystemClock Initialized. \n");
 800148c:	4869      	ldr	r0, [pc, #420]	; (8001634 <main+0x1bc>)
 800148e:	f000 fe87 	bl	80021a0 <puts>
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001492:	2210      	movs	r2, #16
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001494:	2500      	movs	r5, #0
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001496:	2601      	movs	r6, #1
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001498:	2702      	movs	r7, #2
	GPIO_InitStruct.Pin = GPIO_PIN_2;
 800149a:	f04f 0804 	mov.w	r8, #4
	__HAL_RCC_GPIOD_CLK_ENABLE()
 800149e:	4c66      	ldr	r4, [pc, #408]	; (8001638 <main+0x1c0>)
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80014a0:	2100      	movs	r1, #0
 80014a2:	eb0d 0002 	add.w	r0, sp, r2
 80014a6:	f000 fdea 	bl	800207e <memset>
	__HAL_RCC_GPIOD_CLK_ENABLE()
 80014aa:	69a3      	ldr	r3, [r4, #24]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 80014ac:	2200      	movs	r2, #0
	__HAL_RCC_GPIOD_CLK_ENABLE()
 80014ae:	f043 0320 	orr.w	r3, r3, #32
 80014b2:	61a3      	str	r3, [r4, #24]
 80014b4:	69a3      	ldr	r3, [r4, #24]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 80014b6:	2104      	movs	r1, #4
	__HAL_RCC_GPIOD_CLK_ENABLE()
 80014b8:	f003 0320 	and.w	r3, r3, #32
 80014bc:	9301      	str	r3, [sp, #4]
 80014be:	9b01      	ldr	r3, [sp, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE()
 80014c0:	69a3      	ldr	r3, [r4, #24]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 80014c2:	485e      	ldr	r0, [pc, #376]	; (800163c <main+0x1c4>)
	__HAL_RCC_GPIOA_CLK_ENABLE()
 80014c4:	f043 0304 	orr.w	r3, r3, #4
 80014c8:	61a3      	str	r3, [r4, #24]
 80014ca:	69a3      	ldr	r3, [r4, #24]
 80014cc:	f003 0304 	and.w	r3, r3, #4
 80014d0:	9302      	str	r3, [sp, #8]
 80014d2:	9b02      	ldr	r3, [sp, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE()
 80014d4:	69a3      	ldr	r3, [r4, #24]
 80014d6:	f043 0308 	orr.w	r3, r3, #8
 80014da:	61a3      	str	r3, [r4, #24]
 80014dc:	69a3      	ldr	r3, [r4, #24]
 80014de:	f003 0308 	and.w	r3, r3, #8
 80014e2:	9303      	str	r3, [sp, #12]
 80014e4:	9b03      	ldr	r3, [sp, #12]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 80014e6:	f7ff f9c1 	bl	800086c <HAL_GPIO_WritePin>
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014ea:	a904      	add	r1, sp, #16
 80014ec:	4853      	ldr	r0, [pc, #332]	; (800163c <main+0x1c4>)
	GPIO_InitStruct.Pin = GPIO_PIN_2;
 80014ee:	f8cd 8010 	str.w	r8, [sp, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014f2:	9605      	str	r6, [sp, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f4:	9506      	str	r5, [sp, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014f6:	9707      	str	r7, [sp, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014f8:	f7ff f8d6 	bl	80006a8 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014fc:	a904      	add	r1, sp, #16
 80014fe:	484f      	ldr	r0, [pc, #316]	; (800163c <main+0x1c4>)
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001500:	9604      	str	r6, [sp, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001502:	9605      	str	r6, [sp, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001504:	9506      	str	r5, [sp, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001506:	9707      	str	r7, [sp, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001508:	f7ff f8ce 	bl	80006a8 <HAL_GPIO_Init>
	__HAL_RCC_DMA1_CLK_ENABLE()
 800150c:	6963      	ldr	r3, [r4, #20]
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800150e:	462a      	mov	r2, r5
	__HAL_RCC_DMA1_CLK_ENABLE()
 8001510:	4333      	orrs	r3, r6
 8001512:	6163      	str	r3, [r4, #20]
 8001514:	6963      	ldr	r3, [r4, #20]
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001516:	4629      	mov	r1, r5
	__HAL_RCC_DMA1_CLK_ENABLE()
 8001518:	4033      	ands	r3, r6
 800151a:	9300      	str	r3, [sp, #0]
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800151c:	200b      	movs	r0, #11
	__HAL_RCC_DMA1_CLK_ENABLE()
 800151e:	9b00      	ldr	r3, [sp, #0]
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001520:	f7fe ffa6 	bl	8000470 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001524:	200b      	movs	r0, #11
 8001526:	f7fe ffd7 	bl	80004d8 <HAL_NVIC_EnableIRQ>
	hadc1.Instance = ADC1;
 800152a:	4c45      	ldr	r4, [pc, #276]	; (8001640 <main+0x1c8>)
 800152c:	4b45      	ldr	r3, [pc, #276]	; (8001644 <main+0x1cc>)
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 800152e:	4620      	mov	r0, r4
	hadc1.Instance = ADC1;
 8001530:	6023      	str	r3, [r4, #0]
	hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001532:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001536:	60a3      	str	r3, [r4, #8]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001538:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
	ADC_ChannelConfTypeDef sConfig = { 0 };
 800153c:	9504      	str	r5, [sp, #16]
 800153e:	9505      	str	r5, [sp, #20]
 8001540:	9506      	str	r5, [sp, #24]
	hadc1.Init.ContinuousConvMode = ENABLE;
 8001542:	7326      	strb	r6, [r4, #12]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001544:	7525      	strb	r5, [r4, #20]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001546:	61e3      	str	r3, [r4, #28]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001548:	6065      	str	r5, [r4, #4]
	hadc1.Init.NbrOfConversion = 2;
 800154a:	6127      	str	r7, [r4, #16]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 800154c:	f7fe fefe 	bl	800034c <HAL_ADC_Init>
 8001550:	b100      	cbz	r0, 8001554 <main+0xdc>
 8001552:	e7fe      	b.n	8001552 <main+0xda>
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001554:	a904      	add	r1, sp, #16
 8001556:	4620      	mov	r0, r4
	sConfig.Channel = ADC_CHANNEL_1;
 8001558:	9604      	str	r6, [sp, #16]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 800155a:	9605      	str	r6, [sp, #20]
	sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 800155c:	9706      	str	r7, [sp, #24]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 800155e:	f7fe fe4f 	bl	8000200 <HAL_ADC_ConfigChannel>
 8001562:	b100      	cbz	r0, 8001566 <main+0xee>
 8001564:	e7fe      	b.n	8001564 <main+0xec>
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001566:	a904      	add	r1, sp, #16
 8001568:	4620      	mov	r0, r4
	sConfig.Channel = ADC_CHANNEL_2;
 800156a:	9704      	str	r7, [sp, #16]
	sConfig.Rank = ADC_REGULAR_RANK_2;
 800156c:	9705      	str	r7, [sp, #20]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 800156e:	f7fe fe47 	bl	8000200 <HAL_ADC_ConfigChannel>
 8001572:	b100      	cbz	r0, 8001576 <main+0xfe>
 8001574:	e7fe      	b.n	8001574 <main+0xfc>
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8001576:	f44f 7282 	mov.w	r2, #260	; 0x104
	hspi1.Instance = SPI1;
 800157a:	4b33      	ldr	r3, [pc, #204]	; (8001648 <main+0x1d0>)
	hspi1.Init.Mode = SPI_MODE_MASTER;
 800157c:	4933      	ldr	r1, [pc, #204]	; (800164c <main+0x1d4>)
	hspi1.Init.CRCPolynomial = 10;
 800157e:	250a      	movs	r5, #10
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8001580:	e883 0006 	stmia.w	r3, {r1, r2}
	hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001584:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001588:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800158a:	2228      	movs	r2, #40	; 0x28
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800158c:	6098      	str	r0, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800158e:	60d8      	str	r0, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001590:	6118      	str	r0, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001592:	6158      	str	r0, [r3, #20]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001594:	6218      	str	r0, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001596:	6258      	str	r0, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001598:	6298      	str	r0, [r3, #40]	; 0x28
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 800159a:	4618      	mov	r0, r3
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800159c:	61da      	str	r2, [r3, #28]
	hspi1.Init.CRCPolynomial = 10;
 800159e:	62dd      	str	r5, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 80015a0:	f7ff fca9 	bl	8000ef6 <HAL_SPI_Init>
 80015a4:	4604      	mov	r4, r0
 80015a6:	b100      	cbz	r0, 80015aa <main+0x132>
 80015a8:	e7fe      	b.n	80015a8 <main+0x130>
	printf("IO Initialized. \n");
 80015aa:	4829      	ldr	r0, [pc, #164]	; (8001650 <main+0x1d8>)
 80015ac:	f000 fdf8 	bl	80021a0 <puts>
	HAL_Delay(10);
 80015b0:	4628      	mov	r0, r5
 80015b2:	f7fe fe13 	bl	80001dc <HAL_Delay>
	nRF24_Init();
 80015b6:	f7ff fee7 	bl	8001388 <nRF24_Init>
	printf("nRF24 Initialized. \n");
 80015ba:	4826      	ldr	r0, [pc, #152]	; (8001654 <main+0x1dc>)
 80015bc:	f000 fdf0 	bl	80021a0 <puts>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 80015c0:	4632      	mov	r2, r6
 80015c2:	4641      	mov	r1, r8
 80015c4:	481d      	ldr	r0, [pc, #116]	; (800163c <main+0x1c4>)
 80015c6:	f7ff f951 	bl	800086c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80015ca:	4630      	mov	r0, r6
 80015cc:	f7fe fe06 	bl	80001dc <HAL_Delay>
	uint32_t nRF24_rece_at = 0; // hold the time of last receive
 80015d0:	4626      	mov	r6, r4
 80015d2:	4d21      	ldr	r5, [pc, #132]	; (8001658 <main+0x1e0>)
			printf("x1: %d , x2: %d , x3: %d", RxPackage.data[0], RxPackage.data[1],RxPackage.data[2]);
 80015d4:	4f21      	ldr	r7, [pc, #132]	; (800165c <main+0x1e4>)
			printf(" period: %lu \n", time);
 80015d6:	f8df 8088 	ldr.w	r8, [pc, #136]	; 8001660 <main+0x1e8>
		if (NRF24L01_Available(NULL) != 0) {
 80015da:	2000      	movs	r0, #0
 80015dc:	f000 fb4a 	bl	8001c74 <NRF24L01_Available>
 80015e0:	b1a0      	cbz	r0, 800160c <main+0x194>
			uint32_t time = HAL_GetTick() - nRF24_rece_at;
 80015e2:	f7fe fdf5 	bl	80001d0 <HAL_GetTick>
 80015e6:	1b86      	subs	r6, r0, r6
			while (NRF24L01_Read(&RxPackage) != 0) {
 80015e8:	4628      	mov	r0, r5
 80015ea:	f000 fb9d 	bl	8001d28 <NRF24L01_Read>
 80015ee:	2800      	cmp	r0, #0
 80015f0:	d1fa      	bne.n	80015e8 <main+0x170>
			printf("x1: %d , x2: %d , x3: %d", RxPackage.data[0], RxPackage.data[1],RxPackage.data[2]);
 80015f2:	78eb      	ldrb	r3, [r5, #3]
 80015f4:	78aa      	ldrb	r2, [r5, #2]
 80015f6:	7869      	ldrb	r1, [r5, #1]
 80015f8:	4638      	mov	r0, r7
 80015fa:	f000 fd49 	bl	8002090 <iprintf>
			printf(" period: %lu \n", time);
 80015fe:	4631      	mov	r1, r6
 8001600:	4640      	mov	r0, r8
 8001602:	f000 fd45 	bl	8002090 <iprintf>
			nRF24_rece_at = HAL_GetTick();
 8001606:	f7fe fde3 	bl	80001d0 <HAL_GetTick>
 800160a:	4606      	mov	r6, r0
		if (HAL_GetTick() - LED_send_at >= RxPackage.data[0]/40) {
 800160c:	f7fe fde0 	bl	80001d0 <HAL_GetTick>
 8001610:	2228      	movs	r2, #40	; 0x28
 8001612:	786b      	ldrb	r3, [r5, #1]
 8001614:	1b00      	subs	r0, r0, r4
 8001616:	fbb3 f3f2 	udiv	r3, r3, r2
 800161a:	4298      	cmp	r0, r3
 800161c:	d3dd      	bcc.n	80015da <main+0x162>
			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_2);
 800161e:	2104      	movs	r1, #4
 8001620:	4806      	ldr	r0, [pc, #24]	; (800163c <main+0x1c4>)
 8001622:	f7ff f928 	bl	8000876 <HAL_GPIO_TogglePin>
			LED_send_at = HAL_GetTick();
 8001626:	f7fe fdd3 	bl	80001d0 <HAL_GetTick>
 800162a:	4604      	mov	r4, r0
 800162c:	e7d5      	b.n	80015da <main+0x162>
 800162e:	bf00      	nop
 8001630:	0800301c 	.word	0x0800301c
 8001634:	0800302e 	.word	0x0800302e
 8001638:	40021000 	.word	0x40021000
 800163c:	40010c00 	.word	0x40010c00
 8001640:	200000dc 	.word	0x200000dc
 8001644:	40012400 	.word	0x40012400
 8001648:	200001a0 	.word	0x200001a0
 800164c:	40013000 	.word	0x40013000
 8001650:	08003048 	.word	0x08003048
 8001654:	08003059 	.word	0x08003059
 8001658:	20000150 	.word	0x20000150
 800165c:	0800306d 	.word	0x0800306d
 8001660:	08003086 	.word	0x08003086

08001664 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001664:	e7fe      	b.n	8001664 <Error_Handler>
	...

08001668 <NRF24L01_CE_LOW>:
static NRF24L01_Pins_t NRF24L01_Pins;

uint8_t pipe0_reading_address[5];	// last address set on pipe 0 for reading

void NRF24L01_CE_LOW() {
	HAL_GPIO_WritePin(NRF24L01_Pins.CE.GPIOx, NRF24L01_Pins.CE.GPIO_Pin,
 8001668:	4b02      	ldr	r3, [pc, #8]	; (8001674 <NRF24L01_CE_LOW+0xc>)
 800166a:	2200      	movs	r2, #0
 800166c:	8899      	ldrh	r1, [r3, #4]
 800166e:	6818      	ldr	r0, [r3, #0]
 8001670:	f7ff b8fc 	b.w	800086c <HAL_GPIO_WritePin>
 8001674:	20000094 	.word	0x20000094

08001678 <NRF24L01_CE_HIGH>:
			GPIO_PIN_RESET);
}

void NRF24L01_CE_HIGH(void) {
	HAL_GPIO_WritePin(NRF24L01_Pins.CE.GPIOx, NRF24L01_Pins.CE.GPIO_Pin,
 8001678:	4b02      	ldr	r3, [pc, #8]	; (8001684 <NRF24L01_CE_HIGH+0xc>)
 800167a:	2201      	movs	r2, #1
 800167c:	8899      	ldrh	r1, [r3, #4]
 800167e:	6818      	ldr	r0, [r3, #0]
 8001680:	f7ff b8f4 	b.w	800086c <HAL_GPIO_WritePin>
 8001684:	20000094 	.word	0x20000094

08001688 <NRF24L01_CSN_LOW>:
			GPIO_PIN_SET);
}

void NRF24L01_CSN_LOW(void) {
	HAL_GPIO_WritePin(NRF24L01_Pins.CSN.GPIOx, NRF24L01_Pins.CSN.GPIO_Pin,
 8001688:	4b02      	ldr	r3, [pc, #8]	; (8001694 <NRF24L01_CSN_LOW+0xc>)
 800168a:	2200      	movs	r2, #0
 800168c:	8999      	ldrh	r1, [r3, #12]
 800168e:	6898      	ldr	r0, [r3, #8]
 8001690:	f7ff b8ec 	b.w	800086c <HAL_GPIO_WritePin>
 8001694:	20000094 	.word	0x20000094

08001698 <NRF24L01_CSN_HIGH>:
			GPIO_PIN_RESET);
}

void NRF24L01_CSN_HIGH(void) {
	HAL_GPIO_WritePin(NRF24L01_Pins.CSN.GPIOx, NRF24L01_Pins.CSN.GPIO_Pin,
 8001698:	4b02      	ldr	r3, [pc, #8]	; (80016a4 <NRF24L01_CSN_HIGH+0xc>)
 800169a:	2201      	movs	r2, #1
 800169c:	8999      	ldrh	r1, [r3, #12]
 800169e:	6898      	ldr	r0, [r3, #8]
 80016a0:	f7ff b8e4 	b.w	800086c <HAL_GPIO_WritePin>
 80016a4:	20000094 	.word	0x20000094

080016a8 <NRF24L01_FlushRx>:
			(1 << NRF24L01_RX_DR) | (1 << NRF24L01_TX_DS)
					| (1 << NRF24L01_MAX_RT));		// setting bits 4,5,6
}

/* Flush FIFOs */
void NRF24L01_FlushRx(void) {
 80016a8:	b507      	push	{r0, r1, r2, lr}
	NRF24L01_CSN_LOW();
 80016aa:	f7ff ffed 	bl	8001688 <NRF24L01_CSN_LOW>

	uint8_t aux = NRF24L01_CMD_FLUSH_RX;
 80016ae:	23e2      	movs	r3, #226	; 0xe2
	HAL_SPI_Transmit(NRF24L01_Struct.hspi, &aux, 1, NRF24L01_SPI_TIMEOUT);
 80016b0:	4806      	ldr	r0, [pc, #24]	; (80016cc <NRF24L01_FlushRx+0x24>)
	uint8_t aux = NRF24L01_CMD_FLUSH_RX;
 80016b2:	a902      	add	r1, sp, #8
 80016b4:	f801 3d01 	strb.w	r3, [r1, #-1]!
	HAL_SPI_Transmit(NRF24L01_Struct.hspi, &aux, 1, NRF24L01_SPI_TIMEOUT);
 80016b8:	2201      	movs	r2, #1
 80016ba:	2364      	movs	r3, #100	; 0x64
 80016bc:	6840      	ldr	r0, [r0, #4]
 80016be:	f7ff fc55 	bl	8000f6c <HAL_SPI_Transmit>

	NRF24L01_CSN_HIGH();
 80016c2:	f7ff ffe9 	bl	8001698 <NRF24L01_CSN_HIGH>
}
 80016c6:	b003      	add	sp, #12
 80016c8:	f85d fb04 	ldr.w	pc, [sp], #4
 80016cc:	200000c4 	.word	0x200000c4

080016d0 <NRF24L01_FlushTx>:

void NRF24L01_FlushTx(void) {
 80016d0:	b507      	push	{r0, r1, r2, lr}
	NRF24L01_CSN_LOW();
 80016d2:	f7ff ffd9 	bl	8001688 <NRF24L01_CSN_LOW>

	uint8_t aux = NRF24L01_CMD_FLUSH_TX;
 80016d6:	23e1      	movs	r3, #225	; 0xe1
	HAL_SPI_Transmit(NRF24L01_Struct.hspi, &aux, 1, NRF24L01_SPI_TIMEOUT);
 80016d8:	4806      	ldr	r0, [pc, #24]	; (80016f4 <NRF24L01_FlushTx+0x24>)
	uint8_t aux = NRF24L01_CMD_FLUSH_TX;
 80016da:	a902      	add	r1, sp, #8
 80016dc:	f801 3d01 	strb.w	r3, [r1, #-1]!
	HAL_SPI_Transmit(NRF24L01_Struct.hspi, &aux, 1, NRF24L01_SPI_TIMEOUT);
 80016e0:	2201      	movs	r2, #1
 80016e2:	2364      	movs	r3, #100	; 0x64
 80016e4:	6840      	ldr	r0, [r0, #4]
 80016e6:	f7ff fc41 	bl	8000f6c <HAL_SPI_Transmit>

	NRF24L01_CSN_HIGH();
 80016ea:	f7ff ffd5 	bl	8001698 <NRF24L01_CSN_HIGH>
}
 80016ee:	b003      	add	sp, #12
 80016f0:	f85d fb04 	ldr.w	pc, [sp], #4
 80016f4:	200000c4 	.word	0x200000c4

080016f8 <NRF24L01_SpiInit>:

	/* Return OK */
	return 1;
}

void NRF24L01_SpiInit(SPI_HandleTypeDef *hspi, NRF24L01_Pins_t pins) {
 80016f8:	b084      	sub	sp, #16
 80016fa:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 80016fe:	ad0b      	add	r5, sp, #44	; 0x2c
 8001700:	e885 000e 	stmia.w	r5, {r1, r2, r3}
	//{

	/* Initilised in main() */
	hspi->Instance = SPI1;
	hspi->Init.Mode = SPI_MODE_MASTER;
	hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8001704:	2500      	movs	r5, #0
 8001706:	f44f 7382 	mov.w	r3, #260	; 0x104
 800170a:	4a20      	ldr	r2, [pc, #128]	; (800178c <NRF24L01_SpiInit+0x94>)
	 PA6     ------> SPI1_MISO
	 PA7     ------> SPI1_MOSI `
	 */

	GPIO_InitStruct.Pin = GPIO_PIN_4;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;		// gpio alternative function
 800170c:	2601      	movs	r6, #1
	hspi->Init.Direction = SPI_DIRECTION_2LINES;
 800170e:	e880 002c 	stmia.w	r0, {r2, r3, r5}
	hspi->Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001712:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001716:	6183      	str	r3, [r0, #24]
	hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001718:	2328      	movs	r3, #40	; 0x28
 800171a:	61c3      	str	r3, [r0, #28]
	hspi->Init.CRCPolynomial = 10;
 800171c:	230a      	movs	r3, #10
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 800171e:	2710      	movs	r7, #16
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001720:	f04f 0803 	mov.w	r8, #3
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001724:	4c1a      	ldr	r4, [pc, #104]	; (8001790 <NRF24L01_SpiInit+0x98>)
	hspi->Init.CRCPolynomial = 10;
 8001726:	62c3      	str	r3, [r0, #44]	; 0x2c
	hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8001728:	60c5      	str	r5, [r0, #12]
	hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800172a:	6105      	str	r5, [r0, #16]
	hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 800172c:	6145      	str	r5, [r0, #20]
	hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 800172e:	6205      	str	r5, [r0, #32]
	hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 8001730:	6245      	str	r5, [r0, #36]	; 0x24
	hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001732:	6285      	str	r5, [r0, #40]	; 0x28
	HAL_SPI_Init(hspi);
 8001734:	f7ff fbdf 	bl	8000ef6 <HAL_SPI_Init>
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001738:	4669      	mov	r1, sp
 800173a:	4620      	mov	r0, r4
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 800173c:	9700      	str	r7, [sp, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;		// gpio alternative function
 800173e:	9601      	str	r6, [sp, #4]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001740:	f8cd 800c 	str.w	r8, [sp, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001744:	f7fe ffb0 	bl	80006a8 <HAL_GPIO_Init>

	/* Alterar os pinos de NSS e CE para Push-pull, pull up resistor e low speed */
	GPIO_InitStruct.Pin = GPIO_PIN_5 | GPIO_PIN_7;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;			// gpio alternative function
 8001748:	2302      	movs	r3, #2
 800174a:	21a0      	movs	r1, #160	; 0xa0
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800174c:	4620      	mov	r0, r4
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;			// gpio alternative function
 800174e:	e88d 000a 	stmia.w	sp, {r1, r3}
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001752:	4669      	mov	r1, sp
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001754:	f8cd 800c 	str.w	r8, [sp, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001758:	f7fe ffa6 	bl	80006a8 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_6;
 800175c:	2340      	movs	r3, #64	; 0x40
	GPIO_InitStruct.Mode = GPIO_MODE_AF_INPUT;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800175e:	4669      	mov	r1, sp
 8001760:	4620      	mov	r0, r4
	GPIO_InitStruct.Mode = GPIO_MODE_AF_INPUT;
 8001762:	e88d 0028 	stmia.w	sp, {r3, r5}
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001766:	9502      	str	r5, [sp, #8]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001768:	f7fe ff9e 	bl	80006a8 <HAL_GPIO_Init>

	/* CSN(SS) high = disable SPI */
	HAL_GPIO_WritePin( GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800176c:	4632      	mov	r2, r6
 800176e:	4639      	mov	r1, r7
 8001770:	4620      	mov	r0, r4
 8001772:	f7ff f87b 	bl	800086c <HAL_GPIO_WritePin>

	/* CE low = disable TX/RX */
	HAL_GPIO_WritePin( GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8001776:	462a      	mov	r2, r5
 8001778:	4631      	mov	r1, r6
 800177a:	4806      	ldr	r0, [pc, #24]	; (8001794 <NRF24L01_SpiInit+0x9c>)
 800177c:	f7ff f876 	bl	800086c <HAL_GPIO_WritePin>

	//}

}
 8001780:	b004      	add	sp, #16
 8001782:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001786:	b004      	add	sp, #16
 8001788:	4770      	bx	lr
 800178a:	bf00      	nop
 800178c:	40013000 	.word	0x40013000
 8001790:	40010800 	.word	0x40010800
 8001794:	40010c00 	.word	0x40010c00

08001798 <NRF24L01_ReadRegister>:
	}
	/* Write back */
	NRF24L01_WriteRegister(reg, tmp);
}

uint8_t NRF24L01_ReadRegister(uint8_t reg) {
 8001798:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	 byte the value of the interested register */

	// Initialize buffers
	uint8_t txBuffer[2];
	txBuffer[0] = NRF24L01_CMD_R_REGISTER | reg;// REGISTER | READ_MASK(000A AAAA)
	txBuffer[1] = NRF24L01_CMD_NOP;		// REVER -  problema se no inicializar?
 800179a:	23ff      	movs	r3, #255	; 0xff
 800179c:	f88d 3009 	strb.w	r3, [sp, #9]

	uint8_t rxBuffer[2] = { 0x00, 0x00 };
 80017a0:	2300      	movs	r3, #0
	txBuffer[0] = NRF24L01_CMD_R_REGISTER | reg;// REGISTER | READ_MASK(000A AAAA)
 80017a2:	f88d 0008 	strb.w	r0, [sp, #8]
	uint8_t rxBuffer[2] = { 0x00, 0x00 };
 80017a6:	f88d 300c 	strb.w	r3, [sp, #12]
 80017aa:	f88d 300d 	strb.w	r3, [sp, #13]

	NRF24L01_CSN_LOW();
 80017ae:	f7ff ff6b 	bl	8001688 <NRF24L01_CSN_LOW>

	// Transmit the txBuffer and receive data on rxBuffer at the time
	HAL_SPI_TransmitReceive(NRF24L01_Struct.hspi, txBuffer, rxBuffer, 2,
 80017b2:	2364      	movs	r3, #100	; 0x64
 80017b4:	4807      	ldr	r0, [pc, #28]	; (80017d4 <NRF24L01_ReadRegister+0x3c>)
 80017b6:	9300      	str	r3, [sp, #0]
 80017b8:	aa03      	add	r2, sp, #12
 80017ba:	2302      	movs	r3, #2
 80017bc:	a902      	add	r1, sp, #8
 80017be:	6840      	ldr	r0, [r0, #4]
 80017c0:	f7ff fc7d 	bl	80010be <HAL_SPI_TransmitReceive>
	NRF24L01_SPI_TIMEOUT);

	NRF24L01_CSN_HIGH();
 80017c4:	f7ff ff68 	bl	8001698 <NRF24L01_CSN_HIGH>

	return rxBuffer[1];
}
 80017c8:	f89d 000d 	ldrb.w	r0, [sp, #13]
 80017cc:	b005      	add	sp, #20
 80017ce:	f85d fb04 	ldr.w	pc, [sp], #4
 80017d2:	bf00      	nop
 80017d4:	200000c4 	.word	0x200000c4

080017d8 <NRF24L01_WriteRegister>:

void NRF24L01_WriteRegister(uint8_t reg, uint8_t value) {
 80017d8:	b507      	push	{r0, r1, r2, lr}
	uint8_t txBuffer[2];
	txBuffer[0] = NRF24L01_CMD_W_REGISTER | reg;// REGISTER | WRITE_MASK(001A AAAA)
 80017da:	f040 0020 	orr.w	r0, r0, #32
 80017de:	f88d 0004 	strb.w	r0, [sp, #4]
	txBuffer[1] = value;										// DATA to write
 80017e2:	f88d 1005 	strb.w	r1, [sp, #5]

	NRF24L01_CSN_LOW();
 80017e6:	f7ff ff4f 	bl	8001688 <NRF24L01_CSN_LOW>

	// Just transmit
	HAL_SPI_Transmit(NRF24L01_Struct.hspi, txBuffer, 2, NRF24L01_SPI_TIMEOUT);
 80017ea:	4806      	ldr	r0, [pc, #24]	; (8001804 <NRF24L01_WriteRegister+0x2c>)
 80017ec:	2364      	movs	r3, #100	; 0x64
 80017ee:	2202      	movs	r2, #2
 80017f0:	a901      	add	r1, sp, #4
 80017f2:	6840      	ldr	r0, [r0, #4]
 80017f4:	f7ff fbba 	bl	8000f6c <HAL_SPI_Transmit>

	NRF24L01_CSN_HIGH();
 80017f8:	f7ff ff4e 	bl	8001698 <NRF24L01_CSN_HIGH>
}
 80017fc:	b003      	add	sp, #12
 80017fe:	f85d fb04 	ldr.w	pc, [sp], #4
 8001802:	bf00      	nop
 8001804:	200000c4 	.word	0x200000c4

08001808 <NRF24L01_ClearInterrupts>:
	NRF24L01_WriteRegister( NRF24L01_REG_STATUS,
 8001808:	2170      	movs	r1, #112	; 0x70
 800180a:	2007      	movs	r0, #7
 800180c:	f7ff bfe4 	b.w	80017d8 <NRF24L01_WriteRegister>

08001810 <NRF24L01_WriteRegisterMulti>:
	}
}

// REVER qual byte vai primeiro (LSBYTE ou MSBYTE)
void NRF24L01_WriteRegisterMulti(uint8_t reg, uint8_t *data, uint8_t length) // REVER
{
 8001810:	b5b0      	push	{r4, r5, r7, lr}
	uint8_t txBuffer[length + 1];
 8001812:	f102 0308 	add.w	r3, r2, #8
 8001816:	f023 0307 	bic.w	r3, r3, #7
{
 800181a:	af00      	add	r7, sp, #0
	uint8_t txBuffer[length + 1];
 800181c:	ebad 0d03 	sub.w	sp, sp, r3

	txBuffer[0] = NRF24L01_CMD_W_REGISTER | reg;
 8001820:	466b      	mov	r3, sp
	uint8_t txBuffer[length + 1];
 8001822:	466d      	mov	r5, sp
 8001824:	1c54      	adds	r4, r2, #1
	txBuffer[0] = NRF24L01_CMD_W_REGISTER | reg;
 8001826:	f040 0020 	orr.w	r0, r0, #32
 800182a:	f803 0b01 	strb.w	r0, [r3], #1
 800182e:	3901      	subs	r1, #1
 8001830:	eb0d 0204 	add.w	r2, sp, r4
	for (uint8_t ind = 0; ind < length; ind++) {
 8001834:	4293      	cmp	r3, r2
 8001836:	d10c      	bne.n	8001852 <NRF24L01_WriteRegisterMulti+0x42>
		txBuffer[ind + 1] = data[ind];
	}

	NRF24L01_CSN_LOW();
 8001838:	f7ff ff26 	bl	8001688 <NRF24L01_CSN_LOW>

	HAL_SPI_Transmit(NRF24L01_Struct.hspi, txBuffer, (length + 1),
 800183c:	4807      	ldr	r0, [pc, #28]	; (800185c <NRF24L01_WriteRegisterMulti+0x4c>)
 800183e:	2364      	movs	r3, #100	; 0x64
 8001840:	b2a2      	uxth	r2, r4
 8001842:	4629      	mov	r1, r5
 8001844:	6840      	ldr	r0, [r0, #4]
 8001846:	f7ff fb91 	bl	8000f6c <HAL_SPI_Transmit>
	NRF24L01_SPI_TIMEOUT);

	NRF24L01_CSN_HIGH();
 800184a:	f7ff ff25 	bl	8001698 <NRF24L01_CSN_HIGH>
}
 800184e:	46bd      	mov	sp, r7
 8001850:	bdb0      	pop	{r4, r5, r7, pc}
		txBuffer[ind + 1] = data[ind];
 8001852:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8001856:	f803 0b01 	strb.w	r0, [r3], #1
 800185a:	e7eb      	b.n	8001834 <NRF24L01_WriteRegisterMulti+0x24>
 800185c:	200000c4 	.word	0x200000c4

08001860 <NRF24L01_SoftwareReset>:
void NRF24L01_SoftwareReset(void) {
 8001860:	b513      	push	{r0, r1, r4, lr}
	NRF24L01_WriteRegister( NRF24L01_REG_CONFIG,
 8001862:	2108      	movs	r1, #8
 8001864:	2000      	movs	r0, #0
 8001866:	f7ff ffb7 	bl	80017d8 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister( NRF24L01_REG_EN_AA, NRF24L01_REG_DEFAULT_VAL_EN_AA);
 800186a:	213f      	movs	r1, #63	; 0x3f
 800186c:	2001      	movs	r0, #1
 800186e:	f7ff ffb3 	bl	80017d8 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister( NRF24L01_REG_EN_RXADDR,
 8001872:	2103      	movs	r1, #3
 8001874:	2002      	movs	r0, #2
 8001876:	f7ff ffaf 	bl	80017d8 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister( NRF24L01_REG_SETUP_AW,
 800187a:	2103      	movs	r1, #3
	data[0] = NRF24L01_REG_DEFAULT_VAL_RX_ADDR_P0_0;
 800187c:	24e7      	movs	r4, #231	; 0xe7
	NRF24L01_WriteRegister( NRF24L01_REG_SETUP_AW,
 800187e:	4608      	mov	r0, r1
 8001880:	f7ff ffaa 	bl	80017d8 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister( NRF24L01_REG_SETUP_RETR,
 8001884:	2103      	movs	r1, #3
 8001886:	2004      	movs	r0, #4
 8001888:	f7ff ffa6 	bl	80017d8 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister( NRF24L01_REG_RF_CH, NRF24L01_REG_DEFAULT_VAL_RF_CH);
 800188c:	2102      	movs	r1, #2
 800188e:	2005      	movs	r0, #5
 8001890:	f7ff ffa2 	bl	80017d8 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister( NRF24L01_REG_RF_SETUP,
 8001894:	210e      	movs	r1, #14
 8001896:	2006      	movs	r0, #6
 8001898:	f7ff ff9e 	bl	80017d8 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister( NRF24L01_REG_STATUS,
 800189c:	210e      	movs	r1, #14
 800189e:	2007      	movs	r0, #7
 80018a0:	f7ff ff9a 	bl	80017d8 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister( NRF24L01_REG_OBSERVE_TX,
 80018a4:	2100      	movs	r1, #0
 80018a6:	2008      	movs	r0, #8
 80018a8:	f7ff ff96 	bl	80017d8 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister( NRF24L01_REG_RPD, NRF24L01_REG_DEFAULT_VAL_RPD);
 80018ac:	2100      	movs	r1, #0
 80018ae:	2009      	movs	r0, #9
 80018b0:	f7ff ff92 	bl	80017d8 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegisterMulti(NRF24L01_REG_RX_ADDR_P0, data, 5);
 80018b4:	4669      	mov	r1, sp
 80018b6:	2205      	movs	r2, #5
 80018b8:	200a      	movs	r0, #10
	data[0] = NRF24L01_REG_DEFAULT_VAL_RX_ADDR_P0_0;
 80018ba:	f88d 4000 	strb.w	r4, [sp]
	data[1] = NRF24L01_REG_DEFAULT_VAL_RX_ADDR_P0_1;
 80018be:	f88d 4001 	strb.w	r4, [sp, #1]
	data[2] = NRF24L01_REG_DEFAULT_VAL_RX_ADDR_P0_2;
 80018c2:	f88d 4002 	strb.w	r4, [sp, #2]
	data[3] = NRF24L01_REG_DEFAULT_VAL_RX_ADDR_P0_3;
 80018c6:	f88d 4003 	strb.w	r4, [sp, #3]
	data[4] = NRF24L01_REG_DEFAULT_VAL_RX_ADDR_P0_4;
 80018ca:	f88d 4004 	strb.w	r4, [sp, #4]
	NRF24L01_WriteRegisterMulti(NRF24L01_REG_RX_ADDR_P0, data, 5);
 80018ce:	f7ff ff9f 	bl	8001810 <NRF24L01_WriteRegisterMulti>
	data[0] = NRF24L01_REG_DEFAULT_VAL_RX_ADDR_P1_0;
 80018d2:	23c2      	movs	r3, #194	; 0xc2
	NRF24L01_WriteRegisterMulti(NRF24L01_REG_RX_ADDR_P1, data, 5);
 80018d4:	2205      	movs	r2, #5
 80018d6:	4669      	mov	r1, sp
 80018d8:	200b      	movs	r0, #11
	data[0] = NRF24L01_REG_DEFAULT_VAL_RX_ADDR_P1_0;
 80018da:	f88d 3000 	strb.w	r3, [sp]
	data[1] = NRF24L01_REG_DEFAULT_VAL_RX_ADDR_P1_1;
 80018de:	f88d 3001 	strb.w	r3, [sp, #1]
	data[2] = NRF24L01_REG_DEFAULT_VAL_RX_ADDR_P1_2;
 80018e2:	f88d 3002 	strb.w	r3, [sp, #2]
	data[3] = NRF24L01_REG_DEFAULT_VAL_RX_ADDR_P1_3;
 80018e6:	f88d 3003 	strb.w	r3, [sp, #3]
	data[4] = NRF24L01_REG_DEFAULT_VAL_RX_ADDR_P1_4;
 80018ea:	f88d 3004 	strb.w	r3, [sp, #4]
	NRF24L01_WriteRegisterMulti(NRF24L01_REG_RX_ADDR_P1, data, 5);
 80018ee:	f7ff ff8f 	bl	8001810 <NRF24L01_WriteRegisterMulti>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_ADDR_P2,
 80018f2:	21c3      	movs	r1, #195	; 0xc3
 80018f4:	200c      	movs	r0, #12
 80018f6:	f7ff ff6f 	bl	80017d8 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_ADDR_P3,
 80018fa:	21c4      	movs	r1, #196	; 0xc4
 80018fc:	200d      	movs	r0, #13
 80018fe:	f7ff ff6b 	bl	80017d8 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_ADDR_P4,
 8001902:	21c5      	movs	r1, #197	; 0xc5
 8001904:	200e      	movs	r0, #14
 8001906:	f7ff ff67 	bl	80017d8 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_ADDR_P5,
 800190a:	21c6      	movs	r1, #198	; 0xc6
 800190c:	200f      	movs	r0, #15
 800190e:	f7ff ff63 	bl	80017d8 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegisterMulti(NRF24L01_REG_TX_ADDR, data, 5);
 8001912:	2205      	movs	r2, #5
 8001914:	4669      	mov	r1, sp
 8001916:	2010      	movs	r0, #16
	data[0] = NRF24L01_REG_DEFAULT_VAL_TX_ADDR_0;
 8001918:	f88d 4000 	strb.w	r4, [sp]
	data[1] = NRF24L01_REG_DEFAULT_VAL_TX_ADDR_1;
 800191c:	f88d 4001 	strb.w	r4, [sp, #1]
	data[2] = NRF24L01_REG_DEFAULT_VAL_TX_ADDR_2;
 8001920:	f88d 4002 	strb.w	r4, [sp, #2]
	data[3] = NRF24L01_REG_DEFAULT_VAL_TX_ADDR_3;
 8001924:	f88d 4003 	strb.w	r4, [sp, #3]
	data[4] = NRF24L01_REG_DEFAULT_VAL_TX_ADDR_4;
 8001928:	f88d 4004 	strb.w	r4, [sp, #4]
	NRF24L01_WriteRegisterMulti(NRF24L01_REG_TX_ADDR, data, 5);
 800192c:	f7ff ff70 	bl	8001810 <NRF24L01_WriteRegisterMulti>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_PW_P0,
 8001930:	2100      	movs	r1, #0
 8001932:	2011      	movs	r0, #17
 8001934:	f7ff ff50 	bl	80017d8 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_PW_P1,
 8001938:	2100      	movs	r1, #0
 800193a:	2012      	movs	r0, #18
 800193c:	f7ff ff4c 	bl	80017d8 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_PW_P2,
 8001940:	2100      	movs	r1, #0
 8001942:	2013      	movs	r0, #19
 8001944:	f7ff ff48 	bl	80017d8 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_PW_P3,
 8001948:	2100      	movs	r1, #0
 800194a:	2014      	movs	r0, #20
 800194c:	f7ff ff44 	bl	80017d8 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_PW_P4,
 8001950:	2100      	movs	r1, #0
 8001952:	2015      	movs	r0, #21
 8001954:	f7ff ff40 	bl	80017d8 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_PW_P5,
 8001958:	2100      	movs	r1, #0
 800195a:	2016      	movs	r0, #22
 800195c:	f7ff ff3c 	bl	80017d8 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_FIFO_STATUS,
 8001960:	2117      	movs	r1, #23
 8001962:	4608      	mov	r0, r1
 8001964:	f7ff ff38 	bl	80017d8 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_DYNPD, NRF24L01_REG_DEFAULT_VAL_DYNPD);
 8001968:	2100      	movs	r1, #0
 800196a:	201c      	movs	r0, #28
 800196c:	f7ff ff34 	bl	80017d8 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_FEATURE,
 8001970:	2100      	movs	r1, #0
 8001972:	201d      	movs	r0, #29
 8001974:	f7ff ff30 	bl	80017d8 <NRF24L01_WriteRegister>
}
 8001978:	b002      	add	sp, #8
 800197a:	bd10      	pop	{r4, pc}

0800197c <NRF24L01_PowerUpRx>:

void NRF24L01_PowerUP(void) {
	NRF24L01_WriteBit(NRF24L01_REG_CONFIG, NRF24L01_PWR_UP, SET);
}

void NRF24L01_PowerUpRx(void) {
 800197c:	b508      	push	{r3, lr}
	/* Disable RX/TX mode */
	NRF24L01_CE_LOW();
 800197e:	f7ff fe73 	bl	8001668 <NRF24L01_CE_LOW>
	/* Clear RX buffer */
	NRF24L01_FlushRx();
 8001982:	f7ff fe91 	bl	80016a8 <NRF24L01_FlushRx>
	/* Clear interrupts */
	NRF24L01_ClearInterrupts();
 8001986:	f7ff ff3f 	bl	8001808 <NRF24L01_ClearInterrupts>
	/* Setup RX mode */
	NRF24L01_WriteRegister(NRF24L01_REG_CONFIG,
 800198a:	210b      	movs	r1, #11
 800198c:	2000      	movs	r0, #0
 800198e:	f7ff ff23 	bl	80017d8 <NRF24L01_WriteRegister>
	NRF24L01_CONFIG | 1 << NRF24L01_PWR_UP | 1 << NRF24L01_PRIM_RX);
	/* Start listening */
	NRF24L01_CE_HIGH();
}
 8001992:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	NRF24L01_CE_HIGH();
 8001996:	f7ff be6f 	b.w	8001678 <NRF24L01_CE_HIGH>
	...

0800199c <NRF24L01_GetStatus>:

// funcao para tx_full
// funcao para tx_empty
// funcao para rx_full

uint8_t NRF24L01_GetStatus(void) {
 800199c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t status;

	NRF24L01_CSN_LOW();
 800199e:	f7ff fe73 	bl	8001688 <NRF24L01_CSN_LOW>

	/* First received byte is always status register */
	uint8_t aux = NRF24L01_CMD_NOP;
 80019a2:	23ff      	movs	r3, #255	; 0xff
 80019a4:	f88d 300f 	strb.w	r3, [sp, #15]
	HAL_SPI_TransmitReceive(NRF24L01_Struct.hspi, &aux, &status, 1,
 80019a8:	2364      	movs	r3, #100	; 0x64
 80019aa:	4808      	ldr	r0, [pc, #32]	; (80019cc <NRF24L01_GetStatus+0x30>)
 80019ac:	9300      	str	r3, [sp, #0]
 80019ae:	f10d 020e 	add.w	r2, sp, #14
 80019b2:	2301      	movs	r3, #1
 80019b4:	f10d 010f 	add.w	r1, sp, #15
 80019b8:	6840      	ldr	r0, [r0, #4]
 80019ba:	f7ff fb80 	bl	80010be <HAL_SPI_TransmitReceive>
	NRF24L01_SPI_TIMEOUT);

	/* Pull up chip select */
	NRF24L01_CSN_HIGH();
 80019be:	f7ff fe6b 	bl	8001698 <NRF24L01_CSN_HIGH>
	return status;
}
 80019c2:	f89d 000e 	ldrb.w	r0, [sp, #14]
 80019c6:	b005      	add	sp, #20
 80019c8:	f85d fb04 	ldr.w	pc, [sp], #4
 80019cc:	200000c4 	.word	0x200000c4

080019d0 <NRF24L01_SetChannel>:
	/* Low 4 bits */
	return NRF24L01_ReadRegister(NRF24L01_REG_OBSERVE_TX) & 0x0F;
}

void NRF24L01_SetChannel(uint8_t channel) {
	if (channel <= 125 && channel != NRF24L01_Struct.Channel) {
 80019d0:	287d      	cmp	r0, #125	; 0x7d
void NRF24L01_SetChannel(uint8_t channel) {
 80019d2:	4601      	mov	r1, r0
	if (channel <= 125 && channel != NRF24L01_Struct.Channel) {
 80019d4:	d807      	bhi.n	80019e6 <NRF24L01_SetChannel+0x16>
 80019d6:	4b04      	ldr	r3, [pc, #16]	; (80019e8 <NRF24L01_SetChannel+0x18>)
 80019d8:	785a      	ldrb	r2, [r3, #1]
 80019da:	4282      	cmp	r2, r0
 80019dc:	d003      	beq.n	80019e6 <NRF24L01_SetChannel+0x16>
		/* Store new channel setting */
		NRF24L01_Struct.Channel = channel;
 80019de:	7058      	strb	r0, [r3, #1]
		/* Write channel */
		NRF24L01_WriteRegister(NRF24L01_REG_RF_CH, channel);
 80019e0:	2005      	movs	r0, #5
 80019e2:	f7ff bef9 	b.w	80017d8 <NRF24L01_WriteRegister>
 80019e6:	4770      	bx	lr
 80019e8:	200000c4 	.word	0x200000c4

080019ec <NRF24L01_SetCrcLength>:
	}
}

void NRF24L01_SetCrcLength(NRF24L01_CrcLength_t length) {
 80019ec:	b510      	push	{r4, lr}
 80019ee:	4604      	mov	r4, r0
	uint8_t config = NRF24L01_ReadRegister( NRF24L01_REG_CONFIG);
 80019f0:	2000      	movs	r0, #0
 80019f2:	f7ff fed1 	bl	8001798 <NRF24L01_ReadRegister>

	// "Switch uses RAM (evil!)" - J. Coliz 
	if (length == NRF24L01_CRC_Disable) {
 80019f6:	b934      	cbnz	r4, 8001a06 <NRF24L01_SetCrcLength+0x1a>
		config &= ~((1 << NRF24L01_CRCO) | (1 << NRF24L01_EN_CRC));
 80019f8:	f000 01f3 	and.w	r1, r0, #243	; 0xf3
		// crc = 2bytes
	} else {
		config |= (1 << NRF24L01_EN_CRC) | (1 << NRF24L01_CRCO);
	}

	NRF24L01_WriteRegister( NRF24L01_REG_CONFIG, config);
 80019fc:	2000      	movs	r0, #0
}
 80019fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	NRF24L01_WriteRegister( NRF24L01_REG_CONFIG, config);
 8001a02:	f7ff bee9 	b.w	80017d8 <NRF24L01_WriteRegister>
	} else if (length == NRF24L01_CRC_8) {
 8001a06:	2c01      	cmp	r4, #1
		config |= (1 << NRF24L01_EN_CRC);
 8001a08:	bf0c      	ite	eq
 8001a0a:	f040 0108 	orreq.w	r1, r0, #8
		config |= (1 << NRF24L01_EN_CRC) | (1 << NRF24L01_CRCO);
 8001a0e:	f040 010c 	orrne.w	r1, r0, #12
 8001a12:	b2c9      	uxtb	r1, r1
 8001a14:	e7f2      	b.n	80019fc <NRF24L01_SetCrcLength+0x10>
	...

08001a18 <NRF24L01_SetRF>:
	return NRF24L01_DataRate_1M;
}

void NRF24L01_SetRF(NRF24L01_DataRate_t DataRate, NRF24L01_OutputPower_t OutPwr) {
	uint8_t tmp = 0;
	NRF24L01_Struct.DataRate = DataRate;
 8001a18:	4b0d      	ldr	r3, [pc, #52]	; (8001a50 <NRF24L01_SetRF+0x38>)
 8001a1a:	70d8      	strb	r0, [r3, #3]
	NRF24L01_Struct.OutPwr = OutPwr;
 8001a1c:	7099      	strb	r1, [r3, #2]

	if (DataRate == NRF24L01_DataRate_2M) {
 8001a1e:	b158      	cbz	r0, 8001a38 <NRF24L01_SetRF+0x20>
		tmp |= 1 << NRF24L01_RF_DR_HIGH;
	} else if (DataRate == NRF24L01_DataRate_250k) {
 8001a20:	2802      	cmp	r0, #2
		tmp |= 1 << NRF24L01_RF_DR_LOW;
 8001a22:	bf14      	ite	ne
 8001a24:	2300      	movne	r3, #0
 8001a26:	2320      	moveq	r3, #32
	}
	/* If 1Mbps, all bits set to 0 */

	if (OutPwr == NRF24L01_OutputPower_0dBm) {
 8001a28:	2903      	cmp	r1, #3
 8001a2a:	d107      	bne.n	8001a3c <NRF24L01_SetRF+0x24>
		tmp |= 3 << NRF24L01_RF_PWR;
 8001a2c:	f043 0306 	orr.w	r3, r3, #6
	} else if (OutPwr == NRF24L01_OutputPower_M12dBm) {
		tmp |= 1 << NRF24L01_RF_PWR;
	}
	/* If -18dBm, all bits set to 0 */

	NRF24L01_WriteRegister(NRF24L01_REG_RF_SETUP, tmp);
 8001a30:	4619      	mov	r1, r3
 8001a32:	2006      	movs	r0, #6
 8001a34:	f7ff bed0 	b.w	80017d8 <NRF24L01_WriteRegister>
		tmp |= 1 << NRF24L01_RF_DR_HIGH;
 8001a38:	2308      	movs	r3, #8
 8001a3a:	e7f5      	b.n	8001a28 <NRF24L01_SetRF+0x10>
	} else if (OutPwr == NRF24L01_OutputPower_M6dBm) {
 8001a3c:	2902      	cmp	r1, #2
 8001a3e:	d102      	bne.n	8001a46 <NRF24L01_SetRF+0x2e>
		tmp |= 2 << NRF24L01_RF_PWR;
 8001a40:	f043 0304 	orr.w	r3, r3, #4
 8001a44:	e7f4      	b.n	8001a30 <NRF24L01_SetRF+0x18>
	} else if (OutPwr == NRF24L01_OutputPower_M12dBm) {
 8001a46:	2901      	cmp	r1, #1
		tmp |= 1 << NRF24L01_RF_PWR;
 8001a48:	bf08      	it	eq
 8001a4a:	f043 0302 	orreq.w	r3, r3, #2
 8001a4e:	e7ef      	b.n	8001a30 <NRF24L01_SetRF+0x18>
 8001a50:	200000c4 	.word	0x200000c4

08001a54 <NRF24L01_Init>:
		SPI_HandleTypeDef *hspi, NRF24L01_Pins_t pins) {
 8001a54:	b082      	sub	sp, #8
 8001a56:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	NRF24L01_Pins = pins;
 8001a5a:	f8df e1c4 	ldr.w	lr, [pc, #452]	; 8001c20 <NRF24L01_Init+0x1cc>
		SPI_HandleTypeDef *hspi, NRF24L01_Pins_t pins) {
 8001a5e:	b08b      	sub	sp, #44	; 0x2c
	NRF24L01_Pins = pins;
 8001a60:	4675      	mov	r5, lr
		SPI_HandleTypeDef *hspi, NRF24L01_Pins_t pins) {
 8001a62:	ac12      	add	r4, sp, #72	; 0x48
 8001a64:	f844 3f04 	str.w	r3, [r4, #4]!
 8001a68:	460e      	mov	r6, r1
 8001a6a:	4607      	mov	r7, r0
 8001a6c:	4690      	mov	r8, r2
	NRF24L01_Pins = pins;
 8001a6e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a70:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a72:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
		pipe0_reading_address[ind] = 0;
 8001a74:	f04f 0900 	mov.w	r9, #0
	NRF24L01_Pins = pins;
 8001a78:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a7a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
	NRF24L01_SpiInit(hspi, NRF24L01_Pins);
 8001a7e:	466c      	mov	r4, sp
	NRF24L01_Pins = pins;
 8001a80:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
		pipe0_reading_address[ind] = 0;
 8001a84:	4b58      	ldr	r3, [pc, #352]	; (8001be8 <NRF24L01_Init+0x194>)
	NRF24L01_SpiInit(hspi, NRF24L01_Pins);
 8001a86:	f10e 050c 	add.w	r5, lr, #12
		pipe0_reading_address[ind] = 0;
 8001a8a:	f883 9000 	strb.w	r9, [r3]
 8001a8e:	f883 9001 	strb.w	r9, [r3, #1]
 8001a92:	f883 9002 	strb.w	r9, [r3, #2]
 8001a96:	f883 9003 	strb.w	r9, [r3, #3]
 8001a9a:	f883 9004 	strb.w	r9, [r3, #4]
	NRF24L01_SpiInit(hspi, NRF24L01_Pins);
 8001a9e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001aa0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001aa2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001aa4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001aa6:	682b      	ldr	r3, [r5, #0]
 8001aa8:	4640      	mov	r0, r8
 8001aaa:	6023      	str	r3, [r4, #0]
 8001aac:	e89e 000e 	ldmia.w	lr, {r1, r2, r3}
 8001ab0:	f7ff fe22 	bl	80016f8 <NRF24L01_SpiInit>
	HAL_Delay(5);
 8001ab4:	2005      	movs	r0, #5
 8001ab6:	f7fe fb91 	bl	80001dc <HAL_Delay>
	NRF24L01_Struct.Channel = !channel; /* Set channel to some different value for TM_NRF24L01_SetChannel() function */
 8001aba:	fab7 f387 	clz	r3, r7
 8001abe:	4c4b      	ldr	r4, [pc, #300]	; (8001bec <NRF24L01_Init+0x198>)
	NRF24L01_Struct.PayloadSize = payload_size;
 8001ac0:	2e20      	cmp	r6, #32
	NRF24L01_Struct.Channel = !channel; /* Set channel to some different value for TM_NRF24L01_SetChannel() function */
 8001ac2:	ea4f 1353 	mov.w	r3, r3, lsr #5
	NRF24L01_Struct.PayloadSize = payload_size;
 8001ac6:	bf28      	it	cs
 8001ac8:	2620      	movcs	r6, #32
	NRF24L01_Struct.DataRate = NRF24L01_DataRate_1M;
 8001aca:	2501      	movs	r5, #1
	NRF24L01_Struct.Channel = !channel; /* Set channel to some different value for TM_NRF24L01_SetChannel() function */
 8001acc:	7063      	strb	r3, [r4, #1]
	NRF24L01_Struct.OutPwr = NRF24L01_OutputPower_0dBm;
 8001ace:	2303      	movs	r3, #3
	printf("testStatus = %d \n", testStatus);
 8001ad0:	4649      	mov	r1, r9
 8001ad2:	4847      	ldr	r0, [pc, #284]	; (8001bf0 <NRF24L01_Init+0x19c>)
	NRF24L01_Struct.OutPwr = NRF24L01_OutputPower_0dBm;
 8001ad4:	70a3      	strb	r3, [r4, #2]
	NRF24L01_Struct.PayloadSize = payload_size;
 8001ad6:	7026      	strb	r6, [r4, #0]
	NRF24L01_Struct.DataRate = NRF24L01_DataRate_1M;
 8001ad8:	70e5      	strb	r5, [r4, #3]
	NRF24L01_Struct.hspi = hspi;
 8001ada:	f8c4 8004 	str.w	r8, [r4, #4]
	printf("testStatus = %d \n", testStatus);
 8001ade:	f000 fad7 	bl	8002090 <iprintf>
	testStatus = NRF24L01_GetStatus();
 8001ae2:	f7ff ff5b 	bl	800199c <NRF24L01_GetStatus>
	printReg8("SETUP_RETR", NRF24L01_REG_SETUP_RETR);
 8001ae6:	4e43      	ldr	r6, [pc, #268]	; (8001bf4 <NRF24L01_Init+0x1a0>)
	printf("testStatus = %d after read\n", testStatus);
 8001ae8:	4601      	mov	r1, r0
 8001aea:	4843      	ldr	r0, [pc, #268]	; (8001bf8 <NRF24L01_Init+0x1a4>)
 8001aec:	f000 fad0 	bl	8002090 <iprintf>
	NRF24L01_SoftwareReset();
 8001af0:	f7ff feb6 	bl	8001860 <NRF24L01_SoftwareReset>
	NRF24L01_WriteRegister( NRF24L01_REG_SETUP_RETR,
 8001af4:	214f      	movs	r1, #79	; 0x4f
 8001af6:	2004      	movs	r0, #4
 8001af8:	f7ff fe6e 	bl	80017d8 <NRF24L01_WriteRegister>
	printReg8("SETUP_RETR", NRF24L01_REG_SETUP_RETR);
 8001afc:	2104      	movs	r1, #4
 8001afe:	4630      	mov	r0, r6
 8001b00:	f7ff fc22 	bl	8001348 <printReg8>
	NRF24L01_SetChannel(channel);
 8001b04:	4638      	mov	r0, r7
 8001b06:	f7ff ff63 	bl	80019d0 <NRF24L01_SetChannel>
	printReg8("RF_CH", NRF24L01_REG_RF_CH);
 8001b0a:	2105      	movs	r1, #5
 8001b0c:	483b      	ldr	r0, [pc, #236]	; (8001bfc <NRF24L01_Init+0x1a8>)
 8001b0e:	f7ff fc1b 	bl	8001348 <printReg8>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_PW_P0, NRF24L01_Struct.PayloadSize);
 8001b12:	7821      	ldrb	r1, [r4, #0]
 8001b14:	2011      	movs	r0, #17
 8001b16:	f7ff fe5f 	bl	80017d8 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_PW_P1, NRF24L01_Struct.PayloadSize);
 8001b1a:	7821      	ldrb	r1, [r4, #0]
 8001b1c:	2012      	movs	r0, #18
 8001b1e:	f7ff fe5b 	bl	80017d8 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_PW_P2, NRF24L01_Struct.PayloadSize);
 8001b22:	7821      	ldrb	r1, [r4, #0]
 8001b24:	2013      	movs	r0, #19
 8001b26:	f7ff fe57 	bl	80017d8 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_PW_P3, NRF24L01_Struct.PayloadSize);
 8001b2a:	7821      	ldrb	r1, [r4, #0]
 8001b2c:	2014      	movs	r0, #20
 8001b2e:	f7ff fe53 	bl	80017d8 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_PW_P4, NRF24L01_Struct.PayloadSize);
 8001b32:	7821      	ldrb	r1, [r4, #0]
 8001b34:	2015      	movs	r0, #21
 8001b36:	f7ff fe4f 	bl	80017d8 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_PW_P5, NRF24L01_Struct.PayloadSize);
 8001b3a:	7821      	ldrb	r1, [r4, #0]
 8001b3c:	2016      	movs	r0, #22
 8001b3e:	f7ff fe4b 	bl	80017d8 <NRF24L01_WriteRegister>
	printReg8("RX_PW_P0", NRF24L01_REG_RX_PW_P0);
 8001b42:	2111      	movs	r1, #17
 8001b44:	482e      	ldr	r0, [pc, #184]	; (8001c00 <NRF24L01_Init+0x1ac>)
 8001b46:	f7ff fbff 	bl	8001348 <printReg8>
	printReg8("RX_PW_P1", NRF24L01_REG_RX_PW_P1);
 8001b4a:	2112      	movs	r1, #18
 8001b4c:	482d      	ldr	r0, [pc, #180]	; (8001c04 <NRF24L01_Init+0x1b0>)
 8001b4e:	f7ff fbfb 	bl	8001348 <printReg8>
	printReg8("RX_PW_P2", NRF24L01_REG_RX_PW_P2);
 8001b52:	2113      	movs	r1, #19
 8001b54:	482c      	ldr	r0, [pc, #176]	; (8001c08 <NRF24L01_Init+0x1b4>)
 8001b56:	f7ff fbf7 	bl	8001348 <printReg8>
	NRF24L01_SetRF(NRF24L01_Struct.DataRate, NRF24L01_Struct.OutPwr);
 8001b5a:	78a1      	ldrb	r1, [r4, #2]
 8001b5c:	78e0      	ldrb	r0, [r4, #3]
 8001b5e:	f7ff ff5b 	bl	8001a18 <NRF24L01_SetRF>
	printReg8("CONFIG", NRF24L01_REG_CONFIG);
 8001b62:	4c2a      	ldr	r4, [pc, #168]	; (8001c0c <NRF24L01_Init+0x1b8>)
	printReg8("RF_SETUP", NRF24L01_REG_RF_SETUP);
 8001b64:	2106      	movs	r1, #6
 8001b66:	482a      	ldr	r0, [pc, #168]	; (8001c10 <NRF24L01_Init+0x1bc>)
 8001b68:	f7ff fbee 	bl	8001348 <printReg8>
	NRF24L01_WriteRegister(NRF24L01_REG_CONFIG, NRF24L01_CONFIG);
 8001b6c:	4648      	mov	r0, r9
 8001b6e:	2108      	movs	r1, #8
 8001b70:	f7ff fe32 	bl	80017d8 <NRF24L01_WriteRegister>
	printReg8("CONFIG", NRF24L01_REG_CONFIG);
 8001b74:	4649      	mov	r1, r9
 8001b76:	4620      	mov	r0, r4
 8001b78:	f7ff fbe6 	bl	8001348 <printReg8>
	NRF24L01_WriteRegister(NRF24L01_REG_EN_AA, 0x3F);
 8001b7c:	4628      	mov	r0, r5
 8001b7e:	213f      	movs	r1, #63	; 0x3f
 8001b80:	f7ff fe2a 	bl	80017d8 <NRF24L01_WriteRegister>
	printReg8("EN_AA", NRF24L01_REG_EN_AA);
 8001b84:	4629      	mov	r1, r5
 8001b86:	4823      	ldr	r0, [pc, #140]	; (8001c14 <NRF24L01_Init+0x1c0>)
 8001b88:	f7ff fbde 	bl	8001348 <printReg8>
	NRF24L01_WriteRegister(NRF24L01_REG_EN_RXADDR, 0x3F);
 8001b8c:	213f      	movs	r1, #63	; 0x3f
 8001b8e:	2002      	movs	r0, #2
 8001b90:	f7ff fe22 	bl	80017d8 <NRF24L01_WriteRegister>
	printReg8("EN_RXADDR", NRF24L01_REG_EN_RXADDR);
 8001b94:	2102      	movs	r1, #2
 8001b96:	4820      	ldr	r0, [pc, #128]	; (8001c18 <NRF24L01_Init+0x1c4>)
 8001b98:	f7ff fbd6 	bl	8001348 <printReg8>
	NRF24L01_WriteRegister(NRF24L01_REG_SETUP_RETR, 0x4F);
 8001b9c:	214f      	movs	r1, #79	; 0x4f
 8001b9e:	2004      	movs	r0, #4
 8001ba0:	f7ff fe1a 	bl	80017d8 <NRF24L01_WriteRegister>
	printReg8("SETUP_RETR", NRF24L01_REG_SETUP_RETR);
 8001ba4:	2104      	movs	r1, #4
 8001ba6:	4630      	mov	r0, r6
 8001ba8:	f7ff fbce 	bl	8001348 <printReg8>
	NRF24L01_WriteRegister(NRF24L01_REG_DYNPD,
 8001bac:	4649      	mov	r1, r9
 8001bae:	201c      	movs	r0, #28
 8001bb0:	f7ff fe12 	bl	80017d8 <NRF24L01_WriteRegister>
	NRF24L01_SetCrcLength(NRF24L01_CRC_16);
 8001bb4:	2002      	movs	r0, #2
 8001bb6:	f7ff ff19 	bl	80019ec <NRF24L01_SetCrcLength>
	NRF24L01_FlushTx();
 8001bba:	f7ff fd89 	bl	80016d0 <NRF24L01_FlushTx>
	NRF24L01_FlushRx();
 8001bbe:	f7ff fd73 	bl	80016a8 <NRF24L01_FlushRx>
	NRF24L01_ClearInterrupts();
 8001bc2:	f7ff fe21 	bl	8001808 <NRF24L01_ClearInterrupts>
	printReg8("STATUS", NRF24L01_REG_STATUS);
 8001bc6:	2107      	movs	r1, #7
 8001bc8:	4814      	ldr	r0, [pc, #80]	; (8001c1c <NRF24L01_Init+0x1c8>)
 8001bca:	f7ff fbbd 	bl	8001348 <printReg8>
	NRF24L01_PowerUpRx();
 8001bce:	f7ff fed5 	bl	800197c <NRF24L01_PowerUpRx>
	printReg8("CONFIG", NRF24L01_REG_CONFIG);
 8001bd2:	4649      	mov	r1, r9
 8001bd4:	4620      	mov	r0, r4
 8001bd6:	f7ff fbb7 	bl	8001348 <printReg8>
}
 8001bda:	4628      	mov	r0, r5
 8001bdc:	b00b      	add	sp, #44	; 0x2c
 8001bde:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001be2:	b002      	add	sp, #8
 8001be4:	4770      	bx	lr
 8001be6:	bf00      	nop
 8001be8:	200001f8 	.word	0x200001f8
 8001bec:	200000c4 	.word	0x200000c4
 8001bf0:	080030c9 	.word	0x080030c9
 8001bf4:	080030f7 	.word	0x080030f7
 8001bf8:	080030db 	.word	0x080030db
 8001bfc:	08003102 	.word	0x08003102
 8001c00:	08003108 	.word	0x08003108
 8001c04:	08003111 	.word	0x08003111
 8001c08:	0800311a 	.word	0x0800311a
 8001c0c:	080030b8 	.word	0x080030b8
 8001c10:	080030a7 	.word	0x080030a7
 8001c14:	08003123 	.word	0x08003123
 8001c18:	08003129 	.word	0x08003129
 8001c1c:	08003133 	.word	0x08003133
 8001c20:	20000094 	.word	0x20000094

08001c24 <NRF24L01_SetAutoAck>:
}

void NRF24L01_SetAutoAck(uint8_t pipe, uint8_t state) {
	if (pipe < 6) {
 8001c24:	2805      	cmp	r0, #5
void NRF24L01_SetAutoAck(uint8_t pipe, uint8_t state) {
 8001c26:	b538      	push	{r3, r4, r5, lr}
 8001c28:	4605      	mov	r5, r0
 8001c2a:	460c      	mov	r4, r1
	if (pipe < 6) {
 8001c2c:	d80e      	bhi.n	8001c4c <NRF24L01_SetAutoAck+0x28>
		uint8_t temp = NRF24L01_ReadRegister( NRF24L01_REG_DEFAULT_VAL_EN_AA);
 8001c2e:	203f      	movs	r0, #63	; 0x3f
 8001c30:	f7ff fdb2 	bl	8001798 <NRF24L01_ReadRegister>

		if (state == 0x00) {
 8001c34:	b92c      	cbnz	r4, 8001c42 <NRF24L01_SetAutoAck+0x1e>
			temp &= ~(1 << pipe);
 8001c36:	2401      	movs	r4, #1
 8001c38:	40ac      	lsls	r4, r5
 8001c3a:	ea20 0004 	bic.w	r0, r0, r4

		if (state == 0x00) {
			temp &= ~(0x3F);

		} else if (state == 0x01) {
			temp |= (0x3F);
 8001c3e:	b2c0      	uxtb	r0, r0
 8001c40:	e00c      	b.n	8001c5c <NRF24L01_SetAutoAck+0x38>
		} else if (state == 0x01) {
 8001c42:	2c01      	cmp	r4, #1
 8001c44:	d10a      	bne.n	8001c5c <NRF24L01_SetAutoAck+0x38>
			temp |= (1 << pipe);
 8001c46:	40ac      	lsls	r4, r5
 8001c48:	4320      	orrs	r0, r4
 8001c4a:	e7f8      	b.n	8001c3e <NRF24L01_SetAutoAck+0x1a>
	} else if (pipe == 0xFF) {
 8001c4c:	28ff      	cmp	r0, #255	; 0xff
 8001c4e:	d110      	bne.n	8001c72 <NRF24L01_SetAutoAck+0x4e>
		uint8_t temp = NRF24L01_ReadRegister( NRF24L01_REG_DEFAULT_VAL_EN_AA);
 8001c50:	203f      	movs	r0, #63	; 0x3f
 8001c52:	f7ff fda1 	bl	8001798 <NRF24L01_ReadRegister>
		if (state == 0x00) {
 8001c56:	b93c      	cbnz	r4, 8001c68 <NRF24L01_SetAutoAck+0x44>
			temp &= ~(0x3F);
 8001c58:	f000 00c0 	and.w	r0, r0, #192	; 0xc0
		}

		NRF24L01_WriteRegister( NRF24L01_REG_EN_AA, temp);
 8001c5c:	4601      	mov	r1, r0
	}
}
 8001c5e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		NRF24L01_WriteRegister( NRF24L01_REG_EN_AA, temp);
 8001c62:	2001      	movs	r0, #1
 8001c64:	f7ff bdb8 	b.w	80017d8 <NRF24L01_WriteRegister>
		} else if (state == 0x01) {
 8001c68:	2c01      	cmp	r4, #1
 8001c6a:	d1f7      	bne.n	8001c5c <NRF24L01_SetAutoAck+0x38>
			temp |= (0x3F);
 8001c6c:	f040 003f 	orr.w	r0, r0, #63	; 0x3f
 8001c70:	e7e5      	b.n	8001c3e <NRF24L01_SetAutoAck+0x1a>
 8001c72:	bd38      	pop	{r3, r4, r5, pc}

08001c74 <NRF24L01_Available>:

uint8_t NRF24L01_Available(uint8_t* pipe_num)					// REVER
{
 8001c74:	b538      	push	{r3, r4, r5, lr}
 8001c76:	4604      	mov	r4, r0
	uint8_t temp = NRF24L01_GetStatus();
 8001c78:	f7ff fe90 	bl	800199c <NRF24L01_GetStatus>

	uint8_t result = (temp & (1 << NRF24L01_RX_DR));
 8001c7c:	f000 0540 	and.w	r5, r0, #64	; 0x40

	// return what pipe there is data to be read
	if (pipe_num) {
 8001c80:	b114      	cbz	r4, 8001c88 <NRF24L01_Available+0x14>
		*pipe_num = (temp & (7 << NRF24L01_RX_P_NO));
 8001c82:	f000 030e 	and.w	r3, r0, #14
 8001c86:	7023      	strb	r3, [r4, #0]
	}

	// When there is payload on the acknowledge - Handle ack payload receipt
	if (temp & (1 << NRF24L01_TX_DS)) {
 8001c88:	0683      	lsls	r3, r0, #26
 8001c8a:	d503      	bpl.n	8001c94 <NRF24L01_Available+0x20>
		NRF24L01_WriteRegister( NRF24L01_REG_STATUS, (1 << NRF24L01_TX_DS));
 8001c8c:	2120      	movs	r1, #32
 8001c8e:	2007      	movs	r0, #7
 8001c90:	f7ff fda2 	bl	80017d8 <NRF24L01_WriteRegister>
	}

	return result;
}
 8001c94:	4628      	mov	r0, r5
 8001c96:	bd38      	pop	{r3, r4, r5, pc}

08001c98 <NRF24L01_TestCarrier>:

uint8_t NRF24L01_TestCarrier(void) {
 8001c98:	b508      	push	{r3, lr}
	return (NRF24L01_ReadRegister(NRF24L01_REG_RPD) & 1);
 8001c9a:	2009      	movs	r0, #9
 8001c9c:	f7ff fd7c 	bl	8001798 <NRF24L01_ReadRegister>
}
 8001ca0:	f000 0001 	and.w	r0, r0, #1
 8001ca4:	bd08      	pop	{r3, pc}

08001ca6 <NRF24L01_StartListening>:
	NRF24L01_SetTxAddress(address);

	NRF24L01_WriteRegister( NRF24L01_REG_RX_PW_P0, NRF24L01_Struct.PayloadSize);
}

void NRF24L01_StartListening(void) {
 8001ca6:	b508      	push	{r3, lr}
	// Power up and set primary rx
	NRF24L01_WriteRegister( NRF24L01_REG_CONFIG,
			(NRF24L01_ReadRegister(NRF24L01_REG_CONFIG) | (1 << NRF24L01_PWR_UP)
 8001ca8:	2000      	movs	r0, #0
 8001caa:	f7ff fd75 	bl	8001798 <NRF24L01_ReadRegister>
	NRF24L01_WriteRegister( NRF24L01_REG_CONFIG,
 8001cae:	f040 0103 	orr.w	r1, r0, #3
 8001cb2:	b2c9      	uxtb	r1, r1
 8001cb4:	2000      	movs	r0, #0
 8001cb6:	f7ff fd8f 	bl	80017d8 <NRF24L01_WriteRegister>
					| (1 << NRF24L01_PRIM_RX)));
	NRF24L01_ClearInterrupts();
 8001cba:	f7ff fda5 	bl	8001808 <NRF24L01_ClearInterrupts>

	// Restore the pipe0 adddress, if exists
	//if (pipe0_reading_address)
	//write_register(RX_ADDR_P0, reinterpret_cast<const uint8_t*>(&pipe0_reading_address), 5);

	NRF24L01_FlushRx();
 8001cbe:	f7ff fcf3 	bl	80016a8 <NRF24L01_FlushRx>
	NRF24L01_FlushTx();
 8001cc2:	f7ff fd05 	bl	80016d0 <NRF24L01_FlushTx>

	// Go to RX MODE
	NRF24L01_CE_HIGH();
 8001cc6:	f7ff fcd7 	bl	8001678 <NRF24L01_CE_HIGH>

	// only need 130us to settle
	HAL_Delay(1);

}
 8001cca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_Delay(1);
 8001cce:	2001      	movs	r0, #1
 8001cd0:	f7fe ba84 	b.w	80001dc <HAL_Delay>

08001cd4 <NRF24L01_OpenReadingPipe>:
	NRF24L01_FlushRx();
	NRF24L01_FlushTx();
}

void NRF24L01_OpenReadingPipe(uint8_t number, uint8_t* address) // REVER  //TESTAR
{
 8001cd4:	b510      	push	{r4, lr}
	/* "If this is pipe 0, cache the address.  This is needed because
	 openWritingPipe() will overwrite the pipe 0 address, so
	 startListening() will have to restore it." - Coliz, J. */

	if (number == 0) {
 8001cd6:	4604      	mov	r4, r0
 8001cd8:	b9c8      	cbnz	r0, 8001d0e <NRF24L01_OpenReadingPipe+0x3a>
 8001cda:	4603      	mov	r3, r0
		for (int ind = 0; ind < 5; ind++)
			pipe0_reading_address[ind] = address[ind];
 8001cdc:	4a11      	ldr	r2, [pc, #68]	; (8001d24 <NRF24L01_OpenReadingPipe+0x50>)
 8001cde:	5cc8      	ldrb	r0, [r1, r3]
 8001ce0:	5498      	strb	r0, [r3, r2]
		for (int ind = 0; ind < 5; ind++)
 8001ce2:	3301      	adds	r3, #1
 8001ce4:	2b05      	cmp	r3, #5
 8001ce6:	d1fa      	bne.n	8001cde <NRF24L01_OpenReadingPipe+0xa>

	if (number < 6) {

		// Pipes 0 and 1 need all 40bits
		if (number < 2) {
			NRF24L01_WriteRegisterMulti((NRF24L01_REG_RX_ADDR_P0 + number),
 8001ce8:	f104 000a 	add.w	r0, r4, #10
 8001cec:	2205      	movs	r2, #5
 8001cee:	b2c0      	uxtb	r0, r0
 8001cf0:	f7ff fd8e 	bl	8001810 <NRF24L01_WriteRegisterMulti>
			NRF24L01_WriteRegister((NRF24L01_REG_RX_ADDR_P0 + number),
					address[4]);				// The last byte is the LSByte

		}
		NRF24L01_WriteRegister(NRF24L01_REG_EN_RXADDR,
				NRF24L01_ReadRegister(NRF24L01_REG_EN_RXADDR) | (1 << number));
 8001cf4:	2002      	movs	r0, #2
 8001cf6:	f7ff fd4f 	bl	8001798 <NRF24L01_ReadRegister>
 8001cfa:	2101      	movs	r1, #1
 8001cfc:	fa01 f404 	lsl.w	r4, r1, r4
 8001d00:	4304      	orrs	r4, r0
		NRF24L01_WriteRegister(NRF24L01_REG_EN_RXADDR,
 8001d02:	b2e1      	uxtb	r1, r4
 8001d04:	2002      	movs	r0, #2
	}
}
 8001d06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		NRF24L01_WriteRegister(NRF24L01_REG_EN_RXADDR,
 8001d0a:	f7ff bd65 	b.w	80017d8 <NRF24L01_WriteRegister>
	if (number < 6) {
 8001d0e:	2805      	cmp	r0, #5
 8001d10:	d807      	bhi.n	8001d22 <NRF24L01_OpenReadingPipe+0x4e>
		if (number < 2) {
 8001d12:	2801      	cmp	r0, #1
 8001d14:	d0e8      	beq.n	8001ce8 <NRF24L01_OpenReadingPipe+0x14>
			NRF24L01_WriteRegister((NRF24L01_REG_RX_ADDR_P0 + number),
 8001d16:	300a      	adds	r0, #10
 8001d18:	7909      	ldrb	r1, [r1, #4]
 8001d1a:	b2c0      	uxtb	r0, r0
 8001d1c:	f7ff fd5c 	bl	80017d8 <NRF24L01_WriteRegister>
 8001d20:	e7e8      	b.n	8001cf4 <NRF24L01_OpenReadingPipe+0x20>
 8001d22:	bd10      	pop	{r4, pc}
 8001d24:	200001f8 	.word	0x200001f8

08001d28 <NRF24L01_Read>:

uint8_t NRF24L01_Read(void* data) {
 8001d28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001d2c:	b082      	sub	sp, #8
	uint8_t txBuffer[NRF24L01_Struct.PayloadSize + 1];
 8001d2e:	4c1c      	ldr	r4, [pc, #112]	; (8001da0 <NRF24L01_Read+0x78>)
uint8_t NRF24L01_Read(void* data) {
 8001d30:	af02      	add	r7, sp, #8
	uint8_t txBuffer[NRF24L01_Struct.PayloadSize + 1];
 8001d32:	7823      	ldrb	r3, [r4, #0]
	uint8_t rxBuffer[NRF24L01_Struct.PayloadSize + 1];
	/* Set buffer with read command and some data to just shift */
	txBuffer[0] = NRF24L01_CMD_R_RX_PAYLOAD;
 8001d34:	2161      	movs	r1, #97	; 0x61
	uint8_t txBuffer[NRF24L01_Struct.PayloadSize + 1];
 8001d36:	1c5a      	adds	r2, r3, #1
 8001d38:	3308      	adds	r3, #8
 8001d3a:	f023 0307 	bic.w	r3, r3, #7
 8001d3e:	ebad 0d03 	sub.w	sp, sp, r3
 8001d42:	f10d 0808 	add.w	r8, sp, #8
	uint8_t rxBuffer[NRF24L01_Struct.PayloadSize + 1];
 8001d46:	ebad 0d03 	sub.w	sp, sp, r3
	txBuffer[0] = NRF24L01_CMD_R_RX_PAYLOAD;
 8001d4a:	4643      	mov	r3, r8
uint8_t NRF24L01_Read(void* data) {
 8001d4c:	4605      	mov	r5, r0
	txBuffer[0] = NRF24L01_CMD_R_RX_PAYLOAD;
 8001d4e:	f803 1b01 	strb.w	r1, [r3], #1
	for (uint8_t ind = 0; ind < NRF24L01_Struct.PayloadSize; ind++)	// APAGAR - ver se array nao iniciado da erro
		txBuffer[ind + 1] = 0x00;
 8001d52:	2100      	movs	r1, #0
	uint8_t rxBuffer[NRF24L01_Struct.PayloadSize + 1];
 8001d54:	ae02      	add	r6, sp, #8
 8001d56:	4442      	add	r2, r8
	for (uint8_t ind = 0; ind < NRF24L01_Struct.PayloadSize; ind++)	// APAGAR - ver se array nao iniciado da erro
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d11d      	bne.n	8001d98 <NRF24L01_Read+0x70>

	/* Pull down chip select */
	NRF24L01_CSN_LOW();
 8001d5c:	f7ff fc94 	bl	8001688 <NRF24L01_CSN_LOW>

	/* Read payload */
	HAL_SPI_TransmitReceive(NRF24L01_Struct.hspi, txBuffer, rxBuffer,
 8001d60:	2264      	movs	r2, #100	; 0x64
			(NRF24L01_Struct.PayloadSize + 1), NRF24L01_SPI_TIMEOUT);// (TROCAR) ordem caso de erro
 8001d62:	7823      	ldrb	r3, [r4, #0]
	HAL_SPI_TransmitReceive(NRF24L01_Struct.hspi, txBuffer, rxBuffer,
 8001d64:	4641      	mov	r1, r8
 8001d66:	3301      	adds	r3, #1
 8001d68:	9200      	str	r2, [sp, #0]
 8001d6a:	6860      	ldr	r0, [r4, #4]
 8001d6c:	4632      	mov	r2, r6
 8001d6e:	f7ff f9a6 	bl	80010be <HAL_SPI_TransmitReceive>

	/* Pull up chip select */
	NRF24L01_CSN_HIGH();
 8001d72:	f7ff fc91 	bl	8001698 <NRF24L01_CSN_HIGH>

	/* Reset status register, clear RX_DR interrupt flag */
	NRF24L01_WriteRegister(NRF24L01_REG_STATUS, (1 << NRF24L01_RX_DR));
 8001d76:	2140      	movs	r1, #64	; 0x40
 8001d78:	2007      	movs	r0, #7
 8001d7a:	f7ff fd2d 	bl	80017d8 <NRF24L01_WriteRegister>

	memcpy(data, &rxBuffer[1], NRF24L01_Struct.PayloadSize);
 8001d7e:	7822      	ldrb	r2, [r4, #0]
 8001d80:	1c71      	adds	r1, r6, #1
 8001d82:	4628      	mov	r0, r5
 8001d84:	f000 f970 	bl	8002068 <memcpy>

	return (NRF24L01_ReadRegister(NRF24L01_REG_FIFO_STATUS)
 8001d88:	2017      	movs	r0, #23
 8001d8a:	f7ff fd05 	bl	8001798 <NRF24L01_ReadRegister>
			& (1 << NRF24L01_RX_EMPTY));
}
 8001d8e:	f000 0001 	and.w	r0, r0, #1
 8001d92:	46bd      	mov	sp, r7
 8001d94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		txBuffer[ind + 1] = 0x00;
 8001d98:	f803 1b01 	strb.w	r1, [r3], #1
 8001d9c:	e7dc      	b.n	8001d58 <NRF24L01_Read+0x30>
 8001d9e:	bf00      	nop
 8001da0:	200000c4 	.word	0x200000c4

08001da4 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001da4:	4b0e      	ldr	r3, [pc, #56]	; (8001de0 <HAL_MspInit+0x3c>)
{
 8001da6:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8001da8:	699a      	ldr	r2, [r3, #24]
 8001daa:	f042 0201 	orr.w	r2, r2, #1
 8001dae:	619a      	str	r2, [r3, #24]
 8001db0:	699a      	ldr	r2, [r3, #24]
 8001db2:	f002 0201 	and.w	r2, r2, #1
 8001db6:	9200      	str	r2, [sp, #0]
 8001db8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dba:	69da      	ldr	r2, [r3, #28]
 8001dbc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001dc0:	61da      	str	r2, [r3, #28]
 8001dc2:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001dc4:	4a07      	ldr	r2, [pc, #28]	; (8001de4 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dca:	9301      	str	r3, [sp, #4]
 8001dcc:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001dce:	6853      	ldr	r3, [r2, #4]
 8001dd0:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001dd4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001dd8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dda:	b002      	add	sp, #8
 8001ddc:	4770      	bx	lr
 8001dde:	bf00      	nop
 8001de0:	40021000 	.word	0x40021000
 8001de4:	40010000 	.word	0x40010000

08001de8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001de8:	b530      	push	{r4, r5, lr}
 8001dea:	4605      	mov	r5, r0
 8001dec:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dee:	2210      	movs	r2, #16
 8001df0:	2100      	movs	r1, #0
 8001df2:	a802      	add	r0, sp, #8
 8001df4:	f000 f943 	bl	800207e <memset>
  if(hadc->Instance==ADC1)
 8001df8:	682a      	ldr	r2, [r5, #0]
 8001dfa:	4b1d      	ldr	r3, [pc, #116]	; (8001e70 <HAL_ADC_MspInit+0x88>)
 8001dfc:	429a      	cmp	r2, r3
 8001dfe:	d134      	bne.n	8001e6a <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001e00:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 8001e04:	699a      	ldr	r2, [r3, #24]
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e06:	481b      	ldr	r0, [pc, #108]	; (8001e74 <HAL_ADC_MspInit+0x8c>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001e08:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001e0c:	619a      	str	r2, [r3, #24]
 8001e0e:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e10:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001e12:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8001e16:	9200      	str	r2, [sp, #0]
 8001e18:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e1a:	699a      	ldr	r2, [r3, #24]

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001e1c:	4c16      	ldr	r4, [pc, #88]	; (8001e78 <HAL_ADC_MspInit+0x90>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e1e:	f042 0204 	orr.w	r2, r2, #4
 8001e22:	619a      	str	r2, [r3, #24]
 8001e24:	699b      	ldr	r3, [r3, #24]
 8001e26:	f003 0304 	and.w	r3, r3, #4
 8001e2a:	9301      	str	r3, [sp, #4]
 8001e2c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001e2e:	2306      	movs	r3, #6
 8001e30:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e32:	2303      	movs	r3, #3
 8001e34:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e36:	f7fe fc37 	bl	80006a8 <HAL_GPIO_Init>
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001e3a:	2280      	movs	r2, #128	; 0x80
 8001e3c:	60e2      	str	r2, [r4, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001e3e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001e42:	6122      	str	r2, [r4, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001e44:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_adc1.Instance = DMA1_Channel1;
 8001e48:	4b0c      	ldr	r3, [pc, #48]	; (8001e7c <HAL_ADC_MspInit+0x94>)
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001e4a:	6162      	str	r2, [r4, #20]
    hdma_adc1.Instance = DMA1_Channel1;
 8001e4c:	6023      	str	r3, [r4, #0]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001e4e:	2220      	movs	r2, #32
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e50:	2300      	movs	r3, #0
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001e52:	4620      	mov	r0, r4
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e54:	6063      	str	r3, [r4, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e56:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001e58:	61a2      	str	r2, [r4, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001e5a:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001e5c:	f7fe fb60 	bl	8000520 <HAL_DMA_Init>
 8001e60:	b108      	cbz	r0, 8001e66 <HAL_ADC_MspInit+0x7e>
    {
      Error_Handler();
 8001e62:	f7ff fbff 	bl	8001664 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001e66:	622c      	str	r4, [r5, #32]
 8001e68:	6265      	str	r5, [r4, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001e6a:	b007      	add	sp, #28
 8001e6c:	bd30      	pop	{r4, r5, pc}
 8001e6e:	bf00      	nop
 8001e70:	40012400 	.word	0x40012400
 8001e74:	40010800 	.word	0x40010800
 8001e78:	2000010c 	.word	0x2000010c
 8001e7c:	40020008 	.word	0x40020008

08001e80 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001e80:	b510      	push	{r4, lr}
 8001e82:	4604      	mov	r4, r0
 8001e84:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e86:	2210      	movs	r2, #16
 8001e88:	2100      	movs	r1, #0
 8001e8a:	a802      	add	r0, sp, #8
 8001e8c:	f000 f8f7 	bl	800207e <memset>
  if(hspi->Instance==SPI1)
 8001e90:	6822      	ldr	r2, [r4, #0]
 8001e92:	4b16      	ldr	r3, [pc, #88]	; (8001eec <HAL_SPI_MspInit+0x6c>)
 8001e94:	429a      	cmp	r2, r3
 8001e96:	d126      	bne.n	8001ee6 <HAL_SPI_MspInit+0x66>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001e98:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 8001e9c:	699a      	ldr	r2, [r3, #24]
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e9e:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001ea0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001ea4:	619a      	str	r2, [r3, #24]
 8001ea6:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ea8:	4811      	ldr	r0, [pc, #68]	; (8001ef0 <HAL_SPI_MspInit+0x70>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001eaa:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8001eae:	9200      	str	r2, [sp, #0]
 8001eb0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eb2:	699a      	ldr	r2, [r3, #24]
 8001eb4:	f042 0204 	orr.w	r2, r2, #4
 8001eb8:	619a      	str	r2, [r3, #24]
 8001eba:	699b      	ldr	r3, [r3, #24]
 8001ebc:	f003 0304 	and.w	r3, r3, #4
 8001ec0:	9301      	str	r3, [sp, #4]
 8001ec2:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 8001ec4:	23b0      	movs	r3, #176	; 0xb0
 8001ec6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ec8:	2302      	movs	r3, #2
 8001eca:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ecc:	2303      	movs	r3, #3
 8001ece:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ed0:	f7fe fbea 	bl	80006a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001ed4:	2340      	movs	r3, #64	; 0x40
 8001ed6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ed8:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eda:	a902      	add	r1, sp, #8
 8001edc:	4804      	ldr	r0, [pc, #16]	; (8001ef0 <HAL_SPI_MspInit+0x70>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ede:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee0:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ee2:	f7fe fbe1 	bl	80006a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001ee6:	b006      	add	sp, #24
 8001ee8:	bd10      	pop	{r4, pc}
 8001eea:	bf00      	nop
 8001eec:	40013000 	.word	0x40013000
 8001ef0:	40010800 	.word	0x40010800

08001ef4 <NMI_Handler>:
 8001ef4:	4770      	bx	lr

08001ef6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ef6:	e7fe      	b.n	8001ef6 <HardFault_Handler>

08001ef8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ef8:	e7fe      	b.n	8001ef8 <MemManage_Handler>

08001efa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001efa:	e7fe      	b.n	8001efa <BusFault_Handler>

08001efc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001efc:	e7fe      	b.n	8001efc <UsageFault_Handler>

08001efe <SVC_Handler>:
 8001efe:	4770      	bx	lr

08001f00 <DebugMon_Handler>:
 8001f00:	4770      	bx	lr

08001f02 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f02:	4770      	bx	lr

08001f04 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f04:	f7fe b958 	b.w	80001b8 <HAL_IncTick>

08001f08 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001f08:	4801      	ldr	r0, [pc, #4]	; (8001f10 <DMA1_Channel1_IRQHandler+0x8>)
 8001f0a:	f7fe bb39 	b.w	8000580 <HAL_DMA_IRQHandler>
 8001f0e:	bf00      	nop
 8001f10:	2000010c 	.word	0x2000010c

08001f14 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f14:	b570      	push	{r4, r5, r6, lr}
 8001f16:	460e      	mov	r6, r1
 8001f18:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f1a:	460c      	mov	r4, r1
 8001f1c:	1ba3      	subs	r3, r4, r6
 8001f1e:	429d      	cmp	r5, r3
 8001f20:	dc01      	bgt.n	8001f26 <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8001f22:	4628      	mov	r0, r5
 8001f24:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8001f26:	f3af 8000 	nop.w
 8001f2a:	f804 0b01 	strb.w	r0, [r4], #1
 8001f2e:	e7f5      	b.n	8001f1c <_read+0x8>

08001f30 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8001f30:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001f32:	4b0a      	ldr	r3, [pc, #40]	; (8001f5c <_sbrk+0x2c>)
{
 8001f34:	4602      	mov	r2, r0
	if (heap_end == 0)
 8001f36:	6819      	ldr	r1, [r3, #0]
 8001f38:	b909      	cbnz	r1, 8001f3e <_sbrk+0xe>
		heap_end = &end;
 8001f3a:	4909      	ldr	r1, [pc, #36]	; (8001f60 <_sbrk+0x30>)
 8001f3c:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 8001f3e:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 8001f40:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8001f42:	4402      	add	r2, r0
 8001f44:	428a      	cmp	r2, r1
 8001f46:	d906      	bls.n	8001f56 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8001f48:	f000 f864 	bl	8002014 <__errno>
 8001f4c:	230c      	movs	r3, #12
 8001f4e:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8001f50:	f04f 30ff 	mov.w	r0, #4294967295
 8001f54:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8001f56:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8001f58:	bd08      	pop	{r3, pc}
 8001f5a:	bf00      	nop
 8001f5c:	200000cc 	.word	0x200000cc
 8001f60:	20000204 	.word	0x20000204

08001f64 <_close>:

int _close(int file)
{
	return -1;
}
 8001f64:	f04f 30ff 	mov.w	r0, #4294967295
 8001f68:	4770      	bx	lr

08001f6a <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8001f6a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 8001f6e:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 8001f70:	604b      	str	r3, [r1, #4]
}
 8001f72:	4770      	bx	lr

08001f74 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8001f74:	2001      	movs	r0, #1
 8001f76:	4770      	bx	lr

08001f78 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8001f78:	2000      	movs	r0, #0
 8001f7a:	4770      	bx	lr

08001f7c <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001f7c:	4b0f      	ldr	r3, [pc, #60]	; (8001fbc <SystemInit+0x40>)
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	f042 0201 	orr.w	r2, r2, #1
 8001f84:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001f86:	6859      	ldr	r1, [r3, #4]
 8001f88:	4a0d      	ldr	r2, [pc, #52]	; (8001fc0 <SystemInit+0x44>)
 8001f8a:	400a      	ands	r2, r1
 8001f8c:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001f8e:	681a      	ldr	r2, [r3, #0]
 8001f90:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001f94:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001f98:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001f9a:	681a      	ldr	r2, [r3, #0]
 8001f9c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001fa0:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001fa2:	685a      	ldr	r2, [r3, #4]
 8001fa4:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8001fa8:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001faa:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001fae:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001fb0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001fb4:	4b03      	ldr	r3, [pc, #12]	; (8001fc4 <SystemInit+0x48>)
 8001fb6:	609a      	str	r2, [r3, #8]
 8001fb8:	4770      	bx	lr
 8001fba:	bf00      	nop
 8001fbc:	40021000 	.word	0x40021000
 8001fc0:	f8ff0000 	.word	0xf8ff0000
 8001fc4:	e000ed00 	.word	0xe000ed00

08001fc8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001fc8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001fca:	e003      	b.n	8001fd4 <LoopCopyDataInit>

08001fcc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001fcc:	4b0b      	ldr	r3, [pc, #44]	; (8001ffc <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001fce:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001fd0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001fd2:	3104      	adds	r1, #4

08001fd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001fd4:	480a      	ldr	r0, [pc, #40]	; (8002000 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001fd6:	4b0b      	ldr	r3, [pc, #44]	; (8002004 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001fd8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001fda:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001fdc:	d3f6      	bcc.n	8001fcc <CopyDataInit>
  ldr r2, =_sbss
 8001fde:	4a0a      	ldr	r2, [pc, #40]	; (8002008 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001fe0:	e002      	b.n	8001fe8 <LoopFillZerobss>

08001fe2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001fe2:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001fe4:	f842 3b04 	str.w	r3, [r2], #4

08001fe8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001fe8:	4b08      	ldr	r3, [pc, #32]	; (800200c <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001fea:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001fec:	d3f9      	bcc.n	8001fe2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001fee:	f7ff ffc5 	bl	8001f7c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ff2:	f000 f815 	bl	8002020 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001ff6:	f7ff fa3f 	bl	8001478 <main>
  bx lr
 8001ffa:	4770      	bx	lr
  ldr r3, =_sidata
 8001ffc:	080031ec 	.word	0x080031ec
  ldr r0, =_sdata
 8002000:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002004:	20000078 	.word	0x20000078
  ldr r2, =_sbss
 8002008:	20000078 	.word	0x20000078
  ldr r3, = _ebss
 800200c:	20000204 	.word	0x20000204

08002010 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002010:	e7fe      	b.n	8002010 <ADC1_2_IRQHandler>
	...

08002014 <__errno>:
 8002014:	4b01      	ldr	r3, [pc, #4]	; (800201c <__errno+0x8>)
 8002016:	6818      	ldr	r0, [r3, #0]
 8002018:	4770      	bx	lr
 800201a:	bf00      	nop
 800201c:	20000014 	.word	0x20000014

08002020 <__libc_init_array>:
 8002020:	b570      	push	{r4, r5, r6, lr}
 8002022:	2500      	movs	r5, #0
 8002024:	4e0c      	ldr	r6, [pc, #48]	; (8002058 <__libc_init_array+0x38>)
 8002026:	4c0d      	ldr	r4, [pc, #52]	; (800205c <__libc_init_array+0x3c>)
 8002028:	1ba4      	subs	r4, r4, r6
 800202a:	10a4      	asrs	r4, r4, #2
 800202c:	42a5      	cmp	r5, r4
 800202e:	d109      	bne.n	8002044 <__libc_init_array+0x24>
 8002030:	f000 ffe0 	bl	8002ff4 <_init>
 8002034:	2500      	movs	r5, #0
 8002036:	4e0a      	ldr	r6, [pc, #40]	; (8002060 <__libc_init_array+0x40>)
 8002038:	4c0a      	ldr	r4, [pc, #40]	; (8002064 <__libc_init_array+0x44>)
 800203a:	1ba4      	subs	r4, r4, r6
 800203c:	10a4      	asrs	r4, r4, #2
 800203e:	42a5      	cmp	r5, r4
 8002040:	d105      	bne.n	800204e <__libc_init_array+0x2e>
 8002042:	bd70      	pop	{r4, r5, r6, pc}
 8002044:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002048:	4798      	blx	r3
 800204a:	3501      	adds	r5, #1
 800204c:	e7ee      	b.n	800202c <__libc_init_array+0xc>
 800204e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002052:	4798      	blx	r3
 8002054:	3501      	adds	r5, #1
 8002056:	e7f2      	b.n	800203e <__libc_init_array+0x1e>
 8002058:	080031e4 	.word	0x080031e4
 800205c:	080031e4 	.word	0x080031e4
 8002060:	080031e4 	.word	0x080031e4
 8002064:	080031e8 	.word	0x080031e8

08002068 <memcpy>:
 8002068:	b510      	push	{r4, lr}
 800206a:	1e43      	subs	r3, r0, #1
 800206c:	440a      	add	r2, r1
 800206e:	4291      	cmp	r1, r2
 8002070:	d100      	bne.n	8002074 <memcpy+0xc>
 8002072:	bd10      	pop	{r4, pc}
 8002074:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002078:	f803 4f01 	strb.w	r4, [r3, #1]!
 800207c:	e7f7      	b.n	800206e <memcpy+0x6>

0800207e <memset>:
 800207e:	4603      	mov	r3, r0
 8002080:	4402      	add	r2, r0
 8002082:	4293      	cmp	r3, r2
 8002084:	d100      	bne.n	8002088 <memset+0xa>
 8002086:	4770      	bx	lr
 8002088:	f803 1b01 	strb.w	r1, [r3], #1
 800208c:	e7f9      	b.n	8002082 <memset+0x4>
	...

08002090 <iprintf>:
 8002090:	b40f      	push	{r0, r1, r2, r3}
 8002092:	4b0a      	ldr	r3, [pc, #40]	; (80020bc <iprintf+0x2c>)
 8002094:	b513      	push	{r0, r1, r4, lr}
 8002096:	681c      	ldr	r4, [r3, #0]
 8002098:	b124      	cbz	r4, 80020a4 <iprintf+0x14>
 800209a:	69a3      	ldr	r3, [r4, #24]
 800209c:	b913      	cbnz	r3, 80020a4 <iprintf+0x14>
 800209e:	4620      	mov	r0, r4
 80020a0:	f000 fa38 	bl	8002514 <__sinit>
 80020a4:	ab05      	add	r3, sp, #20
 80020a6:	9a04      	ldr	r2, [sp, #16]
 80020a8:	68a1      	ldr	r1, [r4, #8]
 80020aa:	4620      	mov	r0, r4
 80020ac:	9301      	str	r3, [sp, #4]
 80020ae:	f000 fbf1 	bl	8002894 <_vfiprintf_r>
 80020b2:	b002      	add	sp, #8
 80020b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80020b8:	b004      	add	sp, #16
 80020ba:	4770      	bx	lr
 80020bc:	20000014 	.word	0x20000014

080020c0 <putchar>:
 80020c0:	b538      	push	{r3, r4, r5, lr}
 80020c2:	4b08      	ldr	r3, [pc, #32]	; (80020e4 <putchar+0x24>)
 80020c4:	4605      	mov	r5, r0
 80020c6:	681c      	ldr	r4, [r3, #0]
 80020c8:	b124      	cbz	r4, 80020d4 <putchar+0x14>
 80020ca:	69a3      	ldr	r3, [r4, #24]
 80020cc:	b913      	cbnz	r3, 80020d4 <putchar+0x14>
 80020ce:	4620      	mov	r0, r4
 80020d0:	f000 fa20 	bl	8002514 <__sinit>
 80020d4:	68a2      	ldr	r2, [r4, #8]
 80020d6:	4629      	mov	r1, r5
 80020d8:	4620      	mov	r0, r4
 80020da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80020de:	f000 be87 	b.w	8002df0 <_putc_r>
 80020e2:	bf00      	nop
 80020e4:	20000014 	.word	0x20000014

080020e8 <_puts_r>:
 80020e8:	b570      	push	{r4, r5, r6, lr}
 80020ea:	460e      	mov	r6, r1
 80020ec:	4605      	mov	r5, r0
 80020ee:	b118      	cbz	r0, 80020f8 <_puts_r+0x10>
 80020f0:	6983      	ldr	r3, [r0, #24]
 80020f2:	b90b      	cbnz	r3, 80020f8 <_puts_r+0x10>
 80020f4:	f000 fa0e 	bl	8002514 <__sinit>
 80020f8:	69ab      	ldr	r3, [r5, #24]
 80020fa:	68ac      	ldr	r4, [r5, #8]
 80020fc:	b913      	cbnz	r3, 8002104 <_puts_r+0x1c>
 80020fe:	4628      	mov	r0, r5
 8002100:	f000 fa08 	bl	8002514 <__sinit>
 8002104:	4b23      	ldr	r3, [pc, #140]	; (8002194 <_puts_r+0xac>)
 8002106:	429c      	cmp	r4, r3
 8002108:	d117      	bne.n	800213a <_puts_r+0x52>
 800210a:	686c      	ldr	r4, [r5, #4]
 800210c:	89a3      	ldrh	r3, [r4, #12]
 800210e:	071b      	lsls	r3, r3, #28
 8002110:	d51d      	bpl.n	800214e <_puts_r+0x66>
 8002112:	6923      	ldr	r3, [r4, #16]
 8002114:	b1db      	cbz	r3, 800214e <_puts_r+0x66>
 8002116:	3e01      	subs	r6, #1
 8002118:	68a3      	ldr	r3, [r4, #8]
 800211a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800211e:	3b01      	subs	r3, #1
 8002120:	60a3      	str	r3, [r4, #8]
 8002122:	b9e9      	cbnz	r1, 8002160 <_puts_r+0x78>
 8002124:	2b00      	cmp	r3, #0
 8002126:	da2e      	bge.n	8002186 <_puts_r+0x9e>
 8002128:	4622      	mov	r2, r4
 800212a:	210a      	movs	r1, #10
 800212c:	4628      	mov	r0, r5
 800212e:	f000 f83f 	bl	80021b0 <__swbuf_r>
 8002132:	3001      	adds	r0, #1
 8002134:	d011      	beq.n	800215a <_puts_r+0x72>
 8002136:	200a      	movs	r0, #10
 8002138:	bd70      	pop	{r4, r5, r6, pc}
 800213a:	4b17      	ldr	r3, [pc, #92]	; (8002198 <_puts_r+0xb0>)
 800213c:	429c      	cmp	r4, r3
 800213e:	d101      	bne.n	8002144 <_puts_r+0x5c>
 8002140:	68ac      	ldr	r4, [r5, #8]
 8002142:	e7e3      	b.n	800210c <_puts_r+0x24>
 8002144:	4b15      	ldr	r3, [pc, #84]	; (800219c <_puts_r+0xb4>)
 8002146:	429c      	cmp	r4, r3
 8002148:	bf08      	it	eq
 800214a:	68ec      	ldreq	r4, [r5, #12]
 800214c:	e7de      	b.n	800210c <_puts_r+0x24>
 800214e:	4621      	mov	r1, r4
 8002150:	4628      	mov	r0, r5
 8002152:	f000 f87f 	bl	8002254 <__swsetup_r>
 8002156:	2800      	cmp	r0, #0
 8002158:	d0dd      	beq.n	8002116 <_puts_r+0x2e>
 800215a:	f04f 30ff 	mov.w	r0, #4294967295
 800215e:	bd70      	pop	{r4, r5, r6, pc}
 8002160:	2b00      	cmp	r3, #0
 8002162:	da04      	bge.n	800216e <_puts_r+0x86>
 8002164:	69a2      	ldr	r2, [r4, #24]
 8002166:	4293      	cmp	r3, r2
 8002168:	db06      	blt.n	8002178 <_puts_r+0x90>
 800216a:	290a      	cmp	r1, #10
 800216c:	d004      	beq.n	8002178 <_puts_r+0x90>
 800216e:	6823      	ldr	r3, [r4, #0]
 8002170:	1c5a      	adds	r2, r3, #1
 8002172:	6022      	str	r2, [r4, #0]
 8002174:	7019      	strb	r1, [r3, #0]
 8002176:	e7cf      	b.n	8002118 <_puts_r+0x30>
 8002178:	4622      	mov	r2, r4
 800217a:	4628      	mov	r0, r5
 800217c:	f000 f818 	bl	80021b0 <__swbuf_r>
 8002180:	3001      	adds	r0, #1
 8002182:	d1c9      	bne.n	8002118 <_puts_r+0x30>
 8002184:	e7e9      	b.n	800215a <_puts_r+0x72>
 8002186:	200a      	movs	r0, #10
 8002188:	6823      	ldr	r3, [r4, #0]
 800218a:	1c5a      	adds	r2, r3, #1
 800218c:	6022      	str	r2, [r4, #0]
 800218e:	7018      	strb	r0, [r3, #0]
 8002190:	bd70      	pop	{r4, r5, r6, pc}
 8002192:	bf00      	nop
 8002194:	08003170 	.word	0x08003170
 8002198:	08003190 	.word	0x08003190
 800219c:	08003150 	.word	0x08003150

080021a0 <puts>:
 80021a0:	4b02      	ldr	r3, [pc, #8]	; (80021ac <puts+0xc>)
 80021a2:	4601      	mov	r1, r0
 80021a4:	6818      	ldr	r0, [r3, #0]
 80021a6:	f7ff bf9f 	b.w	80020e8 <_puts_r>
 80021aa:	bf00      	nop
 80021ac:	20000014 	.word	0x20000014

080021b0 <__swbuf_r>:
 80021b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021b2:	460e      	mov	r6, r1
 80021b4:	4614      	mov	r4, r2
 80021b6:	4605      	mov	r5, r0
 80021b8:	b118      	cbz	r0, 80021c2 <__swbuf_r+0x12>
 80021ba:	6983      	ldr	r3, [r0, #24]
 80021bc:	b90b      	cbnz	r3, 80021c2 <__swbuf_r+0x12>
 80021be:	f000 f9a9 	bl	8002514 <__sinit>
 80021c2:	4b21      	ldr	r3, [pc, #132]	; (8002248 <__swbuf_r+0x98>)
 80021c4:	429c      	cmp	r4, r3
 80021c6:	d12a      	bne.n	800221e <__swbuf_r+0x6e>
 80021c8:	686c      	ldr	r4, [r5, #4]
 80021ca:	69a3      	ldr	r3, [r4, #24]
 80021cc:	60a3      	str	r3, [r4, #8]
 80021ce:	89a3      	ldrh	r3, [r4, #12]
 80021d0:	071a      	lsls	r2, r3, #28
 80021d2:	d52e      	bpl.n	8002232 <__swbuf_r+0x82>
 80021d4:	6923      	ldr	r3, [r4, #16]
 80021d6:	b363      	cbz	r3, 8002232 <__swbuf_r+0x82>
 80021d8:	6923      	ldr	r3, [r4, #16]
 80021da:	6820      	ldr	r0, [r4, #0]
 80021dc:	b2f6      	uxtb	r6, r6
 80021de:	1ac0      	subs	r0, r0, r3
 80021e0:	6963      	ldr	r3, [r4, #20]
 80021e2:	4637      	mov	r7, r6
 80021e4:	4298      	cmp	r0, r3
 80021e6:	db04      	blt.n	80021f2 <__swbuf_r+0x42>
 80021e8:	4621      	mov	r1, r4
 80021ea:	4628      	mov	r0, r5
 80021ec:	f000 f928 	bl	8002440 <_fflush_r>
 80021f0:	bb28      	cbnz	r0, 800223e <__swbuf_r+0x8e>
 80021f2:	68a3      	ldr	r3, [r4, #8]
 80021f4:	3001      	adds	r0, #1
 80021f6:	3b01      	subs	r3, #1
 80021f8:	60a3      	str	r3, [r4, #8]
 80021fa:	6823      	ldr	r3, [r4, #0]
 80021fc:	1c5a      	adds	r2, r3, #1
 80021fe:	6022      	str	r2, [r4, #0]
 8002200:	701e      	strb	r6, [r3, #0]
 8002202:	6963      	ldr	r3, [r4, #20]
 8002204:	4298      	cmp	r0, r3
 8002206:	d004      	beq.n	8002212 <__swbuf_r+0x62>
 8002208:	89a3      	ldrh	r3, [r4, #12]
 800220a:	07db      	lsls	r3, r3, #31
 800220c:	d519      	bpl.n	8002242 <__swbuf_r+0x92>
 800220e:	2e0a      	cmp	r6, #10
 8002210:	d117      	bne.n	8002242 <__swbuf_r+0x92>
 8002212:	4621      	mov	r1, r4
 8002214:	4628      	mov	r0, r5
 8002216:	f000 f913 	bl	8002440 <_fflush_r>
 800221a:	b190      	cbz	r0, 8002242 <__swbuf_r+0x92>
 800221c:	e00f      	b.n	800223e <__swbuf_r+0x8e>
 800221e:	4b0b      	ldr	r3, [pc, #44]	; (800224c <__swbuf_r+0x9c>)
 8002220:	429c      	cmp	r4, r3
 8002222:	d101      	bne.n	8002228 <__swbuf_r+0x78>
 8002224:	68ac      	ldr	r4, [r5, #8]
 8002226:	e7d0      	b.n	80021ca <__swbuf_r+0x1a>
 8002228:	4b09      	ldr	r3, [pc, #36]	; (8002250 <__swbuf_r+0xa0>)
 800222a:	429c      	cmp	r4, r3
 800222c:	bf08      	it	eq
 800222e:	68ec      	ldreq	r4, [r5, #12]
 8002230:	e7cb      	b.n	80021ca <__swbuf_r+0x1a>
 8002232:	4621      	mov	r1, r4
 8002234:	4628      	mov	r0, r5
 8002236:	f000 f80d 	bl	8002254 <__swsetup_r>
 800223a:	2800      	cmp	r0, #0
 800223c:	d0cc      	beq.n	80021d8 <__swbuf_r+0x28>
 800223e:	f04f 37ff 	mov.w	r7, #4294967295
 8002242:	4638      	mov	r0, r7
 8002244:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002246:	bf00      	nop
 8002248:	08003170 	.word	0x08003170
 800224c:	08003190 	.word	0x08003190
 8002250:	08003150 	.word	0x08003150

08002254 <__swsetup_r>:
 8002254:	4b32      	ldr	r3, [pc, #200]	; (8002320 <__swsetup_r+0xcc>)
 8002256:	b570      	push	{r4, r5, r6, lr}
 8002258:	681d      	ldr	r5, [r3, #0]
 800225a:	4606      	mov	r6, r0
 800225c:	460c      	mov	r4, r1
 800225e:	b125      	cbz	r5, 800226a <__swsetup_r+0x16>
 8002260:	69ab      	ldr	r3, [r5, #24]
 8002262:	b913      	cbnz	r3, 800226a <__swsetup_r+0x16>
 8002264:	4628      	mov	r0, r5
 8002266:	f000 f955 	bl	8002514 <__sinit>
 800226a:	4b2e      	ldr	r3, [pc, #184]	; (8002324 <__swsetup_r+0xd0>)
 800226c:	429c      	cmp	r4, r3
 800226e:	d10f      	bne.n	8002290 <__swsetup_r+0x3c>
 8002270:	686c      	ldr	r4, [r5, #4]
 8002272:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002276:	b29a      	uxth	r2, r3
 8002278:	0715      	lsls	r5, r2, #28
 800227a:	d42c      	bmi.n	80022d6 <__swsetup_r+0x82>
 800227c:	06d0      	lsls	r0, r2, #27
 800227e:	d411      	bmi.n	80022a4 <__swsetup_r+0x50>
 8002280:	2209      	movs	r2, #9
 8002282:	6032      	str	r2, [r6, #0]
 8002284:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002288:	81a3      	strh	r3, [r4, #12]
 800228a:	f04f 30ff 	mov.w	r0, #4294967295
 800228e:	bd70      	pop	{r4, r5, r6, pc}
 8002290:	4b25      	ldr	r3, [pc, #148]	; (8002328 <__swsetup_r+0xd4>)
 8002292:	429c      	cmp	r4, r3
 8002294:	d101      	bne.n	800229a <__swsetup_r+0x46>
 8002296:	68ac      	ldr	r4, [r5, #8]
 8002298:	e7eb      	b.n	8002272 <__swsetup_r+0x1e>
 800229a:	4b24      	ldr	r3, [pc, #144]	; (800232c <__swsetup_r+0xd8>)
 800229c:	429c      	cmp	r4, r3
 800229e:	bf08      	it	eq
 80022a0:	68ec      	ldreq	r4, [r5, #12]
 80022a2:	e7e6      	b.n	8002272 <__swsetup_r+0x1e>
 80022a4:	0751      	lsls	r1, r2, #29
 80022a6:	d512      	bpl.n	80022ce <__swsetup_r+0x7a>
 80022a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80022aa:	b141      	cbz	r1, 80022be <__swsetup_r+0x6a>
 80022ac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80022b0:	4299      	cmp	r1, r3
 80022b2:	d002      	beq.n	80022ba <__swsetup_r+0x66>
 80022b4:	4630      	mov	r0, r6
 80022b6:	f000 fa1b 	bl	80026f0 <_free_r>
 80022ba:	2300      	movs	r3, #0
 80022bc:	6363      	str	r3, [r4, #52]	; 0x34
 80022be:	89a3      	ldrh	r3, [r4, #12]
 80022c0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80022c4:	81a3      	strh	r3, [r4, #12]
 80022c6:	2300      	movs	r3, #0
 80022c8:	6063      	str	r3, [r4, #4]
 80022ca:	6923      	ldr	r3, [r4, #16]
 80022cc:	6023      	str	r3, [r4, #0]
 80022ce:	89a3      	ldrh	r3, [r4, #12]
 80022d0:	f043 0308 	orr.w	r3, r3, #8
 80022d4:	81a3      	strh	r3, [r4, #12]
 80022d6:	6923      	ldr	r3, [r4, #16]
 80022d8:	b94b      	cbnz	r3, 80022ee <__swsetup_r+0x9a>
 80022da:	89a3      	ldrh	r3, [r4, #12]
 80022dc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80022e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80022e4:	d003      	beq.n	80022ee <__swsetup_r+0x9a>
 80022e6:	4621      	mov	r1, r4
 80022e8:	4630      	mov	r0, r6
 80022ea:	f000 f9c1 	bl	8002670 <__smakebuf_r>
 80022ee:	89a2      	ldrh	r2, [r4, #12]
 80022f0:	f012 0301 	ands.w	r3, r2, #1
 80022f4:	d00c      	beq.n	8002310 <__swsetup_r+0xbc>
 80022f6:	2300      	movs	r3, #0
 80022f8:	60a3      	str	r3, [r4, #8]
 80022fa:	6963      	ldr	r3, [r4, #20]
 80022fc:	425b      	negs	r3, r3
 80022fe:	61a3      	str	r3, [r4, #24]
 8002300:	6923      	ldr	r3, [r4, #16]
 8002302:	b953      	cbnz	r3, 800231a <__swsetup_r+0xc6>
 8002304:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002308:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800230c:	d1ba      	bne.n	8002284 <__swsetup_r+0x30>
 800230e:	bd70      	pop	{r4, r5, r6, pc}
 8002310:	0792      	lsls	r2, r2, #30
 8002312:	bf58      	it	pl
 8002314:	6963      	ldrpl	r3, [r4, #20]
 8002316:	60a3      	str	r3, [r4, #8]
 8002318:	e7f2      	b.n	8002300 <__swsetup_r+0xac>
 800231a:	2000      	movs	r0, #0
 800231c:	e7f7      	b.n	800230e <__swsetup_r+0xba>
 800231e:	bf00      	nop
 8002320:	20000014 	.word	0x20000014
 8002324:	08003170 	.word	0x08003170
 8002328:	08003190 	.word	0x08003190
 800232c:	08003150 	.word	0x08003150

08002330 <__sflush_r>:
 8002330:	898a      	ldrh	r2, [r1, #12]
 8002332:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002336:	4605      	mov	r5, r0
 8002338:	0710      	lsls	r0, r2, #28
 800233a:	460c      	mov	r4, r1
 800233c:	d45a      	bmi.n	80023f4 <__sflush_r+0xc4>
 800233e:	684b      	ldr	r3, [r1, #4]
 8002340:	2b00      	cmp	r3, #0
 8002342:	dc05      	bgt.n	8002350 <__sflush_r+0x20>
 8002344:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002346:	2b00      	cmp	r3, #0
 8002348:	dc02      	bgt.n	8002350 <__sflush_r+0x20>
 800234a:	2000      	movs	r0, #0
 800234c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002350:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002352:	2e00      	cmp	r6, #0
 8002354:	d0f9      	beq.n	800234a <__sflush_r+0x1a>
 8002356:	2300      	movs	r3, #0
 8002358:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800235c:	682f      	ldr	r7, [r5, #0]
 800235e:	602b      	str	r3, [r5, #0]
 8002360:	d033      	beq.n	80023ca <__sflush_r+0x9a>
 8002362:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002364:	89a3      	ldrh	r3, [r4, #12]
 8002366:	075a      	lsls	r2, r3, #29
 8002368:	d505      	bpl.n	8002376 <__sflush_r+0x46>
 800236a:	6863      	ldr	r3, [r4, #4]
 800236c:	1ac0      	subs	r0, r0, r3
 800236e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002370:	b10b      	cbz	r3, 8002376 <__sflush_r+0x46>
 8002372:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002374:	1ac0      	subs	r0, r0, r3
 8002376:	2300      	movs	r3, #0
 8002378:	4602      	mov	r2, r0
 800237a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800237c:	6a21      	ldr	r1, [r4, #32]
 800237e:	4628      	mov	r0, r5
 8002380:	47b0      	blx	r6
 8002382:	1c43      	adds	r3, r0, #1
 8002384:	89a3      	ldrh	r3, [r4, #12]
 8002386:	d106      	bne.n	8002396 <__sflush_r+0x66>
 8002388:	6829      	ldr	r1, [r5, #0]
 800238a:	291d      	cmp	r1, #29
 800238c:	d84b      	bhi.n	8002426 <__sflush_r+0xf6>
 800238e:	4a2b      	ldr	r2, [pc, #172]	; (800243c <__sflush_r+0x10c>)
 8002390:	40ca      	lsrs	r2, r1
 8002392:	07d6      	lsls	r6, r2, #31
 8002394:	d547      	bpl.n	8002426 <__sflush_r+0xf6>
 8002396:	2200      	movs	r2, #0
 8002398:	6062      	str	r2, [r4, #4]
 800239a:	6922      	ldr	r2, [r4, #16]
 800239c:	04d9      	lsls	r1, r3, #19
 800239e:	6022      	str	r2, [r4, #0]
 80023a0:	d504      	bpl.n	80023ac <__sflush_r+0x7c>
 80023a2:	1c42      	adds	r2, r0, #1
 80023a4:	d101      	bne.n	80023aa <__sflush_r+0x7a>
 80023a6:	682b      	ldr	r3, [r5, #0]
 80023a8:	b903      	cbnz	r3, 80023ac <__sflush_r+0x7c>
 80023aa:	6560      	str	r0, [r4, #84]	; 0x54
 80023ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80023ae:	602f      	str	r7, [r5, #0]
 80023b0:	2900      	cmp	r1, #0
 80023b2:	d0ca      	beq.n	800234a <__sflush_r+0x1a>
 80023b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80023b8:	4299      	cmp	r1, r3
 80023ba:	d002      	beq.n	80023c2 <__sflush_r+0x92>
 80023bc:	4628      	mov	r0, r5
 80023be:	f000 f997 	bl	80026f0 <_free_r>
 80023c2:	2000      	movs	r0, #0
 80023c4:	6360      	str	r0, [r4, #52]	; 0x34
 80023c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80023ca:	6a21      	ldr	r1, [r4, #32]
 80023cc:	2301      	movs	r3, #1
 80023ce:	4628      	mov	r0, r5
 80023d0:	47b0      	blx	r6
 80023d2:	1c41      	adds	r1, r0, #1
 80023d4:	d1c6      	bne.n	8002364 <__sflush_r+0x34>
 80023d6:	682b      	ldr	r3, [r5, #0]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d0c3      	beq.n	8002364 <__sflush_r+0x34>
 80023dc:	2b1d      	cmp	r3, #29
 80023de:	d001      	beq.n	80023e4 <__sflush_r+0xb4>
 80023e0:	2b16      	cmp	r3, #22
 80023e2:	d101      	bne.n	80023e8 <__sflush_r+0xb8>
 80023e4:	602f      	str	r7, [r5, #0]
 80023e6:	e7b0      	b.n	800234a <__sflush_r+0x1a>
 80023e8:	89a3      	ldrh	r3, [r4, #12]
 80023ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80023ee:	81a3      	strh	r3, [r4, #12]
 80023f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80023f4:	690f      	ldr	r7, [r1, #16]
 80023f6:	2f00      	cmp	r7, #0
 80023f8:	d0a7      	beq.n	800234a <__sflush_r+0x1a>
 80023fa:	0793      	lsls	r3, r2, #30
 80023fc:	bf18      	it	ne
 80023fe:	2300      	movne	r3, #0
 8002400:	680e      	ldr	r6, [r1, #0]
 8002402:	bf08      	it	eq
 8002404:	694b      	ldreq	r3, [r1, #20]
 8002406:	eba6 0807 	sub.w	r8, r6, r7
 800240a:	600f      	str	r7, [r1, #0]
 800240c:	608b      	str	r3, [r1, #8]
 800240e:	f1b8 0f00 	cmp.w	r8, #0
 8002412:	dd9a      	ble.n	800234a <__sflush_r+0x1a>
 8002414:	4643      	mov	r3, r8
 8002416:	463a      	mov	r2, r7
 8002418:	6a21      	ldr	r1, [r4, #32]
 800241a:	4628      	mov	r0, r5
 800241c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800241e:	47b0      	blx	r6
 8002420:	2800      	cmp	r0, #0
 8002422:	dc07      	bgt.n	8002434 <__sflush_r+0x104>
 8002424:	89a3      	ldrh	r3, [r4, #12]
 8002426:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800242a:	81a3      	strh	r3, [r4, #12]
 800242c:	f04f 30ff 	mov.w	r0, #4294967295
 8002430:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002434:	4407      	add	r7, r0
 8002436:	eba8 0800 	sub.w	r8, r8, r0
 800243a:	e7e8      	b.n	800240e <__sflush_r+0xde>
 800243c:	20400001 	.word	0x20400001

08002440 <_fflush_r>:
 8002440:	b538      	push	{r3, r4, r5, lr}
 8002442:	690b      	ldr	r3, [r1, #16]
 8002444:	4605      	mov	r5, r0
 8002446:	460c      	mov	r4, r1
 8002448:	b1db      	cbz	r3, 8002482 <_fflush_r+0x42>
 800244a:	b118      	cbz	r0, 8002454 <_fflush_r+0x14>
 800244c:	6983      	ldr	r3, [r0, #24]
 800244e:	b90b      	cbnz	r3, 8002454 <_fflush_r+0x14>
 8002450:	f000 f860 	bl	8002514 <__sinit>
 8002454:	4b0c      	ldr	r3, [pc, #48]	; (8002488 <_fflush_r+0x48>)
 8002456:	429c      	cmp	r4, r3
 8002458:	d109      	bne.n	800246e <_fflush_r+0x2e>
 800245a:	686c      	ldr	r4, [r5, #4]
 800245c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002460:	b17b      	cbz	r3, 8002482 <_fflush_r+0x42>
 8002462:	4621      	mov	r1, r4
 8002464:	4628      	mov	r0, r5
 8002466:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800246a:	f7ff bf61 	b.w	8002330 <__sflush_r>
 800246e:	4b07      	ldr	r3, [pc, #28]	; (800248c <_fflush_r+0x4c>)
 8002470:	429c      	cmp	r4, r3
 8002472:	d101      	bne.n	8002478 <_fflush_r+0x38>
 8002474:	68ac      	ldr	r4, [r5, #8]
 8002476:	e7f1      	b.n	800245c <_fflush_r+0x1c>
 8002478:	4b05      	ldr	r3, [pc, #20]	; (8002490 <_fflush_r+0x50>)
 800247a:	429c      	cmp	r4, r3
 800247c:	bf08      	it	eq
 800247e:	68ec      	ldreq	r4, [r5, #12]
 8002480:	e7ec      	b.n	800245c <_fflush_r+0x1c>
 8002482:	2000      	movs	r0, #0
 8002484:	bd38      	pop	{r3, r4, r5, pc}
 8002486:	bf00      	nop
 8002488:	08003170 	.word	0x08003170
 800248c:	08003190 	.word	0x08003190
 8002490:	08003150 	.word	0x08003150

08002494 <_cleanup_r>:
 8002494:	4901      	ldr	r1, [pc, #4]	; (800249c <_cleanup_r+0x8>)
 8002496:	f000 b8a9 	b.w	80025ec <_fwalk_reent>
 800249a:	bf00      	nop
 800249c:	08002441 	.word	0x08002441

080024a0 <std.isra.0>:
 80024a0:	2300      	movs	r3, #0
 80024a2:	b510      	push	{r4, lr}
 80024a4:	4604      	mov	r4, r0
 80024a6:	6003      	str	r3, [r0, #0]
 80024a8:	6043      	str	r3, [r0, #4]
 80024aa:	6083      	str	r3, [r0, #8]
 80024ac:	8181      	strh	r1, [r0, #12]
 80024ae:	6643      	str	r3, [r0, #100]	; 0x64
 80024b0:	81c2      	strh	r2, [r0, #14]
 80024b2:	6103      	str	r3, [r0, #16]
 80024b4:	6143      	str	r3, [r0, #20]
 80024b6:	6183      	str	r3, [r0, #24]
 80024b8:	4619      	mov	r1, r3
 80024ba:	2208      	movs	r2, #8
 80024bc:	305c      	adds	r0, #92	; 0x5c
 80024be:	f7ff fdde 	bl	800207e <memset>
 80024c2:	4b05      	ldr	r3, [pc, #20]	; (80024d8 <std.isra.0+0x38>)
 80024c4:	6224      	str	r4, [r4, #32]
 80024c6:	6263      	str	r3, [r4, #36]	; 0x24
 80024c8:	4b04      	ldr	r3, [pc, #16]	; (80024dc <std.isra.0+0x3c>)
 80024ca:	62a3      	str	r3, [r4, #40]	; 0x28
 80024cc:	4b04      	ldr	r3, [pc, #16]	; (80024e0 <std.isra.0+0x40>)
 80024ce:	62e3      	str	r3, [r4, #44]	; 0x2c
 80024d0:	4b04      	ldr	r3, [pc, #16]	; (80024e4 <std.isra.0+0x44>)
 80024d2:	6323      	str	r3, [r4, #48]	; 0x30
 80024d4:	bd10      	pop	{r4, pc}
 80024d6:	bf00      	nop
 80024d8:	08002e7d 	.word	0x08002e7d
 80024dc:	08002e9f 	.word	0x08002e9f
 80024e0:	08002ed7 	.word	0x08002ed7
 80024e4:	08002efb 	.word	0x08002efb

080024e8 <__sfmoreglue>:
 80024e8:	b570      	push	{r4, r5, r6, lr}
 80024ea:	2568      	movs	r5, #104	; 0x68
 80024ec:	1e4a      	subs	r2, r1, #1
 80024ee:	4355      	muls	r5, r2
 80024f0:	460e      	mov	r6, r1
 80024f2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80024f6:	f000 f947 	bl	8002788 <_malloc_r>
 80024fa:	4604      	mov	r4, r0
 80024fc:	b140      	cbz	r0, 8002510 <__sfmoreglue+0x28>
 80024fe:	2100      	movs	r1, #0
 8002500:	e880 0042 	stmia.w	r0, {r1, r6}
 8002504:	300c      	adds	r0, #12
 8002506:	60a0      	str	r0, [r4, #8]
 8002508:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800250c:	f7ff fdb7 	bl	800207e <memset>
 8002510:	4620      	mov	r0, r4
 8002512:	bd70      	pop	{r4, r5, r6, pc}

08002514 <__sinit>:
 8002514:	6983      	ldr	r3, [r0, #24]
 8002516:	b510      	push	{r4, lr}
 8002518:	4604      	mov	r4, r0
 800251a:	bb33      	cbnz	r3, 800256a <__sinit+0x56>
 800251c:	6483      	str	r3, [r0, #72]	; 0x48
 800251e:	64c3      	str	r3, [r0, #76]	; 0x4c
 8002520:	6503      	str	r3, [r0, #80]	; 0x50
 8002522:	4b12      	ldr	r3, [pc, #72]	; (800256c <__sinit+0x58>)
 8002524:	4a12      	ldr	r2, [pc, #72]	; (8002570 <__sinit+0x5c>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	6282      	str	r2, [r0, #40]	; 0x28
 800252a:	4298      	cmp	r0, r3
 800252c:	bf04      	itt	eq
 800252e:	2301      	moveq	r3, #1
 8002530:	6183      	streq	r3, [r0, #24]
 8002532:	f000 f81f 	bl	8002574 <__sfp>
 8002536:	6060      	str	r0, [r4, #4]
 8002538:	4620      	mov	r0, r4
 800253a:	f000 f81b 	bl	8002574 <__sfp>
 800253e:	60a0      	str	r0, [r4, #8]
 8002540:	4620      	mov	r0, r4
 8002542:	f000 f817 	bl	8002574 <__sfp>
 8002546:	2200      	movs	r2, #0
 8002548:	60e0      	str	r0, [r4, #12]
 800254a:	2104      	movs	r1, #4
 800254c:	6860      	ldr	r0, [r4, #4]
 800254e:	f7ff ffa7 	bl	80024a0 <std.isra.0>
 8002552:	2201      	movs	r2, #1
 8002554:	2109      	movs	r1, #9
 8002556:	68a0      	ldr	r0, [r4, #8]
 8002558:	f7ff ffa2 	bl	80024a0 <std.isra.0>
 800255c:	2202      	movs	r2, #2
 800255e:	2112      	movs	r1, #18
 8002560:	68e0      	ldr	r0, [r4, #12]
 8002562:	f7ff ff9d 	bl	80024a0 <std.isra.0>
 8002566:	2301      	movs	r3, #1
 8002568:	61a3      	str	r3, [r4, #24]
 800256a:	bd10      	pop	{r4, pc}
 800256c:	0800314c 	.word	0x0800314c
 8002570:	08002495 	.word	0x08002495

08002574 <__sfp>:
 8002574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002576:	4b1c      	ldr	r3, [pc, #112]	; (80025e8 <__sfp+0x74>)
 8002578:	4607      	mov	r7, r0
 800257a:	681e      	ldr	r6, [r3, #0]
 800257c:	69b3      	ldr	r3, [r6, #24]
 800257e:	b913      	cbnz	r3, 8002586 <__sfp+0x12>
 8002580:	4630      	mov	r0, r6
 8002582:	f7ff ffc7 	bl	8002514 <__sinit>
 8002586:	3648      	adds	r6, #72	; 0x48
 8002588:	68b4      	ldr	r4, [r6, #8]
 800258a:	6873      	ldr	r3, [r6, #4]
 800258c:	3b01      	subs	r3, #1
 800258e:	d503      	bpl.n	8002598 <__sfp+0x24>
 8002590:	6833      	ldr	r3, [r6, #0]
 8002592:	b133      	cbz	r3, 80025a2 <__sfp+0x2e>
 8002594:	6836      	ldr	r6, [r6, #0]
 8002596:	e7f7      	b.n	8002588 <__sfp+0x14>
 8002598:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800259c:	b16d      	cbz	r5, 80025ba <__sfp+0x46>
 800259e:	3468      	adds	r4, #104	; 0x68
 80025a0:	e7f4      	b.n	800258c <__sfp+0x18>
 80025a2:	2104      	movs	r1, #4
 80025a4:	4638      	mov	r0, r7
 80025a6:	f7ff ff9f 	bl	80024e8 <__sfmoreglue>
 80025aa:	6030      	str	r0, [r6, #0]
 80025ac:	2800      	cmp	r0, #0
 80025ae:	d1f1      	bne.n	8002594 <__sfp+0x20>
 80025b0:	230c      	movs	r3, #12
 80025b2:	4604      	mov	r4, r0
 80025b4:	603b      	str	r3, [r7, #0]
 80025b6:	4620      	mov	r0, r4
 80025b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80025ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80025be:	81e3      	strh	r3, [r4, #14]
 80025c0:	2301      	movs	r3, #1
 80025c2:	6665      	str	r5, [r4, #100]	; 0x64
 80025c4:	81a3      	strh	r3, [r4, #12]
 80025c6:	6025      	str	r5, [r4, #0]
 80025c8:	60a5      	str	r5, [r4, #8]
 80025ca:	6065      	str	r5, [r4, #4]
 80025cc:	6125      	str	r5, [r4, #16]
 80025ce:	6165      	str	r5, [r4, #20]
 80025d0:	61a5      	str	r5, [r4, #24]
 80025d2:	2208      	movs	r2, #8
 80025d4:	4629      	mov	r1, r5
 80025d6:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80025da:	f7ff fd50 	bl	800207e <memset>
 80025de:	6365      	str	r5, [r4, #52]	; 0x34
 80025e0:	63a5      	str	r5, [r4, #56]	; 0x38
 80025e2:	64a5      	str	r5, [r4, #72]	; 0x48
 80025e4:	64e5      	str	r5, [r4, #76]	; 0x4c
 80025e6:	e7e6      	b.n	80025b6 <__sfp+0x42>
 80025e8:	0800314c 	.word	0x0800314c

080025ec <_fwalk_reent>:
 80025ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80025f0:	4680      	mov	r8, r0
 80025f2:	4689      	mov	r9, r1
 80025f4:	2600      	movs	r6, #0
 80025f6:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80025fa:	b914      	cbnz	r4, 8002602 <_fwalk_reent+0x16>
 80025fc:	4630      	mov	r0, r6
 80025fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002602:	68a5      	ldr	r5, [r4, #8]
 8002604:	6867      	ldr	r7, [r4, #4]
 8002606:	3f01      	subs	r7, #1
 8002608:	d501      	bpl.n	800260e <_fwalk_reent+0x22>
 800260a:	6824      	ldr	r4, [r4, #0]
 800260c:	e7f5      	b.n	80025fa <_fwalk_reent+0xe>
 800260e:	89ab      	ldrh	r3, [r5, #12]
 8002610:	2b01      	cmp	r3, #1
 8002612:	d907      	bls.n	8002624 <_fwalk_reent+0x38>
 8002614:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002618:	3301      	adds	r3, #1
 800261a:	d003      	beq.n	8002624 <_fwalk_reent+0x38>
 800261c:	4629      	mov	r1, r5
 800261e:	4640      	mov	r0, r8
 8002620:	47c8      	blx	r9
 8002622:	4306      	orrs	r6, r0
 8002624:	3568      	adds	r5, #104	; 0x68
 8002626:	e7ee      	b.n	8002606 <_fwalk_reent+0x1a>

08002628 <__swhatbuf_r>:
 8002628:	b570      	push	{r4, r5, r6, lr}
 800262a:	460e      	mov	r6, r1
 800262c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002630:	b090      	sub	sp, #64	; 0x40
 8002632:	2900      	cmp	r1, #0
 8002634:	4614      	mov	r4, r2
 8002636:	461d      	mov	r5, r3
 8002638:	da07      	bge.n	800264a <__swhatbuf_r+0x22>
 800263a:	2300      	movs	r3, #0
 800263c:	602b      	str	r3, [r5, #0]
 800263e:	89b3      	ldrh	r3, [r6, #12]
 8002640:	061a      	lsls	r2, r3, #24
 8002642:	d410      	bmi.n	8002666 <__swhatbuf_r+0x3e>
 8002644:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002648:	e00e      	b.n	8002668 <__swhatbuf_r+0x40>
 800264a:	aa01      	add	r2, sp, #4
 800264c:	f000 fc7c 	bl	8002f48 <_fstat_r>
 8002650:	2800      	cmp	r0, #0
 8002652:	dbf2      	blt.n	800263a <__swhatbuf_r+0x12>
 8002654:	9a02      	ldr	r2, [sp, #8]
 8002656:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800265a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800265e:	425a      	negs	r2, r3
 8002660:	415a      	adcs	r2, r3
 8002662:	602a      	str	r2, [r5, #0]
 8002664:	e7ee      	b.n	8002644 <__swhatbuf_r+0x1c>
 8002666:	2340      	movs	r3, #64	; 0x40
 8002668:	2000      	movs	r0, #0
 800266a:	6023      	str	r3, [r4, #0]
 800266c:	b010      	add	sp, #64	; 0x40
 800266e:	bd70      	pop	{r4, r5, r6, pc}

08002670 <__smakebuf_r>:
 8002670:	898b      	ldrh	r3, [r1, #12]
 8002672:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002674:	079d      	lsls	r5, r3, #30
 8002676:	4606      	mov	r6, r0
 8002678:	460c      	mov	r4, r1
 800267a:	d507      	bpl.n	800268c <__smakebuf_r+0x1c>
 800267c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002680:	6023      	str	r3, [r4, #0]
 8002682:	6123      	str	r3, [r4, #16]
 8002684:	2301      	movs	r3, #1
 8002686:	6163      	str	r3, [r4, #20]
 8002688:	b002      	add	sp, #8
 800268a:	bd70      	pop	{r4, r5, r6, pc}
 800268c:	ab01      	add	r3, sp, #4
 800268e:	466a      	mov	r2, sp
 8002690:	f7ff ffca 	bl	8002628 <__swhatbuf_r>
 8002694:	9900      	ldr	r1, [sp, #0]
 8002696:	4605      	mov	r5, r0
 8002698:	4630      	mov	r0, r6
 800269a:	f000 f875 	bl	8002788 <_malloc_r>
 800269e:	b948      	cbnz	r0, 80026b4 <__smakebuf_r+0x44>
 80026a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80026a4:	059a      	lsls	r2, r3, #22
 80026a6:	d4ef      	bmi.n	8002688 <__smakebuf_r+0x18>
 80026a8:	f023 0303 	bic.w	r3, r3, #3
 80026ac:	f043 0302 	orr.w	r3, r3, #2
 80026b0:	81a3      	strh	r3, [r4, #12]
 80026b2:	e7e3      	b.n	800267c <__smakebuf_r+0xc>
 80026b4:	4b0d      	ldr	r3, [pc, #52]	; (80026ec <__smakebuf_r+0x7c>)
 80026b6:	62b3      	str	r3, [r6, #40]	; 0x28
 80026b8:	89a3      	ldrh	r3, [r4, #12]
 80026ba:	6020      	str	r0, [r4, #0]
 80026bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80026c0:	81a3      	strh	r3, [r4, #12]
 80026c2:	9b00      	ldr	r3, [sp, #0]
 80026c4:	6120      	str	r0, [r4, #16]
 80026c6:	6163      	str	r3, [r4, #20]
 80026c8:	9b01      	ldr	r3, [sp, #4]
 80026ca:	b15b      	cbz	r3, 80026e4 <__smakebuf_r+0x74>
 80026cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80026d0:	4630      	mov	r0, r6
 80026d2:	f000 fc4b 	bl	8002f6c <_isatty_r>
 80026d6:	b128      	cbz	r0, 80026e4 <__smakebuf_r+0x74>
 80026d8:	89a3      	ldrh	r3, [r4, #12]
 80026da:	f023 0303 	bic.w	r3, r3, #3
 80026de:	f043 0301 	orr.w	r3, r3, #1
 80026e2:	81a3      	strh	r3, [r4, #12]
 80026e4:	89a3      	ldrh	r3, [r4, #12]
 80026e6:	431d      	orrs	r5, r3
 80026e8:	81a5      	strh	r5, [r4, #12]
 80026ea:	e7cd      	b.n	8002688 <__smakebuf_r+0x18>
 80026ec:	08002495 	.word	0x08002495

080026f0 <_free_r>:
 80026f0:	b538      	push	{r3, r4, r5, lr}
 80026f2:	4605      	mov	r5, r0
 80026f4:	2900      	cmp	r1, #0
 80026f6:	d043      	beq.n	8002780 <_free_r+0x90>
 80026f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80026fc:	1f0c      	subs	r4, r1, #4
 80026fe:	2b00      	cmp	r3, #0
 8002700:	bfb8      	it	lt
 8002702:	18e4      	addlt	r4, r4, r3
 8002704:	f000 fc62 	bl	8002fcc <__malloc_lock>
 8002708:	4a1e      	ldr	r2, [pc, #120]	; (8002784 <_free_r+0x94>)
 800270a:	6813      	ldr	r3, [r2, #0]
 800270c:	4610      	mov	r0, r2
 800270e:	b933      	cbnz	r3, 800271e <_free_r+0x2e>
 8002710:	6063      	str	r3, [r4, #4]
 8002712:	6014      	str	r4, [r2, #0]
 8002714:	4628      	mov	r0, r5
 8002716:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800271a:	f000 bc58 	b.w	8002fce <__malloc_unlock>
 800271e:	42a3      	cmp	r3, r4
 8002720:	d90b      	bls.n	800273a <_free_r+0x4a>
 8002722:	6821      	ldr	r1, [r4, #0]
 8002724:	1862      	adds	r2, r4, r1
 8002726:	4293      	cmp	r3, r2
 8002728:	bf01      	itttt	eq
 800272a:	681a      	ldreq	r2, [r3, #0]
 800272c:	685b      	ldreq	r3, [r3, #4]
 800272e:	1852      	addeq	r2, r2, r1
 8002730:	6022      	streq	r2, [r4, #0]
 8002732:	6063      	str	r3, [r4, #4]
 8002734:	6004      	str	r4, [r0, #0]
 8002736:	e7ed      	b.n	8002714 <_free_r+0x24>
 8002738:	4613      	mov	r3, r2
 800273a:	685a      	ldr	r2, [r3, #4]
 800273c:	b10a      	cbz	r2, 8002742 <_free_r+0x52>
 800273e:	42a2      	cmp	r2, r4
 8002740:	d9fa      	bls.n	8002738 <_free_r+0x48>
 8002742:	6819      	ldr	r1, [r3, #0]
 8002744:	1858      	adds	r0, r3, r1
 8002746:	42a0      	cmp	r0, r4
 8002748:	d10b      	bne.n	8002762 <_free_r+0x72>
 800274a:	6820      	ldr	r0, [r4, #0]
 800274c:	4401      	add	r1, r0
 800274e:	1858      	adds	r0, r3, r1
 8002750:	4282      	cmp	r2, r0
 8002752:	6019      	str	r1, [r3, #0]
 8002754:	d1de      	bne.n	8002714 <_free_r+0x24>
 8002756:	6810      	ldr	r0, [r2, #0]
 8002758:	6852      	ldr	r2, [r2, #4]
 800275a:	4401      	add	r1, r0
 800275c:	6019      	str	r1, [r3, #0]
 800275e:	605a      	str	r2, [r3, #4]
 8002760:	e7d8      	b.n	8002714 <_free_r+0x24>
 8002762:	d902      	bls.n	800276a <_free_r+0x7a>
 8002764:	230c      	movs	r3, #12
 8002766:	602b      	str	r3, [r5, #0]
 8002768:	e7d4      	b.n	8002714 <_free_r+0x24>
 800276a:	6820      	ldr	r0, [r4, #0]
 800276c:	1821      	adds	r1, r4, r0
 800276e:	428a      	cmp	r2, r1
 8002770:	bf01      	itttt	eq
 8002772:	6811      	ldreq	r1, [r2, #0]
 8002774:	6852      	ldreq	r2, [r2, #4]
 8002776:	1809      	addeq	r1, r1, r0
 8002778:	6021      	streq	r1, [r4, #0]
 800277a:	6062      	str	r2, [r4, #4]
 800277c:	605c      	str	r4, [r3, #4]
 800277e:	e7c9      	b.n	8002714 <_free_r+0x24>
 8002780:	bd38      	pop	{r3, r4, r5, pc}
 8002782:	bf00      	nop
 8002784:	200000d0 	.word	0x200000d0

08002788 <_malloc_r>:
 8002788:	b570      	push	{r4, r5, r6, lr}
 800278a:	1ccd      	adds	r5, r1, #3
 800278c:	f025 0503 	bic.w	r5, r5, #3
 8002790:	3508      	adds	r5, #8
 8002792:	2d0c      	cmp	r5, #12
 8002794:	bf38      	it	cc
 8002796:	250c      	movcc	r5, #12
 8002798:	2d00      	cmp	r5, #0
 800279a:	4606      	mov	r6, r0
 800279c:	db01      	blt.n	80027a2 <_malloc_r+0x1a>
 800279e:	42a9      	cmp	r1, r5
 80027a0:	d903      	bls.n	80027aa <_malloc_r+0x22>
 80027a2:	230c      	movs	r3, #12
 80027a4:	6033      	str	r3, [r6, #0]
 80027a6:	2000      	movs	r0, #0
 80027a8:	bd70      	pop	{r4, r5, r6, pc}
 80027aa:	f000 fc0f 	bl	8002fcc <__malloc_lock>
 80027ae:	4a23      	ldr	r2, [pc, #140]	; (800283c <_malloc_r+0xb4>)
 80027b0:	6814      	ldr	r4, [r2, #0]
 80027b2:	4621      	mov	r1, r4
 80027b4:	b991      	cbnz	r1, 80027dc <_malloc_r+0x54>
 80027b6:	4c22      	ldr	r4, [pc, #136]	; (8002840 <_malloc_r+0xb8>)
 80027b8:	6823      	ldr	r3, [r4, #0]
 80027ba:	b91b      	cbnz	r3, 80027c4 <_malloc_r+0x3c>
 80027bc:	4630      	mov	r0, r6
 80027be:	f000 fb4d 	bl	8002e5c <_sbrk_r>
 80027c2:	6020      	str	r0, [r4, #0]
 80027c4:	4629      	mov	r1, r5
 80027c6:	4630      	mov	r0, r6
 80027c8:	f000 fb48 	bl	8002e5c <_sbrk_r>
 80027cc:	1c43      	adds	r3, r0, #1
 80027ce:	d126      	bne.n	800281e <_malloc_r+0x96>
 80027d0:	230c      	movs	r3, #12
 80027d2:	4630      	mov	r0, r6
 80027d4:	6033      	str	r3, [r6, #0]
 80027d6:	f000 fbfa 	bl	8002fce <__malloc_unlock>
 80027da:	e7e4      	b.n	80027a6 <_malloc_r+0x1e>
 80027dc:	680b      	ldr	r3, [r1, #0]
 80027de:	1b5b      	subs	r3, r3, r5
 80027e0:	d41a      	bmi.n	8002818 <_malloc_r+0x90>
 80027e2:	2b0b      	cmp	r3, #11
 80027e4:	d90f      	bls.n	8002806 <_malloc_r+0x7e>
 80027e6:	600b      	str	r3, [r1, #0]
 80027e8:	18cc      	adds	r4, r1, r3
 80027ea:	50cd      	str	r5, [r1, r3]
 80027ec:	4630      	mov	r0, r6
 80027ee:	f000 fbee 	bl	8002fce <__malloc_unlock>
 80027f2:	f104 000b 	add.w	r0, r4, #11
 80027f6:	1d23      	adds	r3, r4, #4
 80027f8:	f020 0007 	bic.w	r0, r0, #7
 80027fc:	1ac3      	subs	r3, r0, r3
 80027fe:	d01b      	beq.n	8002838 <_malloc_r+0xb0>
 8002800:	425a      	negs	r2, r3
 8002802:	50e2      	str	r2, [r4, r3]
 8002804:	bd70      	pop	{r4, r5, r6, pc}
 8002806:	428c      	cmp	r4, r1
 8002808:	bf0b      	itete	eq
 800280a:	6863      	ldreq	r3, [r4, #4]
 800280c:	684b      	ldrne	r3, [r1, #4]
 800280e:	6013      	streq	r3, [r2, #0]
 8002810:	6063      	strne	r3, [r4, #4]
 8002812:	bf18      	it	ne
 8002814:	460c      	movne	r4, r1
 8002816:	e7e9      	b.n	80027ec <_malloc_r+0x64>
 8002818:	460c      	mov	r4, r1
 800281a:	6849      	ldr	r1, [r1, #4]
 800281c:	e7ca      	b.n	80027b4 <_malloc_r+0x2c>
 800281e:	1cc4      	adds	r4, r0, #3
 8002820:	f024 0403 	bic.w	r4, r4, #3
 8002824:	42a0      	cmp	r0, r4
 8002826:	d005      	beq.n	8002834 <_malloc_r+0xac>
 8002828:	1a21      	subs	r1, r4, r0
 800282a:	4630      	mov	r0, r6
 800282c:	f000 fb16 	bl	8002e5c <_sbrk_r>
 8002830:	3001      	adds	r0, #1
 8002832:	d0cd      	beq.n	80027d0 <_malloc_r+0x48>
 8002834:	6025      	str	r5, [r4, #0]
 8002836:	e7d9      	b.n	80027ec <_malloc_r+0x64>
 8002838:	bd70      	pop	{r4, r5, r6, pc}
 800283a:	bf00      	nop
 800283c:	200000d0 	.word	0x200000d0
 8002840:	200000d4 	.word	0x200000d4

08002844 <__sfputc_r>:
 8002844:	6893      	ldr	r3, [r2, #8]
 8002846:	b410      	push	{r4}
 8002848:	3b01      	subs	r3, #1
 800284a:	2b00      	cmp	r3, #0
 800284c:	6093      	str	r3, [r2, #8]
 800284e:	da08      	bge.n	8002862 <__sfputc_r+0x1e>
 8002850:	6994      	ldr	r4, [r2, #24]
 8002852:	42a3      	cmp	r3, r4
 8002854:	db02      	blt.n	800285c <__sfputc_r+0x18>
 8002856:	b2cb      	uxtb	r3, r1
 8002858:	2b0a      	cmp	r3, #10
 800285a:	d102      	bne.n	8002862 <__sfputc_r+0x1e>
 800285c:	bc10      	pop	{r4}
 800285e:	f7ff bca7 	b.w	80021b0 <__swbuf_r>
 8002862:	6813      	ldr	r3, [r2, #0]
 8002864:	1c58      	adds	r0, r3, #1
 8002866:	6010      	str	r0, [r2, #0]
 8002868:	7019      	strb	r1, [r3, #0]
 800286a:	b2c8      	uxtb	r0, r1
 800286c:	bc10      	pop	{r4}
 800286e:	4770      	bx	lr

08002870 <__sfputs_r>:
 8002870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002872:	4606      	mov	r6, r0
 8002874:	460f      	mov	r7, r1
 8002876:	4614      	mov	r4, r2
 8002878:	18d5      	adds	r5, r2, r3
 800287a:	42ac      	cmp	r4, r5
 800287c:	d101      	bne.n	8002882 <__sfputs_r+0x12>
 800287e:	2000      	movs	r0, #0
 8002880:	e007      	b.n	8002892 <__sfputs_r+0x22>
 8002882:	463a      	mov	r2, r7
 8002884:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002888:	4630      	mov	r0, r6
 800288a:	f7ff ffdb 	bl	8002844 <__sfputc_r>
 800288e:	1c43      	adds	r3, r0, #1
 8002890:	d1f3      	bne.n	800287a <__sfputs_r+0xa>
 8002892:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002894 <_vfiprintf_r>:
 8002894:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002898:	b09d      	sub	sp, #116	; 0x74
 800289a:	460c      	mov	r4, r1
 800289c:	4617      	mov	r7, r2
 800289e:	9303      	str	r3, [sp, #12]
 80028a0:	4606      	mov	r6, r0
 80028a2:	b118      	cbz	r0, 80028ac <_vfiprintf_r+0x18>
 80028a4:	6983      	ldr	r3, [r0, #24]
 80028a6:	b90b      	cbnz	r3, 80028ac <_vfiprintf_r+0x18>
 80028a8:	f7ff fe34 	bl	8002514 <__sinit>
 80028ac:	4b7c      	ldr	r3, [pc, #496]	; (8002aa0 <_vfiprintf_r+0x20c>)
 80028ae:	429c      	cmp	r4, r3
 80028b0:	d157      	bne.n	8002962 <_vfiprintf_r+0xce>
 80028b2:	6874      	ldr	r4, [r6, #4]
 80028b4:	89a3      	ldrh	r3, [r4, #12]
 80028b6:	0718      	lsls	r0, r3, #28
 80028b8:	d55d      	bpl.n	8002976 <_vfiprintf_r+0xe2>
 80028ba:	6923      	ldr	r3, [r4, #16]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d05a      	beq.n	8002976 <_vfiprintf_r+0xe2>
 80028c0:	2300      	movs	r3, #0
 80028c2:	9309      	str	r3, [sp, #36]	; 0x24
 80028c4:	2320      	movs	r3, #32
 80028c6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80028ca:	2330      	movs	r3, #48	; 0x30
 80028cc:	f04f 0b01 	mov.w	fp, #1
 80028d0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80028d4:	46b8      	mov	r8, r7
 80028d6:	4645      	mov	r5, r8
 80028d8:	f815 3b01 	ldrb.w	r3, [r5], #1
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d155      	bne.n	800298c <_vfiprintf_r+0xf8>
 80028e0:	ebb8 0a07 	subs.w	sl, r8, r7
 80028e4:	d00b      	beq.n	80028fe <_vfiprintf_r+0x6a>
 80028e6:	4653      	mov	r3, sl
 80028e8:	463a      	mov	r2, r7
 80028ea:	4621      	mov	r1, r4
 80028ec:	4630      	mov	r0, r6
 80028ee:	f7ff ffbf 	bl	8002870 <__sfputs_r>
 80028f2:	3001      	adds	r0, #1
 80028f4:	f000 80c4 	beq.w	8002a80 <_vfiprintf_r+0x1ec>
 80028f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80028fa:	4453      	add	r3, sl
 80028fc:	9309      	str	r3, [sp, #36]	; 0x24
 80028fe:	f898 3000 	ldrb.w	r3, [r8]
 8002902:	2b00      	cmp	r3, #0
 8002904:	f000 80bc 	beq.w	8002a80 <_vfiprintf_r+0x1ec>
 8002908:	2300      	movs	r3, #0
 800290a:	f04f 32ff 	mov.w	r2, #4294967295
 800290e:	9304      	str	r3, [sp, #16]
 8002910:	9307      	str	r3, [sp, #28]
 8002912:	9205      	str	r2, [sp, #20]
 8002914:	9306      	str	r3, [sp, #24]
 8002916:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800291a:	931a      	str	r3, [sp, #104]	; 0x68
 800291c:	2205      	movs	r2, #5
 800291e:	7829      	ldrb	r1, [r5, #0]
 8002920:	4860      	ldr	r0, [pc, #384]	; (8002aa4 <_vfiprintf_r+0x210>)
 8002922:	f000 fb45 	bl	8002fb0 <memchr>
 8002926:	f105 0801 	add.w	r8, r5, #1
 800292a:	9b04      	ldr	r3, [sp, #16]
 800292c:	2800      	cmp	r0, #0
 800292e:	d131      	bne.n	8002994 <_vfiprintf_r+0x100>
 8002930:	06d9      	lsls	r1, r3, #27
 8002932:	bf44      	itt	mi
 8002934:	2220      	movmi	r2, #32
 8002936:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800293a:	071a      	lsls	r2, r3, #28
 800293c:	bf44      	itt	mi
 800293e:	222b      	movmi	r2, #43	; 0x2b
 8002940:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002944:	782a      	ldrb	r2, [r5, #0]
 8002946:	2a2a      	cmp	r2, #42	; 0x2a
 8002948:	d02c      	beq.n	80029a4 <_vfiprintf_r+0x110>
 800294a:	2100      	movs	r1, #0
 800294c:	200a      	movs	r0, #10
 800294e:	9a07      	ldr	r2, [sp, #28]
 8002950:	46a8      	mov	r8, r5
 8002952:	f898 3000 	ldrb.w	r3, [r8]
 8002956:	3501      	adds	r5, #1
 8002958:	3b30      	subs	r3, #48	; 0x30
 800295a:	2b09      	cmp	r3, #9
 800295c:	d96d      	bls.n	8002a3a <_vfiprintf_r+0x1a6>
 800295e:	b371      	cbz	r1, 80029be <_vfiprintf_r+0x12a>
 8002960:	e026      	b.n	80029b0 <_vfiprintf_r+0x11c>
 8002962:	4b51      	ldr	r3, [pc, #324]	; (8002aa8 <_vfiprintf_r+0x214>)
 8002964:	429c      	cmp	r4, r3
 8002966:	d101      	bne.n	800296c <_vfiprintf_r+0xd8>
 8002968:	68b4      	ldr	r4, [r6, #8]
 800296a:	e7a3      	b.n	80028b4 <_vfiprintf_r+0x20>
 800296c:	4b4f      	ldr	r3, [pc, #316]	; (8002aac <_vfiprintf_r+0x218>)
 800296e:	429c      	cmp	r4, r3
 8002970:	bf08      	it	eq
 8002972:	68f4      	ldreq	r4, [r6, #12]
 8002974:	e79e      	b.n	80028b4 <_vfiprintf_r+0x20>
 8002976:	4621      	mov	r1, r4
 8002978:	4630      	mov	r0, r6
 800297a:	f7ff fc6b 	bl	8002254 <__swsetup_r>
 800297e:	2800      	cmp	r0, #0
 8002980:	d09e      	beq.n	80028c0 <_vfiprintf_r+0x2c>
 8002982:	f04f 30ff 	mov.w	r0, #4294967295
 8002986:	b01d      	add	sp, #116	; 0x74
 8002988:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800298c:	2b25      	cmp	r3, #37	; 0x25
 800298e:	d0a7      	beq.n	80028e0 <_vfiprintf_r+0x4c>
 8002990:	46a8      	mov	r8, r5
 8002992:	e7a0      	b.n	80028d6 <_vfiprintf_r+0x42>
 8002994:	4a43      	ldr	r2, [pc, #268]	; (8002aa4 <_vfiprintf_r+0x210>)
 8002996:	4645      	mov	r5, r8
 8002998:	1a80      	subs	r0, r0, r2
 800299a:	fa0b f000 	lsl.w	r0, fp, r0
 800299e:	4318      	orrs	r0, r3
 80029a0:	9004      	str	r0, [sp, #16]
 80029a2:	e7bb      	b.n	800291c <_vfiprintf_r+0x88>
 80029a4:	9a03      	ldr	r2, [sp, #12]
 80029a6:	1d11      	adds	r1, r2, #4
 80029a8:	6812      	ldr	r2, [r2, #0]
 80029aa:	9103      	str	r1, [sp, #12]
 80029ac:	2a00      	cmp	r2, #0
 80029ae:	db01      	blt.n	80029b4 <_vfiprintf_r+0x120>
 80029b0:	9207      	str	r2, [sp, #28]
 80029b2:	e004      	b.n	80029be <_vfiprintf_r+0x12a>
 80029b4:	4252      	negs	r2, r2
 80029b6:	f043 0302 	orr.w	r3, r3, #2
 80029ba:	9207      	str	r2, [sp, #28]
 80029bc:	9304      	str	r3, [sp, #16]
 80029be:	f898 3000 	ldrb.w	r3, [r8]
 80029c2:	2b2e      	cmp	r3, #46	; 0x2e
 80029c4:	d110      	bne.n	80029e8 <_vfiprintf_r+0x154>
 80029c6:	f898 3001 	ldrb.w	r3, [r8, #1]
 80029ca:	f108 0101 	add.w	r1, r8, #1
 80029ce:	2b2a      	cmp	r3, #42	; 0x2a
 80029d0:	d137      	bne.n	8002a42 <_vfiprintf_r+0x1ae>
 80029d2:	9b03      	ldr	r3, [sp, #12]
 80029d4:	f108 0802 	add.w	r8, r8, #2
 80029d8:	1d1a      	adds	r2, r3, #4
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	9203      	str	r2, [sp, #12]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	bfb8      	it	lt
 80029e2:	f04f 33ff 	movlt.w	r3, #4294967295
 80029e6:	9305      	str	r3, [sp, #20]
 80029e8:	4d31      	ldr	r5, [pc, #196]	; (8002ab0 <_vfiprintf_r+0x21c>)
 80029ea:	2203      	movs	r2, #3
 80029ec:	f898 1000 	ldrb.w	r1, [r8]
 80029f0:	4628      	mov	r0, r5
 80029f2:	f000 fadd 	bl	8002fb0 <memchr>
 80029f6:	b140      	cbz	r0, 8002a0a <_vfiprintf_r+0x176>
 80029f8:	2340      	movs	r3, #64	; 0x40
 80029fa:	1b40      	subs	r0, r0, r5
 80029fc:	fa03 f000 	lsl.w	r0, r3, r0
 8002a00:	9b04      	ldr	r3, [sp, #16]
 8002a02:	f108 0801 	add.w	r8, r8, #1
 8002a06:	4303      	orrs	r3, r0
 8002a08:	9304      	str	r3, [sp, #16]
 8002a0a:	f898 1000 	ldrb.w	r1, [r8]
 8002a0e:	2206      	movs	r2, #6
 8002a10:	4828      	ldr	r0, [pc, #160]	; (8002ab4 <_vfiprintf_r+0x220>)
 8002a12:	f108 0701 	add.w	r7, r8, #1
 8002a16:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002a1a:	f000 fac9 	bl	8002fb0 <memchr>
 8002a1e:	2800      	cmp	r0, #0
 8002a20:	d034      	beq.n	8002a8c <_vfiprintf_r+0x1f8>
 8002a22:	4b25      	ldr	r3, [pc, #148]	; (8002ab8 <_vfiprintf_r+0x224>)
 8002a24:	bb03      	cbnz	r3, 8002a68 <_vfiprintf_r+0x1d4>
 8002a26:	9b03      	ldr	r3, [sp, #12]
 8002a28:	3307      	adds	r3, #7
 8002a2a:	f023 0307 	bic.w	r3, r3, #7
 8002a2e:	3308      	adds	r3, #8
 8002a30:	9303      	str	r3, [sp, #12]
 8002a32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002a34:	444b      	add	r3, r9
 8002a36:	9309      	str	r3, [sp, #36]	; 0x24
 8002a38:	e74c      	b.n	80028d4 <_vfiprintf_r+0x40>
 8002a3a:	fb00 3202 	mla	r2, r0, r2, r3
 8002a3e:	2101      	movs	r1, #1
 8002a40:	e786      	b.n	8002950 <_vfiprintf_r+0xbc>
 8002a42:	2300      	movs	r3, #0
 8002a44:	250a      	movs	r5, #10
 8002a46:	4618      	mov	r0, r3
 8002a48:	9305      	str	r3, [sp, #20]
 8002a4a:	4688      	mov	r8, r1
 8002a4c:	f898 2000 	ldrb.w	r2, [r8]
 8002a50:	3101      	adds	r1, #1
 8002a52:	3a30      	subs	r2, #48	; 0x30
 8002a54:	2a09      	cmp	r2, #9
 8002a56:	d903      	bls.n	8002a60 <_vfiprintf_r+0x1cc>
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d0c5      	beq.n	80029e8 <_vfiprintf_r+0x154>
 8002a5c:	9005      	str	r0, [sp, #20]
 8002a5e:	e7c3      	b.n	80029e8 <_vfiprintf_r+0x154>
 8002a60:	fb05 2000 	mla	r0, r5, r0, r2
 8002a64:	2301      	movs	r3, #1
 8002a66:	e7f0      	b.n	8002a4a <_vfiprintf_r+0x1b6>
 8002a68:	ab03      	add	r3, sp, #12
 8002a6a:	9300      	str	r3, [sp, #0]
 8002a6c:	4622      	mov	r2, r4
 8002a6e:	4b13      	ldr	r3, [pc, #76]	; (8002abc <_vfiprintf_r+0x228>)
 8002a70:	a904      	add	r1, sp, #16
 8002a72:	4630      	mov	r0, r6
 8002a74:	f3af 8000 	nop.w
 8002a78:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002a7c:	4681      	mov	r9, r0
 8002a7e:	d1d8      	bne.n	8002a32 <_vfiprintf_r+0x19e>
 8002a80:	89a3      	ldrh	r3, [r4, #12]
 8002a82:	065b      	lsls	r3, r3, #25
 8002a84:	f53f af7d 	bmi.w	8002982 <_vfiprintf_r+0xee>
 8002a88:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002a8a:	e77c      	b.n	8002986 <_vfiprintf_r+0xf2>
 8002a8c:	ab03      	add	r3, sp, #12
 8002a8e:	9300      	str	r3, [sp, #0]
 8002a90:	4622      	mov	r2, r4
 8002a92:	4b0a      	ldr	r3, [pc, #40]	; (8002abc <_vfiprintf_r+0x228>)
 8002a94:	a904      	add	r1, sp, #16
 8002a96:	4630      	mov	r0, r6
 8002a98:	f000 f88a 	bl	8002bb0 <_printf_i>
 8002a9c:	e7ec      	b.n	8002a78 <_vfiprintf_r+0x1e4>
 8002a9e:	bf00      	nop
 8002aa0:	08003170 	.word	0x08003170
 8002aa4:	080031b0 	.word	0x080031b0
 8002aa8:	08003190 	.word	0x08003190
 8002aac:	08003150 	.word	0x08003150
 8002ab0:	080031b6 	.word	0x080031b6
 8002ab4:	080031ba 	.word	0x080031ba
 8002ab8:	00000000 	.word	0x00000000
 8002abc:	08002871 	.word	0x08002871

08002ac0 <_printf_common>:
 8002ac0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002ac4:	4691      	mov	r9, r2
 8002ac6:	461f      	mov	r7, r3
 8002ac8:	688a      	ldr	r2, [r1, #8]
 8002aca:	690b      	ldr	r3, [r1, #16]
 8002acc:	4606      	mov	r6, r0
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	bfb8      	it	lt
 8002ad2:	4613      	movlt	r3, r2
 8002ad4:	f8c9 3000 	str.w	r3, [r9]
 8002ad8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002adc:	460c      	mov	r4, r1
 8002ade:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002ae2:	b112      	cbz	r2, 8002aea <_printf_common+0x2a>
 8002ae4:	3301      	adds	r3, #1
 8002ae6:	f8c9 3000 	str.w	r3, [r9]
 8002aea:	6823      	ldr	r3, [r4, #0]
 8002aec:	0699      	lsls	r1, r3, #26
 8002aee:	bf42      	ittt	mi
 8002af0:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002af4:	3302      	addmi	r3, #2
 8002af6:	f8c9 3000 	strmi.w	r3, [r9]
 8002afa:	6825      	ldr	r5, [r4, #0]
 8002afc:	f015 0506 	ands.w	r5, r5, #6
 8002b00:	d107      	bne.n	8002b12 <_printf_common+0x52>
 8002b02:	f104 0a19 	add.w	sl, r4, #25
 8002b06:	68e3      	ldr	r3, [r4, #12]
 8002b08:	f8d9 2000 	ldr.w	r2, [r9]
 8002b0c:	1a9b      	subs	r3, r3, r2
 8002b0e:	429d      	cmp	r5, r3
 8002b10:	db2a      	blt.n	8002b68 <_printf_common+0xa8>
 8002b12:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002b16:	6822      	ldr	r2, [r4, #0]
 8002b18:	3300      	adds	r3, #0
 8002b1a:	bf18      	it	ne
 8002b1c:	2301      	movne	r3, #1
 8002b1e:	0692      	lsls	r2, r2, #26
 8002b20:	d42f      	bmi.n	8002b82 <_printf_common+0xc2>
 8002b22:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002b26:	4639      	mov	r1, r7
 8002b28:	4630      	mov	r0, r6
 8002b2a:	47c0      	blx	r8
 8002b2c:	3001      	adds	r0, #1
 8002b2e:	d022      	beq.n	8002b76 <_printf_common+0xb6>
 8002b30:	6823      	ldr	r3, [r4, #0]
 8002b32:	68e5      	ldr	r5, [r4, #12]
 8002b34:	f003 0306 	and.w	r3, r3, #6
 8002b38:	2b04      	cmp	r3, #4
 8002b3a:	bf18      	it	ne
 8002b3c:	2500      	movne	r5, #0
 8002b3e:	f8d9 2000 	ldr.w	r2, [r9]
 8002b42:	f04f 0900 	mov.w	r9, #0
 8002b46:	bf08      	it	eq
 8002b48:	1aad      	subeq	r5, r5, r2
 8002b4a:	68a3      	ldr	r3, [r4, #8]
 8002b4c:	6922      	ldr	r2, [r4, #16]
 8002b4e:	bf08      	it	eq
 8002b50:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002b54:	4293      	cmp	r3, r2
 8002b56:	bfc4      	itt	gt
 8002b58:	1a9b      	subgt	r3, r3, r2
 8002b5a:	18ed      	addgt	r5, r5, r3
 8002b5c:	341a      	adds	r4, #26
 8002b5e:	454d      	cmp	r5, r9
 8002b60:	d11b      	bne.n	8002b9a <_printf_common+0xda>
 8002b62:	2000      	movs	r0, #0
 8002b64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b68:	2301      	movs	r3, #1
 8002b6a:	4652      	mov	r2, sl
 8002b6c:	4639      	mov	r1, r7
 8002b6e:	4630      	mov	r0, r6
 8002b70:	47c0      	blx	r8
 8002b72:	3001      	adds	r0, #1
 8002b74:	d103      	bne.n	8002b7e <_printf_common+0xbe>
 8002b76:	f04f 30ff 	mov.w	r0, #4294967295
 8002b7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b7e:	3501      	adds	r5, #1
 8002b80:	e7c1      	b.n	8002b06 <_printf_common+0x46>
 8002b82:	2030      	movs	r0, #48	; 0x30
 8002b84:	18e1      	adds	r1, r4, r3
 8002b86:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002b8a:	1c5a      	adds	r2, r3, #1
 8002b8c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002b90:	4422      	add	r2, r4
 8002b92:	3302      	adds	r3, #2
 8002b94:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002b98:	e7c3      	b.n	8002b22 <_printf_common+0x62>
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	4622      	mov	r2, r4
 8002b9e:	4639      	mov	r1, r7
 8002ba0:	4630      	mov	r0, r6
 8002ba2:	47c0      	blx	r8
 8002ba4:	3001      	adds	r0, #1
 8002ba6:	d0e6      	beq.n	8002b76 <_printf_common+0xb6>
 8002ba8:	f109 0901 	add.w	r9, r9, #1
 8002bac:	e7d7      	b.n	8002b5e <_printf_common+0x9e>
	...

08002bb0 <_printf_i>:
 8002bb0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002bb4:	4617      	mov	r7, r2
 8002bb6:	7e0a      	ldrb	r2, [r1, #24]
 8002bb8:	b085      	sub	sp, #20
 8002bba:	2a6e      	cmp	r2, #110	; 0x6e
 8002bbc:	4698      	mov	r8, r3
 8002bbe:	4606      	mov	r6, r0
 8002bc0:	460c      	mov	r4, r1
 8002bc2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002bc4:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8002bc8:	f000 80bc 	beq.w	8002d44 <_printf_i+0x194>
 8002bcc:	d81a      	bhi.n	8002c04 <_printf_i+0x54>
 8002bce:	2a63      	cmp	r2, #99	; 0x63
 8002bd0:	d02e      	beq.n	8002c30 <_printf_i+0x80>
 8002bd2:	d80a      	bhi.n	8002bea <_printf_i+0x3a>
 8002bd4:	2a00      	cmp	r2, #0
 8002bd6:	f000 80c8 	beq.w	8002d6a <_printf_i+0x1ba>
 8002bda:	2a58      	cmp	r2, #88	; 0x58
 8002bdc:	f000 808a 	beq.w	8002cf4 <_printf_i+0x144>
 8002be0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002be4:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8002be8:	e02a      	b.n	8002c40 <_printf_i+0x90>
 8002bea:	2a64      	cmp	r2, #100	; 0x64
 8002bec:	d001      	beq.n	8002bf2 <_printf_i+0x42>
 8002bee:	2a69      	cmp	r2, #105	; 0x69
 8002bf0:	d1f6      	bne.n	8002be0 <_printf_i+0x30>
 8002bf2:	6821      	ldr	r1, [r4, #0]
 8002bf4:	681a      	ldr	r2, [r3, #0]
 8002bf6:	f011 0f80 	tst.w	r1, #128	; 0x80
 8002bfa:	d023      	beq.n	8002c44 <_printf_i+0x94>
 8002bfc:	1d11      	adds	r1, r2, #4
 8002bfe:	6019      	str	r1, [r3, #0]
 8002c00:	6813      	ldr	r3, [r2, #0]
 8002c02:	e027      	b.n	8002c54 <_printf_i+0xa4>
 8002c04:	2a73      	cmp	r2, #115	; 0x73
 8002c06:	f000 80b4 	beq.w	8002d72 <_printf_i+0x1c2>
 8002c0a:	d808      	bhi.n	8002c1e <_printf_i+0x6e>
 8002c0c:	2a6f      	cmp	r2, #111	; 0x6f
 8002c0e:	d02a      	beq.n	8002c66 <_printf_i+0xb6>
 8002c10:	2a70      	cmp	r2, #112	; 0x70
 8002c12:	d1e5      	bne.n	8002be0 <_printf_i+0x30>
 8002c14:	680a      	ldr	r2, [r1, #0]
 8002c16:	f042 0220 	orr.w	r2, r2, #32
 8002c1a:	600a      	str	r2, [r1, #0]
 8002c1c:	e003      	b.n	8002c26 <_printf_i+0x76>
 8002c1e:	2a75      	cmp	r2, #117	; 0x75
 8002c20:	d021      	beq.n	8002c66 <_printf_i+0xb6>
 8002c22:	2a78      	cmp	r2, #120	; 0x78
 8002c24:	d1dc      	bne.n	8002be0 <_printf_i+0x30>
 8002c26:	2278      	movs	r2, #120	; 0x78
 8002c28:	496f      	ldr	r1, [pc, #444]	; (8002de8 <_printf_i+0x238>)
 8002c2a:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8002c2e:	e064      	b.n	8002cfa <_printf_i+0x14a>
 8002c30:	681a      	ldr	r2, [r3, #0]
 8002c32:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8002c36:	1d11      	adds	r1, r2, #4
 8002c38:	6019      	str	r1, [r3, #0]
 8002c3a:	6813      	ldr	r3, [r2, #0]
 8002c3c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002c40:	2301      	movs	r3, #1
 8002c42:	e0a3      	b.n	8002d8c <_printf_i+0x1dc>
 8002c44:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002c48:	f102 0104 	add.w	r1, r2, #4
 8002c4c:	6019      	str	r1, [r3, #0]
 8002c4e:	d0d7      	beq.n	8002c00 <_printf_i+0x50>
 8002c50:	f9b2 3000 	ldrsh.w	r3, [r2]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	da03      	bge.n	8002c60 <_printf_i+0xb0>
 8002c58:	222d      	movs	r2, #45	; 0x2d
 8002c5a:	425b      	negs	r3, r3
 8002c5c:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002c60:	4962      	ldr	r1, [pc, #392]	; (8002dec <_printf_i+0x23c>)
 8002c62:	220a      	movs	r2, #10
 8002c64:	e017      	b.n	8002c96 <_printf_i+0xe6>
 8002c66:	6820      	ldr	r0, [r4, #0]
 8002c68:	6819      	ldr	r1, [r3, #0]
 8002c6a:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002c6e:	d003      	beq.n	8002c78 <_printf_i+0xc8>
 8002c70:	1d08      	adds	r0, r1, #4
 8002c72:	6018      	str	r0, [r3, #0]
 8002c74:	680b      	ldr	r3, [r1, #0]
 8002c76:	e006      	b.n	8002c86 <_printf_i+0xd6>
 8002c78:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002c7c:	f101 0004 	add.w	r0, r1, #4
 8002c80:	6018      	str	r0, [r3, #0]
 8002c82:	d0f7      	beq.n	8002c74 <_printf_i+0xc4>
 8002c84:	880b      	ldrh	r3, [r1, #0]
 8002c86:	2a6f      	cmp	r2, #111	; 0x6f
 8002c88:	bf14      	ite	ne
 8002c8a:	220a      	movne	r2, #10
 8002c8c:	2208      	moveq	r2, #8
 8002c8e:	4957      	ldr	r1, [pc, #348]	; (8002dec <_printf_i+0x23c>)
 8002c90:	2000      	movs	r0, #0
 8002c92:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8002c96:	6865      	ldr	r5, [r4, #4]
 8002c98:	2d00      	cmp	r5, #0
 8002c9a:	60a5      	str	r5, [r4, #8]
 8002c9c:	f2c0 809c 	blt.w	8002dd8 <_printf_i+0x228>
 8002ca0:	6820      	ldr	r0, [r4, #0]
 8002ca2:	f020 0004 	bic.w	r0, r0, #4
 8002ca6:	6020      	str	r0, [r4, #0]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d13f      	bne.n	8002d2c <_printf_i+0x17c>
 8002cac:	2d00      	cmp	r5, #0
 8002cae:	f040 8095 	bne.w	8002ddc <_printf_i+0x22c>
 8002cb2:	4675      	mov	r5, lr
 8002cb4:	2a08      	cmp	r2, #8
 8002cb6:	d10b      	bne.n	8002cd0 <_printf_i+0x120>
 8002cb8:	6823      	ldr	r3, [r4, #0]
 8002cba:	07da      	lsls	r2, r3, #31
 8002cbc:	d508      	bpl.n	8002cd0 <_printf_i+0x120>
 8002cbe:	6923      	ldr	r3, [r4, #16]
 8002cc0:	6862      	ldr	r2, [r4, #4]
 8002cc2:	429a      	cmp	r2, r3
 8002cc4:	bfde      	ittt	le
 8002cc6:	2330      	movle	r3, #48	; 0x30
 8002cc8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002ccc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002cd0:	ebae 0305 	sub.w	r3, lr, r5
 8002cd4:	6123      	str	r3, [r4, #16]
 8002cd6:	f8cd 8000 	str.w	r8, [sp]
 8002cda:	463b      	mov	r3, r7
 8002cdc:	aa03      	add	r2, sp, #12
 8002cde:	4621      	mov	r1, r4
 8002ce0:	4630      	mov	r0, r6
 8002ce2:	f7ff feed 	bl	8002ac0 <_printf_common>
 8002ce6:	3001      	adds	r0, #1
 8002ce8:	d155      	bne.n	8002d96 <_printf_i+0x1e6>
 8002cea:	f04f 30ff 	mov.w	r0, #4294967295
 8002cee:	b005      	add	sp, #20
 8002cf0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002cf4:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8002cf8:	493c      	ldr	r1, [pc, #240]	; (8002dec <_printf_i+0x23c>)
 8002cfa:	6822      	ldr	r2, [r4, #0]
 8002cfc:	6818      	ldr	r0, [r3, #0]
 8002cfe:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002d02:	f100 0504 	add.w	r5, r0, #4
 8002d06:	601d      	str	r5, [r3, #0]
 8002d08:	d001      	beq.n	8002d0e <_printf_i+0x15e>
 8002d0a:	6803      	ldr	r3, [r0, #0]
 8002d0c:	e002      	b.n	8002d14 <_printf_i+0x164>
 8002d0e:	0655      	lsls	r5, r2, #25
 8002d10:	d5fb      	bpl.n	8002d0a <_printf_i+0x15a>
 8002d12:	8803      	ldrh	r3, [r0, #0]
 8002d14:	07d0      	lsls	r0, r2, #31
 8002d16:	bf44      	itt	mi
 8002d18:	f042 0220 	orrmi.w	r2, r2, #32
 8002d1c:	6022      	strmi	r2, [r4, #0]
 8002d1e:	b91b      	cbnz	r3, 8002d28 <_printf_i+0x178>
 8002d20:	6822      	ldr	r2, [r4, #0]
 8002d22:	f022 0220 	bic.w	r2, r2, #32
 8002d26:	6022      	str	r2, [r4, #0]
 8002d28:	2210      	movs	r2, #16
 8002d2a:	e7b1      	b.n	8002c90 <_printf_i+0xe0>
 8002d2c:	4675      	mov	r5, lr
 8002d2e:	fbb3 f0f2 	udiv	r0, r3, r2
 8002d32:	fb02 3310 	mls	r3, r2, r0, r3
 8002d36:	5ccb      	ldrb	r3, [r1, r3]
 8002d38:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	2800      	cmp	r0, #0
 8002d40:	d1f5      	bne.n	8002d2e <_printf_i+0x17e>
 8002d42:	e7b7      	b.n	8002cb4 <_printf_i+0x104>
 8002d44:	6808      	ldr	r0, [r1, #0]
 8002d46:	681a      	ldr	r2, [r3, #0]
 8002d48:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002d4c:	6949      	ldr	r1, [r1, #20]
 8002d4e:	d004      	beq.n	8002d5a <_printf_i+0x1aa>
 8002d50:	1d10      	adds	r0, r2, #4
 8002d52:	6018      	str	r0, [r3, #0]
 8002d54:	6813      	ldr	r3, [r2, #0]
 8002d56:	6019      	str	r1, [r3, #0]
 8002d58:	e007      	b.n	8002d6a <_printf_i+0x1ba>
 8002d5a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002d5e:	f102 0004 	add.w	r0, r2, #4
 8002d62:	6018      	str	r0, [r3, #0]
 8002d64:	6813      	ldr	r3, [r2, #0]
 8002d66:	d0f6      	beq.n	8002d56 <_printf_i+0x1a6>
 8002d68:	8019      	strh	r1, [r3, #0]
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	4675      	mov	r5, lr
 8002d6e:	6123      	str	r3, [r4, #16]
 8002d70:	e7b1      	b.n	8002cd6 <_printf_i+0x126>
 8002d72:	681a      	ldr	r2, [r3, #0]
 8002d74:	1d11      	adds	r1, r2, #4
 8002d76:	6019      	str	r1, [r3, #0]
 8002d78:	6815      	ldr	r5, [r2, #0]
 8002d7a:	2100      	movs	r1, #0
 8002d7c:	6862      	ldr	r2, [r4, #4]
 8002d7e:	4628      	mov	r0, r5
 8002d80:	f000 f916 	bl	8002fb0 <memchr>
 8002d84:	b108      	cbz	r0, 8002d8a <_printf_i+0x1da>
 8002d86:	1b40      	subs	r0, r0, r5
 8002d88:	6060      	str	r0, [r4, #4]
 8002d8a:	6863      	ldr	r3, [r4, #4]
 8002d8c:	6123      	str	r3, [r4, #16]
 8002d8e:	2300      	movs	r3, #0
 8002d90:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002d94:	e79f      	b.n	8002cd6 <_printf_i+0x126>
 8002d96:	6923      	ldr	r3, [r4, #16]
 8002d98:	462a      	mov	r2, r5
 8002d9a:	4639      	mov	r1, r7
 8002d9c:	4630      	mov	r0, r6
 8002d9e:	47c0      	blx	r8
 8002da0:	3001      	adds	r0, #1
 8002da2:	d0a2      	beq.n	8002cea <_printf_i+0x13a>
 8002da4:	6823      	ldr	r3, [r4, #0]
 8002da6:	079b      	lsls	r3, r3, #30
 8002da8:	d507      	bpl.n	8002dba <_printf_i+0x20a>
 8002daa:	2500      	movs	r5, #0
 8002dac:	f104 0919 	add.w	r9, r4, #25
 8002db0:	68e3      	ldr	r3, [r4, #12]
 8002db2:	9a03      	ldr	r2, [sp, #12]
 8002db4:	1a9b      	subs	r3, r3, r2
 8002db6:	429d      	cmp	r5, r3
 8002db8:	db05      	blt.n	8002dc6 <_printf_i+0x216>
 8002dba:	68e0      	ldr	r0, [r4, #12]
 8002dbc:	9b03      	ldr	r3, [sp, #12]
 8002dbe:	4298      	cmp	r0, r3
 8002dc0:	bfb8      	it	lt
 8002dc2:	4618      	movlt	r0, r3
 8002dc4:	e793      	b.n	8002cee <_printf_i+0x13e>
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	464a      	mov	r2, r9
 8002dca:	4639      	mov	r1, r7
 8002dcc:	4630      	mov	r0, r6
 8002dce:	47c0      	blx	r8
 8002dd0:	3001      	adds	r0, #1
 8002dd2:	d08a      	beq.n	8002cea <_printf_i+0x13a>
 8002dd4:	3501      	adds	r5, #1
 8002dd6:	e7eb      	b.n	8002db0 <_printf_i+0x200>
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d1a7      	bne.n	8002d2c <_printf_i+0x17c>
 8002ddc:	780b      	ldrb	r3, [r1, #0]
 8002dde:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002de2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002de6:	e765      	b.n	8002cb4 <_printf_i+0x104>
 8002de8:	080031d2 	.word	0x080031d2
 8002dec:	080031c1 	.word	0x080031c1

08002df0 <_putc_r>:
 8002df0:	b570      	push	{r4, r5, r6, lr}
 8002df2:	460d      	mov	r5, r1
 8002df4:	4614      	mov	r4, r2
 8002df6:	4606      	mov	r6, r0
 8002df8:	b118      	cbz	r0, 8002e02 <_putc_r+0x12>
 8002dfa:	6983      	ldr	r3, [r0, #24]
 8002dfc:	b90b      	cbnz	r3, 8002e02 <_putc_r+0x12>
 8002dfe:	f7ff fb89 	bl	8002514 <__sinit>
 8002e02:	4b13      	ldr	r3, [pc, #76]	; (8002e50 <_putc_r+0x60>)
 8002e04:	429c      	cmp	r4, r3
 8002e06:	d112      	bne.n	8002e2e <_putc_r+0x3e>
 8002e08:	6874      	ldr	r4, [r6, #4]
 8002e0a:	68a3      	ldr	r3, [r4, #8]
 8002e0c:	3b01      	subs	r3, #1
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	60a3      	str	r3, [r4, #8]
 8002e12:	da16      	bge.n	8002e42 <_putc_r+0x52>
 8002e14:	69a2      	ldr	r2, [r4, #24]
 8002e16:	4293      	cmp	r3, r2
 8002e18:	db02      	blt.n	8002e20 <_putc_r+0x30>
 8002e1a:	b2eb      	uxtb	r3, r5
 8002e1c:	2b0a      	cmp	r3, #10
 8002e1e:	d110      	bne.n	8002e42 <_putc_r+0x52>
 8002e20:	4622      	mov	r2, r4
 8002e22:	4629      	mov	r1, r5
 8002e24:	4630      	mov	r0, r6
 8002e26:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8002e2a:	f7ff b9c1 	b.w	80021b0 <__swbuf_r>
 8002e2e:	4b09      	ldr	r3, [pc, #36]	; (8002e54 <_putc_r+0x64>)
 8002e30:	429c      	cmp	r4, r3
 8002e32:	d101      	bne.n	8002e38 <_putc_r+0x48>
 8002e34:	68b4      	ldr	r4, [r6, #8]
 8002e36:	e7e8      	b.n	8002e0a <_putc_r+0x1a>
 8002e38:	4b07      	ldr	r3, [pc, #28]	; (8002e58 <_putc_r+0x68>)
 8002e3a:	429c      	cmp	r4, r3
 8002e3c:	bf08      	it	eq
 8002e3e:	68f4      	ldreq	r4, [r6, #12]
 8002e40:	e7e3      	b.n	8002e0a <_putc_r+0x1a>
 8002e42:	6823      	ldr	r3, [r4, #0]
 8002e44:	b2e8      	uxtb	r0, r5
 8002e46:	1c5a      	adds	r2, r3, #1
 8002e48:	6022      	str	r2, [r4, #0]
 8002e4a:	701d      	strb	r5, [r3, #0]
 8002e4c:	bd70      	pop	{r4, r5, r6, pc}
 8002e4e:	bf00      	nop
 8002e50:	08003170 	.word	0x08003170
 8002e54:	08003190 	.word	0x08003190
 8002e58:	08003150 	.word	0x08003150

08002e5c <_sbrk_r>:
 8002e5c:	b538      	push	{r3, r4, r5, lr}
 8002e5e:	2300      	movs	r3, #0
 8002e60:	4c05      	ldr	r4, [pc, #20]	; (8002e78 <_sbrk_r+0x1c>)
 8002e62:	4605      	mov	r5, r0
 8002e64:	4608      	mov	r0, r1
 8002e66:	6023      	str	r3, [r4, #0]
 8002e68:	f7ff f862 	bl	8001f30 <_sbrk>
 8002e6c:	1c43      	adds	r3, r0, #1
 8002e6e:	d102      	bne.n	8002e76 <_sbrk_r+0x1a>
 8002e70:	6823      	ldr	r3, [r4, #0]
 8002e72:	b103      	cbz	r3, 8002e76 <_sbrk_r+0x1a>
 8002e74:	602b      	str	r3, [r5, #0]
 8002e76:	bd38      	pop	{r3, r4, r5, pc}
 8002e78:	20000200 	.word	0x20000200

08002e7c <__sread>:
 8002e7c:	b510      	push	{r4, lr}
 8002e7e:	460c      	mov	r4, r1
 8002e80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002e84:	f000 f8a4 	bl	8002fd0 <_read_r>
 8002e88:	2800      	cmp	r0, #0
 8002e8a:	bfab      	itete	ge
 8002e8c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002e8e:	89a3      	ldrhlt	r3, [r4, #12]
 8002e90:	181b      	addge	r3, r3, r0
 8002e92:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002e96:	bfac      	ite	ge
 8002e98:	6563      	strge	r3, [r4, #84]	; 0x54
 8002e9a:	81a3      	strhlt	r3, [r4, #12]
 8002e9c:	bd10      	pop	{r4, pc}

08002e9e <__swrite>:
 8002e9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ea2:	461f      	mov	r7, r3
 8002ea4:	898b      	ldrh	r3, [r1, #12]
 8002ea6:	4605      	mov	r5, r0
 8002ea8:	05db      	lsls	r3, r3, #23
 8002eaa:	460c      	mov	r4, r1
 8002eac:	4616      	mov	r6, r2
 8002eae:	d505      	bpl.n	8002ebc <__swrite+0x1e>
 8002eb0:	2302      	movs	r3, #2
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002eb8:	f000 f868 	bl	8002f8c <_lseek_r>
 8002ebc:	89a3      	ldrh	r3, [r4, #12]
 8002ebe:	4632      	mov	r2, r6
 8002ec0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002ec4:	81a3      	strh	r3, [r4, #12]
 8002ec6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002eca:	463b      	mov	r3, r7
 8002ecc:	4628      	mov	r0, r5
 8002ece:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002ed2:	f000 b817 	b.w	8002f04 <_write_r>

08002ed6 <__sseek>:
 8002ed6:	b510      	push	{r4, lr}
 8002ed8:	460c      	mov	r4, r1
 8002eda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002ede:	f000 f855 	bl	8002f8c <_lseek_r>
 8002ee2:	1c43      	adds	r3, r0, #1
 8002ee4:	89a3      	ldrh	r3, [r4, #12]
 8002ee6:	bf15      	itete	ne
 8002ee8:	6560      	strne	r0, [r4, #84]	; 0x54
 8002eea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002eee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002ef2:	81a3      	strheq	r3, [r4, #12]
 8002ef4:	bf18      	it	ne
 8002ef6:	81a3      	strhne	r3, [r4, #12]
 8002ef8:	bd10      	pop	{r4, pc}

08002efa <__sclose>:
 8002efa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002efe:	f000 b813 	b.w	8002f28 <_close_r>
	...

08002f04 <_write_r>:
 8002f04:	b538      	push	{r3, r4, r5, lr}
 8002f06:	4605      	mov	r5, r0
 8002f08:	4608      	mov	r0, r1
 8002f0a:	4611      	mov	r1, r2
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	4c05      	ldr	r4, [pc, #20]	; (8002f24 <_write_r+0x20>)
 8002f10:	6022      	str	r2, [r4, #0]
 8002f12:	461a      	mov	r2, r3
 8002f14:	f7fe f9c3 	bl	800129e <_write>
 8002f18:	1c43      	adds	r3, r0, #1
 8002f1a:	d102      	bne.n	8002f22 <_write_r+0x1e>
 8002f1c:	6823      	ldr	r3, [r4, #0]
 8002f1e:	b103      	cbz	r3, 8002f22 <_write_r+0x1e>
 8002f20:	602b      	str	r3, [r5, #0]
 8002f22:	bd38      	pop	{r3, r4, r5, pc}
 8002f24:	20000200 	.word	0x20000200

08002f28 <_close_r>:
 8002f28:	b538      	push	{r3, r4, r5, lr}
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	4c05      	ldr	r4, [pc, #20]	; (8002f44 <_close_r+0x1c>)
 8002f2e:	4605      	mov	r5, r0
 8002f30:	4608      	mov	r0, r1
 8002f32:	6023      	str	r3, [r4, #0]
 8002f34:	f7ff f816 	bl	8001f64 <_close>
 8002f38:	1c43      	adds	r3, r0, #1
 8002f3a:	d102      	bne.n	8002f42 <_close_r+0x1a>
 8002f3c:	6823      	ldr	r3, [r4, #0]
 8002f3e:	b103      	cbz	r3, 8002f42 <_close_r+0x1a>
 8002f40:	602b      	str	r3, [r5, #0]
 8002f42:	bd38      	pop	{r3, r4, r5, pc}
 8002f44:	20000200 	.word	0x20000200

08002f48 <_fstat_r>:
 8002f48:	b538      	push	{r3, r4, r5, lr}
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	4c06      	ldr	r4, [pc, #24]	; (8002f68 <_fstat_r+0x20>)
 8002f4e:	4605      	mov	r5, r0
 8002f50:	4608      	mov	r0, r1
 8002f52:	4611      	mov	r1, r2
 8002f54:	6023      	str	r3, [r4, #0]
 8002f56:	f7ff f808 	bl	8001f6a <_fstat>
 8002f5a:	1c43      	adds	r3, r0, #1
 8002f5c:	d102      	bne.n	8002f64 <_fstat_r+0x1c>
 8002f5e:	6823      	ldr	r3, [r4, #0]
 8002f60:	b103      	cbz	r3, 8002f64 <_fstat_r+0x1c>
 8002f62:	602b      	str	r3, [r5, #0]
 8002f64:	bd38      	pop	{r3, r4, r5, pc}
 8002f66:	bf00      	nop
 8002f68:	20000200 	.word	0x20000200

08002f6c <_isatty_r>:
 8002f6c:	b538      	push	{r3, r4, r5, lr}
 8002f6e:	2300      	movs	r3, #0
 8002f70:	4c05      	ldr	r4, [pc, #20]	; (8002f88 <_isatty_r+0x1c>)
 8002f72:	4605      	mov	r5, r0
 8002f74:	4608      	mov	r0, r1
 8002f76:	6023      	str	r3, [r4, #0]
 8002f78:	f7fe fffc 	bl	8001f74 <_isatty>
 8002f7c:	1c43      	adds	r3, r0, #1
 8002f7e:	d102      	bne.n	8002f86 <_isatty_r+0x1a>
 8002f80:	6823      	ldr	r3, [r4, #0]
 8002f82:	b103      	cbz	r3, 8002f86 <_isatty_r+0x1a>
 8002f84:	602b      	str	r3, [r5, #0]
 8002f86:	bd38      	pop	{r3, r4, r5, pc}
 8002f88:	20000200 	.word	0x20000200

08002f8c <_lseek_r>:
 8002f8c:	b538      	push	{r3, r4, r5, lr}
 8002f8e:	4605      	mov	r5, r0
 8002f90:	4608      	mov	r0, r1
 8002f92:	4611      	mov	r1, r2
 8002f94:	2200      	movs	r2, #0
 8002f96:	4c05      	ldr	r4, [pc, #20]	; (8002fac <_lseek_r+0x20>)
 8002f98:	6022      	str	r2, [r4, #0]
 8002f9a:	461a      	mov	r2, r3
 8002f9c:	f7fe ffec 	bl	8001f78 <_lseek>
 8002fa0:	1c43      	adds	r3, r0, #1
 8002fa2:	d102      	bne.n	8002faa <_lseek_r+0x1e>
 8002fa4:	6823      	ldr	r3, [r4, #0]
 8002fa6:	b103      	cbz	r3, 8002faa <_lseek_r+0x1e>
 8002fa8:	602b      	str	r3, [r5, #0]
 8002faa:	bd38      	pop	{r3, r4, r5, pc}
 8002fac:	20000200 	.word	0x20000200

08002fb0 <memchr>:
 8002fb0:	b510      	push	{r4, lr}
 8002fb2:	b2c9      	uxtb	r1, r1
 8002fb4:	4402      	add	r2, r0
 8002fb6:	4290      	cmp	r0, r2
 8002fb8:	4603      	mov	r3, r0
 8002fba:	d101      	bne.n	8002fc0 <memchr+0x10>
 8002fbc:	2000      	movs	r0, #0
 8002fbe:	bd10      	pop	{r4, pc}
 8002fc0:	781c      	ldrb	r4, [r3, #0]
 8002fc2:	3001      	adds	r0, #1
 8002fc4:	428c      	cmp	r4, r1
 8002fc6:	d1f6      	bne.n	8002fb6 <memchr+0x6>
 8002fc8:	4618      	mov	r0, r3
 8002fca:	bd10      	pop	{r4, pc}

08002fcc <__malloc_lock>:
 8002fcc:	4770      	bx	lr

08002fce <__malloc_unlock>:
 8002fce:	4770      	bx	lr

08002fd0 <_read_r>:
 8002fd0:	b538      	push	{r3, r4, r5, lr}
 8002fd2:	4605      	mov	r5, r0
 8002fd4:	4608      	mov	r0, r1
 8002fd6:	4611      	mov	r1, r2
 8002fd8:	2200      	movs	r2, #0
 8002fda:	4c05      	ldr	r4, [pc, #20]	; (8002ff0 <_read_r+0x20>)
 8002fdc:	6022      	str	r2, [r4, #0]
 8002fde:	461a      	mov	r2, r3
 8002fe0:	f7fe ff98 	bl	8001f14 <_read>
 8002fe4:	1c43      	adds	r3, r0, #1
 8002fe6:	d102      	bne.n	8002fee <_read_r+0x1e>
 8002fe8:	6823      	ldr	r3, [r4, #0]
 8002fea:	b103      	cbz	r3, 8002fee <_read_r+0x1e>
 8002fec:	602b      	str	r3, [r5, #0]
 8002fee:	bd38      	pop	{r3, r4, r5, pc}
 8002ff0:	20000200 	.word	0x20000200

08002ff4 <_init>:
 8002ff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ff6:	bf00      	nop
 8002ff8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ffa:	bc08      	pop	{r3}
 8002ffc:	469e      	mov	lr, r3
 8002ffe:	4770      	bx	lr

08003000 <_fini>:
 8003000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003002:	bf00      	nop
 8003004:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003006:	bc08      	pop	{r3}
 8003008:	469e      	mov	lr, r3
 800300a:	4770      	bx	lr
