
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.20000000000000000000;
2.20000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_16_16_16_1";
mvm_16_16_16_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_16_16_16_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_16_16_16_1' with
	the parameters "16,16,16,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k16_p16_b16_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k16_p16_b16_g1' with
	the parameters "5,16". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP16 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k16_p16_b16_g1' with
	the parameters "1,16,16,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b16_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b16_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "16,16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "16,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE16' with
	the parameters "16,16,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b16_SIZE16_LOGSIZE4/105 |   16   |   16    |      4       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE16' with
	the parameters "4,15". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP15 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 684 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b4_TOP15_0'
  Processing 'memory_b16_SIZE16_LOGSIZE4_0'
  Processing 'seqMemory_b16_SIZE16_0'
  Processing 'singlepath_n_row1_n_col16_b16_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP16'
  Processing 'multipath_k16_p16_b16_g1'
  Processing 'mvm_16_16_16_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g1_1_DW01_add_0'
  Processing 'mac_b16_g1_2_DW01_add_0'
  Processing 'mac_b16_g1_3_DW01_add_0'
  Processing 'mac_b16_g1_4_DW01_add_0'
  Processing 'mac_b16_g1_5_DW01_add_0'
  Processing 'mac_b16_g1_6_DW01_add_0'
  Processing 'mac_b16_g1_7_DW01_add_0'
  Processing 'mac_b16_g1_8_DW01_add_0'
  Processing 'mac_b16_g1_9_DW01_add_0'
  Processing 'mac_b16_g1_10_DW01_add_0'
  Processing 'mac_b16_g1_11_DW01_add_0'
  Processing 'mac_b16_g1_12_DW01_add_0'
  Processing 'mac_b16_g1_13_DW01_add_0'
  Processing 'mac_b16_g1_14_DW01_add_0'
  Processing 'mac_b16_g1_15_DW01_add_0'
  Processing 'mac_b16_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP16_DW01_inc_0'
  Mapping 'mac_b16_g1_1_DW_mult_tc_0'
  Mapping 'mac_b16_g1_2_DW_mult_tc_0'
  Mapping 'mac_b16_g1_3_DW_mult_tc_0'
  Mapping 'mac_b16_g1_4_DW_mult_tc_0'
  Mapping 'mac_b16_g1_5_DW_mult_tc_0'
  Mapping 'mac_b16_g1_6_DW_mult_tc_0'
  Mapping 'mac_b16_g1_7_DW_mult_tc_0'
  Mapping 'mac_b16_g1_8_DW_mult_tc_0'
  Mapping 'mac_b16_g1_9_DW_mult_tc_0'
  Mapping 'mac_b16_g1_10_DW_mult_tc_0'
  Mapping 'mac_b16_g1_11_DW_mult_tc_0'
  Mapping 'mac_b16_g1_12_DW_mult_tc_0'
  Mapping 'mac_b16_g1_13_DW_mult_tc_0'
  Mapping 'mac_b16_g1_14_DW_mult_tc_0'
  Mapping 'mac_b16_g1_15_DW_mult_tc_0'
  Mapping 'mac_b16_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:21  117449.4      1.31     361.3   17943.1                          
    0:00:21  117449.4      1.31     361.3   17943.1                          
    0:00:21  117494.1      1.31     361.3   17943.1                          
    0:00:21  117538.7      1.31     361.3   17943.1                          
    0:00:21  117583.4      1.31     361.3   17943.1                          
    0:00:21  117620.9      1.31     361.3   17900.5                          
    0:00:22  118073.1      1.31     361.2    7865.7                          
    0:00:32  120160.7      0.94     268.2       0.0                          
    0:00:32  120135.2      0.94     268.2       0.0                          
    0:00:32  120135.2      0.94     268.2       0.0                          
    0:00:32  120133.6      0.94     267.9       0.0                          
    0:00:33  120133.6      0.94     267.9       0.0                          
    0:00:41  107263.2      0.98     257.3       0.0                          
    0:00:42  107251.2      0.96     251.7       0.0                          
    0:00:44  107258.9      0.94     250.6       0.0                          
    0:00:44  107266.6      0.93     249.7       0.0                          
    0:00:45  107275.4      0.92     248.5       0.0                          
    0:00:45  107279.9      0.92     247.7       0.0                          
    0:00:46  107285.8      0.92     247.0       0.0                          
    0:00:46  107293.5      0.91     246.4       0.0                          
    0:00:47  107296.4      0.91     246.3       0.0                          
    0:00:47  107299.1      0.91     246.0       0.0                          
    0:00:47  107301.2      0.91     245.8       0.0                          
    0:00:48  107304.9      0.91     245.5       0.0                          
    0:00:48  107308.7      0.91     245.3       0.0                          
    0:00:49  107172.2      0.91     245.3       0.0                          
    0:00:49  107172.2      0.91     245.3       0.0                          
    0:00:49  107172.2      0.91     245.3       0.0                          
    0:00:49  107172.2      0.91     245.3       0.0                          
    0:00:49  107172.2      0.91     245.3       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:49  107172.2      0.91     245.3       0.0                          
    0:00:49  107202.8      0.90     244.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:00:49  107228.6      0.90     243.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:00:49  107274.1      0.90     238.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:49  107320.4      0.90     234.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:49  107365.8      0.90     229.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:49  107388.7      0.90     228.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:00:49  107426.2      0.89     226.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:50  107459.5      0.88     225.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:00:50  107488.5      0.88     223.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:00:50  107513.2      0.87     222.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:50  107537.1      0.86     221.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:50  107558.4      0.86     220.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:50  107600.5      0.86     217.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:50  107637.4      0.86     214.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:50  107665.9      0.86     212.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:50  107674.9      0.85     211.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:00:50  107699.4      0.85     210.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:00:50  107727.1      0.84     209.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:00:51  107750.7      0.84     209.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:00:51  107760.9      0.84     208.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:00:51  107777.1      0.83     208.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:51  107789.6      0.83     207.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:00:51  107807.4      0.82     206.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:51  107815.4      0.82     206.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:00:51  107833.5      0.82     205.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:51  107851.6      0.82     203.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:51  107866.5      0.82     203.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:00:51  107878.4      0.81     202.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:00:51  107890.9      0.81     202.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:51  107918.6      0.81     201.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:00:52  107925.5      0.81     201.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:52  107940.1      0.80     200.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:00:52  107949.4      0.80     200.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:52  107969.1      0.80     199.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:52  107982.4      0.80     199.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:52  107997.3      0.79     199.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:00:52  108007.7      0.79     198.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:52  108008.0      0.79     198.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:00:52  108018.3      0.79     198.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:00:52  108027.4      0.79     198.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:00:52  108043.9      0.78     197.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:00:52  108043.3      0.78     197.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:00:52  108044.1      0.78     197.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:00:53  108072.6      0.77     196.2      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:53  108117.6      0.77     195.1      96.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:53  108125.0      0.77     194.8      96.9 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:53  108137.0      0.77     194.4      96.9 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:00:53  108149.5      0.77     194.0      96.9 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:00:53  108159.6      0.77     193.7      96.9 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:53  108171.3      0.77     193.2      96.9 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:53  108210.1      0.77     190.9      96.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:53  108227.2      0.77     190.2      96.9 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:00:53  108239.1      0.77     189.9      96.9 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:00:53  108257.2      0.76     189.4      96.9 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:53  108273.7      0.76     188.9      96.9 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:00:54  108291.0      0.75     188.5      96.9 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:00:54  108302.4      0.75     187.9      96.9 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:00:54  108310.4      0.75     187.6      96.9 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:54  108336.7      0.75     187.2     145.3 path/path/path/genblk1.add_in_reg[30]/D
    0:00:54  108341.3      0.74     186.9     145.3 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:54  108373.7      0.74     184.9     145.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:54  108396.9      0.74     183.6     145.3 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:54  108404.3      0.74     183.4     145.3 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:54  108404.3      0.74     183.3     145.3 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:54  108412.6      0.74     183.2     145.3 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:00:54  108424.3      0.74     182.9     145.3 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:54  108438.6      0.73     181.8     145.3 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:54  108445.5      0.73     181.7     145.3 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:00:54  108461.5      0.73     181.3     145.3 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:00:55  108465.0      0.73     181.0     145.3 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:55  108482.0      0.73     180.4     145.3 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:55  108484.6      0.72     180.2     145.3 path/path/path/genblk1.add_in_reg[30]/D
    0:00:55  108499.3      0.72     179.9     145.3 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:00:55  108511.8      0.72     179.5     145.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:55  108533.3      0.72     178.5     145.3 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:55  108559.7      0.72     177.8     193.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:55  108570.0      0.72     177.2     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:00:55  108578.8      0.72     176.9     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:00:55  108584.1      0.72     176.9     193.7 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:00:55  108614.7      0.71     174.8     193.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:55  108629.6      0.71     174.0     193.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:55  108642.9      0.71     173.0     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:00:55  108652.0      0.71     172.8     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:00:56  108652.5      0.71     172.7     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:56  108666.1      0.71     172.5     218.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:00:56  108668.2      0.71     172.4     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:00:56  108694.8      0.71     170.6     218.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:00:56  108702.8      0.71     170.5     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:56  108704.9      0.70     170.3     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:56  108711.5      0.70     170.2     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:00:56  108732.8      0.70     169.5     242.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:00:56  108736.0      0.70     169.3     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:56  108741.3      0.70     169.0     242.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:56  108765.3      0.70     167.5     242.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:56  108793.2      0.70     166.1     242.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:56  108820.9      0.70     164.4     242.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:56  108822.2      0.70     164.2     242.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:56  108835.5      0.70     163.4     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:00:57  108854.9      0.69     162.8     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:00:57  108885.5      0.69     162.2     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:00:57  108893.7      0.69     162.1     242.2 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:00:57  108893.5      0.69     162.1     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:57  108900.4      0.69     161.8     242.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:57  108913.2      0.69     161.5     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:00:57  108931.5      0.69     161.2     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:57  108941.9      0.69     160.9     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:00:57  108943.5      0.69     160.8     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:57  108956.3      0.68     159.9     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:57  108960.5      0.68     159.8     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:57  108980.5      0.68     158.9     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:58  108986.8      0.68     158.8     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:58  108999.1      0.67     158.4     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:00:58  109001.7      0.67     158.3     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:00:58  109018.5      0.67     158.0     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:58  109039.0      0.67     157.2     242.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:58  109040.0      0.67     157.1     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:58  109043.0      0.67     157.1     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:00:58  109065.9      0.67     156.5     266.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:58  109079.2      0.67     155.6     266.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:58  109099.9      0.67     154.7     266.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:58  109114.3      0.67     154.4     266.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:58  109114.5      0.66     154.3     266.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:00:58  109131.3      0.66     153.5     266.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:59  109139.0      0.66     153.3     266.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:59  109141.4      0.66     153.2     266.4 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:59  109162.4      0.66     152.5     290.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:59  109178.6      0.66     151.9     290.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:59  109189.0      0.66     151.4     290.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:59  109201.5      0.66     150.7     290.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:59  109210.0      0.65     150.3     290.6 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:59  109224.1      0.65     149.5     290.6 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:00:59  109251.0      0.65     147.8     290.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:59  109257.6      0.65     147.5     290.6 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:00:59  109257.4      0.65     147.5     290.6 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:00:59  109258.7      0.65     147.4     290.6 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:59  109264.6      0.65     147.1     290.6 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:00:59  109263.8      0.65     147.1     290.6 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:59  109267.7      0.64     147.0     290.6 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:00  109283.4      0.64     146.3     290.6 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:00  109298.1      0.64     145.4     290.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:00  109310.3      0.64     144.9     290.6 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:00  109322.3      0.64     144.2     290.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:00  109334.2      0.64     144.1     290.6 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:00  109336.1      0.64     143.9     290.6 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:00  109340.6      0.63     143.8     290.6 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:00  109353.9      0.63     143.5     290.6 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:00  109356.9      0.63     143.4     290.6 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:00  109367.2      0.63     143.3     290.6 path/path/path/genblk1.add_in_reg[30]/D
    0:01:00  109374.4      0.63     143.1     290.6 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:00  109382.4      0.63     143.0     290.6 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:00  109396.5      0.63     142.4     290.6 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:01  109397.8      0.63     142.3     290.6 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:01  109406.6      0.63     142.0     290.6 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:01  109418.0      0.63     141.6     290.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:01  109423.1      0.63     141.4     290.6 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:01  109429.5      0.63     141.3     290.6 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:01  109429.5      0.63     141.2     290.6 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:01  109429.5      0.63     141.2     290.6 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:01  109429.2      0.63     141.1     290.6 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:01  109429.2      0.63     141.1     290.6 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:01  109438.8      0.63     140.9     290.6 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:01  109453.7      0.62     140.3     290.6 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:01  109481.9      0.62     139.1     290.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:01  109491.7      0.62     138.8     290.6 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:01  109491.5      0.62     138.8     290.6 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:01  109502.1      0.62     138.3     290.6 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:01  109510.1      0.62     137.8     290.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:02  109523.4      0.62     137.2     290.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:02  109529.5      0.62     136.9     290.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:02  109531.6      0.62     136.6     290.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:02  109540.9      0.62     135.9     290.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:02  109542.0      0.62     135.9     290.6 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109551.6      0.61     135.7     290.6 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:02  109564.1      0.61     135.4     290.6 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109578.2      0.61     135.1     290.6 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109588.5      0.60     134.7     290.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:02  109597.3      0.60     134.4     290.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:02  109606.4      0.60     134.2     290.6 path/path/path/genblk1.add_in_reg[31]/D
    0:01:02  109616.2      0.60     133.8     290.6 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109630.6      0.60     133.4     290.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:02  109639.6      0.60     132.9     290.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:03  109647.9      0.59     132.5     290.6 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109662.2      0.59     132.0     290.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:03  109676.3      0.59     131.7     290.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:03  109684.8      0.59     131.2     290.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:03  109698.7      0.59     130.9     290.6 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109705.0      0.59     130.8     290.6 path/path/path/genblk1.add_in_reg[31]/D
    0:01:03  109712.5      0.59     130.5     290.6 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109725.8      0.59     130.1     290.6 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:03  109731.4      0.58     129.8     290.6 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:03  109734.3      0.58     129.8     290.6 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:03  109742.8      0.58     129.3     290.6 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109748.7      0.58     129.1     290.6 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109755.9      0.58     129.0     290.6 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:03  109766.8      0.58     128.6     290.6 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109776.1      0.58     128.2     290.6 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:03  109786.2      0.58     127.9     290.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  109797.4      0.58     127.3     290.6 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109809.1      0.58     127.0     290.6 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109821.3      0.57     126.5     290.6 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109835.9      0.57     126.1     290.6 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:04  109846.0      0.57     125.8     290.6 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109858.0      0.57     125.3     290.6 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:04  109869.2      0.57     125.0     290.6 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:04  109881.1      0.57     124.7     290.6 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:04  109887.0      0.57     124.5     290.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  109899.0      0.57     124.2     290.6 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109910.7      0.56     123.8     290.6 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109922.6      0.56     123.5     290.6 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109933.3      0.56     123.2     290.6 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:04  109934.6      0.56     123.1     290.6 path/path/path/genblk1.add_in_reg[31]/D
    0:01:04  109937.8      0.56     123.1     290.6 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109949.2      0.56     122.7     290.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  109959.1      0.56     122.4     290.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  109966.8      0.56     122.3     290.6 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109969.7      0.56     122.3     290.6 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109971.8      0.56     122.2     290.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  109979.6      0.56     121.9     290.6 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109981.7      0.56     121.8     290.6 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:05  110001.4      0.56     121.4     314.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  110008.3      0.56     121.1     314.8 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:05  110017.1      0.55     120.6     314.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  110028.2      0.55     120.5     314.8 path/path/path/genblk1.add_in_reg[31]/D
    0:01:05  110037.3      0.55     120.1     314.8 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:05  110043.7      0.55     119.9     314.8 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:05  110054.0      0.55     119.5     314.8 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:05  110063.4      0.55     119.3     314.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  110068.9      0.55     119.1     314.8 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:05  110077.7      0.55     118.9     314.8 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:06  110088.4      0.55     118.6     314.8 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:06  110095.3      0.55     118.5     314.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:06  110103.5      0.54     118.2     314.8 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:06  110110.4      0.54     117.9     314.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:06  110119.7      0.54     117.9     314.8 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:06  110128.3      0.54     117.7     314.8 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:06  110138.9      0.54     117.2     314.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:06  110143.7      0.54     117.0     314.8 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:06  110153.5      0.54     116.9     314.8 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:06  110167.6      0.54     116.5     314.8 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:06  110175.1      0.54     116.2     314.8 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:06  110186.0      0.54     115.8     314.8 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:06  110191.8      0.53     115.7     314.8 path/path/path/genblk1.add_in_reg[31]/D
    0:01:06  110200.3      0.53     115.3     314.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:06  110208.1      0.53     115.1     314.8 path/path/path/genblk1.add_in_reg[31]/D
    0:01:06  110219.2      0.53     114.9     314.8 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:06  110226.7      0.53     114.5     314.8 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:06  110229.1      0.53     114.5     314.8 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:07  110232.3      0.53     114.4     314.8 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:07  110238.9      0.53     114.3     314.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  110241.8      0.53     114.3     314.8 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:07  110246.4      0.53     113.9     314.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  110250.3      0.53     113.7     314.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  110257.8      0.53     113.4     314.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  110265.2      0.53     113.2     314.8 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:07  110271.6      0.52     113.0     314.8 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:07  110274.8      0.52     112.8     314.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  110278.3      0.52     112.7     314.8 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:07  110283.3      0.52     112.6     314.8 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:07  110284.9      0.52     112.5     314.8 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:07  110290.5      0.52     112.4     314.8 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:07  110294.2      0.52     112.1     314.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  110302.8      0.52     111.7     314.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  110307.8      0.52     111.6     314.8 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:07  110313.1      0.52     111.6     314.8 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:07  110321.4      0.52     111.3     314.8 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:08  110325.6      0.52     111.1     314.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  110333.3      0.52     110.8     314.8 path/path/path/genblk1.add_in_reg[31]/D
    0:01:08  110340.0      0.52     110.9     314.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  110346.4      0.52     110.8     314.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  110350.9      0.52     110.6     314.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  110355.4      0.51     110.4     314.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  110359.9      0.51     110.3     314.8 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:08  110361.8      0.51     110.2     314.8 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:08  110368.2      0.51     109.9     314.8 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:08  110369.0      0.51     109.8     314.8 path/path/path/genblk1.add_in_reg[31]/D
    0:01:08  110375.4      0.51     109.7     314.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  110379.1      0.51     109.5     314.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  110384.9      0.51     109.4     314.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  110391.9      0.51     109.2     314.8 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:08  110396.9      0.51     109.1     314.8 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:08  110401.2      0.51     109.0     314.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  110402.8      0.51     109.0     314.8 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:09  110404.4      0.51     108.9     314.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  110405.2      0.51     108.9     314.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  110410.2      0.51     108.8     314.8 path/path/path/genblk1.add_in_reg[31]/D
    0:01:09  110413.4      0.51     108.7     314.8 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:09  110417.4      0.51     108.5     314.8 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:09  110419.0      0.51     108.4     314.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  110419.8      0.51     108.4     314.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  110425.1      0.51     108.1     314.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  110432.0      0.51     108.0     314.8 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:09  110434.2      0.51     108.0     314.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  110436.5      0.51     108.0     314.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  110438.4      0.51     107.9     314.8 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:09  110444.3      0.50     107.9     314.8 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:09  110448.3      0.50     107.8     314.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  110451.4      0.50     107.7     314.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  110451.4      0.50     107.7     314.8 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:09  110452.2      0.50     107.6     314.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  110454.4      0.50     107.5     314.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:10  110455.2      0.50     107.5     314.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:10  110457.8      0.50     107.4     314.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:10  110464.5      0.50     107.3     314.8 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110467.4      0.50     107.2     314.8 path/path/path/genblk1.add_in_reg[31]/D
    0:01:10  110474.1      0.50     106.9     314.8 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110477.0      0.50     106.9     314.8 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110477.0      0.50     106.9     314.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:10  110478.8      0.50     106.8     314.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:10  110480.4      0.50     106.8     314.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:10  110483.6      0.50     106.8     314.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:10  110483.6      0.50     106.7     314.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:10  110483.6      0.50     106.7     314.8 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110486.8      0.50     106.6     314.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:10  110488.7      0.50     106.5     314.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:10  110488.4      0.50     106.5     314.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:10  110490.8      0.50     106.4     314.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:10  110495.6      0.50     106.3     314.8 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110498.8      0.50     106.3     314.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  110500.7      0.50     106.2     314.8 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110502.3      0.50     106.2     314.8 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110503.3      0.50     106.2     314.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  110504.6      0.50     106.1     314.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  110509.2      0.50     106.0     314.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  110511.0      0.50     105.9     314.8 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110516.1      0.50     105.8     314.8 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:11  110519.5      0.50     105.8     314.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  110522.7      0.50     105.6     314.8 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  110525.7      0.50     105.6     314.8 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110528.9      0.50     105.4     314.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  110531.2      0.50     105.3     314.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  110535.0      0.49     105.2     314.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  110535.8      0.49     105.1     314.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  110541.4      0.49     105.1     314.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  110542.9      0.49     104.9     314.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  110546.1      0.49     104.9     314.8 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110548.0      0.49     104.9     314.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  110549.9      0.49     104.9     314.8 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110554.9      0.49     104.7     314.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  110557.0      0.49     104.6     314.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  110562.1      0.49     104.5     314.8 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110564.5      0.49     104.4     314.8 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:12  110566.1      0.49     104.4     314.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  110568.8      0.49     104.4     314.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  110570.1      0.49     104.3     314.8 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:12  110573.3      0.49     104.2     314.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  110574.6      0.49     104.2     314.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  110575.1      0.49     104.1     314.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  110578.3      0.49     104.1     314.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  110581.0      0.49     104.0     314.8 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  110582.8      0.49     103.9     314.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  110585.5      0.49     103.9     314.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  110587.4      0.49     103.8     314.8 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110589.0      0.49     103.7     314.8 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110591.9      0.49     103.6     314.8 path/path/path/genblk1.add_in_reg[31]/D
    0:01:13  110592.2      0.49     103.6     314.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110596.1      0.49     103.5     314.8 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110596.9      0.49     103.5     314.8 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110599.3      0.49     103.4     314.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110600.9      0.49     103.4     314.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110602.8      0.49     103.4     314.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110604.1      0.49     103.2     314.8 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110606.5      0.48     103.0     314.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110611.8      0.48     103.0     314.8 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110613.4      0.48     102.9     314.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110613.4      0.48     102.9     314.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110614.5      0.48     102.9     314.8 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110615.3      0.48     102.9     314.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110616.1      0.48     102.9     314.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110617.4      0.48     102.9     314.8 path/path/path/genblk1.add_in_reg[31]/D
    0:01:14  110618.2      0.48     102.8     314.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  110619.6      0.48     102.8     314.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  110620.4      0.48     102.8     314.8                          
    0:01:15  110361.3      0.48     102.8     314.8                          
    0:01:15  110361.3      0.48     102.8     314.8                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:15  110361.3      0.48     102.8     314.8                          
    0:01:15  110336.3      0.48     102.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110343.7      0.48     102.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:15  110358.9      0.48     101.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:15  110376.2      0.48     100.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  110378.6      0.48     100.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  110379.9      0.48      99.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110387.1      0.48      99.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110399.3      0.48      99.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110399.3      0.48      99.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:16  110400.6      0.48      99.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110401.7      0.48      99.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:16  110403.6      0.48      99.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  110403.3      0.48      99.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110405.7      0.48      98.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  110405.7      0.48      98.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  110409.4      0.48      98.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110410.7      0.48      98.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110416.1      0.48      98.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  110416.1      0.48      98.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110416.1      0.48      98.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110422.2      0.48      97.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  110422.2      0.48      97.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110423.5      0.48      97.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110433.6      0.48      97.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:17  110436.0      0.48      97.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110441.1      0.48      97.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110441.1      0.48      97.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110442.4      0.48      97.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110447.2      0.48      97.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110447.2      0.48      96.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:18  110447.7      0.48      96.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110451.2      0.48      96.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110451.2      0.48      96.9       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:18  110451.7      0.48      96.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110452.2      0.48      96.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110452.2      0.48      96.8       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:18  110452.2      0.48      96.8       0.0                          
    0:01:19  110452.2      0.48      96.8       0.0                          
    0:01:20  110273.2      0.48      96.7       0.0                          
    0:01:21  110234.7      0.48      96.9       0.0                          
    0:01:21  110213.4      0.48      96.9       0.0                          
    0:01:22  110194.2      0.48      96.9       0.0                          
    0:01:22  110175.6      0.48      96.9       0.0                          
    0:01:22  110157.0      0.48      96.9       0.0                          
    0:01:22  110139.4      0.48      96.9       0.0                          
    0:01:23  110121.9      0.48      96.9       0.0                          
    0:01:23  110112.8      0.48      96.9       0.0                          
    0:01:23  110096.3      0.48      96.9       0.0                          
    0:01:23  110087.8      0.48      96.9       0.0                          
    0:01:24  110079.3      0.48      96.9       0.0                          
    0:01:24  110070.8      0.48      96.9       0.0                          
    0:01:24  110062.3      0.48      96.9       0.0                          
    0:01:24  110053.8      0.48      96.9       0.0                          
    0:01:24  110045.3      0.48      96.9       0.0                          
    0:01:24  110045.3      0.48      96.9       0.0                          
    0:01:24  110045.3      0.48      96.9       0.0                          
    0:01:25  110003.5      0.48      97.5       0.0                          
    0:01:25  109996.6      0.48      97.6       0.0                          
    0:01:25  109996.6      0.48      97.6       0.0                          
    0:01:25  109996.6      0.48      97.6       0.0                          
    0:01:25  109996.6      0.48      97.6       0.0                          
    0:01:25  109996.6      0.48      97.6       0.0                          
    0:01:25  109996.6      0.48      97.6       0.0                          
    0:01:25  109997.9      0.48      97.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:25  109999.5      0.48      97.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:25  110001.1      0.48      97.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:25  110001.6      0.48      97.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:25  110007.0      0.48      97.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:26  110001.4      0.48      97.1       0.0                          
    0:01:27  109924.8      0.48      97.1       0.0                          
    0:01:28  109891.5      0.48      97.1       0.0                          
    0:01:28  109877.7      0.48      97.1       0.0                          
    0:01:28  109859.1      0.48      97.0       0.0                          
    0:01:28  109841.0      0.48      96.8       0.0                          
    0:01:28  109820.2      0.48      96.8       0.0                          
    0:01:28  109792.8      0.48      96.6       0.0                          
    0:01:29  109764.1      0.48      96.6       0.0                          
    0:01:29  109649.2      0.48      96.6       0.0                          
    0:01:30  109571.0      0.48      96.6       0.0                          
    0:01:30  109515.9      0.48      96.6       0.0                          
    0:01:31  109462.7      0.48      96.6       0.0                          
    0:01:31  109405.3      0.48      96.6       0.0                          
    0:01:32  109388.2      0.48      96.6       0.0                          
    0:01:32  109385.3      0.48      96.6       0.0                          
    0:01:32  109384.0      0.48      96.6       0.0                          
    0:01:32  109383.2      0.48      96.6       0.0                          
    0:01:33  109380.3      0.48      96.6       0.0                          
    0:01:34  109380.3      0.48      96.6       0.0                          
    0:01:34  109373.9      0.48      96.8       0.0                          
    0:01:34  109373.9      0.48      96.8       0.0                          
    0:01:34  109373.9      0.48      96.8       0.0                          
    0:01:34  109373.9      0.48      96.8       0.0                          
    0:01:34  109373.9      0.48      96.8       0.0                          
    0:01:34  109373.9      0.48      96.8       0.0                          
    0:01:34  109374.9      0.48      96.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:34  109376.0      0.48      96.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:35  109377.1      0.48      96.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:35  109378.1      0.48      96.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:35  109378.7      0.48      96.6       0.0 path/path/path/genblk1.add_in_reg[31]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_16_16_16_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 12136 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 00:11:27 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_16_16_16_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              52360.504241
Buf/Inv area:                     2513.699987
Noncombinational area:           57018.162037
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                109378.666278
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 00:11:31 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_16_16_16_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  28.0262 mW   (88%)
  Net Switching Power  =   3.7850 mW   (12%)
                         ---------
Total Dynamic Power    =  31.8112 mW  (100%)

Cell Leakage Power     =   2.2396 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.6119e+04          604.1320        9.5669e+05        2.7680e+04  (  81.29%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.9070e+03        3.1808e+03        1.2829e+06        6.3708e+03  (  18.71%)
--------------------------------------------------------------------------------------------------
Total          2.8026e+04 uW     3.7849e+03 uW     2.2396e+06 nW     3.4051e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 00:11:32 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[1].path/Vec_x_Mem/Mem/data_out_tri_enable_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[1].path/path/genblk1.add_in_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_16_16_16_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[1].path/Vec_x_Mem/Mem/data_out_tri_enable_reg[1]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[1].path/Vec_x_Mem/Mem/data_out_tri_enable_reg[1]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[1].path/Vec_x_Mem/Mem/data_out_tri[1]/Z (TBUF_X2)
                                                          0.13       0.21 f
  path/genblk1[1].path/Vec_x_Mem/Mem/data_out[1] (memory_b16_SIZE16_LOGSIZE4_29)
                                                          0.00       0.21 f
  path/genblk1[1].path/Vec_x_Mem/data_out[1] (seqMemory_b16_SIZE16_29)
                                                          0.00       0.21 f
  path/genblk1[1].path/path/in1[1] (mac_b16_g1_15)        0.00       0.21 f
  path/genblk1[1].path/path/mult_21/b[1] (mac_b16_g1_15_DW_mult_tc_0)
                                                          0.00       0.21 f
  path/genblk1[1].path/path/mult_21/U812/ZN (XNOR2_X1)
                                                          0.07       0.28 r
  path/genblk1[1].path/path/mult_21/U810/ZN (OAI22_X1)
                                                          0.04       0.32 f
  path/genblk1[1].path/path/mult_21/U81/CO (HA_X1)        0.06       0.38 f
  path/genblk1[1].path/path/mult_21/U80/CO (FA_X1)        0.09       0.47 f
  path/genblk1[1].path/path/mult_21/U79/CO (FA_X1)        0.11       0.58 f
  path/genblk1[1].path/path/mult_21/U656/ZN (NAND2_X1)
                                                          0.04       0.62 r
  path/genblk1[1].path/path/mult_21/U576/ZN (NAND3_X1)
                                                          0.04       0.66 f
  path/genblk1[1].path/path/mult_21/U692/ZN (NAND2_X1)
                                                          0.04       0.69 r
  path/genblk1[1].path/path/mult_21/U646/ZN (NAND3_X1)
                                                          0.04       0.73 f
  path/genblk1[1].path/path/mult_21/U711/ZN (NAND2_X1)
                                                          0.04       0.77 r
  path/genblk1[1].path/path/mult_21/U695/ZN (NAND3_X1)
                                                          0.04       0.80 f
  path/genblk1[1].path/path/mult_21/U754/ZN (NAND2_X1)
                                                          0.03       0.83 r
  path/genblk1[1].path/path/mult_21/U757/ZN (NAND3_X1)
                                                          0.03       0.87 f
  path/genblk1[1].path/path/mult_21/U74/CO (FA_X1)        0.09       0.96 f
  path/genblk1[1].path/path/mult_21/U73/CO (FA_X1)        0.10       1.05 f
  path/genblk1[1].path/path/mult_21/U760/ZN (NAND2_X1)
                                                          0.04       1.09 r
  path/genblk1[1].path/path/mult_21/U614/ZN (NAND3_X1)
                                                          0.04       1.13 f
  path/genblk1[1].path/path/mult_21/U673/ZN (NAND2_X1)
                                                          0.03       1.16 r
  path/genblk1[1].path/path/mult_21/U676/ZN (NAND3_X1)
                                                          0.03       1.19 f
  path/genblk1[1].path/path/mult_21/U70/CO (FA_X1)        0.10       1.29 f
  path/genblk1[1].path/path/mult_21/U622/ZN (NAND2_X1)
                                                          0.04       1.33 r
  path/genblk1[1].path/path/mult_21/U593/ZN (NAND3_X1)
                                                          0.04       1.37 f
  path/genblk1[1].path/path/mult_21/U790/ZN (NAND2_X1)
                                                          0.03       1.40 r
  path/genblk1[1].path/path/mult_21/U787/ZN (NAND3_X1)
                                                          0.04       1.44 f
  path/genblk1[1].path/path/mult_21/U796/ZN (NAND2_X1)
                                                          0.04       1.48 r
  path/genblk1[1].path/path/mult_21/U799/ZN (NAND3_X1)
                                                          0.04       1.52 f
  path/genblk1[1].path/path/mult_21/U649/ZN (NAND2_X1)
                                                          0.03       1.55 r
  path/genblk1[1].path/path/mult_21/U652/ZN (NAND3_X1)
                                                          0.03       1.58 f
  path/genblk1[1].path/path/mult_21/U65/CO (FA_X1)        0.10       1.67 f
  path/genblk1[1].path/path/mult_21/U685/ZN (NAND2_X1)
                                                          0.04       1.71 r
  path/genblk1[1].path/path/mult_21/U688/ZN (NAND3_X1)
                                                          0.05       1.76 f
  path/genblk1[1].path/path/mult_21/U569/ZN (NAND2_X1)
                                                          0.04       1.80 r
  path/genblk1[1].path/path/mult_21/U591/ZN (NAND3_X1)
                                                          0.03       1.83 f
  path/genblk1[1].path/path/mult_21/U606/ZN (NAND2_X1)
                                                          0.03       1.86 r
  path/genblk1[1].path/path/mult_21/U581/ZN (NAND3_X1)
                                                          0.04       1.90 f
  path/genblk1[1].path/path/mult_21/U664/ZN (NAND2_X1)
                                                          0.04       1.94 r
  path/genblk1[1].path/path/mult_21/U598/ZN (NAND3_X1)
                                                          0.04       1.97 f
  path/genblk1[1].path/path/mult_21/U669/ZN (NAND2_X1)
                                                          0.03       2.01 r
  path/genblk1[1].path/path/mult_21/U643/ZN (NAND3_X1)
                                                          0.05       2.05 f
  path/genblk1[1].path/path/mult_21/U570/ZN (NAND2_X1)
                                                          0.04       2.09 r
  path/genblk1[1].path/path/mult_21/U588/ZN (NAND3_X1)
                                                          0.03       2.12 f
  path/genblk1[1].path/path/mult_21/U700/ZN (NAND2_X1)
                                                          0.03       2.15 r
  path/genblk1[1].path/path/mult_21/U575/ZN (NAND3_X1)
                                                          0.04       2.19 f
  path/genblk1[1].path/path/mult_21/U638/ZN (NAND2_X1)
                                                          0.04       2.23 r
  path/genblk1[1].path/path/mult_21/U629/ZN (NAND3_X1)
                                                          0.04       2.27 f
  path/genblk1[1].path/path/mult_21/U780/ZN (NAND2_X1)
                                                          0.04       2.30 r
  path/genblk1[1].path/path/mult_21/U782/ZN (NAND3_X1)
                                                          0.04       2.34 f
  path/genblk1[1].path/path/mult_21/U784/ZN (NAND2_X1)
                                                          0.04       2.38 r
  path/genblk1[1].path/path/mult_21/U618/ZN (NAND3_X1)
                                                          0.04       2.41 f
  path/genblk1[1].path/path/mult_21/U769/ZN (NAND2_X1)
                                                          0.04       2.45 r
  path/genblk1[1].path/path/mult_21/U568/ZN (NAND3_X1)
                                                          0.04       2.49 f
  path/genblk1[1].path/path/mult_21/U774/ZN (NAND2_X1)
                                                          0.04       2.53 r
  path/genblk1[1].path/path/mult_21/U586/ZN (NAND3_X1)
                                                          0.04       2.56 f
  path/genblk1[1].path/path/mult_21/U616/ZN (NAND2_X1)
                                                          0.03       2.59 r
  path/genblk1[1].path/path/mult_21/U602/ZN (AND3_X1)     0.05       2.64 r
  path/genblk1[1].path/path/mult_21/product[31] (mac_b16_g1_15_DW_mult_tc_0)
                                                          0.00       2.64 r
  path/genblk1[1].path/path/genblk1.add_in_reg[31]/D (DFF_X2)
                                                          0.01       2.65 r
  data arrival time                                                  2.65

  clock clk (rise edge)                                   2.20       2.20
  clock network delay (ideal)                             0.00       2.20
  path/genblk1[1].path/path/genblk1.add_in_reg[31]/CK (DFF_X2)
                                                          0.00       2.20 r
  library setup time                                     -0.03       2.17
  data required time                                                 2.17
  --------------------------------------------------------------------------
  data required time                                                 2.17
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.48


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 15 nets to module multipath_k16_p16_b16_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
