{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1425003243701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425003243701 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2013 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2013 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425003243701 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425003243701 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425003243701 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425003243701 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425003243701 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425003243701 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425003243701 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425003243701 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425003243701 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425003243701 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425003243701 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425003243701 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425003243701 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 27 10:14:03 2015 " "Processing started: Fri Feb 27 10:14:03 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1425003243701 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1425003243701 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Gray_Processing " "Command: quartus_map Gray_Processing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1425003243702 ""}
{ "Info" "IQCU_AUTO_DEVICE_REPLACED" "Cyclone V 5CGXFC7C7F23C8 " "Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set." {  } {  } 0 20034 "Auto device selection is not supported for %1!s! device family. The default device, %2!s!, is set." 0 0 "Quartus II" 0 -1 1425003243912 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1425003244023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/gray_processing_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/gray_processing_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gray_Processing_GN-rtl " "Found design unit 1: Gray_Processing_GN-rtl" {  } { { "hdl/Gray_Processing_GN.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing_GN.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244541 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gray_Processing_GN " "Found entity 1: Gray_Processing_GN" {  } { { "hdl/Gray_Processing_GN.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing_GN.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/gray_processing_gn_gray_processing_gray_processing_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/gray_processing_gn_gray_processing_gray_processing_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gray_Processing_GN_Gray_Processing_Gray_Processing_Module-rtl " "Found design unit 1: Gray_Processing_GN_Gray_Processing_Gray_Processing_Module-rtl" {  } { { "hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244546 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gray_Processing_GN_Gray_Processing_Gray_Processing_Module " "Found entity 1: Gray_Processing_GN_Gray_Processing_Gray_Processing_Module" {  } { { "hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/tb_gray_processing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/tb_gray_processing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Gray_Processing-rtl " "Found design unit 1: tb_Gray_Processing-rtl" {  } { { "hdl/tb_Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/tb_Gray_Processing.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244549 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Gray_Processing " "Found entity 1: tb_Gray_Processing" {  } { { "hdl/tb_Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/tb_Gray_Processing.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_barrelshifter_gnv5dvaght.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_barrelshifter_gnv5dvaght.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_barrelshifter_GNV5DVAGHT-rtl " "Found design unit 1: alt_dspbuilder_barrelshifter_GNV5DVAGHT-rtl" {  } { { "hdl/alt_dspbuilder_barrelshifter_GNV5DVAGHT.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_barrelshifter_GNV5DVAGHT.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244551 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_barrelshifter_GNV5DVAGHT " "Found entity 1: alt_dspbuilder_barrelshifter_GNV5DVAGHT" {  } { { "hdl/alt_dspbuilder_barrelshifter_GNV5DVAGHT.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_barrelshifter_GNV5DVAGHT.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_barrelshiftaltr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_barrelshiftaltr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_BarrelShiftAltr-SYNTH " "Found design unit 1: alt_dspbuilder_BarrelShiftAltr-SYNTH" {  } { { "hdl/alt_dspbuilder_BarrelShiftAltr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_BarrelShiftAltr.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244554 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_BarrelShiftAltr " "Found entity 1: alt_dspbuilder_BarrelShiftAltr" {  } { { "hdl/alt_dspbuilder_BarrelShiftAltr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_BarrelShiftAltr.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_bus_concat_gn55etj4vi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_bus_concat_gn55etj4vi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_concat_GN55ETJ4VI-rtl " "Found design unit 1: alt_dspbuilder_bus_concat_GN55ETJ4VI-rtl" {  } { { "hdl/alt_dspbuilder_bus_concat_GN55ETJ4VI.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_bus_concat_GN55ETJ4VI.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244557 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_concat_GN55ETJ4VI " "Found entity 1: alt_dspbuilder_bus_concat_GN55ETJ4VI" {  } { { "hdl/alt_dspbuilder_bus_concat_GN55ETJ4VI.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_bus_concat_GN55ETJ4VI.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_bus_concat_gniiozrpjd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_bus_concat_gniiozrpjd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_concat_GNIIOZRPJD-rtl " "Found design unit 1: alt_dspbuilder_bus_concat_GNIIOZRPJD-rtl" {  } { { "hdl/alt_dspbuilder_bus_concat_GNIIOZRPJD.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_bus_concat_GNIIOZRPJD.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244559 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_concat_GNIIOZRPJD " "Found entity 1: alt_dspbuilder_bus_concat_GNIIOZRPJD" {  } { { "hdl/alt_dspbuilder_bus_concat_GNIIOZRPJD.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_bus_concat_GNIIOZRPJD.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gn46n4uj5s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gn46n4uj5s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN46N4UJ5S-rtl " "Found design unit 1: alt_dspbuilder_cast_GN46N4UJ5S-rtl" {  } { { "hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244562 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN46N4UJ5S " "Found entity 1: alt_dspbuilder_cast_GN46N4UJ5S" {  } { { "hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_sbf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_sbf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SBF-SBF_SYNTH " "Found design unit 1: alt_dspbuilder_SBF-SBF_SYNTH" {  } { { "hdl/alt_dspbuilder_SBF.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244565 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SBF " "Found entity 1: alt_dspbuilder_SBF" {  } { { "hdl/alt_dspbuilder_SBF.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_asat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_asat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_ASAT-ASAT_SYNTH " "Found design unit 1: alt_dspbuilder_ASAT-ASAT_SYNTH" {  } { { "hdl/alt_dspbuilder_ASAT.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_ASAT.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244568 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_ASAT " "Found entity 1: alt_dspbuilder_ASAT" {  } { { "hdl/alt_dspbuilder_ASAT.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_ASAT.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_saltrpropagate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_saltrpropagate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sAltrPropagate-sAltrPropagate_Synth " "Found design unit 1: alt_dspbuilder_sAltrPropagate-sAltrPropagate_Synth" {  } { { "hdl/alt_dspbuilder_sAltrPropagate.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_sAltrPropagate.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244570 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sAltrPropagate " "Found entity 1: alt_dspbuilder_sAltrPropagate" {  } { { "hdl/alt_dspbuilder_sAltrPropagate.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_sAltrPropagate.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_around.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_around.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_AROUND-AROUND_SYNTH " "Found design unit 1: alt_dspbuilder_AROUND-AROUND_SYNTH" {  } { { "hdl/alt_dspbuilder_AROUND.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_AROUND.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244576 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_AROUND " "Found entity 1: alt_dspbuilder_AROUND" {  } { { "hdl/alt_dspbuilder_AROUND.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_AROUND.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gn6omcqqs7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gn6omcqqs7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN6OMCQQS7-rtl " "Found design unit 1: alt_dspbuilder_cast_GN6OMCQQS7-rtl" {  } { { "hdl/alt_dspbuilder_cast_GN6OMCQQS7.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_cast_GN6OMCQQS7.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244579 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN6OMCQQS7 " "Found entity 1: alt_dspbuilder_cast_GN6OMCQQS7" {  } { { "hdl/alt_dspbuilder_cast_GN6OMCQQS7.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_cast_GN6OMCQQS7.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gn7iaaycsz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gn7iaaycsz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN7IAAYCSZ-rtl " "Found design unit 1: alt_dspbuilder_cast_GN7IAAYCSZ-rtl" {  } { { "hdl/alt_dspbuilder_cast_GN7IAAYCSZ.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_cast_GN7IAAYCSZ.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244581 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN7IAAYCSZ " "Found entity 1: alt_dspbuilder_cast_GN7IAAYCSZ" {  } { { "hdl/alt_dspbuilder_cast_GN7IAAYCSZ.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_cast_GN7IAAYCSZ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnjgr7gq2l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnjgr7gq2l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNJGR7GQ2L-rtl " "Found design unit 1: alt_dspbuilder_cast_GNJGR7GQ2L-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNJGR7GQ2L.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_cast_GNJGR7GQ2L.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244585 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNJGR7GQ2L " "Found entity 1: alt_dspbuilder_cast_GNJGR7GQ2L" {  } { { "hdl/alt_dspbuilder_cast_GNJGR7GQ2L.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_cast_GNJGR7GQ2L.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnkxx25s2s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnkxx25s2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNKXX25S2S-rtl " "Found design unit 1: alt_dspbuilder_cast_GNKXX25S2S-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNKXX25S2S.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_cast_GNKXX25S2S.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244587 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNKXX25S2S " "Found entity 1: alt_dspbuilder_cast_GNKXX25S2S" {  } { { "hdl/alt_dspbuilder_cast_GNKXX25S2S.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_cast_GNKXX25S2S.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_cast_gnsb3oxiqs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_cast_gnsb3oxiqs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNSB3OXIQS-rtl " "Found design unit 1: alt_dspbuilder_cast_GNSB3OXIQS-rtl" {  } { { "hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244590 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNSB3OXIQS " "Found entity 1: alt_dspbuilder_cast_GNSB3OXIQS" {  } { { "hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_clock_gnf343oquj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_clock_gnf343oquj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock_GNF343OQUJ-rtl " "Found design unit 1: alt_dspbuilder_clock_GNF343OQUJ-rtl" {  } { { "hdl/alt_dspbuilder_clock_GNF343OQUJ.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_clock_GNF343OQUJ.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244593 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock_GNF343OQUJ " "Found entity 1: alt_dspbuilder_clock_GNF343OQUJ" {  } { { "hdl/alt_dspbuilder_clock_GNF343OQUJ.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_clock_GNF343OQUJ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_clock_gnqfu4pudh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_clock_gnqfu4pudh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock_GNQFU4PUDH-rtl " "Found design unit 1: alt_dspbuilder_clock_GNQFU4PUDH-rtl" {  } { { "hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244597 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock_GNQFU4PUDH " "Found entity 1: alt_dspbuilder_clock_GNQFU4PUDH" {  } { { "hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_constant_gnnkzsyi73.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_constant_gnnkzsyi73.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNNKZSYI73-rtl " "Found design unit 1: alt_dspbuilder_constant_GNNKZSYI73-rtl" {  } { { "hdl/alt_dspbuilder_constant_GNNKZSYI73.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_constant_GNNKZSYI73.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244600 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNNKZSYI73 " "Found entity 1: alt_dspbuilder_constant_GNNKZSYI73" {  } { { "hdl/alt_dspbuilder_constant_GNNKZSYI73.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_constant_GNNKZSYI73.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_constant_gnpxz5jsvr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_constant_gnpxz5jsvr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNPXZ5JSVR-rtl " "Found design unit 1: alt_dspbuilder_constant_GNPXZ5JSVR-rtl" {  } { { "hdl/alt_dspbuilder_constant_GNPXZ5JSVR.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_constant_GNPXZ5JSVR.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244604 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNPXZ5JSVR " "Found entity 1: alt_dspbuilder_constant_GNPXZ5JSVR" {  } { { "hdl/alt_dspbuilder_constant_GNPXZ5JSVR.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_constant_GNPXZ5JSVR.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_constant_gnzeh3jaka.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_constant_gnzeh3jaka.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNZEH3JAKA-rtl " "Found design unit 1: alt_dspbuilder_constant_GNZEH3JAKA-rtl" {  } { { "hdl/alt_dspbuilder_constant_GNZEH3JAKA.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_constant_GNZEH3JAKA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244607 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNZEH3JAKA " "Found entity 1: alt_dspbuilder_constant_GNZEH3JAKA" {  } { { "hdl/alt_dspbuilder_constant_GNZEH3JAKA.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_constant_GNZEH3JAKA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_delay_gnhycsaegt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_delay_gnhycsaegt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNHYCSAEGT-rtl " "Found design unit 1: alt_dspbuilder_delay_GNHYCSAEGT-rtl" {  } { { "hdl/alt_dspbuilder_delay_GNHYCSAEGT.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_delay_GNHYCSAEGT.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244610 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNHYCSAEGT " "Found entity 1: alt_dspbuilder_delay_GNHYCSAEGT" {  } { { "hdl/alt_dspbuilder_delay_GNHYCSAEGT.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_delay_GNHYCSAEGT.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_sdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_sdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SDelay-SDelay_SYNTH " "Found design unit 1: alt_dspbuilder_SDelay-SDelay_SYNTH" {  } { { "hdl/alt_dspbuilder_SDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_SDelay.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244613 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SDelay " "Found entity 1: alt_dspbuilder_SDelay" {  } { { "hdl/alt_dspbuilder_SDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_SDelay.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_sinitdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_sinitdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SInitDelay-SInitDelay_SYNTH " "Found design unit 1: alt_dspbuilder_SInitDelay-SInitDelay_SYNTH" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244616 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SInitDelay " "Found entity 1: alt_dspbuilder_SInitDelay" {  } { { "hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_saltrbitpropagate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_saltrbitpropagate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sAltrBitPropagate-sAltrBitPropagate_Synth " "Found design unit 1: alt_dspbuilder_sAltrBitPropagate-sAltrBitPropagate_Synth" {  } { { "hdl/alt_dspbuilder_sAltrBitPropagate.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244619 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sAltrBitPropagate " "Found entity 1: alt_dspbuilder_sAltrBitPropagate" {  } { { "hdl/alt_dspbuilder_sAltrBitPropagate.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_vecseq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_vecseq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vecseq-seq_SYNTH " "Found design unit 1: alt_dspbuilder_vecseq-seq_SYNTH" {  } { { "hdl/alt_dspbuilder_vecseq.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_vecseq.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244622 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vecseq " "Found entity 1: alt_dspbuilder_vecseq" {  } { { "hdl/alt_dspbuilder_vecseq.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_vecseq.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_delay_gnuecibfdh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_delay_gnuecibfdh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNUECIBFDH-rtl " "Found design unit 1: alt_dspbuilder_delay_GNUECIBFDH-rtl" {  } { { "hdl/alt_dspbuilder_delay_GNUECIBFDH.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_delay_GNUECIBFDH.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244815 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNUECIBFDH " "Found entity 1: alt_dspbuilder_delay_GNUECIBFDH" {  } { { "hdl/alt_dspbuilder_delay_GNUECIBFDH.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_delay_GNUECIBFDH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_gnd_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_gnd_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gnd_GN-rtl " "Found design unit 1: alt_dspbuilder_gnd_GN-rtl" {  } { { "hdl/alt_dspbuilder_gnd_GN.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_gnd_GN.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244818 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gnd_GN " "Found entity 1: alt_dspbuilder_gnd_GN" {  } { { "hdl/alt_dspbuilder_gnd_GN.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_gnd_GN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_if_statement_gn7va7srup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_if_statement_gn7va7srup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_if_statement_GN7VA7SRUP-rtl " "Found design unit 1: alt_dspbuilder_if_statement_GN7VA7SRUP-rtl" {  } { { "hdl/alt_dspbuilder_if_statement_GN7VA7SRUP.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_if_statement_GN7VA7SRUP.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244822 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_if_statement_GN7VA7SRUP " "Found entity 1: alt_dspbuilder_if_statement_GN7VA7SRUP" {  } { { "hdl/alt_dspbuilder_if_statement_GN7VA7SRUP.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_if_statement_GN7VA7SRUP.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_logical_bit_op_gna5zfel7v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_logical_bit_op_gna5zfel7v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bit_op_GNA5ZFEL7V-rtl " "Found design unit 1: alt_dspbuilder_logical_bit_op_GNA5ZFEL7V-rtl" {  } { { "hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244825 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bit_op_GNA5ZFEL7V " "Found entity 1: alt_dspbuilder_logical_bit_op_GNA5ZFEL7V" {  } { { "hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_sbitlogical.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_sbitlogical.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SBitLogical-SBitLogical_SYNTH " "Found design unit 1: alt_dspbuilder_SBitLogical-SBitLogical_SYNTH" {  } { { "hdl/alt_dspbuilder_SBitLogical.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_SBitLogical.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244828 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SBitLogical " "Found entity 1: alt_dspbuilder_SBitLogical" {  } { { "hdl/alt_dspbuilder_SBitLogical.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_SBitLogical.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_multiplexer_gncalbutdr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_multiplexer_gncalbutdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplexer_GNCALBUTDR-rtl " "Found design unit 1: alt_dspbuilder_multiplexer_GNCALBUTDR-rtl" {  } { { "hdl/alt_dspbuilder_multiplexer_GNCALBUTDR.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_multiplexer_GNCALBUTDR.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244831 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplexer_GNCALBUTDR " "Found entity 1: alt_dspbuilder_multiplexer_GNCALBUTDR" {  } { { "hdl/alt_dspbuilder_multiplexer_GNCALBUTDR.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_multiplexer_GNCALBUTDR.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_smuxaltr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_smuxaltr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sMuxAltr-synth " "Found design unit 1: alt_dspbuilder_sMuxAltr-synth" {  } { { "hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244834 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sMuxAltr " "Found entity 1: alt_dspbuilder_sMuxAltr" {  } { { "hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_multiply_add_gnklxfkao3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_multiply_add_gnklxfkao3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiply_add_GNKLXFKAO3-rtl " "Found design unit 1: alt_dspbuilder_multiply_add_GNKLXFKAO3-rtl" {  } { { "hdl/alt_dspbuilder_multiply_add_GNKLXFKAO3.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_multiply_add_GNKLXFKAO3.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244837 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiply_add_GNKLXFKAO3 " "Found entity 1: alt_dspbuilder_multiply_add_GNKLXFKAO3" {  } { { "hdl/alt_dspbuilder_multiply_add_GNKLXFKAO3.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_multiply_add_GNKLXFKAO3.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_smultaltr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_smultaltr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sMultAltr-synth " "Found design unit 1: alt_dspbuilder_sMultAltr-synth" {  } { { "hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_sMultAltr.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244839 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sMultAltr " "Found entity 1: alt_dspbuilder_sMultAltr" {  } { { "hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_sMultAltr.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_altmultconst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_altmultconst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_AltMultConst-AltMultConst_synth " "Found design unit 1: alt_dspbuilder_AltMultConst-AltMultConst_synth" {  } { { "hdl/alt_dspbuilder_AltMultConst.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_AltMultConst.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244842 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_AltMultConst " "Found entity 1: alt_dspbuilder_AltMultConst" {  } { { "hdl/alt_dspbuilder_AltMultConst.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_AltMultConst.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_multadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_multadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_MultAdd-MultAdd_synth " "Found design unit 1: alt_dspbuilder_MultAdd-MultAdd_synth" {  } { { "hdl/alt_dspbuilder_MultAdd.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_MultAdd.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244849 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_MultAdd " "Found entity 1: alt_dspbuilder_MultAdd" {  } { { "hdl/alt_dspbuilder_MultAdd.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_MultAdd.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_multaddmf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_multaddmf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_MultAddMF-MultAddMF_synth " "Found design unit 1: alt_dspbuilder_MultAddMF-MultAddMF_synth" {  } { { "hdl/alt_dspbuilder_MultAddMF.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_MultAddMF.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244855 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_MultAddMF " "Found entity 1: alt_dspbuilder_MultAddMF" {  } { { "hdl/alt_dspbuilder_MultAddMF.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_MultAddMF.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_port_gn37alzbs4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_port_gn37alzbs4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GN37ALZBS4-rtl " "Found design unit 1: alt_dspbuilder_port_GN37ALZBS4-rtl" {  } { { "hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244859 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GN37ALZBS4 " "Found entity 1: alt_dspbuilder_port_GN37ALZBS4" {  } { { "hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_port_gnoc3sgkqj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_port_gnoc3sgkqj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNOC3SGKQJ-rtl " "Found design unit 1: alt_dspbuilder_port_GNOC3SGKQJ-rtl" {  } { { "hdl/alt_dspbuilder_port_GNOC3SGKQJ.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_port_GNOC3SGKQJ.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244862 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNOC3SGKQJ " "Found entity 1: alt_dspbuilder_port_GNOC3SGKQJ" {  } { { "hdl/alt_dspbuilder_port_GNOC3SGKQJ.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_port_GNOC3SGKQJ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_testbench_capture_gnhcri5ymo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_testbench_capture_gnhcri5ymo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_capture_GNHCRI5YMO-rtl " "Found design unit 1: alt_dspbuilder_testbench_capture_GNHCRI5YMO-rtl" {  } { { "hdl/alt_dspbuilder_testbench_capture_GNHCRI5YMO.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_testbench_capture_GNHCRI5YMO.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244866 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_capture_GNHCRI5YMO " "Found entity 1: alt_dspbuilder_testbench_capture_GNHCRI5YMO" {  } { { "hdl/alt_dspbuilder_testbench_capture_GNHCRI5YMO.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_testbench_capture_GNHCRI5YMO.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_testbench_capture_gnqx2jtrtz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_testbench_capture_gnqx2jtrtz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_capture_GNQX2JTRTZ-rtl " "Found design unit 1: alt_dspbuilder_testbench_capture_GNQX2JTRTZ-rtl" {  } { { "hdl/alt_dspbuilder_testbench_capture_GNQX2JTRTZ.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_testbench_capture_GNQX2JTRTZ.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244869 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_capture_GNQX2JTRTZ " "Found entity 1: alt_dspbuilder_testbench_capture_GNQX2JTRTZ" {  } { { "hdl/alt_dspbuilder_testbench_capture_GNQX2JTRTZ.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_testbench_capture_GNQX2JTRTZ.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_testbench_clock_gnxgqjh2ds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_testbench_clock_gnxgqjh2ds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_clock_GNXGQJH2DS-rtl " "Found design unit 1: alt_dspbuilder_testbench_clock_GNXGQJH2DS-rtl" {  } { { "hdl/alt_dspbuilder_testbench_clock_GNXGQJH2DS.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_testbench_clock_GNXGQJH2DS.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244982 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_clock_GNXGQJH2DS " "Found entity 1: alt_dspbuilder_testbench_clock_GNXGQJH2DS" {  } { { "hdl/alt_dspbuilder_testbench_clock_GNXGQJH2DS.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_testbench_clock_GNXGQJH2DS.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_testbench_salt_gndbmpydnd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_testbench_salt_gndbmpydnd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_salt_GNDBMPYDND-rtl " "Found design unit 1: alt_dspbuilder_testbench_salt_GNDBMPYDND-rtl" {  } { { "hdl/alt_dspbuilder_testbench_salt_GNDBMPYDND.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_testbench_salt_GNDBMPYDND.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244986 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_salt_GNDBMPYDND " "Found entity 1: alt_dspbuilder_testbench_salt_GNDBMPYDND" {  } { { "hdl/alt_dspbuilder_testbench_salt_GNDBMPYDND.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_testbench_salt_GNDBMPYDND.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_testbench_salt_gnoxvoquet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_testbench_salt_gnoxvoquet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_salt_GNOXVOQUET-rtl " "Found design unit 1: alt_dspbuilder_testbench_salt_GNOXVOQUET-rtl" {  } { { "hdl/alt_dspbuilder_testbench_salt_GNOXVOQUET.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_testbench_salt_GNOXVOQUET.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244989 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_salt_GNOXVOQUET " "Found entity 1: alt_dspbuilder_testbench_salt_GNOXVOQUET" {  } { { "hdl/alt_dspbuilder_testbench_salt_GNOXVOQUET.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_testbench_salt_GNOXVOQUET.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_vcc_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_vcc_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vcc_GN-rtl " "Found design unit 1: alt_dspbuilder_vcc_GN-rtl" {  } { { "hdl/alt_dspbuilder_vcc_GN.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_vcc_GN.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244991 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vcc_GN " "Found entity 1: alt_dspbuilder_vcc_GN" {  } { { "hdl/alt_dspbuilder_vcc_GN.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_vcc_GN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay-rtl " "Found design unit 1: alt_dspbuilder_delay-rtl" {  } { { "hdl/alt_dspbuilder_delay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_delay.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244994 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay " "Found entity 1: alt_dspbuilder_delay" {  } { { "hdl/alt_dspbuilder_delay.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_delay.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_gnd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_gnd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gnd-rtl " "Found design unit 1: alt_dspbuilder_gnd-rtl" {  } { { "hdl/alt_dspbuilder_gnd.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_gnd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244997 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gnd " "Found entity 1: alt_dspbuilder_gnd" {  } { { "hdl/alt_dspbuilder_gnd.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_gnd.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003244997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003244997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/gray_processing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/gray_processing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gray_Processing-rtl " "Found design unit 1: Gray_Processing-rtl" {  } { { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003245000 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gray_Processing " "Found entity 1: Gray_Processing" {  } { { "hdl/Gray_Processing.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003245000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003245000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_bus_concat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_bus_concat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_concat-rtl " "Found design unit 1: alt_dspbuilder_bus_concat-rtl" {  } { { "hdl/alt_dspbuilder_bus_concat.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_bus_concat.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003245002 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_concat " "Found entity 1: alt_dspbuilder_bus_concat" {  } { { "hdl/alt_dspbuilder_bus_concat.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_bus_concat.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003245002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003245002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_testbench_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_testbench_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_clock-rtl " "Found design unit 1: alt_dspbuilder_testbench_clock-rtl" {  } { { "hdl/alt_dspbuilder_testbench_clock.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_testbench_clock.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003245004 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_clock " "Found entity 1: alt_dspbuilder_testbench_clock" {  } { { "hdl/alt_dspbuilder_testbench_clock.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_testbench_clock.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003245004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003245004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_vcc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_vcc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vcc-rtl " "Found design unit 1: alt_dspbuilder_vcc-rtl" {  } { { "hdl/alt_dspbuilder_vcc.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_vcc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003245007 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vcc " "Found entity 1: alt_dspbuilder_vcc" {  } { { "hdl/alt_dspbuilder_vcc.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_vcc.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003245007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003245007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_barrelshifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_barrelshifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_barrelshifter-rtl " "Found design unit 1: alt_dspbuilder_barrelshifter-rtl" {  } { { "hdl/alt_dspbuilder_barrelshifter.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_barrelshifter.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003245009 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_barrelshifter " "Found entity 1: alt_dspbuilder_barrelshifter" {  } { { "hdl/alt_dspbuilder_barrelshifter.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_barrelshifter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003245009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003245009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alt_dspbuilder_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alt_dspbuilder_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock-rtl " "Found design unit 1: alt_dspbuilder_clock-rtl" {  } { { "hdl/alt_dspbuilder_clock.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_clock.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003245012 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock " "Found entity 1: alt_dspbuilder_clock" {  } { { "hdl/alt_dspbuilder_clock.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_clock.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003245012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003245012 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Gray_Processing " "Elaborating entity \"Gray_Processing\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1425003245075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gray_Processing_GN Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0 " "Elaborating entity \"Gray_Processing_GN\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\"" {  } { { "hdl/Gray_Processing.vhd" "\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_clock_GNF343OQUJ Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|alt_dspbuilder_clock_GNF343OQUJ:clock_0 " "Elaborating entity \"alt_dspbuilder_clock_GNF343OQUJ\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|alt_dspbuilder_clock_GNF343OQUJ:clock_0\"" {  } { { "hdl/Gray_Processing_GN.vhd" "clock_0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing_GN.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNOC3SGKQJ Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_sink_data_0 " "Elaborating entity \"alt_dspbuilder_port_GNOC3SGKQJ\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|alt_dspbuilder_port_GNOC3SGKQJ:avalon_st_sink_data_0\"" {  } { { "hdl/Gray_Processing_GN.vhd" "avalon_st_sink_data_0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing_GN.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GN37ALZBS4 Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|alt_dspbuilder_port_GN37ALZBS4:avalon_st_sink_endofpacket_0 " "Elaborating entity \"alt_dspbuilder_port_GN37ALZBS4\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|alt_dspbuilder_port_GN37ALZBS4:avalon_st_sink_endofpacket_0\"" {  } { { "hdl/Gray_Processing_GN.vhd" "avalon_st_sink_endofpacket_0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing_GN.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gray_Processing_GN_Gray_Processing_Gray_Processing_Module Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0 " "Elaborating entity \"Gray_Processing_GN_Gray_Processing_Gray_Processing_Module\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\"" {  } { { "hdl/Gray_Processing_GN.vhd" "gray_processing_gray_processing_module_0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing_GN.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_clock_GNQFU4PUDH Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_clock_GNQFU4PUDH:clock_0 " "Elaborating entity \"alt_dspbuilder_clock_GNQFU4PUDH\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_clock_GNQFU4PUDH:clock_0\"" {  } { { "hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" "clock_0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNKXX25S2S Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_cast_GNKXX25S2S:bus_conversion1 " "Elaborating entity \"alt_dspbuilder_cast_GNKXX25S2S\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_cast_GNKXX25S2S:bus_conversion1\"" {  } { { "hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" "bus_conversion1" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_cast_GNKXX25S2S:bus_conversion1\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_cast_GNKXX25S2S:bus_conversion1\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNKXX25S2S.vhd" "Outputi" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_cast_GNKXX25S2S.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_cast_GNKXX25S2S:bus_conversion1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_cast_GNKXX25S2S:bus_conversion1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN6OMCQQS7 Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_cast_GN6OMCQQS7:bus_conversion2 " "Elaborating entity \"alt_dspbuilder_cast_GN6OMCQQS7\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_cast_GN6OMCQQS7:bus_conversion2\"" {  } { { "hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" "bus_conversion2" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_cast_GN6OMCQQS7:bus_conversion2\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_cast_GN6OMCQQS7:bus_conversion2\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GN6OMCQQS7.vhd" "Outputi" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_cast_GN6OMCQQS7.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN7IAAYCSZ Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_cast_GN7IAAYCSZ:bus_conversion3 " "Elaborating entity \"alt_dspbuilder_cast_GN7IAAYCSZ\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_cast_GN7IAAYCSZ:bus_conversion3\"" {  } { { "hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" "bus_conversion3" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_cast_GN7IAAYCSZ:bus_conversion3\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_cast_GN7IAAYCSZ:bus_conversion3\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GN7IAAYCSZ.vhd" "Outputi" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_cast_GN7IAAYCSZ.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bit_op_GNA5ZFEL7V Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator " "Elaborating entity \"alt_dspbuilder_logical_bit_op_GNA5ZFEL7V\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator\"" {  } { { "hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" "logical_bit_operator" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBitLogical Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator\|alt_dspbuilder_SBitLogical:LogicalBitOperatori " "Elaborating entity \"alt_dspbuilder_SBitLogical\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\"" {  } { { "hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" "LogicalBitOperatori" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrBitPropagate Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\|alt_dspbuilder_sAltrBitPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrBitPropagate\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\|alt_dspbuilder_sAltrBitPropagate:u0\"" {  } { { "hdl/alt_dspbuilder_SBitLogical.vhd" "u0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_SBitLogical.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_barrelshifter_GNV5DVAGHT Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_barrelshifter_GNV5DVAGHT:barrel_shifter " "Elaborating entity \"alt_dspbuilder_barrelshifter_GNV5DVAGHT\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_barrelshifter_GNV5DVAGHT:barrel_shifter\"" {  } { { "hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" "barrel_shifter" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_BarrelShiftAltr Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_barrelshifter_GNV5DVAGHT:barrel_shifter\|alt_dspbuilder_BarrelShiftAltr:BarrelShifteri " "Elaborating entity \"alt_dspbuilder_BarrelShiftAltr\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_barrelshifter_GNV5DVAGHT:barrel_shifter\|alt_dspbuilder_BarrelShiftAltr:BarrelShifteri\"" {  } { { "hdl/alt_dspbuilder_barrelshifter_GNV5DVAGHT.vhd" "BarrelShifteri" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_barrelshifter_GNV5DVAGHT.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CLSHIFT Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_barrelshifter_GNV5DVAGHT:barrel_shifter\|alt_dspbuilder_BarrelShiftAltr:BarrelShifteri\|LPM_CLSHIFT:\\gnopipeline:gndc:U0 " "Elaborating entity \"LPM_CLSHIFT\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_barrelshifter_GNV5DVAGHT:barrel_shifter\|alt_dspbuilder_BarrelShiftAltr:BarrelShifteri\|LPM_CLSHIFT:\\gnopipeline:gndc:U0\"" {  } { { "hdl/alt_dspbuilder_BarrelShiftAltr.vhd" "\\gnopipeline:gndc:U0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_BarrelShiftAltr.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245417 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_barrelshifter_GNV5DVAGHT:barrel_shifter\|alt_dspbuilder_BarrelShiftAltr:BarrelShifteri\|LPM_CLSHIFT:\\gnopipeline:gndc:U0 " "Elaborated megafunction instantiation \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_barrelshifter_GNV5DVAGHT:barrel_shifter\|alt_dspbuilder_BarrelShiftAltr:BarrelShifteri\|LPM_CLSHIFT:\\gnopipeline:gndc:U0\"" {  } { { "hdl/alt_dspbuilder_BarrelShiftAltr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_BarrelShiftAltr.vhd" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425003245422 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_barrelshifter_GNV5DVAGHT:barrel_shifter\|alt_dspbuilder_BarrelShiftAltr:BarrelShifteri\|LPM_CLSHIFT:\\gnopipeline:gndc:U0 " "Instantiated megafunction \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_barrelshifter_GNV5DVAGHT:barrel_shifter\|alt_dspbuilder_BarrelShiftAltr:BarrelShifteri\|LPM_CLSHIFT:\\gnopipeline:gndc:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 19 " "Parameter \"LPM_WIDTH\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHDIST 5 " "Parameter \"LPM_WIDTHDIST\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHIFTTYPE ARITHMETIC " "Parameter \"LPM_SHIFTTYPE\" = \"ARITHMETIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CLSHIFT " "Parameter \"LPM_TYPE\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245423 ""}  } { { "hdl/alt_dspbuilder_BarrelShiftAltr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_BarrelShiftAltr.vhd" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1425003245423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_juc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_juc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_juc " "Found entity 1: lpm_clshift_juc" {  } { { "db/lpm_clshift_juc.tdf" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/db/lpm_clshift_juc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003245438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003245438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_juc Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_barrelshifter_GNV5DVAGHT:barrel_shifter\|alt_dspbuilder_BarrelShiftAltr:BarrelShifteri\|LPM_CLSHIFT:\\gnopipeline:gndc:U0\|lpm_clshift_juc:auto_generated " "Elaborating entity \"lpm_clshift_juc\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_barrelshifter_GNV5DVAGHT:barrel_shifter\|alt_dspbuilder_BarrelShiftAltr:BarrelShifteri\|LPM_CLSHIFT:\\gnopipeline:gndc:U0\|lpm_clshift_juc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "e:/fpga/soc/quartus/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_gnd_GN Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_gnd_GN:barrel_shifteruser_aclrgnd " "Elaborating entity \"alt_dspbuilder_gnd_GN\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_gnd_GN:barrel_shifteruser_aclrgnd\"" {  } { { "hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" "barrel_shifteruser_aclrgnd" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_vcc_GN Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_vcc_GN:barrel_shifterenavcc " "Elaborating entity \"alt_dspbuilder_vcc_GN\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_vcc_GN:barrel_shifterenavcc\"" {  } { { "hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" "barrel_shifterenavcc" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiply_add_GNKLXFKAO3 Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_multiply_add_GNKLXFKAO3:multiply_add " "Elaborating entity \"alt_dspbuilder_multiply_add_GNKLXFKAO3\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_multiply_add_GNKLXFKAO3:multiply_add\"" {  } { { "hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" "multiply_add" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_AltMultConst Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_multiply_add_GNKLXFKAO3:multiply_add\|alt_dspbuilder_AltMultConst:MultiplyAddi " "Elaborating entity \"alt_dspbuilder_AltMultConst\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_multiply_add_GNKLXFKAO3:multiply_add\|alt_dspbuilder_AltMultConst:MultiplyAddi\"" {  } { { "hdl/alt_dspbuilder_multiply_add_GNKLXFKAO3.vhd" "MultiplyAddi" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_multiply_add_GNKLXFKAO3.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245504 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_AltMultConst.vhd(100) " "Verilog HDL or VHDL warning at alt_dspbuilder_AltMultConst.vhd(100): object \"aclr_i\" assigned a value but never read" {  } { { "hdl/alt_dspbuilder_AltMultConst.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_AltMultConst.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1425003245507 "|Gray_Processing|Gray_Processing_GN:\Gray_Processing_GN_0:inst_Gray_Processing_GN_0|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0|alt_dspbuilder_multiply_add_GNKLXFKAO3:multiply_add|alt_dspbuilder_AltMultConst:MultiplyAddi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplexer_GNCALBUTDR Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer " "Elaborating entity \"alt_dspbuilder_multiplexer_GNCALBUTDR\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer\"" {  } { { "hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" "multiplexer" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMuxAltr Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri " "Elaborating entity \"alt_dspbuilder_sMuxAltr\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\"" {  } { { "hdl/alt_dspbuilder_multiplexer_GNCALBUTDR.vhd" "nto1Multiplexeri" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_multiplexer_GNCALBUTDR.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245544 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sMuxAltr.vhd(59) " "Verilog HDL or VHDL warning at alt_dspbuilder_sMuxAltr.vhd(59): object \"aclr_i\" assigned a value but never read" {  } { { "hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1425003245545 "|Gray_Processing|Gray_Processing_GN:\Gray_Processing_GN_0:inst_Gray_Processing_GN_0|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborating entity \"LPM_MUX\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "hdl/alt_dspbuilder_sMuxAltr.vhd" "\\gc:U0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245589 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborated megafunction instantiation \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425003245603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Instantiated megafunction \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 24 " "Parameter \"LPM_WIDTH\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245603 ""}  } { { "hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1425003245603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_p1e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_p1e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_p1e " "Found entity 1: mux_p1e" {  } { { "db/mux_p1e.tdf" "" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/db/mux_p1e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425003245708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425003245708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_p1e Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_p1e:auto_generated " "Elaborating entity \"mux_p1e\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_multiplexer_GNCALBUTDR:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_p1e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "e:/fpga/soc/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNJGR7GQ2L Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_cast_GNJGR7GQ2L:bus_conversion " "Elaborating entity \"alt_dspbuilder_cast_GNJGR7GQ2L\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_cast_GNJGR7GQ2L:bus_conversion\"" {  } { { "hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" "bus_conversion" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_cast_GNJGR7GQ2L:bus_conversion\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_cast_GNJGR7GQ2L:bus_conversion\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNJGR7GQ2L.vhd" "Outputi" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_cast_GNJGR7GQ2L.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_cast_GNJGR7GQ2L:bus_conversion\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_cast_GNJGR7GQ2L:bus_conversion\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNZEH3JAKA Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_constant_GNZEH3JAKA:constant4 " "Elaborating entity \"alt_dspbuilder_constant_GNZEH3JAKA\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_constant_GNZEH3JAKA:constant4\"" {  } { { "hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" "constant4" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_if_statement_GN7VA7SRUP Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_if_statement_GN7VA7SRUP:if_statement1 " "Elaborating entity \"alt_dspbuilder_if_statement_GN7VA7SRUP\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_if_statement_GN7VA7SRUP:if_statement1\"" {  } { { "hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" "if_statement1" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_bus_concat_GN55ETJ4VI Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_bus_concat_GN55ETJ4VI:bus_concatenation1 " "Elaborating entity \"alt_dspbuilder_bus_concat_GN55ETJ4VI\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_bus_concat_GN55ETJ4VI:bus_concatenation1\"" {  } { { "hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" "bus_concatenation1" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNHYCSAEGT Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_delay_GNHYCSAEGT:delay1 " "Elaborating entity \"alt_dspbuilder_delay_GNHYCSAEGT\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_delay_GNHYCSAEGT:delay1\"" {  } { { "hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" "delay1" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_delay_GNHYCSAEGT:delay1\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_delay_GNHYCSAEGT:delay1\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "hdl/alt_dspbuilder_delay_GNHYCSAEGT.vhd" "Delay1i" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_delay_GNHYCSAEGT.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_delay_GNHYCSAEGT:delay1\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_delay_GNHYCSAEGT:delay1\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "hdl/alt_dspbuilder_SDelay.vhd" "u0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_SDelay.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_bus_concat_GNIIOZRPJD Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_bus_concat_GNIIOZRPJD:bus_concatenation " "Elaborating entity \"alt_dspbuilder_bus_concat_GNIIOZRPJD\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_bus_concat_GNIIOZRPJD:bus_concatenation\"" {  } { { "hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" "bus_concatenation" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNNKZSYI73 Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_constant_GNNKZSYI73:constant3 " "Elaborating entity \"alt_dspbuilder_constant_GNNKZSYI73\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_constant_GNNKZSYI73:constant3\"" {  } { { "hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" "constant3" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNUECIBFDH Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_delay_GNUECIBFDH:delay " "Elaborating entity \"alt_dspbuilder_delay_GNUECIBFDH\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_delay_GNUECIBFDH:delay\"" {  } { { "hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" "delay" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" 637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SInitDelay Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_delay_GNUECIBFDH:delay\|alt_dspbuilder_SInitDelay:DelayWithInit " "Elaborating entity \"alt_dspbuilder_SInitDelay\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_delay_GNUECIBFDH:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\"" {  } { { "hdl/alt_dspbuilder_delay_GNUECIBFDH.vhd" "DelayWithInit" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_delay_GNUECIBFDH.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNPXZ5JSVR Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_constant_GNPXZ5JSVR:constant1 " "Elaborating entity \"alt_dspbuilder_constant_GNPXZ5JSVR\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_constant_GNPXZ5JSVR:constant1\"" {  } { { "hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" "constant1" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNSB3OXIQS Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_cast_GNSB3OXIQS:cast0 " "Elaborating entity \"alt_dspbuilder_cast_GNSB3OXIQS\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_cast_GNSB3OXIQS:cast0\"" {  } { { "hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" "cast0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_cast_GNSB3OXIQS:cast0\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_cast_GNSB3OXIQS:cast0\|alt_dspbuilder_SBF:Outputi\"" {  } { { "hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" "Outputi" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_cast_GNSB3OXIQS:cast0\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_cast_GNSB3OXIQS:cast0\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN46N4UJ5S Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast2 " "Elaborating entity \"alt_dspbuilder_cast_GN46N4UJ5S\" for hierarchy \"Gray_Processing_GN:\\Gray_Processing_GN_0:inst_Gray_Processing_GN_0\|Gray_Processing_GN_Gray_Processing_Gray_Processing_Module:gray_processing_gray_processing_module_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast2\"" {  } { { "hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" "cast2" { Text "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Gray_Processing/Gray_Processing_dspbuilder/hdl/Gray_Processing_GN_Gray_Processing_Gray_Processing_Module.vhd" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003245917 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "7.499999999999999 ns 7.499 ns " "Time value \"7.499999999999999 ns\" truncated to \"7.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003246557 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "7.499999999999999 ns 7.499 ns " "Time value \"7.499999999999999 ns\" truncated to \"7.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003246557 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "7.499999999999999 ns 7.499 ns " "Time value \"7.499999999999999 ns\" truncated to \"7.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003246959 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "7.499999999999999 ns 7.499 ns " "Time value \"7.499999999999999 ns\" truncated to \"7.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425003246959 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1425003246967 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1425003247401 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425003247401 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "91 " "Implemented 91 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1425003247519 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1425003247519 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1425003247519 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1425003247519 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1425003247519 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "604 " "Peak virtual memory: 604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425003247561 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 27 10:14:07 2015 " "Processing ended: Fri Feb 27 10:14:07 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425003247561 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425003247561 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425003247561 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1425003247561 ""}
