<dec f='llvm/llvm/include/llvm/MC/MCAsmInfo.h' l='393' type='bool'/>
<use f='llvm/llvm/include/llvm/MC/MCAsmInfo.h' l='670' u='r' c='_ZNK4llvm9MCAsmInfo20useDwarfRegNumForCFIEv'/>
<offset>3184</offset>
<doc f='llvm/llvm/include/llvm/MC/MCAsmInfo.h' l='391'>/// True if dwarf register numbers are printed instead of symbolic register
  /// names in .cfi_* directives.  Defaults to false.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUMCAsmInfo.cpp' l='45' u='w' c='_ZN4llvm15AMDGPUMCAsmInfoC1ERKNS_6TripleERKNS_15MCTargetOptionsE'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCAsmInfo.cpp' l='82' u='w' c='_ZN4llvm15ARMELFMCAsmInfo25setUseIntegratedAssemblerEb'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCAsmInfo.cpp' l='116' u='w' c='_ZN4llvm19ARMCOFFMCAsmInfoGNUC1Ev'/>
<use f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsMCAsmInfo.cpp' l='51' u='w' c='_ZN4llvm13MipsMCAsmInfoC1ERKNS_6TripleERKNS_15MCTargetOptionsE'/>
<use f='llvm/llvm/lib/Target/XCore/MCTargetDesc/XCoreMCAsmInfo.cpp' l='30' u='w' c='_ZN4llvm14XCoreMCAsmInfoC1ERKNS_6TripleE'/>
