
<html><head><title>Incremental Elaboration for Mixed-Signal</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677669069" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Incremental Elaboration for Mixed-Signal" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Digital Mixed-Signal," />
<meta name="prod_subfeature" content="Multi-Snapshot Incremental Elaboration," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677669069" />
<meta name="NextFile" content="Incremental_Elaboration_at_SV-RNM_Partition_Boundary.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="The_xmshell_Command.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Incremental Elaboration for Mixed-Signal" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="The_xmshell_Command.html" title="The_xmshell_Command">The_xmshell_Command</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Incremental_Elaboration_at_SV-RNM_Partition_Boundary.html" title="Incremental_Elaboration_at_SV-RNM_Partition_Boundary">Incremental_Elaboration_at_SV- ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <div style="width: 100%; font-size: 32px; text-align: left;               font-weight: bold;">22</div>
<h1 style="margin: 4px 0 4px;"><span>Incremental Elaboration for Mixed-Signal</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p>Multi-Snapshot Incremental Elaboration (MSIE) is a technology that enables you to partition the design into sections based on the stability of the code.&#160;Parts of the design that are stable, or require only occasional changes, are placed into one or more primary partitions, while parts of the design that undergo frequent changes are placed into a separate incremental partition.&#160;Each partition is elaborated separately into a snapshot, and the snapshots are then combined at simulation time. When a change is made, only the affected partition is&#160;re-elaborated.</p>

<p>Incremental elaboration is also enabled for designs <span class="inline-comment-marker" data-ref="af692c1a-2366-4cb8-9823-803574372ece">with</span> mixed-signal behavior (either AMS or DMS).</p>

<p>Verilog-AMS is supported in primary partitions with the following restrictions:</p>
<ul><li><span class="inline-comment-marker" data-ref="e85e32e9-dd9b-45e5-9841-0aafb7255c85">It</span> is not allowed in the top-level modules of a primary partition if the module has ports.</li><li>It is not allowed in modules containing instances that are left unbound using the&#160;<code>-incrbind</code>&#160;option.</li><li>SV-DC interconnect nets are not allowed in modules containing instances that are left&#160;unbound using the&#160;<code>-incrbind</code>&#160;option.</li><li>Wires in a top-level module of a primary partition do not coerce to&#160;<code>electrical</code>&#160;or&#160;<code>wreal</code> if&#160;the module has ports.</li><li>Wires in modules containing instances that are left unbound using the <code><span class="inline-comment-marker" data-ref="0544a76f-ca4c-4977-8f72-d98b617d3705">-incrbind</span></code><span class="inline-comment-marker" data-ref="0544a76f-ca4c-4977-8f72-d98b617d3705">&#160;option</span> does not coerce to&#160;<code>electrical</code>&#160;or&#160;<code>wreal</code>.</li></ul>
<p>Verilog-AMS is supported in incremental partitions with the following restrictions:</p>
<ul><li><span class="inline-comment-marker" data-ref="0c171472-ad00-4534-944f-6a6b14e3a7b4">It</span> is not allowed in modules that bind to unbound instances in a primary&#160;partition.</li><li>It is not allowed in modules containing instances that bind to primary&#160;partitions.</li><li>SV-DC interconnect nets are not allowed in modules containing instances that bind to&#160;primary partitions.</li><li>Wires in modules that bind to unbound instances in a primary partition do not coerce to&#160;<code><span class="inline-comment-marker" data-ref="77ae13aa-d81d-4a88-b7e3-bf6c038216e7">electrical</span></code> or <code>wreal</code>.</li><li>Wires in modules containing instances that bind to primary partitions do not coerce to&#160;<code>electrical</code> or <code>wreal</code>.</li></ul><h2 id="IncrementalElaborationforMixedSignal-UseModelsofIncrementalElaboration">Use Models of Incremental Elaboration</h2>
<h3 id="IncrementalElaborationforMixedSignal-PartitioningforUVMTestModifications">Partitioning for UVM Test Modifications</h3>

<p>Consider the following diagram where&#160;<code>tb_top</code>&#160;and&#160;<code>dut</code>&#160;are the primary partitions and <code><span class="inline-comment-marker" data-ref="818027c6-1b2b-453b-814f-b4bb31e73c3c">tester</span></code> is the incremental partition.</p>

<p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image confluence-thumbnail" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/475368609/475368612.png" data-linked-resource-container-id="475368609" data-linked-resource-container-version="1" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="image2018-8-14_9-30-1.png" data-linked-resource-id="475368612" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" height="76" src="attachments/475368609/475368612.png" /></span></p>

<p>Here are how the restrictions apply for this example:</p>
<ul><li><span class="inline-comment-marker" data-ref="01f5727b-2581-4795-84e8-d7391b5b5060">Verilog-AMS is not allowed in&#160;</span><code>tb_top</code> and&#160;<code><span class="inline-comment-marker" data-ref="01f5727b-2581-4795-84e8-d7391b5b5060">tester</span></code></li><li>Wires in <code><span class="inline-comment-marker" data-ref="49045787-0e68-43d9-987f-1735178d1088">tb_top</span></code> <span class="inline-comment-marker" data-ref="1c507f25-0b6b-419d-87c6-f164d63b9320">do not</span> coerce to&#160;<code>electrical</code>&#160;or&#160;<code>wreal</code></li><li>Wires in <code><span class="inline-comment-marker" data-ref="f972f15a-4082-4ae6-8409-f4e01c8662ea">tester</span></code> do not coerce to&#160;<code>electrical</code>&#160;or&#160;<code>wreal</code></li><li>SV-DC interconnect nets are not allowed in&#160;<code>tb_top</code></li></ul><h3 id="IncrementalElaborationforMixedSignal-PartitioningforaStableDUT">Partitioning for a Stable DUT</h3>

<p>Consider the following diagram where&#160;<code>dut_top</code>&#160;is the primary partition and&#160;<code>tb_top</code>&#160;and&#160;<code>tb</code>&#160;are incremental partitions.</p>

<p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image confluence-thumbnail" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/475368609/475368613.png" data-linked-resource-container-id="475368609" data-linked-resource-container-version="1" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="image2018-8-14_9-32-54.png" data-linked-resource-id="475368613" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/475368609/475368613.png" width="111" /></span></p>

<p>Here <span class="inline-comment-marker" data-ref="86d0d2e1-644c-4231-92a2-90937f32425d">are</span> how the restrictions apply for this example:</p>
<ul><li><span class="inline-comment-marker" data-ref="d2c9aeef-f043-4f38-aa06-9c70b5dbb88b">Verilog-AMS is not allowed in&#160;</span><code><span class="inline-comment-marker" data-ref="d2c9aeef-f043-4f38-aa06-9c70b5dbb88b">tb_top</span></code><span class="inline-comment-marker" data-ref="d2c9aeef-f043-4f38-aa06-9c70b5dbb88b"> and&#160;</span><span class="inline-comment-marker" data-ref="d2c9aeef-f043-4f38-aa06-9c70b5dbb88b">in the top-level of&#160;</span><code><span class="inline-comment-marker" data-ref="d2c9aeef-f043-4f38-aa06-9c70b5dbb88b">dut_top</span></code></li><li>Wire in the top-level of <code><span class="inline-comment-marker" data-ref="299fc411-1e84-4cc7-b05f-cd8b5ce99e3a">dut_top</span></code> does not coerce to&#160;<code>electrical</code>&#160;or&#160;<code>wreal</code></li><li>Wires in <code><span class="inline-comment-marker" data-ref="7479829c-bdd7-4231-b9f2-823f1a79f0c1">tb_top</span></code> do not coerce to&#160;<code>electrical</code>&#160;or&#160;<code>wreal</code></li><li>SV-DC interconnect nets are not allowed in&#160;<code>tb_top</code></li></ul><h3 id="IncrementalElaborationforMixedSignal-FlexiblePartitioningforComplexSOCs">Flexible Partitioning for Complex SOCs</h3>

<p>In the <span class="inline-comment-marker" data-ref="e8395423-6614-4fd7-b679-a97967f99f8f">following diagram</span>,&#160;<code>tb_top</code>&#160;and SOC are in one primary partition, while&#160;<code>IP1</code>,&#160;<code>IP2</code>, and&#160;<code>IP3</code>&#160;are individual primary partitions.</p>

<p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image confluence-thumbnail" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/475368609/475368610.jpg" data-linked-resource-container-id="475368609" data-linked-resource-container-version="1" data-linked-resource-content-type="image/jpeg" data-linked-resource-default-alias="Flexible_Partitions.jpg" data-linked-resource-id="475368610" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/475368609/475368610.jpg" width="200" /></span></p>

<p>The following restrictions apply for this example:</p>
<ul><li>Verilog-AMS is not allowed in top-levels of&#160;<code>IP1</code>,&#160;<code>IP2</code>, or&#160;<code>IP3</code></li><li>Wires in top-levels of&#160;<code>IP1</code>,&#160;<code>IP2</code>, or&#160;<code>IP3</code>&#160;<span class="inline-comment-marker" data-ref="ba1478a5-0a9d-499d-82e6-bcd8f666d2d9">do</span>&#160;not coerce to&#160;<code>electrical</code>&#160;or&#160;<code>wreal</code></li><li>Verilog-AMS is not allowed in the modules in SOC that instantiate&#160;<code>IP1</code>,&#160;<code>IP2</code>, and&#160;<code>IP3</code></li><li>Wires in the modules in SOC that instantiate&#160;<code>IP1</code>,&#160;<code>IP2</code>, and&#160;<code>IP3</code>, <span class="inline-comment-marker" data-ref="ffa07386-1aaf-4d87-8516-7ad5abf8a856">do</span>&#160;not coerce to&#160;<code>electrical</code>&#160;or&#160;<code>wreal</code></li><li>SV-DC interconnect nets is not allowed in the modules in SOC that instantiate&#160;<code style="letter-spacing: 0.0px;"><span class="inline-comment-marker" data-ref="08556b6d-1ff2-479a-9be8-3a6aa7fef61f">IP1</span></code><span class="inline-comment-marker" data-ref="08556b6d-1ff2-479a-9be8-3a6aa7fef61f">,&#160;</span><code style="letter-spacing: 0.0px;"><span class="inline-comment-marker" data-ref="08556b6d-1ff2-479a-9be8-3a6aa7fef61f">IP2</span></code><span class="inline-comment-marker" data-ref="08556b6d-1ff2-479a-9be8-3a6aa7fef61f">, and&#160;</span><code style="letter-spacing: 0.0px;"><span class="inline-comment-marker" data-ref="08556b6d-1ff2-479a-9be8-3a6aa7fef61f">IP3</span></code></li></ul><h2 id="IncrementalElaborationforMixedSignal-UnsupportedScenariosofIncrementalElaborationforMixed-Signal">Unsupported Scenarios of Incremental Elaboration for Mixed-Signal</h2>

<p><span class="inline-comment-marker" data-ref="ac72a553-ccb5-41b7-b97d-820f3e08adf8">The following are the unsupported scenarios:</span></p>
<ul><li>The&#160;<code>-autospiceoomr</code>&#160;and&#160;<code>-ignore_spice_oomr</code>&#160;command-line options to manage Out-of-Module References (OOMR) to SPICE in digital statements</li><li><span style="">Low-power mixed-signal verification with multiple snapshots. See the limitations listed in the <a href="Incremental_Elaboration_in_Low-Power_Mixed-Signal_Designs.html">Incremental Elaboration in Low-Power Mixed-Signal Designs</a> section.</span></li><li>VHDL terminal port and <span class="inline-comment-marker" data-ref="e80f2848-0bb5-42cf-93f0-5cc05afd741b">VHDL-AMS</span> on primary top</li><li>Array of instances</li><li>Discipline resolution at partition boundary port or net</li><li>
<p><span class="inline-comment-marker" data-ref="5f70e43c-be7c-4be2-a9b0-bed196710cf7">Auto-MSIE</span> functionality in designs containing Verilog-AMS or SPICE</p>
</li><li>The&#160;<code>-spicetop</code>&#160;option to run a SPICE-on-Top design</li><li>AMS Virtuoso use model</li></ul><h2 id="IncrementalElaborationforMixedSignal-LimitationsofIncrementalElaborationforMixed-Signal">Limitations of Incremental Elaboration for Mixed-Signal</h2>

<p>Currently, the following limitations exist in incremental elaboration:</p>
<ul><li>Inherited connections must resolve to a net in the same partition as they exist either&#160;through defaults or through overrides. This prevents discipline resolution from&#160;propagating across the partition boundary; and, also eliminates the need for an interface&#160;element across the partition boundary. This requires that the global power supply nets in&#160;the <code>cds_globals</code> module is included as another top-level module in the primary&#160;partition.</li><li>Generating an&#160;<code>ieinfo</code>&#160;report during primary elaboration is not supported. When an&#160;<code>ieinfo</code>&#160;report is requested during the final elaboration, the list of interface elements also&#160;includes the ones from the primary partition. In addition, the hierarchical paths in the&#160;report are adjusted to the full path in the final design.</li><li>The&#160;<code>-amspartinfo</code>&#160;option is currently not supported.</li><li>Multiple xrun flows are not supported for SPICE configurations.</li><li>OOMR connection in incremental partition referring to an object of type&#160;<code>electrical</code>,&#160;<code>wreal</code>&#160;in the primary partition or vice versa.</li><li>OOMR connection in primary partition referring to an object of type <code>analog</code>, <code>coerced wreal</code>, or <code>coerced UDN</code> in the incremental partition.</li><li>OOMR connection in primary partition referring to an object of type&#160;<code>wudn</code>&#160;in the incremental partition.</li><li>OOMR connection to an analog node in the elaborated primary boundary.</li><li>Analog OOMR connection to elaborated primary boundary or through internal&#160;<code>top_externs</code>&#160;module.</li><li>Out of Primary References (OOPRs) from one primary partition to another.</li><li>Connect modules at partition boundary.</li><li>SystemVerilog interconnects at partition boundary.</li><li>Discipline resolution of electrical nets at partition boundary.</li><li>Verilog-AMS module with ports as a primary or incremental snapshot.</li><li>SystemVerilog&#160;<code>wire</code>&#160;connect to VHDL&#160;<code>real</code>&#160;port at partition boundary.</li><li>An incremental instantiate primary flow with an instance-based setting in the AMSD block, such as a config card or&#160;<code>ie</code>&#160;card to do BDR setting, is not supported in primary elaboration. Instead, you must use the relative path of the primary top.</li><li>Programmable RNM coercion.</li><li>Bind statement in incremental partition and bind target in a primary partition.</li><li>SV bind statements on SPICE blocks (with&#160;<code>-xmcbind</code>) on a spice internal node.</li><li>AMS and DMS nets cannot be declared or resolved across partition boundaries.</li><li>SV wire connects to VHDL real port at the partition boundary.</li><li>SPICE configurations in primary partition under multiple run mode.</li><li>Back to Back interface elements (IE) at partition boundary.</li><li>Binding of Verilog AMS module to primary or incremental snapshot target modules.</li><li>RNM (wreal) coercion on specific scope (<code>-rnm_coerce on scopeType-scope</code>) is not supported in the single xrun flow.</li></ul><h5 id="IncrementalElaborationforMixedSignal-RelatedTopics">Related Topics</h5><ul><li><a href="Incremental_Elaboration_at_SV-RNM_Partition_Boundary.html">Incremental Elaboration at SV-RNM Partition Boundary</a></li><li><a href="Incremental_Elaboration_in_OOMR_Connections.html">Incremental Elaboration in OOMR Connections</a></li><li><a href="Cloning_of_Replicated_Modules.html">Cloning of Replicated Modules</a></li><li><a href="Incremental_Elaboration_in_Designs_with_UNL_Netlists.html">Incremental Elaboration in Designs with UNL Netlists</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="The_xmshell_Command.html" id="prev" title="The_xmshell_Command">The_xmshell_Command</a></em></b><b><em><a href="Incremental_Elaboration_at_SV-RNM_Partition_Boundary.html" id="nex" title="Incremental_Elaboration_at_SV-RNM_Partition_Boundary">Incremental_Elaboration_at_SV- ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>