/* Generated by Yosys 0.38 (git sha1 d70ee20a8, gcc 11.2.1 -fPIC -Os) */

module fabric_test_feedback(\$auto$rs_design_edit.cc:657:execute$3514 , \$auto$rs_design_edit.cc:657:execute$3513 , \$auto$rs_design_edit.cc:657:execute$3512 , \$auto$rs_design_edit.cc:657:execute$3511 , \$auto$rs_design_edit.cc:452:check_undriven_IO$3518 , \$auto$rs_design_edit.cc:452:check_undriven_IO$3517 , \$iopadmap$reset , \$auto$rs_design_edit.cc:452:check_undriven_IO$3520 , \$auto$rs_design_edit.cc:657:execute$3505 , \$auto$rs_design_edit.cc:452:check_undriven_IO$3519 , \$auto$rs_design_edit.cc:657:execute$3504 , \$auto$rs_design_edit.cc:657:execute$3498 , \$auto$rs_design_edit.cc:452:check_undriven_IO$3521 , \$auto$rs_design_edit.cc:657:execute$3515 , \$auto$rs_design_edit.cc:657:execute$3503 , \$auto$rs_design_edit.cc:657:execute$3510 , \$auto$rs_design_edit.cc:657:execute$3502 , \$auto$rs_design_edit.cc:657:execute$3508 , \$auto$rs_design_edit.cc:657:execute$3501 , \$auto$rs_design_edit.cc:657:execute$3500 , \$auto$rs_design_edit.cc:657:execute$3494 
, \$auto$rs_design_edit.cc:657:execute$3497 , \$auto$rs_design_edit.cc:657:execute$3509 , \$auto$rs_design_edit.cc:657:execute$3499 , \$auto$rs_design_edit.cc:657:execute$3507 , \$auto$rs_design_edit.cc:657:execute$3506 , \$auto$rs_design_edit.cc:657:execute$3495 , \$auto$rs_design_edit.cc:657:execute$3496 , \$auto$rs_design_edit.cc:657:execute$3493 , \$auto$rs_design_edit.cc:452:check_undriven_IO$3523 , \$auto$rs_design_edit.cc:452:check_undriven_IO$3522 , \$auto$rs_design_edit.cc:452:check_undriven_IO$3524 , \$auto$rs_design_edit.cc:657:execute$3516 , \$iopadmap$phy_rxer , \$iopadmap$clk_in , \EthernetModule_inst.clk_10K , \$iopadmap$phy_crs , \EthernetModule_inst.initModule_inst.phy_reset , \$iopadmap$phy_rxd[0] , \EthernetModule_inst.RxModule_inst.ff_clk , \EthernetModule_inst.RxModule_inst.phy_rxclk , \$iopadmap$phy_rxd[1] 
, \$iopadmap$phy_rxd[2] , \$iopadmap$phy_rxd[3] );
  output \$auto$rs_design_edit.cc:657:execute$3503 ;
  output \$auto$rs_design_edit.cc:657:execute$3502 ;
  output \$auto$rs_design_edit.cc:657:execute$3501 ;
  output \$auto$rs_design_edit.cc:657:execute$3500 ;
  output \$auto$rs_design_edit.cc:657:execute$3499 ;
  output \$auto$rs_design_edit.cc:657:execute$3498 ;
  output \$auto$rs_design_edit.cc:657:execute$3497 ;
  output \$auto$rs_design_edit.cc:657:execute$3496 ;
  output \$auto$rs_design_edit.cc:657:execute$3495 ;
  output \$auto$rs_design_edit.cc:657:execute$3494 ;
  output \$auto$rs_design_edit.cc:657:execute$3493 ;
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst RxModule_inst gap_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:88.11-88.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst RxModule_inst ff_state" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:109.11-109.19|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst RxModule_inst ff_state" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:109.11-109.19|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst RxModule_inst gap_len_ctl" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:89.11-89.22|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst RxModule_inst gap_len_ctl" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:89.11-89.22|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  input \$iopadmap$phy_rxd[3] ;
  input \$iopadmap$phy_rxd[2] ;
  input \$iopadmap$phy_rxd[1] ;
  input \$iopadmap$phy_rxd[0] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst RxModule_inst ff_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:81.22-81.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst RxModule_inst ff_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:81.22-81.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst RxModule_inst ff_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:81.22-81.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst RxModule_inst ff_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:81.22-81.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst RxModule_inst ff_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:81.22-81.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst RxModule_inst ff_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:81.22-81.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst RxModule_inst ff_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:81.22-81.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst RxModule_inst ff_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:81.22-81.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst initModule_inst init_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:11.12-11.20|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:43.13-43.103" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst initModule_inst init_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:11.12-11.20|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:43.13-43.103" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst initModule_inst init_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:11.12-11.20|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:43.13-43.103" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst initModule_inst init_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:11.12-11.20|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:43.13-43.103" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst initModule_inst init_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:11.12-11.20|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:43.13-43.103" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst initModule_inst init_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:11.12-11.20|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:43.13-43.103" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst initModule_inst init_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:11.12-11.20|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:43.13-43.103" *)
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  (* init = 1'h0 *)
  output \$auto$rs_design_edit.cc:452:check_undriven_IO$3524 ;
  (* unused_bits = "0" *)
  input \$iopadmap$clk_in ;
  output \$iopadmap$phy_crs ;
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst RxModule_inst gap_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:88.11-88.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  (* unused_bits = "0" *)
  input \$iopadmap$phy_rxer ;
  input \$iopadmap$reset ;
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst RxModule_inst delay_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:86.25-86.34|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  (* hdlname = "EthernetModule_inst RxModule_inst ff_clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:38.8-38.14|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  (* unused_bits = "0" *)
  input \EthernetModule_inst.RxModule_inst.ff_clk ;
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst RxModule_inst gap_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:88.11-88.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst RxModule_inst delay_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:86.25-86.34|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst RxModule_inst delay_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:86.25-86.34|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst RxModule_inst delay_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:86.25-86.34|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  (* hdlname = "EthernetModule_inst RxModule_inst phy_rxclk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:35.18-35.27|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  (* unused_bits = "0" *)
  input \EthernetModule_inst.RxModule_inst.phy_rxclk ;
  (* hdlname = "EthernetModule_inst RxModule_inst start" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:46.9-46.14|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  (* hdlname = "EthernetModule_inst TxModule_inst ff_clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:46.8-46.14|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* unused_bits = "0" *)
  (* hdlname = "EthernetModule_inst TxModule_inst phy_txclk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:45.8-45.17|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* hdlname = "EthernetModule_inst clk_10K" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:18.15-18.22" *)
  input \EthernetModule_inst.clk_10K ;
  (* hdlname = "EthernetModule_inst ff_clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:18.24-18.30" *)
  (* unused_bits = "0" *)
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst RxModule_inst gap_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:88.11-88.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  (* hdlname = "EthernetModule_inst initModule_inst phy_reset" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:9.9-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:43.13-43.103" *)
  output \EthernetModule_inst.initModule_inst.phy_reset ;
  (* hdlname = "EthernetModule_inst phy_rxclk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:25.8-25.17" *)
  (* unused_bits = "0" *)
  (* hdlname = "EthernetModule_inst phy_txclk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:32.8-32.17" *)
  output \$auto$rs_design_edit.cc:452:check_undriven_IO$3517 ;
  output \$auto$rs_design_edit.cc:452:check_undriven_IO$3518 ;
  output \$auto$rs_design_edit.cc:452:check_undriven_IO$3519 ;
  output \$auto$rs_design_edit.cc:657:execute$3504 ;
  output \$auto$rs_design_edit.cc:657:execute$3505 ;
  output \$auto$rs_design_edit.cc:657:execute$3507 ;
  output \$auto$rs_design_edit.cc:657:execute$3508 ;
  output \$auto$rs_design_edit.cc:452:check_undriven_IO$3520 ;
  output \$auto$rs_design_edit.cc:452:check_undriven_IO$3522 ;
  output \$auto$rs_design_edit.cc:657:execute$3509 ;
  output \$auto$rs_design_edit.cc:452:check_undriven_IO$3521 ;
  output \$auto$rs_design_edit.cc:657:execute$3511 ;
  output \$auto$rs_design_edit.cc:657:execute$3513 ;
  output \$auto$rs_design_edit.cc:657:execute$3514 ;
  output \$auto$rs_design_edit.cc:657:execute$3515 ;
  output \$auto$rs_design_edit.cc:452:check_undriven_IO$3523 ;
  output \$auto$rs_design_edit.cc:657:execute$3516 ;
  output \$auto$rs_design_edit.cc:657:execute$3510 ;
  output \$auto$rs_design_edit.cc:657:execute$3506 ;
  output \$auto$rs_design_edit.cc:657:execute$3512 ;
  wire \$auto$rs_design_edit.cc:657:execute$3503 ;
  wire \$auto$rs_design_edit.cc:657:execute$3502 ;
  wire \$auto$rs_design_edit.cc:657:execute$3501 ;
  wire \$auto$rs_design_edit.cc:657:execute$3500 ;
  wire \$auto$rs_design_edit.cc:657:execute$3499 ;
  wire \$auto$rs_design_edit.cc:657:execute$3498 ;
  wire \$auto$rs_design_edit.cc:657:execute$3497 ;
  wire \$auto$rs_design_edit.cc:657:execute$3496 ;
  wire \$auto$rs_design_edit.cc:657:execute$3495 ;
  wire \$auto$rs_design_edit.cc:657:execute$3494 ;
  wire \$auto$rs_design_edit.cc:657:execute$3493 ;
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst RxModule_inst gap_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:88.11-88.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.gap_cnt[0] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst RxModule_inst ff_state" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:109.11-109.19|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.ff_state[1] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst RxModule_inst ff_state" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:109.11-109.19|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.ff_state[0] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst RxModule_inst gap_len_ctl" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:89.11-89.22|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.gap_len_ctl[1] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst RxModule_inst gap_len_ctl" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:89.11-89.22|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.gap_len_ctl[0] ;
  wire \$iopadmap$phy_rxd[3] ;
  wire \$iopadmap$phy_rxd[2] ;
  wire \$iopadmap$phy_rxd[1] ;
  wire \$iopadmap$phy_rxd[0] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst RxModule_inst ff_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:81.22-81.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.ff_cnt[7] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst RxModule_inst ff_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:81.22-81.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.ff_cnt[6] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst RxModule_inst ff_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:81.22-81.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.ff_cnt[5] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst RxModule_inst ff_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:81.22-81.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.ff_cnt[4] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst RxModule_inst ff_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:81.22-81.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.ff_cnt[3] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst RxModule_inst ff_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:81.22-81.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.ff_cnt[2] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst RxModule_inst ff_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:81.22-81.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.ff_cnt[1] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst RxModule_inst ff_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:81.22-81.28|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.ff_cnt[0] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst initModule_inst init_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:11.12-11.20|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:43.13-43.103" *)
  wire \EthernetModule_inst.initModule_inst.init_cnt[6] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst initModule_inst init_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:11.12-11.20|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:43.13-43.103" *)
  wire \EthernetModule_inst.initModule_inst.init_cnt[5] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst initModule_inst init_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:11.12-11.20|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:43.13-43.103" *)
  wire \EthernetModule_inst.initModule_inst.init_cnt[4] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst initModule_inst init_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:11.12-11.20|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:43.13-43.103" *)
  wire \EthernetModule_inst.initModule_inst.init_cnt[3] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst initModule_inst init_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:11.12-11.20|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:43.13-43.103" *)
  wire \EthernetModule_inst.initModule_inst.init_cnt[2] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst initModule_inst init_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:11.12-11.20|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:43.13-43.103" *)
  wire \EthernetModule_inst.initModule_inst.init_cnt[1] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst initModule_inst init_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:11.12-11.20|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:43.13-43.103" *)
  wire \EthernetModule_inst.initModule_inst.init_cnt[0] ;
  wire \$abc$2198$auto$opt_dff.cc:220:make_patterns_logic$1066 ;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire \$abc$2198$lo0 ;
  wire \$abc$2227$li0_li0 ;
  wire \$abc$2227$li1_li1 ;
  wire \$abc$2227$li2_li2 ;
  wire \$abc$2227$li3_li3 ;
  wire \$abc$2227$li4_li4 ;
  wire \$abc$2227$li5_li5 ;
  wire \$abc$2227$li6_li6 ;
  wire \$abc$3432$auto$rtlil.cc:2715:NotGate$2768 ;
  wire \$abc$3432$auto$simplemap.cc:339:simplemap_lut$3008[15] ;
  wire \$abc$3432$new_new_n24__ ;
  wire \$abc$3432$new_new_n26__ ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire \$abc$3432$techmap$techmap2911$abc$2227$auto$blifparse.cc:377:parse_blif$2232.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2855_Y ;
  (* init = 1'h0 *)
  wire \$auto$ff.cc:740:flip_bits$2766 ;
  wire \$auto$rs_design_edit.cc:452:check_undriven_IO$3524 ;
  (* unused_bits = "0" *)
  (* unused_bits = "0" *)
  wire \$iopadmap$clk_in ;
  wire \$iopadmap$phy_crs ;
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst RxModule_inst gap_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:88.11-88.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.gap_cnt[3] ;
  (* unused_bits = "0" *)
  (* unused_bits = "0" *)
  wire \$iopadmap$phy_rxer ;
  wire \$iopadmap$reset ;
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst RxModule_inst delay_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:86.25-86.34|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.delay_cnt[3] ;
  (* hdlname = "EthernetModule_inst RxModule_inst ff_clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:38.8-38.14|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  (* unused_bits = "0" *)
  (* hdlname = "EthernetModule_inst RxModule_inst ff_clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:38.8-38.14|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  (* unused_bits = "0" *)
  wire \EthernetModule_inst.RxModule_inst.ff_clk ;
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst RxModule_inst gap_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:88.11-88.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.gap_cnt[2] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst RxModule_inst delay_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:86.25-86.34|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.delay_cnt[1] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst RxModule_inst delay_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:86.25-86.34|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.delay_cnt[2] ;
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst RxModule_inst delay_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:86.25-86.34|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.delay_cnt[0] ;
  (* hdlname = "EthernetModule_inst RxModule_inst phy_rxclk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:35.18-35.27|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  (* unused_bits = "0" *)
  (* hdlname = "EthernetModule_inst RxModule_inst phy_rxclk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:35.18-35.27|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  (* unused_bits = "0" *)
  wire \EthernetModule_inst.RxModule_inst.phy_rxclk ;
  (* hdlname = "EthernetModule_inst RxModule_inst start" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:46.9-46.14|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.start ;
  (* hdlname = "EthernetModule_inst TxModule_inst ff_clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:46.8-46.14|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  (* unused_bits = "0" *)
  wire \EthernetModule_inst.TxModule_inst.ff_clk ;
  (* hdlname = "EthernetModule_inst TxModule_inst phy_txclk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:45.8-45.17|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.phy_txclk ;
  (* hdlname = "EthernetModule_inst clk_10K" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:18.15-18.22" *)
  (* hdlname = "EthernetModule_inst clk_10K" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:18.15-18.22" *)
  wire \EthernetModule_inst.clk_10K ;
  (* hdlname = "EthernetModule_inst ff_clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:18.24-18.30" *)
  (* unused_bits = "0" *)
  wire \EthernetModule_inst.ff_clk ;
  (* keep = 32'h00000001 *)
  (* hdlname = "EthernetModule_inst RxModule_inst gap_cnt" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:88.11-88.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.gap_cnt[1] ;
  (* hdlname = "EthernetModule_inst initModule_inst phy_reset" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:9.9-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:43.13-43.103" *)
  (* hdlname = "EthernetModule_inst initModule_inst phy_reset" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:9.9-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:43.13-43.103" *)
  wire \EthernetModule_inst.initModule_inst.phy_reset ;
  (* hdlname = "EthernetModule_inst phy_rxclk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:25.8-25.17" *)
  (* unused_bits = "0" *)
  wire \EthernetModule_inst.phy_rxclk ;
  (* hdlname = "EthernetModule_inst phy_txclk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:32.8-32.17" *)
  wire \EthernetModule_inst.phy_txclk ;
  wire \$auto$rs_design_edit.cc:452:check_undriven_IO$3517 ;
  wire \$auto$rs_design_edit.cc:452:check_undriven_IO$3518 ;
  wire \$auto$rs_design_edit.cc:452:check_undriven_IO$3519 ;
  wire \$auto$rs_design_edit.cc:657:execute$3504 ;
  wire \$auto$rs_design_edit.cc:657:execute$3505 ;
  wire \$auto$rs_design_edit.cc:657:execute$3507 ;
  wire \$auto$rs_design_edit.cc:657:execute$3508 ;
  wire \$auto$rs_design_edit.cc:452:check_undriven_IO$3520 ;
  wire \$auto$rs_design_edit.cc:452:check_undriven_IO$3522 ;
  wire \$auto$rs_design_edit.cc:657:execute$3509 ;
  wire \$auto$rs_design_edit.cc:452:check_undriven_IO$3521 ;
  wire \$auto$rs_design_edit.cc:657:execute$3511 ;
  wire \$auto$rs_design_edit.cc:657:execute$3513 ;
  wire \$auto$rs_design_edit.cc:657:execute$3514 ;
  wire \$auto$rs_design_edit.cc:657:execute$3515 ;
  wire \$auto$rs_design_edit.cc:452:check_undriven_IO$3523 ;
  wire \$auto$rs_design_edit.cc:657:execute$3516 ;
  wire \$auto$rs_design_edit.cc:657:execute$3510 ;
  wire \$auto$rs_design_edit.cc:657:execute$3506 ;
  wire \$auto$rs_design_edit.cc:657:execute$3512 ;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$2227$auto$blifparse.cc:377:parse_blif$2232  (
    .C(\EthernetModule_inst.clk_10K ),
    .D(\$abc$2227$li4_li4 ),
    .E(\$abc$3432$techmap$techmap2911$abc$2227$auto$blifparse.cc:377:parse_blif$2232.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2855_Y ),
    .Q(\EthernetModule_inst.initModule_inst.init_cnt[4] ),
    .R(\$abc$3432$auto$simplemap.cc:339:simplemap_lut$3008[15] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$2227$auto$blifparse.cc:377:parse_blif$2233  (
    .C(\EthernetModule_inst.clk_10K ),
    .D(\$abc$2227$li5_li5 ),
    .E(\$abc$3432$techmap$techmap2911$abc$2227$auto$blifparse.cc:377:parse_blif$2232.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2855_Y ),
    .Q(\EthernetModule_inst.initModule_inst.init_cnt[5] ),
    .R(\$abc$3432$auto$simplemap.cc:339:simplemap_lut$3008[15] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$2227$auto$blifparse.cc:377:parse_blif$2234  (
    .C(\EthernetModule_inst.clk_10K ),
    .D(\$abc$2227$li6_li6 ),
    .E(\$abc$3432$techmap$techmap2911$abc$2227$auto$blifparse.cc:377:parse_blif$2232.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2855_Y ),
    .Q(\EthernetModule_inst.initModule_inst.init_cnt[6] ),
    .R(\$abc$3432$auto$simplemap.cc:339:simplemap_lut$3008[15] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2268$auto$blifparse.cc:377:parse_blif$2269  (
    .C(\EthernetModule_inst.clk_10K ),
    .D(\$abc$3432$auto$rtlil.cc:2715:NotGate$2768 ),
    .E(\$abc$2198$auto$opt_dff.cc:220:make_patterns_logic$1066 ),
    .Q(\$auto$ff.cc:740:flip_bits$2766 ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$3432$auto$blifparse.cc:535:parse_blif$3433  (
    .A({ \EthernetModule_inst.initModule_inst.init_cnt[1] , \EthernetModule_inst.initModule_inst.init_cnt[3] , \EthernetModule_inst.initModule_inst.init_cnt[4] , \EthernetModule_inst.initModule_inst.init_cnt[0]  }),
    .Y(\$abc$3432$new_new_n24__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7fff)
  ) \$abc$3432$auto$blifparse.cc:535:parse_blif$3434  (
    .A({ \$abc$3432$new_new_n24__ , \EthernetModule_inst.initModule_inst.init_cnt[6] , \EthernetModule_inst.initModule_inst.init_cnt[5] , \EthernetModule_inst.initModule_inst.init_cnt[2]  }),
    .Y(\$abc$3432$auto$rtlil.cc:2715:NotGate$2768 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$3432$auto$blifparse.cc:535:parse_blif$3435  (
    .A({ \EthernetModule_inst.initModule_inst.init_cnt[5] , \EthernetModule_inst.initModule_inst.init_cnt[4]  }),
    .Y(\$abc$3432$new_new_n26__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffffffffffff)
  ) \$abc$3432$auto$blifparse.cc:535:parse_blif$3436  (
    .A({ \$abc$3432$new_new_n26__ , \EthernetModule_inst.initModule_inst.init_cnt[6] , \EthernetModule_inst.initModule_inst.init_cnt[3] , \EthernetModule_inst.initModule_inst.init_cnt[2] , \EthernetModule_inst.initModule_inst.init_cnt[1] , \EthernetModule_inst.initModule_inst.init_cnt[0]  }),
    .Y(\$abc$3432$techmap$techmap2911$abc$2227$auto$blifparse.cc:377:parse_blif$2232.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2855_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$3432$auto$blifparse.cc:535:parse_blif$3437  (
    .A({ \EthernetModule_inst.initModule_inst.init_cnt[1] , \EthernetModule_inst.initModule_inst.init_cnt[0]  }),
    .Y(\$abc$2227$li1_li1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff80000000)
  ) \$abc$3432$auto$blifparse.cc:535:parse_blif$3438  (
    .A({ \EthernetModule_inst.initModule_inst.init_cnt[5] , \EthernetModule_inst.initModule_inst.init_cnt[3] , \EthernetModule_inst.initModule_inst.init_cnt[2] , \EthernetModule_inst.initModule_inst.init_cnt[4] , \EthernetModule_inst.initModule_inst.init_cnt[1] , \EthernetModule_inst.initModule_inst.init_cnt[0]  }),
    .Y(\$abc$2227$li5_li5 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h40010000)
  ) \$abc$3432$auto$blifparse.cc:535:parse_blif$3439  (
    .A({ \$abc$3432$new_new_n24__ , \EthernetModule_inst.initModule_inst.init_cnt[6] , \EthernetModule_inst.initModule_inst.init_cnt[5] , \EthernetModule_inst.initModule_inst.init_cnt[2] , \$iopadmap$reset  }),
    .Y(\$abc$2198$auto$opt_dff.cc:220:make_patterns_logic$1066 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff8000)
  ) \$abc$3432$auto$blifparse.cc:535:parse_blif$3440  (
    .A({ \EthernetModule_inst.initModule_inst.init_cnt[4] , \EthernetModule_inst.initModule_inst.init_cnt[3] , \EthernetModule_inst.initModule_inst.init_cnt[2] , \EthernetModule_inst.initModule_inst.init_cnt[1] , \EthernetModule_inst.initModule_inst.init_cnt[0]  }),
    .Y(\$abc$2227$li4_li4 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h010fffffffffffff)
  ) \$abc$3432$auto$blifparse.cc:535:parse_blif$3441  (
    .A({ \$abc$3432$new_new_n26__ , \EthernetModule_inst.initModule_inst.init_cnt[6] , \EthernetModule_inst.initModule_inst.init_cnt[2] , \EthernetModule_inst.initModule_inst.init_cnt[3] , \EthernetModule_inst.initModule_inst.init_cnt[0] , \EthernetModule_inst.initModule_inst.init_cnt[1]  }),
    .Y(\$iopadmap$phy_crs )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff80000000)
  ) \$abc$3432$auto$blifparse.cc:535:parse_blif$3442  (
    .A({ \EthernetModule_inst.initModule_inst.init_cnt[6] , \$abc$3432$new_new_n26__ , \EthernetModule_inst.initModule_inst.init_cnt[3] , \EthernetModule_inst.initModule_inst.init_cnt[2] , \EthernetModule_inst.initModule_inst.init_cnt[1] , \EthernetModule_inst.initModule_inst.init_cnt[0]  }),
    .Y(\$abc$2227$li6_li6 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$3432$auto$blifparse.cc:535:parse_blif$3443  (
    .A({ \EthernetModule_inst.initModule_inst.init_cnt[3] , \EthernetModule_inst.initModule_inst.init_cnt[2] , \EthernetModule_inst.initModule_inst.init_cnt[1] , \EthernetModule_inst.initModule_inst.init_cnt[0]  }),
    .Y(\$abc$2227$li3_li3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$3432$auto$blifparse.cc:535:parse_blif$3444  (
    .A({ \EthernetModule_inst.initModule_inst.init_cnt[2] , \EthernetModule_inst.initModule_inst.init_cnt[1] , \EthernetModule_inst.initModule_inst.init_cnt[0]  }),
    .Y(\$abc$2227$li2_li2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3432$auto$blifparse.cc:535:parse_blif$3445  (
    .A(\$auto$ff.cc:740:flip_bits$2766 ),
    .Y(\EthernetModule_inst.initModule_inst.phy_reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3432$auto$blifparse.cc:535:parse_blif$3446  (
    .A(\$iopadmap$reset ),
    .Y(\$abc$3432$auto$simplemap.cc:339:simplemap_lut$3008[15] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$3432$auto$blifparse.cc:535:parse_blif$3447  (
    .A(\EthernetModule_inst.initModule_inst.init_cnt[0] ),
    .Y(\$abc$2227$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$2227$auto$blifparse.cc:377:parse_blif$2228  (
    .C(\EthernetModule_inst.clk_10K ),
    .D(\$abc$2227$li0_li0 ),
    .E(\$abc$3432$techmap$techmap2911$abc$2227$auto$blifparse.cc:377:parse_blif$2232.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2855_Y ),
    .Q(\EthernetModule_inst.initModule_inst.init_cnt[0] ),
    .R(\$abc$3432$auto$simplemap.cc:339:simplemap_lut$3008[15] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$2227$auto$blifparse.cc:377:parse_blif$2229  (
    .C(\EthernetModule_inst.clk_10K ),
    .D(\$abc$2227$li1_li1 ),
    .E(\$abc$3432$techmap$techmap2911$abc$2227$auto$blifparse.cc:377:parse_blif$2232.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2855_Y ),
    .Q(\EthernetModule_inst.initModule_inst.init_cnt[1] ),
    .R(\$abc$3432$auto$simplemap.cc:339:simplemap_lut$3008[15] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$2227$auto$blifparse.cc:377:parse_blif$2230  (
    .C(\EthernetModule_inst.clk_10K ),
    .D(\$abc$2227$li2_li2 ),
    .E(\$abc$3432$techmap$techmap2911$abc$2227$auto$blifparse.cc:377:parse_blif$2232.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2855_Y ),
    .Q(\EthernetModule_inst.initModule_inst.init_cnt[2] ),
    .R(\$abc$3432$auto$simplemap.cc:339:simplemap_lut$3008[15] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$2227$auto$blifparse.cc:377:parse_blif$2231  (
    .C(\EthernetModule_inst.clk_10K ),
    .D(\$abc$2227$li3_li3 ),
    .E(\$abc$3432$techmap$techmap2911$abc$2227$auto$blifparse.cc:377:parse_blif$2232.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2855_Y ),
    .Q(\EthernetModule_inst.initModule_inst.init_cnt[3] ),
    .R(\$abc$3432$auto$simplemap.cc:339:simplemap_lut$3008[15] )
  );
  assign { \EthernetModule_inst.RxModule_inst.delay_cnt[3] , \EthernetModule_inst.RxModule_inst.delay_cnt[2] , \EthernetModule_inst.RxModule_inst.delay_cnt[1] , \EthernetModule_inst.RxModule_inst.delay_cnt[0]  } = 4'h0;
  assign { \EthernetModule_inst.RxModule_inst.ff_cnt[7] , \EthernetModule_inst.RxModule_inst.ff_cnt[6] , \EthernetModule_inst.RxModule_inst.ff_cnt[5] , \EthernetModule_inst.RxModule_inst.ff_cnt[4] , \EthernetModule_inst.RxModule_inst.ff_cnt[3] , \EthernetModule_inst.RxModule_inst.ff_cnt[2] , \EthernetModule_inst.RxModule_inst.ff_cnt[1] , \EthernetModule_inst.RxModule_inst.ff_cnt[0]  } = 8'h00;
  assign { \EthernetModule_inst.RxModule_inst.ff_state[1] , \EthernetModule_inst.RxModule_inst.ff_state[0]  } = 2'h0;
  assign { \EthernetModule_inst.RxModule_inst.gap_cnt[3] , \EthernetModule_inst.RxModule_inst.gap_cnt[2] , \EthernetModule_inst.RxModule_inst.gap_cnt[1] , \EthernetModule_inst.RxModule_inst.gap_cnt[0]  } = 4'h0;
  assign { \EthernetModule_inst.RxModule_inst.gap_len_ctl[1] , \EthernetModule_inst.RxModule_inst.gap_len_ctl[0]  } = 2'h0;
  assign \EthernetModule_inst.RxModule_inst.start  = 1'h0;
  assign \EthernetModule_inst.TxModule_inst.ff_clk  = \EthernetModule_inst.RxModule_inst.ff_clk ;
  assign \EthernetModule_inst.TxModule_inst.phy_txclk  = 1'h0;
  assign \EthernetModule_inst.ff_clk  = \EthernetModule_inst.RxModule_inst.ff_clk ;
  assign \EthernetModule_inst.phy_rxclk  = \EthernetModule_inst.RxModule_inst.phy_rxclk ;
  assign \EthernetModule_inst.phy_txclk  = 1'h0;
  assign \$auto$rs_design_edit.cc:657:execute$3493  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$3494  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$3495  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$3496  = 1'h0;
  assign \$auto$rs_design_edit.cc:657:execute$3497  = 1'h0;
  assign \$auto$rs_design_edit.cc:657:execute$3498  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$3499  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$3500  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$3501  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$3502  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$3503  = 1'h0;
  assign \$auto$rs_design_edit.cc:657:execute$3504  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$3505  = 1'h0;
  assign \$auto$rs_design_edit.cc:657:execute$3506  = 1'hx;
  assign \$auto$rs_design_edit.cc:657:execute$3507  = 1'hx;
  assign \$auto$rs_design_edit.cc:657:execute$3508  = 1'hx;
  assign \$auto$rs_design_edit.cc:657:execute$3509  = 1'hx;
  assign \$auto$rs_design_edit.cc:657:execute$3510  = 1'hx;
  assign \$auto$rs_design_edit.cc:657:execute$3511  = 1'h0;
  assign \$auto$rs_design_edit.cc:657:execute$3512  = 1'h1;
  assign \$auto$rs_design_edit.cc:657:execute$3513  = 1'hx;
  assign \$auto$rs_design_edit.cc:657:execute$3514  = 1'hx;
  assign \$auto$rs_design_edit.cc:657:execute$3515  = 1'h0;
  assign \$auto$rs_design_edit.cc:657:execute$3516  = 1'h0;
  assign \$auto$rs_design_edit.cc:452:check_undriven_IO$3517  = \$iopadmap$clk_in ;
  assign \$auto$rs_design_edit.cc:452:check_undriven_IO$3518  = \EthernetModule_inst.RxModule_inst.ff_clk ;
  assign \$auto$rs_design_edit.cc:452:check_undriven_IO$3519  = \EthernetModule_inst.RxModule_inst.phy_rxclk ;
  assign \$auto$rs_design_edit.cc:452:check_undriven_IO$3520  = \$iopadmap$phy_rxd[0] ;
  assign \$auto$rs_design_edit.cc:452:check_undriven_IO$3521  = \$iopadmap$phy_rxd[1] ;
  assign \$auto$rs_design_edit.cc:452:check_undriven_IO$3522  = \$iopadmap$phy_rxd[2] ;
  assign \$auto$rs_design_edit.cc:452:check_undriven_IO$3523  = \$iopadmap$phy_rxd[3] ;
  assign \$auto$rs_design_edit.cc:452:check_undriven_IO$3524  = \$iopadmap$phy_rxer ;
endmodule
