

================================================================
== Vitis HLS Report for 'areWedgeSuperPointsEqual'
================================================================
* Date:           Sun Jul  7 14:42:41 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.933 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     2929|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       74|    -|
|Register             |        -|     -|      156|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      156|     3003|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------------+---------+----+---+----+-----+
    |            Instance           |           Module          | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------------+---------------------------+---------+----+---+----+-----+
    |sitodp_64ns_64_2_no_dsp_1_U79  |sitodp_64ns_64_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +-------------------------------+---------------------------+---------+----+---+----+-----+
    |Total                          |                           |        0|   0|  0|   0|    0|
    +-------------------------------+---------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln34_1_fu_172_p2    |         +|   0|  0|   19|           8|           8|
    |add_ln34_2_fu_198_p2    |         +|   0|  0|   22|          15|          15|
    |add_ln34_3_fu_204_p2    |         +|   0|  0|   22|          15|           7|
    |add_ln34_4_fu_284_p2    |         +|   0|  0|   22|          15|           7|
    |add_ln34_5_fu_235_p2    |         +|   0|  0|   19|           8|           8|
    |add_ln34_6_fu_241_p2    |         +|   0|  0|   19|           8|           8|
    |add_ln34_7_fu_267_p2    |         +|   0|  0|   22|          15|          15|
    |add_ln34_8_fu_273_p2    |         +|   0|  0|   22|          15|           7|
    |add_ln34_9_fu_294_p2    |         +|   0|  0|   22|          15|           7|
    |add_ln34_fu_166_p2      |         +|   0|  0|   19|           8|           8|
    |add_ln510_2_fu_464_p2   |         +|   0|  0|   19|          12|          11|
    |add_ln510_fu_340_p2     |         +|   0|  0|   19|          12|          11|
    |grp_fu_140_p2           |         -|   0|  0|   71|          64|          64|
    |sub_ln1311_6_fu_478_p2  |         -|   0|  0|   18|          10|          11|
    |sub_ln1311_fu_354_p2    |         -|   0|  0|   18|          10|          11|
    |ap_return               |       and|   0|  0|    2|           1|           1|
    |icmp_ln34_1_fu_546_p2   |      icmp|   0|  0|   29|          64|           7|
    |icmp_ln34_fu_422_p2     |      icmp|   0|  0|   29|          64|           7|
    |r_V_17_fu_504_p2        |      lshr|   0|  0|  591|         169|         169|
    |r_V_fu_380_p2           |      lshr|   0|  0|  591|         169|         169|
    |ush_6_fu_488_p3         |    select|   0|  0|   12|           1|          12|
    |ush_fu_364_p3           |    select|   0|  0|   12|           1|          12|
    |val_6_fu_538_p3         |    select|   0|  0|   63|           1|          64|
    |val_fu_414_p3           |    select|   0|  0|   63|           1|          64|
    |r_V_16_fu_386_p2        |       shl|   0|  0|  591|         169|         169|
    |r_V_18_fu_510_p2        |       shl|   0|  0|  591|         169|         169|
    |ap_enable_pp0           |       xor|   0|  0|    2|           1|           2|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0| 2929|        1040|        1043|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |grp_fu_137_p0            |  14|          3|   64|        192|
    |wsp1_2_address0          |  14|          3|   15|         45|
    |wsp1_2_address1          |  14|          3|   15|         45|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  74|         16|   97|        289|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln34_2_reg_557           |  11|   0|   15|          4|
    |add_ln34_7_reg_567           |  11|   0|   15|          4|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |icmp_ln34_reg_597            |   1|   0|    1|          0|
    |sub_ln34_1_reg_592           |  64|   0|   64|          0|
    |sub_ln34_reg_587             |  64|   0|   64|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 156|   0|  164|          8|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+-----------------+-----+-----+------------+--------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_return        |  out|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|wsp1_2_address0  |  out|   15|   ap_memory|                    wsp1_2|         array|
|wsp1_2_ce0       |  out|    1|   ap_memory|                    wsp1_2|         array|
|wsp1_2_q0        |   in|   64|   ap_memory|                    wsp1_2|         array|
|wsp1_2_address1  |  out|   15|   ap_memory|                    wsp1_2|         array|
|wsp1_2_ce1       |  out|    1|   ap_memory|                    wsp1_2|         array|
|wsp1_2_q1        |   in|   64|   ap_memory|                    wsp1_2|         array|
|wsp1             |   in|    5|     ap_none|                      wsp1|        scalar|
|wsp11            |   in|    3|     ap_none|                     wsp11|        scalar|
|wsp2             |   in|    5|     ap_none|                      wsp2|        scalar|
|wsp25            |   in|    3|     ap_none|                     wsp25|        scalar|
+-----------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.37>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%wsp25_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp25"   --->   Operation 6 'read' 'wsp25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%wsp2_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %wsp2"   --->   Operation 7 'read' 'wsp2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%wsp11_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp11"   --->   Operation 8 'read' 'wsp11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%wsp1_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %wsp1"   --->   Operation 9 'read' 'wsp1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%wsp25_cast27 = zext i3 %wsp25_read"   --->   Operation 10 'zext' 'wsp25_cast27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i5 %wsp2_read" [patchMaker.cpp:34]   --->   Operation 11 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %wsp2_read, i2 0" [patchMaker.cpp:34]   --->   Operation 12 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i7 %tmp" [patchMaker.cpp:34]   --->   Operation 13 'zext' 'zext_ln34_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34 = add i8 %zext_ln34_1, i8 %zext_ln34" [patchMaker.cpp:34]   --->   Operation 14 'add' 'add_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 15 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln34_1 = add i8 %add_ln34, i8 %wsp25_cast27" [patchMaker.cpp:34]   --->   Operation 15 'add' 'add_ln34_1' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_shl3_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %add_ln34_1, i7 0" [patchMaker.cpp:34]   --->   Operation 16 'bitconcatenate' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_92 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln34_1, i4 0" [patchMaker.cpp:34]   --->   Operation 17 'bitconcatenate' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i12 %tmp_92" [patchMaker.cpp:34]   --->   Operation 18 'zext' 'zext_ln34_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.77ns)   --->   "%add_ln34_2 = add i15 %p_shl3_cast, i15 %zext_ln34_2" [patchMaker.cpp:34]   --->   Operation 19 'add' 'add_ln34_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.77ns)   --->   "%add_ln34_3 = add i15 %add_ln34_2, i15 99" [patchMaker.cpp:34]   --->   Operation 20 'add' 'add_ln34_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln34_3 = zext i15 %add_ln34_3" [patchMaker.cpp:34]   --->   Operation 21 'zext' 'zext_ln34_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%wsp1_2_addr = getelementptr i64 %wsp1_2, i64 0, i64 %zext_ln34_3" [patchMaker.cpp:34]   --->   Operation 22 'getelementptr' 'wsp1_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%wsp11_cast29 = zext i3 %wsp11_read"   --->   Operation 23 'zext' 'wsp11_cast29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln34_5 = zext i5 %wsp1_read" [patchMaker.cpp:34]   --->   Operation 24 'zext' 'zext_ln34_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %wsp1_read, i2 0" [patchMaker.cpp:34]   --->   Operation 25 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln34_6 = zext i7 %tmp_s" [patchMaker.cpp:34]   --->   Operation 26 'zext' 'zext_ln34_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_5 = add i8 %zext_ln34_6, i8 %zext_ln34_5" [patchMaker.cpp:34]   --->   Operation 27 'add' 'add_ln34_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 28 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln34_6 = add i8 %add_ln34_5, i8 %wsp11_cast29" [patchMaker.cpp:34]   --->   Operation 28 'add' 'add_ln34_6' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %add_ln34_6, i7 0" [patchMaker.cpp:34]   --->   Operation 29 'bitconcatenate' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_93 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln34_6, i4 0" [patchMaker.cpp:34]   --->   Operation 30 'bitconcatenate' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln34_7 = zext i12 %tmp_93" [patchMaker.cpp:34]   --->   Operation 31 'zext' 'zext_ln34_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.77ns)   --->   "%add_ln34_7 = add i15 %p_shl_cast, i15 %zext_ln34_7" [patchMaker.cpp:34]   --->   Operation 32 'add' 'add_ln34_7' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.77ns)   --->   "%add_ln34_8 = add i15 %add_ln34_7, i15 99" [patchMaker.cpp:34]   --->   Operation 33 'add' 'add_ln34_8' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln34_8 = zext i15 %add_ln34_8" [patchMaker.cpp:34]   --->   Operation 34 'zext' 'zext_ln34_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%wsp1_2_addr_2 = getelementptr i64 %wsp1_2, i64 0, i64 %zext_ln34_8" [patchMaker.cpp:34]   --->   Operation 35 'getelementptr' 'wsp1_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (2.98ns)   --->   "%wsp1_2_load = load i15 %wsp1_2_addr_2" [patchMaker.cpp:34]   --->   Operation 36 'load' 'wsp1_2_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23040> <RAM>
ST_1 : Operation 37 [2/2] (2.98ns)   --->   "%wsp1_2_load_1 = load i15 %wsp1_2_addr" [patchMaker.cpp:34]   --->   Operation 37 'load' 'wsp1_2_load_1' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23040> <RAM>

State 2 <SV = 1> <Delay = 4.13>
ST_2 : Operation 38 [1/1] (0.77ns)   --->   "%add_ln34_4 = add i15 %add_ln34_2, i15 102" [patchMaker.cpp:34]   --->   Operation 38 'add' 'add_ln34_4' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln34_4 = zext i15 %add_ln34_4" [patchMaker.cpp:34]   --->   Operation 39 'zext' 'zext_ln34_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%wsp1_2_addr_1 = getelementptr i64 %wsp1_2, i64 0, i64 %zext_ln34_4" [patchMaker.cpp:34]   --->   Operation 40 'getelementptr' 'wsp1_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.77ns)   --->   "%add_ln34_9 = add i15 %add_ln34_7, i15 102" [patchMaker.cpp:34]   --->   Operation 41 'add' 'add_ln34_9' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln34_9 = zext i15 %add_ln34_9" [patchMaker.cpp:34]   --->   Operation 42 'zext' 'zext_ln34_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%wsp1_2_addr_3 = getelementptr i64 %wsp1_2, i64 0, i64 %zext_ln34_9" [patchMaker.cpp:34]   --->   Operation 43 'getelementptr' 'wsp1_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/2] (2.98ns)   --->   "%wsp1_2_load = load i15 %wsp1_2_addr_2" [patchMaker.cpp:34]   --->   Operation 44 'load' 'wsp1_2_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23040> <RAM>
ST_2 : Operation 45 [1/2] (2.98ns)   --->   "%wsp1_2_load_1 = load i15 %wsp1_2_addr" [patchMaker.cpp:34]   --->   Operation 45 'load' 'wsp1_2_load_1' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23040> <RAM>
ST_2 : Operation 46 [1/1] (1.14ns)   --->   "%sub_ln34 = sub i64 %wsp1_2_load, i64 %wsp1_2_load_1" [patchMaker.cpp:34]   --->   Operation 46 'sub' 'sub_ln34' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [2/2] (2.98ns)   --->   "%wsp1_2_load_2 = load i15 %wsp1_2_addr_3" [patchMaker.cpp:34]   --->   Operation 47 'load' 'wsp1_2_load_2' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23040> <RAM>
ST_2 : Operation 48 [2/2] (2.98ns)   --->   "%wsp1_2_load_3 = load i15 %wsp1_2_addr_1" [patchMaker.cpp:34]   --->   Operation 48 'load' 'wsp1_2_load_3' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23040> <RAM>

State 3 <SV = 2> <Delay = 4.65>
ST_3 : Operation 49 [2/2] (4.65ns)   --->   "%dc = sitodp i64 %sub_ln34" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 49 'sitodp' 'dc' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 50 [1/2] (2.98ns)   --->   "%wsp1_2_load_2 = load i15 %wsp1_2_addr_3" [patchMaker.cpp:34]   --->   Operation 50 'load' 'wsp1_2_load_2' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23040> <RAM>
ST_3 : Operation 51 [1/2] (2.98ns)   --->   "%wsp1_2_load_3 = load i15 %wsp1_2_addr_1" [patchMaker.cpp:34]   --->   Operation 51 'load' 'wsp1_2_load_3' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23040> <RAM>
ST_3 : Operation 52 [1/1] (1.14ns)   --->   "%sub_ln34_1 = sub i64 %wsp1_2_load_2, i64 %wsp1_2_load_3" [patchMaker.cpp:34]   --->   Operation 52 'sub' 'sub_ln34_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.81>
ST_4 : Operation 53 [1/2] (4.65ns)   --->   "%dc = sitodp i64 %sub_ln34" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 53 'sitodp' 'dc' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 54 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 55 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_103 = trunc i64 %data_V"   --->   Operation 56 'trunc' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_103, i1 0"   --->   Operation 57 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 58 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_102" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 59 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.73ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 60 'add' 'add_ln510' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 61 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.73ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_102"   --->   Operation 62 'sub' 'sub_ln1311' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 63 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.29ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 64 'select' 'ush' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 65 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 66 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34)   --->   "%r_V = lshr i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 67 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34)   --->   "%r_V_16 = shl i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 68 'shl' 'r_V_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34)   --->   "%tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V, i32 53"   --->   Operation 69 'bitselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34)   --->   "%zext_ln662 = zext i1 %tmp_97"   --->   Operation 70 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34)   --->   "%tmp_65 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_16, i32 53, i32 116"   --->   Operation 71 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34)   --->   "%val = select i1 %isNeg, i64 %zext_ln662, i64 %tmp_65"   --->   Operation 72 'select' 'val' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (1.12ns) (out node of the LUT)   --->   "%icmp_ln34 = icmp_slt  i64 %val, i64 100" [patchMaker.cpp:34]   --->   Operation 73 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [2/2] (4.65ns)   --->   "%dc_13 = sitodp i64 %sub_ln34_1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 74 'sitodp' 'dc_13' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.93>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wsp1_2, void @empty_34, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/2] (4.65ns)   --->   "%dc_13 = sitodp i64 %sub_ln34_1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 76 'sitodp' 'dc_13' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%data_V_14 = bitcast i64 %dc_13" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 77 'bitcast' 'data_V_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_14, i32 52, i32 62"   --->   Operation 78 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_105 = trunc i64 %data_V_14"   --->   Operation 79 'trunc' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%mantissa_6 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_105, i1 0"   --->   Operation 80 'bitconcatenate' 'mantissa_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln15_6 = zext i54 %mantissa_6" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 81 'zext' 'zext_ln15_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln510_2 = zext i11 %tmp_104" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 82 'zext' 'zext_ln510_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.73ns)   --->   "%add_ln510_2 = add i12 %zext_ln510_2, i12 3073" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 83 'add' 'add_ln510_2' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%isNeg_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_2, i32 11"   --->   Operation 84 'bitselect' 'isNeg_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.73ns)   --->   "%sub_ln1311_6 = sub i11 1023, i11 %tmp_104"   --->   Operation 85 'sub' 'sub_ln1311_6' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1311_6 = sext i11 %sub_ln1311_6"   --->   Operation 86 'sext' 'sext_ln1311_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.29ns)   --->   "%ush_6 = select i1 %isNeg_6, i12 %sext_ln1311_6, i12 %add_ln510_2"   --->   Operation 87 'select' 'ush_6' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i64_cast_cast_cast = sext i12 %ush_6"   --->   Operation 88 'sext' 'sh_prom_i_i_i_i_i64_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i64_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i64_cast_cast_cast"   --->   Operation 89 'zext' 'sh_prom_i_i_i_i_i64_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34_1)   --->   "%r_V_17 = lshr i169 %zext_ln15_6, i169 %sh_prom_i_i_i_i_i64_cast_cast_cast_cast"   --->   Operation 90 'lshr' 'r_V_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34_1)   --->   "%r_V_18 = shl i169 %zext_ln15_6, i169 %sh_prom_i_i_i_i_i64_cast_cast_cast_cast"   --->   Operation 91 'shl' 'r_V_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34_1)   --->   "%tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V_17, i32 53"   --->   Operation 92 'bitselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34_1)   --->   "%zext_ln662_6 = zext i1 %tmp_101"   --->   Operation 93 'zext' 'zext_ln662_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34_1)   --->   "%tmp_67 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_18, i32 53, i32 116"   --->   Operation 94 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34_1)   --->   "%val_6 = select i1 %isNeg_6, i64 %zext_ln662_6, i64 %tmp_67"   --->   Operation 95 'select' 'val_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (1.12ns) (out node of the LUT)   --->   "%icmp_ln34_1 = icmp_slt  i64 %val_6, i64 100" [patchMaker.cpp:34]   --->   Operation 96 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.12ns)   --->   "%and_ln34 = and i1 %icmp_ln34, i1 %icmp_ln34_1" [patchMaker.cpp:34]   --->   Operation 97 'and' 'and_ln34' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln34 = ret i1 %and_ln34" [patchMaker.cpp:34]   --->   Operation 98 'ret' 'ret_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ wsp1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ wsp1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wsp11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wsp2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wsp25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
wsp25_read                              (read          ) [ 000000]
wsp2_read                               (read          ) [ 000000]
wsp11_read                              (read          ) [ 000000]
wsp1_read                               (read          ) [ 000000]
wsp25_cast27                            (zext          ) [ 000000]
zext_ln34                               (zext          ) [ 000000]
tmp                                     (bitconcatenate) [ 000000]
zext_ln34_1                             (zext          ) [ 000000]
add_ln34                                (add           ) [ 000000]
add_ln34_1                              (add           ) [ 000000]
p_shl3_cast                             (bitconcatenate) [ 000000]
tmp_92                                  (bitconcatenate) [ 000000]
zext_ln34_2                             (zext          ) [ 000000]
add_ln34_2                              (add           ) [ 001000]
add_ln34_3                              (add           ) [ 000000]
zext_ln34_3                             (zext          ) [ 000000]
wsp1_2_addr                             (getelementptr ) [ 001000]
wsp11_cast29                            (zext          ) [ 000000]
zext_ln34_5                             (zext          ) [ 000000]
tmp_s                                   (bitconcatenate) [ 000000]
zext_ln34_6                             (zext          ) [ 000000]
add_ln34_5                              (add           ) [ 000000]
add_ln34_6                              (add           ) [ 000000]
p_shl_cast                              (bitconcatenate) [ 000000]
tmp_93                                  (bitconcatenate) [ 000000]
zext_ln34_7                             (zext          ) [ 000000]
add_ln34_7                              (add           ) [ 001000]
add_ln34_8                              (add           ) [ 000000]
zext_ln34_8                             (zext          ) [ 000000]
wsp1_2_addr_2                           (getelementptr ) [ 001000]
add_ln34_4                              (add           ) [ 000000]
zext_ln34_4                             (zext          ) [ 000000]
wsp1_2_addr_1                           (getelementptr ) [ 010100]
add_ln34_9                              (add           ) [ 000000]
zext_ln34_9                             (zext          ) [ 000000]
wsp1_2_addr_3                           (getelementptr ) [ 010100]
wsp1_2_load                             (load          ) [ 000000]
wsp1_2_load_1                           (load          ) [ 000000]
sub_ln34                                (sub           ) [ 011110]
wsp1_2_load_2                           (load          ) [ 000000]
wsp1_2_load_3                           (load          ) [ 000000]
sub_ln34_1                              (sub           ) [ 011011]
dc                                      (sitodp        ) [ 000000]
data_V                                  (bitcast       ) [ 000000]
tmp_102                                 (partselect    ) [ 000000]
tmp_103                                 (trunc         ) [ 000000]
mantissa                                (bitconcatenate) [ 000000]
zext_ln15                               (zext          ) [ 000000]
zext_ln510                              (zext          ) [ 000000]
add_ln510                               (add           ) [ 000000]
isNeg                                   (bitselect     ) [ 000000]
sub_ln1311                              (sub           ) [ 000000]
sext_ln1311                             (sext          ) [ 000000]
ush                                     (select        ) [ 000000]
sh_prom_i_i_i_i_i_cast_cast_cast        (sext          ) [ 000000]
sh_prom_i_i_i_i_i_cast_cast_cast_cast   (zext          ) [ 000000]
r_V                                     (lshr          ) [ 000000]
r_V_16                                  (shl           ) [ 000000]
tmp_97                                  (bitselect     ) [ 000000]
zext_ln662                              (zext          ) [ 000000]
tmp_65                                  (partselect    ) [ 000000]
val                                     (select        ) [ 000000]
icmp_ln34                               (icmp          ) [ 010001]
specinterface_ln0                       (specinterface ) [ 000000]
dc_13                                   (sitodp        ) [ 000000]
data_V_14                               (bitcast       ) [ 000000]
tmp_104                                 (partselect    ) [ 000000]
tmp_105                                 (trunc         ) [ 000000]
mantissa_6                              (bitconcatenate) [ 000000]
zext_ln15_6                             (zext          ) [ 000000]
zext_ln510_2                            (zext          ) [ 000000]
add_ln510_2                             (add           ) [ 000000]
isNeg_6                                 (bitselect     ) [ 000000]
sub_ln1311_6                            (sub           ) [ 000000]
sext_ln1311_6                           (sext          ) [ 000000]
ush_6                                   (select        ) [ 000000]
sh_prom_i_i_i_i_i64_cast_cast_cast      (sext          ) [ 000000]
sh_prom_i_i_i_i_i64_cast_cast_cast_cast (zext          ) [ 000000]
r_V_17                                  (lshr          ) [ 000000]
r_V_18                                  (shl           ) [ 000000]
tmp_101                                 (bitselect     ) [ 000000]
zext_ln662_6                            (zext          ) [ 000000]
tmp_67                                  (partselect    ) [ 000000]
val_6                                   (select        ) [ 000000]
icmp_ln34_1                             (icmp          ) [ 000000]
and_ln34                                (and           ) [ 000000]
ret_ln34                                (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="wsp1_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp1_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="wsp1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="wsp11">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp11"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="wsp2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="wsp25">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp25"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i169.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i169.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="wsp25_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="3" slack="0"/>
<pin id="74" dir="0" index="1" bw="3" slack="0"/>
<pin id="75" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wsp25_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="wsp2_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="5" slack="0"/>
<pin id="80" dir="0" index="1" bw="5" slack="0"/>
<pin id="81" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wsp2_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="wsp11_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="3" slack="0"/>
<pin id="86" dir="0" index="1" bw="3" slack="0"/>
<pin id="87" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wsp11_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="wsp1_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="5" slack="0"/>
<pin id="92" dir="0" index="1" bw="5" slack="0"/>
<pin id="93" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wsp1_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="wsp1_2_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="15" slack="0"/>
<pin id="100" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wsp1_2_addr/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="wsp1_2_addr_2_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="64" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="15" slack="0"/>
<pin id="107" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wsp1_2_addr_2/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="15" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="0"/>
<pin id="115" dir="0" index="4" bw="15" slack="2147483647"/>
<pin id="116" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="117" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="64" slack="0"/>
<pin id="118" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wsp1_2_load/1 wsp1_2_load_1/1 wsp1_2_load_2/2 wsp1_2_load_3/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="wsp1_2_addr_1_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="15" slack="0"/>
<pin id="125" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wsp1_2_addr_1/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="wsp1_2_addr_3_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="15" slack="0"/>
<pin id="132" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wsp1_2_addr_3/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="1"/>
<pin id="139" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="dc/3 dc_13/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34/2 sub_ln34_1/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="wsp25_cast27_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="3" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="wsp25_cast27/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln34_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="0"/>
<pin id="156" dir="0" index="1" bw="5" slack="0"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln34_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="7" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln34_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="7" slack="0"/>
<pin id="168" dir="0" index="1" bw="5" slack="0"/>
<pin id="169" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="add_ln34_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="3" slack="0"/>
<pin id="175" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_shl3_cast_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="15" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_92_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="12" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_92/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln34_2_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="12" slack="0"/>
<pin id="196" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_2/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln34_2_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="15" slack="0"/>
<pin id="200" dir="0" index="1" bw="12" slack="0"/>
<pin id="201" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_2/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln34_3_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="15" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_3/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln34_3_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="15" slack="0"/>
<pin id="212" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_3/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="wsp11_cast29_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="3" slack="0"/>
<pin id="217" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="wsp11_cast29/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln34_5_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="5" slack="0"/>
<pin id="221" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_5/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_s_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="0"/>
<pin id="225" dir="0" index="1" bw="5" slack="0"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln34_6_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="7" slack="0"/>
<pin id="233" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_6/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln34_5_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="7" slack="0"/>
<pin id="237" dir="0" index="1" bw="5" slack="0"/>
<pin id="238" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_5/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln34_6_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="3" slack="0"/>
<pin id="244" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_6/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="p_shl_cast_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="15" slack="0"/>
<pin id="249" dir="0" index="1" bw="8" slack="0"/>
<pin id="250" dir="0" index="2" bw="1" slack="0"/>
<pin id="251" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_93_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="12" slack="0"/>
<pin id="257" dir="0" index="1" bw="8" slack="0"/>
<pin id="258" dir="0" index="2" bw="1" slack="0"/>
<pin id="259" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_93/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln34_7_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="12" slack="0"/>
<pin id="265" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_7/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="add_ln34_7_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="15" slack="0"/>
<pin id="269" dir="0" index="1" bw="12" slack="0"/>
<pin id="270" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_7/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="add_ln34_8_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="15" slack="0"/>
<pin id="275" dir="0" index="1" bw="8" slack="0"/>
<pin id="276" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_8/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln34_8_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="15" slack="0"/>
<pin id="281" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_8/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln34_4_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="15" slack="1"/>
<pin id="286" dir="0" index="1" bw="8" slack="0"/>
<pin id="287" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_4/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln34_4_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="15" slack="0"/>
<pin id="291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_4/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln34_9_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="15" slack="1"/>
<pin id="296" dir="0" index="1" bw="8" slack="0"/>
<pin id="297" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_9/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln34_9_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="15" slack="0"/>
<pin id="301" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_9/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="data_V_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="0"/>
<pin id="306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_102_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="11" slack="0"/>
<pin id="310" dir="0" index="1" bw="64" slack="0"/>
<pin id="311" dir="0" index="2" bw="7" slack="0"/>
<pin id="312" dir="0" index="3" bw="7" slack="0"/>
<pin id="313" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_102/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_103_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="0"/>
<pin id="320" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_103/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="mantissa_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="54" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="52" slack="0"/>
<pin id="326" dir="0" index="3" bw="1" slack="0"/>
<pin id="327" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln15_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="54" slack="0"/>
<pin id="334" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln510_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="11" slack="0"/>
<pin id="338" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln510/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add_ln510_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="11" slack="0"/>
<pin id="342" dir="0" index="1" bw="11" slack="0"/>
<pin id="343" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln510/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="isNeg_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="12" slack="0"/>
<pin id="349" dir="0" index="2" bw="5" slack="0"/>
<pin id="350" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="sub_ln1311_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="11" slack="0"/>
<pin id="356" dir="0" index="1" bw="11" slack="0"/>
<pin id="357" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="sext_ln1311_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="11" slack="0"/>
<pin id="362" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="ush_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="12" slack="0"/>
<pin id="367" dir="0" index="2" bw="12" slack="0"/>
<pin id="368" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="12" slack="0"/>
<pin id="374" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="12" slack="0"/>
<pin id="378" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast_cast/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="r_V_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="54" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="r_V_16_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="54" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_16/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_97_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="169" slack="0"/>
<pin id="395" dir="0" index="2" bw="7" slack="0"/>
<pin id="396" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_97/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln662_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_65_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="0"/>
<pin id="406" dir="0" index="1" bw="169" slack="0"/>
<pin id="407" dir="0" index="2" bw="7" slack="0"/>
<pin id="408" dir="0" index="3" bw="8" slack="0"/>
<pin id="409" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_65/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="val_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="64" slack="0"/>
<pin id="417" dir="0" index="2" bw="64" slack="0"/>
<pin id="418" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="icmp_ln34_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="64" slack="0"/>
<pin id="424" dir="0" index="1" bw="64" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="data_V_14_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="0"/>
<pin id="430" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_14/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_104_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="11" slack="0"/>
<pin id="434" dir="0" index="1" bw="64" slack="0"/>
<pin id="435" dir="0" index="2" bw="7" slack="0"/>
<pin id="436" dir="0" index="3" bw="7" slack="0"/>
<pin id="437" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_104/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_105_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="64" slack="0"/>
<pin id="444" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_105/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="mantissa_6_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="54" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="0" index="2" bw="52" slack="0"/>
<pin id="450" dir="0" index="3" bw="1" slack="0"/>
<pin id="451" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_6/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln15_6_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="54" slack="0"/>
<pin id="458" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_6/5 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln510_2_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="11" slack="0"/>
<pin id="462" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln510_2/5 "/>
</bind>
</comp>

<comp id="464" class="1004" name="add_ln510_2_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="11" slack="0"/>
<pin id="466" dir="0" index="1" bw="11" slack="0"/>
<pin id="467" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln510_2/5 "/>
</bind>
</comp>

<comp id="470" class="1004" name="isNeg_6_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="12" slack="0"/>
<pin id="473" dir="0" index="2" bw="5" slack="0"/>
<pin id="474" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_6/5 "/>
</bind>
</comp>

<comp id="478" class="1004" name="sub_ln1311_6_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="11" slack="0"/>
<pin id="480" dir="0" index="1" bw="11" slack="0"/>
<pin id="481" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311_6/5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="sext_ln1311_6_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="11" slack="0"/>
<pin id="486" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_6/5 "/>
</bind>
</comp>

<comp id="488" class="1004" name="ush_6_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="12" slack="0"/>
<pin id="491" dir="0" index="2" bw="12" slack="0"/>
<pin id="492" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_6/5 "/>
</bind>
</comp>

<comp id="496" class="1004" name="sh_prom_i_i_i_i_i64_cast_cast_cast_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="12" slack="0"/>
<pin id="498" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i64_cast_cast_cast/5 "/>
</bind>
</comp>

<comp id="500" class="1004" name="sh_prom_i_i_i_i_i64_cast_cast_cast_cast_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="12" slack="0"/>
<pin id="502" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i64_cast_cast_cast_cast/5 "/>
</bind>
</comp>

<comp id="504" class="1004" name="r_V_17_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="54" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="0"/>
<pin id="507" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_17/5 "/>
</bind>
</comp>

<comp id="510" class="1004" name="r_V_18_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="54" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="0"/>
<pin id="513" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_18/5 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_101_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="169" slack="0"/>
<pin id="519" dir="0" index="2" bw="7" slack="0"/>
<pin id="520" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_101/5 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln662_6_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662_6/5 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_67_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="64" slack="0"/>
<pin id="530" dir="0" index="1" bw="169" slack="0"/>
<pin id="531" dir="0" index="2" bw="7" slack="0"/>
<pin id="532" dir="0" index="3" bw="8" slack="0"/>
<pin id="533" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_67/5 "/>
</bind>
</comp>

<comp id="538" class="1004" name="val_6_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="64" slack="0"/>
<pin id="541" dir="0" index="2" bw="64" slack="0"/>
<pin id="542" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_6/5 "/>
</bind>
</comp>

<comp id="546" class="1004" name="icmp_ln34_1_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="64" slack="0"/>
<pin id="548" dir="0" index="1" bw="64" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_1/5 "/>
</bind>
</comp>

<comp id="552" class="1004" name="and_ln34_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="1"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/5 "/>
</bind>
</comp>

<comp id="557" class="1005" name="add_ln34_2_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="15" slack="1"/>
<pin id="559" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_2 "/>
</bind>
</comp>

<comp id="562" class="1005" name="wsp1_2_addr_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="15" slack="1"/>
<pin id="564" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="wsp1_2_addr "/>
</bind>
</comp>

<comp id="567" class="1005" name="add_ln34_7_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="15" slack="1"/>
<pin id="569" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_7 "/>
</bind>
</comp>

<comp id="572" class="1005" name="wsp1_2_addr_2_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="15" slack="1"/>
<pin id="574" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="wsp1_2_addr_2 "/>
</bind>
</comp>

<comp id="577" class="1005" name="wsp1_2_addr_1_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="15" slack="1"/>
<pin id="579" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="wsp1_2_addr_1 "/>
</bind>
</comp>

<comp id="582" class="1005" name="wsp1_2_addr_3_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="15" slack="1"/>
<pin id="584" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="wsp1_2_addr_3 "/>
</bind>
</comp>

<comp id="587" class="1005" name="sub_ln34_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="64" slack="1"/>
<pin id="589" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln34 "/>
</bind>
</comp>

<comp id="592" class="1005" name="sub_ln34_1_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="64" slack="1"/>
<pin id="594" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln34_1 "/>
</bind>
</comp>

<comp id="597" class="1005" name="icmp_ln34_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="1"/>
<pin id="599" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="28" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="28" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="119"><net_src comp="103" pin="3"/><net_sink comp="110" pin=2"/></net>

<net id="120"><net_src comp="96" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="28" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="28" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="128" pin="3"/><net_sink comp="110" pin=2"/></net>

<net id="136"><net_src comp="121" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="144"><net_src comp="110" pin="7"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="110" pin="3"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="72" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="78" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="78" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="165"><net_src comp="154" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="150" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="166" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="146" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="18" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="172" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="191"><net_src comp="22" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="172" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="197"><net_src comp="186" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="178" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="194" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="198" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="26" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="204" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="218"><net_src comp="84" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="90" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="14" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="90" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="16" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="234"><net_src comp="223" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="219" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="235" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="215" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="252"><net_src comp="18" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="241" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="20" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="260"><net_src comp="22" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="241" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="24" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="266"><net_src comp="255" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="247" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="263" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="267" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="26" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="273" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="288"><net_src comp="30" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="292"><net_src comp="284" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="298"><net_src comp="30" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="302"><net_src comp="294" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="307"><net_src comp="137" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="32" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="304" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="316"><net_src comp="34" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="317"><net_src comp="36" pin="0"/><net_sink comp="308" pin=3"/></net>

<net id="321"><net_src comp="304" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="38" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="40" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="330"><net_src comp="318" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="331"><net_src comp="42" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="335"><net_src comp="322" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="308" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="336" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="44" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="351"><net_src comp="46" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="340" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="48" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="358"><net_src comp="50" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="308" pin="4"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="369"><net_src comp="346" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="360" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="340" pin="2"/><net_sink comp="364" pin=2"/></net>

<net id="375"><net_src comp="364" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="372" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="332" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="376" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="332" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="376" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="397"><net_src comp="52" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="380" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="54" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="403"><net_src comp="392" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="410"><net_src comp="56" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="386" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="54" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="413"><net_src comp="58" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="419"><net_src comp="346" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="400" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="404" pin="4"/><net_sink comp="414" pin=2"/></net>

<net id="426"><net_src comp="414" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="60" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="431"><net_src comp="137" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="438"><net_src comp="32" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="428" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="440"><net_src comp="34" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="441"><net_src comp="36" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="445"><net_src comp="428" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="452"><net_src comp="38" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="40" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="454"><net_src comp="442" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="455"><net_src comp="42" pin="0"/><net_sink comp="446" pin=3"/></net>

<net id="459"><net_src comp="446" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="432" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="460" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="44" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="46" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="464" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="48" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="482"><net_src comp="50" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="432" pin="4"/><net_sink comp="478" pin=1"/></net>

<net id="487"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="493"><net_src comp="470" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="484" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="464" pin="2"/><net_sink comp="488" pin=2"/></net>

<net id="499"><net_src comp="488" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="496" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="456" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="500" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="456" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="500" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="52" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="504" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="54" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="527"><net_src comp="516" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="534"><net_src comp="56" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="510" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="536"><net_src comp="54" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="537"><net_src comp="58" pin="0"/><net_sink comp="528" pin=3"/></net>

<net id="543"><net_src comp="470" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="524" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="528" pin="4"/><net_sink comp="538" pin=2"/></net>

<net id="550"><net_src comp="538" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="60" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="546" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="560"><net_src comp="198" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="565"><net_src comp="96" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="570"><net_src comp="267" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="575"><net_src comp="103" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="580"><net_src comp="121" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="585"><net_src comp="128" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="590"><net_src comp="140" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="595"><net_src comp="140" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="600"><net_src comp="422" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="552" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: wsp1_2 | {}
	Port: wsp1 | {}
	Port: wsp11 | {}
	Port: wsp2 | {}
	Port: wsp25 | {}
 - Input state : 
	Port: areWedgeSuperPointsEqual : wsp1_2 | {1 2 3 }
	Port: areWedgeSuperPointsEqual : wsp1 | {1 }
	Port: areWedgeSuperPointsEqual : wsp11 | {1 }
	Port: areWedgeSuperPointsEqual : wsp2 | {1 }
	Port: areWedgeSuperPointsEqual : wsp25 | {1 }
  - Chain level:
	State 1
		zext_ln34_1 : 1
		add_ln34 : 2
		add_ln34_1 : 3
		p_shl3_cast : 4
		tmp_92 : 4
		zext_ln34_2 : 5
		add_ln34_2 : 6
		add_ln34_3 : 7
		zext_ln34_3 : 8
		wsp1_2_addr : 9
		zext_ln34_6 : 1
		add_ln34_5 : 2
		add_ln34_6 : 3
		p_shl_cast : 4
		tmp_93 : 4
		zext_ln34_7 : 5
		add_ln34_7 : 6
		add_ln34_8 : 7
		zext_ln34_8 : 8
		wsp1_2_addr_2 : 9
		wsp1_2_load : 10
		wsp1_2_load_1 : 10
	State 2
		zext_ln34_4 : 1
		wsp1_2_addr_1 : 2
		zext_ln34_9 : 1
		wsp1_2_addr_3 : 2
		sub_ln34 : 1
		wsp1_2_load_2 : 3
		wsp1_2_load_3 : 3
	State 3
		sub_ln34_1 : 1
	State 4
		data_V : 1
		tmp_102 : 2
		tmp_103 : 2
		mantissa : 3
		zext_ln15 : 4
		zext_ln510 : 3
		add_ln510 : 4
		isNeg : 5
		sub_ln1311 : 3
		sext_ln1311 : 4
		ush : 6
		sh_prom_i_i_i_i_i_cast_cast_cast : 7
		sh_prom_i_i_i_i_i_cast_cast_cast_cast : 8
		r_V : 9
		r_V_16 : 9
		tmp_97 : 10
		zext_ln662 : 11
		tmp_65 : 10
		val : 12
		icmp_ln34 : 13
	State 5
		data_V_14 : 1
		tmp_104 : 2
		tmp_105 : 2
		mantissa_6 : 3
		zext_ln15_6 : 4
		zext_ln510_2 : 3
		add_ln510_2 : 4
		isNeg_6 : 5
		sub_ln1311_6 : 3
		sext_ln1311_6 : 4
		ush_6 : 6
		sh_prom_i_i_i_i_i64_cast_cast_cast : 7
		sh_prom_i_i_i_i_i64_cast_cast_cast_cast : 8
		r_V_17 : 9
		r_V_18 : 9
		tmp_101 : 10
		zext_ln662_6 : 11
		tmp_67 : 10
		val_6 : 12
		icmp_ln34_1 : 13
		and_ln34 : 14
		ret_ln34 : 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|
| Operation|                 Functional Unit                |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|
|   lshr   |                   r_V_fu_380                   |    0    |   161   |
|          |                  r_V_17_fu_504                 |    0    |   161   |
|----------|------------------------------------------------|---------|---------|
|    shl   |                  r_V_16_fu_386                 |    0    |   161   |
|          |                  r_V_18_fu_510                 |    0    |   161   |
|----------|------------------------------------------------|---------|---------|
|          |                 add_ln34_fu_166                |    0    |    19   |
|          |                add_ln34_1_fu_172               |    0    |    19   |
|          |                add_ln34_2_fu_198               |    0    |    22   |
|          |                add_ln34_3_fu_204               |    0    |    22   |
|          |                add_ln34_5_fu_235               |    0    |    19   |
|    add   |                add_ln34_6_fu_241               |    0    |    19   |
|          |                add_ln34_7_fu_267               |    0    |    22   |
|          |                add_ln34_8_fu_273               |    0    |    22   |
|          |                add_ln34_4_fu_284               |    0    |    22   |
|          |                add_ln34_9_fu_294               |    0    |    22   |
|          |                add_ln510_fu_340                |    0    |    18   |
|          |               add_ln510_2_fu_464               |    0    |    18   |
|----------|------------------------------------------------|---------|---------|
|          |                   ush_fu_364                   |    0    |    12   |
|  select  |                   val_fu_414                   |    0    |    63   |
|          |                  ush_6_fu_488                  |    0    |    12   |
|          |                  val_6_fu_538                  |    0    |    63   |
|----------|------------------------------------------------|---------|---------|
|          |                   grp_fu_140                   |    0    |    71   |
|    sub   |                sub_ln1311_fu_354               |    0    |    18   |
|          |               sub_ln1311_6_fu_478              |    0    |    18   |
|----------|------------------------------------------------|---------|---------|
|   icmp   |                icmp_ln34_fu_422                |    0    |    29   |
|          |               icmp_ln34_1_fu_546               |    0    |    29   |
|----------|------------------------------------------------|---------|---------|
|    and   |                 and_ln34_fu_552                |    0    |    2    |
|----------|------------------------------------------------|---------|---------|
|          |              wsp25_read_read_fu_72             |    0    |    0    |
|   read   |              wsp2_read_read_fu_78              |    0    |    0    |
|          |              wsp11_read_read_fu_84             |    0    |    0    |
|          |              wsp1_read_read_fu_90              |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|  sitodp  |                   grp_fu_137                   |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |               wsp25_cast27_fu_146              |    0    |    0    |
|          |                zext_ln34_fu_150                |    0    |    0    |
|          |               zext_ln34_1_fu_162               |    0    |    0    |
|          |               zext_ln34_2_fu_194               |    0    |    0    |
|          |               zext_ln34_3_fu_210               |    0    |    0    |
|          |               wsp11_cast29_fu_215              |    0    |    0    |
|          |               zext_ln34_5_fu_219               |    0    |    0    |
|          |               zext_ln34_6_fu_231               |    0    |    0    |
|          |               zext_ln34_7_fu_263               |    0    |    0    |
|   zext   |               zext_ln34_8_fu_279               |    0    |    0    |
|          |               zext_ln34_4_fu_289               |    0    |    0    |
|          |               zext_ln34_9_fu_299               |    0    |    0    |
|          |                zext_ln15_fu_332                |    0    |    0    |
|          |                zext_ln510_fu_336               |    0    |    0    |
|          |  sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_376  |    0    |    0    |
|          |                zext_ln662_fu_400               |    0    |    0    |
|          |               zext_ln15_6_fu_456               |    0    |    0    |
|          |               zext_ln510_2_fu_460              |    0    |    0    |
|          | sh_prom_i_i_i_i_i64_cast_cast_cast_cast_fu_500 |    0    |    0    |
|          |               zext_ln662_6_fu_524              |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |                   tmp_fu_154                   |    0    |    0    |
|          |               p_shl3_cast_fu_178               |    0    |    0    |
|          |                  tmp_92_fu_186                 |    0    |    0    |
|bitconcatenate|                  tmp_s_fu_223                  |    0    |    0    |
|          |                p_shl_cast_fu_247               |    0    |    0    |
|          |                  tmp_93_fu_255                 |    0    |    0    |
|          |                 mantissa_fu_322                |    0    |    0    |
|          |                mantissa_6_fu_446               |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |                 tmp_102_fu_308                 |    0    |    0    |
|partselect|                  tmp_65_fu_404                 |    0    |    0    |
|          |                 tmp_104_fu_432                 |    0    |    0    |
|          |                  tmp_67_fu_528                 |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|   trunc  |                 tmp_103_fu_318                 |    0    |    0    |
|          |                 tmp_105_fu_442                 |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |                  isNeg_fu_346                  |    0    |    0    |
| bitselect|                  tmp_97_fu_392                 |    0    |    0    |
|          |                 isNeg_6_fu_470                 |    0    |    0    |
|          |                 tmp_101_fu_516                 |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |               sext_ln1311_fu_360               |    0    |    0    |
|   sext   |     sh_prom_i_i_i_i_i_cast_cast_cast_fu_372    |    0    |    0    |
|          |              sext_ln1311_6_fu_484              |    0    |    0    |
|          |    sh_prom_i_i_i_i_i64_cast_cast_cast_fu_496   |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|   Total  |                                                |    0    |   1205  |
|----------|------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  add_ln34_2_reg_557 |   15   |
|  add_ln34_7_reg_567 |   15   |
|  icmp_ln34_reg_597  |    1   |
|  sub_ln34_1_reg_592 |   64   |
|   sub_ln34_reg_587  |   64   |
|wsp1_2_addr_1_reg_577|   15   |
|wsp1_2_addr_2_reg_572|   15   |
|wsp1_2_addr_3_reg_582|   15   |
| wsp1_2_addr_reg_562 |   15   |
+---------------------+--------+
|        Total        |   219  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_110 |  p0  |   4  |  15  |   60   ||    20   |
| grp_access_fu_110 |  p2  |   4  |   0  |    0   ||    20   |
|     grp_fu_137    |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   188  || 1.29243 ||    49   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1205  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   49   |
|  Register |    -   |   219  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   219  |  1254  |
+-----------+--------+--------+--------+
