_svd: "../esp32p4.base.svd"

_modify:
  SPI?:
    groupName: SPI
  "AHB_DMA,AXI_DMA,DMA":
    groupName: DMA
  LP_ANA_PERI:
    name: LP_ANA
    groupName: LP_ANA
  LCD_CAM:
    groupName: LCD_CAM

AES:
  _include: ../../../common_patches/aes.yaml

ADC:
  ARB_CTRL:
    _strip: ARB_
  DMA_CONF:
    _strip: APB_
  "INT_*":
    _modify:
      "APB_SARADC1_DONE*,SAR1_DONE*":
        name: ADC1_DONE
      "APB_SARADC2_DONE*,SAR2_DONE*":
        name: ADC2_DONE
  _include: ../../../common_patches/int_strip.yaml

LP_ANA:
  _strip: LP_ANA_
  "*":
    _strip: LP_ANA_
  _include: ../../../common_patches/lpana_int_strip.yaml

"I2C0,LP_I2C0":
  _modify:
    INT_STATUS:
      name: INT_ST
  COMD?:
    _modify:
      COMMAND?:
        name: COMMAND
      COMMAND?_DONE:
        name: COMMAND_DONE
  _array:
    COMD?: {}
  _include: ../../../common_patches/int_strip.yaml

I2C0:
  _include:
    - ../../../common_patches/i2c0.yaml

SPI[01]:
  _strip: SPI_MEM_
  "*":
    _strip: SPI_MEM_

"EFUSE,I2S0,UART0,SPI[01],LP_WDT,PARL_IO,PAU,USB_DEVICE,MIPI_CSI_BRIDGE,MIPI_DSI_BRIDGE,ECDSA,GPIO,H264,PPA,RMT,LP_TOUCH,LP_TSENS,ISP,LP_HUK,LP_I2S0,LP_UART":
  _include: ../../../common_patches/int_strip.yaml

UART0:
  CLK_CONF:
    _add:
      RST_CORE:
        description: Write 1 then write 0 to this bit, reset UART Tx/Rx.
        bitOffset: 23
        bitWidth: 1
        access: read-write

LEDC:
  _include: ../../../common_patches/ledc_int.yaml
  _expand_array:
    CH%s_CONF0: {}
    CH%s_HPOINT: {}
    CH%s_DUTY: {}
    CH%s_CONF1: {}
    CH%s_DUTY_R: {}

    TIMER%s_CONF: {}
    TIMER%s_VALUE: {}

  _cluster:
    CH%s:
      CH?_CONF0:
        name: CONF0
        _strip_end: _CH
      CH?_HPOINT:
        name: HPOINT
        _strip_end: _CH
      CH?_DUTY:
        name: DUTY
        _strip_end: _CH
      CH?_CONF1:
        name: CONF1
        _strip_end: _CH
      CH?_DUTY_R:
        name: DUTY_R
        _modify:
          DUTY_CH_R:
            name: DUTY_R

    TIMER%s:
      TIMER?_CONF:
        name: CONF
        _strip: TIMER_
        _strip_end: _TIMER
      TIMER?_VALUE:
        name: VALUE
        _strip: TIMER_

ECC:
  _include: ../../../common_patches/ecc_int_strip.yaml

GPIO:
  _modify:
    _interrupts:
      GPIO_INT0:
        name: GPIO

GPIO_SD:
  _include: ../../../common_patches/gpiosd_ext.yaml

I3C_MST:
  _modify:
    INT_ST_ENA:
      name: INT_ENA
  _include: ../../../common_patches/int_strip.yaml

JPEG:
  _include: ../../../common_patches/int_strip.yaml
  _array:
    C?: {}

PCNT:
  _expand_array:
    U%s_CONF0: {}
    U%s_CONF1: {}
    U%s_CONF2: {}

  _cluster:
    UNIT%s:
      U?_CONF0:
        name: CONF0
        description: Configuration register 0 for unit
        _strip_end: _U
        _modify:
          CH?_POS_MODE:
            derivedFrom: CH%s_NEG_MODE
          CH?_LCTRL_MODE:
            derivedFrom: CH%s_HCTRL_MODE
        _array:
          CH?_NEG_MODE:
            description: Configures the behavior when the signal input of channel %s detects a negative edge.
          CH?_POS_MODE:
            description: Configures the behavior when the signal input of channel %s detects a positive edge.
          CH?_HCTRL_MODE:
            description: Configures how the CHn_POS_MODE/CHn_NEG_MODE settings will be modified when the control signal is high.
          CH?_LCTRL_MODE:
            description: Configures how the CHn_POS_MODE/CHn_NEG_MODE settings will be modified when the control signal is low.
        CH?_NEG_MODE:
          _name: EdgeMode
          Increment: [1, Increase the counter]
          Decrement: [2, Decrease the counter]
          Hold: [-1, No effect on counter]
        CH?_HCTRL_MODE:
          _name: CtrlMode
          Keep: [0, No modification]
          Reverse:
            [1, Invert behavior (increase -> decrease, decrease -> increase)]
          Disable: [-1, Inhibit counter modification]
      U?_CONF1:
        name: CONF1
        _strip_end: _U
      U?_CONF2:
        name: CONF2
        _strip_end: _U

  INT_RAW:
    _strip_end: _INT_RAW
    _array:
      CNT_THR_EVENT_U?: {}
  INT_ST:
    _strip_end: _INT_ST
    _array:
      CNT_THR_EVENT_U?: {}
  INT_ENA:
    _strip_end: _INT_ENA
    _array:
      CNT_THR_EVENT_U?: {}
  INT_CLR:
    _strip_end: _INT_CLR
    _array:
      CNT_THR_EVENT_U?: {}

  U%s_CNT:
    _modify:
      PULSE_CNT_U:
        name: CNT
  U%s_STATUS:
    _strip: CNT_THR_
    _strip_end: _LAT_U
    _modify:
      ZERO_MODE_U:
        name: ZERO_MODE

  CTRL:
    _array:
      PULSE_CNT_RST_U?:
        name: CNT_RST_U%s
      CNT_PAUSE_U?: {}
      DALTA_CHANGE_EN_U?: {}

PMU:
  _include: ../../../common_patches/pmu_int_strip.yaml

LP_TIMER:
  _include: ../../../common_patches/lptim_int_strip.yaml

UHCI0:
  _include:
    - ../../../common_patches/uhci_collect.yaml
    - ../../../common_patches/int_strip.yaml

TIMG0:
  _include: ../../../common_patches/tim_expand_and_collect.yaml
  _modify:
    _interrupts:
      TG0_T0:
        name: TG0_T0_LEVEL
      TG0_T1:
        name: TG0_T1_LEVEL
      TG0_WDT:
        name: TG0_WDT_LEVEL

TIMG1:
  _modify:
    _interrupts:
      TG1_T0:
        name: TG1_T0_LEVEL
      TG1_T1:
        name: TG1_T1_LEVEL
      TG1_WDT:
        name: TG1_WDT_LEVEL

SPI1:
  _include: ../../../common_patches/spi_w.yaml

SPI[23]:
  _strip: SPI_
  "*":
    _strip: SPI_
  _include:
    - ../../../common_patches/spi_dma_int_strip.yaml
    - ../../../common_patches/spi_w.yaml

SOC_ETM:
  _include: ../../../common_patches/etm_collect.yaml

MCPWM0:
  _expand_array:
    TIMER%s_CFG0: {}
    TIMER%s_CFG1: {}
    TIMER%s_SYNC: {}
    TIMER%s_STATUS: {}
    GEN%s_STMP_CFG: {}
    GEN%s_TSTMP_A: {}
    GEN%s_TSTMP_B: {}
    GEN%s_CFG0: {}
    GEN%s_FORCE: {}
    GEN%s_A: {}
    GEN%s_B: {}
    DT%s_CFG: {}
    DT%s_FED_CFG: {}
    DT%s_RED_CFG: {}
    CARRIER%s_CFG: {}
    FH%s_CFG0: {}
    FH%s_CFG1: {}
    FH%s_STATUS: {}

  _cluster:
    TIMER%s:
      TIMER?_CFG0:
        name: CFG0
        _strip: TIMER_
      TIMER?_CFG1:
        name: CFG1
        _strip: TIMER_
      TIMER?_SYNC:
        name: SYNC
        _strip: TIMER_
      TIMER?_STATUS:
        name: STATUS
        _strip: TIMER_

    CH%s:
      _array:
        GEN_?:
          name: GEN%s

      GEN?_STMP_CFG:
        _strip: CMPR_
      GEN?_TSTMP_A:
        _strip: CMPR_
      GEN?_TSTMP_B:
        _strip: CMPR_
      GEN?_CFG0:
        _strip: GEN_
      GEN?_FORCE:
        _strip: GEN_
      GEN?_A:
        description: Actions triggered by events on PWMxA
      GEN?_B:
        description: Actions triggered by events on PWMxB
      DT?_CFG:
        _strip: DB_
      DT?_FED_CFG:
        _strip: DB_
      DT?_RED_CFG:
        _strip: DB_
      CARRIER?_CFG:
        _strip: CHOPPER_
      FH?_CFG0:
        _strip: TZ_
      FH?_CFG1:
        _strip: TZ_
      FH?_STATUS:
        _strip: TZ_

  CAP_CH%s_CFG:
    _strip: CAP_
  CAP_CH%s:
    _strip: CAP_
  "EVT_EN,EVT_EN2":
    _strip: EVT_
    _strip_end: _EN
  TASK_EN:
    _strip: TASK_
    _strip_end: _EN

  _include: ../../../common_patches/int_strip.yaml

SYSTIMER:
  _include:
    - ../../../common_patches/int_strip.yaml
    - ../../../common_patches/systimer.yaml
    - ../../../common_patches/systimer_real_target.yaml

DMA:
  _cluster:
    CH%s:
      CH?_SAR0:
        name: SAR0
      CH?_SAR1:
        name: SAR1
      CH?_DAR0:
        name: DAR0
      CH?_DAR1:
        name: DAR1
      CH?_BLOCK_TS0:
        name: BLOCK_TS0
      CH?_CTL0:
        name: CTL0
      CH?_CTL1:
        name: CTL1
      CH?_CFG0:
        name: CFG0
      CH?_CFG1:
        name: CFG1
      CH?_LLP0:
        name: LLP0
      CH?_LLP1:
        name: LLP1
      CH?_STATUS0:
        name: STATUS0
      CH?_STATUS1:
        name: STATUS1
      CH?_SWHSSRC0:
        name: SWHSSRC0
      CH?_SWHSDST0:
        name: SWHSDST0
      CH?_BLK_TFR_RESUMEREQ0:
        name: BLK_TFR_RESUMEREQ0
      CH?_AXI_ID0:
        name: AXI_ID0
      CH?_AXI_QOS0:
        name: AXI_QOS0
      CH?_SSTAT0:
        name: SSTAT0
      CH?_DSTAT0:
        name: DSTAT0
      CH?_SSTATAR0:
        name: SSTATAR0
      CH?_SSTATAR1:
        name: SSTATAR1
      CH?_DSTATAR0:
        name: DSTATAR0
      CH?_DSTATAR1:
        name: DSTATAR1
      CH?_INTSTATUS_ENABLE0:
        name: INTSTATUS_ENABLE0
      CH?_INTSTATUS_ENABLE1:
        name: INTSTATUS_ENABLE1
      CH?_INTSTATUS0:
        name: INTSTATUS0
      CH?_INTSTATUS1:
        name: INTSTATUS1
      CH?_INTSIGNAL_ENABLE0:
        name: INTSIGNAL_ENABLE0
      CH?_INTSIGNAL_ENABLE1:
        name: INTSIGNAL_ENABLE1
      CH?_INTCLEAR0:
        name: INTCLEAR0
      CH?_INTCLEAR1:
        name: INTCLEAR1

AHB_DMA:
  _delete: ["OUT_CONF0_CH0"]
  _modify:
    OUT_CONF0_CH%s:
      description: Configure 0 register of Tx channel %s
      addressOffset: 0xD0
      dim: 3
      dimIndex: 0-2

  _expand_array:
    IN_INT_RAW_CH%s: {}
    IN_INT_ST_CH%s: {}
    IN_INT_ENA_CH%s: {}
    IN_INT_CLR_CH%s: {}

    OUT_INT_RAW_CH%s: {}
    OUT_INT_ST_CH%s: {}
    OUT_INT_ENA_CH%s: {}
    OUT_INT_CLR_CH%s: {}

    OUT_CRC_INIT_DATA_CH%s: {}
    TX_CRC_WIDTH_CH%s: {}
    OUT_CRC_CLEAR_CH%s: {}
    OUT_CRC_FINAL_RESULT_CH%s: {}
    TX_CRC_EN_WR_DATA_CH%s: {}
    TX_CRC_EN_ADDR_CH%s: {}
    TX_CRC_DATA_EN_WR_DATA_CH%s: {}
    TX_CRC_DATA_EN_ADDR_CH%s: {}
    TX_CH_ARB_WEIGH_CH%s: {}
    TX_ARB_WEIGH_OPT_DIR_CH%s: {}
    IN_CRC_INIT_DATA_CH%s: {}
    RX_CRC_WIDTH_CH%s: {}
    IN_CRC_CLEAR_CH%s: {}
    IN_CRC_FINAL_RESULT_CH%s: {}
    RX_CRC_EN_WR_DATA_CH%s: {}
    RX_CRC_EN_ADDR_CH%s: {}
    RX_CRC_DATA_EN_WR_DATA_CH%s: {}
    RX_CRC_DATA_EN_ADDR_CH%s: {}
    RX_CH_ARB_WEIGH_CH%s: {}
    RX_ARB_WEIGH_OPT_DIR_CH%s: {}

    IN_CONF0_CH%s: {}
    IN_CONF1_CH%s: {}
    INFIFO_STATUS_CH%s: {}
    IN_POP_CH%s: {}
    IN_LINK_CH%s: {}
    IN_STATE_CH%s: {}
    IN_SUC_EOF_DES_ADDR_CH%s: {}
    IN_ERR_EOF_DES_ADDR_CH%s: {}
    IN_DSCR_CH%s: {}
    IN_DSCR_BF0_CH%s: {}
    IN_DSCR_BF1_CH%s: {}
    IN_PRI_CH%s: {}
    IN_PERI_SEL_CH%s: {}
    OUT_CONF0_CH%s: {}
    OUT_CONF1_CH%s: {}
    OUTFIFO_STATUS_CH%s: {}
    OUT_PUSH_CH%s: {}
    OUT_LINK_CH%s: {}
    OUT_STATE_CH%s: {}
    OUT_EOF_DES_ADDR_CH%s: {}
    OUT_EOF_BFR_DES_ADDR_CH%s: {}
    OUT_DSCR_CH%s: {}
    OUT_DSCR_BF0_CH%s: {}
    OUT_DSCR_BF1_CH%s: {}
    OUT_PRI_CH%s: {}
    OUT_PERI_SEL_CH%s: {}

  _cluster:
    IN_INT_CH%s:
      IN_INT_RAW_CH?:
        name: RAW
        _strip_end: _CH_INT_RAW
      IN_INT_ST_CH?:
        name: ST
        _strip_end: _CH_INT_ST
      IN_INT_ENA_CH?:
        name: ENA
        _strip_end: _CH_INT_ENA
      IN_INT_CLR_CH?:
        name: CLR
        _strip_end: _CH_INT_CLR
        _modify:
          "*":
            modifiedWriteValues: oneToClear

    OUT_INT_CH%s:
      OUT_INT_RAW_CH?:
        name: RAW
        _strip_end: _CH_INT_RAW
      OUT_INT_ST_CH?:
        name: ST
        _strip_end: _CH_INT_ST
      OUT_INT_ENA_CH?:
        name: ENA
        _strip_end: _CH_INT_ENA
      OUT_INT_CLR_CH?:
        name: CLR
        _strip_end: _CH_INT_CLR
        _modify:
          "*":
            modifiedWriteValues: oneToClear

    OUT_CRC_CH%s:
      OUT_CRC_INIT_DATA_CH?:
        name: OUT_CRC_INIT_DATA
        _strip_end: _CH
      TX_CRC_WIDTH_CH?:
        name: TX_CRC_WIDTH
        _strip_end: _CH
      OUT_CRC_CLEAR_CH?:
        name: OUT_CRC_CLEAR
        _strip_end: _CH
      OUT_CRC_FINAL_RESULT_CH?:
        name: OUT_CRC_FINAL_RESULT
        _strip_end: _CH
      TX_CRC_EN_WR_DATA_CH?:
        name: TX_CRC_EN_WR_DATA
        _strip_end: _CH
      TX_CRC_EN_ADDR_CH?:
        name: TX_CRC_EN_ADDR
        _strip_end: _CH
      TX_CRC_DATA_EN_WR_DATA_CH?:
        name: TX_CRC_DATA_EN_WR_DATA
        _strip_end: _CH
      TX_CRC_DATA_EN_ADDR_CH?:
        name: TX_CRC_DATA_EN_ADDR
        _strip_end: _CH
      TX_CH_ARB_WEIGH_CH?:
        name: TX_CH_ARB_WEIGH
        _strip_end: _CH
      TX_ARB_WEIGH_OPT_DIR_CH?:
        name: TX_ARB_WEIGH_OPT_DIR
        _strip_end: _CH
    IN_CRC_CH%s:
      IN_CRC_INIT_DATA_CH?:
        name: IN_CRC_INIT_DATA
        _strip_end: _CH
      RX_CRC_WIDTH_CH?:
        name: RX_CRC_WIDTH
        _strip_end: _CH
      IN_CRC_CLEAR_CH?:
        name: IN_CRC_CLEAR
        _strip_end: _CH
      IN_CRC_FINAL_RESULT_CH?:
        name: IN_CRC_FINAL_RESULT
        _strip_end: _CH
      RX_CRC_EN_WR_DATA_CH?:
        name: RX_CRC_EN_WR_DATA
        _strip_end: _CH
      RX_CRC_EN_ADDR_CH?:
        name: RX_CRC_EN_ADDR
        _strip_end: _CH
      RX_CRC_DATA_EN_WR_DATA_CH?:
        name: RX_CRC_DATA_EN_WR_DATA
        _strip_end: _CH
      RX_CRC_DATA_EN_ADDR_CH?:
        name: RX_CRC_DATA_EN_ADDR
        _strip_end: _CH
      RX_CH_ARB_WEIGH_CH?:
        name: RX_CH_ARB_WEIGH
        _strip_end: _CH
      RX_ARB_WEIGH_OPT_DIR_CH?:
        name: RX_ARB_WEIGH_OPT_DIR
        _strip_end: _CH

    CH%s:
      IN_CONF0_CH?:
        name: IN_CONF0
        _strip_end: _CH
      IN_CONF1_CH?:
        name: IN_CONF1
        _strip_end: _CH
      INFIFO_STATUS_CH?:
        name: INFIFO_STATUS
        _strip_end: _CH
      IN_POP_CH?:
        name: IN_POP
        _strip_end: _CH
      IN_LINK_CH?:
        name: IN_LINK
        _strip_end: _CH
      IN_STATE_CH?:
        name: IN_STATE
        _strip_end: _CH
      IN_SUC_EOF_DES_ADDR_CH?:
        name: IN_SUC_EOF_DES_ADDR
        _strip_end: _CH
      IN_ERR_EOF_DES_ADDR_CH?:
        name: IN_ERR_EOF_DES_ADDR
        _strip_end: _CH
      IN_DSCR_CH?:
        name: IN_DSCR
        _strip_end: _CH
      IN_DSCR_BF0_CH?:
        name: IN_DSCR_BF0
        _strip_end: _CH
      IN_DSCR_BF1_CH?:
        name: IN_DSCR_BF1
        _strip_end: _CH
      IN_PRI_CH?:
        name: IN_PRI
        _strip_end: _CH
      IN_PERI_SEL_CH?:
        name: IN_PERI_SEL
        _strip_end: _CH
      OUT_CONF0_CH?:
        name: OUT_CONF0
        _strip_end: _CH
      OUT_CONF1_CH?:
        name: OUT_CONF1
        _strip_end: _CH
      OUTFIFO_STATUS_CH?:
        name: OUTFIFO_STATUS
        _strip_end: _CH
      OUT_PUSH_CH?:
        name: OUT_PUSH
        _strip_end: _CH
      OUT_LINK_CH?:
        name: OUT_LINK
        _strip_end: _CH
      OUT_STATE_CH?:
        name: OUT_STATE
        _strip_end: _CH
      OUT_EOF_DES_ADDR_CH?:
        name: OUT_EOF_DES_ADDR
        _strip_end: _CH
      OUT_EOF_BFR_DES_ADDR_CH?:
        name: OUT_EOF_BFR_DES_ADDR
        _strip_end: _CH
      OUT_DSCR_CH?:
        name: OUT_DSCR
        _strip_end: _CH
      OUT_DSCR_BF0_CH?:
        name: OUT_DSCR_BF0
        _strip_end: _CH
      OUT_DSCR_BF1_CH?:
        name: OUT_DSCR_BF1
        _strip_end: _CH
      OUT_PRI_CH?:
        name: OUT_PRI
        _strip_end: _CH
      OUT_PERI_SEL_CH?:
        name: OUT_PERI_SEL
        _strip_end: _CH

  IN_LINK_ADDR_CH%s:
    _strip_end: _CH
  OUT_LINK_ADDR_CH%s:
    _strip_end: _CH

AXI_DMA:
  OUT_CONF0_CH?:
    _strip_end: "0"

  _expand_array:
    IN_INT_RAW_CH%s: {}
    IN_INT_ST_CH%s: {}
    IN_INT_ENA_CH%s: {}
    IN_INT_CLR_CH%s: {}
    IN_CONF0_CH%s: {}
    IN_CONF1_CH%s: {}
    INFIFO_STATUS_CH%s: {}
    IN_POP_CH%s: {}
    IN_LINK1_CH%s: {}
    IN_LINK2_CH%s: {}
    IN_STATE_CH%s: {}
    IN_SUC_EOF_DES_ADDR_CH%s: {}
    IN_ERR_EOF_DES_ADDR_CH%s: {}
    IN_DSCR_CH%s: {}
    IN_DSCR_BF0_CH%s: {}
    IN_DSCR_BF1_CH%s: {}
    IN_PRI_CH%s: {}
    IN_PERI_SEL_CH%s: {}
    IN_CRC_INIT_DATA_CH%s: {}
    RX_CRC_WIDTH_CH%s: {}
    IN_CRC_CLEAR_CH%s: {}
    IN_CRC_FINAL_RESULT_CH%s: {}
    RX_CRC_EN_WR_DATA_CH%s: {}
    RX_CRC_EN_ADDR_CH%s: {}
    RX_CRC_DATA_EN_WR_DATA_CH%s: {}
    RX_CRC_DATA_EN_ADDR_CH%s: {}
    OUT_INT_RAW_CH%s: {}
    OUT_INT_ST_CH%s: {}
    OUT_INT_ENA_CH%s: {}
    OUT_INT_CLR_CH%s: {}
    OUT_CONF1_CH%s: {}
    OUTFIFO_STATUS_CH%s: {}
    OUT_PUSH_CH%s: {}
    OUT_LINK1_CH%s: {}
    OUT_LINK2_CH%s: {}
    OUT_STATE_CH%s: {}
    OUT_EOF_DES_ADDR_CH%s: {}
    OUT_EOF_BFR_DES_ADDR_CH%s: {}
    OUT_DSCR_CH%s: {}
    OUT_DSCR_BF0_CH%s: {}
    OUT_DSCR_BF1_CH%s: {}
    OUT_PRI_CH%s: {}
    OUT_PERI_SEL_CH%s: {}
    OUT_CRC_INIT_DATA_CH%s: {}
    TX_CRC_WIDTH_CH%s: {}
    OUT_CRC_CLEAR_CH%s: {}
    OUT_CRC_FINAL_RESULT_CH%s: {}
    TX_CRC_EN_WR_DATA_CH%s: {}
    TX_CRC_EN_ADDR_CH%s: {}
    TX_CRC_DATA_EN_WR_DATA_CH%s: {}
    TX_CRC_DATA_EN_ADDR_CH%s: {}

  _cluster:
    IN_CH%s:
      _cluster:
        IN_INT:
          IN_INT_RAW:
            name: RAW
          IN_INT_ST:
            name: ST
          IN_INT_ENA:
            name: ENA
          IN_INT_CLR:
            name: CLR

        CRC:
          IN_CRC_INIT_DATA: {}
          RX_CRC_WIDTH: {}
          IN_CRC_CLEAR: {}
          IN_CRC_FINAL_RESULT: {}
          RX_CRC_EN_WR_DATA: {}
          RX_CRC_EN_ADDR: {}
          RX_CRC_DATA_EN_WR_DATA: {}
          RX_CRC_DATA_EN_ADDR: {}

      IN_INT_RAW_CH?:
        name: IN_INT_RAW
        _strip_end: _CH_INT_RAW
      IN_INT_ST_CH?:
        name: IN_INT_ST
        _strip_end: _CH_INT_ST
      IN_INT_ENA_CH?:
        name: IN_INT_ENA
        _strip_end: _CH_INT_ENA
      IN_INT_CLR_CH?:
        name: IN_INT_CLR
        _strip_end: _CH_INT_CLR
      IN_CONF0_CH?:
        name: IN_CONF0
        _strip_end: _CH
      IN_CONF1_CH?:
        name: IN_CONF1
        _strip_end: _CH
      INFIFO_STATUS_CH?:
        name: INFIFO_STATUS
        _strip_end: _CH
      IN_POP_CH?:
        name: IN_POP
        _strip_end: _CH
      IN_LINK1_CH?:
        name: IN_LINK1
        _strip_end: _CH
      IN_LINK2_CH?:
        name: IN_LINK2
        _strip_end: _CH
      IN_STATE_CH?:
        name: IN_STATE
        _strip_end: _CH
      IN_SUC_EOF_DES_ADDR_CH?:
        name: IN_SUC_EOF_DES_ADDR
        _strip_end: _CH
      IN_ERR_EOF_DES_ADDR_CH?:
        name: IN_ERR_EOF_DES_ADDR
        _strip_end: _CH
      IN_DSCR_CH?:
        name: IN_DSCR
        _strip_end: _CH
      IN_DSCR_BF0_CH?:
        name: IN_DSCR_BF0
        _strip_end: _CH
      IN_DSCR_BF1_CH?:
        name: IN_DSCR_BF1
        _strip_end: _CH
      IN_PRI_CH?:
        name: IN_PRI
        _strip_end: _CH
      IN_PERI_SEL_CH?:
        name: IN_PERI_SEL
        _strip_end: _CH
      IN_CRC_INIT_DATA_CH?:
        name: IN_CRC_INIT_DATA
        _strip_end: _CH
      RX_CRC_WIDTH_CH?:
        name: RX_CRC_WIDTH
        _strip_end: _CH
      IN_CRC_CLEAR_CH?:
        name: IN_CRC_CLEAR
        _strip_end: _CH
      IN_CRC_FINAL_RESULT_CH?:
        name: IN_CRC_FINAL_RESULT
        _strip_end: _CH
      RX_CRC_EN_WR_DATA_CH?:
        name: RX_CRC_EN_WR_DATA
        _strip_end: _CH
      RX_CRC_EN_ADDR_CH?:
        name: RX_CRC_EN_ADDR
        _strip_end: _CH
      RX_CRC_DATA_EN_WR_DATA_CH?:
        name: RX_CRC_DATA_EN_WR_DATA
        _strip_end: _CH
      RX_CRC_DATA_EN_ADDR_CH?:
        name: RX_CRC_DATA_EN_ADDR
        _strip_end: _CH

    OUT_CH%s:
      _cluster:
        OUT_INT:
          OUT_INT_RAW:
            name: RAW
          OUT_INT_ST:
            name: ST
          OUT_INT_ENA:
            name: ENA
          OUT_INT_CLR:
            name: CLR

        CRC:
          OUT_CRC_INIT_DATA: {}
          TX_CRC_WIDTH: {}
          OUT_CRC_CLEAR: {}
          OUT_CRC_FINAL_RESULT: {}
          TX_CRC_EN_WR_DATA: {}
          TX_CRC_EN_ADDR: {}
          TX_CRC_DATA_EN_WR_DATA: {}
          TX_CRC_DATA_EN_ADDR: {}

      OUT_INT_RAW_CH?:
        name: OUT_INT_RAW
        _strip_end: _CH_INT_RAW
      OUT_INT_ST_CH?:
        name: OUT_INT_ST
        _strip_end: _CH_INT_ST
      OUT_INT_ENA_CH?:
        name: OUT_INT_ENA
        _strip_end: _CH_INT_ENA
      OUT_INT_CLR_CH?:
        name: OUT_INT_CLR
        _strip_end: _CH_INT_CLR
        _modify:
          "*":
            modifiedWriteValues: oneToClear
      OUT_CONF0_CH?:
        name: OUT_CONF0
        _strip_end: [_CH, _CH0]
      OUT_CONF1_CH?:
        name: OUT_CONF1
        _strip_end: _CH
      OUTFIFO_STATUS_CH?:
        name: OUTFIFO_STATUS
        _strip_end: _CH
      OUT_PUSH_CH?:
        name: OUT_PUSH
        _strip_end: _CH
      OUT_LINK1_CH?:
        name: OUT_LINK1
        _strip_end: _CH
      OUT_LINK2_CH?:
        name: OUT_LINK2
        _strip_end: _CH
      OUT_STATE_CH?:
        name: OUT_STATE
        _strip_end: _CH
      OUT_EOF_DES_ADDR_CH?:
        name: OUT_EOF_DES_ADDR
        _strip_end: _CH
      OUT_EOF_BFR_DES_ADDR_CH?:
        name: OUT_EOF_BFR_DES_ADDR
        _strip_end: _CH
      OUT_DSCR_CH?:
        name: OUT_DSCR
        _strip_end: _CH
      OUT_DSCR_BF0_CH?:
        name: OUT_DSCR_BF0
        _strip_end: _CH
      OUT_DSCR_BF1_CH?:
        name: OUT_DSCR_BF1
        _strip_end: _CH
      OUT_PRI_CH?:
        name: OUT_PRI
        _strip_end: _CH
      OUT_PERI_SEL_CH?:
        name: OUT_PERI_SEL
        _strip_end: _CH
      OUT_CRC_INIT_DATA_CH?:
        name: OUT_CRC_INIT_DATA
        _strip_end: _CH
      TX_CRC_WIDTH_CH?:
        name: TX_CRC_WIDTH
        _strip_end: _CH
      OUT_CRC_CLEAR_CH?:
        name: OUT_CRC_CLEAR
        _strip_end: _CH
      OUT_CRC_FINAL_RESULT_CH?:
        name: OUT_CRC_FINAL_RESULT
        _strip_end: _CH
      TX_CRC_EN_WR_DATA_CH?:
        name: TX_CRC_EN_WR_DATA
        _strip_end: _CH
      TX_CRC_EN_ADDR_CH?:
        name: TX_CRC_EN_ADDR
        _strip_end: _CH
      TX_CRC_DATA_EN_WR_DATA_CH?:
        name: TX_CRC_DATA_EN_WR_DATA
        _strip_end: _CH
      TX_CRC_DATA_EN_ADDR_CH?:
        name: TX_CRC_DATA_EN_ADDR
        _strip_end: _CH

  IN_RESET_AVAIL_CH%s:
    _strip_end: _CH
  OUT_RESET_AVAIL_CH%s:
    _strip_end: _CH
  INFIFO_STATUS1_CH%s:
    _strip_end: _CH
  OUTFIFO_STATUS1_CH%s:
    _strip_end: _CH

H264_DMA:
  _copy:
    # Add registers available only on CH0
    OUT_RO_STATUS_CH1:
      _from: OUT_RO_STATUS_CH0
      addressOffset: 0x140
    OUT_RO_STATUS_CH2:
      _from: OUT_RO_STATUS_CH0
      addressOffset: 0x240
    OUT_RO_STATUS_CH3:
      _from: OUT_RO_STATUS_CH0
      addressOffset: 0x340
    OUT_RO_STATUS_CH4:
      _from: OUT_RO_STATUS_CH0
      addressOffset: 0x440
    OUT_RO_PD_CONF_CH1:
      _from: OUT_RO_PD_CONF_CH0
      addressOffset: 0x144
    OUT_RO_PD_CONF_CH2:
      _from: OUT_RO_PD_CONF_CH0
      addressOffset: 0x244
    OUT_RO_PD_CONF_CH3:
      _from: OUT_RO_PD_CONF_CH0
      addressOffset: 0x344
    OUT_RO_PD_CONF_CH4:
      _from: OUT_RO_PD_CONF_CH0
      addressOffset: 0x444
    OUT_MODE_ENABLE_CH1:
      _from: OUT_MODE_ENABLE_CH0
      addressOffset: 0x150
    OUT_MODE_ENABLE_CH2:
      _from: OUT_MODE_ENABLE_CH0
      addressOffset: 0x250
    OUT_MODE_ENABLE_CH3:
      _from: OUT_MODE_ENABLE_CH0
      addressOffset: 0x350
    OUT_MODE_ENABLE_CH4:
      _from: OUT_MODE_ENABLE_CH0
      addressOffset: 0x450
    OUT_MODE_YUV_CH1:
      _from: OUT_MODE_YUV_CH0
      addressOffset: 0x154
    OUT_MODE_YUV_CH2:
      _from: OUT_MODE_YUV_CH0
      addressOffset: 0x254
    OUT_MODE_YUV_CH3:
      _from: OUT_MODE_YUV_CH0
      addressOffset: 0x354
    OUT_MODE_YUV_CH4:
      _from: OUT_MODE_YUV_CH0
      addressOffset: 0x454
    IN_RO_PD_CONF_CH1:
      _from: IN_RO_PD_CONF_CH0
      addressOffset: 0x648
    IN_RO_PD_CONF_CH2:
      _from: IN_RO_PD_CONF_CH0
      addressOffset: 0x748
    IN_RO_PD_CONF_CH3:
      _from: IN_RO_PD_CONF_CH0
      addressOffset: 0x848
    IN_RO_PD_CONF_CH4:
      _from: IN_RO_PD_CONF_CH0
      addressOffset: 0x948
    # Add register available only on CH3,4
    OUT_BLOCK_BUF_LEN_CH0:
      _from: OUT_BLOCK_BUF_LEN_CH3
      addressOffset: 0x80
    OUT_BLOCK_BUF_LEN_CH1:
      _from: OUT_BLOCK_BUF_LEN_CH3
      addressOffset: 0x180
    OUT_BLOCK_BUF_LEN_CH2:
      _from: OUT_BLOCK_BUF_LEN_CH3
      addressOffset: 0x280

  # Add fields not available on all channels
  OUT_CONF0_CH[1-4]:
    _add:
      OUT_REORDER_EN_CH0:
        description: Enable TX channel 0 macro block reorder when set to 1, only channel0 have this selection
        bitOffset: 16
        bitWidth: 1
        access: read-write
  OUT_CONF0_CH[34]:
    _add:
      OUT_RST_CH0:
        description: Write 1 then write 0 to this bit to reset TX channel
        bitOffset: 24
        bitWidth: 1
        access: read-write
      OUT_CMD_DISABLE_CH0:
        description: Write 1 before reset and write 0 after reset
        bitOffset: 25
        bitWidth: 1
        access: read-write

  OUT_STATE_CH[34]:
    _add:
      OUT_RESET_AVAIL:
        description: This register indicate that if the channel reset is safety.
        bitOffset: 24
        bitWidth: 1
        access: read-only

  OUT_ARB_CH[034]:
    _add:
      INTER_OUT_ARB_PRIORITY:
        description: Set the priority of channel
        bitOffset: 6
        bitWidth: 1
        access: read-write
  OUT_ARB_CH[12]:
    _add:
      EXTER_OUT_ARB_PRIORITY:
        description: Set the priority of channel
        bitOffset: 4
        bitWidth: 2
        access: read-write

  IN_ARB_CH[23]:
    _add:
      EXTER_IN_ARB_PRIORITY:
        description: Set the priority of channel
        bitOffset: 4
        bitWidth: 2
        access: read-write

  _cluster:
    OUT_CH%s:
      OUT_CONF0_CH?:
        name: CONF0
        description: TX CHx config0 register
        _strip_end: _CH0
      OUT_INT_RAW_CH?:
        name: INT_RAW
        description: TX CHx interrupt raw register
        _strip_end: _CH0_INT_RAW
      OUT_INT_ENA_CH?:
        name: INT_ENA
        description: TX CHx interrupt ena register
        _strip_end: _CH0_INT_ENA
      OUT_INT_ST_CH?:
        name: INT_ST
        description: TX CHx interrupt st register
        _strip_end: _CH0_INT_ST
      OUT_INT_CLR_CH?:
        name: INT_CLR
        description: TX CHx interrupt clr register
        _strip_end: _CH0_INT_CLR
        _modify:
          "*":
            modifiedWriteValues: oneToClear
      OUTFIFO_STATUS_CH?:
        name: FIFO_STATUS
        description: TX CHx outfifo status register
        _strip_end: _CH0
      OUT_PUSH_CH?:
        name: PUSH
        description: TX CHx outfifo push register
        _strip_end: _CH0_INT_CLR
      OUT_LINK_CONF_CH?:
        name: LINK_CONF
        description: TX CHx out_link dscr ctrl register
        _strip_end: _CH0
      OUT_LINK_ADDR_CH?:
        name: LINK_ADDR
        description: TX CHx out_link dscr addr register
        _strip_end: _CH0
      OUT_STATE_CH?:
        name: STATE
        description: TX CHx state register
        _strip_end: _CH0
      OUT_EOF_DES_ADDR_CH?:
        name: EOF_DES_ADDR
        description: TX CHx eof des addr register
        _strip_end: _CH0
      OUT_DSCR_CH?:
        name: DSCR
        description: TX CHx next dscr addr register
        _strip_end: _CH0
      OUT_DSCR_BF0_CH?:
        name: DSCR_BF0
        description: TX CHx last dscr addr register
        _strip_end: _CH0
      OUT_DSCR_BF1_CH?:
        name: DSCR_BF1
        description: TX CHx second-to-last dscr addr register
        _strip_end: _CH0
      OUT_ARB_CH?:
        name: ARB
        description: TX CHx arb register
        _strip_end: _CH0
      OUT_RO_STATUS_CH?:
        name: RO_STATUS
        description: TX CHx reorder status register. Available on CH0
        _strip_end: _CH0
      OUT_RO_PD_CONF_CH?:
        name: RO_PD_CONF
        description: TX CHx reorder power config register. Available on CH0
        _strip_end: _CH0
      OUT_MODE_ENABLE_CH?:
        name: MODE_ENABLE
        description: TX CHx mode enable register. Available on CH0
        _strip_end: _CH0
      OUT_MODE_YUV_CH?:
        name: MODE_YUV
        description: TX CHx test mode yuv value register. Available on CH0
        _strip_end: _CH0
      OUT_ETM_CONF_CH?:
        name: ETM_CONF
        description: TX CHx ETM config register
        _strip_end: _CH0
      OUT_BUF_LEN_CH?:
        name: BUF_LEN
        description: TX CHx buf len register
        _strip_end: _CH0
      OUT_FIFO_BCNT_CH?:
        name: FIFO_BCNT
        description: TX CHx fifo byte cnt register
        _strip_end: _CH0
      OUT_PUSH_BYTECNT_CH?:
        name: PUSH_BYTECNT
        description: TX CHx push byte cnt register
        _strip_end: _CH0
      OUT_XADDR_CH?:
        name: XADDR
        description: TX CHx xaddr register
        _strip_end: _CH0
      OUT_BLOCK_BUF_LEN_CH?:
        name: BLOCK_BUF_LEN
        description: TX CHx block buf len register
        _strip_end: _CH3

    IN_CH%s:
      IN_CONF0_CH[0-4]:
        name: CONF0
        description: RX CHx config0 register
        _strip_end: _CH0
      IN_INT_RAW_CH[0-4]:
        name: INT_RAW
        description: RX CHx interrupt raw register
        _strip_end: _CH0_INT_RAW
      IN_INT_ENA_CH[0-4]:
        name: INT_ENA
        description: RX CHx interrupt ena register
        _strip_end: _CH0_INT_ENA
      IN_INT_ST_CH[0-4]:
        name: INT_ST
        description: RX CHx interrupt st register
        _strip_end: _CH0_INT_ST
      IN_INT_CLR_CH[0-4]:
        name: INT_CLR
        description: RX CHx interrupt clr register
        _strip_end: _CH0_INT_CLR
        _modify:
          "*":
            modifiedWriteValues: oneToClear
      INFIFO_STATUS_CH[0-4]:
        name: FIFO_STATUS
        description: RX CHx INFIFO status register
        _strip_end: _CH0
      IN_POP_CH[0-4]:
        name: POP
        description: RX CHx INFIFO pop register
        _strip_end: _CH0
      IN_LINK_CONF_CH[0-4]:
        name: LINK_CONF
        description: RX CHx in_link dscr ctrl register
        _strip_end: _CH0
      IN_LINK_ADDR_CH[0-4]:
        name: LINK_ADDR
        description: RX CHx in_link dscr addr register
        _strip_end: _CH0
      IN_STATE_CH[0-4]:
        name: STATE
        description: RX CHx state register
        _strip_end: _CH0
      IN_SUC_EOF_DES_ADDR_CH[0-4]:
        name: SUC_EOF_DES_ADDR
        description: RX CHx eof des addr register
        _strip_end: _CH0
      IN_ERR_EOF_DES_ADDR_CH[0-4]:
        name: ERR_EOF_DES_ADDR
        description: RX CHx err eof des addr register
        _strip_end: _CH0
      IN_DSCR_CH[0-4]:
        name: DSCR
        description: RX CHx next dscr addr register
        _strip_end: _CH0
      IN_DSCR_BF0_CH[0-4]:
        name: DSCR_BF0
        description: RX CHx last dscr addr register
        _strip_end: _CH0
      IN_DSCR_BF1_CH[0-4]:
        name: DSCR_BF1
        description: RX CHx second-to-last dscr addr register
        _strip_end: _CH0
      IN_ARB_CH[0-4]:
        name: ARB
        description: RX CHx arb register
        _strip_end: _CH0
      IN_RO_PD_CONF_CH[0-4]:
        name: RO_PD_CONF
        description: RX CHx reorder power config register. Available on CH0
        _strip_end: _CH0
      IN_ETM_CONF_CH[0-4]:
        name: ETM_CONF
        description: RX CHx ETM config register
        _strip_end: _CH0
      IN_FIFO_CNT_CH[0-4]:
        name: FIFO_CNT
        description: RX CHx fifo cnt register
        _strip_end: _CH0
      IN_POP_DATA_CNT_CH[0-4]:
        name: POP_DATA_CNT
        description: RX CHx pop data cnt register
        _strip_end: _CH0
      IN_XADDR_CH[0-4]:
        name: XADDR
        description: RX CHx xaddr register
        _strip_end: _CH0
      IN_BUF_HB_RCV_CH[0-4]:
        name: BUF_HB_RCV
        description: RX CH0 buf len hb rcv register
        _strip_end: _CH0

    # Channel 5 looks much different
    IN_CH5:
      dimIncrement: 0x100
      IN_CONF0_CH5:
        name: CONF0
        description: RX CHx config0 register
        _strip_end: _CH5
      IN_CONF1_CH5:
        name: CONF1
        description: RX CHx config1 register
        _strip_end: _CH5
      IN_CONF2_CH5:
        name: CONF2
        description: RX CHx config2 register
        _strip_end: _CH5
      IN_CONF3_CH5:
        name: CONF3
        description: RX CHx config3 register
        _strip_end: _CH5
      IN_INT_RAW_CH5:
        name: INT_RAW
        description: RX CHx interrupt raw register
        _strip_end: _CH5_INT_RAW
      IN_INT_ENA_CH5:
        name: INT_ENA
        description: RX CHx interrupt ena register
        _strip_end: _CH5_INT_ENA
      IN_INT_ST_CH5:
        name: INT_ST
        description: RX CHx interrupt st register
        _strip_end: _CH5_INT_ST
      IN_INT_CLR_CH5:
        name: INT_CLR
        description: RX CHx interrupt clr register
        _strip_end: _CH5_INT_CLR
        _modify:
          "*":
            modifiedWriteValues: oneToClear
      INFIFO_STATUS_CH5:
        name: FIFO_STATUS
        description: RX CHx INFIFO status register
        _strip_end: _CH5
      IN_POP_CH5:
        name: POP
        description: RX CHx INFIFO pop register
        _strip_end: _CH5
      IN_STATE_CH5:
        name: STATE
        description: RX CHx state register
        _strip_end: _CH5
      IN_ARB_CH5:
        name: ARB
        description: RX CHx arb register
        _strip_end: _CH5
      IN_FIFO_CNT_CH5:
        name: FIFO_CNT
        description: RX CHx fifo cnt register
        _strip_end: _CH5
      IN_POP_DATA_CNT_CH5:
        name: POP_DATA_CNT
        description: RX CHx pop data cnt register
        _strip_end: _CH5
      IN_XADDR_CH5:
        name: XADDR
        description: RX CHx xaddr register
        _strip_end: _CH5
      IN_BUF_HB_RCV_CH5:
        name: BUF_HB_RCV
        description: RX CHx buf len hb rcv register
        _strip_end: _CH5

LCD_CAM:
  LCD_DLY_MODE_CFG1:
    DOUT*_MODE:
      _name: DelayMode
      None: [0, Output without delay]
      RaisingEdge: [1, Delayed by the rising edge of LCD_CLK]
      FallingEdge: [2, Delayed by the falling edge of LCD_CLK]
    _array:
      DOUT*_MODE:
        description: The output data bit %s is delayed by module clock LCD_CLK
  LCD_DLY_MODE_CFG2:
    _modify:
      DOUT*_MODE:
        derivedFrom: LCD_CAM.LCD_DLY_MODE_CFG1.DOUT%s_MODE
    _array:
      DOUT*_MODE:
        description: The output data bit %s is delayed by module clock LCD_CLK

HP_SYS:
  _add:
    _interrupts:
      FROM_CPU_INTR0:
        value: 79
      FROM_CPU_INTR1:
        value: 80
      FROM_CPU_INTR2:
        value: 81
      FROM_CPU_INTR3:
        value: 82

_add:
  CLIC:
    description: "Core Local Interrupt Controller (CLIC)"
    baseAddress: 0x20800000
    groupName: CLIC
    addressBlock:
      offset: 0x0
      size: 0x1000
      usage: registers

    registers:
      INT_CONFIG:
        description: "Interrupt configuration register"
        addressOffset: 0x0
        size: 32
        access: read-write
        fields:
          INT_CONFIG_NMBITS:
            description: "Number of mode bits for interrupt"
            bitOffset: 5
            bitWidth: 2
            access: read-write
          INT_CONFIG_NLBITS:
            description: "Number of level bits for interrupt"
            bitOffset: 1
            bitWidth: 4
            access: read-write
          INT_CONFIG_NVBITS:
            description: "Number of vector bits for interrupt"
            bitOffset: 0
            bitWidth: 1
            access: read-write

      INT_INFO:
        description: "Interrupt information register"
        addressOffset: 0x4
        size: 32
        access: read-write
        fields:
          INT_INFO_CTLBITS:
            description: "Control bits for interrupt"
            bitOffset: 21
            bitWidth: 4
            access: read-write
          INT_INFO_VERSION:
            description: "Version of interrupt module"
            bitOffset: 13
            bitWidth: 8
            access: read-write
          INT_INFO_NUM_INT:
            description: "Number of interrupts"
            bitOffset: 0
            bitWidth: 13
            access: read-write

      INT_THRESH:
        description: "Interrupt threshold register"
        addressOffset: 0x8
        size: 32
        access: read-write
        fields:
          CPU_INT_THRESH:
            description: "CPU interrupt threshold level"
            bitOffset: 24
            bitWidth: 8
            access: read-write

      INT_CTRL%s:
        description: "Interrupt control register for each interrupt source"
        addressOffset: 0x1000
        size: 32
        access: read-write
        dim: 48
        dimIncrement: 0x4
        fields:
          INT_CTL:
            description: "Control bits for interrupt"
            bitOffset: 24
            bitWidth: 8
            access: read-write
          INT_ATTR_MODE:
            description: "Interrupt mode attribute"
            bitOffset: 22
            bitWidth: 2
            access: read-write
          INT_ATTR_TRIG:
            description: "Trigger attribute for interrupt"
            bitOffset: 17
            bitWidth: 2
            access: read-write
          INT_ATTR_SHV:
            description: "Shadow vector attribute"
            bitOffset: 16
            bitWidth: 1
            access: read-write
          INT_IE:
            description: "Interrupt enable bit"
            bitOffset: 8
            bitWidth: 1
            access: read-write
          INT_IP:
            description: "Pending interrupt bit"
            bitOffset: 0
            bitWidth: 1
            access: read-write
