#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Dec  7 00:13:16 2022
# Process ID: 60306
# Current directory: /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
# Running On: SSD-UBUNTU, OS: Linux, CPU Frequency: 2200.000 MHz, CPU Physical cores: 16, Host memory: 16694 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 44775
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020iclg400-1L -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020i'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020i'
INFO: [Device 21-403] Loading part xc7z020iclg400-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 60322
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1980.367 ; gain = 363.734 ; free physical = 334 ; free virtual = 23497
Synthesis current peak Physical Memory [PSS] (MB): peak = 1399.041; parent = 1188.926; children = 210.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3015.766; parent = 1987.309; children = 1028.457
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_pynqrypt_nonce_ROM_AUTO_1R' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_pynqrypt_nonce_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './pynqrypt_encrypt_pynqrypt_nonce_ROM_AUTO_1R.dat' is read successfully [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_pynqrypt_nonce_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_pynqrypt_nonce_ROM_AUTO_1R' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_pynqrypt_nonce_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_block_nonce_RAM_AUTO_1R1W' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_block_nonce_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_block_nonce_RAM_AUTO_1R1W' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_block_nonce_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_block_RAM_AUTO_1R1W' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_block_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_block_RAM_AUTO_1R1W' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_block_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_aes_encrypt_block' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_aes_encrypt_block.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_aes_encrypt_block_crypto_aes_sbox_ROM_AUTO_1R' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_aes_encrypt_block_crypto_aes_sbox_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './pynqrypt_encrypt_aes_encrypt_block_crypto_aes_sbox_ROM_AUTO_1R.dat' is read successfully [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_aes_encrypt_block_crypto_aes_sbox_ROM_AUTO_1R.v:33]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_aes_encrypt_block_crypto_aes_sbox_ROM_AUTO_1R' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_aes_encrypt_block_crypto_aes_sbox_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_aes_encrypt_block_temp_RAM_AUTO_1R1W' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_aes_encrypt_block_temp_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_aes_encrypt_block_temp_RAM_AUTO_1R1W' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_aes_encrypt_block_temp_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_pynqrypt_round_keys_ROM_AUTbkb' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_pynqrypt_round_keys_ROM_AUTbkb.v:7]
INFO: [Synth 8-3876] $readmem data file './pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_pynqrypt_round_keys_ROM_AUTbkb.dat' is read successfully [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_pynqrypt_round_keys_ROM_AUTbkb.v:33]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_pynqrypt_round_keys_ROM_AUTbkb' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_pynqrypt_round_keys_ROM_AUTbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_flow_control_loop_pipe_sequential_init' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_flow_control_loop_pipe_sequential_init' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_aes_encrypt_block_Pipeline_2' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_aes_encrypt_block_Pipeline_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_aes_encrypt_block_Pipeline_2' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_aes_encrypt_block_Pipeline_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_aes_encrypt_block' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_aes_encrypt_block.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_control_s_axi' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_control_s_axi.v:213]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_control_s_axi' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_store' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_srl' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_srl' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized0' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_srl__parameterized0' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_srl__parameterized0' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized0' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized1' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_mem' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_mem' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized1' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized2' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_srl__parameterized1' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_srl__parameterized1' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized2' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized3' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_srl__parameterized2' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_srl__parameterized2' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized3' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_store' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_load' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized4' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_srl__parameterized3' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_srl__parameterized3' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized4' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized5' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_mem__parameterized0' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_mem__parameterized0' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized5' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_load' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_write' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_reg_slice' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_reg_slice' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized6' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_srl__parameterized4' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_srl__parameterized4' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized6' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_throttle' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_reg_slice__parameterized0' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_reg_slice__parameterized0' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized7' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_srl__parameterized5' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_srl__parameterized5' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized7' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized8' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_srl__parameterized6' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_srl__parameterized6' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized8' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_throttle' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_reg_slice__parameterized1' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_reg_slice__parameterized1' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2219]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_write' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_read' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:1332]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_reg_slice__parameterized2' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_reg_slice__parameterized2' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:1708]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_read' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:1332]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_control_s_axi.v:284]
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module pynqrypt_encrypt_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module pynqrypt_encrypt_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module pynqrypt_encrypt_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module pynqrypt_encrypt_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module pynqrypt_encrypt_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module pynqrypt_encrypt_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module pynqrypt_encrypt_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module pynqrypt_encrypt_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module pynqrypt_encrypt_gmem_m_axi_srl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module pynqrypt_encrypt_gmem_m_axi_srl__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_pynqrypt_round_keys_ROM_AUTbkb is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module pynqrypt_encrypt_aes_encrypt_block_temp_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module pynqrypt_encrypt_aes_encrypt_block_crypto_aes_sbox_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module pynqrypt_encrypt_block_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module pynqrypt_encrypt_block_nonce_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module pynqrypt_encrypt_pynqrypt_nonce_ROM_AUTO_1R is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2088.273 ; gain = 471.641 ; free physical = 394 ; free virtual = 23559
Synthesis current peak Physical Memory [PSS] (MB): peak = 1399.041; parent = 1188.926; children = 210.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3116.734; parent = 2088.277; children = 1028.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2100.148 ; gain = 483.516 ; free physical = 393 ; free virtual = 23559
Synthesis current peak Physical Memory [PSS] (MB): peak = 1399.041; parent = 1188.926; children = 210.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3128.609; parent = 2100.152; children = 1028.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2100.148 ; gain = 483.516 ; free physical = 393 ; free virtual = 23559
Synthesis current peak Physical Memory [PSS] (MB): peak = 1399.041; parent = 1188.926; children = 210.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3128.609; parent = 2100.152; children = 1028.457
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2100.148 ; gain = 0.000 ; free physical = 386 ; free virtual = 23551
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/pynqrypt_encrypt_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/pynqrypt_encrypt_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2257.898 ; gain = 0.000 ; free physical = 287 ; free virtual = 23453
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2257.898 ; gain = 0.000 ; free physical = 285 ; free virtual = 23451
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2257.898 ; gain = 641.266 ; free physical = 375 ; free virtual = 23541
Synthesis current peak Physical Memory [PSS] (MB): peak = 1418.733; parent = 1209.341; children = 210.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3254.344; parent = 2225.887; children = 1028.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020iclg400-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2257.898 ; gain = 641.266 ; free physical = 375 ; free virtual = 23541
Synthesis current peak Physical Memory [PSS] (MB): peak = 1418.733; parent = 1209.341; children = 210.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3254.344; parent = 2225.887; children = 1028.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2257.898 ; gain = 641.266 ; free physical = 375 ; free virtual = 23541
Synthesis current peak Physical Memory [PSS] (MB): peak = 1418.733; parent = 1209.341; children = 210.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3254.344; parent = 2225.887; children = 1028.457
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_index103_cast_reg_97_reg' and it is trimmed from '5' to '4' bits. [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/a392/hdl/verilog/pynqrypt_encrypt_aes_encrypt_block_Pipeline_2.v:141]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'pynqrypt_encrypt_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'pynqrypt_encrypt_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pynqrypt_encrypt_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pynqrypt_encrypt_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pynqrypt_encrypt_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pynqrypt_encrypt_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "pynqrypt_encrypt_block_nonce_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'pynqrypt_encrypt_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'pynqrypt_encrypt_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pynqrypt_encrypt_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pynqrypt_encrypt_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pynqrypt_encrypt_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pynqrypt_encrypt_gmem_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2257.898 ; gain = 641.266 ; free physical = 356 ; free virtual = 23526
Synthesis current peak Physical Memory [PSS] (MB): peak = 1418.733; parent = 1209.341; children = 210.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3254.344; parent = 2225.887; children = 1028.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 4     
	   2 Input   52 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 21    
	   2 Input    4 Bit       Adders := 19    
	   2 Input    3 Bit       Adders := 9     
	   3 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input      8 Bit         XORs := 56    
	   5 Input      8 Bit         XORs := 12    
	   4 Input      8 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               96 Bit    Registers := 6     
	               72 Bit    Registers := 3     
	               64 Bit    Registers := 12    
	               52 Bit    Registers := 2     
	               38 Bit    Registers := 1     
	               37 Bit    Registers := 1     
	               34 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 9     
	               25 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 80    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 13    
	                4 Bit    Registers := 26    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 98    
+---RAMs : 
	               8K Bit	(255 X 34 bit)          RAMs := 1     
	              567 Bit	(63 X 9 bit)          RAMs := 1     
	              128 Bit	(16 X 8 bit)          RAMs := 3     
+---ROMs : 
	                    ROMs := 4     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 2     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 8     
	   2 Input   52 Bit        Muxes := 2     
	  39 Input   38 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 1     
	   9 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 4     
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	  26 Input   25 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 1     
	   3 Input   21 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 1     
	  16 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 2     
	  13 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 19    
	  10 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 19    
	   2 Input    4 Bit        Muxes := 26    
	  12 Input    4 Bit        Muxes := 2     
	   8 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 9     
	   5 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 16    
	   2 Input    2 Bit        Muxes := 70    
	   5 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 152   
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module pynqrypt_encrypt_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module pynqrypt_encrypt_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module pynqrypt_encrypt_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module pynqrypt_encrypt_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module pynqrypt_encrypt_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module pynqrypt_encrypt_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module pynqrypt_encrypt_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module pynqrypt_encrypt_gmem_m_axi_write is either unconnected or has no load
INFO: [Synth 8-3971] The signal "inst/block_nonce_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module pynqrypt_encrypt.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module pynqrypt_encrypt.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2257.898 ; gain = 641.266 ; free physical = 252 ; free virtual = 23451
Synthesis current peak Physical Memory [PSS] (MB): peak = 1436.899; parent = 1227.686; children = 210.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3254.344; parent = 2225.887; children = 1028.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------------------------------------------------+------------------------------+---------------+----------------+
|Module Name                                                        | RTL Object                   | Depth x Width | Implemented As | 
+-------------------------------------------------------------------+------------------------------+---------------+----------------+
|pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block | pynqrypt_round_keys_U/q1_reg | 256x8         | Block RAM      | 
|pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block | pynqrypt_round_keys_U/q0_reg | 256x8         | Block RAM      | 
|pynqrypt_encrypt_aes_encrypt_block                                 | crypto_aes_sbox_U/q1_reg     | 256x8         | Block RAM      | 
|pynqrypt_encrypt_aes_encrypt_block                                 | crypto_aes_sbox_U/q0_reg     | 256x8         | Block RAM      | 
+-------------------------------------------------------------------+------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst              | block_nonce_U/ram_reg                    | 16 x 8(READ_FIRST)     | W | R | 16 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|inst/gmem_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg | 63 x 9(READ_FIRST)     | W |   | 63 x 9(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|inst/gmem_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+----------------------------------+-----------------+-----------+----------------------+---------------+
|Module Name                       | RTL Object      | Inference | Size (Depth x Width) | Primitives    | 
+----------------------------------+-----------------+-----------+----------------------+---------------+
|inst/grp_aes_encrypt_block_fu_315 | temp_U/ram_reg  | Implied   | 16 x 8               | RAM16X1D x 8  | 
|inst                              | block_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8  | 
+----------------------------------+-----------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2257.898 ; gain = 641.266 ; free physical = 168 ; free virtual = 23357
Synthesis current peak Physical Memory [PSS] (MB): peak = 1529.548; parent = 1320.355; children = 210.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3254.344; parent = 2225.887; children = 1028.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2257.898 ; gain = 641.266 ; free physical = 184 ; free virtual = 23332
Synthesis current peak Physical Memory [PSS] (MB): peak = 1553.528; parent = 1344.346; children = 210.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3254.344; parent = 2225.887; children = 1028.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst              | block_nonce_U/ram_reg                    | 16 x 8(READ_FIRST)     | W | R | 16 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|inst/gmem_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg | 63 x 9(READ_FIRST)     | W |   | 63 x 9(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|inst/gmem_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+----------------------------------+-----------------+-----------+----------------------+---------------+
|Module Name                       | RTL Object      | Inference | Size (Depth x Width) | Primitives    | 
+----------------------------------+-----------------+-----------+----------------------+---------------+
|inst/grp_aes_encrypt_block_fu_315 | temp_U/ram_reg  | Implied   | 16 x 8               | RAM16X1D x 8  | 
|inst                              | block_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8  | 
+----------------------------------+-----------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/block_nonce_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/block_nonce_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_aes_encrypt_block_fu_315/grp_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_fu_601/pynqrypt_round_keys_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_aes_encrypt_block_fu_315/grp_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_fu_601/pynqrypt_round_keys_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_aes_encrypt_block_fu_315/crypto_aes_sbox_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_aes_encrypt_block_fu_315/crypto_aes_sbox_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2257.898 ; gain = 641.266 ; free physical = 183 ; free virtual = 23331
Synthesis current peak Physical Memory [PSS] (MB): peak = 1559.118; parent = 1349.936; children = 210.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3254.344; parent = 2225.887; children = 1028.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2257.898 ; gain = 641.266 ; free physical = 184 ; free virtual = 23336
Synthesis current peak Physical Memory [PSS] (MB): peak = 1559.423; parent = 1350.262; children = 210.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3254.344; parent = 2225.887; children = 1028.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2257.898 ; gain = 641.266 ; free physical = 184 ; free virtual = 23336
Synthesis current peak Physical Memory [PSS] (MB): peak = 1559.423; parent = 1350.262; children = 210.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3254.344; parent = 2225.887; children = 1028.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2257.898 ; gain = 641.266 ; free physical = 184 ; free virtual = 23336
Synthesis current peak Physical Memory [PSS] (MB): peak = 1559.669; parent = 1350.508; children = 210.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3254.344; parent = 2225.887; children = 1028.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2257.898 ; gain = 641.266 ; free physical = 184 ; free virtual = 23336
Synthesis current peak Physical Memory [PSS] (MB): peak = 1559.669; parent = 1350.508; children = 210.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3254.344; parent = 2225.887; children = 1028.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2257.898 ; gain = 641.266 ; free physical = 184 ; free virtual = 23336
Synthesis current peak Physical Memory [PSS] (MB): peak = 1559.919; parent = 1350.758; children = 210.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3254.344; parent = 2225.887; children = 1028.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2257.898 ; gain = 641.266 ; free physical = 184 ; free virtual = 23336
Synthesis current peak Physical Memory [PSS] (MB): peak = 1559.919; parent = 1350.758; children = 210.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3254.344; parent = 2225.887; children = 1028.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[14] | 34     | 34         | 34     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[3]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[3]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14] | 4      | 4          | 4      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[14] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   138|
|2     |LUT1     |    39|
|3     |LUT2     |   260|
|4     |LUT3     |   629|
|5     |LUT4     |   408|
|6     |LUT5     |   264|
|7     |LUT6     |   769|
|8     |RAM16X1D |     8|
|9     |RAM16X1S |     8|
|10    |RAMB18E1 |     5|
|15    |SRL16E   |   278|
|16    |FDRE     |  2889|
|17    |FDSE     |     9|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2257.898 ; gain = 641.266 ; free physical = 184 ; free virtual = 23336
Synthesis current peak Physical Memory [PSS] (MB): peak = 1559.935; parent = 1350.773; children = 210.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3254.344; parent = 2225.887; children = 1028.457
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2257.898 ; gain = 483.516 ; free physical = 240 ; free virtual = 23392
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2257.898 ; gain = 641.266 ; free physical = 239 ; free virtual = 23391
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2257.898 ; gain = 0.000 ; free physical = 348 ; free virtual = 23500
INFO: [Netlist 29-17] Analyzing 159 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2257.898 ; gain = 0.000 ; free physical = 290 ; free virtual = 23442
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 8 instances
  RAM16X1S => RAM32X1S (RAMS32): 8 instances

Synth Design complete, checksum: 1781c757
INFO: [Common 17-83] Releasing license: Synthesis
138 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:39 . Memory (MB): peak = 2257.898 ; gain = 970.859 ; free physical = 519 ; free virtual = 23671
INFO: [Common 17-1381] The checkpoint '/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = e10dc15f0a81ca99
INFO: [Coretcl 2-1174] Renamed 50 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  7 00:14:03 2022...
