<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 318</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:16px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:8px;font-family:Times;color:#000000;}
	.ft06{font-size:18px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;font-family:Times;color:#000000;}
	.ft08{font-size:18px;font-family:Times;color:#0860a8;}
	.ft09{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft010{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft011{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft012{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page318-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a318.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">13-12&#160;Vol. 1</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">MANAGING STATE&#160;USING THE XSAVE FEATURE SET</p>
<p style="position:absolute;top:98px;left:68px;white-space:nowrap" class="ft02">13.5.6 PT&#160;</p>
<p style="position:absolute;top:98px;left:174px;white-space:nowrap" class="ft02">State</p>
<p style="position:absolute;top:129px;left:68px;white-space:nowrap" class="ft09">The register&#160;state used by&#160;Intel Processor Trace&#160;(<b>PT state</b>) comprises the&#160;following&#160;9 MSRs:&#160;IA32_RTIT_CTL,&#160;<br/>IA32_RTIT_OUTPUT_BASE, IA32_RTIT_OUTPUT_MASK_PTRS,&#160;IA32_RTIT_STATUS,&#160;IA32_RTIT_CR3_MATCH,&#160;<br/>IA32_RTIT_ADDR0_A,&#160;IA32_RTIT_ADDR0_B,&#160;IA32_RTIT_ADDR1_A,&#160;and&#160;IA32_RTIT_ADDR1_B.</p>
<p style="position:absolute;top:159px;left:714px;white-space:nowrap" class="ft05">1</p>
<p style="position:absolute;top:186px;left:68px;white-space:nowrap" class="ft010"><a href="o_7281d5ea06a5b67a-307.html">As noted in Section 13.1, the XS</a>AVE feature set manages PT state as supervisor&#160;state component 8. Thus, PT state&#160;<br/>is&#160;located in&#160;the&#160;extended region of the&#160;XSAVE area&#160;(see<a href="o_7281d5ea06a5b67a-314.html">&#160;Section 13.4.3)</a>. As noted&#160;<a href="o_7281d5ea06a5b67a-308.html">in Section 13.2,</a>&#160;<br/>CPUID.(EAX=0DH,ECX=8):EAX enumerates the size&#160;(in bytes)&#160;required&#160;for&#160;PT&#160;state.&#160;The&#160;MSRs are&#160;each&#160;allocated&#160;<br/>8&#160;bytes in the&#160;state&#160;component in the&#160;order given above.&#160;Thus,&#160;IA32_RTIT_CTL&#160;is at&#160;byte&#160;offset 0,&#160;<br/>IA32_RTIT_OUTPUT_BASE&#160;at byte&#160;offset&#160;8,&#160;etc. Any locations in&#160;the&#160;state&#160;component at&#160;or beyond&#160;byte&#160;offset 72&#160;<br/>are reserved.<br/>PT&#160;state&#160;is XSAVE-managed&#160;but&#160;Intel Processor Trace&#160;is&#160;not XSAVE-enabled.&#160;The XSAVE feature set can&#160;operate&#160;on&#160;<br/>PT state only&#160;if the&#160;feature&#160;set is&#160;enabled (CR4.OSXSAVE&#160;= 1)&#160;and&#160;has been configured&#160;to manage&#160;PT&#160;state&#160;<br/>(IA32_XSS[8]&#160;=&#160;1). Software&#160;can&#160;otherwise&#160;use&#160;Intel Processor Trace&#160;and access its&#160;MSRs (using&#160;RDMSR&#160;and&#160;<br/>WRMSR)&#160;even if the&#160;XSAVE feature&#160;set&#160;is not enabled or&#160;has not been configured to&#160;manage PT state.<br/>The following items&#160;describe special&#160;treatment of PT&#160;state by the XSAVES&#160;and XRSTORS instructions:</p>
<p style="position:absolute;top:388px;left:68px;white-space:nowrap" class="ft06">‚Ä¢</p>
<p style="position:absolute;top:388px;left:93px;white-space:nowrap" class="ft09">If XSAVES&#160;saves PT&#160;state,&#160;the&#160;instruction clears IA32_RTIT_CTL.TraceEn (bit&#160;0)&#160;after saving&#160;the&#160;value of&#160;the&#160;<br/>IA32_RTIT_CTL MSR&#160;and before saving&#160;any&#160;other PT&#160;state.&#160;If&#160;XSAVES&#160;causes&#160;a&#160;fault&#160;or&#160;a&#160;VM&#160;exit,&#160;it&#160;restores&#160;<br/>IA32_RTIT_CTL.TraceEn to&#160;its original&#160;value.</p>
<p style="position:absolute;top:443px;left:68px;white-space:nowrap" class="ft06">‚Ä¢</p>
<p style="position:absolute;top:444px;left:93px;white-space:nowrap" class="ft03">If XSAVES saves PT state,&#160;the&#160;instruction saves zeroes in&#160;the reserved portions&#160;of&#160;the state component.</p>
<p style="position:absolute;top:466px;left:68px;white-space:nowrap" class="ft06">‚Ä¢</p>
<p style="position:absolute;top:466px;left:93px;white-space:nowrap" class="ft09">If XRSTORS would restore (or&#160;initialize)&#160;PT state&#160;and&#160;IA32_RTIT_CTL.TraceEn&#160;=&#160;1,&#160;the instruction causes&#160;a&#160;<br/>general-protection exception (#GP)&#160;before&#160;modifying PT&#160;state.</p>
<p style="position:absolute;top:505px;left:68px;white-space:nowrap" class="ft06">‚Ä¢</p>
<p style="position:absolute;top:505px;left:93px;white-space:nowrap" class="ft09">If XRSTORS causes&#160;an exception&#160;or&#160;a VM&#160;exit,&#160;it does&#160;so before any&#160;modification&#160;to IA32_RTIT_CTL.TraceEn&#160;<br/>(even if&#160;it has loaded&#160;other PT state).</p>
<p style="position:absolute;top:572px;left:68px;white-space:nowrap" class="ft02">13.5.7 PKRU&#160;</p>
<p style="position:absolute;top:572px;left:198px;white-space:nowrap" class="ft02">State</p>
<p style="position:absolute;top:603px;left:68px;white-space:nowrap" class="ft09">The register&#160;state used&#160;by the protection-key feature (<b>PKRU state</b>) is the&#160;32-bit PKRU register. As&#160;noted<a href="o_7281d5ea06a5b67a-307.html">&#160;in Section&#160;<br/>13.1,</a>&#160;the&#160;XSAVE feature&#160;set manages PKRU state as&#160;user&#160;state&#160;component 9. Thus, PKRU&#160;state&#160;is located in&#160;the&#160;<br/>extended&#160;region of the&#160;XSAVE area&#160;(see&#160;<a href="o_7281d5ea06a5b67a-314.html">Section&#160;13.4.3).<br/></a><a href="o_7281d5ea06a5b67a-308.html">As noted in Section&#160;13.2,</a>&#160;CPUID.(EAX=0DH,ECX=9):EBX enumerates&#160;the offset (in&#160;bytes,&#160;from&#160;the base&#160;of the&#160;<br/>XSAVE area)&#160;of the&#160;section of the&#160;extended&#160;region of&#160;the XSAVE&#160;area used for PKRU&#160;state&#160;(when&#160;the standard&#160;<br/>format of the extended&#160;region&#160;is used).&#160;CPUID.(EAX=0DH,ECX=9):EAX&#160;enumerates&#160;the&#160;size&#160;(in&#160;bytes)&#160;required&#160;for&#160;<br/>PKRU state.&#160;The XSAVE&#160;feature set uses&#160;bytes 3:0&#160;of the&#160;PK-state&#160;section for the PKRU register.<br/>PKRU state&#160;is&#160;XSAVE-managed but the&#160;protection-key&#160;feature&#160;is not XSAVE-enabled. The XSAVE&#160;feature set&#160;can&#160;<br/>operate&#160;on PKRU&#160;state only if&#160;the feature&#160;set is&#160;enabled (CR4.OSXSAVE&#160;= 1) and&#160;has been configured to manage&#160;<br/>PKRU state&#160;(XCR0[9]&#160;=&#160;1).&#160;Software&#160;can otherwise&#160;use protection&#160;keys and&#160;access&#160;PKRU&#160;state even if the XSAVE&#160;<br/>feature set is&#160;not enabled&#160;or&#160;has not been&#160;configured to&#160;manage PKRU&#160;state.<br/>The&#160;value&#160;of the&#160;PKRU register determines&#160;the&#160;access rights for user-mode&#160;linear addresses.&#160;(S<a href="˛ˇ">ee Section 4.6,&#160;<br/>‚ÄúAccess Rights,‚Äù</a>&#160;of&#160;<a href="˛ˇ"><i>Intel¬Æ&#160;64&#160;and IA-32&#160;Architectures Software&#160;Developer‚Äôs Manual,&#160;Volume&#160;3A</i></a>.) The&#160;access rights&#160;<br/>that pertain&#160;to an execution of the XRSTOR&#160;and XRSTORS instructions are&#160;determined&#160;by the value of the&#160;register&#160;<br/>before the&#160;execution&#160;and not by any&#160;value that&#160;the execution&#160;might load&#160;into the&#160;PKRU&#160;register.</p>
<p style="position:absolute;top:912px;left:68px;white-space:nowrap" class="ft08">13.6&#160;</p>
<p style="position:absolute;top:912px;left:147px;white-space:nowrap" class="ft08">PROCESSOR TRACKING OF&#160;XSAVE-MANAGED STATE</p>
<p style="position:absolute;top:948px;left:68px;white-space:nowrap" class="ft012">The&#160;XSAVEOPT,&#160;XSAVEC,&#160;and&#160;XSAVES&#160;instructions&#160;use&#160;two optimization to reduce&#160;the amount of data&#160;that they&#160;<br/>write&#160;to&#160;memory. They&#160;avoid&#160;writing data for any&#160;state&#160;component known&#160;to be in&#160;its initial&#160;configuration (the&#160;<b>init&#160;<br/>optimization</b>).&#160;In&#160;addition,&#160;if&#160;either&#160;XSAVEOPT&#160;or&#160;XSAVES&#160;is&#160;using&#160;the&#160;same&#160;XSAVE&#160;area&#160;as&#160;that&#160;used&#160;by&#160;the&#160;most&#160;</p>
<p style="position:absolute;top:1021px;left:68px;white-space:nowrap" class="ft03">1.&#160;These MSRs&#160;might not&#160;be&#160;supported by every processor&#160;that&#160;supports&#160;Intel&#160;Processor&#160;Trace.&#160;Software&#160;can use&#160;the CPUID instruction&#160;</p>
<p style="position:absolute;top:1038px;left:89px;white-space:nowrap" class="ft03">to&#160;discover&#160;which&#160;are supported; se<a href="˛ˇ">e Section&#160;36.3.1, ‚ÄúDetection&#160;of&#160;Intel Processor Trace and&#160;Capability Enumeration,‚Äù o</a>f<a href="˛ˇ">&#160;<i>Intel¬Æ 64&#160;</i></a></p>
<p style="position:absolute;top:1054px;left:89px;white-space:nowrap" class="ft07"><a href="˛ˇ"><i>and IA-32 Architectures Software&#160;Developer‚Äôs&#160;Manual, Volume 3C</i></a>.</p>
</div>
</body>
</html>
