/*
 * moestation is a WIP PlayStation 2 emulator.
 * Copyright (C) 2022-2023  Lady Starbreeze (Michelle-Marie Schiller)
 */

#include "core/sif.hpp"

#include <cassert>
#include <cstdio>
#include <queue>

#include "core/moestation.hpp"

namespace ps2::sif {

/* --- SIF constants --- */
constexpr int FIFO_SIZE = 32;

/* --- SIF registers --- */

enum SIFReg {
    MSCOM = 0x00,
    SMCOM = 0x10,
    MSFLG = 0x20,
    SMFLG = 0x30,
    CTRL  = 0x40,
    BD6   = 0x60,
};

/* SIF FIFOs */
std::queue<u32> sif0FIFO, sif1FIFO;

u32 mscom = 0, msflg = 0; // EE->IOP communication
u32 smcom = 0, smflg = 0; // IOP->EE communication

u32 bd6;

u32 read(u32 addr) {
    switch (addr & 0xFF) {
        case SIFReg::MSCOM:
            std::printf("[SIF:EE    ] 32-bit read @ MSCOM\n");
            return mscom;
        case SIFReg::SMCOM:
            std::printf("[SIF:EE    ] 32-bit read @ SMCOM\n");
            return smcom;
        case SIFReg::MSFLG:
            //std::printf("[SIF:EE    ] 32-bit read @ MSFLG\n");
            return msflg;
        case SIFReg::SMFLG:
            //std::printf("[SIF:EE    ] 32-bit read @ SMFLG\n");
            return smflg;
        default:
            std::printf("[SIF:EE    ] Unhandled 32-bit read @ 0x%08X\n", addr);

            exit(0);
    }
}

u32 readIOP(u32 addr) {
    switch (addr & 0xFF) {
        case SIFReg::SMCOM:
            std::printf("[SIF:IOP   ] 32-bit read @ SMCOM\n");
            return smcom;
        case SIFReg::MSFLG:
            //std::printf("[SIF:IOP   ] 32-bit read @ MSFLG\n");
            return msflg;
        case SIFReg::SMFLG:
            //std::printf("[SIF:IOP   ] 32-bit read @ SMFLG\n");
            return smflg;
        case SIFReg::CTRL:
            std::printf("[SIF:IOP   ] 32-bit read @ CTRL\n");
            return 0xF0000101; // ??
        case SIFReg::BD6:
            std::printf("[SIF:IOP   ] 32-bit read @ BD6\n");
            return bd6;
        default:
            std::printf("[SIF:IOP   ] Unhandled 32-bit read @ 0x%08X\n", addr);

            exit(0);
    }
}

u64 readSIF0_64() {
    assert(sif0FIFO.size() > 1);

    u64 data = 0;

    for (int i = 0; i < 2; i++) {
        data |= (u64)sif0FIFO.front() << (32 * i);

        sif0FIFO.pop();
    }

    return data;
}

u128 readSIF0_128() {
    assert(sif0FIFO.size() > 3);

    u128 data;

    for (int i = 0; i < 4; i++) {
        data._u32[i] = sif0FIFO.front();

        sif0FIFO.pop();
    }

    return data;
}

u32 readSIF1() {
    assert(sif1FIFO.size() > 0);

    const auto data = sif1FIFO.front();

    sif1FIFO.pop();

    return data;
}

void write(u32 addr, u32 data) {
    switch (addr & 0xFF) {
        case SIFReg::MSCOM:
            std::printf("[SIF:EE    ] 32-bit write @ MSCOM = 0x%08X\n", data);
            
            mscom = data;
            break;
        case SIFReg::MSFLG:
            std::printf("[SIF:EE    ] 32-bit write @ MSFLG = 0x%08X\n", data);

            msflg |= data;
            break;
        case SIFReg::SMFLG:
            std::printf("[SIF:EE    ] 32-bit write @ SMFLG = 0x%08X\n", data);

            smflg &= ~data;
            break;
        case SIFReg::CTRL:
            std::printf("[SIF:EE    ] 32-bit write @ CTRL = 0x%08X\n", data);

            if (data & (1 << 19)) {
                enterPS1Mode();
            }
            break;
        case SIFReg::BD6:
            std::printf("[SIF:EE    ] 32-bit write @ BD6 = 0x%08X\n", data);

            bd6 = data;
            break;
        default:
            std::printf("[SIF:EE    ] Unhandled 32-bit write @ 0x%08X = 0x%08X\n", addr, data);

            exit(0);
    }
}

void writeIOP(u32 addr, u32 data) {
    switch (addr & 0xFF) {
        case SIFReg::SMCOM:
            std::printf("[SIF:IOP   ] 32-bit write @ SMCOM = 0x%08X\n", data);

            smcom = data;
            break;
        case SIFReg::MSFLG:
            std::printf("[SIF:IOP   ] 32-bit write @ MSFLG = 0x%08X\n", data);

            msflg &= ~data;
            break;
        case SIFReg::SMFLG:
            std::printf("[SIF:IOP   ] 32-bit write @ SMFLG = 0x%08X\n", data);

            smflg |= data;
            break;
        case SIFReg::CTRL:
            std::printf("[SIF:IOP   ] 32-bit write @ CTRL = 0x%08X\n", data);
            break;
        default:
            std::printf("[SIF:IOP   ] Unhandled 32-bit write @ 0x%08X = 0x%08X\n", addr, data);

            exit(0);
    }
}

void writeSIF0(u32 data) {
    assert(sif0FIFO.size() != FIFO_SIZE);

    sif0FIFO.push(data);
}

void writeSIF1(const u128 &data) {
    assert(sif1FIFO.size() <= (FIFO_SIZE - 4));

    sif1FIFO.push(data._u32[0]);
    sif1FIFO.push(data._u32[1]);
    sif1FIFO.push(data._u32[2]);
    sif1FIFO.push(data._u32[3]);
}

/* Returns size of SIF0 FIFO */
int getSIF0Size() {
    return sif0FIFO.size();
}

/* Returns size of SIF1 FIFO */
int getSIF1Size() {
    return sif1FIFO.size();
}

}
