#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Aug 29 14:46:22 2021
# Process ID: 28556
# Current directory: D:/Repos/reconfig/lab0/lab0.runs/synth_1
# Command line: vivado.exe -log enc4to2_tb.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source enc4to2_tb.tcl
# Log file: D:/Repos/reconfig/lab0/lab0.runs/synth_1/enc4to2_tb.vds
# Journal file: D:/Repos/reconfig/lab0/lab0.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source enc4to2_tb.tcl -notrace
Command: synth_design -top enc4to2_tb -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28516
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1136.199 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'enc4to2_tb' [D:/Repos/reconfig/lab0/src/enc4to2/enc4to2_tb.vhd:11]
INFO: [Synth 8-638] synthesizing module 'enc4to2_if_statement' [D:/Repos/reconfig/lab0/src/enc4to2/enc4to2.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'enc4to2_if_statement' (1#1) [D:/Repos/reconfig/lab0/src/enc4to2/enc4to2.vhd:13]
INFO: [Synth 8-638] synthesizing module 'enc4to2_case_statement' [D:/Repos/reconfig/lab0/src/enc4to2/enc4to2.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'enc4to2_case_statement' (2#1) [D:/Repos/reconfig/lab0/src/enc4to2/enc4to2.vhd:45]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Repos/reconfig/lab0/src/enc4to2/enc4to2_tb.vhd:37]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Repos/reconfig/lab0/src/enc4to2/enc4to2_tb.vhd:42]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Repos/reconfig/lab0/src/enc4to2/enc4to2_tb.vhd:49]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Repos/reconfig/lab0/src/enc4to2/enc4to2_tb.vhd:56]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Repos/reconfig/lab0/src/enc4to2/enc4to2_tb.vhd:63]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Repos/reconfig/lab0/src/enc4to2/enc4to2_tb.vhd:70]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Repos/reconfig/lab0/src/enc4to2/enc4to2_tb.vhd:77]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Repos/reconfig/lab0/src/enc4to2/enc4to2_tb.vhd:84]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Repos/reconfig/lab0/src/enc4to2/enc4to2_tb.vhd:91]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Repos/reconfig/lab0/src/enc4to2/enc4to2_tb.vhd:98]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Repos/reconfig/lab0/src/enc4to2/enc4to2_tb.vhd:105]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Repos/reconfig/lab0/src/enc4to2/enc4to2_tb.vhd:112]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Repos/reconfig/lab0/src/enc4to2/enc4to2_tb.vhd:119]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Repos/reconfig/lab0/src/enc4to2/enc4to2_tb.vhd:126]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Repos/reconfig/lab0/src/enc4to2/enc4to2_tb.vhd:133]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Repos/reconfig/lab0/src/enc4to2/enc4to2_tb.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'enc4to2_tb' (3#1) [D:/Repos/reconfig/lab0/src/enc4to2/enc4to2_tb.vhd:11]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1136.199 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1136.199 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1136.199 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1136.199 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    2 Bit        Muxes := 3     
	   8 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1136.199 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1136.199 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1136.199 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1136.199 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1136.199 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1136.199 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1136.199 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1136.199 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1136.199 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1136.199 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1136.199 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1136.199 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1136.199 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1136.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f7e30538
INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1136.199 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Repos/reconfig/lab0/lab0.runs/synth_1/enc4to2_tb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file enc4to2_tb_utilization_synth.rpt -pb enc4to2_tb_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug 29 14:46:40 2021...
