<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/fayz/Documents/hdmi_/src/top.v<br>
/home/fayz/Documents/hdmi_/src/simple_pattern.v<br>
/home/fayz/Documents/hdmi_/src/vga_top.v<br>
/home/fayz/Documents/hdmi_/src/dvi_tx/dvi_tx.v<br>
/home/fayz/Documents/hdmi_/src/gowin_rpll/gowin_rpll.v<br>
/home/fayz/Documents/hdmi_/src/gowin_clkdiv/gowin_clkdiv.v<br>
/home/fayz/Documents/hdmi_/src/gowin_rpll_serial/gowin_rpll.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Sep 28 15:52:15 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.338s, Elapsed time = 0h 0m 0.231s, Peak memory usage = 391.629MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.007s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 391.629MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.008s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 391.629MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.014s, Peak memory usage = 391.629MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.008s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 391.629MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.001s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 391.629MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.004s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 391.629MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.002s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 391.629MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.014s, Elapsed time = 0h 0m 0.011s, Peak memory usage = 391.629MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.004s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 391.629MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.004s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 391.629MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 0.525s, Elapsed time = 0h 0m 0.5s, Peak memory usage = 401.141MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.009s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 401.141MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.162s, Elapsed time = 0h 0m 0.135s, Peak memory usage = 401.141MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 1s, Elapsed time = 0h 0m 0.923s, Peak memory usage = 401.141MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>10</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>97</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>70</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>272</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>48</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>63</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>161</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>87</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>87</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>6</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>2</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>365(278 LUT, 87 ALU) / 8640</td>
<td>5%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>97 / 6693</td>
<td>2%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>97 / 6693</td>
<td>2%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 26</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.143</td>
<td>26.9</td>
<td>0.000</td>
<td>18.571</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>30.000</td>
<td>33.3</td>
<td>0.000</td>
<td>15.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.0</td>
<td>0.000</td>
<td>20.000</td>
<td>pll/rpll_inst/CLKOUT</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clk_div/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>serial_clk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>8.000</td>
<td>125.0</td>
<td>0.000</td>
<td>4.000</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>serial_clk/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>serial_clk/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>8.000</td>
<td>125.0</td>
<td>0.000</td>
<td>4.000</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>serial_clk/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>serial_clk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>16.000</td>
<td>62.5</td>
<td>0.000</td>
<td>8.000</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>serial_clk/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>serial_clk/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>24.000</td>
<td>41.7</td>
<td>0.000</td>
<td>12.000</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>serial_clk/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.000(MHz)</td>
<td>46.739(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.053</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_top/top/counter_y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vga_top/top/counter_y_1_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>vga_top/top/counter_y_1_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>vga_top/top/De_s5/I1</td>
</tr>
<tr>
<td>3.970</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>vga_top/top/De_s5/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>vga_top/top/De_s1/I1</td>
</tr>
<tr>
<td>6.029</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>vga_top/top/De_s1/F</td>
</tr>
<tr>
<td>6.989</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>vga_top/top/De_s/I1</td>
</tr>
<tr>
<td>8.088</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>vga_top/top/De_s/F</td>
</tr>
<tr>
<td>9.048</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>vga_top/top/red_5_s/I0</td>
</tr>
<tr>
<td>10.080</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>vga_top/top/red_5_s/F</td>
</tr>
<tr>
<td>11.040</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s9/I1</td>
</tr>
<tr>
<td>12.139</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s9/F</td>
</tr>
<tr>
<td>13.099</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s6/I1</td>
</tr>
<tr>
<td>14.198</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s6/F</td>
</tr>
<tr>
<td>15.158</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s10/I3</td>
</tr>
<tr>
<td>15.784</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s10/F</td>
</tr>
<tr>
<td>16.744</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s3/I1</td>
</tr>
<tr>
<td>17.843</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s3/F</td>
</tr>
<tr>
<td>18.803</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s1/I3</td>
</tr>
<tr>
<td>19.429</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s1/F</td>
</tr>
<tr>
<td>20.389</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0/I1</td>
</tr>
<tr>
<td>21.488</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0/F</td>
</tr>
<tr>
<td>22.448</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>41.053</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.977, 47.520%; route: 10.560, 50.297%; tC2Q: 0.458, 2.183%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.053</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_top/top/counter_y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vga_top/top/counter_y_1_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>vga_top/top/counter_y_1_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>vga_top/top/De_s5/I1</td>
</tr>
<tr>
<td>3.970</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>vga_top/top/De_s5/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>vga_top/top/De_s1/I1</td>
</tr>
<tr>
<td>6.029</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>vga_top/top/De_s1/F</td>
</tr>
<tr>
<td>6.989</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>vga_top/top/De_s/I1</td>
</tr>
<tr>
<td>8.088</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>vga_top/top/De_s/F</td>
</tr>
<tr>
<td>9.048</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>vga_top/top/blue_7_s/I0</td>
</tr>
<tr>
<td>10.080</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>vga_top/top/blue_7_s/F</td>
</tr>
<tr>
<td>11.040</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s10/I1</td>
</tr>
<tr>
<td>12.139</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s10/F</td>
</tr>
<tr>
<td>13.099</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s6/I1</td>
</tr>
<tr>
<td>14.198</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s6/F</td>
</tr>
<tr>
<td>15.158</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s11/I0</td>
</tr>
<tr>
<td>16.190</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s11/F</td>
</tr>
<tr>
<td>17.150</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s2/I2</td>
</tr>
<tr>
<td>17.972</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s2/F</td>
</tr>
<tr>
<td>18.932</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0/I1</td>
</tr>
<tr>
<td>20.031</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0/F</td>
</tr>
<tr>
<td>20.991</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>41.053</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.480, 48.520%; route: 9.600, 49.134%; tC2Q: 0.458, 2.346%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.053</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_top/top/counter_y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vga_top/top/counter_y_1_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>vga_top/top/counter_y_1_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>vga_top/top/De_s5/I1</td>
</tr>
<tr>
<td>3.970</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>vga_top/top/De_s5/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>vga_top/top/De_s1/I1</td>
</tr>
<tr>
<td>6.029</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>vga_top/top/De_s1/F</td>
</tr>
<tr>
<td>6.989</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>vga_top/top/De_s/I1</td>
</tr>
<tr>
<td>8.088</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>vga_top/top/De_s/F</td>
</tr>
<tr>
<td>9.048</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>vga_top/top/green_7_s/I0</td>
</tr>
<tr>
<td>10.080</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>vga_top/top/green_7_s/F</td>
</tr>
<tr>
<td>11.040</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s10/I1</td>
</tr>
<tr>
<td>12.139</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s10/F</td>
</tr>
<tr>
<td>13.099</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s6/I1</td>
</tr>
<tr>
<td>14.198</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s6/F</td>
</tr>
<tr>
<td>15.158</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s11/I0</td>
</tr>
<tr>
<td>16.190</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s11/F</td>
</tr>
<tr>
<td>17.150</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s2/I2</td>
</tr>
<tr>
<td>17.972</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s2/F</td>
</tr>
<tr>
<td>18.932</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s0/I1</td>
</tr>
<tr>
<td>20.031</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s0/F</td>
</tr>
<tr>
<td>20.991</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>41.053</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.480, 48.520%; route: 9.600, 49.134%; tC2Q: 0.458, 2.346%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.093</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.053</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n683_s5/I1</td>
</tr>
<tr>
<td>3.970</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n683_s5/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n686_s2/I1</td>
</tr>
<tr>
<td>6.029</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n686_s2/F</td>
</tr>
<tr>
<td>6.989</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_3_s12/I0</td>
</tr>
<tr>
<td>8.021</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_3_s12/F</td>
</tr>
<tr>
<td>8.981</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s2/I2</td>
</tr>
<tr>
<td>9.803</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s2/F</td>
</tr>
<tr>
<td>10.763</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s16/I0</td>
</tr>
<tr>
<td>11.795</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s16/F</td>
</tr>
<tr>
<td>12.755</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n237_s5/I1</td>
</tr>
<tr>
<td>13.800</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n237_s5/COUT</td>
</tr>
<tr>
<td>13.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n236_s4/CIN</td>
</tr>
<tr>
<td>14.363</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n236_s4/SUM</td>
</tr>
<tr>
<td>15.323</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s6/I3</td>
</tr>
<tr>
<td>15.949</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s6/F</td>
</tr>
<tr>
<td>16.909</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s3/I0</td>
</tr>
<tr>
<td>17.941</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s3/F</td>
</tr>
<tr>
<td>18.901</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s1/I1</td>
</tr>
<tr>
<td>20.000</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s1/F</td>
</tr>
<tr>
<td>20.960</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>41.053</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.449, 48.438%; route: 9.600, 49.212%; tC2Q: 0.458, 2.350%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.741</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.053</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22/I1</td>
</tr>
<tr>
<td>3.970</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20/I1</td>
</tr>
<tr>
<td>6.029</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20/F</td>
</tr>
<tr>
<td>6.989</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17/I1</td>
</tr>
<tr>
<td>8.088</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17/F</td>
</tr>
<tr>
<td>9.048</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/I1</td>
</tr>
<tr>
<td>10.147</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/F</td>
</tr>
<tr>
<td>11.107</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n237_s5/I1</td>
</tr>
<tr>
<td>12.152</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n237_s5/COUT</td>
</tr>
<tr>
<td>12.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n236_s4/CIN</td>
</tr>
<tr>
<td>12.715</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n236_s4/SUM</td>
</tr>
<tr>
<td>13.675</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n603_s6/I3</td>
</tr>
<tr>
<td>14.301</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n603_s6/F</td>
</tr>
<tr>
<td>15.261</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n603_s3/I0</td>
</tr>
<tr>
<td>16.293</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n603_s3/F</td>
</tr>
<tr>
<td>17.253</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n603_s1/I1</td>
</tr>
<tr>
<td>18.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/n603_s1/F</td>
</tr>
<tr>
<td>19.312</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>102</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>41.053</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>hdmi_top/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.761, 49.056%; route: 8.640, 48.378%; tC2Q: 0.458, 2.566%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
