GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\work\Gowin\BasicCPU FPGA\src\alu.v'
Analyzing Verilog file 'D:\work\Gowin\BasicCPU FPGA\src\clock.v'
Analyzing Verilog file 'D:\work\Gowin\BasicCPU FPGA\src\constants.v'
Analyzing Verilog file 'D:\work\Gowin\BasicCPU FPGA\src\controller.v'
Analyzing Verilog file 'D:\work\Gowin\BasicCPU FPGA\src\cpu.v'
Analyzing Verilog file 'D:\work\Gowin\BasicCPU FPGA\src\memory.v'
Analyzing Verilog file 'D:\work\Gowin\BasicCPU FPGA\src\programcounter.v'
Analyzing Verilog file 'D:\work\Gowin\BasicCPU FPGA\src\register.v'
Compiling module 'cpu'("D:\work\Gowin\BasicCPU FPGA\src\cpu.v":5)
Compiling module 'clock'("D:\work\Gowin\BasicCPU FPGA\src\clock.v":4)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("D:\work\Gowin\BasicCPU FPGA\src\clock.v":22)
Compiling module 'programcounter'("D:\work\Gowin\BasicCPU FPGA\src\programcounter.v":4)
Compiling module 'register'("D:\work\Gowin\BasicCPU FPGA\src\register.v":3)
Compiling module 'alu'("D:\work\Gowin\BasicCPU FPGA\src\alu.v":4)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'o_flag_c'("D:\work\Gowin\BasicCPU FPGA\src\cpu.v":146)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'o_flag_z'("D:\work\Gowin\BasicCPU FPGA\src\cpu.v":147)
Compiling module 'memory'("D:\work\Gowin\BasicCPU FPGA\src\memory.v":3)
Extracting RAM for identifier 'mem'("D:\work\Gowin\BasicCPU FPGA\src\memory.v":16)
Compiling module 'controller'("D:\work\Gowin\BasicCPU FPGA\src\controller.v":4)
NOTE  (EX0101) : Current top module is "cpu"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\work\Gowin\BasicCPU FPGA\impl\gwsynthesis\BasicCPU FPGA.vg" completed
[100%] Generate report file "D:\work\Gowin\BasicCPU FPGA\impl\gwsynthesis\BasicCPU FPGA_syn.rpt.html" completed
GowinSynthesis finish
