Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Oct  9 14:46:48 2020
| Host         : DESKTOP-58E2NJ4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/yuv_filter_timing_routed.rpt
| Design       : yuv_filter
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 82 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 202 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.416        0.000                      0                 2198        0.065        0.000                      0                 2198        2.756        0.000                       0                   992  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.416        0.000                      0                 2198        0.065        0.000                      0                 2198        2.756        0.000                       0                   992  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.756ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 rgb2yuv11_U0/yuv_filter_mac_mudEe_U2/yuv_filter_mac_mudEe_DSP48_2_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgb2yuv11_U0/yuv_filter_mac_mufYi_U4/yuv_filter_mac_mufYi_DSP48_4_U/p/C[36]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.113ns  (logic 5.098ns (71.671%)  route 2.015ns (28.329%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 9.593 - 8.000 ) 
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=994, unset)          1.762     1.762    rgb2yuv11_U0/yuv_filter_mac_mudEe_U2/yuv_filter_mac_mudEe_DSP48_2_U/ap_clk
    DSP48_X0Y12          DSP48E1                                      r  rgb2yuv11_U0/yuv_filter_mac_mudEe_U2/yuv_filter_mac_mudEe_DSP48_2_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      4.009     5.771 r  rgb2yuv11_U0/yuv_filter_mac_mudEe_U2/yuv_filter_mac_mudEe_DSP48_2_U/p/P[4]
                         net (fo=3, routed)           1.106     6.876    rgb2yuv11_U0/yuv_filter_mac_mudEe_U2/yuv_filter_mac_mudEe_DSP48_2_U/grp_fu_603_p3[4]
    SLICE_X10Y29         LUT4 (Prop_lut4_I1_O)        0.124     7.000 r  rgb2yuv11_U0/yuv_filter_mac_mudEe_U2/yuv_filter_mac_mudEe_DSP48_2_U/tmp3_fu_504_p2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.000    rgb2yuv11_U0/yuv_filter_mac_mudEe_U2_n_10
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.533 r  rgb2yuv11_U0/tmp3_fu_504_p2__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.533    rgb2yuv11_U0/tmp3_fu_504_p2__0_carry_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.650 r  rgb2yuv11_U0/tmp3_fu_504_p2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.650    rgb2yuv11_U0/tmp3_fu_504_p2__0_carry__0_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.965 r  rgb2yuv11_U0/tmp3_fu_504_p2__0_carry__1/O[3]
                         net (fo=33, routed)          0.909     8.875    rgb2yuv11_U0/yuv_filter_mac_mufYi_U4/yuv_filter_mac_mufYi_DSP48_4_U/C[15]
    DSP48_X0Y13          DSP48E1                                      r  rgb2yuv11_U0/yuv_filter_mac_mufYi_U4/yuv_filter_mac_mufYi_DSP48_4_U/p/C[36]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=994, unset)          1.593     9.593    rgb2yuv11_U0/yuv_filter_mac_mufYi_U4/yuv_filter_mac_mufYi_DSP48_4_U/ap_clk
    DSP48_X0Y13          DSP48E1                                      r  rgb2yuv11_U0/yuv_filter_mac_mufYi_U4/yuv_filter_mac_mufYi_DSP48_4_U/p/CLK
                         clock pessimism              0.149     9.742    
                         clock uncertainty           -0.035     9.706    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_C[36])
                                                     -0.416     9.290    rgb2yuv11_U0/yuv_filter_mac_mufYi_U4/yuv_filter_mac_mufYi_DSP48_4_U/p
  -------------------------------------------------------------------
                         required time                          9.290    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                  0.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 yuv_scale_U0/tmp_10_i_reg_329_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            p_scale_channels_ch1_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[2][4]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=994, unset)          0.560     0.560    yuv_scale_U0/ap_clk
    SLICE_X17Y36         FDRE                                         r  yuv_scale_U0/tmp_10_i_reg_329_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  yuv_scale_U0/tmp_10_i_reg_329_reg[4]/Q
                         net (fo=1, routed)           0.056     0.757    p_scale_channels_ch1_U/U_fifo_w8_d2_A_shiftReg/tmp_10_i_reg_329_reg[7][4]
    SLICE_X16Y36         SRL16E                                       r  p_scale_channels_ch1_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[2][4]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=994, unset)          0.828     0.828    p_scale_channels_ch1_U/U_fifo_w8_d2_A_shiftReg/ap_clk
    SLICE_X16Y36         SRL16E                                       r  p_scale_channels_ch1_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[2][4]_srl3/CLK
                         clock pessimism             -0.253     0.575    
    SLICE_X16Y36         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.692    p_scale_channels_ch1_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[2][4]_srl3
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            5.244         8.000       2.756      DSP48_X0Y15   yuv2rgb_U0/tmp_5_reg_683_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X16Y33  U_scale_channel_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[2][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X16Y40  p_scale_channels_ch2_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[2][0]_srl3/CLK



