<interfaceDefinition version='1.2' language='vhdl' kind='component' name='genHL'>
  <useClause path='work.mes_composants.all' />
  <useClause path='ieee.std_logic_1164.all' />
    <portList>

      <port name='clk' direction='in' type='STD_LOGIC' kind='' />
      <port name='reset' direction='in' type='STD_LOGIC' kind='' />
      <port name='ENREAD' direction='out' type='STD_LOGIC' kind='' />
      <port name='ENWRITE' direction='out' type='STD_LOGIC' kind='' />

    </portList>
</interfaceDefinition>
