// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "08/27/2023 23:35:43"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module memoria (
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	SW,
	KEY,
	LEDG,
	LEDR);
output 	[0:6] HEX0;
output 	[0:6] HEX1;
output 	[0:6] HEX2;
output 	[0:6] HEX3;
output 	[0:6] HEX4;
output 	[0:6] HEX5;
output 	[0:6] HEX6;
output 	[0:6] HEX7;
input 	[17:0] SW;
input 	[3:0] KEY;
output 	[8:0] LEDG;
output 	[17:0] LEDR;

// Design Ports Information
// HEX0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SW[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDG[0]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[1]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[2]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[4]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[5]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[6]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[7]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[8]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[8]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[10]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[11]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[12]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[13]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[14]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[16]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[17]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SW[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("memoria_v_fast.sdo");
// synopsys translate_on

wire \cache|cache[3][9]~regout ;
wire \cache|cache[3][8]~regout ;
wire \cache|Equal3~0_combout ;
wire \cache|cache[3][11]~regout ;
wire \cache|cache[3][10]~regout ;
wire \cache|Equal3~1_combout ;
wire \cache|cache[3][12]~regout ;
wire \cache|Equal3~2_combout ;
wire \cache|cache[0][2]~regout ;
wire \cache|cache[0][3]~regout ;
wire \cache|cache[2][4]~regout ;
wire \cache|cache[0][4]~regout ;
wire \cache|cache[0][5]~regout ;
wire \cache|Mux14~0_combout ;
wire \cache|Mux12~0_combout ;
wire \cache|Mux11~0_combout ;
wire \cache|Mux10~0_combout ;
wire \cache|cache[3][12]~9_combout ;
wire \cache|cache[3][1]~16_combout ;
wire \cache|cache~21_combout ;
wire \cache|cache[2][13]~25_combout ;
wire \cache|cache[2][13]~28_combout ;
wire \cache|cache~33_combout ;
wire \cache|exit_index~1_combout ;
wire \cache|cache[3][8]~46_combout ;
wire \cache|cache[3][10]~47_combout ;
wire \cache|cache[3][12]~48_combout ;
wire \cache|cache[0][2]~58_combout ;
wire \cache|cache[0][4]~feeder_combout ;
wire \cache|cache[0][5]~feeder_combout ;
wire \endereco0|WideOr6~0_combout ;
wire \endereco0|WideOr5~0_combout ;
wire \endereco0|WideOr4~0_combout ;
wire \endereco0|WideOr3~0_combout ;
wire \endereco0|WideOr2~0_combout ;
wire \endereco0|WideOr1~0_combout ;
wire \endereco0|WideOr0~0_combout ;
wire \cache|cache[2][12]~45_combout ;
wire \cache|indexCache~4_combout ;
wire \cache|Decoder1~8_combout ;
wire \cache|Equal7~1_combout ;
wire \cache|cache~26_combout ;
wire \cache|cache[2][13]~29_combout ;
wire \cache|cache[2][13]~27_combout ;
wire \cache|cache[2][13]~41_combout ;
wire \cache|cache[2][13]~regout ;
wire \cache|Add2~0_combout ;
wire \cache|cache~30_combout ;
wire \cache|cache[2][14]~regout ;
wire \cache|exit_index~0_combout ;
wire \estadoCache|Decoder0~2_combout ;
wire \cache|cache[2][12]~8_combout ;
wire \cache|cache[2][12]~regout ;
wire \cache|cache[2][16]~feeder_combout ;
wire \cache|cache[2][16]~regout ;
wire \cache|always0~2_combout ;
wire \cache|cache[2][8]~43_combout ;
wire \cache|cache[2][8]~regout ;
wire \cache|cache[2][9]~regout ;
wire \cache|always0~0_combout ;
wire \cache|cache[2][11]~44_combout ;
wire \cache|cache[2][11]~regout ;
wire \cache|cache[2][10]~feeder_combout ;
wire \cache|cache[2][10]~regout ;
wire \cache|always0~1_combout ;
wire \cache|always0~3_combout ;
wire \cache|cache[1][9]~51_combout ;
wire \cache|cache[1][12]~11_combout ;
wire \cache|cache[1][9]~regout ;
wire \cache|cache[1][8]~regout ;
wire \cache|indexCache~0_combout ;
wire \cache|cache[1][12]~53_combout ;
wire \cache|cache[1][12]~regout ;
wire \cache|cache[1][10]~52_combout ;
wire \cache|cache[1][10]~regout ;
wire \cache|cache[1][11]~regout ;
wire \cache|indexCache~1_combout ;
wire \cache|indexCache~2_combout ;
wire \cache|indexCache~5_combout ;
wire \cache|indexCache~6_combout ;
wire \cache|Mux17~0_combout ;
wire \cache|Mux17~1_combout ;
wire \cache|Equal7~0_combout ;
wire \cache|Decoder1~11_combout ;
wire \cache|cache~19_combout ;
wire \cache|cache~20_combout ;
wire \cache|cache[3][13]~0_combout ;
wire \cache|cache~22_combout ;
wire \estadoCache|Decoder0~3_combout ;
wire \cache|cache[3][13]~regout ;
wire \cache|Decoder1~9_combout ;
wire \cache|cache~34_combout ;
wire \cache|cache[1][14]~1_combout ;
wire \cache|cache~35_combout ;
wire \cache|cache[1][14]~regout ;
wire \cache|cache~31_combout ;
wire \cache|cache~32_combout ;
wire \cache|cache[1][13]~regout ;
wire \cache|Mux18~0_combout ;
wire \cache|Mux18~1_combout ;
wire \cache|cache~23_combout ;
wire \cache|cache~24_combout ;
wire \cache|cache[3][14]~regout ;
wire \cache|exit_index~2_combout ;
wire \cache|cache[0][12]~10_combout ;
wire \cache|cache[0][8]~regout ;
wire \cache|cache[0][9]~regout ;
wire \cache|Equal0~0_combout ;
wire \cache|cache[0][12]~50_combout ;
wire \cache|cache[0][12]~regout ;
wire \cache|cache[0][10]~49_combout ;
wire \cache|cache[0][10]~regout ;
wire \cache|cache[0][11]~regout ;
wire \cache|Equal0~1_combout ;
wire \cache|Equal0~2_combout ;
wire \cache|indexCache~3_combout ;
wire \cache|hit~regout ;
wire \cache|state~1_combout ;
wire \cache|state~0_combout ;
wire \estadoCache|Decoder0~0_combout ;
wire \estadoCache|Decoder0~1_combout ;
wire \cache|RAM[11]~feeder_combout ;
wire \cache|RAM[13]~feeder_combout ;
wire \cache|Mux53~0_combout ;
wire \cache|cache[2][1]~55_combout ;
wire \cache|cache[2][3]~6_combout ;
wire \cache|cache[2][3]~7_combout ;
wire \cache|cache[2][1]~regout ;
wire \cache|cache[3][1]~17_combout ;
wire \cache|cache[3][1]~regout ;
wire \cache|cache[1][1]~54_combout ;
wire \cache|Mux44~0_combout ;
wire \cache|Mux44~1_combout ;
wire \cache|cache[1][1]~regout ;
wire \cache|cache[0][1]~56_combout ;
wire \cache|cache[0][5]~14_combout ;
wire \cache|Decoder1~10_combout ;
wire \cache|cache[0][5]~15_combout ;
wire \cache|cache[0][1]~regout ;
wire \cache|Mux15~0_combout ;
wire \cache|Mux15~1_combout ;
wire \cache|cache[1][15]~61_combout ;
wire \cache|cache[1][15]~regout ;
wire \cache|cache[3][15]~60_combout ;
wire \cache|cache[3][15]~feeder_combout ;
wire \cache|Mux25~0_combout ;
wire \cache|Mux25~1_combout ;
wire \cache|cache[3][15]~regout ;
wire \cache|Mux28~0_combout ;
wire \cache|Mux28~1_combout ;
wire \cache|cache[0][5]~18_combout ;
wire \cache|cache[2][15]~regout ;
wire \cache|Mux8~0_combout ;
wire \cache|Mux8~1_combout ;
wire \cache|RAM[0]~2_combout ;
wire \cache|Mux47~0_combout ;
wire \cache|cache[1][5]~12_combout ;
wire \cache|cache[1][5]~13_combout ;
wire \cache|cache[1][7]~regout ;
wire \cache|Mux9~0_combout ;
wire \cache|cache[2][7]~regout ;
wire \cache|cache[3][7]~feeder_combout ;
wire \cache|cache[3][7]~regout ;
wire \cache|Mux9~1_combout ;
wire \cache|Mux48~0_combout ;
wire \cache|cache[3][6]~feeder_combout ;
wire \cache|cache[3][6]~regout ;
wire \cache|cache[1][6]~regout ;
wire \cache|Mux10~1_combout ;
wire \cache|Mux49~0_combout ;
wire \cache|cache[2][5]~regout ;
wire \cache|cache[3][5]~regout ;
wire \cache|Mux11~1_combout ;
wire \cache|Mux50~0_combout ;
wire \cache|cache[1][4]~feeder_combout ;
wire \cache|cache[1][4]~regout ;
wire \cache|cache[3][4]~feeder_combout ;
wire \cache|cache[3][4]~regout ;
wire \cache|Mux12~1_combout ;
wire \cache|Mux51~0_combout ;
wire \cache|cache[2][3]~regout ;
wire \cache|cache[1][3]~regout ;
wire \cache|Mux13~0_combout ;
wire \cache|cache[3][3]~regout ;
wire \cache|Mux13~1_combout ;
wire \cache|Mux52~0_combout ;
wire \cache|cache[3][2]~59_combout ;
wire \cache|cache[3][2]~regout ;
wire \cache|cache[1][2]~regout ;
wire \cache|Mux14~1_combout ;
wire \cache|Mux54~0_combout ;
wire \cache|cache[0][0]~feeder_combout ;
wire \cache|cache[0][0]~regout ;
wire \cache|cache[1][0]~regout ;
wire \cache|Mux16~0_combout ;
wire \cache|cache[2][0]~feeder_combout ;
wire \cache|cache[2][0]~regout ;
wire \cache|cache[3][0]~feeder_combout ;
wire \cache|cache[3][0]~regout ;
wire \cache|Mux16~1_combout ;
wire \dadosRAM0|WideOr6~0_combout ;
wire \dadosRAM0|WideOr5~0_combout ;
wire \dadosRAM0|WideOr4~0_combout ;
wire \dadosRAM0|WideOr3~0_combout ;
wire \dadosRAM0|WideOr2~0_combout ;
wire \dadosRAM0|WideOr1~0_combout ;
wire \dadosRAM0|WideOr0~0_combout ;
wire \dadosRAM1|WideOr6~0_combout ;
wire \dadosRAM1|WideOr5~0_combout ;
wire \dadosRAM1|WideOr4~0_combout ;
wire \dadosRAM1|WideOr3~0_combout ;
wire \dadosRAM1|WideOr2~0_combout ;
wire \dadosRAM1|WideOr1~0_combout ;
wire \dadosRAM1|WideOr0~0_combout ;
wire \cache|cache[2][2]~57_combout ;
wire \cache|cache[2][2]~regout ;
wire \cache|q~4_combout ;
wire \cache|q~5_combout ;
wire \cache|q[2]~feeder_combout ;
wire \cache|q~6_combout ;
wire \cache|q~7_combout ;
wire \cache|q[3]~feeder_combout ;
wire \cache|q~0_combout ;
wire \cache|q~1_combout ;
wire \cache|q[0]~feeder_combout ;
wire \cache|q~2_combout ;
wire \cache|q~3_combout ;
wire \cache|q[1]~feeder_combout ;
wire \dadosCache0|WideOr6~0_combout ;
wire \dadosCache0|WideOr5~0_combout ;
wire \dadosCache0|WideOr4~0_combout ;
wire \dadosCache0|WideOr3~0_combout ;
wire \dadosCache0|WideOr2~0_combout ;
wire \dadosCache0|WideOr1~0_combout ;
wire \dadosCache0|WideOr0~0_combout ;
wire \cache|q~8_combout ;
wire \cache|q~9_combout ;
wire \cache|q[4]~feeder_combout ;
wire \cache|cache[0][7]~regout ;
wire \cache|q~14_combout ;
wire \cache|q~15_combout ;
wire \cache|q[7]~feeder_combout ;
wire \cache|cache[2][6]~feeder_combout ;
wire \cache|cache[2][6]~regout ;
wire \cache|cache[0][6]~feeder_combout ;
wire \cache|cache[0][6]~regout ;
wire \cache|q~12_combout ;
wire \cache|q~13_combout ;
wire \cache|q[6]~feeder_combout ;
wire \cache|cache[1][5]~feeder_combout ;
wire \cache|cache[1][5]~regout ;
wire \cache|q~10_combout ;
wire \cache|q~11_combout ;
wire \cache|q[5]~feeder_combout ;
wire \dadosCache1|WideOr6~0_combout ;
wire \dadosCache1|WideOr5~0_combout ;
wire \dadosCache1|WideOr4~0_combout ;
wire \dadosCache1|WideOr3~0_combout ;
wire \dadosCache1|WideOr2~0_combout ;
wire \dadosCache1|WideOr1~0_combout ;
wire \dadosCache1|WideOr0~0_combout ;
wire \cache|d3~0_combout ;
wire \cache|d3~regout ;
wire \cache|d2~feeder_combout ;
wire \cache|d2~regout ;
wire \cache|d1~feeder_combout ;
wire \cache|d1~regout ;
wire \cache|Mux46~0_combout ;
wire \cache|Mux46~1_combout ;
wire \cache|cache[0][15]~regout ;
wire \cache|d0~feeder_combout ;
wire \cache|d0~regout ;
wire \cache|lru3[1]~0_combout ;
wire \cache|lru3[1]~feeder_combout ;
wire \cache|lru2[0]~0_combout ;
wire \cache|lru2[1]~1_combout ;
wire \cache|lru1[0]~0_combout ;
wire \cache|cache[0][13]~36_combout ;
wire \cache|cache[0][13]~42_combout ;
wire \cache|cache[0][14]~40_combout ;
wire \cache|cache[0][14]~regout ;
wire \cache|cache[0][13]~37_combout ;
wire \cache|cache[0][13]~38_combout ;
wire \cache|cache[0][13]~39_combout ;
wire \cache|cache[0][13]~regout ;
wire \cache|lru0[0]~feeder_combout ;
wire \cache|lru0[1]~feeder_combout ;
wire [17:0] \SW~combout ;
wire [3:0] \KEY~combout ;
wire [2:0] \cache|state ;
wire [1:0] \cache|indexCache ;
wire [7:0] \cache|q ;
wire [1:0] \cache|exit_index ;
wire [7:0] \ram|altsyncram_component|auto_generated|q_a ;
wire [1:0] \cache|lru3 ;
wire [1:0] \cache|lru2 ;
wire [1:0] \cache|lru0 ;
wire [1:0] \cache|lru1 ;
wire [13:0] \cache|RAM ;

wire [7:0] \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \ram|altsyncram_component|auto_generated|q_a [0] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \ram|altsyncram_component|auto_generated|q_a [1] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \ram|altsyncram_component|auto_generated|q_a [2] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \ram|altsyncram_component|auto_generated|q_a [3] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \ram|altsyncram_component|auto_generated|q_a [4] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \ram|altsyncram_component|auto_generated|q_a [5] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \ram|altsyncram_component|auto_generated|q_a [6] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \ram|altsyncram_component|auto_generated|q_a [7] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

// Location: LCFF_X56_Y25_N25
cycloneii_lcell_ff \cache|cache[3][9] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|cache[3][12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[3][9]~regout ));

// Location: LCFF_X56_Y25_N23
cycloneii_lcell_ff \cache|cache[3][8] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\cache|cache[3][8]~46_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|cache[3][12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[3][8]~regout ));

// Location: LCCOMB_X56_Y25_N22
cycloneii_lcell_comb \cache|Equal3~0 (
// Equation(s):
// \cache|Equal3~0_combout  = (\SW~combout [12] & (\cache|cache[3][9]~regout  & (\SW~combout [11] $ (\cache|cache[3][8]~regout )))) # (!\SW~combout [12] & (!\cache|cache[3][9]~regout  & (\SW~combout [11] $ (\cache|cache[3][8]~regout ))))

	.dataa(\SW~combout [12]),
	.datab(\SW~combout [11]),
	.datac(\cache|cache[3][8]~regout ),
	.datad(\cache|cache[3][9]~regout ),
	.cin(gnd),
	.combout(\cache|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Equal3~0 .lut_mask = 16'h2814;
defparam \cache|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y25_N1
cycloneii_lcell_ff \cache|cache[3][11] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|cache[3][12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[3][11]~regout ));

// Location: LCFF_X56_Y25_N7
cycloneii_lcell_ff \cache|cache[3][10] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\cache|cache[3][10]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|cache[3][12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[3][10]~regout ));

// Location: LCCOMB_X56_Y25_N6
cycloneii_lcell_comb \cache|Equal3~1 (
// Equation(s):
// \cache|Equal3~1_combout  = (\SW~combout [14] & (\cache|cache[3][11]~regout  & (\SW~combout [13] $ (\cache|cache[3][10]~regout )))) # (!\SW~combout [14] & (!\cache|cache[3][11]~regout  & (\SW~combout [13] $ (\cache|cache[3][10]~regout ))))

	.dataa(\SW~combout [14]),
	.datab(\SW~combout [13]),
	.datac(\cache|cache[3][10]~regout ),
	.datad(\cache|cache[3][11]~regout ),
	.cin(gnd),
	.combout(\cache|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Equal3~1 .lut_mask = 16'h2814;
defparam \cache|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y25_N9
cycloneii_lcell_ff \cache|cache[3][12] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\cache|cache[3][12]~48_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|cache[3][12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[3][12]~regout ));

// Location: LCCOMB_X56_Y25_N8
cycloneii_lcell_comb \cache|Equal3~2 (
// Equation(s):
// \cache|Equal3~2_combout  = (\cache|Equal3~1_combout  & (\cache|Equal3~0_combout  & (\SW~combout [15] $ (\cache|cache[3][12]~regout ))))

	.dataa(\cache|Equal3~1_combout ),
	.datab(\SW~combout [15]),
	.datac(\cache|cache[3][12]~regout ),
	.datad(\cache|Equal3~0_combout ),
	.cin(gnd),
	.combout(\cache|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Equal3~2 .lut_mask = 16'h2800;
defparam \cache|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y24_N21
cycloneii_lcell_ff \cache|cache[0][2] (
	.clk(\KEY~combout [0]),
	.datain(\cache|cache[0][2]~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|cache[0][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[0][2]~regout ));

// Location: LCFF_X56_Y24_N25
cycloneii_lcell_ff \cache|cache[0][3] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\cache|Mux51~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|cache[0][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[0][3]~regout ));

// Location: LCFF_X55_Y24_N13
cycloneii_lcell_ff \cache|cache[2][4] (
	.clk(\KEY~combout [0]),
	.datain(\cache|Mux50~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|cache[2][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[2][4]~regout ));

// Location: LCFF_X56_Y24_N11
cycloneii_lcell_ff \cache|cache[0][4] (
	.clk(\KEY~combout [0]),
	.datain(\cache|cache[0][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|cache[0][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[0][4]~regout ));

// Location: LCFF_X56_Y24_N7
cycloneii_lcell_ff \cache|cache[0][5] (
	.clk(\KEY~combout [0]),
	.datain(\cache|cache[0][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|cache[0][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[0][5]~regout ));

// Location: LCCOMB_X57_Y24_N24
cycloneii_lcell_comb \cache|Mux14~0 (
// Equation(s):
// \cache|Mux14~0_combout  = (\cache|exit_index [1] & (((\cache|exit_index [0]) # (!\cache|cache[2][2]~regout )))) # (!\cache|exit_index [1] & (!\cache|cache[0][2]~regout  & ((!\cache|exit_index [0]))))

	.dataa(\cache|cache[0][2]~regout ),
	.datab(\cache|cache[2][2]~regout ),
	.datac(\cache|exit_index [1]),
	.datad(\cache|exit_index [0]),
	.cin(gnd),
	.combout(\cache|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux14~0 .lut_mask = 16'hF035;
defparam \cache|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N12
cycloneii_lcell_comb \cache|Mux12~0 (
// Equation(s):
// \cache|Mux12~0_combout  = (\cache|exit_index [0] & (((\cache|exit_index [1])))) # (!\cache|exit_index [0] & ((\cache|exit_index [1] & ((\cache|cache[2][4]~regout ))) # (!\cache|exit_index [1] & (\cache|cache[0][4]~regout ))))

	.dataa(\cache|cache[0][4]~regout ),
	.datab(\cache|exit_index [0]),
	.datac(\cache|exit_index [1]),
	.datad(\cache|cache[2][4]~regout ),
	.cin(gnd),
	.combout(\cache|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux12~0 .lut_mask = 16'hF2C2;
defparam \cache|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N6
cycloneii_lcell_comb \cache|Mux11~0 (
// Equation(s):
// \cache|Mux11~0_combout  = (\cache|exit_index [1] & (((\cache|exit_index [0])))) # (!\cache|exit_index [1] & ((\cache|exit_index [0] & ((\cache|cache[1][5]~regout ))) # (!\cache|exit_index [0] & (\cache|cache[0][5]~regout ))))

	.dataa(\cache|cache[0][5]~regout ),
	.datab(\cache|cache[1][5]~regout ),
	.datac(\cache|exit_index [1]),
	.datad(\cache|exit_index [0]),
	.cin(gnd),
	.combout(\cache|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux11~0 .lut_mask = 16'hFC0A;
defparam \cache|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N10
cycloneii_lcell_comb \cache|Mux10~0 (
// Equation(s):
// \cache|Mux10~0_combout  = (\cache|exit_index [0] & (((\cache|exit_index [1])))) # (!\cache|exit_index [0] & ((\cache|exit_index [1] & ((\cache|cache[2][6]~regout ))) # (!\cache|exit_index [1] & (\cache|cache[0][6]~regout ))))

	.dataa(\cache|exit_index [0]),
	.datab(\cache|cache[0][6]~regout ),
	.datac(\cache|exit_index [1]),
	.datad(\cache|cache[2][6]~regout ),
	.cin(gnd),
	.combout(\cache|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux10~0 .lut_mask = 16'hF4A4;
defparam \cache|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N18
cycloneii_lcell_comb \cache|cache[3][12]~9 (
// Equation(s):
// \cache|cache[3][12]~9_combout  = (\cache|state [1] & (\cache|exit_index [0] & (!\cache|state [0] & \cache|exit_index [1])))

	.dataa(\cache|state [1]),
	.datab(\cache|exit_index [0]),
	.datac(\cache|state [0]),
	.datad(\cache|exit_index [1]),
	.cin(gnd),
	.combout(\cache|cache[3][12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[3][12]~9 .lut_mask = 16'h0800;
defparam \cache|cache[3][12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N28
cycloneii_lcell_comb \cache|cache[3][1]~16 (
// Equation(s):
// \cache|cache[3][1]~16_combout  = (\cache|state [1] & (((\cache|state [0]) # (!\cache|exit_index [1])) # (!\cache|exit_index [0]))) # (!\cache|state [1] & (((!\cache|state [0]))))

	.dataa(\cache|exit_index [0]),
	.datab(\cache|state [1]),
	.datac(\cache|state [0]),
	.datad(\cache|exit_index [1]),
	.cin(gnd),
	.combout(\cache|cache[3][1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[3][1]~16 .lut_mask = 16'hC7CF;
defparam \cache|cache[3][1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N12
cycloneii_lcell_comb \cache|cache~21 (
// Equation(s):
// \cache|cache~21_combout  = (\cache|indexCache~4_combout  & ((\cache|indexCache~6_combout ) # (\cache|cache[3][13]~regout  $ (!\cache|cache[3][14]~regout )))) # (!\cache|indexCache~4_combout  & (\cache|cache[3][13]~regout  $ ((!\cache|cache[3][14]~regout 
// ))))

	.dataa(\cache|cache[3][13]~regout ),
	.datab(\cache|cache[3][14]~regout ),
	.datac(\cache|indexCache~4_combout ),
	.datad(\cache|indexCache~6_combout ),
	.cin(gnd),
	.combout(\cache|cache~21_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache~21 .lut_mask = 16'hF999;
defparam \cache|cache~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N12
cycloneii_lcell_comb \cache|cache[2][13]~25 (
// Equation(s):
// \cache|cache[2][13]~25_combout  = (!\cache|cache[2][14]~regout  & (((!\cache|Mux17~1_combout  & \cache|Mux18~1_combout )) # (!\cache|cache[2][13]~regout )))

	.dataa(\cache|cache[2][14]~regout ),
	.datab(\cache|cache[2][13]~regout ),
	.datac(\cache|Mux17~1_combout ),
	.datad(\cache|Mux18~1_combout ),
	.cin(gnd),
	.combout(\cache|cache[2][13]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[2][13]~25 .lut_mask = 16'h1511;
defparam \cache|cache[2][13]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N20
cycloneii_lcell_comb \cache|cache[2][13]~28 (
// Equation(s):
// \cache|cache[2][13]~28_combout  = (\cache|cache[2][13]~regout  & (((\cache|indexCache~6_combout ) # (!\cache|indexCache~4_combout )))) # (!\cache|cache[2][13]~regout  & (\cache|cache[2][14]~regout  & ((\cache|indexCache~6_combout ) # 
// (!\cache|indexCache~4_combout ))))

	.dataa(\cache|cache[2][13]~regout ),
	.datab(\cache|cache[2][14]~regout ),
	.datac(\cache|indexCache~4_combout ),
	.datad(\cache|indexCache~6_combout ),
	.cin(gnd),
	.combout(\cache|cache[2][13]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[2][13]~28 .lut_mask = 16'hEE0E;
defparam \cache|cache[2][13]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N30
cycloneii_lcell_comb \cache|cache~33 (
// Equation(s):
// \cache|cache~33_combout  = (\cache|cache[1][14]~regout ) # ((\cache|Decoder1~9_combout  & (\cache|Mux17~1_combout  & !\cache|Mux18~1_combout )))

	.dataa(\cache|Decoder1~9_combout ),
	.datab(\cache|cache[1][14]~regout ),
	.datac(\cache|Mux17~1_combout ),
	.datad(\cache|Mux18~1_combout ),
	.cin(gnd),
	.combout(\cache|cache~33_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache~33 .lut_mask = 16'hCCEC;
defparam \cache|cache~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N24
cycloneii_lcell_comb \cache|exit_index~1 (
// Equation(s):
// \cache|exit_index~1_combout  = (!\cache|cache[1][14]~regout  & (\cache|cache[1][13]~regout  & ((!\cache|cache[2][14]~regout ) # (!\cache|cache[2][13]~regout ))))

	.dataa(\cache|cache[2][13]~regout ),
	.datab(\cache|cache[2][14]~regout ),
	.datac(\cache|cache[1][14]~regout ),
	.datad(\cache|cache[1][13]~regout ),
	.cin(gnd),
	.combout(\cache|exit_index~1_combout ),
	.cout());
// synopsys translate_off
defparam \cache|exit_index~1 .lut_mask = 16'h0700;
defparam \cache|exit_index~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N26
cycloneii_lcell_comb \cache|cache[3][8]~46 (
// Equation(s):
// \cache|cache[3][8]~46_combout  = !\SW~combout [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cache|cache[3][8]~46_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[3][8]~46 .lut_mask = 16'h0F0F;
defparam \cache|cache[3][8]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N16
cycloneii_lcell_comb \cache|cache[3][10]~47 (
// Equation(s):
// \cache|cache[3][10]~47_combout  = !\SW~combout [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [13]),
	.cin(gnd),
	.combout(\cache|cache[3][10]~47_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[3][10]~47 .lut_mask = 16'h00FF;
defparam \cache|cache[3][10]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N30
cycloneii_lcell_comb \cache|cache[3][12]~48 (
// Equation(s):
// \cache|cache[3][12]~48_combout  = !\SW~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [15]),
	.cin(gnd),
	.combout(\cache|cache[3][12]~48_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[3][12]~48 .lut_mask = 16'h00FF;
defparam \cache|cache[3][12]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N20
cycloneii_lcell_comb \cache|cache[0][2]~58 (
// Equation(s):
// \cache|cache[0][2]~58_combout  = !\cache|Mux52~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache|Mux52~0_combout ),
	.cin(gnd),
	.combout(\cache|cache[0][2]~58_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[0][2]~58 .lut_mask = 16'h00FF;
defparam \cache|cache[0][2]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N10
cycloneii_lcell_comb \cache|cache[0][4]~feeder (
// Equation(s):
// \cache|cache[0][4]~feeder_combout  = \cache|Mux50~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache|Mux50~0_combout ),
	.cin(gnd),
	.combout(\cache|cache[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[0][4]~feeder .lut_mask = 16'hFF00;
defparam \cache|cache[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N6
cycloneii_lcell_comb \cache|cache[0][5]~feeder (
// Equation(s):
// \cache|cache[0][5]~feeder_combout  = \cache|Mux49~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache|Mux49~0_combout ),
	.cin(gnd),
	.combout(\cache|cache[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[0][5]~feeder .lut_mask = 16'hFF00;
defparam \cache|cache[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[14]));
// synopsys translate_off
defparam \SW[14]~I .input_async_reset = "none";
defparam \SW[14]~I .input_power_up = "low";
defparam \SW[14]~I .input_register_mode = "none";
defparam \SW[14]~I .input_sync_reset = "none";
defparam \SW[14]~I .oe_async_reset = "none";
defparam \SW[14]~I .oe_power_up = "low";
defparam \SW[14]~I .oe_register_mode = "none";
defparam \SW[14]~I .oe_sync_reset = "none";
defparam \SW[14]~I .operation_mode = "input";
defparam \SW[14]~I .output_async_reset = "none";
defparam \SW[14]~I .output_power_up = "low";
defparam \SW[14]~I .output_register_mode = "none";
defparam \SW[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[12]));
// synopsys translate_off
defparam \SW[12]~I .input_async_reset = "none";
defparam \SW[12]~I .input_power_up = "low";
defparam \SW[12]~I .input_register_mode = "none";
defparam \SW[12]~I .input_sync_reset = "none";
defparam \SW[12]~I .oe_async_reset = "none";
defparam \SW[12]~I .oe_power_up = "low";
defparam \SW[12]~I .oe_register_mode = "none";
defparam \SW[12]~I .oe_sync_reset = "none";
defparam \SW[12]~I .operation_mode = "input";
defparam \SW[12]~I .output_async_reset = "none";
defparam \SW[12]~I .output_power_up = "low";
defparam \SW[12]~I .output_register_mode = "none";
defparam \SW[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[11]));
// synopsys translate_off
defparam \SW[11]~I .input_async_reset = "none";
defparam \SW[11]~I .input_power_up = "low";
defparam \SW[11]~I .input_register_mode = "none";
defparam \SW[11]~I .input_sync_reset = "none";
defparam \SW[11]~I .oe_async_reset = "none";
defparam \SW[11]~I .oe_power_up = "low";
defparam \SW[11]~I .oe_register_mode = "none";
defparam \SW[11]~I .oe_sync_reset = "none";
defparam \SW[11]~I .operation_mode = "input";
defparam \SW[11]~I .output_async_reset = "none";
defparam \SW[11]~I .output_power_up = "low";
defparam \SW[11]~I .output_register_mode = "none";
defparam \SW[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[13]));
// synopsys translate_off
defparam \SW[13]~I .input_async_reset = "none";
defparam \SW[13]~I .input_power_up = "low";
defparam \SW[13]~I .input_register_mode = "none";
defparam \SW[13]~I .input_sync_reset = "none";
defparam \SW[13]~I .oe_async_reset = "none";
defparam \SW[13]~I .oe_power_up = "low";
defparam \SW[13]~I .oe_register_mode = "none";
defparam \SW[13]~I .oe_sync_reset = "none";
defparam \SW[13]~I .operation_mode = "input";
defparam \SW[13]~I .output_async_reset = "none";
defparam \SW[13]~I .output_power_up = "low";
defparam \SW[13]~I .output_register_mode = "none";
defparam \SW[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N16
cycloneii_lcell_comb \endereco0|WideOr6~0 (
// Equation(s):
// \endereco0|WideOr6~0_combout  = (\SW~combout [11] & ((\SW~combout [14]) # (\SW~combout [12] $ (\SW~combout [13])))) # (!\SW~combout [11] & ((\SW~combout [12]) # (\SW~combout [14] $ (\SW~combout [13]))))

	.dataa(\SW~combout [14]),
	.datab(\SW~combout [12]),
	.datac(\SW~combout [11]),
	.datad(\SW~combout [13]),
	.cin(gnd),
	.combout(\endereco0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \endereco0|WideOr6~0 .lut_mask = 16'hBDEE;
defparam \endereco0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N6
cycloneii_lcell_comb \endereco0|WideOr5~0 (
// Equation(s):
// \endereco0|WideOr5~0_combout  = (\SW~combout [12] & (((!\SW~combout [14] & !\SW~combout [13])))) # (!\SW~combout [12] & (\SW~combout [11] & (\SW~combout [14] $ (!\SW~combout [13]))))

	.dataa(\SW~combout [12]),
	.datab(\SW~combout [11]),
	.datac(\SW~combout [14]),
	.datad(\SW~combout [13]),
	.cin(gnd),
	.combout(\endereco0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \endereco0|WideOr5~0 .lut_mask = 16'h400E;
defparam \endereco0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N8
cycloneii_lcell_comb \endereco0|WideOr4~0 (
// Equation(s):
// \endereco0|WideOr4~0_combout  = (\SW~combout [12] & (!\SW~combout [14] & (\SW~combout [11]))) # (!\SW~combout [12] & ((\SW~combout [13] & (!\SW~combout [14])) # (!\SW~combout [13] & ((\SW~combout [11])))))

	.dataa(\SW~combout [14]),
	.datab(\SW~combout [12]),
	.datac(\SW~combout [11]),
	.datad(\SW~combout [13]),
	.cin(gnd),
	.combout(\endereco0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \endereco0|WideOr4~0 .lut_mask = 16'h5170;
defparam \endereco0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N26
cycloneii_lcell_comb \endereco0|WideOr3~0 (
// Equation(s):
// \endereco0|WideOr3~0_combout  = (\SW~combout [12] & ((\SW~combout [13] & ((\SW~combout [11]))) # (!\SW~combout [13] & (\SW~combout [14] & !\SW~combout [11])))) # (!\SW~combout [12] & (!\SW~combout [14] & (\SW~combout [13] $ (\SW~combout [11]))))

	.dataa(\SW~combout [14]),
	.datab(\SW~combout [13]),
	.datac(\SW~combout [11]),
	.datad(\SW~combout [12]),
	.cin(gnd),
	.combout(\endereco0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \endereco0|WideOr3~0 .lut_mask = 16'hC214;
defparam \endereco0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N12
cycloneii_lcell_comb \endereco0|WideOr2~0 (
// Equation(s):
// \endereco0|WideOr2~0_combout  = (\SW~combout [14] & (\SW~combout [13] & ((\SW~combout [12]) # (!\SW~combout [11])))) # (!\SW~combout [14] & (!\SW~combout [13] & (!\SW~combout [11] & \SW~combout [12])))

	.dataa(\SW~combout [14]),
	.datab(\SW~combout [13]),
	.datac(\SW~combout [11]),
	.datad(\SW~combout [12]),
	.cin(gnd),
	.combout(\endereco0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \endereco0|WideOr2~0 .lut_mask = 16'h8908;
defparam \endereco0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N2
cycloneii_lcell_comb \endereco0|WideOr1~0 (
// Equation(s):
// \endereco0|WideOr1~0_combout  = (\SW~combout [14] & ((\SW~combout [11] & ((\SW~combout [12]))) # (!\SW~combout [11] & (\SW~combout [13])))) # (!\SW~combout [14] & (\SW~combout [13] & (\SW~combout [11] $ (\SW~combout [12]))))

	.dataa(\SW~combout [14]),
	.datab(\SW~combout [13]),
	.datac(\SW~combout [11]),
	.datad(\SW~combout [12]),
	.cin(gnd),
	.combout(\endereco0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \endereco0|WideOr1~0 .lut_mask = 16'hAC48;
defparam \endereco0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N4
cycloneii_lcell_comb \endereco0|WideOr0~0 (
// Equation(s):
// \endereco0|WideOr0~0_combout  = (\SW~combout [14] & (\SW~combout [11] & (\SW~combout [12] $ (\SW~combout [13])))) # (!\SW~combout [14] & (!\SW~combout [12] & (\SW~combout [11] $ (\SW~combout [13]))))

	.dataa(\SW~combout [14]),
	.datab(\SW~combout [11]),
	.datac(\SW~combout [12]),
	.datad(\SW~combout [13]),
	.cin(gnd),
	.combout(\endereco0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \endereco0|WideOr0~0 .lut_mask = 16'h0984;
defparam \endereco0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[15]));
// synopsys translate_off
defparam \SW[15]~I .input_async_reset = "none";
defparam \SW[15]~I .input_power_up = "low";
defparam \SW[15]~I .input_register_mode = "none";
defparam \SW[15]~I .input_sync_reset = "none";
defparam \SW[15]~I .oe_async_reset = "none";
defparam \SW[15]~I .oe_power_up = "low";
defparam \SW[15]~I .oe_register_mode = "none";
defparam \SW[15]~I .oe_sync_reset = "none";
defparam \SW[15]~I .operation_mode = "input";
defparam \SW[15]~I .output_async_reset = "none";
defparam \SW[15]~I .output_power_up = "low";
defparam \SW[15]~I .output_register_mode = "none";
defparam \SW[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N0
cycloneii_lcell_comb \cache|cache[2][12]~45 (
// Equation(s):
// \cache|cache[2][12]~45_combout  = !\SW~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [15]),
	.cin(gnd),
	.combout(\cache|cache[2][12]~45_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[2][12]~45 .lut_mask = 16'h00FF;
defparam \cache|cache[2][12]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y25_N17
cycloneii_lcell_ff \cache|indexCache[0] (
	.clk(\KEY~combout [0]),
	.datain(\cache|indexCache~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|indexCache [0]));

// Location: LCFF_X57_Y25_N31
cycloneii_lcell_ff \cache|indexCache[1] (
	.clk(\KEY~combout [0]),
	.datain(\cache|indexCache~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|indexCache [1]));

// Location: LCCOMB_X57_Y25_N30
cycloneii_lcell_comb \cache|indexCache~4 (
// Equation(s):
// \cache|indexCache~4_combout  = (\cache|indexCache~3_combout  & ((\cache|Equal3~2_combout ) # ((\cache|always0~3_combout )))) # (!\cache|indexCache~3_combout  & (((\cache|indexCache [1]))))

	.dataa(\cache|Equal3~2_combout ),
	.datab(\cache|always0~3_combout ),
	.datac(\cache|indexCache [1]),
	.datad(\cache|indexCache~3_combout ),
	.cin(gnd),
	.combout(\cache|indexCache~4_combout ),
	.cout());
// synopsys translate_off
defparam \cache|indexCache~4 .lut_mask = 16'hEEF0;
defparam \cache|indexCache~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N8
cycloneii_lcell_comb \cache|Decoder1~8 (
// Equation(s):
// \cache|Decoder1~8_combout  = (\cache|indexCache~4_combout  & (((!\cache|indexCache~3_combout  & !\cache|indexCache [0])) # (!\cache|indexCache~5_combout )))

	.dataa(\cache|indexCache~5_combout ),
	.datab(\cache|indexCache~3_combout ),
	.datac(\cache|indexCache [0]),
	.datad(\cache|indexCache~4_combout ),
	.cin(gnd),
	.combout(\cache|Decoder1~8_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Decoder1~8 .lut_mask = 16'h5700;
defparam \cache|Decoder1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N2
cycloneii_lcell_comb \cache|Equal7~1 (
// Equation(s):
// \cache|Equal7~1_combout  = (!\cache|Mux17~1_combout  & !\cache|Mux18~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cache|Mux17~1_combout ),
	.datad(\cache|Mux18~1_combout ),
	.cin(gnd),
	.combout(\cache|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Equal7~1 .lut_mask = 16'h000F;
defparam \cache|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N4
cycloneii_lcell_comb \cache|cache~26 (
// Equation(s):
// \cache|cache~26_combout  = (!\cache|Decoder1~8_combout  & (!\cache|cache[2][13]~regout  & ((\cache|cache[2][13]~25_combout ) # (\cache|Equal7~1_combout ))))

	.dataa(\cache|cache[2][13]~25_combout ),
	.datab(\cache|Decoder1~8_combout ),
	.datac(\cache|cache[2][13]~regout ),
	.datad(\cache|Equal7~1_combout ),
	.cin(gnd),
	.combout(\cache|cache~26_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache~26 .lut_mask = 16'h0302;
defparam \cache|cache~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N14
cycloneii_lcell_comb \cache|cache[2][13]~29 (
// Equation(s):
// \cache|cache[2][13]~29_combout  = (\cache|cache[2][13]~28_combout  & ((\cache|cache[2][14]~regout ) # ((\cache|Mux17~1_combout ) # (!\cache|Mux18~1_combout ))))

	.dataa(\cache|cache[2][13]~28_combout ),
	.datab(\cache|cache[2][14]~regout ),
	.datac(\cache|Mux17~1_combout ),
	.datad(\cache|Mux18~1_combout ),
	.cin(gnd),
	.combout(\cache|cache[2][13]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[2][13]~29 .lut_mask = 16'hA8AA;
defparam \cache|cache[2][13]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N18
cycloneii_lcell_comb \cache|cache[2][13]~27 (
// Equation(s):
// \cache|cache[2][13]~27_combout  = (\cache|state [1] & (\cache|state [0] & ((!\cache|Mux17~1_combout ) # (!\cache|Mux18~1_combout ))))

	.dataa(\cache|state [1]),
	.datab(\cache|state [0]),
	.datac(\cache|Mux18~1_combout ),
	.datad(\cache|Mux17~1_combout ),
	.cin(gnd),
	.combout(\cache|cache[2][13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[2][13]~27 .lut_mask = 16'h0888;
defparam \cache|cache[2][13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N6
cycloneii_lcell_comb \cache|cache[2][13]~41 (
// Equation(s):
// \cache|cache[2][13]~41_combout  = (\cache|cache[2][13]~27_combout  & (((!\cache|Mux18~1_combout  & !\cache|Mux17~1_combout )) # (!\cache|cache[2][13]~29_combout )))

	.dataa(\cache|Mux18~1_combout ),
	.datab(\cache|Mux17~1_combout ),
	.datac(\cache|cache[2][13]~29_combout ),
	.datad(\cache|cache[2][13]~27_combout ),
	.cin(gnd),
	.combout(\cache|cache[2][13]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[2][13]~41 .lut_mask = 16'h1F00;
defparam \cache|cache[2][13]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y25_N5
cycloneii_lcell_ff \cache|cache[2][13] (
	.clk(\KEY~combout [0]),
	.datain(\cache|cache~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|cache[2][13]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[2][13]~regout ));

// Location: LCCOMB_X59_Y25_N28
cycloneii_lcell_comb \cache|Add2~0 (
// Equation(s):
// \cache|Add2~0_combout  = \cache|cache[2][14]~regout  $ (\cache|cache[2][13]~regout )

	.dataa(vcc),
	.datab(\cache|cache[2][14]~regout ),
	.datac(\cache|cache[2][13]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cache|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Add2~0 .lut_mask = 16'h3C3C;
defparam \cache|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N10
cycloneii_lcell_comb \cache|cache~30 (
// Equation(s):
// \cache|cache~30_combout  = (\cache|Add2~0_combout  & (!\cache|Decoder1~8_combout  & ((\cache|cache[2][13]~25_combout ) # (\cache|Equal7~1_combout ))))

	.dataa(\cache|cache[2][13]~25_combout ),
	.datab(\cache|Add2~0_combout ),
	.datac(\cache|Decoder1~8_combout ),
	.datad(\cache|Equal7~1_combout ),
	.cin(gnd),
	.combout(\cache|cache~30_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache~30 .lut_mask = 16'h0C08;
defparam \cache|cache~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y25_N11
cycloneii_lcell_ff \cache|cache[2][14] (
	.clk(\KEY~combout [0]),
	.datain(\cache|cache~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|cache[2][13]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[2][14]~regout ));

// Location: LCCOMB_X59_Y25_N16
cycloneii_lcell_comb \cache|exit_index~0 (
// Equation(s):
// \cache|exit_index~0_combout  = (\cache|cache[3][13]~regout  & (\cache|cache[2][14]~regout  & ((\cache|cache[2][13]~regout )))) # (!\cache|cache[3][13]~regout  & ((\cache|cache[3][14]~regout ) # ((\cache|cache[2][14]~regout  & \cache|cache[2][13]~regout 
// ))))

	.dataa(\cache|cache[3][13]~regout ),
	.datab(\cache|cache[2][14]~regout ),
	.datac(\cache|cache[3][14]~regout ),
	.datad(\cache|cache[2][13]~regout ),
	.cin(gnd),
	.combout(\cache|exit_index~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|exit_index~0 .lut_mask = 16'hDC50;
defparam \cache|exit_index~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N8
cycloneii_lcell_comb \estadoCache|Decoder0~2 (
// Equation(s):
// \estadoCache|Decoder0~2_combout  = (!\cache|state [0] & \cache|state [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cache|state [0]),
	.datad(\cache|state [1]),
	.cin(gnd),
	.combout(\estadoCache|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \estadoCache|Decoder0~2 .lut_mask = 16'h0F00;
defparam \estadoCache|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y25_N17
cycloneii_lcell_ff \cache|exit_index[1] (
	.clk(\KEY~combout [0]),
	.datain(\cache|exit_index~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\estadoCache|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|exit_index [1]));

// Location: LCCOMB_X59_Y25_N0
cycloneii_lcell_comb \cache|cache[2][12]~8 (
// Equation(s):
// \cache|cache[2][12]~8_combout  = (\cache|state [1] & (!\cache|exit_index [0] & (!\cache|state [0] & \cache|exit_index [1])))

	.dataa(\cache|state [1]),
	.datab(\cache|exit_index [0]),
	.datac(\cache|state [0]),
	.datad(\cache|exit_index [1]),
	.cin(gnd),
	.combout(\cache|cache[2][12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[2][12]~8 .lut_mask = 16'h0200;
defparam \cache|cache[2][12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y25_N3
cycloneii_lcell_ff \cache|cache[2][12] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\cache|cache[2][12]~45_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|cache[2][12]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[2][12]~regout ));

// Location: LCCOMB_X57_Y25_N24
cycloneii_lcell_comb \cache|cache[2][16]~feeder (
// Equation(s):
// \cache|cache[2][16]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\cache|cache[2][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[2][16]~feeder .lut_mask = 16'hFFFF;
defparam \cache|cache[2][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y25_N25
cycloneii_lcell_ff \cache|cache[2][16] (
	.clk(\KEY~combout [0]),
	.datain(\cache|cache[2][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|cache[2][12]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[2][16]~regout ));

// Location: LCCOMB_X57_Y25_N2
cycloneii_lcell_comb \cache|always0~2 (
// Equation(s):
// \cache|always0~2_combout  = (\cache|cache[2][16]~regout  & (\SW~combout [15] $ (\cache|cache[2][12]~regout )))

	.dataa(\SW~combout [15]),
	.datab(vcc),
	.datac(\cache|cache[2][12]~regout ),
	.datad(\cache|cache[2][16]~regout ),
	.cin(gnd),
	.combout(\cache|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cache|always0~2 .lut_mask = 16'h5A00;
defparam \cache|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N12
cycloneii_lcell_comb \cache|cache[2][8]~43 (
// Equation(s):
// \cache|cache[2][8]~43_combout  = !\SW~combout [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [11]),
	.cin(gnd),
	.combout(\cache|cache[2][8]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[2][8]~43 .lut_mask = 16'h00FF;
defparam \cache|cache[2][8]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y25_N15
cycloneii_lcell_ff \cache|cache[2][8] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\cache|cache[2][8]~43_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|cache[2][12]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[2][8]~regout ));

// Location: LCFF_X57_Y25_N13
cycloneii_lcell_ff \cache|cache[2][9] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|cache[2][12]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[2][9]~regout ));

// Location: LCCOMB_X57_Y25_N14
cycloneii_lcell_comb \cache|always0~0 (
// Equation(s):
// \cache|always0~0_combout  = (\SW~combout [11] & (!\cache|cache[2][8]~regout  & (\SW~combout [12] $ (!\cache|cache[2][9]~regout )))) # (!\SW~combout [11] & (\cache|cache[2][8]~regout  & (\SW~combout [12] $ (!\cache|cache[2][9]~regout ))))

	.dataa(\SW~combout [11]),
	.datab(\SW~combout [12]),
	.datac(\cache|cache[2][8]~regout ),
	.datad(\cache|cache[2][9]~regout ),
	.cin(gnd),
	.combout(\cache|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|always0~0 .lut_mask = 16'h4812;
defparam \cache|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N20
cycloneii_lcell_comb \cache|cache[2][11]~44 (
// Equation(s):
// \cache|cache[2][11]~44_combout  = !\SW~combout [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [14]),
	.cin(gnd),
	.combout(\cache|cache[2][11]~44_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[2][11]~44 .lut_mask = 16'h00FF;
defparam \cache|cache[2][11]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y25_N27
cycloneii_lcell_ff \cache|cache[2][11] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\cache|cache[2][11]~44_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|cache[2][12]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[2][11]~regout ));

// Location: LCCOMB_X61_Y25_N0
cycloneii_lcell_comb \cache|cache[2][10]~feeder (
// Equation(s):
// \cache|cache[2][10]~feeder_combout  = \SW~combout [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [13]),
	.cin(gnd),
	.combout(\cache|cache[2][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[2][10]~feeder .lut_mask = 16'hFF00;
defparam \cache|cache[2][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y25_N1
cycloneii_lcell_ff \cache|cache[2][10] (
	.clk(\KEY~combout [0]),
	.datain(\cache|cache[2][10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|cache[2][12]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[2][10]~regout ));

// Location: LCCOMB_X61_Y25_N26
cycloneii_lcell_comb \cache|always0~1 (
// Equation(s):
// \cache|always0~1_combout  = (\SW~combout [13] & (\cache|cache[2][10]~regout  & (\SW~combout [14] $ (\cache|cache[2][11]~regout )))) # (!\SW~combout [13] & (!\cache|cache[2][10]~regout  & (\SW~combout [14] $ (\cache|cache[2][11]~regout ))))

	.dataa(\SW~combout [13]),
	.datab(\SW~combout [14]),
	.datac(\cache|cache[2][11]~regout ),
	.datad(\cache|cache[2][10]~regout ),
	.cin(gnd),
	.combout(\cache|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cache|always0~1 .lut_mask = 16'h2814;
defparam \cache|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N20
cycloneii_lcell_comb \cache|always0~3 (
// Equation(s):
// \cache|always0~3_combout  = (\cache|always0~2_combout  & (\cache|always0~0_combout  & \cache|always0~1_combout ))

	.dataa(vcc),
	.datab(\cache|always0~2_combout ),
	.datac(\cache|always0~0_combout ),
	.datad(\cache|always0~1_combout ),
	.cin(gnd),
	.combout(\cache|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cache|always0~3 .lut_mask = 16'hC000;
defparam \cache|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N14
cycloneii_lcell_comb \cache|cache[1][9]~51 (
// Equation(s):
// \cache|cache[1][9]~51_combout  = !\SW~combout [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [12]),
	.cin(gnd),
	.combout(\cache|cache[1][9]~51_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[1][9]~51 .lut_mask = 16'h00FF;
defparam \cache|cache[1][9]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N16
cycloneii_lcell_comb \cache|cache[1][12]~11 (
// Equation(s):
// \cache|cache[1][12]~11_combout  = (\cache|exit_index [0] & (\cache|state [1] & (!\cache|state [0] & !\cache|exit_index [1])))

	.dataa(\cache|exit_index [0]),
	.datab(\cache|state [1]),
	.datac(\cache|state [0]),
	.datad(\cache|exit_index [1]),
	.cin(gnd),
	.combout(\cache|cache[1][12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[1][12]~11 .lut_mask = 16'h0008;
defparam \cache|cache[1][12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y23_N29
cycloneii_lcell_ff \cache|cache[1][9] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\cache|cache[1][9]~51_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|cache[1][12]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[1][9]~regout ));

// Location: LCFF_X56_Y23_N13
cycloneii_lcell_ff \cache|cache[1][8] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|cache[1][12]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[1][8]~regout ));

// Location: LCCOMB_X56_Y23_N28
cycloneii_lcell_comb \cache|indexCache~0 (
// Equation(s):
// \cache|indexCache~0_combout  = (\SW~combout [12] & (!\cache|cache[1][9]~regout  & (\SW~combout [11] $ (!\cache|cache[1][8]~regout )))) # (!\SW~combout [12] & (\cache|cache[1][9]~regout  & (\SW~combout [11] $ (!\cache|cache[1][8]~regout ))))

	.dataa(\SW~combout [12]),
	.datab(\SW~combout [11]),
	.datac(\cache|cache[1][9]~regout ),
	.datad(\cache|cache[1][8]~regout ),
	.cin(gnd),
	.combout(\cache|indexCache~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|indexCache~0 .lut_mask = 16'h4812;
defparam \cache|indexCache~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N30
cycloneii_lcell_comb \cache|cache[1][12]~53 (
// Equation(s):
// \cache|cache[1][12]~53_combout  = !\SW~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [15]),
	.cin(gnd),
	.combout(\cache|cache[1][12]~53_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[1][12]~53 .lut_mask = 16'h00FF;
defparam \cache|cache[1][12]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y23_N25
cycloneii_lcell_ff \cache|cache[1][12] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\cache|cache[1][12]~53_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|cache[1][12]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[1][12]~regout ));

// Location: LCCOMB_X56_Y23_N20
cycloneii_lcell_comb \cache|cache[1][10]~52 (
// Equation(s):
// \cache|cache[1][10]~52_combout  = !\SW~combout [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [13]),
	.cin(gnd),
	.combout(\cache|cache[1][10]~52_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[1][10]~52 .lut_mask = 16'h00FF;
defparam \cache|cache[1][10]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y23_N19
cycloneii_lcell_ff \cache|cache[1][10] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\cache|cache[1][10]~52_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|cache[1][12]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[1][10]~regout ));

// Location: LCFF_X56_Y23_N7
cycloneii_lcell_ff \cache|cache[1][11] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|cache[1][12]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[1][11]~regout ));

// Location: LCCOMB_X56_Y23_N18
cycloneii_lcell_comb \cache|indexCache~1 (
// Equation(s):
// \cache|indexCache~1_combout  = (\SW~combout [14] & (\cache|cache[1][11]~regout  & (\SW~combout [13] $ (\cache|cache[1][10]~regout )))) # (!\SW~combout [14] & (!\cache|cache[1][11]~regout  & (\SW~combout [13] $ (\cache|cache[1][10]~regout ))))

	.dataa(\SW~combout [14]),
	.datab(\SW~combout [13]),
	.datac(\cache|cache[1][10]~regout ),
	.datad(\cache|cache[1][11]~regout ),
	.cin(gnd),
	.combout(\cache|indexCache~1_combout ),
	.cout());
// synopsys translate_off
defparam \cache|indexCache~1 .lut_mask = 16'h2814;
defparam \cache|indexCache~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N24
cycloneii_lcell_comb \cache|indexCache~2 (
// Equation(s):
// \cache|indexCache~2_combout  = (\cache|indexCache~0_combout  & (\cache|indexCache~1_combout  & (\SW~combout [15] $ (\cache|cache[1][12]~regout ))))

	.dataa(\SW~combout [15]),
	.datab(\cache|indexCache~0_combout ),
	.datac(\cache|cache[1][12]~regout ),
	.datad(\cache|indexCache~1_combout ),
	.cin(gnd),
	.combout(\cache|indexCache~2_combout ),
	.cout());
// synopsys translate_off
defparam \cache|indexCache~2 .lut_mask = 16'h4800;
defparam \cache|indexCache~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N26
cycloneii_lcell_comb \cache|indexCache~5 (
// Equation(s):
// \cache|indexCache~5_combout  = (\cache|Equal3~2_combout ) # ((!\cache|always0~3_combout  & ((\cache|indexCache~2_combout ) # (!\cache|Equal0~2_combout ))))

	.dataa(\cache|Equal3~2_combout ),
	.datab(\cache|Equal0~2_combout ),
	.datac(\cache|always0~3_combout ),
	.datad(\cache|indexCache~2_combout ),
	.cin(gnd),
	.combout(\cache|indexCache~5_combout ),
	.cout());
// synopsys translate_off
defparam \cache|indexCache~5 .lut_mask = 16'hAFAB;
defparam \cache|indexCache~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N16
cycloneii_lcell_comb \cache|indexCache~6 (
// Equation(s):
// \cache|indexCache~6_combout  = (\cache|indexCache~5_combout  & ((\cache|indexCache [0]) # (\cache|indexCache~3_combout )))

	.dataa(vcc),
	.datab(\cache|indexCache~5_combout ),
	.datac(\cache|indexCache [0]),
	.datad(\cache|indexCache~3_combout ),
	.cin(gnd),
	.combout(\cache|indexCache~6_combout ),
	.cout());
// synopsys translate_off
defparam \cache|indexCache~6 .lut_mask = 16'hCCC0;
defparam \cache|indexCache~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N0
cycloneii_lcell_comb \cache|Mux17~0 (
// Equation(s):
// \cache|Mux17~0_combout  = (\cache|indexCache~4_combout  & (((\cache|indexCache~6_combout ) # (!\cache|cache[2][14]~regout )))) # (!\cache|indexCache~4_combout  & (\cache|cache[0][14]~regout  & ((!\cache|indexCache~6_combout ))))

	.dataa(\cache|cache[0][14]~regout ),
	.datab(\cache|cache[2][14]~regout ),
	.datac(\cache|indexCache~4_combout ),
	.datad(\cache|indexCache~6_combout ),
	.cin(gnd),
	.combout(\cache|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux17~0 .lut_mask = 16'hF03A;
defparam \cache|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N6
cycloneii_lcell_comb \cache|Mux17~1 (
// Equation(s):
// \cache|Mux17~1_combout  = (\cache|indexCache~6_combout  & ((\cache|Mux17~0_combout  & ((!\cache|cache[3][14]~regout ))) # (!\cache|Mux17~0_combout  & (\cache|cache[1][14]~regout )))) # (!\cache|indexCache~6_combout  & (((\cache|Mux17~0_combout ))))

	.dataa(\cache|cache[1][14]~regout ),
	.datab(\cache|indexCache~6_combout ),
	.datac(\cache|cache[3][14]~regout ),
	.datad(\cache|Mux17~0_combout ),
	.cin(gnd),
	.combout(\cache|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux17~1 .lut_mask = 16'h3F88;
defparam \cache|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N2
cycloneii_lcell_comb \cache|Equal7~0 (
// Equation(s):
// \cache|Equal7~0_combout  = (!\cache|Mux17~1_combout  & \cache|Mux18~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cache|Mux17~1_combout ),
	.datad(\cache|Mux18~1_combout ),
	.cin(gnd),
	.combout(\cache|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Equal7~0 .lut_mask = 16'h0F00;
defparam \cache|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N6
cycloneii_lcell_comb \cache|Decoder1~11 (
// Equation(s):
// \cache|Decoder1~11_combout  = (\cache|indexCache~5_combout  & (\cache|indexCache~4_combout  & ((\cache|indexCache [0]) # (\cache|indexCache~3_combout ))))

	.dataa(\cache|indexCache [0]),
	.datab(\cache|indexCache~3_combout ),
	.datac(\cache|indexCache~5_combout ),
	.datad(\cache|indexCache~4_combout ),
	.cin(gnd),
	.combout(\cache|Decoder1~11_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Decoder1~11 .lut_mask = 16'hE000;
defparam \cache|Decoder1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N8
cycloneii_lcell_comb \cache|cache~19 (
// Equation(s):
// \cache|cache~19_combout  = (\cache|Decoder1~11_combout ) # ((\cache|cache[3][13]~regout  & \cache|cache[3][14]~regout ))

	.dataa(\cache|cache[3][13]~regout ),
	.datab(vcc),
	.datac(\cache|cache[3][14]~regout ),
	.datad(\cache|Decoder1~11_combout ),
	.cin(gnd),
	.combout(\cache|cache~19_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache~19 .lut_mask = 16'hFFA0;
defparam \cache|cache~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N30
cycloneii_lcell_comb \cache|cache~20 (
// Equation(s):
// \cache|cache~20_combout  = (\cache|Mux17~1_combout  & ((\cache|Mux18~1_combout  & (\cache|cache[3][13]~regout )) # (!\cache|Mux18~1_combout  & ((\cache|cache~19_combout ))))) # (!\cache|Mux17~1_combout  & (\cache|cache[3][13]~regout ))

	.dataa(\cache|cache[3][13]~regout ),
	.datab(\cache|cache~19_combout ),
	.datac(\cache|Mux17~1_combout ),
	.datad(\cache|Mux18~1_combout ),
	.cin(gnd),
	.combout(\cache|cache~20_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache~20 .lut_mask = 16'hAACA;
defparam \cache|cache~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N24
cycloneii_lcell_comb \cache|cache[3][13]~0 (
// Equation(s):
// \cache|cache[3][13]~0_combout  = (\cache|Equal7~0_combout  & (\cache|cache~21_combout )) # (!\cache|Equal7~0_combout  & ((\cache|cache~20_combout )))

	.dataa(\cache|cache~21_combout ),
	.datab(\cache|Equal7~0_combout ),
	.datac(vcc),
	.datad(\cache|cache~20_combout ),
	.cin(gnd),
	.combout(\cache|cache[3][13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[3][13]~0 .lut_mask = 16'hBB88;
defparam \cache|cache[3][13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N4
cycloneii_lcell_comb \cache|cache~22 (
// Equation(s):
// \cache|cache~22_combout  = ((\cache|indexCache~4_combout  & \cache|indexCache~6_combout )) # (!\cache|cache[3][13]~regout )

	.dataa(\cache|cache[3][13]~regout ),
	.datab(vcc),
	.datac(\cache|indexCache~4_combout ),
	.datad(\cache|indexCache~6_combout ),
	.cin(gnd),
	.combout(\cache|cache~22_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache~22 .lut_mask = 16'hF555;
defparam \cache|cache~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N22
cycloneii_lcell_comb \estadoCache|Decoder0~3 (
// Equation(s):
// \estadoCache|Decoder0~3_combout  = (\cache|state [0] & \cache|state [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cache|state [0]),
	.datad(\cache|state [1]),
	.cin(gnd),
	.combout(\estadoCache|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \estadoCache|Decoder0~3 .lut_mask = 16'hF000;
defparam \estadoCache|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y25_N25
cycloneii_lcell_ff \cache|cache[3][13] (
	.clk(\KEY~combout [0]),
	.datain(\cache|cache[3][13]~0_combout ),
	.sdata(\cache|cache~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cache|Equal7~1_combout ),
	.ena(\estadoCache|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[3][13]~regout ));

// Location: LCCOMB_X57_Y25_N10
cycloneii_lcell_comb \cache|Decoder1~9 (
// Equation(s):
// \cache|Decoder1~9_combout  = (\cache|indexCache~5_combout  & (!\cache|indexCache~4_combout  & ((\cache|indexCache [0]) # (\cache|indexCache~3_combout ))))

	.dataa(\cache|indexCache [0]),
	.datab(\cache|indexCache~3_combout ),
	.datac(\cache|indexCache~5_combout ),
	.datad(\cache|indexCache~4_combout ),
	.cin(gnd),
	.combout(\cache|Decoder1~9_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Decoder1~9 .lut_mask = 16'h00E0;
defparam \cache|Decoder1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N18
cycloneii_lcell_comb \cache|cache~34 (
// Equation(s):
// \cache|cache~34_combout  = (\cache|cache[1][13]~regout  & (!\cache|indexCache~4_combout  & (\cache|indexCache~6_combout ))) # (!\cache|cache[1][13]~regout  & ((\cache|cache[1][14]~regout ) # ((!\cache|indexCache~4_combout  & \cache|indexCache~6_combout 
// ))))

	.dataa(\cache|cache[1][13]~regout ),
	.datab(\cache|indexCache~4_combout ),
	.datac(\cache|indexCache~6_combout ),
	.datad(\cache|cache[1][14]~regout ),
	.cin(gnd),
	.combout(\cache|cache~34_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache~34 .lut_mask = 16'h7530;
defparam \cache|cache~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N14
cycloneii_lcell_comb \cache|cache[1][14]~1 (
// Equation(s):
// \cache|cache[1][14]~1_combout  = (\cache|Equal7~0_combout  & ((\cache|cache~34_combout ))) # (!\cache|Equal7~0_combout  & (\cache|cache~33_combout ))

	.dataa(\cache|cache~33_combout ),
	.datab(\cache|cache~34_combout ),
	.datac(vcc),
	.datad(\cache|Equal7~0_combout ),
	.cin(gnd),
	.combout(\cache|cache[1][14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[1][14]~1 .lut_mask = 16'hCCAA;
defparam \cache|cache[1][14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N20
cycloneii_lcell_comb \cache|cache~35 (
// Equation(s):
// \cache|cache~35_combout  = (\cache|indexCache~4_combout  & (\cache|cache[1][13]~regout  $ (((\cache|cache[1][14]~regout ))))) # (!\cache|indexCache~4_combout  & ((\cache|indexCache~6_combout ) # (\cache|cache[1][13]~regout  $ (\cache|cache[1][14]~regout 
// ))))

	.dataa(\cache|cache[1][13]~regout ),
	.datab(\cache|indexCache~4_combout ),
	.datac(\cache|indexCache~6_combout ),
	.datad(\cache|cache[1][14]~regout ),
	.cin(gnd),
	.combout(\cache|cache~35_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache~35 .lut_mask = 16'h75BA;
defparam \cache|cache~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y25_N15
cycloneii_lcell_ff \cache|cache[1][14] (
	.clk(\KEY~combout [0]),
	.datain(\cache|cache[1][14]~1_combout ),
	.sdata(\cache|cache~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cache|Equal7~1_combout ),
	.ena(\estadoCache|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[1][14]~regout ));

// Location: LCCOMB_X58_Y25_N22
cycloneii_lcell_comb \cache|cache~31 (
// Equation(s):
// \cache|cache~31_combout  = (\cache|Mux17~1_combout  & (!\cache|cache[1][13]~regout  & ((\cache|Mux18~1_combout ) # (!\cache|cache[1][14]~regout )))) # (!\cache|Mux17~1_combout  & (\cache|cache[1][13]~regout  $ (((\cache|Mux18~1_combout  & 
// !\cache|cache[1][14]~regout )))))

	.dataa(\cache|cache[1][13]~regout ),
	.datab(\cache|Mux17~1_combout ),
	.datac(\cache|Mux18~1_combout ),
	.datad(\cache|cache[1][14]~regout ),
	.cin(gnd),
	.combout(\cache|cache~31_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache~31 .lut_mask = 16'h6256;
defparam \cache|cache~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N26
cycloneii_lcell_comb \cache|cache~32 (
// Equation(s):
// \cache|cache~32_combout  = (!\cache|cache~31_combout  & (((\cache|Mux17~1_combout  & \cache|Mux18~1_combout )) # (!\cache|Decoder1~9_combout )))

	.dataa(\cache|Mux17~1_combout ),
	.datab(\cache|Mux18~1_combout ),
	.datac(\cache|Decoder1~9_combout ),
	.datad(\cache|cache~31_combout ),
	.cin(gnd),
	.combout(\cache|cache~32_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache~32 .lut_mask = 16'h008F;
defparam \cache|cache~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y25_N27
cycloneii_lcell_ff \cache|cache[1][13] (
	.clk(\KEY~combout [0]),
	.datain(\cache|cache~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\estadoCache|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[1][13]~regout ));

// Location: LCCOMB_X58_Y25_N12
cycloneii_lcell_comb \cache|Mux18~0 (
// Equation(s):
// \cache|Mux18~0_combout  = (\cache|indexCache~4_combout  & (((\cache|indexCache~6_combout )))) # (!\cache|indexCache~4_combout  & ((\cache|indexCache~6_combout  & ((!\cache|cache[1][13]~regout ))) # (!\cache|indexCache~6_combout  & 
// (\cache|cache[0][13]~regout ))))

	.dataa(\cache|cache[0][13]~regout ),
	.datab(\cache|cache[1][13]~regout ),
	.datac(\cache|indexCache~4_combout ),
	.datad(\cache|indexCache~6_combout ),
	.cin(gnd),
	.combout(\cache|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux18~0 .lut_mask = 16'hF30A;
defparam \cache|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N14
cycloneii_lcell_comb \cache|Mux18~1 (
// Equation(s):
// \cache|Mux18~1_combout  = (\cache|indexCache~4_combout  & ((\cache|Mux18~0_combout  & ((\cache|cache[3][13]~regout ))) # (!\cache|Mux18~0_combout  & (!\cache|cache[2][13]~regout )))) # (!\cache|indexCache~4_combout  & (((\cache|Mux18~0_combout ))))

	.dataa(\cache|cache[2][13]~regout ),
	.datab(\cache|cache[3][13]~regout ),
	.datac(\cache|indexCache~4_combout ),
	.datad(\cache|Mux18~0_combout ),
	.cin(gnd),
	.combout(\cache|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux18~1 .lut_mask = 16'hCF50;
defparam \cache|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N24
cycloneii_lcell_comb \cache|cache~23 (
// Equation(s):
// \cache|cache~23_combout  = (\cache|cache[3][14]~regout  & (!\cache|cache[3][13]~regout  & (!\cache|Mux18~1_combout  & !\cache|Mux17~1_combout ))) # (!\cache|cache[3][14]~regout  & ((\cache|cache[3][13]~regout ) # ((\cache|Mux17~1_combout ))))

	.dataa(\cache|cache[3][14]~regout ),
	.datab(\cache|cache[3][13]~regout ),
	.datac(\cache|Mux18~1_combout ),
	.datad(\cache|Mux17~1_combout ),
	.cin(gnd),
	.combout(\cache|cache~23_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache~23 .lut_mask = 16'h5546;
defparam \cache|cache~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N4
cycloneii_lcell_comb \cache|cache~24 (
// Equation(s):
// \cache|cache~24_combout  = (!\cache|cache~23_combout  & (((\cache|Mux18~1_combout  & \cache|Mux17~1_combout )) # (!\cache|Decoder1~11_combout )))

	.dataa(\cache|Decoder1~11_combout ),
	.datab(\cache|Mux18~1_combout ),
	.datac(\cache|cache~23_combout ),
	.datad(\cache|Mux17~1_combout ),
	.cin(gnd),
	.combout(\cache|cache~24_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache~24 .lut_mask = 16'h0D05;
defparam \cache|cache~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y25_N5
cycloneii_lcell_ff \cache|cache[3][14] (
	.clk(\KEY~combout [0]),
	.datain(\cache|cache~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\estadoCache|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[3][14]~regout ));

// Location: LCCOMB_X59_Y25_N26
cycloneii_lcell_comb \cache|exit_index~2 (
// Equation(s):
// \cache|exit_index~2_combout  = (\cache|exit_index~1_combout ) # ((\cache|cache[3][14]~regout  & !\cache|cache[3][13]~regout ))

	.dataa(\cache|exit_index~1_combout ),
	.datab(\cache|cache[3][14]~regout ),
	.datac(\cache|cache[3][13]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cache|exit_index~2_combout ),
	.cout());
// synopsys translate_off
defparam \cache|exit_index~2 .lut_mask = 16'hAEAE;
defparam \cache|exit_index~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y25_N27
cycloneii_lcell_ff \cache|exit_index[0] (
	.clk(\KEY~combout [0]),
	.datain(\cache|exit_index~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\estadoCache|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|exit_index [0]));

// Location: LCCOMB_X59_Y25_N20
cycloneii_lcell_comb \cache|cache[0][12]~10 (
// Equation(s):
// \cache|cache[0][12]~10_combout  = (\cache|state [1] & (!\cache|exit_index [0] & (!\cache|state [0] & !\cache|exit_index [1])))

	.dataa(\cache|state [1]),
	.datab(\cache|exit_index [0]),
	.datac(\cache|state [0]),
	.datad(\cache|exit_index [1]),
	.cin(gnd),
	.combout(\cache|cache[0][12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[0][12]~10 .lut_mask = 16'h0002;
defparam \cache|cache[0][12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y25_N29
cycloneii_lcell_ff \cache|cache[0][8] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|cache[0][12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[0][8]~regout ));

// Location: LCFF_X56_Y25_N3
cycloneii_lcell_ff \cache|cache[0][9] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|cache[0][12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[0][9]~regout ));

// Location: LCCOMB_X56_Y25_N28
cycloneii_lcell_comb \cache|Equal0~0 (
// Equation(s):
// \cache|Equal0~0_combout  = (\SW~combout [12] & (\cache|cache[0][9]~regout  & (\SW~combout [11] $ (!\cache|cache[0][8]~regout )))) # (!\SW~combout [12] & (!\cache|cache[0][9]~regout  & (\SW~combout [11] $ (!\cache|cache[0][8]~regout ))))

	.dataa(\SW~combout [12]),
	.datab(\SW~combout [11]),
	.datac(\cache|cache[0][8]~regout ),
	.datad(\cache|cache[0][9]~regout ),
	.cin(gnd),
	.combout(\cache|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Equal0~0 .lut_mask = 16'h8241;
defparam \cache|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N14
cycloneii_lcell_comb \cache|cache[0][12]~50 (
// Equation(s):
// \cache|cache[0][12]~50_combout  = !\SW~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [15]),
	.cin(gnd),
	.combout(\cache|cache[0][12]~50_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[0][12]~50 .lut_mask = 16'h00FF;
defparam \cache|cache[0][12]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y25_N19
cycloneii_lcell_ff \cache|cache[0][12] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\cache|cache[0][12]~50_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|cache[0][12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[0][12]~regout ));

// Location: LCCOMB_X56_Y25_N20
cycloneii_lcell_comb \cache|cache[0][10]~49 (
// Equation(s):
// \cache|cache[0][10]~49_combout  = !\SW~combout [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [13]),
	.cin(gnd),
	.combout(\cache|cache[0][10]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[0][10]~49 .lut_mask = 16'h00FF;
defparam \cache|cache[0][10]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y25_N13
cycloneii_lcell_ff \cache|cache[0][10] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\cache|cache[0][10]~49_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|cache[0][12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[0][10]~regout ));

// Location: LCFF_X56_Y25_N11
cycloneii_lcell_ff \cache|cache[0][11] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|cache[0][12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[0][11]~regout ));

// Location: LCCOMB_X56_Y25_N12
cycloneii_lcell_comb \cache|Equal0~1 (
// Equation(s):
// \cache|Equal0~1_combout  = (\SW~combout [14] & (\cache|cache[0][11]~regout  & (\SW~combout [13] $ (\cache|cache[0][10]~regout )))) # (!\SW~combout [14] & (!\cache|cache[0][11]~regout  & (\SW~combout [13] $ (\cache|cache[0][10]~regout ))))

	.dataa(\SW~combout [14]),
	.datab(\SW~combout [13]),
	.datac(\cache|cache[0][10]~regout ),
	.datad(\cache|cache[0][11]~regout ),
	.cin(gnd),
	.combout(\cache|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Equal0~1 .lut_mask = 16'h2814;
defparam \cache|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N18
cycloneii_lcell_comb \cache|Equal0~2 (
// Equation(s):
// \cache|Equal0~2_combout  = (\cache|Equal0~0_combout  & (\cache|Equal0~1_combout  & (\SW~combout [15] $ (\cache|cache[0][12]~regout ))))

	.dataa(\SW~combout [15]),
	.datab(\cache|Equal0~0_combout ),
	.datac(\cache|cache[0][12]~regout ),
	.datad(\cache|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cache|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Equal0~2 .lut_mask = 16'h4800;
defparam \cache|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N0
cycloneii_lcell_comb \cache|indexCache~3 (
// Equation(s):
// \cache|indexCache~3_combout  = (\cache|Equal3~2_combout ) # ((\cache|Equal0~2_combout ) # ((\cache|always0~3_combout ) # (\cache|indexCache~2_combout )))

	.dataa(\cache|Equal3~2_combout ),
	.datab(\cache|Equal0~2_combout ),
	.datac(\cache|always0~3_combout ),
	.datad(\cache|indexCache~2_combout ),
	.cin(gnd),
	.combout(\cache|indexCache~3_combout ),
	.cout());
// synopsys translate_off
defparam \cache|indexCache~3 .lut_mask = 16'hFFFE;
defparam \cache|indexCache~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y25_N1
cycloneii_lcell_ff \cache|hit (
	.clk(\KEY~combout [0]),
	.datain(\cache|indexCache~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|hit~regout ));

// Location: LCCOMB_X57_Y25_N22
cycloneii_lcell_comb \cache|state~1 (
// Equation(s):
// \cache|state~1_combout  = (\cache|hit~regout ) # ((!\cache|state [1] & \cache|state [0]))

	.dataa(\cache|state [1]),
	.datab(vcc),
	.datac(\cache|state [0]),
	.datad(\cache|hit~regout ),
	.cin(gnd),
	.combout(\cache|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \cache|state~1 .lut_mask = 16'hFF50;
defparam \cache|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y25_N23
cycloneii_lcell_ff \cache|state[0] (
	.clk(\KEY~combout [0]),
	.datain(\cache|state~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|state [0]));

// Location: LCCOMB_X57_Y25_N4
cycloneii_lcell_comb \cache|state~0 (
// Equation(s):
// \cache|state~0_combout  = ((\cache|state [0] & !\cache|state [1])) # (!\cache|hit~regout )

	.dataa(vcc),
	.datab(\cache|state [0]),
	.datac(\cache|state [1]),
	.datad(\cache|hit~regout ),
	.cin(gnd),
	.combout(\cache|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|state~0 .lut_mask = 16'h0CFF;
defparam \cache|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y25_N5
cycloneii_lcell_ff \cache|state[1] (
	.clk(\KEY~combout [0]),
	.datain(\cache|state~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|state [1]));

// Location: LCCOMB_X64_Y9_N0
cycloneii_lcell_comb \estadoCache|Decoder0~0 (
// Equation(s):
// \estadoCache|Decoder0~0_combout  = (\cache|state [1]) # (\cache|state [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cache|state [1]),
	.datad(\cache|state [0]),
	.cin(gnd),
	.combout(\estadoCache|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \estadoCache|Decoder0~0 .lut_mask = 16'hFFF0;
defparam \estadoCache|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N24
cycloneii_lcell_comb \estadoCache|Decoder0~1 (
// Equation(s):
// \estadoCache|Decoder0~1_combout  = (\cache|state [0] & !\cache|state [1])

	.dataa(vcc),
	.datab(\cache|state [0]),
	.datac(vcc),
	.datad(\cache|state [1]),
	.cin(gnd),
	.combout(\estadoCache|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \estadoCache|Decoder0~1 .lut_mask = 16'h00CC;
defparam \estadoCache|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y23_N27
cycloneii_lcell_ff \cache|RAM[9] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\estadoCache|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|RAM [9]));

// Location: LCFF_X56_Y23_N5
cycloneii_lcell_ff \cache|RAM[10] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\estadoCache|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|RAM [10]));

// Location: LCCOMB_X56_Y23_N22
cycloneii_lcell_comb \cache|RAM[11]~feeder (
// Equation(s):
// \cache|RAM[11]~feeder_combout  = \SW~combout [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [13]),
	.cin(gnd),
	.combout(\cache|RAM[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cache|RAM[11]~feeder .lut_mask = 16'hFF00;
defparam \cache|RAM[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y23_N23
cycloneii_lcell_ff \cache|RAM[11] (
	.clk(\KEY~combout [0]),
	.datain(\cache|RAM[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\estadoCache|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|RAM [11]));

// Location: LCFF_X56_Y23_N1
cycloneii_lcell_ff \cache|RAM[12] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\estadoCache|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|RAM [12]));

// Location: LCCOMB_X56_Y23_N10
cycloneii_lcell_comb \cache|RAM[13]~feeder (
// Equation(s):
// \cache|RAM[13]~feeder_combout  = \SW~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [15]),
	.cin(gnd),
	.combout(\cache|RAM[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cache|RAM[13]~feeder .lut_mask = 16'hFF00;
defparam \cache|RAM[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y23_N11
cycloneii_lcell_ff \cache|RAM[13] (
	.clk(\KEY~combout [0]),
	.datain(\cache|RAM[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\estadoCache|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|RAM [13]));

// Location: LCCOMB_X55_Y24_N26
cycloneii_lcell_comb \cache|Mux53~0 (
// Equation(s):
// \cache|Mux53~0_combout  = (\cache|state [1] & ((\ram|altsyncram_component|auto_generated|q_a [1]))) # (!\cache|state [1] & (\SW~combout [1]))

	.dataa(\SW~combout [1]),
	.datab(vcc),
	.datac(\cache|state [1]),
	.datad(\ram|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\cache|Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux53~0 .lut_mask = 16'hFA0A;
defparam \cache|Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N0
cycloneii_lcell_comb \cache|cache[2][1]~55 (
// Equation(s):
// \cache|cache[2][1]~55_combout  = !\cache|Mux53~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache|Mux53~0_combout ),
	.cin(gnd),
	.combout(\cache|cache[2][1]~55_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[2][1]~55 .lut_mask = 16'h00FF;
defparam \cache|cache[2][1]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N2
cycloneii_lcell_comb \cache|cache[2][3]~6 (
// Equation(s):
// \cache|cache[2][3]~6_combout  = (\cache|state [1] & ((\cache|exit_index [0]) # ((\cache|state [0]) # (!\cache|exit_index [1])))) # (!\cache|state [1] & (((!\cache|state [0]))))

	.dataa(\cache|exit_index [0]),
	.datab(\cache|state [1]),
	.datac(\cache|state [0]),
	.datad(\cache|exit_index [1]),
	.cin(gnd),
	.combout(\cache|cache[2][3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[2][3]~6 .lut_mask = 16'hCBCF;
defparam \cache|cache[2][3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N18
cycloneii_lcell_comb \cache|cache[2][3]~7 (
// Equation(s):
// \cache|cache[2][3]~7_combout  = (!\cache|cache[2][3]~6_combout  & ((\cache|state [1]) # ((\SW~combout [17] & \cache|Decoder1~8_combout ))))

	.dataa(\SW~combout [17]),
	.datab(\cache|state [1]),
	.datac(\cache|cache[2][3]~6_combout ),
	.datad(\cache|Decoder1~8_combout ),
	.cin(gnd),
	.combout(\cache|cache[2][3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[2][3]~7 .lut_mask = 16'h0E0C;
defparam \cache|cache[2][3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y24_N1
cycloneii_lcell_ff \cache|cache[2][1] (
	.clk(\KEY~combout [0]),
	.datain(\cache|cache[2][1]~55_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|cache[2][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[2][1]~regout ));

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[17]));
// synopsys translate_off
defparam \SW[17]~I .input_async_reset = "none";
defparam \SW[17]~I .input_power_up = "low";
defparam \SW[17]~I .input_register_mode = "none";
defparam \SW[17]~I .input_sync_reset = "none";
defparam \SW[17]~I .oe_async_reset = "none";
defparam \SW[17]~I .oe_power_up = "low";
defparam \SW[17]~I .oe_register_mode = "none";
defparam \SW[17]~I .oe_sync_reset = "none";
defparam \SW[17]~I .operation_mode = "input";
defparam \SW[17]~I .output_async_reset = "none";
defparam \SW[17]~I .output_power_up = "low";
defparam \SW[17]~I .output_register_mode = "none";
defparam \SW[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N30
cycloneii_lcell_comb \cache|cache[3][1]~17 (
// Equation(s):
// \cache|cache[3][1]~17_combout  = (!\cache|cache[3][1]~16_combout  & ((\cache|state [1]) # ((\SW~combout [17] & \cache|Decoder1~11_combout ))))

	.dataa(\cache|cache[3][1]~16_combout ),
	.datab(\cache|state [1]),
	.datac(\SW~combout [17]),
	.datad(\cache|Decoder1~11_combout ),
	.cin(gnd),
	.combout(\cache|cache[3][1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[3][1]~17 .lut_mask = 16'h5444;
defparam \cache|cache[3][1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y24_N27
cycloneii_lcell_ff \cache|cache[3][1] (
	.clk(\KEY~combout [0]),
	.datain(\cache|Mux53~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|cache[3][1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[3][1]~regout ));

// Location: LCCOMB_X58_Y24_N0
cycloneii_lcell_comb \cache|cache[1][1]~54 (
// Equation(s):
// \cache|cache[1][1]~54_combout  = !\cache|Mux53~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache|Mux53~0_combout ),
	.cin(gnd),
	.combout(\cache|cache[1][1]~54_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[1][1]~54 .lut_mask = 16'h00FF;
defparam \cache|cache[1][1]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N18
cycloneii_lcell_comb \cache|Mux44~0 (
// Equation(s):
// \cache|Mux44~0_combout  = (!\cache|state [1] & (\cache|state [0] & (\SW~combout [17] & \cache|Decoder1~9_combout )))

	.dataa(\cache|state [1]),
	.datab(\cache|state [0]),
	.datac(\SW~combout [17]),
	.datad(\cache|Decoder1~9_combout ),
	.cin(gnd),
	.combout(\cache|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux44~0 .lut_mask = 16'h4000;
defparam \cache|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N30
cycloneii_lcell_comb \cache|Mux44~1 (
// Equation(s):
// \cache|Mux44~1_combout  = (\cache|Mux44~0_combout ) # ((\cache|exit_index [0] & (\estadoCache|Decoder0~2_combout  & !\cache|exit_index [1])))

	.dataa(\cache|exit_index [0]),
	.datab(\estadoCache|Decoder0~2_combout ),
	.datac(\cache|exit_index [1]),
	.datad(\cache|Mux44~0_combout ),
	.cin(gnd),
	.combout(\cache|Mux44~1_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux44~1 .lut_mask = 16'hFF08;
defparam \cache|Mux44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y24_N1
cycloneii_lcell_ff \cache|cache[1][1] (
	.clk(\KEY~combout [0]),
	.datain(\cache|cache[1][1]~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|Mux44~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[1][1]~regout ));

// Location: LCCOMB_X57_Y24_N0
cycloneii_lcell_comb \cache|cache[0][1]~56 (
// Equation(s):
// \cache|cache[0][1]~56_combout  = !\cache|Mux53~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache|Mux53~0_combout ),
	.cin(gnd),
	.combout(\cache|cache[0][1]~56_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[0][1]~56 .lut_mask = 16'h00FF;
defparam \cache|cache[0][1]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N22
cycloneii_lcell_comb \cache|cache[0][5]~14 (
// Equation(s):
// \cache|cache[0][5]~14_combout  = (\cache|state [1] & ((\cache|exit_index [0]) # ((\cache|state [0]) # (\cache|exit_index [1])))) # (!\cache|state [1] & (((!\cache|state [0]))))

	.dataa(\cache|exit_index [0]),
	.datab(\cache|state [1]),
	.datac(\cache|state [0]),
	.datad(\cache|exit_index [1]),
	.cin(gnd),
	.combout(\cache|cache[0][5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[0][5]~14 .lut_mask = 16'hCFCB;
defparam \cache|cache[0][5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N28
cycloneii_lcell_comb \cache|Decoder1~10 (
// Equation(s):
// \cache|Decoder1~10_combout  = (\cache|indexCache~4_combout ) # ((\cache|indexCache~5_combout  & ((\cache|indexCache~3_combout ) # (\cache|indexCache [0]))))

	.dataa(\cache|indexCache~5_combout ),
	.datab(\cache|indexCache~3_combout ),
	.datac(\cache|indexCache [0]),
	.datad(\cache|indexCache~4_combout ),
	.cin(gnd),
	.combout(\cache|Decoder1~10_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Decoder1~10 .lut_mask = 16'hFFA8;
defparam \cache|Decoder1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N12
cycloneii_lcell_comb \cache|cache[0][5]~15 (
// Equation(s):
// \cache|cache[0][5]~15_combout  = (!\cache|cache[0][5]~14_combout  & ((\cache|state [1]) # ((\SW~combout [17] & !\cache|Decoder1~10_combout ))))

	.dataa(\SW~combout [17]),
	.datab(\cache|state [1]),
	.datac(\cache|cache[0][5]~14_combout ),
	.datad(\cache|Decoder1~10_combout ),
	.cin(gnd),
	.combout(\cache|cache[0][5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[0][5]~15 .lut_mask = 16'h0C0E;
defparam \cache|cache[0][5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y24_N1
cycloneii_lcell_ff \cache|cache[0][1] (
	.clk(\KEY~combout [0]),
	.datain(\cache|cache[0][1]~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|cache[0][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[0][1]~regout ));

// Location: LCCOMB_X57_Y24_N30
cycloneii_lcell_comb \cache|Mux15~0 (
// Equation(s):
// \cache|Mux15~0_combout  = (\cache|exit_index [0] & (((\cache|exit_index [1])) # (!\cache|cache[1][1]~regout ))) # (!\cache|exit_index [0] & (((!\cache|exit_index [1] & !\cache|cache[0][1]~regout ))))

	.dataa(\cache|exit_index [0]),
	.datab(\cache|cache[1][1]~regout ),
	.datac(\cache|exit_index [1]),
	.datad(\cache|cache[0][1]~regout ),
	.cin(gnd),
	.combout(\cache|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux15~0 .lut_mask = 16'hA2A7;
defparam \cache|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N2
cycloneii_lcell_comb \cache|Mux15~1 (
// Equation(s):
// \cache|Mux15~1_combout  = (\cache|exit_index [1] & ((\cache|Mux15~0_combout  & ((\cache|cache[3][1]~regout ))) # (!\cache|Mux15~0_combout  & (!\cache|cache[2][1]~regout )))) # (!\cache|exit_index [1] & (((\cache|Mux15~0_combout ))))

	.dataa(\cache|exit_index [1]),
	.datab(\cache|cache[2][1]~regout ),
	.datac(\cache|cache[3][1]~regout ),
	.datad(\cache|Mux15~0_combout ),
	.cin(gnd),
	.combout(\cache|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux15~1 .lut_mask = 16'hF522;
defparam \cache|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N14
cycloneii_lcell_comb \cache|cache[1][15]~61 (
// Equation(s):
// \cache|cache[1][15]~61_combout  = !\cache|state [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache|state [1]),
	.cin(gnd),
	.combout(\cache|cache[1][15]~61_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[1][15]~61 .lut_mask = 16'h00FF;
defparam \cache|cache[1][15]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y24_N15
cycloneii_lcell_ff \cache|cache[1][15] (
	.clk(\KEY~combout [0]),
	.datain(\cache|cache[1][15]~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|Mux44~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[1][15]~regout ));

// Location: LCCOMB_X56_Y25_N24
cycloneii_lcell_comb \cache|cache[3][15]~60 (
// Equation(s):
// \cache|cache[3][15]~60_combout  = !\cache|state [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache|state [1]),
	.cin(gnd),
	.combout(\cache|cache[3][15]~60_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[3][15]~60 .lut_mask = 16'h00FF;
defparam \cache|cache[3][15]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N10
cycloneii_lcell_comb \cache|cache[3][15]~feeder (
// Equation(s):
// \cache|cache[3][15]~feeder_combout  = \cache|cache[3][15]~60_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache|cache[3][15]~60_combout ),
	.cin(gnd),
	.combout(\cache|cache[3][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[3][15]~feeder .lut_mask = 16'hFF00;
defparam \cache|cache[3][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N4
cycloneii_lcell_comb \cache|Mux25~0 (
// Equation(s):
// \cache|Mux25~0_combout  = (!\cache|state [1] & (\cache|state [0] & (\SW~combout [17] & \cache|Decoder1~11_combout )))

	.dataa(\cache|state [1]),
	.datab(\cache|state [0]),
	.datac(\SW~combout [17]),
	.datad(\cache|Decoder1~11_combout ),
	.cin(gnd),
	.combout(\cache|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux25~0 .lut_mask = 16'h4000;
defparam \cache|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N0
cycloneii_lcell_comb \cache|Mux25~1 (
// Equation(s):
// \cache|Mux25~1_combout  = (\cache|Mux25~0_combout ) # ((\cache|exit_index [1] & (\cache|exit_index [0] & \estadoCache|Decoder0~2_combout )))

	.dataa(\cache|exit_index [1]),
	.datab(\cache|exit_index [0]),
	.datac(\estadoCache|Decoder0~2_combout ),
	.datad(\cache|Mux25~0_combout ),
	.cin(gnd),
	.combout(\cache|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux25~1 .lut_mask = 16'hFF80;
defparam \cache|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y25_N11
cycloneii_lcell_ff \cache|cache[3][15] (
	.clk(\KEY~combout [0]),
	.datain(\cache|cache[3][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|Mux25~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[3][15]~regout ));

// Location: LCCOMB_X58_Y24_N8
cycloneii_lcell_comb \cache|Mux28~0 (
// Equation(s):
// \cache|Mux28~0_combout  = (\cache|cache[2][15]~regout  & ((\cache|exit_index [0]) # ((!\cache|exit_index [1]) # (!\cache|state [1]))))

	.dataa(\cache|exit_index [0]),
	.datab(\cache|state [1]),
	.datac(\cache|cache[2][15]~regout ),
	.datad(\cache|exit_index [1]),
	.cin(gnd),
	.combout(\cache|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux28~0 .lut_mask = 16'hB0F0;
defparam \cache|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N24
cycloneii_lcell_comb \cache|Mux28~1 (
// Equation(s):
// \cache|Mux28~1_combout  = (\cache|Mux28~0_combout ) # ((\SW~combout [17] & (!\cache|state [1] & \cache|Decoder1~8_combout )))

	.dataa(\SW~combout [17]),
	.datab(\cache|state [1]),
	.datac(\cache|Mux28~0_combout ),
	.datad(\cache|Decoder1~8_combout ),
	.cin(gnd),
	.combout(\cache|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux28~1 .lut_mask = 16'hF2F0;
defparam \cache|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N26
cycloneii_lcell_comb \cache|cache[0][5]~18 (
// Equation(s):
// \cache|cache[0][5]~18_combout  = \cache|state [0] $ (\cache|state [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cache|state [0]),
	.datad(\cache|state [1]),
	.cin(gnd),
	.combout(\cache|cache[0][5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[0][5]~18 .lut_mask = 16'h0FF0;
defparam \cache|cache[0][5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y24_N25
cycloneii_lcell_ff \cache|cache[2][15] (
	.clk(\KEY~combout [0]),
	.datain(\cache|Mux28~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|cache[0][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[2][15]~regout ));

// Location: LCCOMB_X58_Y24_N18
cycloneii_lcell_comb \cache|Mux8~0 (
// Equation(s):
// \cache|Mux8~0_combout  = (\cache|exit_index [1] & (((\cache|cache[2][15]~regout ) # (\cache|exit_index [0])))) # (!\cache|exit_index [1] & (\cache|cache[0][15]~regout  & ((!\cache|exit_index [0]))))

	.dataa(\cache|cache[0][15]~regout ),
	.datab(\cache|exit_index [1]),
	.datac(\cache|cache[2][15]~regout ),
	.datad(\cache|exit_index [0]),
	.cin(gnd),
	.combout(\cache|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux8~0 .lut_mask = 16'hCCE2;
defparam \cache|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N12
cycloneii_lcell_comb \cache|Mux8~1 (
// Equation(s):
// \cache|Mux8~1_combout  = (\cache|exit_index [0] & ((\cache|Mux8~0_combout  & ((\cache|cache[3][15]~regout ))) # (!\cache|Mux8~0_combout  & (\cache|cache[1][15]~regout )))) # (!\cache|exit_index [0] & (((\cache|Mux8~0_combout ))))

	.dataa(\cache|exit_index [0]),
	.datab(\cache|cache[1][15]~regout ),
	.datac(\cache|cache[3][15]~regout ),
	.datad(\cache|Mux8~0_combout ),
	.cin(gnd),
	.combout(\cache|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux8~1 .lut_mask = 16'hF588;
defparam \cache|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N6
cycloneii_lcell_comb \cache|RAM[0]~2 (
// Equation(s):
// \cache|RAM[0]~2_combout  = (\cache|state [1] & (!\cache|state [0] & \cache|Mux8~1_combout ))

	.dataa(vcc),
	.datab(\cache|state [1]),
	.datac(\cache|state [0]),
	.datad(\cache|Mux8~1_combout ),
	.cin(gnd),
	.combout(\cache|RAM[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cache|RAM[0]~2 .lut_mask = 16'h0C00;
defparam \cache|RAM[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y24_N3
cycloneii_lcell_ff \cache|RAM[1] (
	.clk(\KEY~combout [0]),
	.datain(\cache|Mux15~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|RAM[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|RAM [1]));

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X52_Y24
cycloneii_ram_block \ram|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\KEY~combout [0]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cache|RAM [7],\cache|RAM [6],\cache|RAM [5],\cache|RAM [4],\cache|RAM [3],\cache|RAM [2],\cache|RAM [1],\cache|RAM [0]}),
	.portaaddr({\cache|RAM [13],\cache|RAM [12],\cache|RAM [11],\cache|RAM [10],\cache|RAM [9]}),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ramlpm.mif";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ramlpm:ram|altsyncram:altsyncram_component|altsyncram_kne1:auto_generated|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 8;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 8;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 256'h0708070605040609040204060000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N30
cycloneii_lcell_comb \cache|Mux47~0 (
// Equation(s):
// \cache|Mux47~0_combout  = (\cache|state [1] & ((\ram|altsyncram_component|auto_generated|q_a [7]))) # (!\cache|state [1] & (\SW~combout [7]))

	.dataa(vcc),
	.datab(\SW~combout [7]),
	.datac(\cache|state [1]),
	.datad(\ram|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\cache|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux47~0 .lut_mask = 16'hFC0C;
defparam \cache|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N16
cycloneii_lcell_comb \cache|cache[1][5]~12 (
// Equation(s):
// \cache|cache[1][5]~12_combout  = (\cache|state [1] & ((\cache|exit_index [1]) # ((\cache|state [0]) # (!\cache|exit_index [0])))) # (!\cache|state [1] & (((!\cache|state [0]))))

	.dataa(\cache|exit_index [1]),
	.datab(\cache|state [1]),
	.datac(\cache|state [0]),
	.datad(\cache|exit_index [0]),
	.cin(gnd),
	.combout(\cache|cache[1][5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[1][5]~12 .lut_mask = 16'hCBCF;
defparam \cache|cache[1][5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N2
cycloneii_lcell_comb \cache|cache[1][5]~13 (
// Equation(s):
// \cache|cache[1][5]~13_combout  = (!\cache|cache[1][5]~12_combout  & ((\cache|state [1]) # ((\SW~combout [17] & \cache|Decoder1~9_combout ))))

	.dataa(\SW~combout [17]),
	.datab(\cache|state [1]),
	.datac(\cache|cache[1][5]~12_combout ),
	.datad(\cache|Decoder1~9_combout ),
	.cin(gnd),
	.combout(\cache|cache[1][5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[1][5]~13 .lut_mask = 16'h0E0C;
defparam \cache|cache[1][5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y24_N23
cycloneii_lcell_ff \cache|cache[1][7] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\cache|Mux47~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|cache[1][5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[1][7]~regout ));

// Location: LCCOMB_X54_Y24_N0
cycloneii_lcell_comb \cache|Mux9~0 (
// Equation(s):
// \cache|Mux9~0_combout  = (\cache|exit_index [0] & (((\cache|cache[1][7]~regout ) # (\cache|exit_index [1])))) # (!\cache|exit_index [0] & (\cache|cache[0][7]~regout  & ((!\cache|exit_index [1]))))

	.dataa(\cache|cache[0][7]~regout ),
	.datab(\cache|cache[1][7]~regout ),
	.datac(\cache|exit_index [0]),
	.datad(\cache|exit_index [1]),
	.cin(gnd),
	.combout(\cache|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux9~0 .lut_mask = 16'hF0CA;
defparam \cache|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y24_N31
cycloneii_lcell_ff \cache|cache[2][7] (
	.clk(\KEY~combout [0]),
	.datain(\cache|Mux47~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|cache[2][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[2][7]~regout ));

// Location: LCCOMB_X55_Y24_N4
cycloneii_lcell_comb \cache|cache[3][7]~feeder (
// Equation(s):
// \cache|cache[3][7]~feeder_combout  = \cache|Mux47~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache|Mux47~0_combout ),
	.cin(gnd),
	.combout(\cache|cache[3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[3][7]~feeder .lut_mask = 16'hFF00;
defparam \cache|cache[3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y24_N5
cycloneii_lcell_ff \cache|cache[3][7] (
	.clk(\KEY~combout [0]),
	.datain(\cache|cache[3][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|cache[3][1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[3][7]~regout ));

// Location: LCCOMB_X54_Y24_N6
cycloneii_lcell_comb \cache|Mux9~1 (
// Equation(s):
// \cache|Mux9~1_combout  = (\cache|exit_index [1] & ((\cache|Mux9~0_combout  & ((\cache|cache[3][7]~regout ))) # (!\cache|Mux9~0_combout  & (\cache|cache[2][7]~regout )))) # (!\cache|exit_index [1] & (\cache|Mux9~0_combout ))

	.dataa(\cache|exit_index [1]),
	.datab(\cache|Mux9~0_combout ),
	.datac(\cache|cache[2][7]~regout ),
	.datad(\cache|cache[3][7]~regout ),
	.cin(gnd),
	.combout(\cache|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux9~1 .lut_mask = 16'hEC64;
defparam \cache|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y24_N7
cycloneii_lcell_ff \cache|RAM[7] (
	.clk(\KEY~combout [0]),
	.datain(\cache|Mux9~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|RAM[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|RAM [7]));

// Location: LCCOMB_X56_Y24_N20
cycloneii_lcell_comb \cache|Mux48~0 (
// Equation(s):
// \cache|Mux48~0_combout  = (\cache|state [1] & ((\ram|altsyncram_component|auto_generated|q_a [6]))) # (!\cache|state [1] & (\SW~combout [6]))

	.dataa(vcc),
	.datab(\cache|state [1]),
	.datac(\SW~combout [6]),
	.datad(\ram|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\cache|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux48~0 .lut_mask = 16'hFC30;
defparam \cache|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N20
cycloneii_lcell_comb \cache|cache[3][6]~feeder (
// Equation(s):
// \cache|cache[3][6]~feeder_combout  = \cache|Mux48~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache|Mux48~0_combout ),
	.cin(gnd),
	.combout(\cache|cache[3][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[3][6]~feeder .lut_mask = 16'hFF00;
defparam \cache|cache[3][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y24_N21
cycloneii_lcell_ff \cache|cache[3][6] (
	.clk(\KEY~combout [0]),
	.datain(\cache|cache[3][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|cache[3][1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[3][6]~regout ));

// Location: LCFF_X56_Y24_N21
cycloneii_lcell_ff \cache|cache[1][6] (
	.clk(\KEY~combout [0]),
	.datain(\cache|Mux48~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|cache[1][5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[1][6]~regout ));

// Location: LCCOMB_X54_Y24_N12
cycloneii_lcell_comb \cache|Mux10~1 (
// Equation(s):
// \cache|Mux10~1_combout  = (\cache|Mux10~0_combout  & ((\cache|cache[3][6]~regout ) # ((!\cache|exit_index [0])))) # (!\cache|Mux10~0_combout  & (((\cache|exit_index [0] & \cache|cache[1][6]~regout ))))

	.dataa(\cache|Mux10~0_combout ),
	.datab(\cache|cache[3][6]~regout ),
	.datac(\cache|exit_index [0]),
	.datad(\cache|cache[1][6]~regout ),
	.cin(gnd),
	.combout(\cache|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux10~1 .lut_mask = 16'hDA8A;
defparam \cache|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y24_N13
cycloneii_lcell_ff \cache|RAM[6] (
	.clk(\KEY~combout [0]),
	.datain(\cache|Mux10~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|RAM[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|RAM [6]));

// Location: LCCOMB_X55_Y24_N24
cycloneii_lcell_comb \cache|Mux49~0 (
// Equation(s):
// \cache|Mux49~0_combout  = (\cache|state [1] & ((\ram|altsyncram_component|auto_generated|q_a [5]))) # (!\cache|state [1] & (\SW~combout [5]))

	.dataa(\SW~combout [5]),
	.datab(vcc),
	.datac(\cache|state [1]),
	.datad(\ram|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\cache|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux49~0 .lut_mask = 16'hFA0A;
defparam \cache|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y24_N25
cycloneii_lcell_ff \cache|cache[2][5] (
	.clk(\KEY~combout [0]),
	.datain(\cache|Mux49~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|cache[2][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[2][5]~regout ));

// Location: LCFF_X55_Y24_N11
cycloneii_lcell_ff \cache|cache[3][5] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\cache|Mux49~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|cache[3][1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[3][5]~regout ));

// Location: LCCOMB_X55_Y25_N26
cycloneii_lcell_comb \cache|Mux11~1 (
// Equation(s):
// \cache|Mux11~1_combout  = (\cache|Mux11~0_combout  & (((\cache|cache[3][5]~regout ) # (!\cache|exit_index [1])))) # (!\cache|Mux11~0_combout  & (\cache|cache[2][5]~regout  & (\cache|exit_index [1])))

	.dataa(\cache|Mux11~0_combout ),
	.datab(\cache|cache[2][5]~regout ),
	.datac(\cache|exit_index [1]),
	.datad(\cache|cache[3][5]~regout ),
	.cin(gnd),
	.combout(\cache|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux11~1 .lut_mask = 16'hEA4A;
defparam \cache|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y25_N27
cycloneii_lcell_ff \cache|RAM[5] (
	.clk(\KEY~combout [0]),
	.datain(\cache|Mux11~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|RAM[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|RAM [5]));

// Location: LCCOMB_X55_Y24_N12
cycloneii_lcell_comb \cache|Mux50~0 (
// Equation(s):
// \cache|Mux50~0_combout  = (\cache|state [1] & ((\ram|altsyncram_component|auto_generated|q_a [4]))) # (!\cache|state [1] & (\SW~combout [4]))

	.dataa(\cache|state [1]),
	.datab(\SW~combout [4]),
	.datac(\ram|altsyncram_component|auto_generated|q_a [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cache|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux50~0 .lut_mask = 16'hE4E4;
defparam \cache|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N4
cycloneii_lcell_comb \cache|cache[1][4]~feeder (
// Equation(s):
// \cache|cache[1][4]~feeder_combout  = \cache|Mux50~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache|Mux50~0_combout ),
	.cin(gnd),
	.combout(\cache|cache[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[1][4]~feeder .lut_mask = 16'hFF00;
defparam \cache|cache[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y24_N5
cycloneii_lcell_ff \cache|cache[1][4] (
	.clk(\KEY~combout [0]),
	.datain(\cache|cache[1][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|cache[1][5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[1][4]~regout ));

// Location: LCCOMB_X55_Y24_N22
cycloneii_lcell_comb \cache|cache[3][4]~feeder (
// Equation(s):
// \cache|cache[3][4]~feeder_combout  = \cache|Mux50~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache|Mux50~0_combout ),
	.cin(gnd),
	.combout(\cache|cache[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[3][4]~feeder .lut_mask = 16'hFF00;
defparam \cache|cache[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y24_N23
cycloneii_lcell_ff \cache|cache[3][4] (
	.clk(\KEY~combout [0]),
	.datain(\cache|cache[3][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|cache[3][1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[3][4]~regout ));

// Location: LCCOMB_X55_Y25_N28
cycloneii_lcell_comb \cache|Mux12~1 (
// Equation(s):
// \cache|Mux12~1_combout  = (\cache|Mux12~0_combout  & (((\cache|cache[3][4]~regout ) # (!\cache|exit_index [0])))) # (!\cache|Mux12~0_combout  & (\cache|cache[1][4]~regout  & ((\cache|exit_index [0]))))

	.dataa(\cache|Mux12~0_combout ),
	.datab(\cache|cache[1][4]~regout ),
	.datac(\cache|cache[3][4]~regout ),
	.datad(\cache|exit_index [0]),
	.cin(gnd),
	.combout(\cache|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux12~1 .lut_mask = 16'hE4AA;
defparam \cache|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y25_N29
cycloneii_lcell_ff \cache|RAM[4] (
	.clk(\KEY~combout [0]),
	.datain(\cache|Mux12~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|RAM[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|RAM [4]));

// Location: LCCOMB_X56_Y24_N14
cycloneii_lcell_comb \cache|Mux51~0 (
// Equation(s):
// \cache|Mux51~0_combout  = (\cache|state [1] & ((\ram|altsyncram_component|auto_generated|q_a [3]))) # (!\cache|state [1] & (\SW~combout [3]))

	.dataa(vcc),
	.datab(\cache|state [1]),
	.datac(\SW~combout [3]),
	.datad(\ram|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\cache|Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux51~0 .lut_mask = 16'hFC30;
defparam \cache|Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y24_N29
cycloneii_lcell_ff \cache|cache[2][3] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\cache|Mux51~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|cache[2][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[2][3]~regout ));

// Location: LCFF_X56_Y24_N15
cycloneii_lcell_ff \cache|cache[1][3] (
	.clk(\KEY~combout [0]),
	.datain(\cache|Mux51~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|cache[1][5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[1][3]~regout ));

// Location: LCCOMB_X54_Y24_N14
cycloneii_lcell_comb \cache|Mux13~0 (
// Equation(s):
// \cache|Mux13~0_combout  = (\cache|exit_index [0] & (((\cache|cache[1][3]~regout ) # (\cache|exit_index [1])))) # (!\cache|exit_index [0] & (\cache|cache[0][3]~regout  & ((!\cache|exit_index [1]))))

	.dataa(\cache|cache[0][3]~regout ),
	.datab(\cache|cache[1][3]~regout ),
	.datac(\cache|exit_index [0]),
	.datad(\cache|exit_index [1]),
	.cin(gnd),
	.combout(\cache|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux13~0 .lut_mask = 16'hF0CA;
defparam \cache|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y24_N7
cycloneii_lcell_ff \cache|cache[3][3] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\cache|Mux51~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|cache[3][1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[3][3]~regout ));

// Location: LCCOMB_X54_Y24_N18
cycloneii_lcell_comb \cache|Mux13~1 (
// Equation(s):
// \cache|Mux13~1_combout  = (\cache|exit_index [1] & ((\cache|Mux13~0_combout  & ((\cache|cache[3][3]~regout ))) # (!\cache|Mux13~0_combout  & (\cache|cache[2][3]~regout )))) # (!\cache|exit_index [1] & (((\cache|Mux13~0_combout ))))

	.dataa(\cache|exit_index [1]),
	.datab(\cache|cache[2][3]~regout ),
	.datac(\cache|Mux13~0_combout ),
	.datad(\cache|cache[3][3]~regout ),
	.cin(gnd),
	.combout(\cache|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux13~1 .lut_mask = 16'hF858;
defparam \cache|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y24_N19
cycloneii_lcell_ff \cache|RAM[3] (
	.clk(\KEY~combout [0]),
	.datain(\cache|Mux13~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|RAM[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|RAM [3]));

// Location: LCCOMB_X56_Y24_N8
cycloneii_lcell_comb \cache|Mux52~0 (
// Equation(s):
// \cache|Mux52~0_combout  = (\cache|state [1] & ((\ram|altsyncram_component|auto_generated|q_a [2]))) # (!\cache|state [1] & (\SW~combout [2]))

	.dataa(\SW~combout [2]),
	.datab(\cache|state [1]),
	.datac(vcc),
	.datad(\ram|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\cache|Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux52~0 .lut_mask = 16'hEE22;
defparam \cache|Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N16
cycloneii_lcell_comb \cache|cache[3][2]~59 (
// Equation(s):
// \cache|cache[3][2]~59_combout  = !\cache|Mux52~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache|Mux52~0_combout ),
	.cin(gnd),
	.combout(\cache|cache[3][2]~59_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[3][2]~59 .lut_mask = 16'h00FF;
defparam \cache|cache[3][2]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y25_N17
cycloneii_lcell_ff \cache|cache[3][2] (
	.clk(\KEY~combout [0]),
	.datain(\cache|cache[3][2]~59_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|Mux25~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[3][2]~regout ));

// Location: LCFF_X56_Y24_N9
cycloneii_lcell_ff \cache|cache[1][2] (
	.clk(\KEY~combout [0]),
	.datain(\cache|Mux52~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|cache[1][5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[1][2]~regout ));

// Location: LCCOMB_X54_Y24_N8
cycloneii_lcell_comb \cache|Mux14~1 (
// Equation(s):
// \cache|Mux14~1_combout  = (\cache|Mux14~0_combout  & (((!\cache|cache[3][2]~regout )) # (!\cache|exit_index [0]))) # (!\cache|Mux14~0_combout  & (\cache|exit_index [0] & ((\cache|cache[1][2]~regout ))))

	.dataa(\cache|Mux14~0_combout ),
	.datab(\cache|exit_index [0]),
	.datac(\cache|cache[3][2]~regout ),
	.datad(\cache|cache[1][2]~regout ),
	.cin(gnd),
	.combout(\cache|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux14~1 .lut_mask = 16'h6E2A;
defparam \cache|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y24_N9
cycloneii_lcell_ff \cache|RAM[2] (
	.clk(\KEY~combout [0]),
	.datain(\cache|Mux14~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|RAM[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|RAM [2]));

// Location: LCCOMB_X56_Y24_N28
cycloneii_lcell_comb \cache|Mux54~0 (
// Equation(s):
// \cache|Mux54~0_combout  = (\cache|state [1] & ((\ram|altsyncram_component|auto_generated|q_a [0]))) # (!\cache|state [1] & (\SW~combout [0]))

	.dataa(\SW~combout [0]),
	.datab(\cache|state [1]),
	.datac(vcc),
	.datad(\ram|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\cache|Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux54~0 .lut_mask = 16'hEE22;
defparam \cache|Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N12
cycloneii_lcell_comb \cache|cache[0][0]~feeder (
// Equation(s):
// \cache|cache[0][0]~feeder_combout  = \cache|Mux54~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache|Mux54~0_combout ),
	.cin(gnd),
	.combout(\cache|cache[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[0][0]~feeder .lut_mask = 16'hFF00;
defparam \cache|cache[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y24_N13
cycloneii_lcell_ff \cache|cache[0][0] (
	.clk(\KEY~combout [0]),
	.datain(\cache|cache[0][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|cache[0][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[0][0]~regout ));

// Location: LCFF_X56_Y24_N27
cycloneii_lcell_ff \cache|cache[1][0] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\cache|Mux54~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|cache[1][5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[1][0]~regout ));

// Location: LCCOMB_X56_Y24_N26
cycloneii_lcell_comb \cache|Mux16~0 (
// Equation(s):
// \cache|Mux16~0_combout  = (\cache|exit_index [1] & (((\cache|exit_index [0])))) # (!\cache|exit_index [1] & ((\cache|exit_index [0] & ((\cache|cache[1][0]~regout ))) # (!\cache|exit_index [0] & (\cache|cache[0][0]~regout ))))

	.dataa(\cache|exit_index [1]),
	.datab(\cache|cache[0][0]~regout ),
	.datac(\cache|cache[1][0]~regout ),
	.datad(\cache|exit_index [0]),
	.cin(gnd),
	.combout(\cache|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux16~0 .lut_mask = 16'hFA44;
defparam \cache|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N8
cycloneii_lcell_comb \cache|cache[2][0]~feeder (
// Equation(s):
// \cache|cache[2][0]~feeder_combout  = \cache|Mux54~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache|Mux54~0_combout ),
	.cin(gnd),
	.combout(\cache|cache[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[2][0]~feeder .lut_mask = 16'hFF00;
defparam \cache|cache[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y24_N9
cycloneii_lcell_ff \cache|cache[2][0] (
	.clk(\KEY~combout [0]),
	.datain(\cache|cache[2][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|cache[2][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[2][0]~regout ));

// Location: LCCOMB_X55_Y24_N14
cycloneii_lcell_comb \cache|cache[3][0]~feeder (
// Equation(s):
// \cache|cache[3][0]~feeder_combout  = \cache|Mux54~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache|Mux54~0_combout ),
	.cin(gnd),
	.combout(\cache|cache[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[3][0]~feeder .lut_mask = 16'hFF00;
defparam \cache|cache[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y24_N15
cycloneii_lcell_ff \cache|cache[3][0] (
	.clk(\KEY~combout [0]),
	.datain(\cache|cache[3][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|cache[3][1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[3][0]~regout ));

// Location: LCCOMB_X54_Y24_N24
cycloneii_lcell_comb \cache|Mux16~1 (
// Equation(s):
// \cache|Mux16~1_combout  = (\cache|exit_index [1] & ((\cache|Mux16~0_combout  & ((\cache|cache[3][0]~regout ))) # (!\cache|Mux16~0_combout  & (\cache|cache[2][0]~regout )))) # (!\cache|exit_index [1] & (\cache|Mux16~0_combout ))

	.dataa(\cache|exit_index [1]),
	.datab(\cache|Mux16~0_combout ),
	.datac(\cache|cache[2][0]~regout ),
	.datad(\cache|cache[3][0]~regout ),
	.cin(gnd),
	.combout(\cache|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux16~1 .lut_mask = 16'hEC64;
defparam \cache|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y24_N25
cycloneii_lcell_ff \cache|RAM[0] (
	.clk(\KEY~combout [0]),
	.datain(\cache|Mux16~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|RAM[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|RAM [0]));

// Location: LCCOMB_X53_Y24_N22
cycloneii_lcell_comb \dadosRAM0|WideOr6~0 (
// Equation(s):
// \dadosRAM0|WideOr6~0_combout  = (\ram|altsyncram_component|auto_generated|q_a [0] & ((\ram|altsyncram_component|auto_generated|q_a [3]) # (\ram|altsyncram_component|auto_generated|q_a [1] $ (\ram|altsyncram_component|auto_generated|q_a [2])))) # 
// (!\ram|altsyncram_component|auto_generated|q_a [0] & ((\ram|altsyncram_component|auto_generated|q_a [1]) # (\ram|altsyncram_component|auto_generated|q_a [3] $ (\ram|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\ram|altsyncram_component|auto_generated|q_a [1]),
	.datab(\ram|altsyncram_component|auto_generated|q_a [3]),
	.datac(\ram|altsyncram_component|auto_generated|q_a [0]),
	.datad(\ram|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\dadosRAM0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \dadosRAM0|WideOr6~0 .lut_mask = 16'hDBEE;
defparam \dadosRAM0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N20
cycloneii_lcell_comb \dadosRAM0|WideOr5~0 (
// Equation(s):
// \dadosRAM0|WideOr5~0_combout  = (\ram|altsyncram_component|auto_generated|q_a [1] & (!\ram|altsyncram_component|auto_generated|q_a [3] & ((!\ram|altsyncram_component|auto_generated|q_a [2])))) # (!\ram|altsyncram_component|auto_generated|q_a [1] & 
// (\ram|altsyncram_component|auto_generated|q_a [0] & (\ram|altsyncram_component|auto_generated|q_a [3] $ (!\ram|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\ram|altsyncram_component|auto_generated|q_a [1]),
	.datab(\ram|altsyncram_component|auto_generated|q_a [3]),
	.datac(\ram|altsyncram_component|auto_generated|q_a [0]),
	.datad(\ram|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\dadosRAM0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \dadosRAM0|WideOr5~0 .lut_mask = 16'h4032;
defparam \dadosRAM0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N18
cycloneii_lcell_comb \dadosRAM0|WideOr4~0 (
// Equation(s):
// \dadosRAM0|WideOr4~0_combout  = (\ram|altsyncram_component|auto_generated|q_a [1] & (!\ram|altsyncram_component|auto_generated|q_a [3] & (\ram|altsyncram_component|auto_generated|q_a [0]))) # (!\ram|altsyncram_component|auto_generated|q_a [1] & 
// ((\ram|altsyncram_component|auto_generated|q_a [2] & (!\ram|altsyncram_component|auto_generated|q_a [3])) # (!\ram|altsyncram_component|auto_generated|q_a [2] & ((\ram|altsyncram_component|auto_generated|q_a [0])))))

	.dataa(\ram|altsyncram_component|auto_generated|q_a [1]),
	.datab(\ram|altsyncram_component|auto_generated|q_a [3]),
	.datac(\ram|altsyncram_component|auto_generated|q_a [0]),
	.datad(\ram|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\dadosRAM0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \dadosRAM0|WideOr4~0 .lut_mask = 16'h3170;
defparam \dadosRAM0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N0
cycloneii_lcell_comb \dadosRAM0|WideOr3~0 (
// Equation(s):
// \dadosRAM0|WideOr3~0_combout  = (\ram|altsyncram_component|auto_generated|q_a [1] & ((\ram|altsyncram_component|auto_generated|q_a [0] & ((\ram|altsyncram_component|auto_generated|q_a [2]))) # (!\ram|altsyncram_component|auto_generated|q_a [0] & 
// (\ram|altsyncram_component|auto_generated|q_a [3] & !\ram|altsyncram_component|auto_generated|q_a [2])))) # (!\ram|altsyncram_component|auto_generated|q_a [1] & (!\ram|altsyncram_component|auto_generated|q_a [3] & 
// (\ram|altsyncram_component|auto_generated|q_a [0] $ (\ram|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\ram|altsyncram_component|auto_generated|q_a [1]),
	.datab(\ram|altsyncram_component|auto_generated|q_a [3]),
	.datac(\ram|altsyncram_component|auto_generated|q_a [0]),
	.datad(\ram|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\dadosRAM0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \dadosRAM0|WideOr3~0 .lut_mask = 16'hA118;
defparam \dadosRAM0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N2
cycloneii_lcell_comb \dadosRAM0|WideOr2~0 (
// Equation(s):
// \dadosRAM0|WideOr2~0_combout  = (\ram|altsyncram_component|auto_generated|q_a [3] & (\ram|altsyncram_component|auto_generated|q_a [2] & ((\ram|altsyncram_component|auto_generated|q_a [1]) # (!\ram|altsyncram_component|auto_generated|q_a [0])))) # 
// (!\ram|altsyncram_component|auto_generated|q_a [3] & (\ram|altsyncram_component|auto_generated|q_a [1] & (!\ram|altsyncram_component|auto_generated|q_a [0] & !\ram|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\ram|altsyncram_component|auto_generated|q_a [1]),
	.datab(\ram|altsyncram_component|auto_generated|q_a [3]),
	.datac(\ram|altsyncram_component|auto_generated|q_a [0]),
	.datad(\ram|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\dadosRAM0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \dadosRAM0|WideOr2~0 .lut_mask = 16'h8C02;
defparam \dadosRAM0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N28
cycloneii_lcell_comb \dadosRAM0|WideOr1~0 (
// Equation(s):
// \dadosRAM0|WideOr1~0_combout  = (\ram|altsyncram_component|auto_generated|q_a [1] & ((\ram|altsyncram_component|auto_generated|q_a [0] & (\ram|altsyncram_component|auto_generated|q_a [3])) # (!\ram|altsyncram_component|auto_generated|q_a [0] & 
// ((\ram|altsyncram_component|auto_generated|q_a [2]))))) # (!\ram|altsyncram_component|auto_generated|q_a [1] & (\ram|altsyncram_component|auto_generated|q_a [2] & (\ram|altsyncram_component|auto_generated|q_a [3] $ 
// (\ram|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\ram|altsyncram_component|auto_generated|q_a [1]),
	.datab(\ram|altsyncram_component|auto_generated|q_a [3]),
	.datac(\ram|altsyncram_component|auto_generated|q_a [0]),
	.datad(\ram|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\dadosRAM0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dadosRAM0|WideOr1~0 .lut_mask = 16'h9E80;
defparam \dadosRAM0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N6
cycloneii_lcell_comb \dadosRAM0|WideOr0~0 (
// Equation(s):
// \dadosRAM0|WideOr0~0_combout  = (\ram|altsyncram_component|auto_generated|q_a [3] & (\ram|altsyncram_component|auto_generated|q_a [0] & (\ram|altsyncram_component|auto_generated|q_a [1] $ (\ram|altsyncram_component|auto_generated|q_a [2])))) # 
// (!\ram|altsyncram_component|auto_generated|q_a [3] & (!\ram|altsyncram_component|auto_generated|q_a [1] & (\ram|altsyncram_component|auto_generated|q_a [0] $ (\ram|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\ram|altsyncram_component|auto_generated|q_a [1]),
	.datab(\ram|altsyncram_component|auto_generated|q_a [3]),
	.datac(\ram|altsyncram_component|auto_generated|q_a [0]),
	.datad(\ram|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\dadosRAM0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dadosRAM0|WideOr0~0 .lut_mask = 16'h4190;
defparam \dadosRAM0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N12
cycloneii_lcell_comb \dadosRAM1|WideOr6~0 (
// Equation(s):
// \dadosRAM1|WideOr6~0_combout  = (\ram|altsyncram_component|auto_generated|q_a [4] & ((\ram|altsyncram_component|auto_generated|q_a [7]) # (\ram|altsyncram_component|auto_generated|q_a [5] $ (\ram|altsyncram_component|auto_generated|q_a [6])))) # 
// (!\ram|altsyncram_component|auto_generated|q_a [4] & ((\ram|altsyncram_component|auto_generated|q_a [5]) # (\ram|altsyncram_component|auto_generated|q_a [6] $ (\ram|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\ram|altsyncram_component|auto_generated|q_a [4]),
	.datab(\ram|altsyncram_component|auto_generated|q_a [5]),
	.datac(\ram|altsyncram_component|auto_generated|q_a [6]),
	.datad(\ram|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\dadosRAM1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \dadosRAM1|WideOr6~0 .lut_mask = 16'hEF7C;
defparam \dadosRAM1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N12
cycloneii_lcell_comb \dadosRAM1|WideOr5~0 (
// Equation(s):
// \dadosRAM1|WideOr5~0_combout  = (\ram|altsyncram_component|auto_generated|q_a [5] & (!\ram|altsyncram_component|auto_generated|q_a [6] & (!\ram|altsyncram_component|auto_generated|q_a [7]))) # (!\ram|altsyncram_component|auto_generated|q_a [5] & 
// (\ram|altsyncram_component|auto_generated|q_a [4] & (\ram|altsyncram_component|auto_generated|q_a [6] $ (!\ram|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\ram|altsyncram_component|auto_generated|q_a [6]),
	.datab(\ram|altsyncram_component|auto_generated|q_a [7]),
	.datac(\ram|altsyncram_component|auto_generated|q_a [4]),
	.datad(\ram|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\dadosRAM1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \dadosRAM1|WideOr5~0 .lut_mask = 16'h1190;
defparam \dadosRAM1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N26
cycloneii_lcell_comb \dadosRAM1|WideOr4~0 (
// Equation(s):
// \dadosRAM1|WideOr4~0_combout  = (\ram|altsyncram_component|auto_generated|q_a [5] & (((!\ram|altsyncram_component|auto_generated|q_a [7] & \ram|altsyncram_component|auto_generated|q_a [4])))) # (!\ram|altsyncram_component|auto_generated|q_a [5] & 
// ((\ram|altsyncram_component|auto_generated|q_a [6] & (!\ram|altsyncram_component|auto_generated|q_a [7])) # (!\ram|altsyncram_component|auto_generated|q_a [6] & ((\ram|altsyncram_component|auto_generated|q_a [4])))))

	.dataa(\ram|altsyncram_component|auto_generated|q_a [6]),
	.datab(\ram|altsyncram_component|auto_generated|q_a [7]),
	.datac(\ram|altsyncram_component|auto_generated|q_a [4]),
	.datad(\ram|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\dadosRAM1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \dadosRAM1|WideOr4~0 .lut_mask = 16'h3072;
defparam \dadosRAM1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N16
cycloneii_lcell_comb \dadosRAM1|WideOr3~0 (
// Equation(s):
// \dadosRAM1|WideOr3~0_combout  = (\ram|altsyncram_component|auto_generated|q_a [5] & ((\ram|altsyncram_component|auto_generated|q_a [6] & ((\ram|altsyncram_component|auto_generated|q_a [4]))) # (!\ram|altsyncram_component|auto_generated|q_a [6] & 
// (\ram|altsyncram_component|auto_generated|q_a [7] & !\ram|altsyncram_component|auto_generated|q_a [4])))) # (!\ram|altsyncram_component|auto_generated|q_a [5] & (!\ram|altsyncram_component|auto_generated|q_a [7] & 
// (\ram|altsyncram_component|auto_generated|q_a [6] $ (\ram|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\ram|altsyncram_component|auto_generated|q_a [5]),
	.datab(\ram|altsyncram_component|auto_generated|q_a [7]),
	.datac(\ram|altsyncram_component|auto_generated|q_a [6]),
	.datad(\ram|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\dadosRAM1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \dadosRAM1|WideOr3~0 .lut_mask = 16'hA118;
defparam \dadosRAM1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N8
cycloneii_lcell_comb \dadosRAM1|WideOr2~0 (
// Equation(s):
// \dadosRAM1|WideOr2~0_combout  = (\ram|altsyncram_component|auto_generated|q_a [6] & (\ram|altsyncram_component|auto_generated|q_a [7] & ((\ram|altsyncram_component|auto_generated|q_a [5]) # (!\ram|altsyncram_component|auto_generated|q_a [4])))) # 
// (!\ram|altsyncram_component|auto_generated|q_a [6] & (!\ram|altsyncram_component|auto_generated|q_a [7] & (!\ram|altsyncram_component|auto_generated|q_a [4] & \ram|altsyncram_component|auto_generated|q_a [5])))

	.dataa(\ram|altsyncram_component|auto_generated|q_a [6]),
	.datab(\ram|altsyncram_component|auto_generated|q_a [7]),
	.datac(\ram|altsyncram_component|auto_generated|q_a [4]),
	.datad(\ram|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\dadosRAM1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \dadosRAM1|WideOr2~0 .lut_mask = 16'h8908;
defparam \dadosRAM1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N10
cycloneii_lcell_comb \dadosRAM1|WideOr1~0 (
// Equation(s):
// \dadosRAM1|WideOr1~0_combout  = (\ram|altsyncram_component|auto_generated|q_a [7] & ((\ram|altsyncram_component|auto_generated|q_a [4] & ((\ram|altsyncram_component|auto_generated|q_a [5]))) # (!\ram|altsyncram_component|auto_generated|q_a [4] & 
// (\ram|altsyncram_component|auto_generated|q_a [6])))) # (!\ram|altsyncram_component|auto_generated|q_a [7] & (\ram|altsyncram_component|auto_generated|q_a [6] & (\ram|altsyncram_component|auto_generated|q_a [4] $ 
// (\ram|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(\ram|altsyncram_component|auto_generated|q_a [6]),
	.datab(\ram|altsyncram_component|auto_generated|q_a [7]),
	.datac(\ram|altsyncram_component|auto_generated|q_a [4]),
	.datad(\ram|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\dadosRAM1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dadosRAM1|WideOr1~0 .lut_mask = 16'hCA28;
defparam \dadosRAM1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N0
cycloneii_lcell_comb \dadosRAM1|WideOr0~0 (
// Equation(s):
// \dadosRAM1|WideOr0~0_combout  = (\ram|altsyncram_component|auto_generated|q_a [6] & (!\ram|altsyncram_component|auto_generated|q_a [5] & (\ram|altsyncram_component|auto_generated|q_a [7] $ (!\ram|altsyncram_component|auto_generated|q_a [4])))) # 
// (!\ram|altsyncram_component|auto_generated|q_a [6] & (\ram|altsyncram_component|auto_generated|q_a [4] & (\ram|altsyncram_component|auto_generated|q_a [7] $ (!\ram|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(\ram|altsyncram_component|auto_generated|q_a [6]),
	.datab(\ram|altsyncram_component|auto_generated|q_a [7]),
	.datac(\ram|altsyncram_component|auto_generated|q_a [4]),
	.datad(\ram|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\dadosRAM1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dadosRAM1|WideOr0~0 .lut_mask = 16'h4092;
defparam \dadosRAM1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N2
cycloneii_lcell_comb \cache|cache[2][2]~57 (
// Equation(s):
// \cache|cache[2][2]~57_combout  = !\cache|Mux52~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache|Mux52~0_combout ),
	.cin(gnd),
	.combout(\cache|cache[2][2]~57_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[2][2]~57 .lut_mask = 16'h00FF;
defparam \cache|cache[2][2]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y24_N3
cycloneii_lcell_ff \cache|cache[2][2] (
	.clk(\KEY~combout [0]),
	.datain(\cache|cache[2][2]~57_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|cache[2][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[2][2]~regout ));

// Location: LCCOMB_X57_Y24_N14
cycloneii_lcell_comb \cache|q~4 (
// Equation(s):
// \cache|q~4_combout  = (\cache|indexCache~6_combout  & (((\cache|cache[1][2]~regout ) # (\cache|indexCache~4_combout )))) # (!\cache|indexCache~6_combout  & (!\cache|cache[0][2]~regout  & ((!\cache|indexCache~4_combout ))))

	.dataa(\cache|cache[0][2]~regout ),
	.datab(\cache|cache[1][2]~regout ),
	.datac(\cache|indexCache~6_combout ),
	.datad(\cache|indexCache~4_combout ),
	.cin(gnd),
	.combout(\cache|q~4_combout ),
	.cout());
// synopsys translate_off
defparam \cache|q~4 .lut_mask = 16'hF0C5;
defparam \cache|q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N16
cycloneii_lcell_comb \cache|q~5 (
// Equation(s):
// \cache|q~5_combout  = (\cache|q~4_combout  & (((!\cache|indexCache~4_combout )) # (!\cache|cache[3][2]~regout ))) # (!\cache|q~4_combout  & (((!\cache|cache[2][2]~regout  & \cache|indexCache~4_combout ))))

	.dataa(\cache|cache[3][2]~regout ),
	.datab(\cache|cache[2][2]~regout ),
	.datac(\cache|q~4_combout ),
	.datad(\cache|indexCache~4_combout ),
	.cin(gnd),
	.combout(\cache|q~5_combout ),
	.cout());
// synopsys translate_off
defparam \cache|q~5 .lut_mask = 16'h53F0;
defparam \cache|q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N4
cycloneii_lcell_comb \cache|q[2]~feeder (
// Equation(s):
// \cache|q[2]~feeder_combout  = \cache|q~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache|q~5_combout ),
	.cin(gnd),
	.combout(\cache|q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cache|q[2]~feeder .lut_mask = 16'hFF00;
defparam \cache|q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X53_Y24_N5
cycloneii_lcell_ff \cache|q[2] (
	.clk(\KEY~combout [0]),
	.datain(\cache|q[2]~feeder_combout ),
	.sdata(\SW~combout [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\SW~combout [17]),
	.ena(\estadoCache|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|q [2]));

// Location: LCCOMB_X54_Y24_N26
cycloneii_lcell_comb \cache|q~6 (
// Equation(s):
// \cache|q~6_combout  = (\cache|indexCache~4_combout  & (((\cache|cache[2][3]~regout ) # (\cache|indexCache~6_combout )))) # (!\cache|indexCache~4_combout  & (\cache|cache[0][3]~regout  & ((!\cache|indexCache~6_combout ))))

	.dataa(\cache|cache[0][3]~regout ),
	.datab(\cache|cache[2][3]~regout ),
	.datac(\cache|indexCache~4_combout ),
	.datad(\cache|indexCache~6_combout ),
	.cin(gnd),
	.combout(\cache|q~6_combout ),
	.cout());
// synopsys translate_off
defparam \cache|q~6 .lut_mask = 16'hF0CA;
defparam \cache|q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N20
cycloneii_lcell_comb \cache|q~7 (
// Equation(s):
// \cache|q~7_combout  = (\cache|indexCache~6_combout  & ((\cache|q~6_combout  & (\cache|cache[3][3]~regout )) # (!\cache|q~6_combout  & ((\cache|cache[1][3]~regout ))))) # (!\cache|indexCache~6_combout  & (((\cache|q~6_combout ))))

	.dataa(\cache|cache[3][3]~regout ),
	.datab(\cache|cache[1][3]~regout ),
	.datac(\cache|indexCache~6_combout ),
	.datad(\cache|q~6_combout ),
	.cin(gnd),
	.combout(\cache|q~7_combout ),
	.cout());
// synopsys translate_off
defparam \cache|q~7 .lut_mask = 16'hAFC0;
defparam \cache|q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N26
cycloneii_lcell_comb \cache|q[3]~feeder (
// Equation(s):
// \cache|q[3]~feeder_combout  = \cache|q~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache|q~7_combout ),
	.cin(gnd),
	.combout(\cache|q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cache|q[3]~feeder .lut_mask = 16'hFF00;
defparam \cache|q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y24_N27
cycloneii_lcell_ff \cache|q[3] (
	.clk(\KEY~combout [0]),
	.datain(\cache|q[3]~feeder_combout ),
	.sdata(\SW~combout [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\SW~combout [17]),
	.ena(\estadoCache|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|q [3]));

// Location: LCCOMB_X57_Y24_N18
cycloneii_lcell_comb \cache|q~0 (
// Equation(s):
// \cache|q~0_combout  = (\cache|indexCache~6_combout  & (((\cache|cache[1][0]~regout ) # (\cache|indexCache~4_combout )))) # (!\cache|indexCache~6_combout  & (\cache|cache[0][0]~regout  & ((!\cache|indexCache~4_combout ))))

	.dataa(\cache|cache[0][0]~regout ),
	.datab(\cache|cache[1][0]~regout ),
	.datac(\cache|indexCache~6_combout ),
	.datad(\cache|indexCache~4_combout ),
	.cin(gnd),
	.combout(\cache|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|q~0 .lut_mask = 16'hF0CA;
defparam \cache|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N28
cycloneii_lcell_comb \cache|q~1 (
// Equation(s):
// \cache|q~1_combout  = (\cache|indexCache~4_combout  & ((\cache|q~0_combout  & (\cache|cache[3][0]~regout )) # (!\cache|q~0_combout  & ((\cache|cache[2][0]~regout ))))) # (!\cache|indexCache~4_combout  & (((\cache|q~0_combout ))))

	.dataa(\cache|cache[3][0]~regout ),
	.datab(\cache|cache[2][0]~regout ),
	.datac(\cache|indexCache~4_combout ),
	.datad(\cache|q~0_combout ),
	.cin(gnd),
	.combout(\cache|q~1_combout ),
	.cout());
// synopsys translate_off
defparam \cache|q~1 .lut_mask = 16'hAFC0;
defparam \cache|q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N16
cycloneii_lcell_comb \cache|q[0]~feeder (
// Equation(s):
// \cache|q[0]~feeder_combout  = \cache|q~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache|q~1_combout ),
	.cin(gnd),
	.combout(\cache|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cache|q[0]~feeder .lut_mask = 16'hFF00;
defparam \cache|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X53_Y24_N17
cycloneii_lcell_ff \cache|q[0] (
	.clk(\KEY~combout [0]),
	.datain(\cache|q[0]~feeder_combout ),
	.sdata(\SW~combout [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\SW~combout [17]),
	.ena(\estadoCache|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|q [0]));

// Location: LCCOMB_X57_Y24_N26
cycloneii_lcell_comb \cache|q~2 (
// Equation(s):
// \cache|q~2_combout  = (\cache|indexCache~6_combout  & (((\cache|indexCache~4_combout )))) # (!\cache|indexCache~6_combout  & ((\cache|indexCache~4_combout  & (!\cache|cache[2][1]~regout )) # (!\cache|indexCache~4_combout  & ((!\cache|cache[0][1]~regout 
// )))))

	.dataa(\cache|cache[2][1]~regout ),
	.datab(\cache|cache[0][1]~regout ),
	.datac(\cache|indexCache~6_combout ),
	.datad(\cache|indexCache~4_combout ),
	.cin(gnd),
	.combout(\cache|q~2_combout ),
	.cout());
// synopsys translate_off
defparam \cache|q~2 .lut_mask = 16'hF503;
defparam \cache|q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N8
cycloneii_lcell_comb \cache|q~3 (
// Equation(s):
// \cache|q~3_combout  = (\cache|indexCache~6_combout  & ((\cache|q~2_combout  & (\cache|cache[3][1]~regout )) # (!\cache|q~2_combout  & ((!\cache|cache[1][1]~regout ))))) # (!\cache|indexCache~6_combout  & (((\cache|q~2_combout ))))

	.dataa(\cache|cache[3][1]~regout ),
	.datab(\cache|cache[1][1]~regout ),
	.datac(\cache|indexCache~6_combout ),
	.datad(\cache|q~2_combout ),
	.cin(gnd),
	.combout(\cache|q~3_combout ),
	.cout());
// synopsys translate_off
defparam \cache|q~3 .lut_mask = 16'hAF30;
defparam \cache|q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N10
cycloneii_lcell_comb \cache|q[1]~feeder (
// Equation(s):
// \cache|q[1]~feeder_combout  = \cache|q~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache|q~3_combout ),
	.cin(gnd),
	.combout(\cache|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cache|q[1]~feeder .lut_mask = 16'hFF00;
defparam \cache|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X53_Y24_N11
cycloneii_lcell_ff \cache|q[1] (
	.clk(\KEY~combout [0]),
	.datain(\cache|q[1]~feeder_combout ),
	.sdata(\SW~combout [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\SW~combout [17]),
	.ena(\estadoCache|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|q [1]));

// Location: LCCOMB_X53_Y23_N26
cycloneii_lcell_comb \dadosCache0|WideOr6~0 (
// Equation(s):
// \dadosCache0|WideOr6~0_combout  = (\cache|q [0] & ((\cache|q [3]) # (\cache|q [2] $ (\cache|q [1])))) # (!\cache|q [0] & ((\cache|q [1]) # (\cache|q [2] $ (\cache|q [3]))))

	.dataa(\cache|q [2]),
	.datab(\cache|q [3]),
	.datac(\cache|q [0]),
	.datad(\cache|q [1]),
	.cin(gnd),
	.combout(\dadosCache0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \dadosCache0|WideOr6~0 .lut_mask = 16'hDFE6;
defparam \dadosCache0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N4
cycloneii_lcell_comb \dadosCache0|WideOr5~0 (
// Equation(s):
// \dadosCache0|WideOr5~0_combout  = (\cache|q [1] & (!\cache|q [2] & (!\cache|q [3]))) # (!\cache|q [1] & (\cache|q [0] & (\cache|q [2] $ (!\cache|q [3]))))

	.dataa(\cache|q [2]),
	.datab(\cache|q [3]),
	.datac(\cache|q [0]),
	.datad(\cache|q [1]),
	.cin(gnd),
	.combout(\dadosCache0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \dadosCache0|WideOr5~0 .lut_mask = 16'h1190;
defparam \dadosCache0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N6
cycloneii_lcell_comb \dadosCache0|WideOr4~0 (
// Equation(s):
// \dadosCache0|WideOr4~0_combout  = (\cache|q [1] & (((!\cache|q [3] & \cache|q [0])))) # (!\cache|q [1] & ((\cache|q [2] & (!\cache|q [3])) # (!\cache|q [2] & ((\cache|q [0])))))

	.dataa(\cache|q [2]),
	.datab(\cache|q [3]),
	.datac(\cache|q [0]),
	.datad(\cache|q [1]),
	.cin(gnd),
	.combout(\dadosCache0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \dadosCache0|WideOr4~0 .lut_mask = 16'h3072;
defparam \dadosCache0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N20
cycloneii_lcell_comb \dadosCache0|WideOr3~0 (
// Equation(s):
// \dadosCache0|WideOr3~0_combout  = (\cache|q [1] & ((\cache|q [2] & ((\cache|q [0]))) # (!\cache|q [2] & (\cache|q [3] & !\cache|q [0])))) # (!\cache|q [1] & (!\cache|q [3] & (\cache|q [2] $ (\cache|q [0]))))

	.dataa(\cache|q [2]),
	.datab(\cache|q [3]),
	.datac(\cache|q [0]),
	.datad(\cache|q [1]),
	.cin(gnd),
	.combout(\dadosCache0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \dadosCache0|WideOr3~0 .lut_mask = 16'hA412;
defparam \dadosCache0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N22
cycloneii_lcell_comb \dadosCache0|WideOr2~0 (
// Equation(s):
// \dadosCache0|WideOr2~0_combout  = (\cache|q [2] & (\cache|q [3] & ((\cache|q [1]) # (!\cache|q [0])))) # (!\cache|q [2] & (!\cache|q [3] & (!\cache|q [0] & \cache|q [1])))

	.dataa(\cache|q [2]),
	.datab(\cache|q [3]),
	.datac(\cache|q [0]),
	.datad(\cache|q [1]),
	.cin(gnd),
	.combout(\dadosCache0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \dadosCache0|WideOr2~0 .lut_mask = 16'h8908;
defparam \dadosCache0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N8
cycloneii_lcell_comb \dadosCache0|WideOr1~0 (
// Equation(s):
// \dadosCache0|WideOr1~0_combout  = (\cache|q [3] & ((\cache|q [0] & ((\cache|q [1]))) # (!\cache|q [0] & (\cache|q [2])))) # (!\cache|q [3] & (\cache|q [2] & (\cache|q [0] $ (\cache|q [1]))))

	.dataa(\cache|q [2]),
	.datab(\cache|q [3]),
	.datac(\cache|q [0]),
	.datad(\cache|q [1]),
	.cin(gnd),
	.combout(\dadosCache0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dadosCache0|WideOr1~0 .lut_mask = 16'hCA28;
defparam \dadosCache0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N10
cycloneii_lcell_comb \dadosCache0|WideOr0~0 (
// Equation(s):
// \dadosCache0|WideOr0~0_combout  = (\cache|q [2] & (!\cache|q [1] & (\cache|q [3] $ (!\cache|q [0])))) # (!\cache|q [2] & (\cache|q [0] & (\cache|q [3] $ (!\cache|q [1]))))

	.dataa(\cache|q [2]),
	.datab(\cache|q [3]),
	.datac(\cache|q [0]),
	.datad(\cache|q [1]),
	.cin(gnd),
	.combout(\dadosCache0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dadosCache0|WideOr0~0 .lut_mask = 16'h4092;
defparam \dadosCache0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N14
cycloneii_lcell_comb \cache|q~8 (
// Equation(s):
// \cache|q~8_combout  = (\cache|indexCache~6_combout  & (((\cache|cache[1][4]~regout ) # (\cache|indexCache~4_combout )))) # (!\cache|indexCache~6_combout  & (\cache|cache[0][4]~regout  & ((!\cache|indexCache~4_combout ))))

	.dataa(\cache|cache[0][4]~regout ),
	.datab(\cache|cache[1][4]~regout ),
	.datac(\cache|indexCache~6_combout ),
	.datad(\cache|indexCache~4_combout ),
	.cin(gnd),
	.combout(\cache|q~8_combout ),
	.cout());
// synopsys translate_off
defparam \cache|q~8 .lut_mask = 16'hF0CA;
defparam \cache|q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N20
cycloneii_lcell_comb \cache|q~9 (
// Equation(s):
// \cache|q~9_combout  = (\cache|q~8_combout  & (((\cache|cache[3][4]~regout ) # (!\cache|indexCache~4_combout )))) # (!\cache|q~8_combout  & (\cache|cache[2][4]~regout  & ((\cache|indexCache~4_combout ))))

	.dataa(\cache|cache[2][4]~regout ),
	.datab(\cache|cache[3][4]~regout ),
	.datac(\cache|q~8_combout ),
	.datad(\cache|indexCache~4_combout ),
	.cin(gnd),
	.combout(\cache|q~9_combout ),
	.cout());
// synopsys translate_off
defparam \cache|q~9 .lut_mask = 16'hCAF0;
defparam \cache|q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N16
cycloneii_lcell_comb \cache|q[4]~feeder (
// Equation(s):
// \cache|q[4]~feeder_combout  = \cache|q~9_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache|q~9_combout ),
	.cin(gnd),
	.combout(\cache|q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cache|q[4]~feeder .lut_mask = 16'hFF00;
defparam \cache|q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y25_N17
cycloneii_lcell_ff \cache|q[4] (
	.clk(\KEY~combout [0]),
	.datain(\cache|q[4]~feeder_combout ),
	.sdata(\SW~combout [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\SW~combout [17]),
	.ena(\estadoCache|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|q [4]));

// Location: LCFF_X56_Y24_N29
cycloneii_lcell_ff \cache|cache[0][7] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\cache|Mux47~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|cache[0][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[0][7]~regout ));

// Location: LCCOMB_X54_Y25_N22
cycloneii_lcell_comb \cache|q~14 (
// Equation(s):
// \cache|q~14_combout  = (\cache|indexCache~6_combout  & (((\cache|indexCache~4_combout )))) # (!\cache|indexCache~6_combout  & ((\cache|indexCache~4_combout  & (\cache|cache[2][7]~regout )) # (!\cache|indexCache~4_combout  & ((\cache|cache[0][7]~regout 
// )))))

	.dataa(\cache|cache[2][7]~regout ),
	.datab(\cache|cache[0][7]~regout ),
	.datac(\cache|indexCache~6_combout ),
	.datad(\cache|indexCache~4_combout ),
	.cin(gnd),
	.combout(\cache|q~14_combout ),
	.cout());
// synopsys translate_off
defparam \cache|q~14 .lut_mask = 16'hFA0C;
defparam \cache|q~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N0
cycloneii_lcell_comb \cache|q~15 (
// Equation(s):
// \cache|q~15_combout  = (\cache|indexCache~6_combout  & ((\cache|q~14_combout  & (\cache|cache[3][7]~regout )) # (!\cache|q~14_combout  & ((\cache|cache[1][7]~regout ))))) # (!\cache|indexCache~6_combout  & (((\cache|q~14_combout ))))

	.dataa(\cache|indexCache~6_combout ),
	.datab(\cache|cache[3][7]~regout ),
	.datac(\cache|cache[1][7]~regout ),
	.datad(\cache|q~14_combout ),
	.cin(gnd),
	.combout(\cache|q~15_combout ),
	.cout());
// synopsys translate_off
defparam \cache|q~15 .lut_mask = 16'hDDA0;
defparam \cache|q~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N12
cycloneii_lcell_comb \cache|q[7]~feeder (
// Equation(s):
// \cache|q[7]~feeder_combout  = \cache|q~15_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache|q~15_combout ),
	.cin(gnd),
	.combout(\cache|q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cache|q[7]~feeder .lut_mask = 16'hFF00;
defparam \cache|q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y25_N13
cycloneii_lcell_ff \cache|q[7] (
	.clk(\KEY~combout [0]),
	.datain(\cache|q[7]~feeder_combout ),
	.sdata(\SW~combout [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\SW~combout [17]),
	.ena(\estadoCache|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|q [7]));

// Location: LCCOMB_X57_Y24_N22
cycloneii_lcell_comb \cache|cache[2][6]~feeder (
// Equation(s):
// \cache|cache[2][6]~feeder_combout  = \cache|Mux48~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache|Mux48~0_combout ),
	.cin(gnd),
	.combout(\cache|cache[2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[2][6]~feeder .lut_mask = 16'hFF00;
defparam \cache|cache[2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y24_N23
cycloneii_lcell_ff \cache|cache[2][6] (
	.clk(\KEY~combout [0]),
	.datain(\cache|cache[2][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|cache[2][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[2][6]~regout ));

// Location: LCCOMB_X57_Y24_N28
cycloneii_lcell_comb \cache|cache[0][6]~feeder (
// Equation(s):
// \cache|cache[0][6]~feeder_combout  = \cache|Mux48~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache|Mux48~0_combout ),
	.cin(gnd),
	.combout(\cache|cache[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[0][6]~feeder .lut_mask = 16'hFF00;
defparam \cache|cache[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y24_N29
cycloneii_lcell_ff \cache|cache[0][6] (
	.clk(\KEY~combout [0]),
	.datain(\cache|cache[0][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|cache[0][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[0][6]~regout ));

// Location: LCCOMB_X57_Y24_N6
cycloneii_lcell_comb \cache|q~12 (
// Equation(s):
// \cache|q~12_combout  = (\cache|indexCache~6_combout  & ((\cache|cache[1][6]~regout ) # ((\cache|indexCache~4_combout )))) # (!\cache|indexCache~6_combout  & (((\cache|cache[0][6]~regout  & !\cache|indexCache~4_combout ))))

	.dataa(\cache|cache[1][6]~regout ),
	.datab(\cache|cache[0][6]~regout ),
	.datac(\cache|indexCache~6_combout ),
	.datad(\cache|indexCache~4_combout ),
	.cin(gnd),
	.combout(\cache|q~12_combout ),
	.cout());
// synopsys translate_off
defparam \cache|q~12 .lut_mask = 16'hF0AC;
defparam \cache|q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N4
cycloneii_lcell_comb \cache|q~13 (
// Equation(s):
// \cache|q~13_combout  = (\cache|indexCache~4_combout  & ((\cache|q~12_combout  & (\cache|cache[3][6]~regout )) # (!\cache|q~12_combout  & ((\cache|cache[2][6]~regout ))))) # (!\cache|indexCache~4_combout  & (((\cache|q~12_combout ))))

	.dataa(\cache|cache[3][6]~regout ),
	.datab(\cache|cache[2][6]~regout ),
	.datac(\cache|indexCache~4_combout ),
	.datad(\cache|q~12_combout ),
	.cin(gnd),
	.combout(\cache|q~13_combout ),
	.cout());
// synopsys translate_off
defparam \cache|q~13 .lut_mask = 16'hAFC0;
defparam \cache|q~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N8
cycloneii_lcell_comb \cache|q[6]~feeder (
// Equation(s):
// \cache|q[6]~feeder_combout  = \cache|q~13_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache|q~13_combout ),
	.cin(gnd),
	.combout(\cache|q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cache|q[6]~feeder .lut_mask = 16'hFF00;
defparam \cache|q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y24_N9
cycloneii_lcell_ff \cache|q[6] (
	.clk(\KEY~combout [0]),
	.datain(\cache|q[6]~feeder_combout ),
	.sdata(\SW~combout [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\SW~combout [17]),
	.ena(\estadoCache|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|q [6]));

// Location: LCCOMB_X56_Y24_N0
cycloneii_lcell_comb \cache|cache[1][5]~feeder (
// Equation(s):
// \cache|cache[1][5]~feeder_combout  = \cache|Mux49~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache|Mux49~0_combout ),
	.cin(gnd),
	.combout(\cache|cache[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[1][5]~feeder .lut_mask = 16'hFF00;
defparam \cache|cache[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y24_N1
cycloneii_lcell_ff \cache|cache[1][5] (
	.clk(\KEY~combout [0]),
	.datain(\cache|cache[1][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|cache[1][5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[1][5]~regout ));

// Location: LCCOMB_X55_Y25_N18
cycloneii_lcell_comb \cache|q~10 (
// Equation(s):
// \cache|q~10_combout  = (\cache|indexCache~6_combout  & (((\cache|indexCache~4_combout )))) # (!\cache|indexCache~6_combout  & ((\cache|indexCache~4_combout  & ((\cache|cache[2][5]~regout ))) # (!\cache|indexCache~4_combout  & (\cache|cache[0][5]~regout 
// ))))

	.dataa(\cache|cache[0][5]~regout ),
	.datab(\cache|cache[2][5]~regout ),
	.datac(\cache|indexCache~6_combout ),
	.datad(\cache|indexCache~4_combout ),
	.cin(gnd),
	.combout(\cache|q~10_combout ),
	.cout());
// synopsys translate_off
defparam \cache|q~10 .lut_mask = 16'hFC0A;
defparam \cache|q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N24
cycloneii_lcell_comb \cache|q~11 (
// Equation(s):
// \cache|q~11_combout  = (\cache|indexCache~6_combout  & ((\cache|q~10_combout  & (\cache|cache[3][5]~regout )) # (!\cache|q~10_combout  & ((\cache|cache[1][5]~regout ))))) # (!\cache|indexCache~6_combout  & (((\cache|q~10_combout ))))

	.dataa(\cache|cache[3][5]~regout ),
	.datab(\cache|cache[1][5]~regout ),
	.datac(\cache|indexCache~6_combout ),
	.datad(\cache|q~10_combout ),
	.cin(gnd),
	.combout(\cache|q~11_combout ),
	.cout());
// synopsys translate_off
defparam \cache|q~11 .lut_mask = 16'hAFC0;
defparam \cache|q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N2
cycloneii_lcell_comb \cache|q[5]~feeder (
// Equation(s):
// \cache|q[5]~feeder_combout  = \cache|q~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache|q~11_combout ),
	.cin(gnd),
	.combout(\cache|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cache|q[5]~feeder .lut_mask = 16'hFF00;
defparam \cache|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X54_Y25_N3
cycloneii_lcell_ff \cache|q[5] (
	.clk(\KEY~combout [0]),
	.datain(\cache|q[5]~feeder_combout ),
	.sdata(\SW~combout [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\SW~combout [17]),
	.ena(\estadoCache|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|q [5]));

// Location: LCCOMB_X1_Y24_N0
cycloneii_lcell_comb \dadosCache1|WideOr6~0 (
// Equation(s):
// \dadosCache1|WideOr6~0_combout  = (\cache|q [4] & ((\cache|q [7]) # (\cache|q [6] $ (\cache|q [5])))) # (!\cache|q [4] & ((\cache|q [5]) # (\cache|q [7] $ (\cache|q [6]))))

	.dataa(\cache|q [4]),
	.datab(\cache|q [7]),
	.datac(\cache|q [6]),
	.datad(\cache|q [5]),
	.cin(gnd),
	.combout(\dadosCache1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \dadosCache1|WideOr6~0 .lut_mask = 16'hDFBC;
defparam \dadosCache1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N10
cycloneii_lcell_comb \dadosCache1|WideOr5~0 (
// Equation(s):
// \dadosCache1|WideOr5~0_combout  = (\cache|q [5] & (((!\cache|q [7] & !\cache|q [6])))) # (!\cache|q [5] & (\cache|q [4] & (\cache|q [7] $ (!\cache|q [6]))))

	.dataa(\cache|q [4]),
	.datab(\cache|q [7]),
	.datac(\cache|q [6]),
	.datad(\cache|q [5]),
	.cin(gnd),
	.combout(\dadosCache1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \dadosCache1|WideOr5~0 .lut_mask = 16'h0382;
defparam \dadosCache1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N28
cycloneii_lcell_comb \dadosCache1|WideOr4~0 (
// Equation(s):
// \dadosCache1|WideOr4~0_combout  = (\cache|q [5] & (\cache|q [4] & (!\cache|q [7]))) # (!\cache|q [5] & ((\cache|q [6] & ((!\cache|q [7]))) # (!\cache|q [6] & (\cache|q [4]))))

	.dataa(\cache|q [4]),
	.datab(\cache|q [7]),
	.datac(\cache|q [6]),
	.datad(\cache|q [5]),
	.cin(gnd),
	.combout(\dadosCache1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \dadosCache1|WideOr4~0 .lut_mask = 16'h223A;
defparam \dadosCache1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N30
cycloneii_lcell_comb \dadosCache1|WideOr3~0 (
// Equation(s):
// \dadosCache1|WideOr3~0_combout  = (\cache|q [5] & ((\cache|q [4] & ((\cache|q [6]))) # (!\cache|q [4] & (\cache|q [7] & !\cache|q [6])))) # (!\cache|q [5] & (!\cache|q [7] & (\cache|q [4] $ (\cache|q [6]))))

	.dataa(\cache|q [4]),
	.datab(\cache|q [7]),
	.datac(\cache|q [6]),
	.datad(\cache|q [5]),
	.cin(gnd),
	.combout(\dadosCache1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \dadosCache1|WideOr3~0 .lut_mask = 16'hA412;
defparam \dadosCache1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N20
cycloneii_lcell_comb \dadosCache1|WideOr2~0 (
// Equation(s):
// \dadosCache1|WideOr2~0_combout  = (\cache|q [7] & (\cache|q [6] & ((\cache|q [5]) # (!\cache|q [4])))) # (!\cache|q [7] & (!\cache|q [4] & (!\cache|q [6] & \cache|q [5])))

	.dataa(\cache|q [4]),
	.datab(\cache|q [7]),
	.datac(\cache|q [6]),
	.datad(\cache|q [5]),
	.cin(gnd),
	.combout(\dadosCache1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \dadosCache1|WideOr2~0 .lut_mask = 16'hC140;
defparam \dadosCache1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N14
cycloneii_lcell_comb \dadosCache1|WideOr1~0 (
// Equation(s):
// \dadosCache1|WideOr1~0_combout  = (\cache|q [7] & ((\cache|q [4] & ((\cache|q [5]))) # (!\cache|q [4] & (\cache|q [6])))) # (!\cache|q [7] & (\cache|q [6] & (\cache|q [4] $ (\cache|q [5]))))

	.dataa(\cache|q [4]),
	.datab(\cache|q [7]),
	.datac(\cache|q [6]),
	.datad(\cache|q [5]),
	.cin(gnd),
	.combout(\dadosCache1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dadosCache1|WideOr1~0 .lut_mask = 16'hD860;
defparam \dadosCache1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N12
cycloneii_lcell_comb \dadosCache1|WideOr0~0 (
// Equation(s):
// \dadosCache1|WideOr0~0_combout  = (\cache|q [7] & (\cache|q [4] & (\cache|q [6] $ (\cache|q [5])))) # (!\cache|q [7] & (!\cache|q [5] & (\cache|q [4] $ (\cache|q [6]))))

	.dataa(\cache|q [4]),
	.datab(\cache|q [7]),
	.datac(\cache|q [6]),
	.datad(\cache|q [5]),
	.cin(gnd),
	.combout(\dadosCache1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dadosCache1|WideOr0~0 .lut_mask = 16'h0892;
defparam \dadosCache1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N10
cycloneii_lcell_comb \cache|d3~0 (
// Equation(s):
// \cache|d3~0_combout  = (\SW~combout [17] & (\cache|state [0] & !\cache|state [1]))

	.dataa(\SW~combout [17]),
	.datab(vcc),
	.datac(\cache|state [0]),
	.datad(\cache|state [1]),
	.cin(gnd),
	.combout(\cache|d3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|d3~0 .lut_mask = 16'h00A0;
defparam \cache|d3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N21
cycloneii_lcell_ff \cache|d3 (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\cache|cache[3][15]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|d3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|d3~regout ));

// Location: LCCOMB_X64_Y27_N26
cycloneii_lcell_comb \cache|d2~feeder (
// Equation(s):
// \cache|d2~feeder_combout  = \cache|cache[2][15]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache|cache[2][15]~regout ),
	.cin(gnd),
	.combout(\cache|d2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cache|d2~feeder .lut_mask = 16'hFF00;
defparam \cache|d2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N27
cycloneii_lcell_ff \cache|d2 (
	.clk(\KEY~combout [0]),
	.datain(\cache|d2~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|d3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|d2~regout ));

// Location: LCCOMB_X64_Y27_N28
cycloneii_lcell_comb \cache|d1~feeder (
// Equation(s):
// \cache|d1~feeder_combout  = \cache|cache[1][15]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache|cache[1][15]~regout ),
	.cin(gnd),
	.combout(\cache|d1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cache|d1~feeder .lut_mask = 16'hFF00;
defparam \cache|d1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N29
cycloneii_lcell_ff \cache|d1 (
	.clk(\KEY~combout [0]),
	.datain(\cache|d1~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|d3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|d1~regout ));

// Location: LCCOMB_X58_Y24_N4
cycloneii_lcell_comb \cache|Mux46~0 (
// Equation(s):
// \cache|Mux46~0_combout  = (\cache|cache[0][15]~regout  & ((\cache|exit_index [0]) # ((\cache|exit_index [1]) # (!\cache|state [1]))))

	.dataa(\cache|exit_index [0]),
	.datab(\cache|state [1]),
	.datac(\cache|cache[0][15]~regout ),
	.datad(\cache|exit_index [1]),
	.cin(gnd),
	.combout(\cache|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux46~0 .lut_mask = 16'hF0B0;
defparam \cache|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N20
cycloneii_lcell_comb \cache|Mux46~1 (
// Equation(s):
// \cache|Mux46~1_combout  = (\cache|Mux46~0_combout ) # ((\SW~combout [17] & (!\cache|state [1] & !\cache|Decoder1~10_combout )))

	.dataa(\SW~combout [17]),
	.datab(\cache|state [1]),
	.datac(\cache|Mux46~0_combout ),
	.datad(\cache|Decoder1~10_combout ),
	.cin(gnd),
	.combout(\cache|Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux46~1 .lut_mask = 16'hF0F2;
defparam \cache|Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y24_N21
cycloneii_lcell_ff \cache|cache[0][15] (
	.clk(\KEY~combout [0]),
	.datain(\cache|Mux46~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|cache[0][5]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[0][15]~regout ));

// Location: LCCOMB_X64_Y27_N30
cycloneii_lcell_comb \cache|d0~feeder (
// Equation(s):
// \cache|d0~feeder_combout  = \cache|cache[0][15]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache|cache[0][15]~regout ),
	.cin(gnd),
	.combout(\cache|d0~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cache|d0~feeder .lut_mask = 16'hFF00;
defparam \cache|d0~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N31
cycloneii_lcell_ff \cache|d0 (
	.clk(\KEY~combout [0]),
	.datain(\cache|d0~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|d3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|d0~regout ));

// Location: LCFF_X64_Y27_N9
cycloneii_lcell_ff \cache|lru3[0] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\cache|cache[3][13]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\estadoCache|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|lru3 [0]));

// Location: LCCOMB_X60_Y25_N26
cycloneii_lcell_comb \cache|lru3[1]~0 (
// Equation(s):
// \cache|lru3[1]~0_combout  = !\cache|cache[3][14]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\cache|cache[3][14]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cache|lru3[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|lru3[1]~0 .lut_mask = 16'h0F0F;
defparam \cache|lru3[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N22
cycloneii_lcell_comb \cache|lru3[1]~feeder (
// Equation(s):
// \cache|lru3[1]~feeder_combout  = \cache|lru3[1]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache|lru3[1]~0_combout ),
	.cin(gnd),
	.combout(\cache|lru3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cache|lru3[1]~feeder .lut_mask = 16'hFF00;
defparam \cache|lru3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N23
cycloneii_lcell_ff \cache|lru3[1] (
	.clk(\KEY~combout [0]),
	.datain(\cache|lru3[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\estadoCache|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|lru3 [1]));

// Location: LCCOMB_X64_Y27_N16
cycloneii_lcell_comb \cache|lru2[0]~0 (
// Equation(s):
// \cache|lru2[0]~0_combout  = !\cache|cache[2][13]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache|cache[2][13]~regout ),
	.cin(gnd),
	.combout(\cache|lru2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|lru2[0]~0 .lut_mask = 16'h00FF;
defparam \cache|lru2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N17
cycloneii_lcell_ff \cache|lru2[0] (
	.clk(\KEY~combout [0]),
	.datain(\cache|lru2[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\estadoCache|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|lru2 [0]));

// Location: LCCOMB_X64_Y27_N6
cycloneii_lcell_comb \cache|lru2[1]~1 (
// Equation(s):
// \cache|lru2[1]~1_combout  = !\cache|cache[2][14]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache|cache[2][14]~regout ),
	.cin(gnd),
	.combout(\cache|lru2[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cache|lru2[1]~1 .lut_mask = 16'h00FF;
defparam \cache|lru2[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N7
cycloneii_lcell_ff \cache|lru2[1] (
	.clk(\KEY~combout [0]),
	.datain(\cache|lru2[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\estadoCache|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|lru2 [1]));

// Location: LCCOMB_X64_Y27_N24
cycloneii_lcell_comb \cache|lru1[0]~0 (
// Equation(s):
// \cache|lru1[0]~0_combout  = !\cache|cache[1][13]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache|cache[1][13]~regout ),
	.cin(gnd),
	.combout(\cache|lru1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|lru1[0]~0 .lut_mask = 16'h00FF;
defparam \cache|lru1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N25
cycloneii_lcell_ff \cache|lru1[0] (
	.clk(\KEY~combout [0]),
	.datain(\cache|lru1[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\estadoCache|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|lru1 [0]));

// Location: LCFF_X64_Y27_N15
cycloneii_lcell_ff \cache|lru1[1] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\cache|cache[1][14]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\estadoCache|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|lru1 [1]));

// Location: LCCOMB_X58_Y25_N8
cycloneii_lcell_comb \cache|cache[0][13]~36 (
// Equation(s):
// \cache|cache[0][13]~36_combout  = (!\cache|Mux18~1_combout  & !\cache|Mux17~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cache|Mux18~1_combout ),
	.datad(\cache|Mux17~1_combout ),
	.cin(gnd),
	.combout(\cache|cache[0][13]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[0][13]~36 .lut_mask = 16'h000F;
defparam \cache|cache[0][13]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N10
cycloneii_lcell_comb \cache|cache[0][13]~42 (
// Equation(s):
// \cache|cache[0][13]~42_combout  = (\cache|Decoder1~10_combout  & ((\cache|cache[0][13]~37_combout ) # ((!\cache|Mux17~1_combout  & !\cache|Mux18~1_combout ))))

	.dataa(\cache|Decoder1~10_combout ),
	.datab(\cache|Mux17~1_combout ),
	.datac(\cache|Mux18~1_combout ),
	.datad(\cache|cache[0][13]~37_combout ),
	.cin(gnd),
	.combout(\cache|cache[0][13]~42_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[0][13]~42 .lut_mask = 16'hAA02;
defparam \cache|cache[0][13]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N2
cycloneii_lcell_comb \cache|cache[0][14]~40 (
// Equation(s):
// \cache|cache[0][14]~40_combout  = (\cache|cache[0][13]~38_combout  & ((\cache|cache[0][13]~regout  $ (!\cache|cache[0][14]~regout )) # (!\cache|cache[0][13]~42_combout ))) # (!\cache|cache[0][13]~38_combout  & (((\cache|cache[0][14]~regout ))))

	.dataa(\cache|cache[0][13]~regout ),
	.datab(\cache|cache[0][13]~38_combout ),
	.datac(\cache|cache[0][14]~regout ),
	.datad(\cache|cache[0][13]~42_combout ),
	.cin(gnd),
	.combout(\cache|cache[0][14]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[0][14]~40 .lut_mask = 16'hB4FC;
defparam \cache|cache[0][14]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y25_N3
cycloneii_lcell_ff \cache|cache[0][14] (
	.clk(\KEY~combout [0]),
	.datain(\cache|cache[0][14]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[0][14]~regout ));

// Location: LCCOMB_X58_Y25_N30
cycloneii_lcell_comb \cache|cache[0][13]~37 (
// Equation(s):
// \cache|cache[0][13]~37_combout  = (\cache|cache[0][14]~regout  & ((\cache|cache[0][13]~regout ) # (!\cache|Mux17~1_combout )))

	.dataa(vcc),
	.datab(\cache|cache[0][14]~regout ),
	.datac(\cache|cache[0][13]~regout ),
	.datad(\cache|Mux17~1_combout ),
	.cin(gnd),
	.combout(\cache|cache[0][13]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[0][13]~37 .lut_mask = 16'hC0CC;
defparam \cache|cache[0][13]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N28
cycloneii_lcell_comb \cache|cache[0][13]~38 (
// Equation(s):
// \cache|cache[0][13]~38_combout  = (\cache|cache[2][13]~27_combout  & (((\cache|cache[0][13]~36_combout ) # (\cache|cache[0][13]~37_combout )) # (!\cache|Decoder1~10_combout )))

	.dataa(\cache|Decoder1~10_combout ),
	.datab(\cache|cache[2][13]~27_combout ),
	.datac(\cache|cache[0][13]~36_combout ),
	.datad(\cache|cache[0][13]~37_combout ),
	.cin(gnd),
	.combout(\cache|cache[0][13]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[0][13]~38 .lut_mask = 16'hCCC4;
defparam \cache|cache[0][13]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N16
cycloneii_lcell_comb \cache|cache[0][13]~39 (
// Equation(s):
// \cache|cache[0][13]~39_combout  = (\cache|cache[0][13]~38_combout  & ((!\cache|cache[0][13]~42_combout ) # (!\cache|cache[0][13]~regout ))) # (!\cache|cache[0][13]~38_combout  & (\cache|cache[0][13]~regout ))

	.dataa(vcc),
	.datab(\cache|cache[0][13]~38_combout ),
	.datac(\cache|cache[0][13]~regout ),
	.datad(\cache|cache[0][13]~42_combout ),
	.cin(gnd),
	.combout(\cache|cache[0][13]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cache|cache[0][13]~39 .lut_mask = 16'h3CFC;
defparam \cache|cache[0][13]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y25_N17
cycloneii_lcell_ff \cache|cache[0][13] (
	.clk(\KEY~combout [0]),
	.datain(\cache|cache[0][13]~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|cache[0][13]~regout ));

// Location: LCCOMB_X64_Y27_N4
cycloneii_lcell_comb \cache|lru0[0]~feeder (
// Equation(s):
// \cache|lru0[0]~feeder_combout  = \cache|cache[0][13]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache|cache[0][13]~regout ),
	.cin(gnd),
	.combout(\cache|lru0[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cache|lru0[0]~feeder .lut_mask = 16'hFF00;
defparam \cache|lru0[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N5
cycloneii_lcell_ff \cache|lru0[0] (
	.clk(\KEY~combout [0]),
	.datain(\cache|lru0[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\estadoCache|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|lru0 [0]));

// Location: LCCOMB_X64_Y27_N10
cycloneii_lcell_comb \cache|lru0[1]~feeder (
// Equation(s):
// \cache|lru0[1]~feeder_combout  = \cache|cache[0][14]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cache|cache[0][14]~regout ),
	.cin(gnd),
	.combout(\cache|lru0[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cache|lru0[1]~feeder .lut_mask = 16'hFF00;
defparam \cache|lru0[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N11
cycloneii_lcell_ff \cache|lru0[1] (
	.clk(\KEY~combout [0]),
	.datain(\cache|lru0[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\estadoCache|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cache|lru0 [1]));

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[6]~I (
	.datain(!\endereco0|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[5]~I (
	.datain(\endereco0|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[4]~I (
	.datain(\endereco0|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[3]~I (
	.datain(\endereco0|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[2]~I (
	.datain(\endereco0|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[1]~I (
	.datain(\endereco0|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[0]~I (
	.datain(\endereco0|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[5]~I (
	.datain(\SW~combout [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[4]~I (
	.datain(\SW~combout [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[3]~I (
	.datain(\SW~combout [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[0]~I (
	.datain(\SW~combout [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[6]~I (
	.datain(!\cache|state [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "none";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[5]~I (
	.datain(\estadoCache|Decoder0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "none";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[4]~I (
	.datain(\cache|state [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "none";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[3]~I (
	.datain(\estadoCache|Decoder0~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "none";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[2]~I (
	.datain(\estadoCache|Decoder0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "none";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "none";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[0]~I (
	.datain(\estadoCache|Decoder0~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "none";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[6]~I (
	.datain(!\dadosRAM0|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[6]));
// synopsys translate_off
defparam \HEX4[6]~I .input_async_reset = "none";
defparam \HEX4[6]~I .input_power_up = "low";
defparam \HEX4[6]~I .input_register_mode = "none";
defparam \HEX4[6]~I .input_sync_reset = "none";
defparam \HEX4[6]~I .oe_async_reset = "none";
defparam \HEX4[6]~I .oe_power_up = "low";
defparam \HEX4[6]~I .oe_register_mode = "none";
defparam \HEX4[6]~I .oe_sync_reset = "none";
defparam \HEX4[6]~I .operation_mode = "output";
defparam \HEX4[6]~I .output_async_reset = "none";
defparam \HEX4[6]~I .output_power_up = "low";
defparam \HEX4[6]~I .output_register_mode = "none";
defparam \HEX4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[5]~I (
	.datain(\dadosRAM0|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[5]));
// synopsys translate_off
defparam \HEX4[5]~I .input_async_reset = "none";
defparam \HEX4[5]~I .input_power_up = "low";
defparam \HEX4[5]~I .input_register_mode = "none";
defparam \HEX4[5]~I .input_sync_reset = "none";
defparam \HEX4[5]~I .oe_async_reset = "none";
defparam \HEX4[5]~I .oe_power_up = "low";
defparam \HEX4[5]~I .oe_register_mode = "none";
defparam \HEX4[5]~I .oe_sync_reset = "none";
defparam \HEX4[5]~I .operation_mode = "output";
defparam \HEX4[5]~I .output_async_reset = "none";
defparam \HEX4[5]~I .output_power_up = "low";
defparam \HEX4[5]~I .output_register_mode = "none";
defparam \HEX4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[4]~I (
	.datain(\dadosRAM0|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[4]));
// synopsys translate_off
defparam \HEX4[4]~I .input_async_reset = "none";
defparam \HEX4[4]~I .input_power_up = "low";
defparam \HEX4[4]~I .input_register_mode = "none";
defparam \HEX4[4]~I .input_sync_reset = "none";
defparam \HEX4[4]~I .oe_async_reset = "none";
defparam \HEX4[4]~I .oe_power_up = "low";
defparam \HEX4[4]~I .oe_register_mode = "none";
defparam \HEX4[4]~I .oe_sync_reset = "none";
defparam \HEX4[4]~I .operation_mode = "output";
defparam \HEX4[4]~I .output_async_reset = "none";
defparam \HEX4[4]~I .output_power_up = "low";
defparam \HEX4[4]~I .output_register_mode = "none";
defparam \HEX4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[3]~I (
	.datain(\dadosRAM0|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[3]));
// synopsys translate_off
defparam \HEX4[3]~I .input_async_reset = "none";
defparam \HEX4[3]~I .input_power_up = "low";
defparam \HEX4[3]~I .input_register_mode = "none";
defparam \HEX4[3]~I .input_sync_reset = "none";
defparam \HEX4[3]~I .oe_async_reset = "none";
defparam \HEX4[3]~I .oe_power_up = "low";
defparam \HEX4[3]~I .oe_register_mode = "none";
defparam \HEX4[3]~I .oe_sync_reset = "none";
defparam \HEX4[3]~I .operation_mode = "output";
defparam \HEX4[3]~I .output_async_reset = "none";
defparam \HEX4[3]~I .output_power_up = "low";
defparam \HEX4[3]~I .output_register_mode = "none";
defparam \HEX4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[2]~I (
	.datain(\dadosRAM0|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[2]));
// synopsys translate_off
defparam \HEX4[2]~I .input_async_reset = "none";
defparam \HEX4[2]~I .input_power_up = "low";
defparam \HEX4[2]~I .input_register_mode = "none";
defparam \HEX4[2]~I .input_sync_reset = "none";
defparam \HEX4[2]~I .oe_async_reset = "none";
defparam \HEX4[2]~I .oe_power_up = "low";
defparam \HEX4[2]~I .oe_register_mode = "none";
defparam \HEX4[2]~I .oe_sync_reset = "none";
defparam \HEX4[2]~I .operation_mode = "output";
defparam \HEX4[2]~I .output_async_reset = "none";
defparam \HEX4[2]~I .output_power_up = "low";
defparam \HEX4[2]~I .output_register_mode = "none";
defparam \HEX4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[1]~I (
	.datain(\dadosRAM0|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[1]));
// synopsys translate_off
defparam \HEX4[1]~I .input_async_reset = "none";
defparam \HEX4[1]~I .input_power_up = "low";
defparam \HEX4[1]~I .input_register_mode = "none";
defparam \HEX4[1]~I .input_sync_reset = "none";
defparam \HEX4[1]~I .oe_async_reset = "none";
defparam \HEX4[1]~I .oe_power_up = "low";
defparam \HEX4[1]~I .oe_register_mode = "none";
defparam \HEX4[1]~I .oe_sync_reset = "none";
defparam \HEX4[1]~I .operation_mode = "output";
defparam \HEX4[1]~I .output_async_reset = "none";
defparam \HEX4[1]~I .output_power_up = "low";
defparam \HEX4[1]~I .output_register_mode = "none";
defparam \HEX4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[0]~I (
	.datain(\dadosRAM0|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[0]));
// synopsys translate_off
defparam \HEX4[0]~I .input_async_reset = "none";
defparam \HEX4[0]~I .input_power_up = "low";
defparam \HEX4[0]~I .input_register_mode = "none";
defparam \HEX4[0]~I .input_sync_reset = "none";
defparam \HEX4[0]~I .oe_async_reset = "none";
defparam \HEX4[0]~I .oe_power_up = "low";
defparam \HEX4[0]~I .oe_register_mode = "none";
defparam \HEX4[0]~I .oe_sync_reset = "none";
defparam \HEX4[0]~I .operation_mode = "output";
defparam \HEX4[0]~I .output_async_reset = "none";
defparam \HEX4[0]~I .output_power_up = "low";
defparam \HEX4[0]~I .output_register_mode = "none";
defparam \HEX4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[6]~I (
	.datain(!\dadosRAM1|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[6]));
// synopsys translate_off
defparam \HEX5[6]~I .input_async_reset = "none";
defparam \HEX5[6]~I .input_power_up = "low";
defparam \HEX5[6]~I .input_register_mode = "none";
defparam \HEX5[6]~I .input_sync_reset = "none";
defparam \HEX5[6]~I .oe_async_reset = "none";
defparam \HEX5[6]~I .oe_power_up = "low";
defparam \HEX5[6]~I .oe_register_mode = "none";
defparam \HEX5[6]~I .oe_sync_reset = "none";
defparam \HEX5[6]~I .operation_mode = "output";
defparam \HEX5[6]~I .output_async_reset = "none";
defparam \HEX5[6]~I .output_power_up = "low";
defparam \HEX5[6]~I .output_register_mode = "none";
defparam \HEX5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[5]~I (
	.datain(\dadosRAM1|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[5]));
// synopsys translate_off
defparam \HEX5[5]~I .input_async_reset = "none";
defparam \HEX5[5]~I .input_power_up = "low";
defparam \HEX5[5]~I .input_register_mode = "none";
defparam \HEX5[5]~I .input_sync_reset = "none";
defparam \HEX5[5]~I .oe_async_reset = "none";
defparam \HEX5[5]~I .oe_power_up = "low";
defparam \HEX5[5]~I .oe_register_mode = "none";
defparam \HEX5[5]~I .oe_sync_reset = "none";
defparam \HEX5[5]~I .operation_mode = "output";
defparam \HEX5[5]~I .output_async_reset = "none";
defparam \HEX5[5]~I .output_power_up = "low";
defparam \HEX5[5]~I .output_register_mode = "none";
defparam \HEX5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[4]~I (
	.datain(\dadosRAM1|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[4]));
// synopsys translate_off
defparam \HEX5[4]~I .input_async_reset = "none";
defparam \HEX5[4]~I .input_power_up = "low";
defparam \HEX5[4]~I .input_register_mode = "none";
defparam \HEX5[4]~I .input_sync_reset = "none";
defparam \HEX5[4]~I .oe_async_reset = "none";
defparam \HEX5[4]~I .oe_power_up = "low";
defparam \HEX5[4]~I .oe_register_mode = "none";
defparam \HEX5[4]~I .oe_sync_reset = "none";
defparam \HEX5[4]~I .operation_mode = "output";
defparam \HEX5[4]~I .output_async_reset = "none";
defparam \HEX5[4]~I .output_power_up = "low";
defparam \HEX5[4]~I .output_register_mode = "none";
defparam \HEX5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[3]~I (
	.datain(\dadosRAM1|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[3]));
// synopsys translate_off
defparam \HEX5[3]~I .input_async_reset = "none";
defparam \HEX5[3]~I .input_power_up = "low";
defparam \HEX5[3]~I .input_register_mode = "none";
defparam \HEX5[3]~I .input_sync_reset = "none";
defparam \HEX5[3]~I .oe_async_reset = "none";
defparam \HEX5[3]~I .oe_power_up = "low";
defparam \HEX5[3]~I .oe_register_mode = "none";
defparam \HEX5[3]~I .oe_sync_reset = "none";
defparam \HEX5[3]~I .operation_mode = "output";
defparam \HEX5[3]~I .output_async_reset = "none";
defparam \HEX5[3]~I .output_power_up = "low";
defparam \HEX5[3]~I .output_register_mode = "none";
defparam \HEX5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[2]~I (
	.datain(\dadosRAM1|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[2]));
// synopsys translate_off
defparam \HEX5[2]~I .input_async_reset = "none";
defparam \HEX5[2]~I .input_power_up = "low";
defparam \HEX5[2]~I .input_register_mode = "none";
defparam \HEX5[2]~I .input_sync_reset = "none";
defparam \HEX5[2]~I .oe_async_reset = "none";
defparam \HEX5[2]~I .oe_power_up = "low";
defparam \HEX5[2]~I .oe_register_mode = "none";
defparam \HEX5[2]~I .oe_sync_reset = "none";
defparam \HEX5[2]~I .operation_mode = "output";
defparam \HEX5[2]~I .output_async_reset = "none";
defparam \HEX5[2]~I .output_power_up = "low";
defparam \HEX5[2]~I .output_register_mode = "none";
defparam \HEX5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[1]~I (
	.datain(\dadosRAM1|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[1]));
// synopsys translate_off
defparam \HEX5[1]~I .input_async_reset = "none";
defparam \HEX5[1]~I .input_power_up = "low";
defparam \HEX5[1]~I .input_register_mode = "none";
defparam \HEX5[1]~I .input_sync_reset = "none";
defparam \HEX5[1]~I .oe_async_reset = "none";
defparam \HEX5[1]~I .oe_power_up = "low";
defparam \HEX5[1]~I .oe_register_mode = "none";
defparam \HEX5[1]~I .oe_sync_reset = "none";
defparam \HEX5[1]~I .operation_mode = "output";
defparam \HEX5[1]~I .output_async_reset = "none";
defparam \HEX5[1]~I .output_power_up = "low";
defparam \HEX5[1]~I .output_register_mode = "none";
defparam \HEX5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[0]~I (
	.datain(\dadosRAM1|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[0]));
// synopsys translate_off
defparam \HEX5[0]~I .input_async_reset = "none";
defparam \HEX5[0]~I .input_power_up = "low";
defparam \HEX5[0]~I .input_register_mode = "none";
defparam \HEX5[0]~I .input_sync_reset = "none";
defparam \HEX5[0]~I .oe_async_reset = "none";
defparam \HEX5[0]~I .oe_power_up = "low";
defparam \HEX5[0]~I .oe_register_mode = "none";
defparam \HEX5[0]~I .oe_sync_reset = "none";
defparam \HEX5[0]~I .operation_mode = "output";
defparam \HEX5[0]~I .output_async_reset = "none";
defparam \HEX5[0]~I .output_power_up = "low";
defparam \HEX5[0]~I .output_register_mode = "none";
defparam \HEX5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[6]~I (
	.datain(!\dadosCache0|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[6]));
// synopsys translate_off
defparam \HEX6[6]~I .input_async_reset = "none";
defparam \HEX6[6]~I .input_power_up = "low";
defparam \HEX6[6]~I .input_register_mode = "none";
defparam \HEX6[6]~I .input_sync_reset = "none";
defparam \HEX6[6]~I .oe_async_reset = "none";
defparam \HEX6[6]~I .oe_power_up = "low";
defparam \HEX6[6]~I .oe_register_mode = "none";
defparam \HEX6[6]~I .oe_sync_reset = "none";
defparam \HEX6[6]~I .operation_mode = "output";
defparam \HEX6[6]~I .output_async_reset = "none";
defparam \HEX6[6]~I .output_power_up = "low";
defparam \HEX6[6]~I .output_register_mode = "none";
defparam \HEX6[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[5]~I (
	.datain(\dadosCache0|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[5]));
// synopsys translate_off
defparam \HEX6[5]~I .input_async_reset = "none";
defparam \HEX6[5]~I .input_power_up = "low";
defparam \HEX6[5]~I .input_register_mode = "none";
defparam \HEX6[5]~I .input_sync_reset = "none";
defparam \HEX6[5]~I .oe_async_reset = "none";
defparam \HEX6[5]~I .oe_power_up = "low";
defparam \HEX6[5]~I .oe_register_mode = "none";
defparam \HEX6[5]~I .oe_sync_reset = "none";
defparam \HEX6[5]~I .operation_mode = "output";
defparam \HEX6[5]~I .output_async_reset = "none";
defparam \HEX6[5]~I .output_power_up = "low";
defparam \HEX6[5]~I .output_register_mode = "none";
defparam \HEX6[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[4]~I (
	.datain(\dadosCache0|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[4]));
// synopsys translate_off
defparam \HEX6[4]~I .input_async_reset = "none";
defparam \HEX6[4]~I .input_power_up = "low";
defparam \HEX6[4]~I .input_register_mode = "none";
defparam \HEX6[4]~I .input_sync_reset = "none";
defparam \HEX6[4]~I .oe_async_reset = "none";
defparam \HEX6[4]~I .oe_power_up = "low";
defparam \HEX6[4]~I .oe_register_mode = "none";
defparam \HEX6[4]~I .oe_sync_reset = "none";
defparam \HEX6[4]~I .operation_mode = "output";
defparam \HEX6[4]~I .output_async_reset = "none";
defparam \HEX6[4]~I .output_power_up = "low";
defparam \HEX6[4]~I .output_register_mode = "none";
defparam \HEX6[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[3]~I (
	.datain(\dadosCache0|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[3]));
// synopsys translate_off
defparam \HEX6[3]~I .input_async_reset = "none";
defparam \HEX6[3]~I .input_power_up = "low";
defparam \HEX6[3]~I .input_register_mode = "none";
defparam \HEX6[3]~I .input_sync_reset = "none";
defparam \HEX6[3]~I .oe_async_reset = "none";
defparam \HEX6[3]~I .oe_power_up = "low";
defparam \HEX6[3]~I .oe_register_mode = "none";
defparam \HEX6[3]~I .oe_sync_reset = "none";
defparam \HEX6[3]~I .operation_mode = "output";
defparam \HEX6[3]~I .output_async_reset = "none";
defparam \HEX6[3]~I .output_power_up = "low";
defparam \HEX6[3]~I .output_register_mode = "none";
defparam \HEX6[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[2]~I (
	.datain(\dadosCache0|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[2]));
// synopsys translate_off
defparam \HEX6[2]~I .input_async_reset = "none";
defparam \HEX6[2]~I .input_power_up = "low";
defparam \HEX6[2]~I .input_register_mode = "none";
defparam \HEX6[2]~I .input_sync_reset = "none";
defparam \HEX6[2]~I .oe_async_reset = "none";
defparam \HEX6[2]~I .oe_power_up = "low";
defparam \HEX6[2]~I .oe_register_mode = "none";
defparam \HEX6[2]~I .oe_sync_reset = "none";
defparam \HEX6[2]~I .operation_mode = "output";
defparam \HEX6[2]~I .output_async_reset = "none";
defparam \HEX6[2]~I .output_power_up = "low";
defparam \HEX6[2]~I .output_register_mode = "none";
defparam \HEX6[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[1]~I (
	.datain(\dadosCache0|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[1]));
// synopsys translate_off
defparam \HEX6[1]~I .input_async_reset = "none";
defparam \HEX6[1]~I .input_power_up = "low";
defparam \HEX6[1]~I .input_register_mode = "none";
defparam \HEX6[1]~I .input_sync_reset = "none";
defparam \HEX6[1]~I .oe_async_reset = "none";
defparam \HEX6[1]~I .oe_power_up = "low";
defparam \HEX6[1]~I .oe_register_mode = "none";
defparam \HEX6[1]~I .oe_sync_reset = "none";
defparam \HEX6[1]~I .operation_mode = "output";
defparam \HEX6[1]~I .output_async_reset = "none";
defparam \HEX6[1]~I .output_power_up = "low";
defparam \HEX6[1]~I .output_register_mode = "none";
defparam \HEX6[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[0]~I (
	.datain(\dadosCache0|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[0]));
// synopsys translate_off
defparam \HEX6[0]~I .input_async_reset = "none";
defparam \HEX6[0]~I .input_power_up = "low";
defparam \HEX6[0]~I .input_register_mode = "none";
defparam \HEX6[0]~I .input_sync_reset = "none";
defparam \HEX6[0]~I .oe_async_reset = "none";
defparam \HEX6[0]~I .oe_power_up = "low";
defparam \HEX6[0]~I .oe_register_mode = "none";
defparam \HEX6[0]~I .oe_sync_reset = "none";
defparam \HEX6[0]~I .operation_mode = "output";
defparam \HEX6[0]~I .output_async_reset = "none";
defparam \HEX6[0]~I .output_power_up = "low";
defparam \HEX6[0]~I .output_register_mode = "none";
defparam \HEX6[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[6]~I (
	.datain(!\dadosCache1|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[6]));
// synopsys translate_off
defparam \HEX7[6]~I .input_async_reset = "none";
defparam \HEX7[6]~I .input_power_up = "low";
defparam \HEX7[6]~I .input_register_mode = "none";
defparam \HEX7[6]~I .input_sync_reset = "none";
defparam \HEX7[6]~I .oe_async_reset = "none";
defparam \HEX7[6]~I .oe_power_up = "low";
defparam \HEX7[6]~I .oe_register_mode = "none";
defparam \HEX7[6]~I .oe_sync_reset = "none";
defparam \HEX7[6]~I .operation_mode = "output";
defparam \HEX7[6]~I .output_async_reset = "none";
defparam \HEX7[6]~I .output_power_up = "low";
defparam \HEX7[6]~I .output_register_mode = "none";
defparam \HEX7[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[5]~I (
	.datain(\dadosCache1|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[5]));
// synopsys translate_off
defparam \HEX7[5]~I .input_async_reset = "none";
defparam \HEX7[5]~I .input_power_up = "low";
defparam \HEX7[5]~I .input_register_mode = "none";
defparam \HEX7[5]~I .input_sync_reset = "none";
defparam \HEX7[5]~I .oe_async_reset = "none";
defparam \HEX7[5]~I .oe_power_up = "low";
defparam \HEX7[5]~I .oe_register_mode = "none";
defparam \HEX7[5]~I .oe_sync_reset = "none";
defparam \HEX7[5]~I .operation_mode = "output";
defparam \HEX7[5]~I .output_async_reset = "none";
defparam \HEX7[5]~I .output_power_up = "low";
defparam \HEX7[5]~I .output_register_mode = "none";
defparam \HEX7[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[4]~I (
	.datain(\dadosCache1|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[4]));
// synopsys translate_off
defparam \HEX7[4]~I .input_async_reset = "none";
defparam \HEX7[4]~I .input_power_up = "low";
defparam \HEX7[4]~I .input_register_mode = "none";
defparam \HEX7[4]~I .input_sync_reset = "none";
defparam \HEX7[4]~I .oe_async_reset = "none";
defparam \HEX7[4]~I .oe_power_up = "low";
defparam \HEX7[4]~I .oe_register_mode = "none";
defparam \HEX7[4]~I .oe_sync_reset = "none";
defparam \HEX7[4]~I .operation_mode = "output";
defparam \HEX7[4]~I .output_async_reset = "none";
defparam \HEX7[4]~I .output_power_up = "low";
defparam \HEX7[4]~I .output_register_mode = "none";
defparam \HEX7[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[3]~I (
	.datain(\dadosCache1|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[3]));
// synopsys translate_off
defparam \HEX7[3]~I .input_async_reset = "none";
defparam \HEX7[3]~I .input_power_up = "low";
defparam \HEX7[3]~I .input_register_mode = "none";
defparam \HEX7[3]~I .input_sync_reset = "none";
defparam \HEX7[3]~I .oe_async_reset = "none";
defparam \HEX7[3]~I .oe_power_up = "low";
defparam \HEX7[3]~I .oe_register_mode = "none";
defparam \HEX7[3]~I .oe_sync_reset = "none";
defparam \HEX7[3]~I .operation_mode = "output";
defparam \HEX7[3]~I .output_async_reset = "none";
defparam \HEX7[3]~I .output_power_up = "low";
defparam \HEX7[3]~I .output_register_mode = "none";
defparam \HEX7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[2]~I (
	.datain(\dadosCache1|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[2]));
// synopsys translate_off
defparam \HEX7[2]~I .input_async_reset = "none";
defparam \HEX7[2]~I .input_power_up = "low";
defparam \HEX7[2]~I .input_register_mode = "none";
defparam \HEX7[2]~I .input_sync_reset = "none";
defparam \HEX7[2]~I .oe_async_reset = "none";
defparam \HEX7[2]~I .oe_power_up = "low";
defparam \HEX7[2]~I .oe_register_mode = "none";
defparam \HEX7[2]~I .oe_sync_reset = "none";
defparam \HEX7[2]~I .operation_mode = "output";
defparam \HEX7[2]~I .output_async_reset = "none";
defparam \HEX7[2]~I .output_power_up = "low";
defparam \HEX7[2]~I .output_register_mode = "none";
defparam \HEX7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[1]~I (
	.datain(\dadosCache1|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[1]));
// synopsys translate_off
defparam \HEX7[1]~I .input_async_reset = "none";
defparam \HEX7[1]~I .input_power_up = "low";
defparam \HEX7[1]~I .input_register_mode = "none";
defparam \HEX7[1]~I .input_sync_reset = "none";
defparam \HEX7[1]~I .oe_async_reset = "none";
defparam \HEX7[1]~I .oe_power_up = "low";
defparam \HEX7[1]~I .oe_register_mode = "none";
defparam \HEX7[1]~I .oe_sync_reset = "none";
defparam \HEX7[1]~I .operation_mode = "output";
defparam \HEX7[1]~I .output_async_reset = "none";
defparam \HEX7[1]~I .output_power_up = "low";
defparam \HEX7[1]~I .output_register_mode = "none";
defparam \HEX7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[0]~I (
	.datain(\dadosCache1|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[0]));
// synopsys translate_off
defparam \HEX7[0]~I .input_async_reset = "none";
defparam \HEX7[0]~I .input_power_up = "low";
defparam \HEX7[0]~I .input_register_mode = "none";
defparam \HEX7[0]~I .input_sync_reset = "none";
defparam \HEX7[0]~I .oe_async_reset = "none";
defparam \HEX7[0]~I .oe_power_up = "low";
defparam \HEX7[0]~I .oe_register_mode = "none";
defparam \HEX7[0]~I .oe_sync_reset = "none";
defparam \HEX7[0]~I .operation_mode = "output";
defparam \HEX7[0]~I .output_async_reset = "none";
defparam \HEX7[0]~I .output_power_up = "low";
defparam \HEX7[0]~I .output_register_mode = "none";
defparam \HEX7[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[10]));
// synopsys translate_off
defparam \SW[10]~I .input_async_reset = "none";
defparam \SW[10]~I .input_power_up = "low";
defparam \SW[10]~I .input_register_mode = "none";
defparam \SW[10]~I .input_sync_reset = "none";
defparam \SW[10]~I .oe_async_reset = "none";
defparam \SW[10]~I .oe_power_up = "low";
defparam \SW[10]~I .oe_register_mode = "none";
defparam \SW[10]~I .oe_sync_reset = "none";
defparam \SW[10]~I .operation_mode = "input";
defparam \SW[10]~I .output_async_reset = "none";
defparam \SW[10]~I .output_power_up = "low";
defparam \SW[10]~I .output_register_mode = "none";
defparam \SW[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[16]));
// synopsys translate_off
defparam \SW[16]~I .input_async_reset = "none";
defparam \SW[16]~I .input_power_up = "low";
defparam \SW[16]~I .input_register_mode = "none";
defparam \SW[16]~I .input_sync_reset = "none";
defparam \SW[16]~I .oe_async_reset = "none";
defparam \SW[16]~I .oe_power_up = "low";
defparam \SW[16]~I .oe_register_mode = "none";
defparam \SW[16]~I .oe_sync_reset = "none";
defparam \SW[16]~I .operation_mode = "input";
defparam \SW[16]~I .output_async_reset = "none";
defparam \SW[16]~I .output_power_up = "low";
defparam \SW[16]~I .output_register_mode = "none";
defparam \SW[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[2]));
// synopsys translate_off
defparam \KEY[2]~I .input_async_reset = "none";
defparam \KEY[2]~I .input_power_up = "low";
defparam \KEY[2]~I .input_register_mode = "none";
defparam \KEY[2]~I .input_sync_reset = "none";
defparam \KEY[2]~I .oe_async_reset = "none";
defparam \KEY[2]~I .oe_power_up = "low";
defparam \KEY[2]~I .oe_register_mode = "none";
defparam \KEY[2]~I .oe_sync_reset = "none";
defparam \KEY[2]~I .operation_mode = "input";
defparam \KEY[2]~I .output_async_reset = "none";
defparam \KEY[2]~I .output_power_up = "low";
defparam \KEY[2]~I .output_register_mode = "none";
defparam \KEY[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[3]));
// synopsys translate_off
defparam \KEY[3]~I .input_async_reset = "none";
defparam \KEY[3]~I .input_power_up = "low";
defparam \KEY[3]~I .input_register_mode = "none";
defparam \KEY[3]~I .input_sync_reset = "none";
defparam \KEY[3]~I .oe_async_reset = "none";
defparam \KEY[3]~I .oe_power_up = "low";
defparam \KEY[3]~I .oe_register_mode = "none";
defparam \KEY[3]~I .oe_sync_reset = "none";
defparam \KEY[3]~I .operation_mode = "input";
defparam \KEY[3]~I .output_async_reset = "none";
defparam \KEY[3]~I .output_power_up = "low";
defparam \KEY[3]~I .output_register_mode = "none";
defparam \KEY[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[0]));
// synopsys translate_off
defparam \LEDG[0]~I .input_async_reset = "none";
defparam \LEDG[0]~I .input_power_up = "low";
defparam \LEDG[0]~I .input_register_mode = "none";
defparam \LEDG[0]~I .input_sync_reset = "none";
defparam \LEDG[0]~I .oe_async_reset = "none";
defparam \LEDG[0]~I .oe_power_up = "low";
defparam \LEDG[0]~I .oe_register_mode = "none";
defparam \LEDG[0]~I .oe_sync_reset = "none";
defparam \LEDG[0]~I .operation_mode = "output";
defparam \LEDG[0]~I .output_async_reset = "none";
defparam \LEDG[0]~I .output_power_up = "low";
defparam \LEDG[0]~I .output_register_mode = "none";
defparam \LEDG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[1]));
// synopsys translate_off
defparam \LEDG[1]~I .input_async_reset = "none";
defparam \LEDG[1]~I .input_power_up = "low";
defparam \LEDG[1]~I .input_register_mode = "none";
defparam \LEDG[1]~I .input_sync_reset = "none";
defparam \LEDG[1]~I .oe_async_reset = "none";
defparam \LEDG[1]~I .oe_power_up = "low";
defparam \LEDG[1]~I .oe_register_mode = "none";
defparam \LEDG[1]~I .oe_sync_reset = "none";
defparam \LEDG[1]~I .operation_mode = "output";
defparam \LEDG[1]~I .output_async_reset = "none";
defparam \LEDG[1]~I .output_power_up = "low";
defparam \LEDG[1]~I .output_register_mode = "none";
defparam \LEDG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[2]));
// synopsys translate_off
defparam \LEDG[2]~I .input_async_reset = "none";
defparam \LEDG[2]~I .input_power_up = "low";
defparam \LEDG[2]~I .input_register_mode = "none";
defparam \LEDG[2]~I .input_sync_reset = "none";
defparam \LEDG[2]~I .oe_async_reset = "none";
defparam \LEDG[2]~I .oe_power_up = "low";
defparam \LEDG[2]~I .oe_register_mode = "none";
defparam \LEDG[2]~I .oe_sync_reset = "none";
defparam \LEDG[2]~I .operation_mode = "output";
defparam \LEDG[2]~I .output_async_reset = "none";
defparam \LEDG[2]~I .output_power_up = "low";
defparam \LEDG[2]~I .output_register_mode = "none";
defparam \LEDG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[3]));
// synopsys translate_off
defparam \LEDG[3]~I .input_async_reset = "none";
defparam \LEDG[3]~I .input_power_up = "low";
defparam \LEDG[3]~I .input_register_mode = "none";
defparam \LEDG[3]~I .input_sync_reset = "none";
defparam \LEDG[3]~I .oe_async_reset = "none";
defparam \LEDG[3]~I .oe_power_up = "low";
defparam \LEDG[3]~I .oe_register_mode = "none";
defparam \LEDG[3]~I .oe_sync_reset = "none";
defparam \LEDG[3]~I .operation_mode = "output";
defparam \LEDG[3]~I .output_async_reset = "none";
defparam \LEDG[3]~I .output_power_up = "low";
defparam \LEDG[3]~I .output_register_mode = "none";
defparam \LEDG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[4]));
// synopsys translate_off
defparam \LEDG[4]~I .input_async_reset = "none";
defparam \LEDG[4]~I .input_power_up = "low";
defparam \LEDG[4]~I .input_register_mode = "none";
defparam \LEDG[4]~I .input_sync_reset = "none";
defparam \LEDG[4]~I .oe_async_reset = "none";
defparam \LEDG[4]~I .oe_power_up = "low";
defparam \LEDG[4]~I .oe_register_mode = "none";
defparam \LEDG[4]~I .oe_sync_reset = "none";
defparam \LEDG[4]~I .operation_mode = "output";
defparam \LEDG[4]~I .output_async_reset = "none";
defparam \LEDG[4]~I .output_power_up = "low";
defparam \LEDG[4]~I .output_register_mode = "none";
defparam \LEDG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[5]));
// synopsys translate_off
defparam \LEDG[5]~I .input_async_reset = "none";
defparam \LEDG[5]~I .input_power_up = "low";
defparam \LEDG[5]~I .input_register_mode = "none";
defparam \LEDG[5]~I .input_sync_reset = "none";
defparam \LEDG[5]~I .oe_async_reset = "none";
defparam \LEDG[5]~I .oe_power_up = "low";
defparam \LEDG[5]~I .oe_register_mode = "none";
defparam \LEDG[5]~I .oe_sync_reset = "none";
defparam \LEDG[5]~I .operation_mode = "output";
defparam \LEDG[5]~I .output_async_reset = "none";
defparam \LEDG[5]~I .output_power_up = "low";
defparam \LEDG[5]~I .output_register_mode = "none";
defparam \LEDG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[6]));
// synopsys translate_off
defparam \LEDG[6]~I .input_async_reset = "none";
defparam \LEDG[6]~I .input_power_up = "low";
defparam \LEDG[6]~I .input_register_mode = "none";
defparam \LEDG[6]~I .input_sync_reset = "none";
defparam \LEDG[6]~I .oe_async_reset = "none";
defparam \LEDG[6]~I .oe_power_up = "low";
defparam \LEDG[6]~I .oe_register_mode = "none";
defparam \LEDG[6]~I .oe_sync_reset = "none";
defparam \LEDG[6]~I .operation_mode = "output";
defparam \LEDG[6]~I .output_async_reset = "none";
defparam \LEDG[6]~I .output_power_up = "low";
defparam \LEDG[6]~I .output_register_mode = "none";
defparam \LEDG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[7]~I (
	.datain(\cache|hit~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[7]));
// synopsys translate_off
defparam \LEDG[7]~I .input_async_reset = "none";
defparam \LEDG[7]~I .input_power_up = "low";
defparam \LEDG[7]~I .input_register_mode = "none";
defparam \LEDG[7]~I .input_sync_reset = "none";
defparam \LEDG[7]~I .oe_async_reset = "none";
defparam \LEDG[7]~I .oe_power_up = "low";
defparam \LEDG[7]~I .oe_register_mode = "none";
defparam \LEDG[7]~I .oe_sync_reset = "none";
defparam \LEDG[7]~I .operation_mode = "output";
defparam \LEDG[7]~I .output_async_reset = "none";
defparam \LEDG[7]~I .output_power_up = "low";
defparam \LEDG[7]~I .output_register_mode = "none";
defparam \LEDG[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[8]));
// synopsys translate_off
defparam \LEDG[8]~I .input_async_reset = "none";
defparam \LEDG[8]~I .input_power_up = "low";
defparam \LEDG[8]~I .input_register_mode = "none";
defparam \LEDG[8]~I .input_sync_reset = "none";
defparam \LEDG[8]~I .oe_async_reset = "none";
defparam \LEDG[8]~I .oe_power_up = "low";
defparam \LEDG[8]~I .oe_register_mode = "none";
defparam \LEDG[8]~I .oe_sync_reset = "none";
defparam \LEDG[8]~I .operation_mode = "output";
defparam \LEDG[8]~I .output_async_reset = "none";
defparam \LEDG[8]~I .output_power_up = "low";
defparam \LEDG[8]~I .output_register_mode = "none";
defparam \LEDG[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[0]~I (
	.datain(!\cache|hit~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "none";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "none";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "none";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[4]~I (
	.datain(\cache|d3~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "none";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[5]~I (
	.datain(\cache|d2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "none";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[6]~I (
	.datain(\cache|d1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "none";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[7]~I (
	.datain(\cache|d0~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "none";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "none";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[9]~I (
	.datain(\cache|lru3 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "none";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[10]~I (
	.datain(\cache|lru3 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[10]));
// synopsys translate_off
defparam \LEDR[10]~I .input_async_reset = "none";
defparam \LEDR[10]~I .input_power_up = "low";
defparam \LEDR[10]~I .input_register_mode = "none";
defparam \LEDR[10]~I .input_sync_reset = "none";
defparam \LEDR[10]~I .oe_async_reset = "none";
defparam \LEDR[10]~I .oe_power_up = "low";
defparam \LEDR[10]~I .oe_register_mode = "none";
defparam \LEDR[10]~I .oe_sync_reset = "none";
defparam \LEDR[10]~I .operation_mode = "output";
defparam \LEDR[10]~I .output_async_reset = "none";
defparam \LEDR[10]~I .output_power_up = "low";
defparam \LEDR[10]~I .output_register_mode = "none";
defparam \LEDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[11]~I (
	.datain(\cache|lru2 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[11]));
// synopsys translate_off
defparam \LEDR[11]~I .input_async_reset = "none";
defparam \LEDR[11]~I .input_power_up = "low";
defparam \LEDR[11]~I .input_register_mode = "none";
defparam \LEDR[11]~I .input_sync_reset = "none";
defparam \LEDR[11]~I .oe_async_reset = "none";
defparam \LEDR[11]~I .oe_power_up = "low";
defparam \LEDR[11]~I .oe_register_mode = "none";
defparam \LEDR[11]~I .oe_sync_reset = "none";
defparam \LEDR[11]~I .operation_mode = "output";
defparam \LEDR[11]~I .output_async_reset = "none";
defparam \LEDR[11]~I .output_power_up = "low";
defparam \LEDR[11]~I .output_register_mode = "none";
defparam \LEDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[12]~I (
	.datain(\cache|lru2 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[12]));
// synopsys translate_off
defparam \LEDR[12]~I .input_async_reset = "none";
defparam \LEDR[12]~I .input_power_up = "low";
defparam \LEDR[12]~I .input_register_mode = "none";
defparam \LEDR[12]~I .input_sync_reset = "none";
defparam \LEDR[12]~I .oe_async_reset = "none";
defparam \LEDR[12]~I .oe_power_up = "low";
defparam \LEDR[12]~I .oe_register_mode = "none";
defparam \LEDR[12]~I .oe_sync_reset = "none";
defparam \LEDR[12]~I .operation_mode = "output";
defparam \LEDR[12]~I .output_async_reset = "none";
defparam \LEDR[12]~I .output_power_up = "low";
defparam \LEDR[12]~I .output_register_mode = "none";
defparam \LEDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[13]~I (
	.datain(\cache|lru1 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[13]));
// synopsys translate_off
defparam \LEDR[13]~I .input_async_reset = "none";
defparam \LEDR[13]~I .input_power_up = "low";
defparam \LEDR[13]~I .input_register_mode = "none";
defparam \LEDR[13]~I .input_sync_reset = "none";
defparam \LEDR[13]~I .oe_async_reset = "none";
defparam \LEDR[13]~I .oe_power_up = "low";
defparam \LEDR[13]~I .oe_register_mode = "none";
defparam \LEDR[13]~I .oe_sync_reset = "none";
defparam \LEDR[13]~I .operation_mode = "output";
defparam \LEDR[13]~I .output_async_reset = "none";
defparam \LEDR[13]~I .output_power_up = "low";
defparam \LEDR[13]~I .output_register_mode = "none";
defparam \LEDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[14]~I (
	.datain(\cache|lru1 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[14]));
// synopsys translate_off
defparam \LEDR[14]~I .input_async_reset = "none";
defparam \LEDR[14]~I .input_power_up = "low";
defparam \LEDR[14]~I .input_register_mode = "none";
defparam \LEDR[14]~I .input_sync_reset = "none";
defparam \LEDR[14]~I .oe_async_reset = "none";
defparam \LEDR[14]~I .oe_power_up = "low";
defparam \LEDR[14]~I .oe_register_mode = "none";
defparam \LEDR[14]~I .oe_sync_reset = "none";
defparam \LEDR[14]~I .operation_mode = "output";
defparam \LEDR[14]~I .output_async_reset = "none";
defparam \LEDR[14]~I .output_power_up = "low";
defparam \LEDR[14]~I .output_register_mode = "none";
defparam \LEDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[15]~I (
	.datain(\cache|lru0 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[15]));
// synopsys translate_off
defparam \LEDR[15]~I .input_async_reset = "none";
defparam \LEDR[15]~I .input_power_up = "low";
defparam \LEDR[15]~I .input_register_mode = "none";
defparam \LEDR[15]~I .input_sync_reset = "none";
defparam \LEDR[15]~I .oe_async_reset = "none";
defparam \LEDR[15]~I .oe_power_up = "low";
defparam \LEDR[15]~I .oe_register_mode = "none";
defparam \LEDR[15]~I .oe_sync_reset = "none";
defparam \LEDR[15]~I .operation_mode = "output";
defparam \LEDR[15]~I .output_async_reset = "none";
defparam \LEDR[15]~I .output_power_up = "low";
defparam \LEDR[15]~I .output_register_mode = "none";
defparam \LEDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[16]~I (
	.datain(\cache|lru0 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[16]));
// synopsys translate_off
defparam \LEDR[16]~I .input_async_reset = "none";
defparam \LEDR[16]~I .input_power_up = "low";
defparam \LEDR[16]~I .input_register_mode = "none";
defparam \LEDR[16]~I .input_sync_reset = "none";
defparam \LEDR[16]~I .oe_async_reset = "none";
defparam \LEDR[16]~I .oe_power_up = "low";
defparam \LEDR[16]~I .oe_register_mode = "none";
defparam \LEDR[16]~I .oe_sync_reset = "none";
defparam \LEDR[16]~I .operation_mode = "output";
defparam \LEDR[16]~I .output_async_reset = "none";
defparam \LEDR[16]~I .output_power_up = "low";
defparam \LEDR[16]~I .output_register_mode = "none";
defparam \LEDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[17]~I (
	.datain(\SW~combout [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[17]));
// synopsys translate_off
defparam \LEDR[17]~I .input_async_reset = "none";
defparam \LEDR[17]~I .input_power_up = "low";
defparam \LEDR[17]~I .input_register_mode = "none";
defparam \LEDR[17]~I .input_sync_reset = "none";
defparam \LEDR[17]~I .oe_async_reset = "none";
defparam \LEDR[17]~I .oe_power_up = "low";
defparam \LEDR[17]~I .oe_register_mode = "none";
defparam \LEDR[17]~I .oe_sync_reset = "none";
defparam \LEDR[17]~I .operation_mode = "output";
defparam \LEDR[17]~I .output_async_reset = "none";
defparam \LEDR[17]~I .output_power_up = "low";
defparam \LEDR[17]~I .output_register_mode = "none";
defparam \LEDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
