// Seed: 689270353
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output logic [7:0] id_2;
  input wire id_1;
  assign id_2['d0] = id_3;
endmodule
module module_1 #(
    parameter id_3 = 32'd97,
    parameter id_5 = 32'd53
) (
    input supply0 id_0,
    input wire id_1,
    input wire id_2,
    input uwire _id_3
);
  wire [1 : id_3] _id_5;
  logic [7:0] id_6, id_7;
  wire id_8;
  assign id_7[id_5] = -1;
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_9
  );
endmodule
