# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../../RTL/top.sv" \
"../../../../../../RTL/instruction_memory.sv" \
"../../../../../../RTL/register_file.sv" \
"../../../../../../RTL/computing_unit.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
