

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>FPGA Manager &mdash; The Linux Kernel  documentation</title>
  

  
  

  

  
  
    

  

  
  
    <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  

  
    <link rel="stylesheet" href="../../_static/theme_overrides.css" type="text/css" />
  

  
    <link rel="top" title="The Linux Kernel  documentation" href="../../index.html"/>
        <link rel="up" title="FPGA Subsystem" href="index.html"/>
        <link rel="next" title="FPGA Bridge" href="fpga-bridge.html"/>
        <link rel="prev" title="Introduction" href="intro.html"/> 

  
  <script src="../../_static/js/modernizr.min.js"></script>

</head>

<body class="wy-body-for-nav" role="document">

  <div class="wy-grid-for-nav">

    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
          

          
            <a href="../../index.html" class="icon icon-home"> The Linux Kernel
          

          
          </a>

          
            
            
              <div class="version">
                4.19.0-xilinx-v2019.1
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
                <ul>
<li class="toctree-l1"><a class="reference internal" href="../../process/license-rules.html">Linux kernel licensing rules</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../admin-guide/index.html">The Linux kernel user&#8217;s and administrator&#8217;s guide</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../userspace-api/index.html">The Linux kernel user-space API guide</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../process/index.html">Working with the kernel development community</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../dev-tools/index.html">Development tools for the kernel</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../doc-guide/index.html">How to write kernel documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../kernel-hacking/index.html">Kernel Hacking Guides</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../trace/index.html">Linux Tracing Technologies</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../maintainer/index.html">Kernel Maintainer Handbook</a></li>
</ul>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">The Linux driver implementer&#8217;s API guide</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../basics.html">Driver Basics</a></li>
<li class="toctree-l2"><a class="reference internal" href="../infrastructure.html">Device drivers infrastructure</a></li>
<li class="toctree-l2"><a class="reference internal" href="../pm/index.html">Device Power Management</a></li>
<li class="toctree-l2"><a class="reference internal" href="../clk.html">The Common Clk Framework</a></li>
<li class="toctree-l2"><a class="reference internal" href="../device-io.html">Bus-Independent Device Accesses</a></li>
<li class="toctree-l2"><a class="reference internal" href="../device_connection.html">Device connections</a></li>
<li class="toctree-l2"><a class="reference internal" href="../dma-buf.html">Buffer Sharing and Synchronization</a></li>
<li class="toctree-l2"><a class="reference internal" href="../device_link.html">Device links</a></li>
<li class="toctree-l2"><a class="reference internal" href="../message-based.html">Message-based devices</a></li>
<li class="toctree-l2"><a class="reference internal" href="../sound.html">Sound Devices</a></li>
<li class="toctree-l2"><a class="reference internal" href="../frame-buffer.html">Frame Buffer Library</a></li>
<li class="toctree-l2"><a class="reference internal" href="../regulator.html">Voltage and current regulator API</a></li>
<li class="toctree-l2"><a class="reference internal" href="../iio/index.html">Industrial I/O</a></li>
<li class="toctree-l2"><a class="reference internal" href="../input.html">Input Subsystem</a></li>
<li class="toctree-l2"><a class="reference internal" href="../usb/index.html">Linux USB API</a></li>
<li class="toctree-l2"><a class="reference internal" href="../pci.html">PCI Support Library</a></li>
<li class="toctree-l2"><a class="reference internal" href="../pci.html#pci-hotplug-support-library">PCI Hotplug Support Library</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spi.html">Serial Peripheral Interface (SPI)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../i2c.html">I<sup>2</sup>C and SMBus Subsystem</a></li>
<li class="toctree-l2"><a class="reference internal" href="../hsi.html">High Speed Synchronous Serial Interface (HSI)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../edac.html">Error Detection And Correction (EDAC) Devices</a></li>
<li class="toctree-l2"><a class="reference internal" href="../scsi.html">SCSI Interfaces Guide</a></li>
<li class="toctree-l2"><a class="reference internal" href="../libata.html">libATA Developer&#8217;s Guide</a></li>
<li class="toctree-l2"><a class="reference internal" href="../target.html">target and iSCSI Interfaces Guide</a></li>
<li class="toctree-l2"><a class="reference internal" href="../mtdnand.html">MTD NAND Driver Programming Interface</a></li>
<li class="toctree-l2"><a class="reference internal" href="../miscellaneous.html">Parallel Port Devices</a></li>
<li class="toctree-l2"><a class="reference internal" href="../miscellaneous.html#x50-uart-driver">16x50 UART Driver</a></li>
<li class="toctree-l2"><a class="reference internal" href="../miscellaneous.html#pulse-width-modulation-pwm">Pulse-Width Modulation (PWM)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../w1.html">W1: Dallas&#8217; 1-wire bus</a></li>
<li class="toctree-l2"><a class="reference internal" href="../rapidio.html">RapidIO Subsystem Guide</a></li>
<li class="toctree-l2"><a class="reference internal" href="../s390-drivers.html">Writing s390 channel device drivers</a></li>
<li class="toctree-l2"><a class="reference internal" href="../vme.html">VME Device Drivers</a></li>
<li class="toctree-l2"><a class="reference internal" href="../80211/index.html">Linux 802.11 Driver Developer&#8217;s Guide</a></li>
<li class="toctree-l2"><a class="reference internal" href="../uio-howto.html">The Userspace I/O HOWTO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../firmware/index.html">Linux Firmware API</a></li>
<li class="toctree-l2"><a class="reference internal" href="../pinctl.html">PINCTRL (PIN CONTROL) subsystem</a></li>
<li class="toctree-l2"><a class="reference internal" href="../gpio/index.html">General Purpose Input/Output (GPIO)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../misc_devices.html">Miscellaneous Devices</a></li>
<li class="toctree-l2"><a class="reference internal" href="../dmaengine/index.html">DMAEngine documentation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../slimbus.html">Linux kernel SLIMbus support</a></li>
<li class="toctree-l2"><a class="reference internal" href="../soundwire/index.html">SoundWire Documentation</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">FPGA Subsystem</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="intro.html">Introduction</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="">FPGA Manager</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#overview">Overview</a></li>
<li class="toctree-l4"><a class="reference internal" href="#how-to-support-a-new-fpga-device">How to support a new FPGA device</a></li>
<li class="toctree-l4"><a class="reference internal" href="#how-to-write-an-image-buffer-to-a-supported-fpga">How to write an image buffer to a supported FPGA</a></li>
<li class="toctree-l4"><a class="reference internal" href="#api-for-implementing-a-new-fpga-manager-driver">API for implementing a new FPGA Manager driver</a></li>
<li class="toctree-l4"><a class="reference internal" href="#api-for-programming-an-fpga">API for programming an FPGA</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="fpga-bridge.html">FPGA Bridge</a></li>
<li class="toctree-l3"><a class="reference internal" href="fpga-region.html">FPGA Region</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../core-api/index.html">Core API Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../media/index.html">Linux Media Subsystem Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../networking/index.html">Linux Networking Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../input/index.html">The Linux Input Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../gpu/index.html">Linux GPU Driver Developer&#8217;s Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../security/index.html">Security Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../sound/index.html">Linux Sound Subsystem Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../crypto/index.html">Linux Kernel Crypto API</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../filesystems/index.html">Linux Filesystems API</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../vm/index.html">Linux Memory Management Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../bpf/index.html">BPF Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../misc-devices/index.html">Assorted Miscellaneous Devices Documentation</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../sh/index.html">SuperH Interfaces Guide</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../filesystems/ext4/index.html">ext4 Filesystem</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../translations/index.html">Translations</a></li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" role="navigation" aria-label="top navigation">
        <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
        <a href="../../index.html">The Linux Kernel</a>
      </nav>


      
      <div class="wy-nav-content">
        <div class="rst-content">
          

 



<div role="navigation" aria-label="breadcrumbs navigation">
  <ul class="wy-breadcrumbs">
    <li><a href="../../index.html">Docs</a> &raquo;</li>
      
          <li><a href="../index.html">The Linux driver implementer&#8217;s API guide</a> &raquo;</li>
      
          <li><a href="index.html">FPGA Subsystem</a> &raquo;</li>
      
    <li>FPGA Manager</li>
      <li class="wy-breadcrumbs-aside">
        
          
            <a href="../../_sources/driver-api/fpga/fpga-mgr.txt" rel="nofollow"> View page source</a>
          
        
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="fpga-manager">
<h1>FPGA Manager<a class="headerlink" href="#fpga-manager" title="Permalink to this headline">¶</a></h1>
<div class="section" id="overview">
<h2>Overview<a class="headerlink" href="#overview" title="Permalink to this headline">¶</a></h2>
<p>The FPGA manager core exports a set of functions for programming an FPGA with
an image.  The API is manufacturer agnostic.  All manufacturer specifics are
hidden away in a low level driver which registers a set of ops with the core.
The FPGA image data itself is very manufacturer specific, but for our purposes
it&#8217;s just binary data.  The FPGA manager core won&#8217;t parse it.</p>
<p>The FPGA image to be programmed can be in a scatter gather list, a single
contiguous buffer, or a firmware file.  Because allocating contiguous kernel
memory for the buffer should be avoided, users are encouraged to use a scatter
gather list instead if possible.</p>
<p>The particulars for programming the image are presented in a structure (struct
fpga_image_info).  This struct contains parameters such as pointers to the
FPGA image as well as image-specific particulars such as whether the image was
built for full or partial reconfiguration.</p>
</div>
<div class="section" id="how-to-support-a-new-fpga-device">
<h2>How to support a new FPGA device<a class="headerlink" href="#how-to-support-a-new-fpga-device" title="Permalink to this headline">¶</a></h2>
<p>To add another FPGA manager, write a driver that implements a set of ops.  The
probe function calls fpga_mgr_register(), such as:</p>
<div class="highlight-none"><div class="highlight"><pre>static const struct fpga_manager_ops socfpga_fpga_ops = {
        .write_init = socfpga_fpga_ops_configure_init,
        .write = socfpga_fpga_ops_configure_write,
        .write_complete = socfpga_fpga_ops_configure_complete,
        .state = socfpga_fpga_ops_state,
};

static int socfpga_fpga_probe(struct platform_device *pdev)
{
        struct device *dev = &amp;pdev-&gt;dev;
        struct socfpga_fpga_priv *priv;
        struct fpga_manager *mgr;
        int ret;

        priv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL);
        if (!priv)
                return -ENOMEM;

        /*
         * do ioremaps, get interrupts, etc. and save
         * them in priv
         */

        mgr = fpga_mgr_create(dev, &quot;Altera SOCFPGA FPGA Manager&quot;,
                              &amp;socfpga_fpga_ops, priv);
        if (!mgr)
                return -ENOMEM;

        platform_set_drvdata(pdev, mgr);

        ret = fpga_mgr_register(mgr);
        if (ret)
                fpga_mgr_free(mgr);

        return ret;
}

static int socfpga_fpga_remove(struct platform_device *pdev)
{
        struct fpga_manager *mgr = platform_get_drvdata(pdev);

        fpga_mgr_unregister(mgr);

        return 0;
}
</pre></div>
</div>
<p>The ops will implement whatever device specific register writes are needed to
do the programming sequence for this particular FPGA.  These ops return 0 for
success or negative error codes otherwise.</p>
<dl class="docutils">
<dt>The programming sequence is::</dt>
<dd><ol class="first last arabic simple">
<li>.write_init</li>
<li>.write or .write_sg (may be called once or multiple times)</li>
<li>.write_complete</li>
</ol>
</dd>
</dl>
<p>The .write_init function will prepare the FPGA to receive the image data.  The
buffer passed into .write_init will be at most .initial_header_size bytes long;
if the whole bitstream is not immediately available then the core code will
buffer up at least this much before starting.</p>
<p>The .write function writes a buffer to the FPGA. The buffer may be contain the
whole FPGA image or may be a smaller chunk of an FPGA image.  In the latter
case, this function is called multiple times for successive chunks. This interface
is suitable for drivers which use PIO.</p>
<p>The .write_sg version behaves the same as .write except the input is a sg_table
scatter list. This interface is suitable for drivers which use DMA.</p>
<p>The .write_complete function is called after all the image has been written
to put the FPGA into operating mode.</p>
<p>The ops include a .state function which will determine the state the FPGA is in
and return a code of type enum fpga_mgr_states.  It doesn&#8217;t result in a change
in state.</p>
</div>
<div class="section" id="how-to-write-an-image-buffer-to-a-supported-fpga">
<h2>How to write an image buffer to a supported FPGA<a class="headerlink" href="#how-to-write-an-image-buffer-to-a-supported-fpga" title="Permalink to this headline">¶</a></h2>
<p>Some sample code:</p>
<div class="highlight-none"><div class="highlight"><pre>#include &lt;linux/fpga/fpga-mgr.h&gt;

struct fpga_manager *mgr;
struct fpga_image_info *info;
int ret;

/*
 * Get a reference to FPGA manager.  The manager is not locked, so you can
 * hold onto this reference without it preventing programming.
 *
 * This example uses the device node of the manager.  Alternatively, use
 * fpga_mgr_get(dev) instead if you have the device.
 */
mgr = of_fpga_mgr_get(mgr_node);

/* struct with information about the FPGA image to program. */
info = fpga_image_info_alloc(dev);

/* flags indicates whether to do full or partial reconfiguration */
info-&gt;flags = FPGA_MGR_PARTIAL_RECONFIG;

/*
 * At this point, indicate where the image is. This is pseudo-code; you&#39;re
 * going to use one of these three.
 */
if (image is in a scatter gather table) {

        info-&gt;sgt = [your scatter gather table]

} else if (image is in a buffer) {

        info-&gt;buf = [your image buffer]
        info-&gt;count = [image buffer size]

} else if (image is in a firmware file) {

        info-&gt;firmware_name = devm_kstrdup(dev, firmware_name, GFP_KERNEL);

}

/* Get exclusive control of FPGA manager */
ret = fpga_mgr_lock(mgr);

/* Load the buffer to the FPGA */
ret = fpga_mgr_buf_load(mgr, &amp;info, buf, count);

/* Release the FPGA manager */
fpga_mgr_unlock(mgr);
fpga_mgr_put(mgr);

/* Deallocate the image info if you&#39;re done with it */
fpga_image_info_free(info);
</pre></div>
</div>
</div>
<div class="section" id="api-for-implementing-a-new-fpga-manager-driver">
<h2>API for implementing a new FPGA Manager driver<a class="headerlink" href="#api-for-implementing-a-new-fpga-manager-driver" title="Permalink to this headline">¶</a></h2>
<dl class="type">
<dt id="c.fpga_manager">
struct <code class="descname">fpga_manager</code><a class="headerlink" href="#c.fpga_manager" title="Permalink to this definition">¶</a></dt>
<dd><p>fpga manager structure</p>
</dd></dl>

<p><strong>Definition</strong></p>
<div class="highlight-none"><div class="highlight"><pre>struct fpga_manager {
  const char *name;
  long int flags;
  char key[ENCRYPTED_KEY_LEN];
  char iv[ENCRYPTED_IV_LEN];
  struct device dev;
  struct mutex ref_mutex;
  enum fpga_mgr_states state;
  struct fpga_compat_id *compat_id;
  const struct fpga_manager_ops *mops;
  void *priv;
#ifdef CONFIG_FPGA_MGR_DEBUG_FS;
  struct dentry *dir;
#endif;
};
</pre></div>
</div>
<p><strong>Members</strong></p>
<dl class="docutils">
<dt><code class="docutils literal"><span class="pre">name</span></code></dt>
<dd>name of low level fpga manager</dd>
<dt><code class="docutils literal"><span class="pre">flags</span></code></dt>
<dd>flags determines the type of Bitstream</dd>
<dt><code class="docutils literal"><span class="pre">key</span></code></dt>
<dd>key value useful for Encrypted Bitstream loading to read the userkey</dd>
<dt><code class="docutils literal"><span class="pre">iv</span></code></dt>
<dd>iv (or) initialization vector is useful for Encrypted Bitstream loading</dd>
<dt><code class="docutils literal"><span class="pre">dev</span></code></dt>
<dd>fpga manager device</dd>
<dt><code class="docutils literal"><span class="pre">ref_mutex</span></code></dt>
<dd>only allows one reference to fpga manager</dd>
<dt><code class="docutils literal"><span class="pre">state</span></code></dt>
<dd>state of fpga manager</dd>
<dt><code class="docutils literal"><span class="pre">compat_id</span></code></dt>
<dd>FPGA manager id for compatibility check.</dd>
<dt><code class="docutils literal"><span class="pre">mops</span></code></dt>
<dd>pointer to struct of fpga manager ops</dd>
<dt><code class="docutils literal"><span class="pre">priv</span></code></dt>
<dd>low level driver private date</dd>
<dt><code class="docutils literal"><span class="pre">dir</span></code></dt>
<dd>debugfs image directory</dd>
</dl>
<dl class="type">
<dt id="c.fpga_manager_ops">
struct <code class="descname">fpga_manager_ops</code><a class="headerlink" href="#c.fpga_manager_ops" title="Permalink to this definition">¶</a></dt>
<dd><p>ops for low level fpga manager drivers</p>
</dd></dl>

<p><strong>Definition</strong></p>
<div class="highlight-none"><div class="highlight"><pre>struct fpga_manager_ops {
  size_t initial_header_size;
  enum fpga_mgr_states (*state)(struct fpga_manager *mgr);
  u64 (*status)(struct fpga_manager *mgr);
  int (*write_init)(struct fpga_manager *mgr,struct fpga_image_info *info, const char *buf, size_t count);
  int (*write)(struct fpga_manager *mgr, const char *buf, size_t count);
  int (*write_sg)(struct fpga_manager *mgr, struct sg_table *sgt);
  int (*write_complete)(struct fpga_manager *mgr, struct fpga_image_info *info);
  int (*read)(struct fpga_manager *mgr, struct seq_file *s);
  void (*fpga_remove)(struct fpga_manager *mgr);
  const struct attribute_group **groups;
};
</pre></div>
</div>
<p><strong>Members</strong></p>
<dl class="docutils">
<dt><code class="docutils literal"><span class="pre">initial_header_size</span></code></dt>
<dd>Maximum number of bytes that should be passed into write_init</dd>
<dt><code class="docutils literal"><span class="pre">state</span></code></dt>
<dd>returns an enum value of the FPGA&#8217;s state</dd>
<dt><code class="docutils literal"><span class="pre">status</span></code></dt>
<dd>returns status of the FPGA, including reconfiguration error code</dd>
<dt><code class="docutils literal"><span class="pre">write_init</span></code></dt>
<dd>prepare the FPGA to receive confuration data</dd>
<dt><code class="docutils literal"><span class="pre">write</span></code></dt>
<dd>write count bytes of configuration data to the FPGA</dd>
<dt><code class="docutils literal"><span class="pre">write_sg</span></code></dt>
<dd>write the scatter list of configuration data to the FPGA</dd>
<dt><code class="docutils literal"><span class="pre">write_complete</span></code></dt>
<dd>set FPGA to operating state after writing is done</dd>
<dt><code class="docutils literal"><span class="pre">read</span></code></dt>
<dd>optional: read FPGA configuration information</dd>
<dt><code class="docutils literal"><span class="pre">fpga_remove</span></code></dt>
<dd>optional: Set FPGA into a specific state during driver remove</dd>
<dt><code class="docutils literal"><span class="pre">groups</span></code></dt>
<dd>optional attribute groups.</dd>
</dl>
<p><strong>Description</strong></p>
<p>fpga_manager_ops are the low level functions implemented by a specific
fpga manager driver.  The optional ones are tested for NULL before being
called, so leaving them out is fine.</p>
<dl class="function">
<dt id="c.fpga_mgr_create">
struct <a class="reference internal" href="#c.fpga_manager" title="fpga_manager">fpga_manager</a> * <code class="descname">fpga_mgr_create</code><span class="sig-paren">(</span>struct <a class="reference internal" href="../infrastructure.html#c.device" title="device">device</a> *<em>&nbsp;dev</em>, const char *<em>&nbsp;name</em>, const struct <a class="reference internal" href="#c.fpga_manager_ops" title="fpga_manager_ops">fpga_manager_ops</a> *<em>&nbsp;mops</em>, void *<em>&nbsp;priv</em><span class="sig-paren">)</span><a class="headerlink" href="#c.fpga_mgr_create" title="Permalink to this definition">¶</a></dt>
<dd><p>create and initialize a FPGA manager struct</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal"><span class="pre">struct</span> <span class="pre">device</span> <span class="pre">*</span> <span class="pre">dev</span></code></dt>
<dd>fpga manager device from pdev</dd>
<dt><code class="docutils literal"><span class="pre">const</span> <span class="pre">char</span> <span class="pre">*</span> <span class="pre">name</span></code></dt>
<dd>fpga manager name</dd>
<dt><code class="docutils literal"><span class="pre">const</span> <span class="pre">struct</span> <span class="pre">fpga_manager_ops</span> <span class="pre">*</span> <span class="pre">mops</span></code></dt>
<dd>pointer to structure of fpga manager ops</dd>
<dt><code class="docutils literal"><span class="pre">void</span> <span class="pre">*</span> <span class="pre">priv</span></code></dt>
<dd>fpga manager private data</dd>
</dl>
<p><strong>Return</strong></p>
<p>pointer to struct fpga_manager or NULL</p>
<dl class="function">
<dt id="c.fpga_mgr_free">
void <code class="descname">fpga_mgr_free</code><span class="sig-paren">(</span>struct <a class="reference internal" href="#c.fpga_manager" title="fpga_manager">fpga_manager</a> *<em>&nbsp;mgr</em><span class="sig-paren">)</span><a class="headerlink" href="#c.fpga_mgr_free" title="Permalink to this definition">¶</a></dt>
<dd><p>deallocate a FPGA manager</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal"><span class="pre">struct</span> <span class="pre">fpga_manager</span> <span class="pre">*</span> <span class="pre">mgr</span></code></dt>
<dd>fpga manager struct created by fpga_mgr_create</dd>
</dl>
<dl class="function">
<dt id="c.fpga_mgr_register">
int <code class="descname">fpga_mgr_register</code><span class="sig-paren">(</span>struct <a class="reference internal" href="#c.fpga_manager" title="fpga_manager">fpga_manager</a> *<em>&nbsp;mgr</em><span class="sig-paren">)</span><a class="headerlink" href="#c.fpga_mgr_register" title="Permalink to this definition">¶</a></dt>
<dd><p>register a FPGA manager</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal"><span class="pre">struct</span> <span class="pre">fpga_manager</span> <span class="pre">*</span> <span class="pre">mgr</span></code></dt>
<dd>fpga manager struct created by fpga_mgr_create</dd>
</dl>
<p><strong>Return</strong></p>
<p>0 on success, negative error code otherwise.</p>
<dl class="function">
<dt id="c.fpga_mgr_unregister">
void <code class="descname">fpga_mgr_unregister</code><span class="sig-paren">(</span>struct <a class="reference internal" href="#c.fpga_manager" title="fpga_manager">fpga_manager</a> *<em>&nbsp;mgr</em><span class="sig-paren">)</span><a class="headerlink" href="#c.fpga_mgr_unregister" title="Permalink to this definition">¶</a></dt>
<dd><p>unregister and free a FPGA manager</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal"><span class="pre">struct</span> <span class="pre">fpga_manager</span> <span class="pre">*</span> <span class="pre">mgr</span></code></dt>
<dd>fpga manager struct</dd>
</dl>
</div>
<div class="section" id="api-for-programming-an-fpga">
<h2>API for programming an FPGA<a class="headerlink" href="#api-for-programming-an-fpga" title="Permalink to this headline">¶</a></h2>
<p>FPGA Manager flags</p>
<p>Flags used in the <a class="reference internal" href="#c.fpga_image_info" title="fpga_image_info"><code class="xref c c-type docutils literal"><span class="pre">fpga_image_info-&gt;flags</span></code></a> field</p>
<p><code class="docutils literal"><span class="pre">FPGA_MGR_PARTIAL_RECONFIG</span></code>: do partial reconfiguration if supported</p>
<p><code class="docutils literal"><span class="pre">FPGA_MGR_EXTERNAL_CONFIG</span></code>: FPGA has been configured prior to Linux booting</p>
<p><code class="docutils literal"><span class="pre">FPGA_MGR_ENCRYPTED_BITSTREAM</span></code>: indicates bitstream is encrypted</p>
<p><code class="docutils literal"><span class="pre">FPGA_MGR_BITSTREAM_LSB_FIRST</span></code>: SPI bitstream bit order is LSB first</p>
<p><code class="docutils literal"><span class="pre">FPGA_MGR_COMPRESSED_BITSTREAM</span></code>: FPGA bitstream is compressed</p>
<dl class="type">
<dt id="c.fpga_image_info">
struct <code class="descname">fpga_image_info</code><a class="headerlink" href="#c.fpga_image_info" title="Permalink to this definition">¶</a></dt>
<dd><p>information specific to a FPGA image</p>
</dd></dl>

<p><strong>Definition</strong></p>
<div class="highlight-none"><div class="highlight"><pre>struct fpga_image_info {
  u32 flags;
  u32 enable_timeout_us;
  u32 disable_timeout_us;
  u32 config_complete_timeout_us;
  char *firmware_name;
  char key[ENCRYPTED_KEY_LEN];
  char iv[ENCRYPTED_IV_LEN];
  struct sg_table *sgt;
  const char *buf;
  size_t count;
  int region_id;
  struct device *dev;
#ifdef CONFIG_OF;
  struct device_node *overlay;
#endif;
};
</pre></div>
</div>
<p><strong>Members</strong></p>
<dl class="docutils">
<dt><code class="docutils literal"><span class="pre">flags</span></code></dt>
<dd>boolean flags as defined above</dd>
<dt><code class="docutils literal"><span class="pre">enable_timeout_us</span></code></dt>
<dd>maximum time to enable traffic through bridge (uSec)</dd>
<dt><code class="docutils literal"><span class="pre">disable_timeout_us</span></code></dt>
<dd>maximum time to disable traffic through bridge (uSec)</dd>
<dt><code class="docutils literal"><span class="pre">config_complete_timeout_us</span></code></dt>
<dd>maximum time for FPGA to switch to operating
status in the write_complete op.</dd>
<dt><code class="docutils literal"><span class="pre">firmware_name</span></code></dt>
<dd>name of FPGA image firmware file</dd>
<dt><code class="docutils literal"><span class="pre">key</span></code></dt>
<dd>key value useful for Encrypted Bitstream loading to read the userkey</dd>
<dt><code class="docutils literal"><span class="pre">iv</span></code></dt>
<dd>iv (or) initialization vector is useful for Encrypted Bitstream loading</dd>
<dt><code class="docutils literal"><span class="pre">sgt</span></code></dt>
<dd>scatter/gather table containing FPGA image</dd>
<dt><code class="docutils literal"><span class="pre">buf</span></code></dt>
<dd>contiguous buffer containing FPGA image</dd>
<dt><code class="docutils literal"><span class="pre">count</span></code></dt>
<dd>size of buf</dd>
<dt><code class="docutils literal"><span class="pre">region_id</span></code></dt>
<dd>id of target region</dd>
<dt><code class="docutils literal"><span class="pre">dev</span></code></dt>
<dd>device that owns this</dd>
<dt><code class="docutils literal"><span class="pre">overlay</span></code></dt>
<dd>Device Tree overlay</dd>
</dl>
<dl class="type">
<dt id="c.fpga_mgr_states">
enum <code class="descname">fpga_mgr_states</code><a class="headerlink" href="#c.fpga_mgr_states" title="Permalink to this definition">¶</a></dt>
<dd><p>fpga framework states</p>
</dd></dl>

<p><strong>Constants</strong></p>
<dl class="docutils">
<dt><code class="docutils literal"><span class="pre">FPGA_MGR_STATE_UNKNOWN</span></code></dt>
<dd>can&#8217;t determine state</dd>
<dt><code class="docutils literal"><span class="pre">FPGA_MGR_STATE_POWER_OFF</span></code></dt>
<dd>FPGA power is off</dd>
<dt><code class="docutils literal"><span class="pre">FPGA_MGR_STATE_POWER_UP</span></code></dt>
<dd>FPGA reports power is up</dd>
<dt><code class="docutils literal"><span class="pre">FPGA_MGR_STATE_RESET</span></code></dt>
<dd>FPGA in reset state</dd>
<dt><code class="docutils literal"><span class="pre">FPGA_MGR_STATE_FIRMWARE_REQ</span></code></dt>
<dd>firmware request in progress</dd>
<dt><code class="docutils literal"><span class="pre">FPGA_MGR_STATE_FIRMWARE_REQ_ERR</span></code></dt>
<dd>firmware request failed</dd>
<dt><code class="docutils literal"><span class="pre">FPGA_MGR_STATE_WRITE_INIT</span></code></dt>
<dd>preparing FPGA for programming</dd>
<dt><code class="docutils literal"><span class="pre">FPGA_MGR_STATE_WRITE_INIT_ERR</span></code></dt>
<dd>Error during WRITE_INIT stage</dd>
<dt><code class="docutils literal"><span class="pre">FPGA_MGR_STATE_WRITE</span></code></dt>
<dd>writing image to FPGA</dd>
<dt><code class="docutils literal"><span class="pre">FPGA_MGR_STATE_WRITE_ERR</span></code></dt>
<dd>Error while writing FPGA</dd>
<dt><code class="docutils literal"><span class="pre">FPGA_MGR_STATE_WRITE_COMPLETE</span></code></dt>
<dd>Doing post programming steps</dd>
<dt><code class="docutils literal"><span class="pre">FPGA_MGR_STATE_WRITE_COMPLETE_ERR</span></code></dt>
<dd>Error during WRITE_COMPLETE</dd>
<dt><code class="docutils literal"><span class="pre">FPGA_MGR_STATE_OPERATING</span></code></dt>
<dd>FPGA is programmed and operating</dd>
</dl>
<dl class="function">
<dt id="c.fpga_image_info_alloc">
struct <a class="reference internal" href="#c.fpga_image_info" title="fpga_image_info">fpga_image_info</a> * <code class="descname">fpga_image_info_alloc</code><span class="sig-paren">(</span>struct <a class="reference internal" href="../infrastructure.html#c.device" title="device">device</a> *<em>&nbsp;dev</em><span class="sig-paren">)</span><a class="headerlink" href="#c.fpga_image_info_alloc" title="Permalink to this definition">¶</a></dt>
<dd><p>Allocate a FPGA image info struct</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal"><span class="pre">struct</span> <span class="pre">device</span> <span class="pre">*</span> <span class="pre">dev</span></code></dt>
<dd>owning device</dd>
</dl>
<p><strong>Return</strong></p>
<p>struct fpga_image_info or NULL</p>
<dl class="function">
<dt id="c.fpga_image_info_free">
void <code class="descname">fpga_image_info_free</code><span class="sig-paren">(</span>struct <a class="reference internal" href="#c.fpga_image_info" title="fpga_image_info">fpga_image_info</a> *<em>&nbsp;info</em><span class="sig-paren">)</span><a class="headerlink" href="#c.fpga_image_info_free" title="Permalink to this definition">¶</a></dt>
<dd><p>Free a FPGA image info struct</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal"><span class="pre">struct</span> <span class="pre">fpga_image_info</span> <span class="pre">*</span> <span class="pre">info</span></code></dt>
<dd>FPGA image info struct to free</dd>
</dl>
<dl class="function">
<dt id="c.of_fpga_mgr_get">
struct <a class="reference internal" href="#c.fpga_manager" title="fpga_manager">fpga_manager</a> * <code class="descname">of_fpga_mgr_get</code><span class="sig-paren">(</span>struct device_node *<em>&nbsp;node</em><span class="sig-paren">)</span><a class="headerlink" href="#c.of_fpga_mgr_get" title="Permalink to this definition">¶</a></dt>
<dd><p>Given a device node, get a reference to a fpga mgr.</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal"><span class="pre">struct</span> <span class="pre">device_node</span> <span class="pre">*</span> <span class="pre">node</span></code></dt>
<dd>device node</dd>
</dl>
<p><strong>Return</strong></p>
<p>fpga manager struct or <code class="xref c c-func docutils literal"><span class="pre">IS_ERR()</span></code> condition containing error code.</p>
<dl class="function">
<dt id="c.fpga_mgr_get">
struct <a class="reference internal" href="#c.fpga_manager" title="fpga_manager">fpga_manager</a> * <code class="descname">fpga_mgr_get</code><span class="sig-paren">(</span>struct <a class="reference internal" href="../infrastructure.html#c.device" title="device">device</a> *<em>&nbsp;dev</em><span class="sig-paren">)</span><a class="headerlink" href="#c.fpga_mgr_get" title="Permalink to this definition">¶</a></dt>
<dd><p>Given a device, get a reference to a fpga mgr.</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal"><span class="pre">struct</span> <span class="pre">device</span> <span class="pre">*</span> <span class="pre">dev</span></code></dt>
<dd>parent device that fpga mgr was registered with</dd>
</dl>
<p><strong>Return</strong></p>
<p>fpga manager struct or <code class="xref c c-func docutils literal"><span class="pre">IS_ERR()</span></code> condition containing error code.</p>
<dl class="function">
<dt id="c.fpga_mgr_put">
void <code class="descname">fpga_mgr_put</code><span class="sig-paren">(</span>struct <a class="reference internal" href="#c.fpga_manager" title="fpga_manager">fpga_manager</a> *<em>&nbsp;mgr</em><span class="sig-paren">)</span><a class="headerlink" href="#c.fpga_mgr_put" title="Permalink to this definition">¶</a></dt>
<dd><p>release a reference to a fpga manager</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal"><span class="pre">struct</span> <span class="pre">fpga_manager</span> <span class="pre">*</span> <span class="pre">mgr</span></code></dt>
<dd>fpga manager structure</dd>
</dl>
<dl class="function">
<dt id="c.fpga_mgr_lock">
int <code class="descname">fpga_mgr_lock</code><span class="sig-paren">(</span>struct <a class="reference internal" href="#c.fpga_manager" title="fpga_manager">fpga_manager</a> *<em>&nbsp;mgr</em><span class="sig-paren">)</span><a class="headerlink" href="#c.fpga_mgr_lock" title="Permalink to this definition">¶</a></dt>
<dd><p>Lock FPGA manager for exclusive use</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal"><span class="pre">struct</span> <span class="pre">fpga_manager</span> <span class="pre">*</span> <span class="pre">mgr</span></code></dt>
<dd>fpga manager</dd>
</dl>
<p><strong>Description</strong></p>
<p>Given a pointer to FPGA Manager (from <a class="reference internal" href="#c.fpga_mgr_get" title="fpga_mgr_get"><code class="xref c c-func docutils literal"><span class="pre">fpga_mgr_get()</span></code></a> or
<code class="xref c c-func docutils literal"><span class="pre">of_fpga_mgr_put()</span></code>) attempt to get the mutex. The user should call
<a class="reference internal" href="#c.fpga_mgr_lock" title="fpga_mgr_lock"><code class="xref c c-func docutils literal"><span class="pre">fpga_mgr_lock()</span></code></a> and verify that it returns 0 before attempting to
program the FPGA.  Likewise, the user should call fpga_mgr_unlock
when done programming the FPGA.</p>
<p><strong>Return</strong></p>
<p>0 for success or -EBUSY</p>
<dl class="function">
<dt id="c.fpga_mgr_unlock">
void <code class="descname">fpga_mgr_unlock</code><span class="sig-paren">(</span>struct <a class="reference internal" href="#c.fpga_manager" title="fpga_manager">fpga_manager</a> *<em>&nbsp;mgr</em><span class="sig-paren">)</span><a class="headerlink" href="#c.fpga_mgr_unlock" title="Permalink to this definition">¶</a></dt>
<dd><p>Unlock FPGA manager after done programming</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal"><span class="pre">struct</span> <span class="pre">fpga_manager</span> <span class="pre">*</span> <span class="pre">mgr</span></code></dt>
<dd>fpga manager</dd>
</dl>
<dl class="type">
<dt>
enum <code class="descname">fpga_mgr_states</code></dt>
<dd><p>fpga framework states</p>
</dd></dl>

<p><strong>Constants</strong></p>
<dl class="docutils">
<dt><code class="docutils literal"><span class="pre">FPGA_MGR_STATE_UNKNOWN</span></code></dt>
<dd>can&#8217;t determine state</dd>
<dt><code class="docutils literal"><span class="pre">FPGA_MGR_STATE_POWER_OFF</span></code></dt>
<dd>FPGA power is off</dd>
<dt><code class="docutils literal"><span class="pre">FPGA_MGR_STATE_POWER_UP</span></code></dt>
<dd>FPGA reports power is up</dd>
<dt><code class="docutils literal"><span class="pre">FPGA_MGR_STATE_RESET</span></code></dt>
<dd>FPGA in reset state</dd>
<dt><code class="docutils literal"><span class="pre">FPGA_MGR_STATE_FIRMWARE_REQ</span></code></dt>
<dd>firmware request in progress</dd>
<dt><code class="docutils literal"><span class="pre">FPGA_MGR_STATE_FIRMWARE_REQ_ERR</span></code></dt>
<dd>firmware request failed</dd>
<dt><code class="docutils literal"><span class="pre">FPGA_MGR_STATE_WRITE_INIT</span></code></dt>
<dd>preparing FPGA for programming</dd>
<dt><code class="docutils literal"><span class="pre">FPGA_MGR_STATE_WRITE_INIT_ERR</span></code></dt>
<dd>Error during WRITE_INIT stage</dd>
<dt><code class="docutils literal"><span class="pre">FPGA_MGR_STATE_WRITE</span></code></dt>
<dd>writing image to FPGA</dd>
<dt><code class="docutils literal"><span class="pre">FPGA_MGR_STATE_WRITE_ERR</span></code></dt>
<dd>Error while writing FPGA</dd>
<dt><code class="docutils literal"><span class="pre">FPGA_MGR_STATE_WRITE_COMPLETE</span></code></dt>
<dd>Doing post programming steps</dd>
<dt><code class="docutils literal"><span class="pre">FPGA_MGR_STATE_WRITE_COMPLETE_ERR</span></code></dt>
<dd>Error during WRITE_COMPLETE</dd>
<dt><code class="docutils literal"><span class="pre">FPGA_MGR_STATE_OPERATING</span></code></dt>
<dd>FPGA is programmed and operating</dd>
</dl>
<p>Note - use <a class="reference internal" href="fpga-region.html#c.fpga_region_program_fpga" title="fpga_region_program_fpga"><code class="xref c c-func docutils literal"><span class="pre">fpga_region_program_fpga()</span></code></a> instead of <a class="reference internal" href="#c.fpga_mgr_load" title="fpga_mgr_load"><code class="xref c c-func docutils literal"><span class="pre">fpga_mgr_load()</span></code></a></p>
<dl class="function">
<dt id="c.fpga_mgr_load">
int <code class="descname">fpga_mgr_load</code><span class="sig-paren">(</span>struct <a class="reference internal" href="#c.fpga_manager" title="fpga_manager">fpga_manager</a> *<em>&nbsp;mgr</em>, struct <a class="reference internal" href="#c.fpga_image_info" title="fpga_image_info">fpga_image_info</a> *<em>&nbsp;info</em><span class="sig-paren">)</span><a class="headerlink" href="#c.fpga_mgr_load" title="Permalink to this definition">¶</a></dt>
<dd><p>load FPGA from scatter/gather table, buffer, or firmware</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal"><span class="pre">struct</span> <span class="pre">fpga_manager</span> <span class="pre">*</span> <span class="pre">mgr</span></code></dt>
<dd>fpga manager</dd>
<dt><code class="docutils literal"><span class="pre">struct</span> <span class="pre">fpga_image_info</span> <span class="pre">*</span> <span class="pre">info</span></code></dt>
<dd>fpga image information.</dd>
</dl>
<p><strong>Description</strong></p>
<p>Load the FPGA from an image which is indicated in <strong>info</strong>.  If successful, the
FPGA ends up in operating mode.</p>
<p><strong>Return</strong></p>
<p>0 on success, negative error code otherwise.</p>
</div>
</div>


           </div>
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="fpga-bridge.html" class="btn btn-neutral float-right" title="FPGA Bridge" accesskey="n">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="intro.html" class="btn btn-neutral" title="Introduction" accesskey="p"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
        &copy; Copyright The kernel development community.

    </p>
  </div>
  Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a <a href="https://github.com/snide/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  

    <script type="text/javascript">
        var DOCUMENTATION_OPTIONS = {
            URL_ROOT:'../../',
            VERSION:'',
            COLLAPSE_INDEX:false,
            FILE_SUFFIX:'.html',
            HAS_SOURCE:  true
        };
    </script>
      <script type="text/javascript" src="../../_static/jquery.js"></script>
      <script type="text/javascript" src="../../_static/underscore.js"></script>
      <script type="text/javascript" src="../../_static/doctools.js"></script>

  

  
  
    <script type="text/javascript" src="../../_static/js/theme.js"></script>
  

  
  
  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.StickyNav.enable();
      });
  </script>
   

</body>
</html>