Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Coert/Documents/GitHub/fpga-math-multiply-array/math_multiplier_array_tb_isim_beh.exe -prj C:/Users/Coert/Documents/GitHub/fpga-math-multiply-array/math_multiplier_array_tb_beh.prj work.math_multiplier_array_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Coert/Documents/GitHub/fpga-math-multiply-array/math_multiplier_ma_block.v" into library work
Analyzing Verilog file "C:/Users/Coert/Documents/GitHub/fpga-math-multiply-array/math_multiplier_array.v" into library work
Analyzing Verilog file "C:/Users/Coert/Documents/GitHub/fpga-math-multiply-array/math_multiplier_array_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module math_multiplier_ma_block
Compiling module math_multiplier_array_default
Compiling module math_multiplier_array_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 4 Verilog Units
Built simulation executable C:/Users/Coert/Documents/GitHub/fpga-math-multiply-array/math_multiplier_array_tb_isim_beh.exe
Fuse Memory Usage: 28268 KB
Fuse CPU Usage: 452 ms
