Running: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/bowenliu/prng_ise13/control_fsm_tb_isim_beh.exe -prj C:/Users/bowenliu/prng_ise13/control_fsm_tb_beh.prj work.control_fsm_tb 
ISim O.87xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/bowenliu/prng_ise13/../Desktop/UvicSummer2016Ceng441-master/PRNG_VHDL/PRNG/PRNG_CONST.vhd" into library work
Parsing VHDL file "C:/Users/bowenliu/prng_ise13/../Desktop/UvicSummer2016Ceng441-master/PRNG_VHDL/PRNG/multiplication_stage.vhd" into library work
Parsing VHDL file "C:/Users/bowenliu/prng_ise13/../Desktop/UvicSummer2016Ceng441-master/PRNG_VHDL/PRNG/divide_2.vhd" into library work
Parsing VHDL file "C:/Users/bowenliu/prng_ise13/../Desktop/UvicSummer2016Ceng441-master/PRNG_VHDL/PRNG/control_fsm.vhd" into library work
Parsing VHDL file "C:/Users/bowenliu/prng_ise13/../Desktop/UvicSummer2016Ceng441-master/PRNG_VHDL/PRNG/control_fsm_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package prng_const
Compiling architecture behavioral of entity divider [\divider(32)\]
Compiling architecture behavioral of entity multiplication_stage [multiplication_stage_default]
Compiling architecture behavioral of entity control_fsm [\control_fsm(32)\]
Compiling architecture behavior of entity control_fsm_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable C:/Users/bowenliu/prng_ise13/control_fsm_tb_isim_beh.exe
Fuse Memory Usage: 34868 KB
Fuse CPU Usage: 810 ms
