-- ADDED TIMING VALIDATION JANUARY 2010
--
-- VHDL ARCHITECTURE ECE411.DRAM64.UNTITLED
--
-- CREATED:
--          BY - HERSTAD.STDT (GLSN23.EWS.UIUC.EDU)
--          AT - 16:27:31 11/04/03
--
-- GENERATED BY MENTOR GRAPHICS' HDL DESIGNER(TM) 2001.5 (BUILD 170)
--
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;
LIBRARY ECE411;
USE ECE411.LC3B_TYPES.ALL;

ENTITY DRAM64 IS
PORT( 
	ADDRESS  : IN     LC3B_WORD;
	DATAIN   : IN     LC3B_QWORD;
	MREAD_L  : IN     STD_LOGIC;
	MWRITE_L : IN     STD_LOGIC;
	RESET_L  : IN     STD_LOGIC;
	DATAOUT  : OUT    LC3B_QWORD;
	MRESP_H  : OUT    STD_LOGIC
);
-- DECLARATIONS
END DRAM64 ;

ARCHITECTURE UNTITLED OF DRAM64 IS
BEGIN
	-------------------------------------------------------------------
	VHDL_MEMORY : PROCESS (RESET_L, MREAD_L, MWRITE_L) 
	-------------------------------------------------------------------
	VARIABLE MEM : MEMORY_ARRAY_64K;
	VARIABLE INT_OLD_ADDRESS : INTEGER;
	VARIABLE INT_ADDRESS : INTEGER;
	BEGIN
		INT_ADDRESS := TO_INTEGER(UNSIGNED(ADDRESS(15 DOWNTO 3)) * 8);
		IF RESET_L = '0' THEN
			MRESP_H <= '0';
			MYDRAMINIT_64K(MEM);
		ELSE
			IF ((INT_ADDRESS >= 0) AND (INT_ADDRESS <= 65535)) THEN
				IF (MWRITE_L'EVENT AND (MWRITE_L'LAST_VALUE = '0') AND (INT_ADDRESS /= INT_OLD_ADDRESS)) THEN
					ASSERT FALSE 
					REPORT "MEMORY WRITE TIMING ERROR"
					SEVERITY NOTE;
				END IF;
				IF (MREAD_L'EVENT AND (MREAD_L'LAST_VALUE = '0') AND (INT_ADDRESS /= INT_OLD_ADDRESS)) THEN
					ASSERT FALSE 
					REPORT "MEMORY READ TIMING ERROR"
					SEVERITY NOTE;
				END IF;
				IF (MREAD_L = '0' AND MWRITE_L = '1') THEN
					DATAOUT(7 DOWNTO 0) <= MEM(INT_ADDRESS) AFTER DELAY_64B_MEM;
					DATAOUT(15 DOWNTO 8) <= MEM(INT_ADDRESS + 1) AFTER DELAY_64B_MEM;
					DATAOUT(23 DOWNTO 16) <= MEM(INT_ADDRESS + 2) AFTER DELAY_64B_MEM;
					DATAOUT(31 DOWNTO 24) <= MEM(INT_ADDRESS + 3) AFTER DELAY_64B_MEM;
					DATAOUT(39 DOWNTO 32) <= MEM(INT_ADDRESS + 4) AFTER DELAY_64B_MEM;
					DATAOUT(47 DOWNTO 40) <= MEM(INT_ADDRESS + 5) AFTER DELAY_64B_MEM;
					DATAOUT(55 DOWNTO 48) <= MEM(INT_ADDRESS + 6) AFTER DELAY_64B_MEM;
					DATAOUT(63 DOWNTO 56) <= MEM(INT_ADDRESS + 7) AFTER DELAY_64B_MEM;
					MRESP_H <= '1' AFTER DELAY_64B_MEM, '0' AFTER DELAY_64B_MEM + CLOCK_PERIOD;
				ELSIF (MWRITE_L = '0' AND MREAD_L = '1') THEN			
					MEM(INT_ADDRESS) := DATAIN(7 DOWNTO 0);
					MEM(INT_ADDRESS + 1) := DATAIN(15 DOWNTO 8);
					MEM(INT_ADDRESS + 2) := DATAIN(23 DOWNTO 16);
					MEM(INT_ADDRESS + 3) := DATAIN(31 DOWNTO 24);
					MEM(INT_ADDRESS + 4) := DATAIN(39 DOWNTO 32);
					MEM(INT_ADDRESS + 5) := DATAIN(47 DOWNTO 40);
					MEM(INT_ADDRESS + 6) := DATAIN(55 DOWNTO 48);
					MEM(INT_ADDRESS + 7) := DATAIN(63 DOWNTO 56);
					MRESP_H <= '1' AFTER DELAY_64B_MEM, '0' AFTER DELAY_64B_MEM + CLOCK_PERIOD;			
				ELSIF (MWRITE_L = '0' AND MREAD_L = '0') THEN
					ASSERT FALSE 
					REPORT "ATTEMPTING TO READ AND WRITE DRAM SIMULTANEOUSLY."
					SEVERITY ERROR;
				END IF;
			ELSE
				ASSERT FALSE
				REPORT "INVALID ADDRESS SENT TO DRAM."
				SEVERITY WARNING;
			END IF;
		END IF;
	END PROCESS VHDL_MEMORY;
END UNTITLED;