

================================================================
== Vitis HLS Report for 'fifo_push_2'
================================================================
* Date:           Fri May 13 20:29:06 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        HLS_CISR_Runtime_accel_v2
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.127 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    481|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    198|    -|
|Register         |        -|    -|     165|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     165|    679|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln254_fu_650_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln257_fu_662_p2               |         +|   0|  0|  39|          32|           1|
    |ap_condition_285                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_73                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op100_write_state2   |       and|   0|  0|   2|           1|           1|
    |cond_fu_502_p2                    |      icmp|   0|  0|  16|          28|           1|
    |icmp_ln238_fu_522_p2              |      icmp|   0|  0|  17|          29|           1|
    |icmp_ln240_1_fu_534_p2            |      icmp|   0|  0|  18|          32|           2|
    |icmp_ln240_2_fu_540_p2            |      icmp|   0|  0|  18|          32|           2|
    |icmp_ln240_3_fu_546_p2            |      icmp|   0|  0|  18|          32|           3|
    |icmp_ln240_4_fu_552_p2            |      icmp|   0|  0|  18|          32|           3|
    |icmp_ln240_5_fu_558_p2            |      icmp|   0|  0|  18|          32|           3|
    |icmp_ln240_6_fu_564_p2            |      icmp|   0|  0|  18|          32|           3|
    |icmp_ln240_fu_528_p2              |      icmp|   0|  0|  18|          32|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |or_ln240_1_fu_592_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln240_2_fu_606_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln240_3_fu_628_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln240_fu_578_p2                |        or|   0|  0|   2|           1|           1|
    |row_len_fu_642_p3                 |    select|   0|  0|  32|           1|          32|
    |select_ln240_1_fu_584_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln240_2_fu_598_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln240_3_fu_612_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln240_4_fu_620_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln240_5_fu_634_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln240_fu_570_p3            |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 481|         362|         256|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                      |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_p_in_reg_413            |  81|         17|   32|        544|
    |ap_phi_reg_pp0_iter1_slot_col_index_reg_450  |  81|         17|   32|        544|
    |row_len_slot_arr_blk_n                       |   9|          2|    1|          2|
    |slot_data_arr_col_index_blk_n                |   9|          2|    1|          2|
    |slot_data_arr_value_blk_n                    |   9|          2|    1|          2|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 198|         42|   68|       1096|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |   1|   0|    1|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_in_reg_413            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_slot_col_index_reg_450  |  32|   0|   32|          0|
    |cond_reg_682                                 |   1|   0|    1|          0|
    |icmp_ln238_reg_846                           |   1|   0|    1|          0|
    |index2                                       |  32|   0|   32|          0|
    |row_count                                    |  32|   0|   32|          0|
    |row_len_reg_850                              |  32|   0|   32|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 165|   0|  165|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|              fifo_push_2|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|              fifo_push_2|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|              fifo_push_2|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|              fifo_push_2|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|              fifo_push_2|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|              fifo_push_2|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|              fifo_push_2|  return value|
|slot_data_arr_value_din         |  out|   32|     ap_fifo|      slot_data_arr_value|       pointer|
|slot_data_arr_value_full_n      |   in|    1|     ap_fifo|      slot_data_arr_value|       pointer|
|slot_data_arr_value_write       |  out|    1|     ap_fifo|      slot_data_arr_value|       pointer|
|slot_data_arr_col_index_din     |  out|   32|     ap_fifo|  slot_data_arr_col_index|       pointer|
|slot_data_arr_col_index_full_n  |   in|    1|     ap_fifo|  slot_data_arr_col_index|       pointer|
|slot_data_arr_col_index_write   |  out|    1|     ap_fifo|  slot_data_arr_col_index|       pointer|
|row_len_slot_arr_din            |  out|   32|     ap_fifo|         row_len_slot_arr|       pointer|
|row_len_slot_arr_full_n         |   in|    1|     ap_fifo|         row_len_slot_arr|       pointer|
|row_len_slot_arr_write          |  out|    1|     ap_fifo|         row_len_slot_arr|       pointer|
|data_val_arr_0                  |   in|   32|     ap_none|           data_val_arr_0|       pointer|
|data_val_arr_1                  |   in|   32|     ap_none|           data_val_arr_1|       pointer|
|data_val_arr_2                  |   in|   32|     ap_none|           data_val_arr_2|       pointer|
|data_val_arr_3                  |   in|   32|     ap_none|           data_val_arr_3|       pointer|
|data_val_arr_4                  |   in|   32|     ap_none|           data_val_arr_4|       pointer|
|data_val_arr_5                  |   in|   32|     ap_none|           data_val_arr_5|       pointer|
|data_val_arr_6                  |   in|   32|     ap_none|           data_val_arr_6|       pointer|
|data_val_arr_7                  |   in|   32|     ap_none|           data_val_arr_7|       pointer|
|data_val_arr_8                  |   in|   32|     ap_none|           data_val_arr_8|       pointer|
|data_val_arr_9                  |   in|   32|     ap_none|           data_val_arr_9|       pointer|
|data_val_arr_10                 |   in|   32|     ap_none|          data_val_arr_10|       pointer|
|data_val_arr_11                 |   in|   32|     ap_none|          data_val_arr_11|       pointer|
|data_val_arr_12                 |   in|   32|     ap_none|          data_val_arr_12|       pointer|
|data_val_arr_13                 |   in|   32|     ap_none|          data_val_arr_13|       pointer|
|data_val_arr_14                 |   in|   32|     ap_none|          data_val_arr_14|       pointer|
|data_val_arr_15                 |   in|   32|     ap_none|          data_val_arr_15|       pointer|
|col_index_arr_0                 |   in|   32|     ap_none|          col_index_arr_0|       pointer|
|col_index_arr_1                 |   in|   32|     ap_none|          col_index_arr_1|       pointer|
|col_index_arr_2                 |   in|   32|     ap_none|          col_index_arr_2|       pointer|
|col_index_arr_3                 |   in|   32|     ap_none|          col_index_arr_3|       pointer|
|col_index_arr_4                 |   in|   32|     ap_none|          col_index_arr_4|       pointer|
|col_index_arr_5                 |   in|   32|     ap_none|          col_index_arr_5|       pointer|
|col_index_arr_6                 |   in|   32|     ap_none|          col_index_arr_6|       pointer|
|col_index_arr_7                 |   in|   32|     ap_none|          col_index_arr_7|       pointer|
|col_index_arr_8                 |   in|   32|     ap_none|          col_index_arr_8|       pointer|
|col_index_arr_9                 |   in|   32|     ap_none|          col_index_arr_9|       pointer|
|col_index_arr_10                |   in|   32|     ap_none|         col_index_arr_10|       pointer|
|col_index_arr_11                |   in|   32|     ap_none|         col_index_arr_11|       pointer|
|col_index_arr_12                |   in|   32|     ap_none|         col_index_arr_12|       pointer|
|col_index_arr_13                |   in|   32|     ap_none|         col_index_arr_13|       pointer|
|col_index_arr_14                |   in|   32|     ap_none|         col_index_arr_14|       pointer|
|col_index_arr_15                |   in|   32|     ap_none|         col_index_arr_15|       pointer|
|row_len_arr_0                   |   in|   32|     ap_none|            row_len_arr_0|       pointer|
|row_len_arr_1                   |   in|   32|     ap_none|            row_len_arr_1|       pointer|
|row_len_arr_2                   |   in|   32|     ap_none|            row_len_arr_2|       pointer|
|row_len_arr_3                   |   in|   32|     ap_none|            row_len_arr_3|       pointer|
|row_len_arr_4                   |   in|   32|     ap_none|            row_len_arr_4|       pointer|
|row_len_arr_5                   |   in|   32|     ap_none|            row_len_arr_5|       pointer|
|row_len_arr_6                   |   in|   32|     ap_none|            row_len_arr_6|       pointer|
|row_len_arr_7                   |   in|   32|     ap_none|            row_len_arr_7|       pointer|
+--------------------------------+-----+-----+------------+-------------------------+--------------+

