Circuit Analysis

Logic Exp: S=(((A xor B) and C) or (A and p0))

Truth Table:
+---+---+---+----+---+
| A | B | C | p0 | S |
+---+---+---+----+---+
| 0 | 0 | 0 | 0  | 0 |
| 0 | 0 | 0 | 1  | 0 |
| 0 | 0 | 1 | 0  | 0 |
| 0 | 0 | 1 | 1  | 0 |
| 0 | 1 | 0 | 0  | 0 |
| 0 | 1 | 0 | 1  | 0 |
| 0 | 1 | 1 | 0  | 1 |
| 0 | 1 | 1 | 1  | 1 |
| 1 | 0 | 0 | 0  | 0 |
| 1 | 0 | 0 | 1  | 1 |
| 1 | 0 | 1 | 0  | 1 |
| 1 | 0 | 1 | 1  | 1 |
| 1 | 1 | 0 | 0  | 0 |
| 1 | 1 | 0 | 1  | 1 |
| 1 | 1 | 1 | 0  | 0 |
| 1 | 1 | 1 | 1  | 1 |
+---+---+---+----+---+

#

Circuit Analysis

Logic Exp: S=(((A xor B) and C) or (A and 0))

Truth Table:
+---+---+---+---+
| A | B | C | S |
+---+---+---+---+
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 |
+---+---+---+---+

#



Time Elapsed: 0.017102718353271484 secs

