{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705680779177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705680779178 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 19 17:12:58 2024 " "Processing started: Fri Jan 19 17:12:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705680779178 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705680779178 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cyclone_10_generator -c Cyclone_10_generator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cyclone_10_generator -c Cyclone_10_generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705680779178 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705680779750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/serdes_logics.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/serdes_logics.sv" { { "Info" "ISGN_ENTITY_NAME" "1 serdes_logic " "Found entity 1: serdes_logic" {  } { { "rtl/serdes_logics.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/serdes_logics.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680793074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705680793074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/stp/stp/synthesis/stp.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/stp/stp/synthesis/stp.v" { { "Info" "ISGN_ENTITY_NAME" "1 stp " "Found entity 1: stp" {  } { { "rtl/stp/stp/synthesis/stp.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/stp/stp/synthesis/stp.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680793076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705680793076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/lvds/lvds_tx/lvds_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/lvds/lvds_tx/lvds_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_tx " "Found entity 1: lvds_tx" {  } { { "rtl/lvds/lvds_tx/lvds_tx.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/lvds/lvds_tx/lvds_tx.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680793079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705680793079 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "main.sv(84) " "Verilog HDL syntax warning at main.sv(84): extra block comment delimiter characters /* within block comment" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 84 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1705680793080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/main.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680793081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705680793081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/lvds/pll/lvds_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/lvds/pll/lvds_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_pll " "Found entity 1: lvds_pll" {  } { { "rtl/lvds/pll/lvds_pll.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/lvds/pll/lvds_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680793083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705680793083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/lvds/lvds_rx/lvds_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/lvds/lvds_rx/lvds_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_rx " "Found entity 1: lvds_rx" {  } { { "rtl/lvds/lvds_rx/lvds_rx.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/lvds/lvds_rx/lvds_rx.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680793086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705680793086 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705680793551 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_tx main.sv(21) " "Output port \"o_tx\" at main.sv(21) has no driver" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705680793551 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_csn0 main.sv(12) " "Output port \"o_csn0\" at main.sv(12) has no driver" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705680793551 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_clk main.sv(13) " "Output port \"o_clk\" at main.sv(13) has no driver" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705680793551 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_clkn main.sv(14) " "Output port \"o_clkn\" at main.sv(14) has no driver" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705680793551 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_resetn main.sv(17) " "Output port \"o_resetn\" at main.sv(17) has no driver" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705680793551 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_csn1 main.sv(18) " "Output port \"o_csn1\" at main.sv(18) has no driver" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705680793551 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serdes_logic serdes_logic:serdes_inst " "Elaborating entity \"serdes_logic\" for hierarchy \"serdes_logic:serdes_inst\"" {  } { { "rtl/main.sv" "serdes_inst" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705680793552 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error_i serdes_logics.sv(98) " "Verilog HDL or VHDL warning at serdes_logics.sv(98): object \"error_i\" assigned a value but never read" {  } { { "rtl/serdes_logics.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/serdes_logics.sv" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705680793553 "|main|serdes_logic:serdes_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 serdes_logics.sv(166) " "Verilog HDL assignment warning at serdes_logics.sv(166): truncated value with size 32 to match size of target (10)" {  } { { "rtl/serdes_logics.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/serdes_logics.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705680793553 "|main|serdes_logic:serdes_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_tx serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst " "Elaborating entity \"lvds_tx\" for hierarchy \"serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\"" {  } { { "rtl/serdes_logics.sv" "lvds_tx_inst" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/serdes_logics.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705680793558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_tx serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component " "Elaborating entity \"altlvds_tx\" for hierarchy \"serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\"" {  } { { "rtl/lvds/lvds_tx/lvds_tx.v" "ALTLVDS_TX_component" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/lvds/lvds_tx/lvds_tx.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705680793639 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component " "Elaborated megafunction instantiation \"serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\"" {  } { { "rtl/lvds/lvds_tx/lvds_tx.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/lvds/lvds_tx/lvds_tx.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705680793655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component " "Instantiated megafunction \"serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "center_align_msb UNUSED " "Parameter \"center_align_msb\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll ON " "Parameter \"common_rx_tx_pll\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coreclock_divide_by 2 " "Parameter \"coreclock_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_rate 250.0 Mbps " "Parameter \"data_rate\" = \"250.0 Mbps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 10 " "Parameter \"deserialization_factor\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "differential_drive 0 " "Parameter \"differential_drive\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_clock_pin_mode UNUSED " "Parameter \"enable_clock_pin_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les ON " "Parameter \"implement_in_les\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_boost 0 " "Parameter \"inclock_boost\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_data_alignment EDGE_ALIGNED " "Parameter \"inclock_data_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 20000 " "Parameter \"inclock_period\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_phase_shift 0 " "Parameter \"inclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=lvds_tx " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=lvds_tx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_tx " "Parameter \"lpm_type\" = \"altlvds_tx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multi_clock OFF " "Parameter \"multi_clock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 1 " "Parameter \"number_of_channels\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_alignment EDGE_ALIGNED " "Parameter \"outclock_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_divide_by 1 " "Parameter \"outclock_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_duty_cycle 50 " "Parameter \"outclock_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_multiply_by 1 " "Parameter \"outclock_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_phase_shift 0 " "Parameter \"outclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_resource AUTO " "Parameter \"outclock_resource\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_data_rate 250 " "Parameter \"output_data_rate\" = \"250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_compensation_mode AUTO " "Parameter \"pll_compensation_mode\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_self_reset_on_loss_lock OFF " "Parameter \"pll_self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preemphasis_setting 0 " "Parameter \"preemphasis_setting\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "refclk_frequency UNUSED " "Parameter \"refclk_frequency\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_input OFF " "Parameter \"registered_input\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll OFF " "Parameter \"use_external_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_no_phase_shift ON " "Parameter \"use_no_phase_shift\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vod_setting 0 " "Parameter \"vod_setting\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk_src_is_pll off " "Parameter \"clk_src_is_pll\" = \"off\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""}  } { { "rtl/lvds/lvds_tx/lvds_tx.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/lvds/lvds_tx/lvds_tx.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705680793655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lvds_tx_lvds_tx1.v 6 6 " "Found 6 design units, including 6 entities, in source file db/lvds_tx_lvds_tx1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_tx_lvds_tx1_lvds_tx_ddio_out " "Found entity 1: lvds_tx_lvds_tx1_lvds_tx_ddio_out" {  } { { "db/lvds_tx_lvds_tx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680793693 ""} { "Info" "ISGN_ENTITY_NAME" "2 lvds_tx_lvds_tx1_lvds_tx_cmpr " "Found entity 2: lvds_tx_lvds_tx1_lvds_tx_cmpr" {  } { { "db/lvds_tx_lvds_tx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680793693 ""} { "Info" "ISGN_ENTITY_NAME" "3 lvds_tx_lvds_tx1_lvds_tx_cmpr1 " "Found entity 3: lvds_tx_lvds_tx1_lvds_tx_cmpr1" {  } { { "db/lvds_tx_lvds_tx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680793693 ""} { "Info" "ISGN_ENTITY_NAME" "4 lvds_tx_lvds_tx1_lvds_tx_cntr " "Found entity 4: lvds_tx_lvds_tx1_lvds_tx_cntr" {  } { { "db/lvds_tx_lvds_tx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680793693 ""} { "Info" "ISGN_ENTITY_NAME" "5 lvds_tx_lvds_tx1_lvds_tx_shift_reg " "Found entity 5: lvds_tx_lvds_tx1_lvds_tx_shift_reg" {  } { { "db/lvds_tx_lvds_tx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v" 322 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680793693 ""} { "Info" "ISGN_ENTITY_NAME" "6 lvds_tx_lvds_tx1 " "Found entity 6: lvds_tx_lvds_tx1" {  } { { "db/lvds_tx_lvds_tx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680793693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705680793693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_tx_lvds_tx1 serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated " "Elaborating entity \"lvds_tx_lvds_tx1\" for hierarchy \"serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\"" {  } { { "altlvds_tx.tdf" "auto_generated" { Text "c:/intelfpga/22.1std/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705680793694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_tx_lvds_tx1_lvds_tx_ddio_out serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|lvds_tx_lvds_tx1_lvds_tx_ddio_out:ddio_out " "Elaborating entity \"lvds_tx_lvds_tx1_lvds_tx_ddio_out\" for hierarchy \"serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|lvds_tx_lvds_tx1_lvds_tx_ddio_out:ddio_out\"" {  } { { "db/lvds_tx_lvds_tx1.v" "ddio_out" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705680793702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_tx_lvds_tx1_lvds_tx_cmpr serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|lvds_tx_lvds_tx1_lvds_tx_cmpr:cmpr10 " "Elaborating entity \"lvds_tx_lvds_tx1_lvds_tx_cmpr\" for hierarchy \"serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|lvds_tx_lvds_tx1_lvds_tx_cmpr:cmpr10\"" {  } { { "db/lvds_tx_lvds_tx1.v" "cmpr10" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705680793709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_tx_lvds_tx1_lvds_tx_cntr serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2 " "Elaborating entity \"lvds_tx_lvds_tx1_lvds_tx_cntr\" for hierarchy \"serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2\"" {  } { { "db/lvds_tx_lvds_tx1.v" "cntr2" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705680793719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_tx_lvds_tx1_lvds_tx_cmpr1 serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2\|lvds_tx_lvds_tx1_lvds_tx_cmpr1:cmpr14 " "Elaborating entity \"lvds_tx_lvds_tx1_lvds_tx_cmpr1\" for hierarchy \"serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2\|lvds_tx_lvds_tx1_lvds_tx_cmpr1:cmpr14\"" {  } { { "db/lvds_tx_lvds_tx1.v" "cmpr14" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705680793726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_tx_lvds_tx1_lvds_tx_shift_reg serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12 " "Elaborating entity \"lvds_tx_lvds_tx1_lvds_tx_shift_reg\" for hierarchy \"serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12\"" {  } { { "db/lvds_tx_lvds_tx1.v" "shift_reg12" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705680793732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_rx serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst " "Elaborating entity \"lvds_rx\" for hierarchy \"serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\"" {  } { { "rtl/serdes_logics.sv" "lvds_rx_inst" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/serdes_logics.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705680793744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component " "Elaborating entity \"altlvds_rx\" for hierarchy \"serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\"" {  } { { "rtl/lvds/lvds_rx/lvds_rx.v" "ALTLVDS_RX_component" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/lvds/lvds_rx/lvds_rx.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705680793790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component " "Elaborated megafunction instantiation \"serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\"" {  } { { "rtl/lvds/lvds_rx/lvds_rx.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/lvds/lvds_rx/lvds_rx.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705680793808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component " "Instantiated megafunction \"serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "buffer_implementation RAM " "Parameter \"buffer_implementation\" = \"RAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "cds_mode UNUSED " "Parameter \"cds_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll ON " "Parameter \"common_rx_tx_pll\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_align_rollover 4 " "Parameter \"data_align_rollover\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_rate 250.0 Mbps " "Parameter \"data_rate\" = \"250.0 Mbps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 10 " "Parameter \"deserialization_factor\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_initial_phase_value 0 " "Parameter \"dpa_initial_phase_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpll_lock_count 0 " "Parameter \"dpll_lock_count\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpll_lock_window 0 " "Parameter \"dpll_lock_window\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_clock_pin_mode UNUSED " "Parameter \"enable_clock_pin_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_align_to_rising_edge_only OFF " "Parameter \"enable_dpa_align_to_rising_edge_only\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_calibration ON " "Parameter \"enable_dpa_calibration\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_fifo UNUSED " "Parameter \"enable_dpa_fifo\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_initial_phase_selection OFF " "Parameter \"enable_dpa_initial_phase_selection\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_mode OFF " "Parameter \"enable_dpa_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_pll_calibration OFF " "Parameter \"enable_dpa_pll_calibration\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_soft_cdr_mode OFF " "Parameter \"enable_soft_cdr_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les ON " "Parameter \"implement_in_les\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_boost 0 " "Parameter \"inclock_boost\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_data_alignment EDGE_ALIGNED " "Parameter \"inclock_data_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 20000 " "Parameter \"inclock_period\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_phase_shift 0 " "Parameter \"inclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_data_rate 250 " "Parameter \"input_data_rate\" = \"250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lose_lock_on_one_change UNUSED " "Parameter \"lose_lock_on_one_change\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=lvds_rx " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=lvds_rx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_rx " "Parameter \"lpm_type\" = \"altlvds_rx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lvds_rx_reg_setting ON " "Parameter \"lvds_rx_reg_setting\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 1 " "Parameter \"number_of_channels\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_resource AUTO " "Parameter \"outclock_resource\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_operation_mode UNUSED " "Parameter \"pll_operation_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_self_reset_on_loss_lock OFF " "Parameter \"pll_self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_channel_data_align PORT_UNUSED " "Parameter \"port_rx_channel_data_align\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_data_align PORT_USED " "Parameter \"port_rx_data_align\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "refclk_frequency UNUSED " "Parameter \"refclk_frequency\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_data_align_input UNUSED " "Parameter \"registered_data_align_input\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_output ON " "Parameter \"registered_output\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reset_fifo_at_first_lock UNUSED " "Parameter \"reset_fifo_at_first_lock\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rx_align_data_reg UNUSED " "Parameter \"rx_align_data_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_is_negative_ppm_drift OFF " "Parameter \"sim_dpa_is_negative_ppm_drift\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_net_ppm_variation 0 " "Parameter \"sim_dpa_net_ppm_variation\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_output_clock_phase_shift 0 " "Parameter \"sim_dpa_output_clock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_coreclock_input OFF " "Parameter \"use_coreclock_input\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_dpll_rawperror OFF " "Parameter \"use_dpll_rawperror\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll OFF " "Parameter \"use_external_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_no_phase_shift ON " "Parameter \"use_no_phase_shift\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "x_on_bitslip ON " "Parameter \"x_on_bitslip\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk_src_is_pll off " "Parameter \"clk_src_is_pll\" = \"off\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""}  } { { "rtl/lvds/lvds_rx/lvds_rx.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/lvds/lvds_rx/lvds_rx.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705680793808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lvds_rx_lvds_rx1.v 6 6 " "Found 6 design units, including 6 entities, in source file db/lvds_rx_lvds_rx1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in " "Found entity 1: lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in" {  } { { "db/lvds_rx_lvds_rx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680793847 ""} { "Info" "ISGN_ENTITY_NAME" "2 lvds_rx_lvds_rx1_lvds_rx_dffpipe " "Found entity 2: lvds_rx_lvds_rx1_lvds_rx_dffpipe" {  } { { "db/lvds_rx_lvds_rx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680793847 ""} { "Info" "ISGN_ENTITY_NAME" "3 lvds_rx_lvds_rx1_lvds_rx_cmpr " "Found entity 3: lvds_rx_lvds_rx1_lvds_rx_cmpr" {  } { { "db/lvds_rx_lvds_rx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680793847 ""} { "Info" "ISGN_ENTITY_NAME" "4 lvds_rx_lvds_rx1_lvds_rx_cntr " "Found entity 4: lvds_rx_lvds_rx1_lvds_rx_cntr" {  } { { "db/lvds_rx_lvds_rx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680793847 ""} { "Info" "ISGN_ENTITY_NAME" "5 lvds_rx_lvds_rx1_lvds_rx_mux " "Found entity 5: lvds_rx_lvds_rx1_lvds_rx_mux" {  } { { "db/lvds_rx_lvds_rx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v" 367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680793847 ""} { "Info" "ISGN_ENTITY_NAME" "6 lvds_rx_lvds_rx1 " "Found entity 6: lvds_rx_lvds_rx1" {  } { { "db/lvds_rx_lvds_rx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v" 422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680793847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705680793847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_rx_lvds_rx1 serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated " "Elaborating entity \"lvds_rx_lvds_rx1\" for hierarchy \"serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\"" {  } { { "altlvds_rx.tdf" "auto_generated" { Text "c:/intelfpga/22.1std/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705680793849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in " "Elaborating entity \"lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in\" for hierarchy \"serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in\"" {  } { { "db/lvds_rx_lvds_rx1.v" "ddio_in" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705680793858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_rx_lvds_rx1_lvds_rx_dffpipe serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_lvds_rx1_lvds_rx_dffpipe:h_dffpipe " "Elaborating entity \"lvds_rx_lvds_rx1_lvds_rx_dffpipe\" for hierarchy \"serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_lvds_rx1_lvds_rx_dffpipe:h_dffpipe\"" {  } { { "db/lvds_rx_lvds_rx1.v" "h_dffpipe" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705680793865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_rx_lvds_rx1_lvds_rx_cntr serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr " "Elaborating entity \"lvds_rx_lvds_rx1_lvds_rx_cntr\" for hierarchy \"serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr\"" {  } { { "db/lvds_rx_lvds_rx1.v" "bitslip_cntr" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705680793871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_rx_lvds_rx1_lvds_rx_cmpr serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr\|lvds_rx_lvds_rx1_lvds_rx_cmpr:cmpr9 " "Elaborating entity \"lvds_rx_lvds_rx1_lvds_rx_cmpr\" for hierarchy \"serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr\|lvds_rx_lvds_rx1_lvds_rx_cmpr:cmpr9\"" {  } { { "db/lvds_rx_lvds_rx1.v" "cmpr9" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705680793879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_rx_lvds_rx1_lvds_rx_mux serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_lvds_rx1_lvds_rx_mux:h_mux5a " "Elaborating entity \"lvds_rx_lvds_rx1_lvds_rx_mux\" for hierarchy \"serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_lvds_rx1_lvds_rx_mux:h_mux5a\"" {  } { { "db/lvds_rx_lvds_rx1.v" "h_mux5a" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705680793884 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1705680793936 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1705680793936 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Analysis & Synthesis" 0 -1 1705680793937 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "serdes_logic:serdes_inst\|tx_data_last1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"serdes_logic:serdes_inst\|tx_data_last1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705680794119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705680794119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705680794119 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705680794119 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1705680794119 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "serdes_logic:serdes_inst\|altshift_taps:tx_data_last1_rtl_0 " "Elaborated megafunction instantiation \"serdes_logic:serdes_inst\|altshift_taps:tx_data_last1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705680794215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "serdes_logic:serdes_inst\|altshift_taps:tx_data_last1_rtl_0 " "Instantiated megafunction \"serdes_logic:serdes_inst\|altshift_taps:tx_data_last1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680794215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680794215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680794215 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705680794215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_2km.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_2km.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_2km " "Found entity 1: shift_taps_2km" {  } { { "db/shift_taps_2km.tdf" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/shift_taps_2km.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680794252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705680794252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_91b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_91b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_91b1 " "Found entity 1: altsyncram_91b1" {  } { { "db/altsyncram_91b1.tdf" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/altsyncram_91b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680794293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705680794293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tof.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tof.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tof " "Found entity 1: cntr_tof" {  } { { "db/cntr_tof.tdf" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/cntr_tof.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680794332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705680794332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_k8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_k8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_k8h " "Found entity 1: cntr_k8h" {  } { { "db/cntr_k8h.tdf" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/cntr_k8h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680794371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705680794371 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 -1 1705680794566 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_dq\[0\] " "bidirectional pin \"io_dq\[0\]\" has no driver" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705680794569 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_dq\[1\] " "bidirectional pin \"io_dq\[1\]\" has no driver" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705680794569 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_dq\[2\] " "bidirectional pin \"io_dq\[2\]\" has no driver" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705680794569 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_dq\[3\] " "bidirectional pin \"io_dq\[3\]\" has no driver" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705680794569 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_dq\[4\] " "bidirectional pin \"io_dq\[4\]\" has no driver" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705680794569 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_dq\[5\] " "bidirectional pin \"io_dq\[5\]\" has no driver" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705680794569 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_dq\[6\] " "bidirectional pin \"io_dq\[6\]\" has no driver" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705680794569 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_dq\[7\] " "bidirectional pin \"io_dq\[7\]\" has no driver" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705680794569 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_rwds " "bidirectional pin \"io_rwds\" has no driver" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705680794569 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1705680794569 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/shift_taps_2km.tdf" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/shift_taps_2km.tdf" 39 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1705680794571 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1705680794571 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_csn0 GND " "Pin \"o_csn0\" is stuck at GND" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705680794610 "|main|o_csn0"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_clk GND " "Pin \"o_clk\" is stuck at GND" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705680794610 "|main|o_clk"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_clkn GND " "Pin \"o_clkn\" is stuck at GND" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705680794610 "|main|o_clkn"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_resetn GND " "Pin \"o_resetn\" is stuck at GND" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705680794610 "|main|o_resetn"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_csn1 GND " "Pin \"o_csn1\" is stuck at GND" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705680794610 "|main|o_csn1"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_tx\[0\] GND " "Pin \"o_tx\[0\]\" is stuck at GND" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705680794610 "|main|o_tx[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_tx\[1\] GND " "Pin \"o_tx\[1\]\" is stuck at GND" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705680794610 "|main|o_tx[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1705680794610 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1705680794676 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1705680795330 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "220 " "Implemented 220 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705680795340 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705680795340 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "9 " "Implemented 9 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1705680795340 ""} { "Info" "ICUT_CUT_TM_LCELLS" "180 " "Implemented 180 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1705680795340 ""} { "Info" "ICUT_CUT_TM_RAMS" "10 " "Implemented 10 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1705680795340 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1705680795340 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705680795340 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sld_signaltap 34 " "Ignored 34 assignments for entity \"sld_signaltap\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1705680795357 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "stp 19 " "Ignored 19 assignments for entity \"stp\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1705680795357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705680795678 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 19 17:13:15 2024 " "Processing ended: Fri Jan 19 17:13:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705680795678 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705680795678 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705680795678 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705680795678 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1705680797734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705680797735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 19 17:13:16 2024 " "Processing started: Fri Jan 19 17:13:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705680797735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1705680797735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off Cyclone_10_generator -c Cyclone_10_generator --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off Cyclone_10_generator -c Cyclone_10_generator --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1705680797736 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "Top " "Previously generated Fitter netlist for partition \"Top\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1705680797963 ""}  } {  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1705680797963 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1705680797963 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "1 " "Resolved and merged 1 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1705680798016 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 1 2 0 0 " "Adding 5 node(s), including 1 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705680798027 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1705680798027 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_rx\[0\] " "No output dependent on input pin \"i_rx\[0\]\"" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705680798264 "|main|i_rx[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_rx\[1\] " "No output dependent on input pin \"i_rx\[1\]\"" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705680798264 "|main|i_rx[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_clk_lvds " "No output dependent on input pin \"i_clk_lvds\"" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705680798264 "|main|i_clk_lvds"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Design Software" 0 -1 1705680798264 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "219 " "Implemented 219 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705680798266 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705680798266 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "9 " "Implemented 9 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1705680798266 ""} { "Info" "ICUT_CUT_TM_LCELLS" "179 " "Implemented 179 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1705680798266 ""} { "Info" "ICUT_CUT_TM_RAMS" "10 " "Implemented 10 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1705680798266 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1705680798266 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1705680798266 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 5 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705680798460 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 19 17:13:18 2024 " "Processing ended: Fri Jan 19 17:13:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705680798460 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705680798460 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705680798460 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1705680798460 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705680800463 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705680800464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 19 17:13:19 2024 " "Processing started: Fri Jan 19 17:13:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705680800464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1705680800464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Cyclone_10_generator -c Cyclone_10_generator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Cyclone_10_generator -c Cyclone_10_generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1705680800464 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1705680800634 ""}
{ "Info" "0" "" "Project  = Cyclone_10_generator" {  } {  } 0 0 "Project  = Cyclone_10_generator" 0 0 "Fitter" 0 0 1705680800635 ""}
{ "Info" "0" "" "Revision = Cyclone_10_generator" {  } {  } 0 0 "Revision = Cyclone_10_generator" 0 0 "Fitter" 0 0 1705680800635 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1705680800813 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Cyclone_10_generator 10CL010YU256C8G " "Selected device 10CL010YU256C8G for design \"Cyclone_10_generator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1705680800835 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1705680800913 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1705680800913 ""}
{ "Info" "ICUT_CUT_PLL_SOURCE_SYNC_NO_INPUT_COMPENSATE_SET" "serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_pll " "None of the inputs fed by the compensated output clock of PLL \"serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode are set as the compensated input" { { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_pll i_lvds_rx " "Input \"i_lvds_rx\" that is fed by the compensated output clock of PLL \"serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 28 0 0 } } { "db/lvds_rx_lvds_rx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v" 466 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/intelfpga/22.1std/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "rtl/lvds/lvds_rx/lvds_rx.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/lvds/lvds_rx/lvds_rx.v" 92 0 0 } } { "rtl/serdes_logics.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/serdes_logics.sv" 35 0 0 } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 127 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1705680800968 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_pll i_lvds_rx " "Input \"i_lvds_rx\" that is fed by the compensated output clock of PLL \"serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 28 0 0 } } { "db/lvds_rx_lvds_rx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v" 466 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/intelfpga/22.1std/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "rtl/lvds/lvds_rx/lvds_rx.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/lvds/lvds_rx/lvds_rx.v" 92 0 0 } } { "rtl/serdes_logics.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/serdes_logics.sv" 35 0 0 } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 127 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1705680800968 ""}  } { { "db/lvds_rx_lvds_rx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v" 466 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/intelfpga/22.1std/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "rtl/lvds/lvds_rx/lvds_rx.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/lvds/lvds_rx/lvds_rx.v" 92 0 0 } } { "rtl/serdes_logics.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/serdes_logics.sv" 35 0 0 } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 127 0 0 } }  } 0 15575 "None of the inputs fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode are set as the compensated input" 0 0 "Fitter" 0 -1 1705680800968 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_pll Cyclone 10 LP PLL " "Implemented PLL \"serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_pll\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|fast_clock 5 2 -90 -2000 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of -90 degrees (-2000 ps) for serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|fast_clock port" {  } { { "db/lvds_rx_lvds_rx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v" 466 -1 0 } } { "" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1705680800976 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|wire_lvds_rx_pll_clk\[1\] 1 2 -18 -2000 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of -18 degrees (-2000 ps) for serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|wire_lvds_rx_pll_clk\[1\] port" {  } { { "db/lvds_rx_lvds_rx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v" 458 -1 0 } } { "" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1705680800976 ""}  } { { "db/lvds_rx_lvds_rx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v" 466 -1 0 } } { "" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1705680800976 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|lvds_tx_pll Cyclone 10 LP PLL " "Implemented PLL \"serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|lvds_tx_pll\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|fast_clock 5 2 -90 -2000 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of -90 degrees (-2000 ps) for serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|fast_clock port" {  } { { "db/lvds_tx_lvds_tx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v" 392 -1 0 } } { "" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1705680800977 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|tx_coreclock 1 2 -18 -2000 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of -18 degrees (-2000 ps) for serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|tx_coreclock port" {  } { { "db/lvds_tx_lvds_tx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v" 371 -1 0 } } { "" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1705680800977 ""}  } { { "db/lvds_tx_lvds_tx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v" 392 -1 0 } } { "" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1705680800977 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1705680801101 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256C8G " "Device 10CL006YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705680801390 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256C8G " "Device 10CL016YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705680801390 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256C8G " "Device 10CL025YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705680801390 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1705680801390 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705680801396 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705680801396 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705680801396 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705680801396 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705680801396 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1705680801396 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1705680801399 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1705680801410 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 27 " "No exact pin location assignment(s) for 1 pins of 27 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1705680801978 ""}
{ "Info" "IFSAC_FSAC_GENERAL_PURPOSE_PLLS_MERGED" "serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|lvds_tx_pll serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_pll " "Successfully merged PLL serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|lvds_tx_pll and PLL serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_pll" {  } { { "db/lvds_tx_lvds_tx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v" 513 -1 0 } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176132 "Successfully merged PLL %1!s! and PLL %2!s!" 0 0 "Fitter" 0 -1 1705680801995 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Cyclone_10_generator.sdc " "Synopsys Design Constraints File file not found: 'Cyclone_10_generator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1705680802312 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1705680802312 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1705680802316 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1705680802317 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1705680802323 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1705680802323 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1705680802329 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|fast_clock (placed in counter C0 of PLL_1) " "Automatically promoted node serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|fast_clock (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1705680802387 ""}  } { { "db/lvds_tx_lvds_tx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v" 513 -1 0 } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705680802387 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|tx_coreclock (placed in counter C1 of PLL_1) " "Automatically promoted node serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|tx_coreclock (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1705680802387 ""}  } { { "db/lvds_tx_lvds_tx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v" 513 -1 0 } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705680802387 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1705680802796 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1705680802797 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1705680802797 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1705680802799 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1705680802800 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1705680802802 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1705680802802 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1705680802803 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1705680802830 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1705680802831 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1705680802831 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1705680802841 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1705680802841 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1705680802841 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1705680802842 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 4 15 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1705680802842 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 14 12 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1705680802842 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1705680802842 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 4 21 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1705680802842 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 4 10 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1705680802842 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1705680802842 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 25 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1705680802842 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1705680802842 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1705680802842 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705680802889 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1705680802936 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1705680803612 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705680803720 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1705680803742 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1705680803963 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705680803964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1705680804325 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1705680804961 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1705680804961 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1705680805061 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1705680805061 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1705680805061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705680805066 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.18 " "Total time spent on timing analysis during the Fitter is 0.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1705680805245 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1705680805258 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1705680805466 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1705680805466 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1705680805702 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705680806224 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1705680806659 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "15 Cyclone 10 LP " "15 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_rx\[0\] 3.3-V LVTTL N1 " "Pin i_rx\[0\] uses I/O standard 3.3-V LVTTL at N1" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { i_rx[0] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_rx\[0\]" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705680806672 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_rx\[1\] 3.3-V LVTTL P1 " "Pin i_rx\[1\] uses I/O standard 3.3-V LVTTL at P1" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { i_rx[1] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_rx\[1\]" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705680806672 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_clk_lvds 3.3-V LVTTL A10 " "Pin i_clk_lvds uses I/O standard 3.3-V LVTTL at A10" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { i_clk_lvds } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_clk_lvds" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705680806672 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_dq\[0\] 3.3-V LVCMOS R7 " "Pin io_dq\[0\] uses I/O standard 3.3-V LVCMOS at R7" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { io_dq[0] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_dq\[0\]" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705680806672 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_dq\[1\] 3.3-V LVCMOS R8 " "Pin io_dq\[1\] uses I/O standard 3.3-V LVCMOS at R8" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { io_dq[1] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_dq\[1\]" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705680806672 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_dq\[2\] 3.3-V LVCMOS T5 " "Pin io_dq\[2\] uses I/O standard 3.3-V LVCMOS at T5" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { io_dq[2] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_dq\[2\]" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705680806672 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_dq\[3\] 3.3-V LVCMOS T6 " "Pin io_dq\[3\] uses I/O standard 3.3-V LVCMOS at T6" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { io_dq[3] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_dq\[3\]" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705680806672 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_dq\[4\] 3.3-V LVCMOS R6 " "Pin io_dq\[4\] uses I/O standard 3.3-V LVCMOS at R6" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { io_dq[4] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_dq\[4\]" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705680806672 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_dq\[5\] 3.3-V LVCMOS T7 " "Pin io_dq\[5\] uses I/O standard 3.3-V LVCMOS at T7" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { io_dq[5] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_dq\[5\]" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705680806672 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_dq\[6\] 3.3-V LVCMOS T8 " "Pin io_dq\[6\] uses I/O standard 3.3-V LVCMOS at T8" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { io_dq[6] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_dq\[6\]" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705680806672 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_dq\[7\] 3.3-V LVCMOS P8 " "Pin io_dq\[7\] uses I/O standard 3.3-V LVCMOS at P8" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { io_dq[7] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_dq\[7\]" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705680806672 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_rwds 3.3-V LVCMOS T3 " "Pin io_rwds uses I/O standard 3.3-V LVCMOS at T3" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { io_rwds } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_rwds" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705680806672 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_lvds_rx 3.3-V LVTTL P16 " "Pin i_lvds_rx uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { i_lvds_rx } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_lvds_rx" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705680806672 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_rstn 3.3-V LVCMOS J15 " "Pin i_rstn uses I/O standard 3.3-V LVCMOS at J15" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { i_rstn } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_rstn" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705680806672 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_clk50MHz 3.3-V LVCMOS E2 " "Pin i_clk50MHz uses I/O standard 3.3-V LVCMOS at E2" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { i_clk50MHz } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_clk50MHz" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705680806672 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1705680806672 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "9 " "Following 9 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_dq\[0\] a permanently disabled " "Pin io_dq\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { io_dq[0] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_dq\[0\]" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1705680806674 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_dq\[1\] a permanently disabled " "Pin io_dq\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { io_dq[1] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_dq\[1\]" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1705680806674 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_dq\[2\] a permanently disabled " "Pin io_dq\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { io_dq[2] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_dq\[2\]" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1705680806674 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_dq\[3\] a permanently disabled " "Pin io_dq\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { io_dq[3] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_dq\[3\]" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1705680806674 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_dq\[4\] a permanently disabled " "Pin io_dq\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { io_dq[4] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_dq\[4\]" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1705680806674 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_dq\[5\] a permanently disabled " "Pin io_dq\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { io_dq[5] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_dq\[5\]" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1705680806674 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_dq\[6\] a permanently disabled " "Pin io_dq\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { io_dq[6] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_dq\[6\]" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1705680806674 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_dq\[7\] a permanently disabled " "Pin io_dq\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { io_dq[7] } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_dq\[7\]" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1705680806674 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_rwds a permanently disabled " "Pin io_rwds has a permanently disabled output enable" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { io_rwds } } } { "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_rwds" } } } } { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1705680806674 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1705680806674 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/output_files/Cyclone_10_generator.fit.smsg " "Generated suppressed messages file C:/Users/admin/Documents/FPGA/Cyclone_10_generator/output_files/Cyclone_10_generator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1705680806800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5437 " "Peak virtual memory: 5437 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705680807437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 19 17:13:27 2024 " "Processing ended: Fri Jan 19 17:13:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705680807437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705680807437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705680807437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1705680807437 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1705680809103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705680809104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 19 17:13:28 2024 " "Processing started: Fri Jan 19 17:13:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705680809104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1705680809104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Cyclone_10_generator -c Cyclone_10_generator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Cyclone_10_generator -c Cyclone_10_generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1705680809104 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1705680810047 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1705680810069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705680810507 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 19 17:13:30 2024 " "Processing ended: Fri Jan 19 17:13:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705680810507 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705680810507 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705680810507 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1705680810507 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1705680811408 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1705680812813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705680812814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 19 17:13:31 2024 " "Processing started: Fri Jan 19 17:13:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705680812814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1705680812814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Cyclone_10_generator -c Cyclone_10_generator " "Command: quartus_sta Cyclone_10_generator -c Cyclone_10_generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1705680812814 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1705680812972 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sld_signaltap 34 " "Ignored 34 assignments for entity \"sld_signaltap\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1705680813053 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "stp 19 " "Ignored 19 assignments for entity \"stp\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1705680813053 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1705680813307 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705680813380 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705680813380 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Cyclone_10_generator.sdc " "Synopsys Design Constraints File file not found: 'Cyclone_10_generator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1705680813642 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1705680813642 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name i_clk50MHz i_clk50MHz " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name i_clk50MHz i_clk50MHz" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1705680813644 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -phase -90.00 -duty_cycle 50.00 -name \{serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]\} \{serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]\} " "create_generated_clock -source \{serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -phase -90.00 -duty_cycle 50.00 -name \{serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]\} \{serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1705680813644 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|inclk\[0\]\} -divide_by 2 -phase -18.00 -duty_cycle 50.00 -name \{serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]\} \{serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]\} " "create_generated_clock -source \{serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|inclk\[0\]\} -divide_by 2 -phase -18.00 -duty_cycle 50.00 -name \{serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]\} \{serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1705680813644 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1705680813644 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1705680813645 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1705680813645 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1705680813651 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1705680813652 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1705680813656 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1705680813672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.990 " "Worst-case setup slack is 2.990" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680813716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680813716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.990               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    2.990               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680813716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.828               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "    5.828               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680813716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705680813716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.439 " "Worst-case hold slack is 0.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680813731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680813731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "    0.439               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680813731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    0.500               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680813731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705680813731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 37.765 " "Worst-case recovery slack is 37.765" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680813745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680813745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.765               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "   37.765               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680813745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705680813745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.582 " "Worst-case removal slack is 1.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680813760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680813760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.582               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "    1.582               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680813760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705680813760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.519 " "Worst-case minimum pulse width slack is 3.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680813779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680813779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.519               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    3.519               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680813779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.858               0.000 i_clk50MHz  " "    9.858               0.000 i_clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680813779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.670               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "   19.670               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680813779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705680813779 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705680813881 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705680813881 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705680813881 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705680813881 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 25.816 ns " "Worst Case Available Settling Time: 25.816 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705680813881 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705680813881 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1705680813881 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1705680813887 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1705680813918 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1705680814284 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1705680814454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.167 " "Worst-case setup slack is 3.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680814469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680814469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.167               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    3.167               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680814469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.940               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "    5.940               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680814469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705680814469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680814475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680814475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "    0.401               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680814475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    0.470               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680814475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705680814475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 37.927 " "Worst-case recovery slack is 37.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680814481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680814481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.927               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "   37.927               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680814481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705680814481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.440 " "Worst-case removal slack is 1.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680814486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680814486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.440               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "    1.440               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680814486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705680814486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.519 " "Worst-case minimum pulse width slack is 3.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680814533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680814533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.519               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    3.519               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680814533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.855               0.000 i_clk50MHz  " "    9.855               0.000 i_clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680814533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.677               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "   19.677               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680814533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705680814533 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705680814668 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705680814668 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705680814668 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705680814668 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 26.264 ns " "Worst Case Available Settling Time: 26.264 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705680814668 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705680814668 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1705680814668 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1705680814675 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1705680814857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.542 " "Worst-case setup slack is 3.542" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680814868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680814868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.542               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    3.542               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680814868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.045               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "    7.045               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680814868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705680814868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.154 " "Worst-case hold slack is 0.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680814901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680814901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "    0.154               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680814901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    0.192               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680814901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705680814901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 39.036 " "Worst-case recovery slack is 39.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680814907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680814907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.036               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "   39.036               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680814907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705680814907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.677 " "Worst-case removal slack is 0.677" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680814941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680814941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.677               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "    0.677               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680814941 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705680814941 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.731 " "Worst-case minimum pulse width slack is 3.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680814951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680814951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.731               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    3.731               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680814951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.423               0.000 i_clk50MHz  " "    9.423               0.000 i_clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680814951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.707               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "   19.707               0.000 serdes_inst\|lvds_tx_inst\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705680814951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705680814951 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705680815097 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705680815097 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705680815097 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705680815097 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 29.361 ns " "Worst Case Available Settling Time: 29.361 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705680815097 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705680815097 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1705680815097 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1705680815713 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1705680815714 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705680815857 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 19 17:13:35 2024 " "Processing ended: Fri Jan 19 17:13:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705680815857 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705680815857 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705680815857 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1705680815857 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1705680817557 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705680817558 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 19 17:13:37 2024 " "Processing started: Fri Jan 19 17:13:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705680817558 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1705680817558 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Cyclone_10_generator -c Cyclone_10_generator " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Cyclone_10_generator -c Cyclone_10_generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1705680817559 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Cyclone_10_generator.svo C:/Users/admin/Documents/FPGA/Cyclone_10_generator/simulation/questa/ simulation " "Generated file Cyclone_10_generator.svo in folder \"C:/Users/admin/Documents/FPGA/Cyclone_10_generator/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1705680818421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705680818501 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 19 17:13:38 2024 " "Processing ended: Fri Jan 19 17:13:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705680818501 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705680818501 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705680818501 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1705680818501 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 43 s " "Quartus Prime Full Compilation was successful. 0 errors, 43 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1705680819227 ""}
