#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Feb 11 20:21:48 2020
# Process ID: 14284
# Current directory: E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24452 E:\Xilinx\workspace\PYNQ_Z2\project_LCD_withZynq\project_LCD.xpr
# Log file: E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/vivado.log
# Journal file: E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.xpr
INFO: [Project 1-313] Project file moved from 'E:/Xilinx/workspace/PYNQ_Z2/project_LCD' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 724.359 ; gain = 120.984
update_compile_order -fileset sources_1
create_bd_design "HPS"
Wrote  : <E:\Xilinx\workspace\PYNQ_Z2\project_LCD_withZynq\project_LCD.srcs\sources_1\bd\HPS\HPS.bd> 
create_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1253.664 ; gain = 78.973
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
save_bd_design
Wrote  : <E:\Xilinx\workspace\PYNQ_Z2\project_LCD_withZynq\project_LCD.srcs\sources_1\bd\HPS\HPS.bd> 
Wrote  : <E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.srcs/sources_1/bd/HPS/ui/bd_cdaa068b.ui> 
close_bd_design [get_bd_designs HPS]
generate_target all [get_files  E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.srcs/sources_1/bd/HPS/HPS.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <E:\Xilinx\workspace\PYNQ_Z2\project_LCD_withZynq\project_LCD.srcs\sources_1\bd\HPS\HPS.bd> 
VHDL Output written to : E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.srcs/sources_1/bd/HPS/synth/HPS.v
VHDL Output written to : E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.srcs/sources_1/bd/HPS/sim/HPS.v
VHDL Output written to : E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.srcs/sources_1/bd/HPS/hdl/HPS_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.srcs/sources_1/bd/HPS/hw_handoff/HPS.hwh
Generated Block Design Tcl file E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.srcs/sources_1/bd/HPS/hw_handoff/HPS_bd.tcl
Generated Hardware Definition File E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.srcs/sources_1/bd/HPS/synth/HPS.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1253.664 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all HPS_processing_system7_0_0] }
export_ip_user_files -of_objects [get_files E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.srcs/sources_1/bd/HPS/HPS.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.srcs/sources_1/bd/HPS/HPS.bd]
launch_runs -jobs 4 HPS_processing_system7_0_0_synth_1
[Tue Feb 11 20:24:18 2020] Launched HPS_processing_system7_0_0_synth_1...
Run output will be captured here: E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.runs/HPS_processing_system7_0_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.srcs/sources_1/bd/HPS/HPS.bd] -directory E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.ip_user_files/sim_scripts -ip_user_files_dir E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.ip_user_files -ipstatic_source_dir E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.cache/compile_simlib/modelsim} {questa=E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.cache/compile_simlib/questa} {riviera=E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.cache/compile_simlib/riviera} {activehdl=E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.srcs/sources_1/bd/HPS/HPS.bd] -top
add_files -norecurse E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.srcs/sources_1/bd/HPS/hdl/HPS_wrapper.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Feb 11 20:25:24 2020] Launched synth_1...
Run output will be captured here: E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Feb 11 20:26:00 2020] Launched impl_1...
Run output will be captured here: E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 11 20:27:35 2020] Launched impl_1...
Run output will be captured here: E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.runs/impl_1/runme.log
file mkdir E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.sdk
file copy -force E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.runs/impl_1/top.sysdef E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.sdk/top.hdf

launch_sdk -workspace E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.sdk -hwspec E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.sdk/top.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.sdk -hwspec E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.sdk/top.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
create_hw_cfgmem -hw_device [get_hw_devices xc7z020_1] -mem_dev [lindex [get_cfgmem_parts {s25fl128s-3.3v-qspi-x1-single}] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.FILES [list "E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.runs/impl_1/top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.BIN_OFFSET {0} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.ZYNQ_FSBL {E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.sdk/HelloW/Debug/HelloW.elf} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
startgroup 
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
Problem in Initializing Hardware
Flash programming initialization failed.
ERROR: [Labtools 27-3161] Flash Programming Unsuccessful
ERROR: [Common 17-39] 'program_hw_cfgmem' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.runs/impl_1/top.bin} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Xilinx/1234-tulA.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.FILES [list "E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.runs/impl_1/top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.BIN_OFFSET {0} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.ZYNQ_FSBL {E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.sdk/HelloW/Debug/HelloW.elf} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
startgroup 
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
Problem in Initializing Hardware
Flash programming initialization failed.
ERROR: [Labtools 27-3161] Flash Programming Unsuccessful
ERROR: [Common 17-39] 'program_hw_cfgmem' failed due to earlier errors.
set_property CFGMEM_PART {s25fl128s-3.3v-qspi-x4-single} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.FILES [list "E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.runs/impl_1/top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.BIN_OFFSET {0} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.ZYNQ_FSBL {E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.sdk/HelloW/Debug/HelloW.elf} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
startgroup 
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
Problem in Initializing Hardware
Flash programming initialization failed.
ERROR: [Labtools 27-3161] Flash Programming Unsuccessful
ERROR: [Common 17-39] 'program_hw_cfgmem' failed due to earlier errors.
set_property PROGRAM.ADDRESS_RANGE  {entire_device} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.FILES [list "E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.runs/impl_1/top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.BIN_OFFSET {0} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.ZYNQ_FSBL {E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.sdk/HelloW/Debug/HelloW.elf} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
startgroup 
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
INFO: [Xicom 50-104] The verify operation will only be performed on the address range specified by the Memory Configuration File (MCS).
Problem in Initializing Hardware
Flash programming initialization failed.
ERROR: [Labtools 27-3161] Flash Programming Unsuccessful
ERROR: [Common 17-39] 'program_hw_cfgmem' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROGRAM.ADDRESS_RANGE  {entire_device} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.FILES [list "E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.runs/impl_1/top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.BIN_OFFSET {0} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.ZYNQ_FSBL {E:/Xilinx/workspace/PYNQ_Z2/project_LCD_withZynq/project_LCD.sdk/HelloW/Debug/HelloW.elf} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
startgroup 
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
INFO: [Xicom 50-104] The verify operation will only be performed on the address range specified by the Memory Configuration File (MCS).
WARNING: [Xicom 50-100] The current boot mode is QSPI.
If flash programming fails, configure device for JTAG boot mode and try again.
Problem in Initializing Hardware
Flash programming initialization failed.
ERROR: [Labtools 27-3161] Flash Programming Unsuccessful
ERROR: [Common 17-39] 'program_hw_cfgmem' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property CFGMEM_PART {s25fl128s-3.3v-qspi-x1-single} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z020_1] 0]]
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at E:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at E:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at E:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at E:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
close_hw
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 11 20:57:10 2020...
