module parametrizable_register(input wire clk, reset, input wire [WIDTH-1:0] data_in, output reg [WIDTH-1:0] data_out);

	parameter WIDTH = 8

    always @(posedge clk or posedge reset) begin
        if (reset)
            data_out <= 0;
        else
            data_out <= data_in;
    end

endmodule
