
*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16548 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 282.152 ; gain = 72.641
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [F:/receiverTransmitters/KeyboardTop/KeyboardTop.srcs/sources_1/new/Top.v:4]
INFO: [Synth 8-638] synthesizing module 'keyboardReceiver' [F:/receiverTransmitters/KeyboardTop/KeyboardTop.srcs/sources_1/new/keyboardReceiver.v:7]
INFO: [Synth 8-638] synthesizing module 'debouncer' [F:/receiverTransmitters/KeyboardTop/KeyboardTop.srcs/sources_1/new/debouncer.v:10]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (1#1) [F:/receiverTransmitters/KeyboardTop/KeyboardTop.srcs/sources_1/new/debouncer.v:10]
INFO: [Synth 8-256] done synthesizing module 'keyboardReceiver' (2#1) [F:/receiverTransmitters/KeyboardTop/KeyboardTop.srcs/sources_1/new/keyboardReceiver.v:7]
INFO: [Synth 8-638] synthesizing module 'Enabler' [F:/receiverTransmitters/KeyboardTop/KeyboardTop.srcs/sources_1/new/Enabler.v:5]
INFO: [Synth 8-256] done synthesizing module 'Enabler' (3#1) [F:/receiverTransmitters/KeyboardTop/KeyboardTop.srcs/sources_1/new/Enabler.v:5]
INFO: [Synth 8-638] synthesizing module 'ssd' [F:/receiverTransmitters/KeyboardTop/KeyboardTop.srcs/sources_1/new/ssd.v:14]
INFO: [Synth 8-256] done synthesizing module 'ssd' (4#1) [F:/receiverTransmitters/KeyboardTop/KeyboardTop.srcs/sources_1/new/ssd.v:14]
WARNING: [Synth 8-3848] Net tx in module/entity Top does not have driver. [F:/receiverTransmitters/KeyboardTop/KeyboardTop.srcs/sources_1/new/Top.v:8]
WARNING: [Synth 8-3848] Net state in module/entity Top does not have driver. [F:/receiverTransmitters/KeyboardTop/KeyboardTop.srcs/sources_1/new/Top.v:38]
WARNING: [Synth 8-3848] Net actualSeg2 in module/entity Top does not have driver. [F:/receiverTransmitters/KeyboardTop/KeyboardTop.srcs/sources_1/new/Top.v:33]
WARNING: [Synth 8-3848] Net refreshClk in module/entity Top does not have driver. [F:/receiverTransmitters/KeyboardTop/KeyboardTop.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-256] done synthesizing module 'Top' (5#1) [F:/receiverTransmitters/KeyboardTop/KeyboardTop.srcs/sources_1/new/Top.v:4]
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3331] design ssd has unconnected port hex2[7]
WARNING: [Synth 8-3331] design ssd has unconnected port hex2[6]
WARNING: [Synth 8-3331] design ssd has unconnected port hex2[5]
WARNING: [Synth 8-3331] design ssd has unconnected port hex2[4]
WARNING: [Synth 8-3331] design ssd has unconnected port hex2[3]
WARNING: [Synth 8-3331] design ssd has unconnected port hex2[2]
WARNING: [Synth 8-3331] design ssd has unconnected port hex2[1]
WARNING: [Synth 8-3331] design ssd has unconnected port hex2[0]
WARNING: [Synth 8-3331] design Top has unconnected port tx
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 319.516 ; gain = 110.004
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin en1:CLK to constant 0 [F:/receiverTransmitters/KeyboardTop/KeyboardTop.srcs/sources_1/new/Top.v:82]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 319.516 ; gain = 110.004
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/receiverTransmitters/KeyboardTop/KeyboardTop.srcs/constrs_1/new/master.xdc]
Finished Parsing XDC File [F:/receiverTransmitters/KeyboardTop/KeyboardTop.srcs/constrs_1/new/master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/receiverTransmitters/KeyboardTop/KeyboardTop.srcs/constrs_1/new/master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 614.840 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:01:12 . Memory (MB): peak = 614.840 ; gain = 405.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:01:12 . Memory (MB): peak = 614.840 ; gain = 405.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:13 . Memory (MB): peak = 614.840 ; gain = 405.328
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "OuptutLine" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "counterTracker" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "currentData" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "segment" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-327] inferring latch for variable 'segment_reg' [F:/receiverTransmitters/KeyboardTop/KeyboardTop.srcs/sources_1/new/ssd.v:29]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:01:14 . Memory (MB): peak = 614.840 ; gain = 405.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	  18 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	  10 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module keyboardReceiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module Enabler 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module ssd 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "uut/currentData" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "uut/bclk/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uut/bclk/OuptutLine" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uut/bdata/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uut/bdata/OuptutLine" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3331] design Top has unconnected port tx
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:17 . Memory (MB): peak = 614.840 ; gain = 405.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:48 . Memory (MB): peak = 614.840 ; gain = 405.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:01:48 . Memory (MB): peak = 614.840 ; gain = 405.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (en1/pattern_reg[3]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (en1/pattern_reg[2]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (en1/pattern_reg[1]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (en1/pattern_reg[0]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (sssu/segment_reg[6]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (sssu/segment_reg[5]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (sssu/segment_reg[4]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (sssu/segment_reg[3]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (sssu/segment_reg[2]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (sssu/segment_reg[1]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (sssu/segment_reg[0]) is unused and will be removed from module Top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:18 ; elapsed = 00:01:48 . Memory (MB): peak = 614.840 ; gain = 405.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:20 ; elapsed = 00:01:50 . Memory (MB): peak = 614.840 ; gain = 405.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:20 ; elapsed = 00:01:50 . Memory (MB): peak = 614.840 ; gain = 405.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:20 ; elapsed = 00:01:50 . Memory (MB): peak = 614.840 ; gain = 405.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:20 ; elapsed = 00:01:50 . Memory (MB): peak = 614.840 ; gain = 405.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:01:50 . Memory (MB): peak = 614.840 ; gain = 405.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:20 ; elapsed = 00:01:50 . Memory (MB): peak = 614.840 ; gain = 405.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    12|
|3     |LUT1   |    49|
|4     |LUT2   |     5|
|5     |LUT3   |     2|
|6     |LUT4   |    13|
|7     |LUT5   |     5|
|8     |LUT6   |    25|
|9     |FDRE   |    73|
|10    |IBUF   |     3|
|11    |OBUF   |    27|
|12    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+----------+-----------------+------+
|      |Instance  |Module           |Cells |
+------+----------+-----------------+------+
|1     |top       |                 |   217|
|2     |  uut     |keyboardReceiver |   182|
|3     |    bclk  |debouncer        |    62|
|4     |    bdata |debouncer_0      |    70|
+------+----------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:20 ; elapsed = 00:01:50 . Memory (MB): peak = 614.840 ; gain = 405.328
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:01:08 . Memory (MB): peak = 614.840 ; gain = 110.004
Synthesis Optimization Complete : Time (s): cpu = 00:01:20 ; elapsed = 00:01:51 . Memory (MB): peak = 614.840 ; gain = 405.328
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:41 . Memory (MB): peak = 614.840 ; gain = 405.328
INFO: [Common 17-1381] The checkpoint 'F:/receiverTransmitters/KeyboardTop/KeyboardTop.runs/synth_1/Top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 614.840 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May 07 11:50:51 2017...
