/*
 * Copyright (c) 2014 Samsung Electronics Co. Ltd.
 *
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef _COD9002X_H
#define _COD9002X_H

#include <linux/completion.h>

#include <sound/soc.h>
#include <linux/switch.h>
#include <linux/iio/consumer.h>

extern const struct regmap_config cod9002x_regmap;
extern int cod9002x_jack_mic_register(struct snd_soc_codec *codec);

#define COD9002X_OTP_MAX_REG		0x0f
#define COD9002X_MAX_REGISTER		0xde
#define COD9002X_OTP_REG_WRITE_START	0xd0

#define COD9002X_REGCACHE_SYNC_START_REG	0x0
#define COD9002X_REGCACHE_SYNC_END_REG	0x80

#define COD9002X_BTN_RELEASED_MASK	BIT(0)
#define COD9002X_BTN_PRESSED_MASK	BIT(1)

struct cod9002x_jack_det {
	bool jack_det;
	bool mic_det;
	bool button_det;
	unsigned int button_code;
	int privious_button_state;
	int adc_val;
};

struct cod9002x_water_det {
	int water_det;
	int gdet_adc_val;
	bool jack_det_bypass;
	bool jack_det;
	int wrong_jack_cnt;
};

struct jack_buttons_zone {
	unsigned int code;
	unsigned int adc_low;
	unsigned int adc_high;
};

struct cod9002x_priv {
	struct regmap *regmap;
	struct snd_soc_codec *codec;
	struct device *dev;

	struct regulator *vdd;

	int sysclk;
	int asyncclk;

	int num_inputs;
	int int_gpio;

	struct pinctrl *pinctrl;
	unsigned int spk_ena:2;

	bool is_suspend;
	bool is_probe_done;
	struct cod9002x_jack_det jack_det;
	struct cod9002x_water_det water_det;
	struct mutex jackdet_lock;
	struct mutex waterdet_lock;
	struct switch_dev sdev;
	struct completion initialize_complete;
	int irq_val[4];
	struct input_dev *input;
	unsigned int key_code[10];
	unsigned int key_pressed_count;
	struct delayed_work key_work;
	struct mutex key_lock;
	struct timer_list timer;
	unsigned short i2c_addr;
	unsigned char otp_reg[COD9002X_OTP_MAX_REG];
	unsigned int mic_bias1_voltage;
	unsigned int mic_bias2_voltage;
	unsigned int mic_bias_ldo_voltage;
	unsigned int aifrate;
	bool update_fw;
	bool use_external_jd;
	int vol_hpl;
	int vol_hpr;
	int dnc_hp_vol;
	int mic_adc_range;
	int mic_det_delay;
	int btn_release_value;
	int btn_press_delay;
	int water_threshold_adc_min1;
	int water_threshold_adc_min2;
	struct jack_buttons_zone jack_buttons_zones[4];
	struct delayed_work buttons_work;
	struct workqueue_struct *buttons_wq;
	struct iio_channel *jack_adc;
	unsigned int use_btn_adc_mode;
	unsigned int use_det_gdet_adc_mode;
	unsigned int dis_det_surge_mode;
	unsigned int use_jack_pullup_mode;
	struct delayed_work jack_det_work;
	struct workqueue_struct *jack_det_wq;
	struct delayed_work jack_det_adc_work;
	struct workqueue_struct *jack_det_adc_wq;
	struct work_struct adc_mute_work;
	struct mutex adc_mute_lock;
	struct workqueue_struct *adc_mute_wq;
	struct delayed_work water_det_adc_work;
	struct workqueue_struct *water_det_adc_wq;
	struct delayed_work water_det_polling_work;
	struct workqueue_struct *water_det_polling_wq;
	int adc_pin;
};

/*
 * Helper macros for creating bitmasks
 */
#define MASK(width, shift)	(((0x1 << (width)) - 1) << shift)

/*
 * Register values.
*/
#define COD9002X_00_BASE_REG			0x00
#define COD9002X_01_IRQ1PEND			0x01
#define COD9002X_02_IRQ2PEND			0x02
#define COD9002X_03_IRQ3PEND			0x03
#define COD9002X_04_IRQ1M			0x04
#define COD9002X_05_IRQ2M			0x05
#define COD9002X_06_IRQ3M			0x06
#define COD9002X_07_STATUS1			0x07
#define COD9002X_08_STATUS2			0x08

#define COD9002X_10_PD_REF			0x10
#define COD9002X_11_PD_AD1			0x11
#define COD9002X_12_PD_AD2			0x12
#define COD9002X_13_PD_DA1			0x13
#define COD9002X_14_PD_DA2			0x14
#define COD9002X_15_PD_DA3			0x15
#define COD9002X_16_PWAUTO_AD			0x16
#define COD9002X_17_PWAUTO_DA			0x17
#define COD9002X_18_CTRL_REF			0x18
#define COD9002X_19_SV_HP			0x19
#define COD9002X_1A_ZCD_DA			0x1a
#define COD9002X_1B_ZCD				0x1b
#define COD9002X_1C_SV_DA			0x1c

#define COD9002X_20_VOL_AD1			0x20
#define COD9002X_21_VOL_AD2			0x21
#define COD9002X_22_VOL_AD3			0x22
#define COD9002X_23_MIX_AD1			0x23
#define COD9002X_24_RESERVED		0x24
#define COD9002X_25_RESERVED		0x25
#define COD9002X_26_DSM_ADS			0x26
#define COD9002X_27_VOL_TDMA1         0x27
#define COD9002X_28_VOL_TDMA2         0x28
#define COD9002X_29_VOL_TDMA3         0x29
#define COD9002X_2A_VOL_TDMA4         0x2a
#define COD9002X_2B_VOL_TDMA5         0x2b
#define COD9002X_2C_VOL_TDMA6      	  0x2c
#define COD9002X_2D_VOL_TDMA7         0x2d

#define COD9002X_30_VOL_HPL			0x30
#define COD9002X_31_VOL_HPR			0x31
#define COD9002X_32_VOL_EP			0x32
#define COD9002X_33_CTRL_EP			0x33
#define COD9002X_34_CTRL_HP			0x34
#define COD9002X_35_CTRL_SPK			0x35
#define COD9002X_36_MIX_DA1			0x36
#define COD9002X_37_MIX_DA2			0x37
#define COD9002X_38_DCT_CLK1			0x38
#define COD9002X_39_VOL_SPK          0x39

#define COD9002X_40_DIGITAL_POWER		0x40
#define COD9002X_41_FORMAT			0x41
#define COD9002X_42_ADC1			0x42
#define COD9002X_43_ADC_L_VOL			0x43
#define COD9002X_44_ADC_R_VOL			0x44
#define COD9002X_45_DMIX_AD           0x45

#define COD9002X_50_DAC1			0x50
#define COD9002X_51_DAC_L_VOL			0x51
#define COD9002X_52_DAC_R_VOL			0x52
#define COD9002X_53_MQS				0x53
#define COD9002X_54_DNC1			0x54
#define COD9002X_55_DNC2			0x55
#define COD9002X_56_DNC3			0x56
#define COD9002X_57_DNC4			0x57
#define COD9002X_58_DNC5			0x58
#define COD9002X_59_DNC6			0x59
#define COD9002X_5A_DNC7			0x5a
#define COD9002X_5B_DNC8			0x5b
#define COD9002X_5C_DNC9			0x5c
#define COD9002X_5D_SPKLIMIT1			0x5d
#define COD9002X_5C_SPKLIMIT2			0x5e
#define COD9002X_5F_SPKLIMIT3			0x5f

#define COD9002X_60_OFFSET1			0x60
#define COD9002X_61_RESERVED			0x61
#define COD9002X_62_STATUS3			0x62

#define COD9002X_70_CLK1_AD			0x70
#define COD9002X_71_CLK1_DA			0x71
#define COD9002X_72_DSM1_DA			0x72
#define COD9002X_73_DSM2_DA			0x73
#define COD9002X_74_TEST			0x74
#define COD9002X_75_CHOP_AD			0x75
#define COD9002X_76_CHOP_DA			0x76
#define COD9002X_77_RESERVED		0x77
#define COD9002X_78_DSM_AD			0x78
#define COD9002X_79_SL_DA1			0x79
#define COD9002X_7A_SL_DA2			0x7a

#define COD9002X_80_DET_PDB			0x80
#define COD9002X_81_TEST_MODE			0x81
#define COD9002X_82_MIC_BIAS			0x82
#define COD9002X_83_JACK_MODE			0x83
#define COD9002X_84_JACK_DET			0x84
#define COD9002X_85_JACK_DBNC1			0x85
#define COD9002X_86_JACK_DBNC2			0x86
#define COD9002X_87_ANT1_DBNC			0x87
#define COD9002X_88_ANT2_DBNC			0x88
#define COD9002X_89_BTN_DBNC           0x89
#define COD9002X_8A_HPG_DBNC           0x8a
#define COD9002X_8B_MON           0x8b

#define COD9002X_90_DLY_LDO                    0x90
#define COD9002X_91_DLY_MCB2                   0x91
#define COD9002X_92_DLY_MCB2L                  0x92
#define COD9002X_93_DLY_ANT1                   0x93
#define COD9002x_94_DLY_ANT2                   0x94
#define COD9002X_95_DLY_BTN                    0x95
#define COD9002X_96_SEL_RES1                   0x96
#define COD9002X_97_SEL_RES2                   0x97

/* OTP registers */
#define COD9002X_D0_CTRL_IREF1                 0xd0
#define COD9002X_D1_CTRL_IREF2                 0xd1
#define COD9002X_D2_CTRL_IREF3                 0xd2
#define COD9002X_D3_CTRL_IREF4                 0xd3
#define COD9002X_D4_OFFSET_DAL                 0xd4
#define COD9002X_D5_OFFSET_DAR                 0xd5
#define COD9002X_D6_CTRL_IREF5                 0xd6
#define COD9002X_D7_CTRL_EP                   0xd7
#define COD9002X_D8_CTRL_CP2                   0xd8
#define COD9002X_D9_CTRL_CP3                   0xd9
#define COD9002X_DA_RESERVED                   0xda
#define COD9002X_DB_CTRL_HPS                   0xdb
#define COD9002X_DC_CTRL_EPS                   0xdc
#define COD9002X_DD_CTRL_SPKS1                 0xdd
#define COD9002X_DE_CTRL_SPKS2                 0xde

/* COD9002X_01_IRQ1PEND */
#define IRQ1_HPG_DET_R				BIT(7)
#define IRQ1_HPG_DET_F				BIT(6)
#define IRQ1_BTN_DET_R				BIT(5)
#define IRQ1_BTN_DET_F				BIT(4)
#define IRQ1_POLE_DET_R				BIT(3)
#define IRQ1_POLE_DET_F				BIT(2)
#define IRQ1_JACK_DET_R				BIT(1)
#define IRQ1_JACK_DET_F				BIT(0)

/* COD9002X_02_IRQ2PEND */
#define IRQ2_FLG_PW_MIC1_R          BIT(6)
#define IRQ2_FLG_PW_MIC2_R			BIT(5)
#define IRQ2_FLG_PW_MIC3_R			BIT(4)
#define IRQ2_FLG_MTVOL_CODEC_R		BIT(3)
#define IRQ2_FLG_PW_HP_R			BIT(2)
#define IRQ2_FLG_PW_EP_R			BIT(1)
#define IRQ2_FLG_PW_SPK_R			BIT(0)

/* COD9002X_03_IRQ3PEND */
#define IRQ3_FLG_PW_MIC1_F          BIT(6)
#define IRQ3_FLG_PW_MIC2_F          BIT(5)
#define IRQ3_FLG_PW_MIC3_F          BIT(4)
#define IRQ3_FLG_MTVOL_CODEC_F		BIT(3)
#define IRQ3_FLG_PW_HP_F			BIT(2)
#define IRQ3_FLG_PW_EP_F            BIT(1)
#define IRQ3_FLG_PW_SPK_F           BIT(0)

/* COD9002X_04_IRQ1M */
#define IRQ1M_HPG_DET_R_M_SHIFT		7
#define IRQ1M_HPG_DET_R_M_MASK		BIT(IRQ1M_HPG_DET_R_M_SHIFT)
#define IRQ1M_HPG_DET_F_M_SHIFT     6
#define IRQ1M_HPG_DET_F_M_MASK   	BIT(IRQ1M_HPG_DET_F_M_SHIFT)
#define IRQ1M_BTN_DET_R_M_SHIFT		5
#define IRQ1M_BTN_DET_R_M_MASK      BIT(IRQ1M_BTN_DET_R_M_SHIFT)
#define IRQ1M_BTN_DET_F_M_SHIFT     4
#define IRQ1M_BTN_DET_F_M_MASK      BIT(IRQ1M_BTN_DET_F_M_SHIFT)
#define IRQ1M_POLE_DET_R_M_SHIFT    3
#define IRQ1M_POLE_DET_R_M_MASK     BIT(IRQ1M_POLE_DET_R_M_SHIFT)
#define IRQ1M_POLE_DET_F_M_SHIFT    2
#define IRQ1M_POLE_DET_F_M_MASK     BIT(IRQ1M_POLE_DET_F_M_SHIFT)
#define IRQ1M_JACK_DET_R_M_SHIFT    1
#define IRQ1M_JACK_DET_R_M_MASK     BIT(IRQ1M_JACK_DET_R_M_SHIFT)
#define IRQ1M_JACK_DET_F_M_SHIFT    0
#define IRQ1M_JACK_DET_F_M_MASK     BIT(IRQ1M_JACK_DET_F_M_SHIFT)
#define IRQ1M_MASK_ALL              0xFF

/* COD9002X_05_IRQ2M */
#define IRQ2M_FLG_PW_MIC1_R_M_SHIFT     6
#define IRQ2M_FLG_PW_MIC1_R_M_MASK      BIT(IRQ2M_FLG_PW_MIC1_R_M_SHIFT)
#define IRQ2M_FLG_PW_MIC2_R_M_SHIFT     5
#define IRQ2M_FLG_PW_MIC2_R_M_MASK      BIT(IRQ2M_FLG_PW_MIC2_R_M_SHIFT)
#define IRQ2M_FLG_PW_MIC3_R_M_SHIFT     4
#define IRQ2M_FLG_PW_MIC3_R_M_MASK      BIT(IRQ2M_FLG_PW_MIC3_R_M_SHIFT)
#define IRQ2M_FLG_MTVOL_CODEC_R_M_SHIFT 3
#define IRQ2M_FLG_MTVOL_CODEC_R_M_MASK  BIT(IRQ2M_FLG_MTVOL_CODEC_R_M_SHIFT)
#define IRQ2M_FLG_PW_HP_R_M_SHIFT       2
#define IRQ2M_FLG_PW_HP_R_M_MASK        BIT(IRQ2M_FLG_PW_HP_R_M_SHIFT)
#define IRQ2M_FLG_PW_EP_R_M_SHIFT       1
#define IRQ2M_FLG_PW_EP_R_M_MASK        BIT(IRQ2M_FLG_PW_EP_R_M_SHIFT)
#define IRQ2M_FLG_PW_SPK_R_M_SHIFT      0
#define IRQ2M_FLG_PW_SPK_R_M_MASK		BIT(IRQ2M_FLG_PW_SPK_R_M_SHIFT)
#define IRQ2M_MASK_ALL              0xFF

/* COD9002X_06_IRQ3M */
#define IRQ3M_FLG_PW_MIC1_F_M_SHIFT		6
#define IRQ3M_FLG_PW_MIC1_F_M_MASK      BIT(IRQ3M_FLG_PW_MIC1_F_M_SHIFT)
#define IRQ3M_FLG_PW_MIC2_F_M_SHIFT     5
#define IRQ3M_FLG_PW_MIC2_F_M_MASK      BIT(IRQ3M_FLG_PW_MIC2_F_M_SHIFT)
#define IRQ3M_FLG_PW_MIC3_F_M_SHIFT     4
#define IRQ3M_FLG_PW_MIC3_F_M_MASK      BIT(IRQ3M_FLG_PW_MIC3_F_M_SHIFT)
#define IRQ3M_FLG_MTVOL_CODEC_F_M_SHIFT 3
#define IRQ3M_FLG_MTVOL_CODEC_F_M_MASK  BIT(IRQ3M_FLG_MTVOL_CODEC_F_M_SHIFT)
#define IRQ3M_FLG_PW_HP_F_M_SHIFT       2
#define IRQ3M_FLG_PW_HP_F_M_MASK        BIT(IRQ3M_FLG_PW_HP_F_M_SHIFT)
#define IRQ3M_FLG_PW_EP_F_M_SHIFT       1
#define IRQ3M_FLG_PW_EP_F_M_MASK        BIT(IRQ3M_FLG_PW_EP_F_M_SHIFT)
#define IRQ3M_FLG_PW_SPK_F_M_SHIFT      0
#define IRQ3M_FLG_PW_SPK_F_M_MASK       BIT(IRQ3M_FLG_PW_SPK_F_M_SHIFT)
#define IRQ3M_MASK_ALL              0xFF

/* COD9002X_07_STATUS1 */
#define STATUS1_MCB2_MON_SHIFT			6
#define STATUS1_MCB2_MON_MASK         	BIT(STATUS1_MCB2_MON_SHIFT)
#define STATUS1_MCB2_L_MON_SHIFT        5
#define STATUS1_MCB2_L_MON_MASK         BIT(STATUS1_MCB2_L_MON_SHIFT)
#define STATUS1_ANT1_DET_SHIFT          4
#define STATUS1_ANT1_DET_MASK           BIT(STATUS1_ANT1_DET_SHIFT)
#define STATUS1_ANT2_DET_SHIFT          3
#define STATUS1_ANT2_DET_MASK           BIT(STATUS1_ANT2_DET_SHIFT)
#define STATUS1_POLE_DET_SHIFT          2
#define STATUS1_POLE_DET_MASK           BIT(STATUS1_POLE_DET_SHIFT)
#define STATUS1_BTN_DET_SHIFT           1
#define STATUS1_BTN_DET_MASK            BIT(STATUS1_BTN_DET_SHIFT)
#define STATUS1_JACK_DET_SHIFT          0
#define STATUS1_JACK_DET_MASK           BIT(STATUS1_JACK_DET_SHIFT)

/* COD9002X_08_STATUS2 */
#define STATUS2_FLG_PW_MIC1_SHIFT		6
#define STATUS2_FLG_PW_MIC1_MASK        BIT(STATUS2_FLG_PW_MIC1_SHIFT)
#define STATUS2_FLG_PW_MIC2_SHIFT       5
#define STATUS2_FLG_PW_MIC2_MASK        BIT(STATUS2_FLG_PW_MIC2_SHIFT)
#define STATUS2_FLG_PW_MIC3_SHIFT       4
#define STATUS2_FLG_PW_MIC3_MASK        BIT(STATUS2_FLG_PW_MIC3_SHIFT)
#define STATUS2_FLG_MTVOL_CODEC_SHIFT   3
#define STATUS2_FLG_MTVOL_CODEC_MASK    BIT(STATUS2_FLG_MTVOL_CODEC_SHIFT)
#define STATUS2_FLG_PW_HP_SHIFT         2
#define STATUS2_FLG_PW_HP_MASK          BIT(STATUS2_FLG_PW_HP_SHIFT)
#define STATUS2_FLG_PW_EP_SHIFT         1
#define STATUS2_FLG_PW_EP_MASK          BIT(STATUS2_FLG_PW_EP_SHIFT)
#define STATUS2_FLG_PW_SPK_SHIFT		0
#define STATUS2_FLG_PW_SPK_MASK         BIT(STATUS2_FLG_PW_SPK_SHIFT)

/* COD9002X_10_PD_REF */
#define PDB_VMID_SHIFT				5
#define PDB_VMID_MASK				BIT(PDB_VMID_SHIFT)

#define PDB_IGEN_SHIFT				4
#define PDB_IGEN_MASK				BIT(PDB_IGEN_SHIFT)

#define PDB_IGEN_AD_SHIFT			3
#define PDB_IGEN_AD_MASK			BIT(PDB_IGEN_AD_SHIFT)

#define PDB_MCB1_SHIFT				2
#define PDB_MCB1_MASK				BIT(PDB_MCB1_SHIFT)

#define PDB_MCB2_SHIFT				1
#define PDB_MCB2_MASK				BIT(PDB_MCB2_SHIFT)

#define PDB_MCB_LDO_CODEC_SHIFT		0
#define PDB_MCB_LDO_CODEC_MASK		BIT(PDB_MCB_LDO_CODEC_SHIFT)

/* COD9002X_11_PD_AD1 */
#define RESETB_DSMR_SHIFT	0
#define RESETB_DSMR_MASK	BIT(RESETB_DSMR_SHIFT)

#define RESETB_DSML_SHIFT	1
#define RESETB_DSML_MASK	BIT(RESETB_DSML_SHIFT)

#define PDB_DSMR_SHIFT		2
#define PDB_DSMR_MASK		BIT(PDB_DSMR_SHIFT)

#define PDB_DSML_SHIFT		3
#define PDB_DSML_MASK		BIT(PDB_DSML_SHIFT)

#define PDB_RESETB_DSML_DSMR_MASK \
				(RESETB_DSMR_MASK | RESETB_DSML_MASK | \
				PDB_DSMR_MASK | PDB_DSML_MASK)

#define PDB_RESETB_DSML_DSMR \
				(RESETB_DSMR_MASK | RESETB_DSML_MASK | \
				PDB_DSMR_MASK | PDB_DSML_MASK)

#define EN_DSMR_PREQ_SHIFT      4
#define EN_DSMR_PREQ_MASK       BIT(EN_DSMR_PREQ_SHIFT)

#define EN_DSML_PREQ_SHIFT      5
#define EN_DSML_PREQ_MASK       BIT(EN_DSML_PREQ_SHIFT)

#define PDB_MIXR_SHIFT      6
#define PDB_MIXR_MASK       BIT(PDB_MIXR_SHIFT)

#define PDB_MIXL_SHIFT      7
#define PDB_MIXL_MASK       BIT(PDB_MIXL_SHIFT)

/* COD9002X_12_PD_AD2 */
#define PDB_MIC_BST1_SHIFT		5
#define PDB_MIC_BST1_MASK		BIT(PDB_MIC_BST1_SHIFT)

#define PDB_MIC_BST2_SHIFT		4
#define PDB_MIC_BST2_MASK		BIT(PDB_MIC_BST2_SHIFT)

#define PDB_MIC_BST3_SHIFT		3
#define PDB_MIC_BST3_MASK		BIT(PDB_MIC_BST3_SHIFT)

#define PDB_MIC_PGA1_SHIFT		2
#define PDB_MIC_PGA1_MASK		BIT(PDB_MIC_PGA1_SHIFT)

#define PDB_MIC_PGA2_SHIFT		1
#define PDB_MIC_PGA2_MASK		BIT(PDB_MIC_PGA2_SHIFT)

#define PDB_MIC_PGA3_SHIFT		0
#define PDB_MIC_PGA3_MASK		BIT(PDB_MIC_PGA3_SHIFT)

/* COD9002X_13_PD_DA1 */
#define EN_DCTL_PREQ_SHIFT	5
#define EN_DCTL_PREQ_MASK	BIT(EN_DCTL_PREQ_SHIFT)

#define EN_DCTR_PREQ_SHIFT	4
#define EN_DCTR_PREQ_MASK	BIT(EN_DCTR_PREQ_SHIFT)

#define PDB_DCTL_SHIFT		3
#define PDB_DCTL_MASK		BIT(PDB_DCTL_SHIFT)

#define PDB_DCTR_SHIFT		2
#define PDB_DCTR_MASK		BIT(PDB_DCTR_SHIFT)

#define RESETB_DCTL_SHIFT	1
#define RESETB_DCTL_MASK	BIT(RESETB_DCTL_SHIFT)

#define RESETB_DCTR_SHIFT	0
#define RESETB_DCTR_MASK	BIT(RESETB_DCTR_SHIFT)

/* COD9002X_14_PD_DA2 */
#define PDB_SPK_PGA_SHIFT	3
#define PDB_SPK_PGA_MASK	BIT(PDB_SPK_PGA_SHIFT)

#define PDB_SPK_BIAS_SHIFT	2
#define PDB_SPK_BIAS_MASK	BIT(PDB_SPK_BIAS_SHIFT)

#define PDB_SPK_DAMP_SHIFT	1
#define PDB_SPK_DAMP_MASK	BIT(PDB_SPK_DAMP_SHIFT)

#define PDB_SPK_PROT_SHIFT	0
#define PDB_SPK_PROT_MASK	BIT(PDB_SPK_PROT_SHIFT)

/* COD9002X_15_PD_DA3 */
#define RESETB_CP_SHIFT	7
#define RESETB_CP_MASK	BIT(RESETB_CP_SHIFT)

#define PDB_CP_SHIFT		6
#define PDB_CP_MASK		BIT(PDB_CP_SHIFT)

#define PDB_HP_CORE1_SHIFT	5
#define PDB_HP_CORE1_MASK	BIT(PDB_HP_CORE1_SHIFT)

#define PDB_HP_CORE2_SHIFT	4
#define PDB_HP_CORE2_MASK	BIT(PDB_HP_CORE2_SHIFT)

#define PDB_HP_DRV_SHIFT	3
#define PDB_HP_DRV_MASK		BIT(PDB_HP_DRV_SHIFT)

#define PDB_HP_MIXER_SHIFT	2
#define PDB_HP_MIXER_MASK	BIT(PDB_HP_MIXER_SHIFT)

#define PDB_EP_CORE_SHIFT	1
#define PDB_EP_CORE_MASK	BIT(PDB_EP_CORE_SHIFT)

#define PDB_EP_DRV_SHIFT	0
#define PDB_EP_DRV_MASK		BIT(PDB_EP_DRV_SHIFT)

/* COD9002X_16_PWAUTO_AD */
#define APW_DLYST_AD_SHIFT	5
#define APW_DLYST_AD_MASK	BIT(APW_DLYST_AD_SHIFT)

#define APW_AUTO_AD_SHIFT	4
#define APW_AUTO_AD_MASK	BIT(APW_AUTO_AD_SHIFT)

#define APW_MIC1_SHIFT		2
#define APW_MIC1_MASK		BIT(APW_MIC1_SHIFT)

#define APW_MIC2_SHIFT		1
#define APW_MIC2_MASK		BIT(APW_MIC2_SHIFT)

#define APW_MIC3_SHIFT		0
#define APW_MIC3_MASK		BIT(APW_MIC3_SHIFT)

/* COD9002X_17_PWAUTO_DA */
#define DLY_HP_APW_SHIFT    6
#define DLY_HP_APW_WIDTH    2
#define DLY_HP_APW_MASK     MASK(DLY_HP_APW_WIDTH, DLY_HP_APW_SHIFT)

#define EN_DLYST_DA_SHIFT	5
#define EN_DLYST_DA_MASK	BIT(EN_DLYST_DA_SHIFT)

#define PW_AUTO_DA_SHIFT	4
#define PW_AUTO_DA_MASK		BIT(PW_AUTO_DA_SHIFT)

#define APW_SPK_SHIFT		2
#define APW_SPK_MASK		BIT(APW_SPK_SHIFT)

#define APW_HP_SHIFT		1
#define APW_HP_MASK		BIT(APW_HP_SHIFT)

#define APW_EP_SHIFT		0
#define APW_EP_MASK		BIT(APW_EP_SHIFT)

/* COD9002X_18_CTRL_REF */
#define CTMF_VMID_SHIFT		6
#define CTMF_VMID_WIDTH		2
#define CTMF_VMID_MASK		MASK(CTMF_VMID_WIDTH, CTMF_VMID_SHIFT)

#define CTMF_VMID_600K_OM       2
#define CTMF_VMID_60K_OM        1
#define CTMF_VMID_1K_OM         0

#define CTRV_MCB1_SHIFT		4
#define CTRV_MCB1_WIDTH		2
#define CTRV_MCB1_MASK		MASK(CTRV_MCB1_WIDTH, CTRV_MCB1_SHIFT)

#define MIC_BIAS1_VO_2_8V	1
#define MIC_BIAS1_VO_2_6V	2
#define MIC_BIAS1_VO_3_0V	3

#define CTRM_MCB2_SHIFT		3
#define CTRM_MCB2_MASK		BIT(CTRM_MCB2_SHIFT)

#define EN_DET_CLK_SHIFT	0
#define EN_DET_CLK_MASK		BIT(EN_DET_CLK_SHIFT)

/* COD9002X_19_SV_HP */
#define SKIP_HP_SV_SHIFT	5
#define SKIP_HP_SV_MASK	BIT(SKIP_HP_SV_SHIFT)

#define DLY_LONG_HP_SV_SHIFT	4
#define DLY_LONG_HP_SV_MASK		BIT(DLY_LONG_HP_SV_SHIFT)

/* COD9002X_1A_ZCD_DA */
#define ZCD_DLY_SHIFT     	4
#define ZCD_DLY_WIDTH     	3
#define ZCD_DLY_MASK      	MASK(ZCD_DLY_WIDTH, ZCD_DLY_SHIFT)

#define EN_HP_ZCD_SHIFT     2
#define EN_HP_ZCD_MASK 		BIT(EN_HP_ZCD_SHIFT)

#define EN_EP_ZCD_SHIFT     1
#define EN_EP_ZCD_MASK      BIT(EN_EP_ZCD_SHIFT)

#define EN_SPK_ZCD_SHIFT    0
#define EN_SPK_ZCD_MASK     BIT(EN_SPK_ZCD_SHIFT)

/* COD9002X_1B_ZCD */
#define ZCD_TIMEOUT_SHIFT       0
#define ZCD_TIMEOUT_WIDTH       7
#define ZCD_TIMEOUT_MASK        MASK(ZCD_TIMEOUT_WIDTH, ZCD_TIMEOUT_SHIFT)

/* COD9002X_1C_SV_DA */
#define EN_EP_SV_SHIFT		7
#define EN_EP_SV_MASK		BIT(EN_EP_SV_SHIFT)

#define EN_SPK_SV_SHIFT		6
#define EN_SPK_SV_MASK		BIT(EN_SPK_SV_SHIFT)

#define DLY_SV_SHIFT		4
#define DLY_SV_WIDTH		2
#define DLY_SV_MASK		MASK(DLY_SV_WIDTH, DLY_SV_SHIFT)

#define EN_FAST_SV_SHIFT	3
#define EN_FAST_SV_MASK		BIT(EN_FAST_SV_SHIFT)

#define EN_HP_SV_SHIFT		2
#define EN_HP_SV_MASK		BIT(EN_HP_SV_SHIFT)

#define DLY_HP_SV_SHIFT		0
#define DLY_HP_SV_WIDTH		2
#define DLY_HP_SV_MASK		MASK(DLY_HP_SV_WIDTH, DLY_HP_SV_SHIFT)

#define SV_DLY_SEL_8192_X_FS	0
#define SV_DLY_SEL_2048_X_FS	1
#define SV_DLY_SEL_512_X_FS		2
#define SV_DLY_SEL_128_X_FS		3

/* COD9002X_20_VOL_AD1 */
#define VOLAD1_CTVOL_BST1_SHIFT		4
#define VOLAD1_CTVOL_BST1_WIDTH		4

#define VOLAD1_CTVOL_BST_PGA1_SHIFT	0
#define VOLAD1_CTVOL_BST_PGA1_WIDTH	3

/* COD9002X_21_VOL_AD2 */
#define VOLAD2_CTVOL_BST2_SHIFT		4
#define VOLAD2_CTVOL_BST2_WIDTH		4

#define VOLAD2_CTVOL_BST_PGA2_SHIFT	0
#define VOLAD2_CTVOL_BST_PGA2_WIDTH	3

/* COD9002X_22_VOL_AD3 */
#define VOLAD3_CTVOL_BST3_SHIFT		4
#define VOLAD3_CTVOL_BST3_WIDTH		4

#define VOLAD3_CTVOL_BST_PGA3_SHIFT	0
#define VOLAD3_CTVOL_BST_PGA3_WIDTH	3

/* COD9002X_23_MIX_AD1 */
#define EN_MIX_MIC1L_SHIFT	5
#define EN_MIX_MIC1L_MASK	BIT(EN_MIX_MIC1L_SHIFT)

#define EN_MIX_MIC1R_SHIFT	4
#define EN_MIX_MIC1R_MASK	BIT(EN_MIX_MIC1R_SHIFT)

#define EN_MIX_MIC2L_SHIFT	3
#define EN_MIX_MIC2L_MASK	BIT(EN_MIX_MIC2L_SHIFT)

#define EN_MIX_MIC2R_SHIFT	2
#define EN_MIX_MIC2R_MASK	BIT(EN_MIX_MIC2R_SHIFT)

#define EN_MIX_MIC3L_SHIFT	1
#define EN_MIX_MIC3L_MASK	BIT(EN_MIX_MIC3L_SHIFT)

#define EN_MIX_MIC3R_SHIFT	0
#define EN_MIX_MIC3R_MASK	BIT(EN_MIX_MIC3R_SHIFT)

/* COD9002X_2D_VOL_TDMA7 */
#define RESETB_BST1_SHIFT 6
#define RESETB_BST1_MASK   BIT(RESETB_BST1_SHIFT)

#define RESETB_BST2_SHIFT 5
#define RESETB_BST2_MASK   BIT(RESETB_BST2_SHIFT)

#define RESETB_BST3_SHIFT 4
#define RESETB_BST3_MASK   BIT(RESETB_BST3_SHIFT)

/* COD9002X_30_VOL_HPL */
/* COD9002X_31_VOL_HPR */
#define VOLHP_CTVOL_HP_SHIFT    0
#define VOLHP_CTVOL_HP_WIDTH    6
#define VOLHP_CTVOL_HP_MASK MASK(VOLHP_CTVOL_HP_WIDTH, VOLHP_CTVOL_HP_SHIFT)

/* COD9002X_32_VOL_EP_SPK */
#define CTVOL_EP_SHIFT		0
#define CTVOL_EP_WIDTH		5
#define CTVOL_EP_MASK		MASK(CTVOL_EP_WIDTH, \
					CTVOL_EP_SHIFT)

#define CTVOL_SPK_PGA_SHIFT	0
#define CTVOL_SPK_PGA_WIDTH	5
#define CTVOL_SPK_PGA_MASK	MASK(CTVOL_SPK_PGA_WIDTH, \
					CTVOL_SPK_PGA_SHIFT)

/* COD9002X_33_CTRL_EP */
#define SEL_EP_CHOP_SHIFT	4
#define SEL_EP_CHOP_WIDTH	2
#define SEL_EP_CHOP_MASK	MASK(SEL_EP_CHOP_WIDTH, \
					SEL_EP_CHOP_SHIFT)

#define EN_EP_PRT_SHIFT		1
#define EN_EP_PRT_MASK		BIT(EN_EP_PRT_SHIFT)

#define EN_EP_IDET_SHIFT	0
#define EN_EP_IDET_MASK		BIT(EN_EP_IDET_SHIFT)

/* COD9002X_34_CTRL_HP */
#define EN_HP_OUTTIE_SHIFT	6
#define EN_HP_OUTTIE_MASK	BIT(EN_HP_OUTTIE_SHIFT)

#define EN_HP_MUTEL_SHIFT	5
#define EN_HP_MUTEL_MASK	BIT(EN_HP_MUTEL_SHIFT)

#define EN_HP_MUTER_SHIFT	4
#define EN_HP_MUTER_MASK	BIT(EN_HP_MUTER_SHIFT)

#define EN_HP_PRT_SHIFT		3
#define EN_HP_PRT_MASK		BIT(EN_HP_PRT_SHIFT)

#define CTPOP_HP_SHIFT		2
#define CTPOP_HP_MASK		BIT(CTPOP_HP_SHIFT)

/* COD9002X_35_CTRL_SPK */
#define EN_SPK_SDN_SHIFT	6
#define EN_SPK_SDN_MASK     BIT(EN_SPK_SDN_SHIFT)

#define CTMF_SPK_OSC_SHIFT   4
#define CTMF_SPK_OSC_WIDTH   2
#define CTMF_SPK_OSC_MASK    MASK(CTMF_SPK_OSC_WIDTH, \
							CTMF_SPK_OSC_SHIFT)

#define EN_SPK_CAR_SHIFT	3
#define EN_SPK_CAR_MASK		BIT(EN_SPK_CAR_SHIFT)

#define EN_SPK_DAMP_SHIFT	2
#define EN_SPK_DAMP_MASK	BIT(EN_SPK_DAMP_SHIFT)

#define CTMI_SPK_PROT_SHIFT   0
#define CTMI_SPK_PROT_WIDTH   2
#define CTMI_SPK_PROT_MASK    MASK(CTMI_SPK_PROT_WIDTH, \
							CTMI_SPK_PROT_SHIFT)

/* COD9002X_36_MIX_DA1 */
#define EN_HP_MIXL_DCTL_SHIFT	7
#define EN_HP_MIXL_DCTL_MASK	BIT(EN_HP_MIXL_DCTL_SHIFT)

#define EN_HP_MIXL_DCTR_SHIFT	6
#define EN_HP_MIXL_DCTR_MASK	BIT(EN_HP_MIXL_DCTR_SHIFT)

#define EN_HP_MIXL_MIXL_SHIFT	5
#define EN_HP_MIXL_MIXL_MASK	BIT(EN_HP_MIXL_MIXL_SHIFT)

#define EN_HP_MIXL_MIXR_SHIFT	4
#define EN_HP_MIXL_MIXR_MASK	BIT(EN_HP_MIXL_MIXR_SHIFT)

#define EN_HP_MIXR_DCTL_SHIFT	3
#define EN_HP_MIXR_DCTL_MASK	BIT(EN_HP_MIXR_DCTL_SHIFT)

#define EN_HP_MIXR_DCTR_SHIFT	2
#define EN_HP_MIXR_DCTR_MASK	BIT(EN_HP_MIXR_DCTR_SHIFT)

#define EN_HP_MIXR_MIXL_SHIFT	1
#define EN_HP_MIXR_MIXL_MASK	BIT(EN_HP_MIXR_MIXL_SHIFT)

#define EN_HP_MIXR_MIXR_SHIFT	0
#define EN_HP_MIXR_MIXR_MASK	BIT(EN_HP_MIXR_MIXR_SHIFT)

/* COD9002X_37_MIX_DA2 */
#define EN_EP_MIX_DCTL_SHIFT	7
#define EN_EP_MIX_DCTL_MASK	BIT(EN_EP_MIX_DCTL_SHIFT)

#define EN_EP_MIX_DCTR_SHIFT	6
#define EN_EP_MIX_DCTR_MASK	BIT(EN_EP_MIX_DCTR_SHIFT)

#define EN_SPK_MIX_DCTL_SHIFT	3
#define EN_SPK_MIX_DCTL_MASK	BIT(EN_SPK_MIX_DCTL_SHIFT)

#define EN_SPK_MIX_DCTR_SHIFT	2
#define EN_SPK_MIX_DCTR_MASK	BIT(EN_SPK_MIX_DCTR_SHIFT)

/* COD9002X_38_DCT_CLK1 */
#define CTMD_DCT_CLK1_SHIFT 0
#define CTMD_DCT_CLK1_WIDTH 2
#define CTMD_DCT_CLK1_MASK  MASK(CTMD_DCT_CLK1_WIDTH, \
								CTMD_DCT_CLK1_SHIFT)

#define CTMD_DCT_CLK2_SHIFT 2
#define CTMD_DCT_CLK2_WIDTH 2
#define CTMD_DCT_CLK2_MASK  MASK(CTMD_DCT_CLK2_WIDTH, \
								CTMD_DCT_CLK2_SHIFT)

/* COD9002X_40_DIGITAL_POWER */
#define PDB_ADCDIG_SHIFT	7
#define PDB_ADCDIG_MASK		BIT(PDB_ADCDIG_SHIFT)

#define RSTB_DAT_AD_SHIFT	6
#define RSTB_DAT_AD_MASK	BIT(RSTB_DAT_AD_SHIFT)

#define PDB_DACDIG_SHIFT	5
#define PDB_DACDIG_MASK		BIT(PDB_DACDIG_SHIFT)

#define RSTB_DAT_DA_SHIFT	4
#define RSTB_DAT_DA_MASK	BIT(RSTB_DAT_DA_SHIFT)

#define SYS_RSTB_SHIFT		3
#define SYS_RSTB_MASK		BIT(SYS_RSTB_SHIFT)

#define RSTB_OVFW_DA_SHIFT	2
#define RSTB_OVFW_DA_MASK	BIT(RSTB_OVFW_DA_SHIFT)

#define ABN_STA_CHK_SHIFT	1
#define ABN_STA_CHK_MASK	BIT(ABN_STA_CHK_SHIFT)

#define INT_BCK_SHIFT   1
#define INT_BCK_MASK    BIT(INT_BCK_SHIFT)

/* COD9002X_41_FORMAT */
#define DATA_WORD_LENGTH_SHIFT	6
#define DATA_WORD_LENGTH_WIDTH	2
#define DATA_WORD_LENGTH_MASK	MASK(DATA_WORD_LENGTH_WIDTH, \
					DATA_WORD_LENGTH_SHIFT)
#define DATA_WORD_LENGTH_16	0
#define DATA_WORD_LENGTH_20	1
#define DATA_WORD_LENGTH_24	2
#define DATA_WORD_LENGTH_32	3

#define INPUT_BCLK_FREQ_SHIFT	4
#define INPUT_BCLK_FREQ_WIDTH	2
#define INPUT_BCLK_FREQ_MASK	MASK(INPUT_BCLK_FREQ_WIDTH, \
					INPUT_BCLK_FREQ_SHIFT)
#define INPUT_BCLK_FREQ_32FS	0
#define INPUT_BCLK_FREQ_48FS	1
#define INPUT_BCLK_FREQ_64FS	2

#define I2S_AUDIO_FORMAT_SHIFT	3
#define I2S_AUDIO_FORMAT_MASK	BIT(I2S_AUDIO_FORMAT_SHIFT)
#define I2S_AUDIO_FORMAT_LJ_RJ	0
#define I2S_AUDIO_FORMAT_I2S	1

#define LRJ_AUDIO_FORMAT_SHIFT	2
#define LRJ_AUDIO_FORMAT_MASK	BIT(LRJ_AUDIO_FORMAT_SHIFT)

#define BCLK_POL_SHIFT		1
#define BCLK_POL_MASK		BIT(BCLK_POL_SHIFT)

#define LRCLK_POL_SHIFT		0
#define LRCLK_POL_MASK		BIT(LRCLK_POL_SHIFT)

/* COD9002X_42_ADC1 */
#define ADC1_SDOUT_CD0_SHIFT 	7
#define ADC1_SDOUT_CD0_MASK		BIT(ADC1_SDOUT_CD0_SHIFT)

#define ADC1_NOTCH_EN_SHIFT    6
#define ADC1_NOTCH_EN_MASK     BIT(ADC1_NOTCH_EN_SHIFT)

#define ADC1_MAXSCALE_SHIFT	4
#define ADC1_MAXSCALE_WIDTH	2
#define ADC1_MAXSCALE_MASK	MASK(ADC1_MAXSCALE_WIDTH, ADC1_MAXSCALE_SHIFT)

#define ADC1_MAXSCALE_1_5_DB	0
#define ADC1_MAXSCALE_0_5_DB	1
#define ADC1_MAXSCALE_1_0_DB	2
#define ADC1_MAXSCALE_0_0_DB	3

#define ADC1_HPF_EN_SHIFT	3
#define ADC1_HPF_EN_MASK	BIT(ADC1_HPF_EN_SHIFT)

#define ADC1_HPF_SEL_SHIFT	1
#define ADC1_HPF_SEL_WIDTH	2
#define ADC1_HPF_SEL_MASK	MASK(ADC1_HPF_SEL_WIDTH, ADC1_HPF_SEL_SHIFT)

#define ADC1_HPF_SEL_238HZ	0
#define ADC1_HPF_SEL_200HZ	1
#define ADC1_HPF_SEL_100HZ	2
#define ADC1_HPF_SEL_14_9HZ	3

#define ADC1_MUTE_AD_EN_SHIFT	0
#define ADC1_MUTE_AD_EN_MASK	BIT(ADC1_MUTE_AD_EN_SHIFT)

/* COD9002X_43_ADC_L_VOL */
#define DVOL_ADL_SHIFT      0
#define DVOL_ADL_WIDTH      8
#define DVOL_ADL_MASK       MASK(DVOL_ADL_WIDTH, DVOL_ADL_SHIFT)

/* COD9002X_44_ADC_R_VOL */
#define DVOL_ADR_SHIFT      0
#define DVOL_ADR_WIDTH      8
#define DVOL_ADR_MASK       MASK(DVOL_ADR_WIDTH, DVOL_ADR_SHIFT)

/* COD9002X_45_DMIX_AD */
#define MONOMIX_ADL_SHIFT      4
#define MONOMIX_ADL_WIDTH      3
#define MONOMIX_ADL_MASK       MASK(MONOMIX_ADL_WIDTH, MONOMIX_ADL_SHIFT)

#define MONOMIX_ADR_SHIFT      0
#define MONOMIX_ADR_WIDTH      3
#define MONOMIX_ADR_MASK       MASK(MONOMIX_ADR_WIDTH, MONOMIX_ADR_SHIFT)

/* COD9002X_50_DAC1 */
#define DAC1_MONOMIX_SHIFT	4

#define DAC1_SOFT_MUTE_SHIFT	1
#define DAC1_SOFT_MUTE_MASK	BIT(DAC1_SOFT_MUTE_SHIFT)

#define DAC1_HARD_MUTE_SHIFT	0
#define DAC1_HARD_MUTE_MASK	BIT(DAC1_HARD_MUTE_SHIFT)

/**
 * COD9002X_43_ADC_L_VOL, COD9002X_44_ADC_R_VOL
 * COD9002X_51_DAC_L_VOL, COD9002X_52_DAC_R_VOL
 */
#define AD_DA_DVOL_SHIFT	0
#define AD_DA_DVOL_WIDTH	8
#define AD_DA_DVOL_MAXNUM	0x97

/** COD9002X_53_MQS **/
#define MQS_MODE_SHIFT		0
#define MQS_MODE_MASK		BIT(MQS_MODE_SHIFT)

/** COD9002X_54_DNC1	**/
#define EN_DNC_SHIFT		7
#define EN_DNC_MASK		BIT(EN_DNC_SHIFT)

#define DNC_START_GAIN_SHIFT	6
#define DNC_START_GAIN_MASK	BIT(DNC_START_GAIN_SHIFT)

#define DNC_MODE_SHIFT		4
#define DNC_MODE_WIDTH		2
#define DNC_MODE_MASK		MASK(DNC_MODE_WIDTH, DNC_MODE_SHIFT)

#define DNC_MODE_STERIO		0
#define DNC_MODE_RIGHT		1
#define DNC_MODE_LEFT		2

#define DNC_LIMIT_SEL_SHIFT	0
#define DNC_LIMIT_SEL_WIDTH	4
#define DNC_LIMIT_SEL_MASK	MASK(DNC_LIMIT_SEL_WIDTH, DNC_LIMIT_SEL_SHIFT)

/** COD9002X_55_DNC2 **/
#define DNC_MIN_GAIN_SHIFT	5
#define DNC_MIN_GAIN_WIDTH	3

#define DNC_MAX_GAIN_SHIFT	0
#define DNC_MAX_GAIN_WIDTH	5
#define DNC_MAX_GAIN_MASK  MASK(DNC_MAX_GAIN_WIDTH, DNC_MAX_GAIN_SHIFT)

/** COD9002X_56_DNC3 **/
#define DNC_HP_VOL_EN_SHIFT  7
#define DNC_HP_VOL_EN_MASK  BIT(DNC_HP_VOL_EN_SHIFT)

#define DNC_LVL_L_SHIFT		4
#define DNC_LVL_L_WIDTH		3

#define DNC_LVL_R_SHIFT		0
#define DNC_LVL_R_WIDTH		3

/** COD9002X_57_DNC4 **/
#define DNC_WINSEL_SHIFT	5
#define DNC_WINSEL_WIDTH	3
#define DNC_WINSEL_MASK		MASK(DNC_WINSEL_WIDTH, DNC_WINSEL_SHIFT)

#define DNC_WIN_SIZE_20HZ	7
#define DNC_WIN_SIZE_40HZ	6
#define DNC_WIN_SIZE_80HZ	5
#define DNC_WIN_SIZE_160HZ	4
#define DNC_WIN_SIZE_375HZ	3
#define DNC_WIN_SIZE_750HZ	2
#define DNC_WIN_SIZE_1500HZ	1
#define DNC_WIN_SIZE_3000HZ	0

/** COD9002X_5A_DNC7 **/
#define DNC7_START_GAIN_SHIFT    0
#define DNC7_START_GAIN_WIDTH    5
#define DNC7_START_GAIN_MASK     MASK(DNC7_START_GAIN_WIDTH, DNC7_START_GAIN_SHIFT)

/** COD3026X_5C_DNC9 **/
#define DNC_ZCD_EN_SHIFT    7
#define DNC_ZCD_EN_MASK     BIT(DNC_ZCD_EN_SHIFT)

#define DNC_ZCD_TIMEOUT_SHIFT   0
#define DNC_ZCD_TIMEOUT_WIDTH   7
#define DNC_ZCD_TIMEOUT_MASK    MASK(DNC_ZCD_TIMEOUT_WIDTH, \
								DNC_ZCD_TIMEOUT_SHIFT)

/** COD9002X_71_CLK1_DA **/
#define CLK_DA_INV_SHIFT	7
#define CLK_DA_INV_MASK		BIT(CLK_DA_INV_SHIFT)

#define CLK_DACHOP_INV_SHIFT	6
#define CLK_DACHOP_INV_MASK	BIT(CLK_DACHOP_INV_SHIFT)

#define SEL_CHCLK_DA_SHIFT	4
#define SEL_CHCLK_DA_WIDTH	2
#define SEL_CHCLK_DA_MASK	MASK(SEL_CHCLK_DA_WIDTH, SEL_CHCLK_DA_SHIFT)

#define DAC_CHOP_CLK_1_BY_4	0
#define DAC_CHOP_CLK_1_BY_8	1
#define DAC_CHOP_CLK_1_BY_16	2
#define DAC_CHOP_CLK_1_BY_32	3

#define EN_HALF_CHOP_HP_SHIFT	2
#define EN_HALF_CHOP_HP_WIDTH	2
#define EN_HALF_CHOP_HP_MASK	MASK(EN_HALF_CHOP_HP_WIDTH, \
					EN_HALF_CHOP_HP_SHIFT)

#define DAC_HP_PHASE_SEL_ORIG	0
#define DAC_HP_PHASE_SEL_1_BY_4	1
#define DAC_HP_PHASE_SEL_2_BY_4	2
#define DAC_HP_PHASE_SEL_3_BY_4	3

#define EN_HALF_CHOP_DA_SHIFT	0
#define EN_HALF_CHOP_DA_WIDTH	2
#define EN_HALF_CHOP_DA_MASK	MASK(EN_HALF_CHOP_DA_WIDTH, \
					EN_HALF_CHOP_DA_SHIFT)

#define DAC_PHASE_SEL_ORIG	0
#define DAC_PHASE_SEL_1_BY_4	1
#define DAC_PHASE_SEL_2_BY_4	2
#define DAC_PHASE_SEL_3_BY_4	3

/** COD9002X_72_DSM1_DA **/
#define DAC_OSR128_SHIFT	6
#define DAC_OSR128_MASK		BIT(DAC_OSR128_SHIFT)

#define DAC_DWAB_SHIFT		5
#define DAC_DWAB_MASK		BIT(DAC_DWAB_SHIFT)

#define DAC_DTHON_SHIFT		4
#define DAC_DTHON_MASK		BIT(DAC_DTHON_SHIFT)

#define DAC_SYM_DTH_SHIFT	3
#define DAC_SYM_DTH_MASK	BIT(DAC_SYM_DTH_SHIFT)

#define DAC_AMT_DTH_SHIFT	0
#define DAC_AMT_DTH_WIDTH	3
#define DAC_AMT_DTH_MASK	MASK(DAC_AMT_DTH_WIDTH, DAC_AMT_DTH_SHIFT)

/** COD9002X_74_TEST **/
#define TEST_LOOPSEL_DIG_SHIFT	6
#define TEST_LOOPSEL_DIG_WIDTH	2
#define TEST_LOOPSEL_DIG_MASK	MASK(TEST_LOOPSEL_DIG_WIDTH, \
					TEST_LOOPSEL_DIG_SHIFT)

#define TEST_LOOPBACK_DIG_SHIFT	5
#define TEST_LOOPBACK_DIG_MASK	BIT(TEST_LOOPBACK_DIG_SHIFT)

#define TEST_TOSE_AD_SHIFT	3
#define TEST_TOSE_AD_WIDTH	2
#define TEST_TOSE_AD_MASK	MASK(TEST_TOSE_AD_WIDTH, TEST_TOSE_AD_SHIFT)

#define TEST_LOOPSEL_FULL_SHIFT	1
#define TEST_LOOPSEL_FULL_WIDTH	2
#define TEST_LOOPSEL_FULL_MASK	MASK(TEST_LOOPSEL_FULL_WIDTH, \
					TEST_LOOPSEL_FULL_SHIFT)

#define TEST_LOOPBACK_FULL_SHIFT	0
#define TEST_LOOPBACK_FULL_MASK		BIT(TEST_LOOPBACK_FULL_SHIFT)

/* COD9002X_75_CHOP_AD */
#define EN_LN_CHOP_SHIFT	6		/* cod9002 design should be fixed */
#define EN_LN_CHOP_MASK	BIT(EN_LN_CHOP_SHIFT)

#define EN_MIC3_CHOP_SHIFT	5
#define EN_MIC3_CHOP_MASK	BIT(EN_MIC3_CHOP_SHIFT)

#define EN_MIC_CHOP_SHIFT	4
#define EN_MIC_CHOP_MASK	BIT(EN_MIC_CHOP_SHIFT)

#define EN_DSM_CHOP_SHIFT	3
#define EN_DSM_CHOP_MASK	BIT(EN_DSM_CHOP_SHIFT)

#define EN_MIX_CHOP_SHIFT	2
#define EN_MIX_CHOP_MASK	BIT(EN_MIX_CHOP_SHIFT)

#define EN_MCB1_CHOP_SHIFT	1
#define EN_MCB1_CHOP_MASK	BIT(EN_MCB1_CHOP_SHIFT)

#define EN_MCB2_CHOP_SHIFT	0
#define EN_MCB2_CHOP_MASK	BIT(EN_MCB2_CHOP_SHIFT)

/** COD9002X_76_CHOP_DA **/
#define EN_DCT_CHOP_SHIFT	5
#define EN_DCT_CHOP_MASK	BIT(EN_DCT_CHOP_SHIFT)

#define EN_HP_CHOP_SHIFT	4
#define EN_HP_CHOP_MASK		BIT(EN_HP_CHOP_SHIFT)

#define EN_EP_CHOP_SHIFT	3
#define EN_EP_CHOP_MASK		BIT(EN_EP_CHOP_SHIFT)

#define EN_SPK_PGA_CHOP_SHIFT	2
#define EN_SPK_PGA_CHOP_MASK	BIT(EN_SPK_PGA_CHOP_SHIFT)

#define EN_SPK_CHOP_SHIFT	1
#define EN_SPK_CHOP_MASK	BIT(EN_SPK_CHOP_SHIFT)

/**  COD9002X_78_DSM_AD **/
#define COD9002X_78_MIC_ON  COD9002X_78_DSM_AD

#define EN_LN_SHIFT 7
#define EN_LN_MASK  BIT(EN_LN_SHIFT)

#define EN_MIC3_SHIFT   6
#define EN_MIC3_MASK    BIT(EN_MIC3_SHIFT)

#define EN_MIC2_SHIFT   5
#define EN_MIC2_MASK    BIT(EN_MIC2_SHIFT)

#define EN_MIC1_SHIFT   4
#define EN_MIC1_MASK    BIT(EN_MIC1_SHIFT)

/** COD9002X_80_DET_PDB **/
#define DET_EN_TEST_DET_SHIFT   0
#define DET_EN_TEST_DET_MASK    BIT(DET_EN_TEST_DET_SHIFT)

#define DET_PDB_MCB2_SHIFT      2
#define DET_PDB_MCB2_MASK       BIT(DET_PDB_MCB2_SHIFT)

#define DET_PDB_MCB_LDO_SHIFT   3
#define DET_PDB_MCB_LDO_MASK    BIT(DET_PDB_MCB_LDO_SHIFT)

#define DET_PDB_BTN_DET_SHIFT   4
#define DET_PDB_BTN_DET_MASK    BIT(DET_PDB_BTN_DET_SHIFT)

#define DET_PDB_MIC_DET_SHIFT   5
#define DET_PDB_MIC_DET_MASK    BIT(DET_PDB_MIC_DET_SHIFT)

#define DET_PDB_BTN_RES1_SHIFT  6
#define DET_PDB_BTN_RES1_MASK   BIT(DET_PDB_BTN_RES1_SHIFT)

#define DET_PDB_BTN_RES2_SHIFT  7
#define DET_PDB_BTN_RES2_MASK   BIT(DET_PDB_BTN_RES2_SHIFT)

/** COD9002X_81_DET_ON **/
#define EN_PDB_JD_CLK_SHIFT	1
#define EN_PDB_JD_CLK_MASK	BIT(EN_PDB_JD_CLK_SHIFT)

#define EN_PDB_JD_SHIFT		0
#define EN_PDB_JD_MASK		BIT(EN_PDB_JD_SHIFT)

/** COD9002X_82_MIC_BIAS **/
#define EN_TEST_DCFET_SHIFT     7
#define EN_TEST_DCFET_MASK      BIT(EN_PDB_JD_SHIFT)

#define CTRV_MCB2_SHIFT		2
#define CTRV_MCB2_WIDTH		2
#define CTRV_MCB2_MASK		MASK(CTRV_MCB2_WIDTH, CTRV_MCB2_SHIFT)

#define MIC_BIAS2_VO_2_8V	1
#define MIC_BIAS2_VO_2_6V	2
#define MIC_BIAS2_VO_3_0V	3

#define CTRV_MCB_LDO_SHIFT	0
#define CTRV_MCB_LDO_WIDTH	2
#define CTRV_MCB_LDO_MASK	MASK(CTRV_MCB_LDO_WIDTH, CTRV_MCB_LDO_SHIFT)

#define MIC_BIAS_LDO_VO_2_8V	1
#define MIC_BIAS_LDO_VO_3_0V	2
#define MIC_BIAS_LDO_VO_3_3V	3

/** COD9002X_83_JACK_DET1 **/
#define CTMP_JD_MODE_SHIFT	4
#define CTMP_JD_MODE_MASK	BIT(CTMP_JD_MODE_SHIFT)

#define CTRV_JD_POP_SHIFT	2
#define CTRV_JD_POP_WIDTH	2
#define CTRV_JD_POP_MASK	MASK(CTRV_JD_POP_WIDTH, CTRV_JD_POP_SHIFT)

#define CTRV_JD_VTH_SHIFT	0
#define CTRV_JD_VTH_WIDTH	2
#define CTRV_JD_VTH_MASK	MASK(CTRV_JD_VTH_WIDTH, CTRV_JD_VTH_SHIFT)

/** COD9002_84_JACK_DET2 **/
#define CTMD_JD_IRQ_DBNC_SHIFT  4
#define CTMD_JD_IRQ_DBNC_WIDTH  2
#define CTMD_JD_IRQ_DBNC_MASK   MASK(CTMD_JD_IRQ_DBNC_WIDTH, CTMD_JD_IRQ_DBNC_SHIFT)

#define CTMD_JD_DBNC_SHIFT      0
#define CTMD_JD_DBNC_WIDTH      4
#define CTMD_JD_DBNC_MASK       MASK(CTMD_JD_DBNC_WIDTH, CTMD_JD_DBNC_SHIFT)

/** COD9002X_86_DET_TIME **/
#define CTMF_DETB_PERIOD_SHIFT	4
#define CTMF_DETB_PERIOD_WIDTH	4
#define CTMF_DETB_PERIOD_MASK	MASK(CTMF_DETB_PERIOD_WIDTH, \
					CTMF_DETB_PERIOD_SHIFT)
#define CTMF_DETB_PERIOD_8      0
#define CTMF_DETB_PERIOD_16     1
#define CTMF_DETB_PERIOD_32     2
#define CTMF_DETB_PERIOD_64     3
#define CTMF_DETB_PERIOD_128    4
#define CTMF_DETB_PERIOD_256    5
#define CTMF_DETB_PERIOD_512    6
#define CTMF_DETB_PERIOD_1024   7
#define CTMF_DETB_PERIOD_2048   8
#define CTMF_DETB_PERIOD_4096   9
#define CTMF_DETB_PERIOD_8192   10
#define CTMF_DETB_PERIOD_16384  11
#define CTMF_DETB_PERIOD_16384  11

#define CTMF_BTN_ON_SHIFT	2
#define CTMF_BTN_ON_WIDTH	2
#define CTMF_BTN_ON_MASK	MASK(CTMF_BTN_ON_WIDTH, CTMF_BTN_ON_SHIFT)

#define CTMF_BTN_ON_8_CLK	0
#define CTMF_BTN_ON_10_CLK	1
#define CTMF_BTN_ON_12_CLK	2
#define CTMF_BTN_ON_14_CLK	3

#define CTMD_BTN_DBNC_SHIFT	0
#define CTMD_BTN_DBNC_WIDTH	2
#define CTMD_BTN_DBNC_MASK	MASK(CTMD_BTN_DBNC_WIDTH, CTMD_BTN_DBNC_SHIFT)

#define CTMD_BTN_DBNC_2		0
#define CTMD_BTN_DBNC_3		1
#define CTMD_BTN_DBNC_4		2
#define CTMD_BTN_DBNC_5		3

/** COD9002X_87_LDO_DIG */
#define CTMD_JD_DBNC_4_SHIFT	6
#define CTMD_JD_DBNC_4_MASK	BIT(CTMD_JD_DBNC_4_SHIFT)

/* COD9002X_D0_CTRL_IREF1 */
#define CTMI_VCM_SHIFT		4
#define CTMI_VCM_WIDTH		3
#define CTMI_VCM_MASK		MASK(CTMI_VCM_WIDTH, CTMI_VCM_SHIFT)

#define CTMI_VCM_2U		0x0
#define CTMI_VCM_3U		0x1
#define CTMI_VCM_4U		0x2
#define CTMI_VCM_5U		0x3
#define CTMI_VCM_6U		0x4
#define CTMI_VCM_7U		0x5
#define CTMI_VCM_8U		0x6
#define CTMI_VCM_9U		0x7

#define CTMI_MIX_SHIFT		0
#define CTMI_MIX_WIDTH		3
#define CTMI_MIX_MASK		MASK(CTMI_MIX_WIDTH, CTMI_MIX_SHIFT)

#define CTMI_MIX_1U		0x0
#define CTMI_MIX_1_5U		0x1
#define CTMI_MIX_2U		0x2
#define CTMI_MIX_2_5U		0x3
#define CTMI_MIX_3U		0x4
#define CTMI_MIX_3_5U		0x5
#define CTMI_MIX_4U		0x6
#define CTMI_MIX_4_5U		0x7

/* COD9002X_D1_CTRL_IREF2 */
#define CTMI_BST_SHIFT		4
#define CTMI_BST_WIDTH		3
#define CTMI_BST_MASK		MASK(CTMI_BST_WIDTH, CTMI_BST_SHIFT)

#define CTMI_INT1_SHIFT		0
#define CTMI_INT1_WIDTH		3
#define CTMI_INT1_MASK		MASK(CTMI_INT1_WIDTH, CTMI_INT1_SHIFT)

#define CTMI_INT1_2U		0x0
#define CTMI_INT1_3U		0x1
#define CTMI_INT1_4U		0x2
#define CTMI_INT1_5U		0x3
#define CTMI_INT1_6U		0x4
#define CTMI_INT1_7U		0x5
#define CTMI_INT1_8U		0x6
#define CTMI_INT1_9U		0x7

/* COD9002X_D2_CTRL_IREF3 */
#define CTMI_MIC2_SHIFT		4
#define CTMI_MIC2_WIDTH		3
#define CTMI_MIC2_MASK		MASK(CTMI_MIC2_WIDTH, CTMI_MIC2_SHIFT)

#define CTMI_MIC2_1U		0x0
#define CTMI_MIC2_1_5U		0x1
#define CTMI_MIC2_2U		0x2
#define CTMI_MIC2_2_5U		0x3
#define CTMI_MIC2_3U		0x4
#define CTMI_MIC2_3_5U		0x5
#define CTMI_MIC2_4U		0x6
#define CTMI_MIC2_4_5U		0x7

#define CTMI_MIC1_SHIFT		0
#define CTMI_MIC1_WIDTH		3
#define CTMI_MIC1_MASK		MASK(CTMI_MIC1_WIDTH, CTMI_MIC1_SHIFT)

#define CTMI_MIC1_1U		0x0
#define CTMI_MIC1_1_5U		0x1
#define CTMI_MIC1_2U		0x2
#define CTMI_MIC1_2_5U		0x3
#define CTMI_MIC1_3U		0x4
#define CTMI_MIC1_3_5U		0x5
#define CTMI_MIC1_4U		0x6
#define CTMI_MIC1_4_5U		0x7

/* COD9002X_D3_CTRL_IREF4 */
#define CTMI_MIC_BUFF_SHIFT	4
#define CTMI_MIC_BUFF_WIDTH	3
#define CTMI_MIC_BUFF_MASK	MASK(CTMI_MIC_BUFF_WIDTH, CTMI_MIC_BUFF_SHIFT)

#define CTMI_MIC_BUFF_1U		0x0
#define CTMI_MIC_BUFF_1_5U		0x1
#define CTMI_MIC_BUFF_2U		0x2
#define CTMI_MIC_BUFF_2_5U		0x3
#define CTMI_MIC_BUFF_3U		0x4
#define CTMI_MIC_BUFF_3_5U		0x5
#define CTMI_MIC_BUFF_4U		0x6
#define CTMI_MIC_BUFF_4_5U		0x7

#define CTMI_MIC3_SHIFT		0
#define CTMI_MIC3_WIDTH		3
#define CTMI_MIC3_MASK		MASK(CTMI_MIC3_WIDTH, CTMI_MIC3_SHIFT)

#define CTMI_MIC3_1U		0x0
#define CTMI_MIC3_1_5U		0x1
#define CTMI_MIC3_2U		0x2
#define CTMI_MIC3_2_5U		0x3
#define CTMI_MIC3_3U		0x4
#define CTMI_MIC3_3_5U		0x5
#define CTMI_MIC3_4U		0x6
#define CTMI_MIC3_4_5U		0x7

/* COD9002X_D7_CTRL_CP1 */
#define CTRV_CP_POSREF_SHIFT	4
#define CTRV_CP_POSREF_WIDTH	4
#define CTRV_CP_POSREF_MASK	MASK(CTRV_CP_POSREF_WIDTH, \
					CTRV_CP_POSREF_SHIFT)

#define CTRV_CP_NEGREF_SHIFT	0
#define CTRV_CP_NEGREF_WIDTH	4
#define CTRV_CP_NEGREF_MASK	MASK(CTRV_CP_NEGREF_WIDTH, \
					CTRV_CP_NEGREF_SHIFT)

/* COD9002X_D8_CTRL_CP2 */
#define CTMD_CP_H2L_SHIFT	2
#define CTMD_CP_H2L_WIDTH	2
#define CTMD_CP_H2L_MASK	MASK(CTMD_CP_H2L_WIDTH, \
					CTMD_CP_H2L_SHIFT)

#define VIDD_HALF_VDD_DELAY_256MS	3
#define VIDD_HALF_VDD_DELAY_128MS	2
#define VIDD_HALF_VDD_DELAY_64MS	1
#define VIDD_HALF_VDD_DELAY_32MS	0

#define CTMF_CP_CLK_SHIFT	0
#define CTMF_CP_CLK_WIDTH	2
#define CTMF_CP_CLK_MASK	MASK(CTMF_CP_CLK_WIDTH, \
					CTMF_CP_CLK_SHIFT)

#define CP_MAIN_CLK_781_25MHZ	3
#define CP_MAIN_CLK_390_625MHZ	2
#define CP_MAIN_CLK_195_312KHZ	1
#define CP_MAIN_CLK_97_656KHZ	0

/* COD9002X_DB_CTRL_HPS */
#define CTMI_HP_PRE_SHIFT	6
#define CTMI_HP_PRE_WIDTH	2
#define CTMI_HP_PRE_MASK	MASK(CTMI_HP_PRE_WIDTH, CTMI_HP_PRE_SHIFT)

#define CTMI_HP_AB_SHIFT		4
#define CTMI_HP_AB_WIDTH		2
#define CTMI_HP_AB_MASK		MASK(CTMI_HP_AB_WIDTH, CTMI_HP_AB_SHIFT)

#define CTMI_HP_MIX_SHIFT        2
#define CTMI_HP_MIX_WIDTH        2
#define CTMI_HP_MIX_MASK     MASK(CTMI_HP_MIX_WIDTH, CTMI_HP_MIX_SHIFT)

#define CTMI_HP_P_SHIFT        0
#define CTMI_HP_P_WIDTH        2
#define CTMI_HP_P_MASK     MASK(CTMI_HP_P_WIDTH, CTMI_HP_P_SHIFT)

#define CTMI_HP_1_UA		0
#define CTMI_HP_2_UA		1
#define CTMI_HP_3_UA		2
#define CTMI_HP_4_UA		3

/* COD9002X_DC_CTRL_EPS */
#define CTMI_EP_A_SHIFT		6
#define CTMI_EP_A_WIDTH		2
#define CTMI_EP_A_MASK		MASK(CTMI_EP_A_WIDTH, CTMI_EP_A_SHIFT)

#define CTMI_EP_A_1_UA		0
#define CTMI_EP_A_2_UA		1
#define CTMI_EP_A_3_UA		2
#define CTMI_EP_A_4_UA		3

#define CTMI_EP_P_SHIFT		3
#define CTMI_EP_P_WIDTH		3
#define CTMI_EP_P_MASK		MASK(CTMI_EP_P_WIDTH, CTMI_EP_P_SHIFT)

#define CTMI_EP_D_SHIFT		0
#define CTMI_EP_D_WIDTH		3
#define CTMI_EP_D_MASK		MASK(CTMI_EP_D_WIDTH, CTMI_EP_D_SHIFT)

#define CTMI_EP_P_D_2_UA	0
#define CTMI_EP_P_D_3_UA	1
#define CTMI_EP_P_D_3_5_UA	2
#define CTMI_EP_P_D_4_UA	3
#define CTMI_EP_P_D_4_5_UA	4
#define CTMI_EP_P_D_5_UA	5
#define CTMI_EP_P_D_6_UA	6
#define CTMI_EP_P_D_7_UA	7

/* COD9002X_F4_OFFSET_DAL */
#define OFFSET_SIGN_DAL_SHIFT	7
#define OFFSET_SIGN_DAL_MASK	BIT(OFFSET_SIGN_DAL_SHIFT)

#define OFFSET_LV_DAL_SHIFT	0
#define OFFSET_LV_DAL_WIDTH	7
#define OFFSET_LV_DAL_MASK	MASK(OFFSET_LV_DAL_WIDTH, OFFSET_LV_DAL_SHIFT)

#endif /* _COD9002X_H */
