#ifndef SI5351A_REVB_REG_CONFIG_HEADER
#define SI5351A_REVB_REG_CONFIG_HEADER
#define SI5351A_REVB_DELTA_REG_CONFIG_NUM_REGS				20
#define SI5351A_REVB_FULL_REG_CONFIG_NUM_REGS				52

typedef struct
{
	unsigned char address; /* 16-bit register address */
	unsigned char value; /* 8-bit register data */

} si5351a_revb_register_t;

si5351a_revb_register_t const si5351a_revb_init_registers[SI5351A_REVB_FULL_REG_CONFIG_NUM_REGS] = {
    { 0x02, 0x53 },
    { 0x03, 0x00 },
    { 0x04, 0x20 },
    { 0x07, 0x00 },
    { 0x0F, 0x00 },
    { 0x10, 0x0F },
    { 0x11, 0x0F },
    { 0x12, 0x8C },
    { 0x13, 0x8C },
    { 0x14, 0x8C },
    { 0x15, 0x8C },
    { 0x16, 0x8C },
    { 0x17, 0x8C },
    { 0x1A, 0x00 },
    { 0x1B, 0x19 },
    { 0x1C, 0x00 },
    { 0x1D, 0x0F },
    { 0x1E, 0xEB },
    { 0x1F, 0x00 },
    { 0x20, 0x00 },
    { 0x21, 0x0D },
    { 0x2A, 0x03 },
    { 0x2B, 0xEF },
    { 0x2C, 0x00 },
    { 0x2D, 0x06 },
    { 0x2E, 0xE5 },
    { 0x2F, 0x00 },
    { 0x30, 0x03 },
    { 0x31, 0x35 },
    { 0x32, 0x00 },
    { 0x33, 0x01 },
    { 0x34, 0x00 },
    { 0x35, 0x06 },
    { 0x36, 0x00 },
    { 0x37, 0x00 },
    { 0x38, 0x00 },
    { 0x39, 0x00 },
    { 0x5A, 0x00 },
    { 0x5B, 0x00 },
    { 0x95, 0x00 },
    { 0x96, 0x00 },
    { 0x97, 0x00 },
    { 0x98, 0x00 },
    { 0x99, 0x00 },
    { 0x9A, 0x00 },
    { 0x9B, 0x00 },
    { 0xA2, 0x00 },
    { 0xA3, 0x00 },
    { 0xA4, 0x00 },
    { 0xA5, 0x00 },
    { 0xA6, 0x00 },
    { 0xB7, 0x92 }
};


si5351a_revb_register_t const si5351a_revb_registers[8][SI5351A_REVB_DELTA_REG_CONFIG_NUM_REGS] = {
    { // 0 - AV9194-04 VCLK ADD 0x8 | 50.35 MHz
        { 0x10, 0x0F },
        { 0x11, 0x0F },
        { 0x1A,0x00 }, 
        { 0x1B,0x19 }, 
        { 0x1D,0x0F }, 
        { 0x1E,0xEB }, 
        { 0x20,0x00 }, 
        { 0x21,0x0D }, 
        { 0x2A,0x03 }, 
        { 0x2B,0xEF }, 
        { 0x2D,0x06 }, 
        { 0x2E,0xE5 }, 
        { 0x30,0x03 }, 
        { 0x31,0x35 }, 
        { 0x32,0x00 }, 
        { 0x33,0x01 }, 
        { 0x35,0x06 }, 
        { 0x36,0x00 }, 
        { 0x38,0x00 }, 
        { 0x39,0x00 }

    },
    { // 1 - AV9194-04 VCLK ADD 0x9 | 56.664 MHz
        { 0x10, 0x0F },
        { 0x11, 0x0F },
        { 0x1A,0x30 }, 
        { 0x1B,0xD4 }, 
        { 0x1D,0x0F }, 
        { 0x1E,0xD9 }, 
        { 0x20,0x12 }, 
        { 0x21,0xCC }, 
        { 0x2A,0x00 }, 
        { 0x2B,0x04 }, 
        { 0x2D,0x05 }, 
        { 0x2E,0xE0 }, 
        { 0x30,0x00 }, 
        { 0x31,0x00 }, 
        { 0x32,0x0F }, 
        { 0x33,0xA0 }, 
        { 0x35,0x05 }, 
        { 0x36,0xF7 }, 
        { 0x38,0x0E }, 
        { 0x39,0x20 }
    },
    { // 2 - AV9194-04 VCLK ADD 0xA | 65.028 MHz
        { 0x10, 0x0F },
        { 0x11, 0x0F },
        { 0x1A,0x13 }, 
        { 0x1B,0x88 }, 
        { 0x1D,0x0F }, 
        { 0x1E,0xE1 }, 
        { 0x20,0x12 }, 
        { 0x21,0xF8 }, 
        { 0x2A,0x00 }, 
        { 0x2B,0x04 }, 
        { 0x2D,0x04 }, 
        { 0x2E,0xE0 }, 
        { 0x30,0x00 }, 
        { 0x31,0x00 }, 
        { 0x32,0x2B }, 
        { 0x33,0xC0 }, 
        { 0x35,0x05 }, 
        { 0x36,0xFB }, 
        { 0x38,0x20 }, 
        { 0x39,0x40 }
    },
    { // 3 - AV9194-04 VCLK ADD 0xB | 72 MHz
        { 0x10, 0x0F },
        { 0x11, 0x0F },
        { 0x1A,0x00 }, 
        { 0x1B,0x19 }, 
        { 0x1D,0x0F }, 
        { 0x1E,0xA3 }, 
        { 0x20,0x00 }, 
        { 0x21,0x15 }, 
        { 0x2A,0x00 }, 
        { 0x2B,0x04 }, 
        { 0x2D,0x04 }, 
        { 0x2E,0x20 }, 
        { 0x30,0x00 }, 
        { 0x31,0x00 }, 
        { 0x32,0x00 }, 
        { 0x33,0x04 }, 
        { 0x35,0x05 }, 
        { 0x36,0xE0 }, 
        { 0x38,0x00 }, 
        { 0x39,0x00 }
    },
    { // 4 - AV9194-04 VCLK ADD 0xC | 80 MHz
        { 0x10, 0x0F },
        { 0x11, 0x0F },
        { 0x1A,0x00 }, 
        { 0x1B,0x05 }, 
        { 0x1D,0x0E }, 
        { 0x1E,0xCC }, 
        { 0x20,0x00 }, 
        { 0x21,0x04 }, 
        { 0x2A,0x00 }, 
        { 0x2B,0x02 }, 
        { 0x2D,0x03 }, 
        { 0x2E,0x40 }, 
        { 0x30,0x00 }, 
        { 0x31,0x00 }, 
        { 0x32,0x00 }, 
        { 0x33,0x01 }, 
        { 0x35,0x05 }, 
        { 0x36,0x80 }, 
        { 0x38,0x00 }, 
        { 0x39,0x00 }
    },
    { // 5 - AV9194-04 VCLK ADD 0xD | 89.80 MHz
        { 0x10, 0x0F },
        { 0x11, 0x0F },
        { 0x1A,0x00 }, 
        { 0x1B,0x19 }, 
        { 0x1D,0x0F }, 
        { 0x1E,0xF5 }, 
        { 0x20,0x00 }, 
        { 0x21,0x13 }, 
        { 0x2A,0x00 }, 
        { 0x2B,0x01 }, 
        { 0x2D,0x03 }, 
        { 0x2E,0x00 }, 
        { 0x30,0x00 }, 
        { 0x31,0x00 }, 
        { 0x32,0x00 }, 
        { 0x33,0x1C }, 
        { 0x35,0x06 }, 
        { 0x36,0x04 }, 
        { 0x38,0x00 }, 
        { 0x39,0x10 }
    },
    { // 6 - AV9194-04 VCLK ADD 0xE | 75 MHz
        { 0x10, 0x0F },
        { 0x11, 0x0F },
        { 0x1A,0x00 }, 
        { 0x1B,0x01 }, 
        { 0x1D,0x10 }, 
        { 0x1E,0x00 }, 
        { 0x20,0x00 }, 
        { 0x21,0x00 }, 
        { 0x2A,0x00 }, 
        { 0x2B,0x01 }, 
        { 0x2D,0x04 }, 
        { 0x2E,0x00 }, 
        { 0x30,0x00 }, 
        { 0x31,0x00 }, 
        { 0x32,0x00 }, 
        { 0x33,0x0E }, 
        { 0x35,0x06 }, 
        { 0x36,0x09 }, 
        { 0x38,0x00 }, 
        { 0x39,0x02 }
    },
    { // 7 - AV9194-04 VCLK ADD 0xF | 108 MHz
        { 0x10, 0x0F },
        { 0x11, 0x0F },
        { 0x1A,0x00 }, 
        { 0x1B,0x19 }, 
        { 0x1D,0x0F }, 
        { 0x1E,0xD1 }, 
        { 0x20,0x00 }, 
        { 0x21,0x17 }, 
        { 0x2A,0x00 }, 
        { 0x2B,0x04 }, 
        { 0x2D,0x02 }, 
        { 0x2E,0x20 }, 
        { 0x30,0x00 }, 
        { 0x31,0x00 }, 
        { 0x32,0x00 }, 
        { 0x33,0x38 }, 
        { 0x35,0x05 }, 
        { 0x36,0xF4 }, 
        { 0x38,0x00 }, 
        { 0x39,0x20 }
    }
};

#endif

