--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml EDA322_processor_preroute.twx EDA322_processor_map.ncd -o
EDA322_processor_preroute.twr EDA322_processor.pcf -ucf EDA322_processor.ucf

Design file:              EDA322_processor_map.ncd
Physical constraint file: EDA322_processor.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "CLK" 7 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11949 paths analyzed, 1042 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.800ns.
--------------------------------------------------------------------------------

Paths for end point freg/res_0 (SLICE_X12Y57.A4), 523 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               acc_register/res_3_1 (FF)
  Destination:          freg/res_0 (FF)
  Requirement:          7.000ns
  Data Path Delay:      5.765ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 7.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: acc_register/res_3_1 to freg/res_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y57.AQ      Tcko                  0.391   acc_register/res_3
                                                       acc_register/res_3_1
    SLICE_X15Y55.D1      net (fanout=1)     e  0.810   acc_register/res_3
    SLICE_X15Y55.D       Tilo                  0.259   fe_de_register/res_11
                                                       lut344_25
    SLICE_X12Y53.B4      net (fanout=2)     e  0.654   lut344_25
    SLICE_X12Y53.B       Tilo                  0.205   lut474_35
                                                       ][595_27
    SLICE_X13Y55.D6      net (fanout=8)     e  0.468   ][595_27
    SLICE_X13Y55.D       Tilo                  0.259   N23
                                                       alu/adder/fa3/co1_SW3_SW1
    SLICE_X14Y55.D2      net (fanout=1)     e  0.815   N23
    SLICE_X14Y55.D       Tilo                  0.203   fe_de_register/res<8>
                                                       alu/adder/fa3/co1_SW3
    SLICE_X14Y56.B5      net (fanout=1)     e  0.541   N56
    SLICE_X14Y56.B       Tilo                  0.203   N19
                                                       lut524_49
    SLICE_X12Y57.A4      net (fanout=2)     e  0.616   ][670_50
    SLICE_X12Y57.CLK     Tas                   0.341   freg/res<1>
                                                       lut688_104
                                                       freg/res_0
    -------------------------------------------------  ---------------------------
    Total                                      5.765ns (1.861ns logic, 3.904ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               acc_register/res_3_1 (FF)
  Destination:          freg/res_0 (FF)
  Requirement:          7.000ns
  Data Path Delay:      5.590ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 7.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: acc_register/res_3_1 to freg/res_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y57.AQ      Tcko                  0.391   acc_register/res_3
                                                       acc_register/res_3_1
    SLICE_X15Y55.D1      net (fanout=1)     e  0.810   acc_register/res_3
    SLICE_X15Y55.D       Tilo                  0.259   fe_de_register/res_11
                                                       lut344_25
    SLICE_X12Y53.B4      net (fanout=2)     e  0.654   lut344_25
    SLICE_X12Y53.B       Tilo                  0.205   lut474_35
                                                       ][595_27
    SLICE_X15Y54.D6      net (fanout=8)     e  0.465   ][595_27
    SLICE_X15Y54.D       Tilo                  0.259   fe_de_register/res_111
                                                       alu/adder/fa3/co1_SW3_SW0
    SLICE_X14Y55.D1      net (fanout=1)     e  0.643   N22
    SLICE_X14Y55.D       Tilo                  0.203   fe_de_register/res<8>
                                                       alu/adder/fa3/co1_SW3
    SLICE_X14Y56.B5      net (fanout=1)     e  0.541   N56
    SLICE_X14Y56.B       Tilo                  0.203   N19
                                                       lut524_49
    SLICE_X12Y57.A4      net (fanout=2)     e  0.616   ][670_50
    SLICE_X12Y57.CLK     Tas                   0.341   freg/res<1>
                                                       lut688_104
                                                       freg/res_0
    -------------------------------------------------  ---------------------------
    Total                                      5.590ns (1.861ns logic, 3.729ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fe_de_register/res_10_1 (FF)
  Destination:          freg/res_0 (FF)
  Requirement:          7.000ns
  Data Path Delay:      5.574ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 7.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fe_de_register/res_10_1 to freg/res_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y55.CQ      Tcko                  0.391   fe_de_register/res_11
                                                       fe_de_register/res_10_1
    SLICE_X15Y55.D5      net (fanout=6)     e  0.619   fe_de_register/res_10
    SLICE_X15Y55.D       Tilo                  0.259   fe_de_register/res_11
                                                       lut344_25
    SLICE_X12Y53.B4      net (fanout=2)     e  0.654   lut344_25
    SLICE_X12Y53.B       Tilo                  0.205   lut474_35
                                                       ][595_27
    SLICE_X13Y55.D6      net (fanout=8)     e  0.468   ][595_27
    SLICE_X13Y55.D       Tilo                  0.259   N23
                                                       alu/adder/fa3/co1_SW3_SW1
    SLICE_X14Y55.D2      net (fanout=1)     e  0.815   N23
    SLICE_X14Y55.D       Tilo                  0.203   fe_de_register/res<8>
                                                       alu/adder/fa3/co1_SW3
    SLICE_X14Y56.B5      net (fanout=1)     e  0.541   N56
    SLICE_X14Y56.B       Tilo                  0.203   N19
                                                       lut524_49
    SLICE_X12Y57.A4      net (fanout=2)     e  0.616   ][670_50
    SLICE_X12Y57.CLK     Tas                   0.341   freg/res<1>
                                                       lut688_104
                                                       freg/res_0
    -------------------------------------------------  ---------------------------
    Total                                      5.574ns (1.861ns logic, 3.713ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point freg/res_0 (SLICE_X12Y57.A5), 488 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fe_de_register/res_8_1 (FF)
  Destination:          freg/res_0 (FF)
  Requirement:          7.000ns
  Data Path Delay:      5.393ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 7.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fe_de_register/res_8_1 to freg/res_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y55.AQ      Tcko                  0.391   fe_de_register/res_11
                                                       fe_de_register/res_8_1
    SLICE_X15Y55.B6      net (fanout=7)     e  0.593   fe_de_register/res_8
    SLICE_X15Y55.B       Tilo                  0.259   fe_de_register/res_11
                                                       lut327_21
    SLICE_X15Y56.B4      net (fanout=8)     e  0.682   lut327_21
    SLICE_X15Y56.B       Tilo                  0.259   fe_de_register/res<3>
                                                       lut366_91
    SLICE_X14Y55.C6      net (fanout=2)     e  0.473   lut366_91
    SLICE_X14Y55.C       Tilo                  0.204   fe_de_register/res<8>
                                                       buss/G1[4].muxes/mux3/Mmux_y12_1
    SLICE_X13Y57.C2      net (fanout=4)     e  0.824   buss/G1[4].muxes/mux3/Mmux_y12
    SLICE_X13Y57.C       Tilo                  0.259   lut535_59
                                                       lut482_43
    SLICE_X13Y56.B5      net (fanout=2)     e  0.519   lut482_43
    SLICE_X13Y56.B       Tilo                  0.259   N29
                                                       lut483_44
    SLICE_X12Y57.A5      net (fanout=2)     e  0.330   lut483_44
    SLICE_X12Y57.CLK     Tas                   0.341   freg/res<1>
                                                       lut688_104
                                                       freg/res_0
    -------------------------------------------------  ---------------------------
    Total                                      5.393ns (1.972ns logic, 3.421ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fe_de_register/res_10_1 (FF)
  Destination:          freg/res_0 (FF)
  Requirement:          7.000ns
  Data Path Delay:      5.374ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 7.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fe_de_register/res_10_1 to freg/res_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y55.CQ      Tcko                  0.391   fe_de_register/res_11
                                                       fe_de_register/res_10_1
    SLICE_X15Y55.B5      net (fanout=6)     e  0.574   fe_de_register/res_10
    SLICE_X15Y55.B       Tilo                  0.259   fe_de_register/res_11
                                                       lut327_21
    SLICE_X15Y56.B4      net (fanout=8)     e  0.682   lut327_21
    SLICE_X15Y56.B       Tilo                  0.259   fe_de_register/res<3>
                                                       lut366_91
    SLICE_X14Y55.C6      net (fanout=2)     e  0.473   lut366_91
    SLICE_X14Y55.C       Tilo                  0.204   fe_de_register/res<8>
                                                       buss/G1[4].muxes/mux3/Mmux_y12_1
    SLICE_X13Y57.C2      net (fanout=4)     e  0.824   buss/G1[4].muxes/mux3/Mmux_y12
    SLICE_X13Y57.C       Tilo                  0.259   lut535_59
                                                       lut482_43
    SLICE_X13Y56.B5      net (fanout=2)     e  0.519   lut482_43
    SLICE_X13Y56.B       Tilo                  0.259   N29
                                                       lut483_44
    SLICE_X12Y57.A5      net (fanout=2)     e  0.330   lut483_44
    SLICE_X12Y57.CLK     Tas                   0.341   freg/res<1>
                                                       lut688_104
                                                       freg/res_0
    -------------------------------------------------  ---------------------------
    Total                                      5.374ns (1.972ns logic, 3.402ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fe_de_register/res_9_1 (FF)
  Destination:          freg/res_0 (FF)
  Requirement:          7.000ns
  Data Path Delay:      5.295ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 7.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fe_de_register/res_9_1 to freg/res_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y55.BQ      Tcko                  0.391   fe_de_register/res_11
                                                       fe_de_register/res_9_1
    SLICE_X15Y55.B4      net (fanout=4)     e  0.495   fe_de_register/res_9
    SLICE_X15Y55.B       Tilo                  0.259   fe_de_register/res_11
                                                       lut327_21
    SLICE_X15Y56.B4      net (fanout=8)     e  0.682   lut327_21
    SLICE_X15Y56.B       Tilo                  0.259   fe_de_register/res<3>
                                                       lut366_91
    SLICE_X14Y55.C6      net (fanout=2)     e  0.473   lut366_91
    SLICE_X14Y55.C       Tilo                  0.204   fe_de_register/res<8>
                                                       buss/G1[4].muxes/mux3/Mmux_y12_1
    SLICE_X13Y57.C2      net (fanout=4)     e  0.824   buss/G1[4].muxes/mux3/Mmux_y12
    SLICE_X13Y57.C       Tilo                  0.259   lut535_59
                                                       lut482_43
    SLICE_X13Y56.B5      net (fanout=2)     e  0.519   lut482_43
    SLICE_X13Y56.B       Tilo                  0.259   N29
                                                       lut483_44
    SLICE_X12Y57.A5      net (fanout=2)     e  0.330   lut483_44
    SLICE_X12Y57.CLK     Tas                   0.341   freg/res<1>
                                                       lut688_104
                                                       freg/res_0
    -------------------------------------------------  ---------------------------
    Total                                      5.295ns (1.972ns logic, 3.323ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point freg/res_0 (SLICE_X12Y57.A6), 353 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fe_de_register/res_8_1 (FF)
  Destination:          freg/res_0 (FF)
  Requirement:          7.000ns
  Data Path Delay:      5.350ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 7.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fe_de_register/res_8_1 to freg/res_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y55.AQ      Tcko                  0.391   fe_de_register/res_11
                                                       fe_de_register/res_8_1
    SLICE_X15Y55.B6      net (fanout=7)     e  0.593   fe_de_register/res_8
    SLICE_X15Y55.B       Tilo                  0.259   fe_de_register/res_11
                                                       lut327_21
    SLICE_X15Y56.B4      net (fanout=8)     e  0.682   lut327_21
    SLICE_X15Y56.B       Tilo                  0.259   fe_de_register/res<3>
                                                       lut366_91
    SLICE_X14Y55.C6      net (fanout=2)     e  0.473   lut366_91
    SLICE_X14Y55.C       Tilo                  0.204   fe_de_register/res<8>
                                                       buss/G1[4].muxes/mux3/Mmux_y12_1
    SLICE_X13Y57.C2      net (fanout=4)     e  0.824   buss/G1[4].muxes/mux3/Mmux_y12
    SLICE_X13Y57.C       Tilo                  0.259   lut535_59
                                                       lut482_43
    SLICE_X12Y57.B5      net (fanout=2)     e  0.519   lut482_43
    SLICE_X12Y57.B       Tilo                  0.205   freg/res<1>
                                                       lut526_51
    SLICE_X12Y57.A6      net (fanout=2)     e  0.341   ][671_52
    SLICE_X12Y57.CLK     Tas                   0.341   freg/res<1>
                                                       lut688_104
                                                       freg/res_0
    -------------------------------------------------  ---------------------------
    Total                                      5.350ns (1.918ns logic, 3.432ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fe_de_register/res_8_1 (FF)
  Destination:          freg/res_0 (FF)
  Requirement:          7.000ns
  Data Path Delay:      5.340ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 7.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fe_de_register/res_8_1 to freg/res_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y55.AQ      Tcko                  0.391   fe_de_register/res_11
                                                       fe_de_register/res_8_1
    SLICE_X15Y55.B6      net (fanout=7)     e  0.593   fe_de_register/res_8
    SLICE_X15Y55.B       Tilo                  0.259   fe_de_register/res_11
                                                       lut327_21
    SLICE_X15Y56.B4      net (fanout=8)     e  0.682   lut327_21
    SLICE_X15Y56.B       Tilo                  0.259   fe_de_register/res<3>
                                                       lut366_91
    SLICE_X14Y55.C6      net (fanout=2)     e  0.473   lut366_91
    SLICE_X14Y55.C       Tilo                  0.204   fe_de_register/res<8>
                                                       buss/G1[4].muxes/mux3/Mmux_y12_1
    SLICE_X13Y57.A2      net (fanout=4)     e  0.832   buss/G1[4].muxes/mux3/Mmux_y12
    SLICE_X13Y57.A       Tilo                  0.259   lut535_59
                                                       lut479_40
    SLICE_X12Y57.B6      net (fanout=2)     e  0.501   lut479_40
    SLICE_X12Y57.B       Tilo                  0.205   freg/res<1>
                                                       lut526_51
    SLICE_X12Y57.A6      net (fanout=2)     e  0.341   ][671_52
    SLICE_X12Y57.CLK     Tas                   0.341   freg/res<1>
                                                       lut688_104
                                                       freg/res_0
    -------------------------------------------------  ---------------------------
    Total                                      5.340ns (1.918ns logic, 3.422ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fe_de_register/res_10_1 (FF)
  Destination:          freg/res_0 (FF)
  Requirement:          7.000ns
  Data Path Delay:      5.331ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 7.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fe_de_register/res_10_1 to freg/res_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y55.CQ      Tcko                  0.391   fe_de_register/res_11
                                                       fe_de_register/res_10_1
    SLICE_X15Y55.B5      net (fanout=6)     e  0.574   fe_de_register/res_10
    SLICE_X15Y55.B       Tilo                  0.259   fe_de_register/res_11
                                                       lut327_21
    SLICE_X15Y56.B4      net (fanout=8)     e  0.682   lut327_21
    SLICE_X15Y56.B       Tilo                  0.259   fe_de_register/res<3>
                                                       lut366_91
    SLICE_X14Y55.C6      net (fanout=2)     e  0.473   lut366_91
    SLICE_X14Y55.C       Tilo                  0.204   fe_de_register/res<8>
                                                       buss/G1[4].muxes/mux3/Mmux_y12_1
    SLICE_X13Y57.C2      net (fanout=4)     e  0.824   buss/G1[4].muxes/mux3/Mmux_y12
    SLICE_X13Y57.C       Tilo                  0.259   lut535_59
                                                       lut482_43
    SLICE_X12Y57.B5      net (fanout=2)     e  0.519   lut482_43
    SLICE_X12Y57.B       Tilo                  0.205   freg/res<1>
                                                       lut526_51
    SLICE_X12Y57.A6      net (fanout=2)     e  0.341   ][671_52
    SLICE_X12Y57.CLK     Tas                   0.341   freg/res<1>
                                                       lut688_104
                                                       freg/res_0
    -------------------------------------------------  ---------------------------
    Total                                      5.331ns (1.918ns logic, 3.413ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK = PERIOD TIMEGRP "CLK" 7 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point instruction_memory/Mram_memory6/A (SLICE_X10Y59.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.676ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fe_register/res_4 (FF)
  Destination:          instruction_memory/Mram_memory6/A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.676ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 7.000ns
  Destination Clock:    CLK_BUFGP rising at 7.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: fe_register/res_4 to instruction_memory/Mram_memory6/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y58.BQ      Tcko                  0.384   fe_register/res<7>
                                                       fe_register/res_4
    SLICE_X10Y59.D5      net (fanout=43)    e  0.542   fe_register/res<4>
    SLICE_X10Y59.CLK     Tah         (-Th)     0.250   InstrMemOut<5>
                                                       instruction_memory/Mram_memory6/A
    -------------------------------------------------  ---------------------------
    Total                                      0.676ns (0.134ns logic, 0.542ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Paths for end point instruction_memory/Mram_memory6/B (SLICE_X10Y59.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.676ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fe_register/res_4 (FF)
  Destination:          instruction_memory/Mram_memory6/B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.676ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 7.000ns
  Destination Clock:    CLK_BUFGP rising at 7.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: fe_register/res_4 to instruction_memory/Mram_memory6/B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y58.BQ      Tcko                  0.384   fe_register/res<7>
                                                       fe_register/res_4
    SLICE_X10Y59.D5      net (fanout=43)    e  0.542   fe_register/res<4>
    SLICE_X10Y59.CLK     Tah         (-Th)     0.250   InstrMemOut<5>
                                                       instruction_memory/Mram_memory6/B
    -------------------------------------------------  ---------------------------
    Total                                      0.676ns (0.134ns logic, 0.542ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Paths for end point instruction_memory/Mram_memory6/C (SLICE_X10Y59.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.676ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fe_register/res_4 (FF)
  Destination:          instruction_memory/Mram_memory6/C (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.676ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 7.000ns
  Destination Clock:    CLK_BUFGP rising at 7.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: fe_register/res_4 to instruction_memory/Mram_memory6/C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y58.BQ      Tcko                  0.384   fe_register/res<7>
                                                       fe_register/res_4
    SLICE_X10Y59.D5      net (fanout=43)    e  0.542   fe_register/res<4>
    SLICE_X10Y59.CLK     Tah         (-Th)     0.250   InstrMemOut<5>
                                                       instruction_memory/Mram_memory6/C
    -------------------------------------------------  ---------------------------
    Total                                      0.676ns (0.134ns logic, 0.542ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "CLK" 7 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.270ns (period - min period limit)
  Period: 7.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 5.361ns (period - min period limit)
  Period: 7.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: fe_de_register/res_0_1/CLK0
  Logical resource: fe_de_register/res_0_1/CK0
  Location pin: OLOGIC_X3Y61.CLK0
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 5.361ns (period - min period limit)
  Period: 7.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: fe_de_register/res_1_1/CLK0
  Logical resource: fe_de_register/res_1_1/CK0
  Location pin: OLOGIC_X4Y60.CLK0
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.800|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 11949 paths, 0 nets, and 1253 connections

Design statistics:
   Minimum period:   5.800ns{1}   (Maximum frequency: 172.414MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 21 14:16:04 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 220 MB



