# 32bit_adder_substractor
pre synthesized adder/substructor module

Experimental 32 bit adder/subtractor module implementation on Verilog without using any arithmetic operator.  
The program demonstrates a kind of presynthesized module.


Here is referenced 4 bit adder/substractor circuit diagram:
![GitHub Logo](1d58d492e7720ea60f87331d3b518f61.jpeg)
Format: ![4 bit adder/substractor circuit diagram]()
