{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1609245148518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1609245148530 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 29 20:32:28 2020 " "Processing started: Tue Dec 29 20:32:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1609245148530 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1609245148530 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off myclock -c myclock " "Command: quartus_map --read_settings_files=on --write_settings_files=off myclock -c myclock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1609245148530 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1609245149096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file myclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myclock-bev " "Found design unit 1: myclock-bev" {  } { { "myclock.vhd" "" { Text "C:/Users/zqliu/Desktop/simmyclock/myclock.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609245165443 ""} { "Info" "ISGN_ENTITY_NAME" "1 myclock " "Found entity 1: myclock" {  } { { "myclock.vhd" "" { Text "C:/Users/zqliu/Desktop/simmyclock/myclock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609245165443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609245165443 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "myclock " "Elaborating entity \"myclock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1609245165478 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "adjStab myclock.vhd(44) " "VHDL Signal Declaration warning at myclock.vhd(44): used implicit default value for signal \"adjStab\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "myclock.vhd" "" { Text "C:/Users/zqliu/Desktop/simmyclock/myclock.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1609245165480 "|myclock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN myclock.vhd(84) " "VHDL Process Statement warning at myclock.vhd(84): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "myclock.vhd" "" { Text "C:/Users/zqliu/Desktop/simmyclock/myclock.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1609245165482 "|myclock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN myclock.vhd(100) " "VHDL Process Statement warning at myclock.vhd(100): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "myclock.vhd" "" { Text "C:/Users/zqliu/Desktop/simmyclock/myclock.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1609245165482 "|myclock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN myclock.vhd(148) " "VHDL Process Statement warning at myclock.vhd(148): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "myclock.vhd" "" { Text "C:/Users/zqliu/Desktop/simmyclock/myclock.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1609245165484 "|myclock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "min_decade_disp myclock.vhd(145) " "VHDL Process Statement warning at myclock.vhd(145): inferring latch(es) for signal or variable \"min_decade_disp\", which holds its previous value in one or more paths through the process" {  } { { "myclock.vhd" "" { Text "C:/Users/zqliu/Desktop/simmyclock/myclock.vhd" 145 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1609245165487 "|myclock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "min_unit_disp myclock.vhd(145) " "VHDL Process Statement warning at myclock.vhd(145): inferring latch(es) for signal or variable \"min_unit_disp\", which holds its previous value in one or more paths through the process" {  } { { "myclock.vhd" "" { Text "C:/Users/zqliu/Desktop/simmyclock/myclock.vhd" 145 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1609245165488 "|myclock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sec_decade_disp myclock.vhd(145) " "VHDL Process Statement warning at myclock.vhd(145): inferring latch(es) for signal or variable \"sec_decade_disp\", which holds its previous value in one or more paths through the process" {  } { { "myclock.vhd" "" { Text "C:/Users/zqliu/Desktop/simmyclock/myclock.vhd" 145 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1609245165488 "|myclock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sec_unit_disp myclock.vhd(145) " "VHDL Process Statement warning at myclock.vhd(145): inferring latch(es) for signal or variable \"sec_unit_disp\", which holds its previous value in one or more paths through the process" {  } { { "myclock.vhd" "" { Text "C:/Users/zqliu/Desktop/simmyclock/myclock.vhd" 145 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1609245165488 "|myclock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN myclock.vhd(252) " "VHDL Process Statement warning at myclock.vhd(252): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "myclock.vhd" "" { Text "C:/Users/zqliu/Desktop/simmyclock/myclock.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1609245165488 "|myclock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_unit_disp\[0\] myclock.vhd(145) " "Inferred latch for \"sec_unit_disp\[0\]\" at myclock.vhd(145)" {  } { { "myclock.vhd" "" { Text "C:/Users/zqliu/Desktop/simmyclock/myclock.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609245165495 "|myclock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_unit_disp\[1\] myclock.vhd(145) " "Inferred latch for \"sec_unit_disp\[1\]\" at myclock.vhd(145)" {  } { { "myclock.vhd" "" { Text "C:/Users/zqliu/Desktop/simmyclock/myclock.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609245165495 "|myclock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_unit_disp\[2\] myclock.vhd(145) " "Inferred latch for \"sec_unit_disp\[2\]\" at myclock.vhd(145)" {  } { { "myclock.vhd" "" { Text "C:/Users/zqliu/Desktop/simmyclock/myclock.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609245165495 "|myclock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_unit_disp\[3\] myclock.vhd(145) " "Inferred latch for \"sec_unit_disp\[3\]\" at myclock.vhd(145)" {  } { { "myclock.vhd" "" { Text "C:/Users/zqliu/Desktop/simmyclock/myclock.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609245165495 "|myclock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_unit_disp\[4\] myclock.vhd(145) " "Inferred latch for \"sec_unit_disp\[4\]\" at myclock.vhd(145)" {  } { { "myclock.vhd" "" { Text "C:/Users/zqliu/Desktop/simmyclock/myclock.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609245165495 "|myclock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_unit_disp\[5\] myclock.vhd(145) " "Inferred latch for \"sec_unit_disp\[5\]\" at myclock.vhd(145)" {  } { { "myclock.vhd" "" { Text "C:/Users/zqliu/Desktop/simmyclock/myclock.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609245165496 "|myclock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_unit_disp\[6\] myclock.vhd(145) " "Inferred latch for \"sec_unit_disp\[6\]\" at myclock.vhd(145)" {  } { { "myclock.vhd" "" { Text "C:/Users/zqliu/Desktop/simmyclock/myclock.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609245165496 "|myclock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_decade_disp\[0\] myclock.vhd(145) " "Inferred latch for \"sec_decade_disp\[0\]\" at myclock.vhd(145)" {  } { { "myclock.vhd" "" { Text "C:/Users/zqliu/Desktop/simmyclock/myclock.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609245165496 "|myclock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_decade_disp\[1\] myclock.vhd(145) " "Inferred latch for \"sec_decade_disp\[1\]\" at myclock.vhd(145)" {  } { { "myclock.vhd" "" { Text "C:/Users/zqliu/Desktop/simmyclock/myclock.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609245165496 "|myclock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_decade_disp\[2\] myclock.vhd(145) " "Inferred latch for \"sec_decade_disp\[2\]\" at myclock.vhd(145)" {  } { { "myclock.vhd" "" { Text "C:/Users/zqliu/Desktop/simmyclock/myclock.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609245165496 "|myclock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_decade_disp\[3\] myclock.vhd(145) " "Inferred latch for \"sec_decade_disp\[3\]\" at myclock.vhd(145)" {  } { { "myclock.vhd" "" { Text "C:/Users/zqliu/Desktop/simmyclock/myclock.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609245165496 "|myclock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_decade_disp\[4\] myclock.vhd(145) " "Inferred latch for \"sec_decade_disp\[4\]\" at myclock.vhd(145)" {  } { { "myclock.vhd" "" { Text "C:/Users/zqliu/Desktop/simmyclock/myclock.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609245165496 "|myclock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_decade_disp\[5\] myclock.vhd(145) " "Inferred latch for \"sec_decade_disp\[5\]\" at myclock.vhd(145)" {  } { { "myclock.vhd" "" { Text "C:/Users/zqliu/Desktop/simmyclock/myclock.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609245165496 "|myclock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_decade_disp\[6\] myclock.vhd(145) " "Inferred latch for \"sec_decade_disp\[6\]\" at myclock.vhd(145)" {  } { { "myclock.vhd" "" { Text "C:/Users/zqliu/Desktop/simmyclock/myclock.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609245165497 "|myclock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_unit_disp\[0\] myclock.vhd(145) " "Inferred latch for \"min_unit_disp\[0\]\" at myclock.vhd(145)" {  } { { "myclock.vhd" "" { Text "C:/Users/zqliu/Desktop/simmyclock/myclock.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609245165497 "|myclock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_unit_disp\[1\] myclock.vhd(145) " "Inferred latch for \"min_unit_disp\[1\]\" at myclock.vhd(145)" {  } { { "myclock.vhd" "" { Text "C:/Users/zqliu/Desktop/simmyclock/myclock.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609245165497 "|myclock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_unit_disp\[2\] myclock.vhd(145) " "Inferred latch for \"min_unit_disp\[2\]\" at myclock.vhd(145)" {  } { { "myclock.vhd" "" { Text "C:/Users/zqliu/Desktop/simmyclock/myclock.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609245165497 "|myclock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_unit_disp\[3\] myclock.vhd(145) " "Inferred latch for \"min_unit_disp\[3\]\" at myclock.vhd(145)" {  } { { "myclock.vhd" "" { Text "C:/Users/zqliu/Desktop/simmyclock/myclock.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609245165497 "|myclock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_unit_disp\[4\] myclock.vhd(145) " "Inferred latch for \"min_unit_disp\[4\]\" at myclock.vhd(145)" {  } { { "myclock.vhd" "" { Text "C:/Users/zqliu/Desktop/simmyclock/myclock.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609245165497 "|myclock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_unit_disp\[5\] myclock.vhd(145) " "Inferred latch for \"min_unit_disp\[5\]\" at myclock.vhd(145)" {  } { { "myclock.vhd" "" { Text "C:/Users/zqliu/Desktop/simmyclock/myclock.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609245165497 "|myclock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_unit_disp\[6\] myclock.vhd(145) " "Inferred latch for \"min_unit_disp\[6\]\" at myclock.vhd(145)" {  } { { "myclock.vhd" "" { Text "C:/Users/zqliu/Desktop/simmyclock/myclock.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609245165498 "|myclock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_decade_disp\[0\] myclock.vhd(145) " "Inferred latch for \"min_decade_disp\[0\]\" at myclock.vhd(145)" {  } { { "myclock.vhd" "" { Text "C:/Users/zqliu/Desktop/simmyclock/myclock.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609245165498 "|myclock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_decade_disp\[1\] myclock.vhd(145) " "Inferred latch for \"min_decade_disp\[1\]\" at myclock.vhd(145)" {  } { { "myclock.vhd" "" { Text "C:/Users/zqliu/Desktop/simmyclock/myclock.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609245165498 "|myclock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_decade_disp\[2\] myclock.vhd(145) " "Inferred latch for \"min_decade_disp\[2\]\" at myclock.vhd(145)" {  } { { "myclock.vhd" "" { Text "C:/Users/zqliu/Desktop/simmyclock/myclock.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609245165498 "|myclock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_decade_disp\[3\] myclock.vhd(145) " "Inferred latch for \"min_decade_disp\[3\]\" at myclock.vhd(145)" {  } { { "myclock.vhd" "" { Text "C:/Users/zqliu/Desktop/simmyclock/myclock.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609245165498 "|myclock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_decade_disp\[4\] myclock.vhd(145) " "Inferred latch for \"min_decade_disp\[4\]\" at myclock.vhd(145)" {  } { { "myclock.vhd" "" { Text "C:/Users/zqliu/Desktop/simmyclock/myclock.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609245165498 "|myclock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_decade_disp\[5\] myclock.vhd(145) " "Inferred latch for \"min_decade_disp\[5\]\" at myclock.vhd(145)" {  } { { "myclock.vhd" "" { Text "C:/Users/zqliu/Desktop/simmyclock/myclock.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609245165498 "|myclock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_decade_disp\[6\] myclock.vhd(145) " "Inferred latch for \"min_decade_disp\[6\]\" at myclock.vhd(145)" {  } { { "myclock.vhd" "" { Text "C:/Users/zqliu/Desktop/simmyclock/myclock.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609245165498 "|myclock"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1609245166652 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1609245167692 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609245167692 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "226 " "Implemented 226 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1609245167747 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1609245167747 ""} { "Info" "ICUT_CUT_TM_LCELLS" "191 " "Implemented 191 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1609245167747 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1609245167747 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1609245167777 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 29 20:32:47 2020 " "Processing ended: Tue Dec 29 20:32:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1609245167777 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1609245167777 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1609245167777 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1609245167777 ""}
