{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570131727053 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570131727061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct  3 21:42:06 2019 " "Processing started: Thu Oct  3 21:42:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570131727061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570131727061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off blinky -c blinky " "Command: quartus_map --read_settings_files=on --write_settings_files=off blinky -c blinky" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570131727061 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1570131727255 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_write.v(44) " "Verilog HDL warning at sdram_write.v(44): extended using \"x\" or \"z\"" {  } { { "sdram-arkowski24/sdram_write.v" "" { Text "/home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/sdram-arkowski24/sdram_write.v" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1570131737496 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_write.v(45) " "Verilog HDL warning at sdram_write.v(45): extended using \"x\" or \"z\"" {  } { { "sdram-arkowski24/sdram_write.v" "" { Text "/home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/sdram-arkowski24/sdram_write.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1570131737496 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_write.v(46) " "Verilog HDL warning at sdram_write.v(46): extended using \"x\" or \"z\"" {  } { { "sdram-arkowski24/sdram_write.v" "" { Text "/home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/sdram-arkowski24/sdram_write.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1570131737496 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_write.v(47) " "Verilog HDL warning at sdram_write.v(47): extended using \"x\" or \"z\"" {  } { { "sdram-arkowski24/sdram_write.v" "" { Text "/home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/sdram-arkowski24/sdram_write.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1570131737496 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_write.v(50) " "Verilog HDL warning at sdram_write.v(50): extended using \"x\" or \"z\"" {  } { { "sdram-arkowski24/sdram_write.v" "" { Text "/home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/sdram-arkowski24/sdram_write.v" 50 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1570131737496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram-arkowski24/sdram_write.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram-arkowski24/sdram_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_write " "Found entity 1: sdram_write" {  } { { "sdram-arkowski24/sdram_write.v" "" { Text "/home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/sdram-arkowski24/sdram_write.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570131737499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570131737499 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_read.v(46) " "Verilog HDL warning at sdram_read.v(46): extended using \"x\" or \"z\"" {  } { { "sdram-arkowski24/sdram_read.v" "" { Text "/home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/sdram-arkowski24/sdram_read.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1570131737499 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_read.v(47) " "Verilog HDL warning at sdram_read.v(47): extended using \"x\" or \"z\"" {  } { { "sdram-arkowski24/sdram_read.v" "" { Text "/home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/sdram-arkowski24/sdram_read.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1570131737499 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_read.v(48) " "Verilog HDL warning at sdram_read.v(48): extended using \"x\" or \"z\"" {  } { { "sdram-arkowski24/sdram_read.v" "" { Text "/home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/sdram-arkowski24/sdram_read.v" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1570131737499 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_read.v(49) " "Verilog HDL warning at sdram_read.v(49): extended using \"x\" or \"z\"" {  } { { "sdram-arkowski24/sdram_read.v" "" { Text "/home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/sdram-arkowski24/sdram_read.v" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1570131737499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram-arkowski24/sdram_read.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram-arkowski24/sdram_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_read " "Found entity 1: sdram_read" {  } { { "sdram-arkowski24/sdram_read.v" "" { Text "/home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/sdram-arkowski24/sdram_read.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570131737500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570131737500 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_intialize.v(44) " "Verilog HDL warning at sdram_intialize.v(44): extended using \"x\" or \"z\"" {  } { { "sdram-arkowski24/sdram_intialize.v" "" { Text "/home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/sdram-arkowski24/sdram_intialize.v" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1570131737500 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_intialize.v(45) " "Verilog HDL warning at sdram_intialize.v(45): extended using \"x\" or \"z\"" {  } { { "sdram-arkowski24/sdram_intialize.v" "" { Text "/home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/sdram-arkowski24/sdram_intialize.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1570131737500 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_intialize.v(46) " "Verilog HDL warning at sdram_intialize.v(46): extended using \"x\" or \"z\"" {  } { { "sdram-arkowski24/sdram_intialize.v" "" { Text "/home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/sdram-arkowski24/sdram_intialize.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1570131737500 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_intialize.v(47) " "Verilog HDL warning at sdram_intialize.v(47): extended using \"x\" or \"z\"" {  } { { "sdram-arkowski24/sdram_intialize.v" "" { Text "/home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/sdram-arkowski24/sdram_intialize.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1570131737500 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_intialize.v(50) " "Verilog HDL warning at sdram_intialize.v(50): extended using \"x\" or \"z\"" {  } { { "sdram-arkowski24/sdram_intialize.v" "" { Text "/home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/sdram-arkowski24/sdram_intialize.v" 50 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1570131737500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram-arkowski24/sdram_intialize.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram-arkowski24/sdram_intialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_initalize " "Found entity 1: sdram_initalize" {  } { { "sdram-arkowski24/sdram_intialize.v" "" { Text "/home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/sdram-arkowski24/sdram_intialize.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570131737501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570131737501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram-arkowski24/sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram-arkowski24/sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller_arkowski " "Found entity 1: sdram_controller_arkowski" {  } { { "sdram-arkowski24/sdram_controller.v" "" { Text "/home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/sdram-arkowski24/sdram_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570131737502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570131737502 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_controller.v(166) " "Verilog HDL warning at sdram_controller.v(166): extended using \"x\" or \"z\"" {  } { { "sdram_controller.v" "" { Text "/home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/sdram_controller.v" 166 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1570131737502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "sdram_controller.v" "" { Text "/home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/sdram_controller.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570131737503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570131737503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "/home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/uart_tx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570131737503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570131737503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinky.v 1 1 " "Found 1 design units, including 1 entities, in source file blinky.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinky " "Found entity 1: blinky" {  } { { "blinky.v" "" { Text "/home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/blinky.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570131737504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570131737504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "/home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570131737505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570131737505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lvds.v 1 1 " "Found 1 design units, including 1 entities, in source file lvds.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds " "Found entity 1: lvds" {  } { { "lvds.v" "" { Text "/home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/lvds.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570131737506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570131737506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lvds_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file lvds_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 stimulus " "Found entity 1: stimulus" {  } { { "lvds_tb.v" "" { Text "/home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/lvds_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570131737507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570131737507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "/home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/uart.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570131737507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570131737507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "/home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570131737508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570131737508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "animbox.v 1 1 " "Found 1 design units, including 1 entities, in source file animbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 animbox " "Found entity 1: animbox" {  } { { "animbox.v" "" { Text "/home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/animbox.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570131737508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570131737508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "/home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570131737509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570131737509 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "text_bit lvds_tb.v(54) " "Verilog HDL Implicit Net warning at lvds_tb.v(54): created implicit net for \"text_bit\"" {  } { { "lvds_tb.v" "" { Text "/home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/lvds_tb.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570131737509 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "ram_write_enable blinky.v(327) " "Verilog HDL Procedural Assignment error at blinky.v(327): object \"ram_write_enable\" on left-hand side of assignment must have a variable data type" {  } { { "blinky.v" "" { Text "/home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/blinky.v" 327 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1570131737514 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "ram_write_enable blinky.v(354) " "Verilog HDL Procedural Assignment error at blinky.v(354): object \"ram_write_enable\" on left-hand side of assignment must have a variable data type" {  } { { "blinky.v" "" { Text "/home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/blinky.v" 354 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1570131737514 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "883 " "Peak virtual memory: 883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570131737566 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct  3 21:42:17 2019 " "Processing ended: Thu Oct  3 21:42:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570131737566 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570131737566 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570131737566 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570131737566 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570131737678 ""}
