Loading plugins phase: Elapsed time ==> 0s.288ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p \\files.auckland.ac.nz\myhome\Documents\GitHub\project-project_group_15\WorkspacemotorBT2\Hardware2.cydsn\Hardware2.cyprj -d CY8C5888LTI-LP097 -s \\files.auckland.ac.nz\myhome\Documents\GitHub\project-project_group_15\WorkspacemotorBT2\Hardware2.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.018ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.146ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Hardware2.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\files.auckland.ac.nz\myhome\Documents\GitHub\project-project_group_15\WorkspacemotorBT2\Hardware2.cydsn\Hardware2.cyprj -dcpsoc3 Hardware2.v -verilog
======================================================================

======================================================================
Compiling:  Hardware2.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\files.auckland.ac.nz\myhome\Documents\GitHub\project-project_group_15\WorkspacemotorBT2\Hardware2.cydsn\Hardware2.cyprj -dcpsoc3 Hardware2.v -verilog
======================================================================

======================================================================
Compiling:  Hardware2.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\files.auckland.ac.nz\myhome\Documents\GitHub\project-project_group_15\WorkspacemotorBT2\Hardware2.cydsn\Hardware2.cyprj -dcpsoc3 -verilog Hardware2.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Sep 20 22:47:24 2022


======================================================================
Compiling:  Hardware2.v
Program  :   vpp
Options  :    -yv2 -q10 Hardware2.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Sep 20 22:47:24 2022

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Hardware2.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Hardware2.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\files.auckland.ac.nz\myhome\Documents\GitHub\project-project_group_15\WorkspacemotorBT2\Hardware2.cydsn\Hardware2.cyprj -dcpsoc3 -verilog Hardware2.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Sep 20 22:47:24 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking '\\files.auckland.ac.nz\myhome\Documents\GitHub\project-project_group_15\WorkspacemotorBT2\Hardware2.cydsn\codegentemp\Hardware2.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking '\\files.auckland.ac.nz\myhome\Documents\GitHub\project-project_group_15\WorkspacemotorBT2\Hardware2.cydsn\codegentemp\Hardware2.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Hardware2.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\files.auckland.ac.nz\myhome\Documents\GitHub\project-project_group_15\WorkspacemotorBT2\Hardware2.cydsn\Hardware2.cyprj -dcpsoc3 -verilog Hardware2.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Sep 20 22:47:25 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking '\\files.auckland.ac.nz\myhome\Documents\GitHub\project-project_group_15\WorkspacemotorBT2\Hardware2.cydsn\codegentemp\Hardware2.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking '\\files.auckland.ac.nz\myhome\Documents\GitHub\project-project_group_15\WorkspacemotorBT2\Hardware2.cydsn\codegentemp\Hardware2.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_rightmotor:PWMUDB:km_run\
	\PWM_rightmotor:PWMUDB:capt_rising\
	\PWM_rightmotor:PWMUDB:capt_falling\
	\PWM_rightmotor:PWMUDB:trig_rise\
	\PWM_rightmotor:PWMUDB:trig_fall\
	\PWM_rightmotor:PWMUDB:sc_kill\
	\PWM_rightmotor:PWMUDB:min_kill\
	\PWM_rightmotor:PWMUDB:km_tc\
	\PWM_rightmotor:PWMUDB:db_tc\
	\PWM_rightmotor:PWMUDB:dith_sel\
	\PWM_rightmotor:Net_101\
	\PWM_rightmotor:Net_96\
	\PWM_rightmotor:PWMUDB:MODULE_1:b_31\
	\PWM_rightmotor:PWMUDB:MODULE_1:b_30\
	\PWM_rightmotor:PWMUDB:MODULE_1:b_29\
	\PWM_rightmotor:PWMUDB:MODULE_1:b_28\
	\PWM_rightmotor:PWMUDB:MODULE_1:b_27\
	\PWM_rightmotor:PWMUDB:MODULE_1:b_26\
	\PWM_rightmotor:PWMUDB:MODULE_1:b_25\
	\PWM_rightmotor:PWMUDB:MODULE_1:b_24\
	\PWM_rightmotor:PWMUDB:MODULE_1:b_23\
	\PWM_rightmotor:PWMUDB:MODULE_1:b_22\
	\PWM_rightmotor:PWMUDB:MODULE_1:b_21\
	\PWM_rightmotor:PWMUDB:MODULE_1:b_20\
	\PWM_rightmotor:PWMUDB:MODULE_1:b_19\
	\PWM_rightmotor:PWMUDB:MODULE_1:b_18\
	\PWM_rightmotor:PWMUDB:MODULE_1:b_17\
	\PWM_rightmotor:PWMUDB:MODULE_1:b_16\
	\PWM_rightmotor:PWMUDB:MODULE_1:b_15\
	\PWM_rightmotor:PWMUDB:MODULE_1:b_14\
	\PWM_rightmotor:PWMUDB:MODULE_1:b_13\
	\PWM_rightmotor:PWMUDB:MODULE_1:b_12\
	\PWM_rightmotor:PWMUDB:MODULE_1:b_11\
	\PWM_rightmotor:PWMUDB:MODULE_1:b_10\
	\PWM_rightmotor:PWMUDB:MODULE_1:b_9\
	\PWM_rightmotor:PWMUDB:MODULE_1:b_8\
	\PWM_rightmotor:PWMUDB:MODULE_1:b_7\
	\PWM_rightmotor:PWMUDB:MODULE_1:b_6\
	\PWM_rightmotor:PWMUDB:MODULE_1:b_5\
	\PWM_rightmotor:PWMUDB:MODULE_1:b_4\
	\PWM_rightmotor:PWMUDB:MODULE_1:b_3\
	\PWM_rightmotor:PWMUDB:MODULE_1:b_2\
	\PWM_rightmotor:PWMUDB:MODULE_1:b_1\
	\PWM_rightmotor:PWMUDB:MODULE_1:b_0\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_988
	Net_982
	Net_981
	\PWM_rightmotor:Net_113\
	\PWM_rightmotor:Net_107\
	\PWM_rightmotor:Net_114\
	Net_960
	\USBUART_1:dma_complete_0\
	\USBUART_1:Net_1922\
	\USBUART_1:dma_complete_1\
	\USBUART_1:Net_1921\
	\USBUART_1:dma_complete_2\
	\USBUART_1:Net_1920\
	\USBUART_1:dma_complete_3\
	\USBUART_1:Net_1919\
	\USBUART_1:dma_complete_4\
	\USBUART_1:Net_1918\
	\USBUART_1:dma_complete_5\
	\USBUART_1:Net_1917\
	\USBUART_1:dma_complete_6\
	\USBUART_1:Net_1916\
	\USBUART_1:dma_complete_7\
	\USBUART_1:Net_1915\
	\QuadDec_1:Net_1129\
	\QuadDec_1:Cnt16:Net_82\
	\QuadDec_1:Cnt16:Net_95\
	\QuadDec_1:Cnt16:Net_91\
	\QuadDec_1:Cnt16:Net_102\
	\QuadDec_1:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_1:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_1:Cnt16:CounterUDB:ctrl_cmod_0\
	\PWM_leftmotor:PWMUDB:km_run\
	\PWM_leftmotor:PWMUDB:capt_rising\
	\PWM_leftmotor:PWMUDB:capt_falling\
	\PWM_leftmotor:PWMUDB:trig_rise\
	\PWM_leftmotor:PWMUDB:trig_fall\
	\PWM_leftmotor:PWMUDB:sc_kill\
	\PWM_leftmotor:PWMUDB:min_kill\
	\PWM_leftmotor:PWMUDB:km_tc\
	\PWM_leftmotor:PWMUDB:db_tc\
	\PWM_leftmotor:PWMUDB:dith_sel\
	\PWM_leftmotor:Net_101\
	\PWM_leftmotor:Net_96\
	\PWM_leftmotor:PWMUDB:MODULE_2:b_31\
	\PWM_leftmotor:PWMUDB:MODULE_2:b_30\
	\PWM_leftmotor:PWMUDB:MODULE_2:b_29\
	\PWM_leftmotor:PWMUDB:MODULE_2:b_28\
	\PWM_leftmotor:PWMUDB:MODULE_2:b_27\
	\PWM_leftmotor:PWMUDB:MODULE_2:b_26\
	\PWM_leftmotor:PWMUDB:MODULE_2:b_25\
	\PWM_leftmotor:PWMUDB:MODULE_2:b_24\
	\PWM_leftmotor:PWMUDB:MODULE_2:b_23\
	\PWM_leftmotor:PWMUDB:MODULE_2:b_22\
	\PWM_leftmotor:PWMUDB:MODULE_2:b_21\
	\PWM_leftmotor:PWMUDB:MODULE_2:b_20\
	\PWM_leftmotor:PWMUDB:MODULE_2:b_19\
	\PWM_leftmotor:PWMUDB:MODULE_2:b_18\
	\PWM_leftmotor:PWMUDB:MODULE_2:b_17\
	\PWM_leftmotor:PWMUDB:MODULE_2:b_16\
	\PWM_leftmotor:PWMUDB:MODULE_2:b_15\
	\PWM_leftmotor:PWMUDB:MODULE_2:b_14\
	\PWM_leftmotor:PWMUDB:MODULE_2:b_13\
	\PWM_leftmotor:PWMUDB:MODULE_2:b_12\
	\PWM_leftmotor:PWMUDB:MODULE_2:b_11\
	\PWM_leftmotor:PWMUDB:MODULE_2:b_10\
	\PWM_leftmotor:PWMUDB:MODULE_2:b_9\
	\PWM_leftmotor:PWMUDB:MODULE_2:b_8\
	\PWM_leftmotor:PWMUDB:MODULE_2:b_7\
	\PWM_leftmotor:PWMUDB:MODULE_2:b_6\
	\PWM_leftmotor:PWMUDB:MODULE_2:b_5\
	\PWM_leftmotor:PWMUDB:MODULE_2:b_4\
	\PWM_leftmotor:PWMUDB:MODULE_2:b_3\
	\PWM_leftmotor:PWMUDB:MODULE_2:b_2\
	\PWM_leftmotor:PWMUDB:MODULE_2:b_1\
	\PWM_leftmotor:PWMUDB:MODULE_2:b_0\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1002
	Net_996
	Net_995
	\PWM_leftmotor:Net_113\
	\PWM_leftmotor:Net_107\
	\PWM_leftmotor:Net_114\
	\QuadDec_2:Net_1129\
	\QuadDec_2:Cnt16:Net_82\
	\QuadDec_2:Cnt16:Net_95\
	\QuadDec_2:Cnt16:Net_91\
	\QuadDec_2:Cnt16:Net_102\
	\QuadDec_2:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_2:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_2:Cnt16:CounterUDB:ctrl_cmod_0\

    Synthesized names
	\PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 287 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__ENCO4_net_0
Aliasing \PWM_rightmotor:PWMUDB:hwCapture\ to zero
Aliasing \PWM_rightmotor:PWMUDB:trig_out\ to tmpOE__ENCO4_net_0
Aliasing \PWM_rightmotor:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_rightmotor:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_rightmotor:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_rightmotor:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_rightmotor:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_rightmotor:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_rightmotor:PWMUDB:final_kill\ to tmpOE__ENCO4_net_0
Aliasing \PWM_rightmotor:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_rightmotor:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_rightmotor:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_rightmotor:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_rightmotor:PWMUDB:reset\ to zero
Aliasing \PWM_rightmotor:PWMUDB:status_6\ to zero
Aliasing \PWM_rightmotor:PWMUDB:status_4\ to zero
Aliasing \PWM_rightmotor:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_rightmotor:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_rightmotor:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_rightmotor:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_rightmotor:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_rightmotor:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_rightmotor:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_rightmotor:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__ENCO4_net_0
Aliasing tmpOE__Pin_1_net_0 to tmpOE__ENCO4_net_0
Aliasing tmpOE__Pin_2_net_0 to tmpOE__ENCO4_net_0
Aliasing Net_12 to zero
Aliasing \Timer_1:Net_260\ to zero
Aliasing \Timer_1:Net_102\ to tmpOE__ENCO4_net_0
Aliasing \USBUART_1:tmpOE__Dm_net_0\ to tmpOE__ENCO4_net_0
Aliasing \USBUART_1:tmpOE__Dp_net_0\ to tmpOE__ENCO4_net_0
Aliasing tmpOE__Timer_net_0 to tmpOE__ENCO4_net_0
Aliasing \QuadDec_1:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec_1:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec_1:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec_1:Cnt16:CounterUDB:underflow\ to \QuadDec_1:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_1:Cnt16:CounterUDB:tc_i\ to \QuadDec_1:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_1:bQuadDec:status_4\ to zero
Aliasing \QuadDec_1:bQuadDec:status_5\ to zero
Aliasing \QuadDec_1:bQuadDec:status_6\ to zero
Aliasing \QuadDec_1:Net_1229\ to tmpOE__ENCO4_net_0
Aliasing tmpOE__ENCO1_net_0 to tmpOE__ENCO4_net_0
Aliasing tmpOE__ENCO2_net_0 to tmpOE__ENCO4_net_0
Aliasing \PWM_leftmotor:PWMUDB:hwCapture\ to zero
Aliasing \PWM_leftmotor:PWMUDB:trig_out\ to tmpOE__ENCO4_net_0
Aliasing \PWM_leftmotor:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_leftmotor:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_leftmotor:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_leftmotor:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_leftmotor:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_leftmotor:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_leftmotor:PWMUDB:final_kill\ to tmpOE__ENCO4_net_0
Aliasing \PWM_leftmotor:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_leftmotor:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_leftmotor:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_leftmotor:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_leftmotor:PWMUDB:reset\ to zero
Aliasing \PWM_leftmotor:PWMUDB:status_6\ to zero
Aliasing \PWM_leftmotor:PWMUDB:status_4\ to zero
Aliasing \PWM_leftmotor:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_leftmotor:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_leftmotor:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_leftmotor:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_leftmotor:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_leftmotor:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_leftmotor:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_leftmotor:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__ENCO4_net_0
Aliasing tmpOE__Pin_3_net_0 to tmpOE__ENCO4_net_0
Aliasing tmpOE__Pin_4_net_0 to tmpOE__ENCO4_net_0
Aliasing \QuadDec_2:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec_2:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec_2:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec_2:Cnt16:CounterUDB:underflow\ to \QuadDec_2:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_2:Cnt16:CounterUDB:tc_i\ to \QuadDec_2:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_2:bQuadDec:status_4\ to zero
Aliasing \QuadDec_2:bQuadDec:status_5\ to zero
Aliasing \QuadDec_2:bQuadDec:status_6\ to zero
Aliasing \QuadDec_2:Net_1229\ to tmpOE__ENCO4_net_0
Aliasing tmpOE__ENCO3_net_0 to tmpOE__ENCO4_net_0
Aliasing \PWM_rightmotor:PWMUDB:min_kill_reg\\D\ to tmpOE__ENCO4_net_0
Aliasing \PWM_rightmotor:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_rightmotor:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_rightmotor:PWMUDB:ltch_kill_reg\\D\ to tmpOE__ENCO4_net_0
Aliasing \PWM_rightmotor:PWMUDB:tc_i_reg\\D\ to \PWM_rightmotor:PWMUDB:status_2\
Aliasing \QuadDec_1:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec_1:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_1:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \PWM_leftmotor:PWMUDB:min_kill_reg\\D\ to tmpOE__ENCO4_net_0
Aliasing \PWM_leftmotor:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_leftmotor:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_leftmotor:PWMUDB:ltch_kill_reg\\D\ to tmpOE__ENCO4_net_0
Aliasing \PWM_leftmotor:PWMUDB:tc_i_reg\\D\ to \PWM_leftmotor:PWMUDB:status_2\
Aliasing \QuadDec_2:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec_2:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_2:Cnt16:CounterUDB:prevCompare\\D\
Removing Lhs of wire one[6] = tmpOE__ENCO4_net_0[1]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:ctrl_enable\[22] = \PWM_rightmotor:PWMUDB:control_7\[14]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:ctrl_cmpmode2_2\[23] = \PWM_rightmotor:PWMUDB:control_5\[16]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:ctrl_cmpmode2_1\[24] = \PWM_rightmotor:PWMUDB:control_4\[17]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:ctrl_cmpmode2_0\[25] = \PWM_rightmotor:PWMUDB:control_3\[18]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:ctrl_cmpmode1_2\[26] = \PWM_rightmotor:PWMUDB:control_2\[19]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:ctrl_cmpmode1_1\[27] = \PWM_rightmotor:PWMUDB:control_1\[20]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:ctrl_cmpmode1_0\[28] = \PWM_rightmotor:PWMUDB:control_0\[21]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:hwCapture\[32] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:hwEnable\[33] = \PWM_rightmotor:PWMUDB:control_7\[14]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:trig_out\[37] = tmpOE__ENCO4_net_0[1]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:runmode_enable\\R\[39] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:runmode_enable\\S\[40] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:final_enable\[41] = \PWM_rightmotor:PWMUDB:runmode_enable\[38]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:ltch_kill_reg\\R\[45] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:ltch_kill_reg\\S\[46] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:min_kill_reg\\R\[47] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:min_kill_reg\\S\[48] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:final_kill\[51] = tmpOE__ENCO4_net_0[1]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_1_1\[55] = \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:s_1\[296]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:add_vi_vv_MODGEN_1_0\[57] = \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:s_0\[297]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:dith_count_1\\R\[58] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:dith_count_1\\S\[59] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:dith_count_0\\R\[60] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:dith_count_0\\S\[61] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:reset\[64] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:status_6\[65] = zero[2]
Removing Rhs of wire \PWM_rightmotor:PWMUDB:status_5\[66] = \PWM_rightmotor:PWMUDB:final_kill_reg\[81]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:status_4\[67] = zero[2]
Removing Rhs of wire \PWM_rightmotor:PWMUDB:status_3\[68] = \PWM_rightmotor:PWMUDB:fifo_full\[88]
Removing Rhs of wire \PWM_rightmotor:PWMUDB:status_1\[70] = \PWM_rightmotor:PWMUDB:cmp2_status_reg\[80]
Removing Rhs of wire \PWM_rightmotor:PWMUDB:status_0\[71] = \PWM_rightmotor:PWMUDB:cmp1_status_reg\[79]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:cmp1_status_reg\\R\[82] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:cmp1_status_reg\\S\[83] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:cmp2_status_reg\\R\[84] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:cmp2_status_reg\\S\[85] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:final_kill_reg\\R\[86] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:final_kill_reg\\S\[87] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:cs_addr_2\[89] = \PWM_rightmotor:PWMUDB:tc_i\[43]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:cs_addr_1\[90] = \PWM_rightmotor:PWMUDB:runmode_enable\[38]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:cs_addr_0\[91] = zero[2]
Removing Rhs of wire Net_277[135] = \PWM_rightmotor:PWMUDB:pwm1_i_reg\[128]
Removing Rhs of wire Net_415[136] = \PWM_rightmotor:PWMUDB:pwm2_i_reg\[130]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:pwm_temp\[137] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_23\[178] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_22\[179] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_21\[180] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_20\[181] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_19\[182] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_18\[183] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_17\[184] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_16\[185] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_15\[186] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_14\[187] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_13\[188] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_12\[189] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_11\[190] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_10\[191] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_9\[192] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_8\[193] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_7\[194] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_6\[195] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_5\[196] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_4\[197] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_3\[198] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_2\[199] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_1\[200] = \PWM_rightmotor:PWMUDB:MODIN1_1\[201]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:MODIN1_1\[201] = \PWM_rightmotor:PWMUDB:dith_count_1\[54]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:a_0\[202] = \PWM_rightmotor:PWMUDB:MODIN1_0\[203]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:MODIN1_0\[203] = \PWM_rightmotor:PWMUDB:dith_count_0\[56]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[335] = tmpOE__ENCO4_net_0[1]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[336] = tmpOE__ENCO4_net_0[1]
Removing Lhs of wire tmpOE__Pin_1_net_0[345] = tmpOE__ENCO4_net_0[1]
Removing Lhs of wire tmpOE__Pin_2_net_0[351] = tmpOE__ENCO4_net_0[1]
Removing Lhs of wire Net_12[358] = zero[2]
Removing Lhs of wire \Timer_1:Net_260\[360] = zero[2]
Removing Lhs of wire \Timer_1:Net_266\[361] = tmpOE__ENCO4_net_0[1]
Removing Rhs of wire Net_486[365] = \Timer_1:Net_57\[364]
Removing Lhs of wire \Timer_1:Net_102\[367] = tmpOE__ENCO4_net_0[1]
Removing Lhs of wire \USBUART_1:tmpOE__Dm_net_0\[371] = tmpOE__ENCO4_net_0[1]
Removing Lhs of wire \USBUART_1:tmpOE__Dp_net_0\[378] = tmpOE__ENCO4_net_0[1]
Removing Lhs of wire tmpOE__Timer_net_0[431] = tmpOE__ENCO4_net_0[1]
Removing Rhs of wire \QuadDec_1:Net_1275\[438] = \QuadDec_1:Cnt16:Net_49\[439]
Removing Rhs of wire \QuadDec_1:Net_1275\[438] = \QuadDec_1:Cnt16:CounterUDB:tc_reg_i\[496]
Removing Lhs of wire \QuadDec_1:Cnt16:Net_89\[441] = \QuadDec_1:Net_1251\[442]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:ctrl_capmode_1\[452] = zero[2]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:ctrl_capmode_0\[453] = zero[2]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:ctrl_enable\[465] = \QuadDec_1:Cnt16:CounterUDB:control_7\[457]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:capt_rising\[467] = zero[2]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:capt_falling\[468] = \QuadDec_1:Cnt16:CounterUDB:prevCapture\[466]
Removing Rhs of wire \QuadDec_1:Net_1260\[472] = \QuadDec_1:bQuadDec:state_2\[610]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:final_enable\[474] = \QuadDec_1:Cnt16:CounterUDB:control_7\[457]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:counter_enable\[475] = \QuadDec_1:Cnt16:CounterUDB:control_7\[457]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_0\[476] = \QuadDec_1:Cnt16:CounterUDB:cmp_out_status\[477]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_1\[478] = \QuadDec_1:Cnt16:CounterUDB:per_zero\[479]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_2\[480] = \QuadDec_1:Cnt16:CounterUDB:overflow_status\[481]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_3\[482] = \QuadDec_1:Cnt16:CounterUDB:underflow_status\[483]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:status_4\[484] = \QuadDec_1:Cnt16:CounterUDB:hwCapture\[470]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_5\[485] = \QuadDec_1:Cnt16:CounterUDB:fifo_full\[486]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_6\[487] = \QuadDec_1:Cnt16:CounterUDB:fifo_nempty\[488]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:overflow\[490] = \QuadDec_1:Cnt16:CounterUDB:per_FF\[491]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:underflow\[492] = \QuadDec_1:Cnt16:CounterUDB:status_1\[478]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:tc_i\[495] = \QuadDec_1:Cnt16:CounterUDB:reload_tc\[473]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\[497] = \QuadDec_1:Cnt16:CounterUDB:cmp_equal\[498]
Removing Rhs of wire \QuadDec_1:Net_1264\[501] = \QuadDec_1:Cnt16:CounterUDB:cmp_out_reg_i\[500]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:dp_dir\[505] = \QuadDec_1:Net_1251\[442]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:cs_addr_2\[506] = \QuadDec_1:Net_1251\[442]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:cs_addr_1\[507] = \QuadDec_1:Cnt16:CounterUDB:count_enable\[504]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:cs_addr_0\[508] = \QuadDec_1:Cnt16:CounterUDB:reload\[471]
Removing Lhs of wire \QuadDec_1:Net_1290\[585] = \QuadDec_1:Net_1275\[438]
Removing Lhs of wire \QuadDec_1:bQuadDec:index_filt\[608] = \QuadDec_1:Net_1232\[609]
Removing Lhs of wire \QuadDec_1:Net_1232\[609] = tmpOE__ENCO4_net_0[1]
Removing Rhs of wire \QuadDec_1:bQuadDec:error\[611] = \QuadDec_1:bQuadDec:state_3\[612]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_0\[615] = \QuadDec_1:Net_530\[616]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_1\[617] = \QuadDec_1:Net_611\[618]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_2\[619] = \QuadDec_1:Net_1260\[472]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_3\[620] = \QuadDec_1:bQuadDec:error\[611]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_4\[621] = zero[2]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_5\[622] = zero[2]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_6\[623] = zero[2]
Removing Lhs of wire \QuadDec_1:Net_1229\[628] = tmpOE__ENCO4_net_0[1]
Removing Lhs of wire \QuadDec_1:Net_1272\[629] = \QuadDec_1:Net_1264\[501]
Removing Lhs of wire tmpOE__ENCO1_net_0[632] = tmpOE__ENCO4_net_0[1]
Removing Lhs of wire tmpOE__ENCO2_net_0[637] = tmpOE__ENCO4_net_0[1]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:ctrl_enable\[656] = \PWM_leftmotor:PWMUDB:control_7\[648]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:ctrl_cmpmode2_2\[657] = \PWM_leftmotor:PWMUDB:control_5\[650]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:ctrl_cmpmode2_1\[658] = \PWM_leftmotor:PWMUDB:control_4\[651]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:ctrl_cmpmode2_0\[659] = \PWM_leftmotor:PWMUDB:control_3\[652]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:ctrl_cmpmode1_2\[660] = \PWM_leftmotor:PWMUDB:control_2\[653]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:ctrl_cmpmode1_1\[661] = \PWM_leftmotor:PWMUDB:control_1\[654]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:ctrl_cmpmode1_0\[662] = \PWM_leftmotor:PWMUDB:control_0\[655]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:hwCapture\[666] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:hwEnable\[667] = \PWM_leftmotor:PWMUDB:control_7\[648]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:trig_out\[671] = tmpOE__ENCO4_net_0[1]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:runmode_enable\\R\[673] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:runmode_enable\\S\[674] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:final_enable\[675] = \PWM_leftmotor:PWMUDB:runmode_enable\[672]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:ltch_kill_reg\\R\[679] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:ltch_kill_reg\\S\[680] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:min_kill_reg\\R\[681] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:min_kill_reg\\S\[682] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:final_kill\[685] = tmpOE__ENCO4_net_0[1]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_2_1\[689] = \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:s_1\[930]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:add_vi_vv_MODGEN_2_0\[691] = \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:s_0\[931]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:dith_count_1\\R\[692] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:dith_count_1\\S\[693] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:dith_count_0\\R\[694] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:dith_count_0\\S\[695] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:reset\[698] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:status_6\[699] = zero[2]
Removing Rhs of wire \PWM_leftmotor:PWMUDB:status_5\[700] = \PWM_leftmotor:PWMUDB:final_kill_reg\[715]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:status_4\[701] = zero[2]
Removing Rhs of wire \PWM_leftmotor:PWMUDB:status_3\[702] = \PWM_leftmotor:PWMUDB:fifo_full\[722]
Removing Rhs of wire \PWM_leftmotor:PWMUDB:status_1\[704] = \PWM_leftmotor:PWMUDB:cmp2_status_reg\[714]
Removing Rhs of wire \PWM_leftmotor:PWMUDB:status_0\[705] = \PWM_leftmotor:PWMUDB:cmp1_status_reg\[713]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:cmp1_status_reg\\R\[716] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:cmp1_status_reg\\S\[717] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:cmp2_status_reg\\R\[718] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:cmp2_status_reg\\S\[719] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:final_kill_reg\\R\[720] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:final_kill_reg\\S\[721] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:cs_addr_2\[723] = \PWM_leftmotor:PWMUDB:tc_i\[677]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:cs_addr_1\[724] = \PWM_leftmotor:PWMUDB:runmode_enable\[672]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:cs_addr_0\[725] = zero[2]
Removing Rhs of wire Net_524[769] = \PWM_leftmotor:PWMUDB:pwm1_i_reg\[762]
Removing Rhs of wire Net_525[770] = \PWM_leftmotor:PWMUDB:pwm2_i_reg\[764]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:pwm_temp\[771] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_23\[812] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_22\[813] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_21\[814] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_20\[815] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_19\[816] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_18\[817] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_17\[818] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_16\[819] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_15\[820] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_14\[821] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_13\[822] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_12\[823] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_11\[824] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_10\[825] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_9\[826] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_8\[827] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_7\[828] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_6\[829] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_5\[830] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_4\[831] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_3\[832] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_2\[833] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_1\[834] = \PWM_leftmotor:PWMUDB:MODIN2_1\[835]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:MODIN2_1\[835] = \PWM_leftmotor:PWMUDB:dith_count_1\[688]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:a_0\[836] = \PWM_leftmotor:PWMUDB:MODIN2_0\[837]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:MODIN2_0\[837] = \PWM_leftmotor:PWMUDB:dith_count_0\[690]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[969] = tmpOE__ENCO4_net_0[1]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[970] = tmpOE__ENCO4_net_0[1]
Removing Lhs of wire tmpOE__Pin_3_net_0[978] = tmpOE__ENCO4_net_0[1]
Removing Lhs of wire tmpOE__Pin_4_net_0[984] = tmpOE__ENCO4_net_0[1]
Removing Rhs of wire \QuadDec_2:Net_1275\[992] = \QuadDec_2:Cnt16:Net_49\[993]
Removing Rhs of wire \QuadDec_2:Net_1275\[992] = \QuadDec_2:Cnt16:CounterUDB:tc_reg_i\[1049]
Removing Lhs of wire \QuadDec_2:Cnt16:Net_89\[995] = \QuadDec_2:Net_1251\[996]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:ctrl_capmode_1\[1005] = zero[2]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:ctrl_capmode_0\[1006] = zero[2]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:ctrl_enable\[1018] = \QuadDec_2:Cnt16:CounterUDB:control_7\[1010]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:capt_rising\[1020] = zero[2]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:capt_falling\[1021] = \QuadDec_2:Cnt16:CounterUDB:prevCapture\[1019]
Removing Rhs of wire \QuadDec_2:Net_1260\[1025] = \QuadDec_2:bQuadDec:state_2\[1162]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:final_enable\[1027] = \QuadDec_2:Cnt16:CounterUDB:control_7\[1010]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:counter_enable\[1028] = \QuadDec_2:Cnt16:CounterUDB:control_7\[1010]
Removing Rhs of wire \QuadDec_2:Cnt16:CounterUDB:status_0\[1029] = \QuadDec_2:Cnt16:CounterUDB:cmp_out_status\[1030]
Removing Rhs of wire \QuadDec_2:Cnt16:CounterUDB:status_1\[1031] = \QuadDec_2:Cnt16:CounterUDB:per_zero\[1032]
Removing Rhs of wire \QuadDec_2:Cnt16:CounterUDB:status_2\[1033] = \QuadDec_2:Cnt16:CounterUDB:overflow_status\[1034]
Removing Rhs of wire \QuadDec_2:Cnt16:CounterUDB:status_3\[1035] = \QuadDec_2:Cnt16:CounterUDB:underflow_status\[1036]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:status_4\[1037] = \QuadDec_2:Cnt16:CounterUDB:hwCapture\[1023]
Removing Rhs of wire \QuadDec_2:Cnt16:CounterUDB:status_5\[1038] = \QuadDec_2:Cnt16:CounterUDB:fifo_full\[1039]
Removing Rhs of wire \QuadDec_2:Cnt16:CounterUDB:status_6\[1040] = \QuadDec_2:Cnt16:CounterUDB:fifo_nempty\[1041]
Removing Rhs of wire \QuadDec_2:Cnt16:CounterUDB:overflow\[1043] = \QuadDec_2:Cnt16:CounterUDB:per_FF\[1044]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:underflow\[1045] = \QuadDec_2:Cnt16:CounterUDB:status_1\[1031]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:tc_i\[1048] = \QuadDec_2:Cnt16:CounterUDB:reload_tc\[1026]
Removing Rhs of wire \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\[1050] = \QuadDec_2:Cnt16:CounterUDB:cmp_equal\[1051]
Removing Rhs of wire \QuadDec_2:Net_1264\[1054] = \QuadDec_2:Cnt16:CounterUDB:cmp_out_reg_i\[1053]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:dp_dir\[1058] = \QuadDec_2:Net_1251\[996]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:cs_addr_2\[1059] = \QuadDec_2:Net_1251\[996]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:cs_addr_1\[1060] = \QuadDec_2:Cnt16:CounterUDB:count_enable\[1057]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:cs_addr_0\[1061] = \QuadDec_2:Cnt16:CounterUDB:reload\[1024]
Removing Lhs of wire \QuadDec_2:Net_1290\[1138] = \QuadDec_2:Net_1275\[992]
Removing Lhs of wire \QuadDec_2:bQuadDec:index_filt\[1160] = \QuadDec_2:Net_1232\[1161]
Removing Lhs of wire \QuadDec_2:Net_1232\[1161] = tmpOE__ENCO4_net_0[1]
Removing Rhs of wire \QuadDec_2:bQuadDec:error\[1163] = \QuadDec_2:bQuadDec:state_3\[1164]
Removing Lhs of wire \QuadDec_2:bQuadDec:status_0\[1167] = \QuadDec_2:Net_530\[1168]
Removing Lhs of wire \QuadDec_2:bQuadDec:status_1\[1169] = \QuadDec_2:Net_611\[1170]
Removing Lhs of wire \QuadDec_2:bQuadDec:status_2\[1171] = \QuadDec_2:Net_1260\[1025]
Removing Lhs of wire \QuadDec_2:bQuadDec:status_3\[1172] = \QuadDec_2:bQuadDec:error\[1163]
Removing Lhs of wire \QuadDec_2:bQuadDec:status_4\[1173] = zero[2]
Removing Lhs of wire \QuadDec_2:bQuadDec:status_5\[1174] = zero[2]
Removing Lhs of wire \QuadDec_2:bQuadDec:status_6\[1175] = zero[2]
Removing Lhs of wire \QuadDec_2:Net_1229\[1180] = tmpOE__ENCO4_net_0[1]
Removing Lhs of wire \QuadDec_2:Net_1272\[1181] = \QuadDec_2:Net_1264\[1054]
Removing Lhs of wire tmpOE__ENCO3_net_0[1184] = tmpOE__ENCO4_net_0[1]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:min_kill_reg\\D\[1188] = tmpOE__ENCO4_net_0[1]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:prevCapture\\D\[1189] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:trig_last\\D\[1190] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:ltch_kill_reg\\D\[1193] = tmpOE__ENCO4_net_0[1]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:prevCompare1\\D\[1196] = \PWM_rightmotor:PWMUDB:cmp1\[74]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:prevCompare2\\D\[1197] = \PWM_rightmotor:PWMUDB:cmp2\[77]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:cmp1_status_reg\\D\[1198] = \PWM_rightmotor:PWMUDB:cmp1_status\[75]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:cmp2_status_reg\\D\[1199] = \PWM_rightmotor:PWMUDB:cmp2_status\[78]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:pwm_i_reg\\D\[1201] = \PWM_rightmotor:PWMUDB:pwm_i\[127]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:pwm1_i_reg\\D\[1202] = \PWM_rightmotor:PWMUDB:pwm1_i\[129]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:pwm2_i_reg\\D\[1203] = \PWM_rightmotor:PWMUDB:pwm2_i\[131]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:tc_i_reg\\D\[1204] = \PWM_rightmotor:PWMUDB:status_2\[69]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:prevCapture\\D\[1206] = zero[2]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\\D\[1207] = \QuadDec_1:Cnt16:CounterUDB:overflow\[490]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\\D\[1208] = \QuadDec_1:Cnt16:CounterUDB:status_1\[478]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:tc_reg_i\\D\[1209] = \QuadDec_1:Cnt16:CounterUDB:reload_tc\[473]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:prevCompare\\D\[1210] = \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\[497]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1211] = \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\[497]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:count_stored_i\\D\[1212] = \QuadDec_1:Net_1203\[503]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:min_kill_reg\\D\[1220] = tmpOE__ENCO4_net_0[1]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:prevCapture\\D\[1221] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:trig_last\\D\[1222] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:ltch_kill_reg\\D\[1225] = tmpOE__ENCO4_net_0[1]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:prevCompare1\\D\[1228] = \PWM_leftmotor:PWMUDB:cmp1\[708]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:prevCompare2\\D\[1229] = \PWM_leftmotor:PWMUDB:cmp2\[711]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:cmp1_status_reg\\D\[1230] = \PWM_leftmotor:PWMUDB:cmp1_status\[709]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:cmp2_status_reg\\D\[1231] = \PWM_leftmotor:PWMUDB:cmp2_status\[712]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:pwm_i_reg\\D\[1233] = \PWM_leftmotor:PWMUDB:pwm_i\[761]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:pwm1_i_reg\\D\[1234] = \PWM_leftmotor:PWMUDB:pwm1_i\[763]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:pwm2_i_reg\\D\[1235] = \PWM_leftmotor:PWMUDB:pwm2_i\[765]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:tc_i_reg\\D\[1236] = \PWM_leftmotor:PWMUDB:status_2\[703]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:prevCapture\\D\[1238] = zero[2]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\\D\[1239] = \QuadDec_2:Cnt16:CounterUDB:overflow\[1043]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\\D\[1240] = \QuadDec_2:Cnt16:CounterUDB:status_1\[1031]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:tc_reg_i\\D\[1241] = \QuadDec_2:Cnt16:CounterUDB:reload_tc\[1026]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:prevCompare\\D\[1242] = \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\[1050]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1243] = \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\[1050]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:count_stored_i\\D\[1244] = \QuadDec_2:Net_1203\[1056]

------------------------------------------------------
Aliased 0 equations, 276 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__ENCO4_net_0' (cost = 0):
tmpOE__ENCO4_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_rightmotor:PWMUDB:compare1\' (cost = 5):
\PWM_rightmotor:PWMUDB:compare1\ <= ((not \PWM_rightmotor:PWMUDB:control_2\ and not \PWM_rightmotor:PWMUDB:control_0\ and \PWM_rightmotor:PWMUDB:cmp1_eq\)
	OR (not \PWM_rightmotor:PWMUDB:cmp1_eq\ and not \PWM_rightmotor:PWMUDB:cmp1_less\ and \PWM_rightmotor:PWMUDB:control_1\ and \PWM_rightmotor:PWMUDB:control_0\)
	OR (not \PWM_rightmotor:PWMUDB:control_2\ and not \PWM_rightmotor:PWMUDB:control_1\ and \PWM_rightmotor:PWMUDB:control_0\ and \PWM_rightmotor:PWMUDB:cmp1_less\)
	OR (not \PWM_rightmotor:PWMUDB:control_2\ and not \PWM_rightmotor:PWMUDB:control_0\ and \PWM_rightmotor:PWMUDB:control_1\ and \PWM_rightmotor:PWMUDB:cmp1_less\)
	OR (not \PWM_rightmotor:PWMUDB:cmp1_less\ and \PWM_rightmotor:PWMUDB:control_2\));

Note:  Expanding virtual equation for '\PWM_rightmotor:PWMUDB:compare2\' (cost = 5):
\PWM_rightmotor:PWMUDB:compare2\ <= ((not \PWM_rightmotor:PWMUDB:control_5\ and not \PWM_rightmotor:PWMUDB:control_3\ and \PWM_rightmotor:PWMUDB:cmp2_eq\)
	OR (not \PWM_rightmotor:PWMUDB:cmp2_eq\ and not \PWM_rightmotor:PWMUDB:cmp2_less\ and \PWM_rightmotor:PWMUDB:control_4\ and \PWM_rightmotor:PWMUDB:control_3\)
	OR (not \PWM_rightmotor:PWMUDB:control_5\ and not \PWM_rightmotor:PWMUDB:control_4\ and \PWM_rightmotor:PWMUDB:control_3\ and \PWM_rightmotor:PWMUDB:cmp2_less\)
	OR (not \PWM_rightmotor:PWMUDB:control_5\ and not \PWM_rightmotor:PWMUDB:control_3\ and \PWM_rightmotor:PWMUDB:control_4\ and \PWM_rightmotor:PWMUDB:cmp2_less\)
	OR (not \PWM_rightmotor:PWMUDB:cmp2_less\ and \PWM_rightmotor:PWMUDB:control_5\));

Note:  Expanding virtual equation for '\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_rightmotor:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_rightmotor:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_rightmotor:PWMUDB:dith_count_1\ and \PWM_rightmotor:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\QuadDec_1:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_1:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_1:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_1:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_1:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_1:Cnt16:CounterUDB:status_1\
	OR \QuadDec_1:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_1:bQuadDec:A_j\' (cost = 1):
\QuadDec_1:bQuadDec:A_j\ <= ((\QuadDec_1:bQuadDec:quad_A_delayed_0\ and \QuadDec_1:bQuadDec:quad_A_delayed_1\ and \QuadDec_1:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_1:bQuadDec:A_k\' (cost = 3):
\QuadDec_1:bQuadDec:A_k\ <= ((not \QuadDec_1:bQuadDec:quad_A_delayed_0\ and not \QuadDec_1:bQuadDec:quad_A_delayed_1\ and not \QuadDec_1:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_1:bQuadDec:B_j\' (cost = 1):
\QuadDec_1:bQuadDec:B_j\ <= ((\QuadDec_1:bQuadDec:quad_B_delayed_0\ and \QuadDec_1:bQuadDec:quad_B_delayed_1\ and \QuadDec_1:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_1:bQuadDec:B_k\' (cost = 3):
\QuadDec_1:bQuadDec:B_k\ <= ((not \QuadDec_1:bQuadDec:quad_B_delayed_0\ and not \QuadDec_1:bQuadDec:quad_B_delayed_1\ and not \QuadDec_1:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_1:Net_1151\' (cost = 0):
\QuadDec_1:Net_1151\ <= (not \QuadDec_1:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_1:Net_1287\' (cost = 0):
\QuadDec_1:Net_1287\ <= (not \QuadDec_1:Net_1264\);

Note:  Expanding virtual equation for '\PWM_leftmotor:PWMUDB:compare1\' (cost = 5):
\PWM_leftmotor:PWMUDB:compare1\ <= ((not \PWM_leftmotor:PWMUDB:control_2\ and not \PWM_leftmotor:PWMUDB:control_0\ and \PWM_leftmotor:PWMUDB:cmp1_eq\)
	OR (not \PWM_leftmotor:PWMUDB:cmp1_eq\ and not \PWM_leftmotor:PWMUDB:cmp1_less\ and \PWM_leftmotor:PWMUDB:control_1\ and \PWM_leftmotor:PWMUDB:control_0\)
	OR (not \PWM_leftmotor:PWMUDB:control_2\ and not \PWM_leftmotor:PWMUDB:control_1\ and \PWM_leftmotor:PWMUDB:control_0\ and \PWM_leftmotor:PWMUDB:cmp1_less\)
	OR (not \PWM_leftmotor:PWMUDB:control_2\ and not \PWM_leftmotor:PWMUDB:control_0\ and \PWM_leftmotor:PWMUDB:control_1\ and \PWM_leftmotor:PWMUDB:cmp1_less\)
	OR (not \PWM_leftmotor:PWMUDB:cmp1_less\ and \PWM_leftmotor:PWMUDB:control_2\));

Note:  Expanding virtual equation for '\PWM_leftmotor:PWMUDB:compare2\' (cost = 5):
\PWM_leftmotor:PWMUDB:compare2\ <= ((not \PWM_leftmotor:PWMUDB:control_5\ and not \PWM_leftmotor:PWMUDB:control_3\ and \PWM_leftmotor:PWMUDB:cmp2_eq\)
	OR (not \PWM_leftmotor:PWMUDB:cmp2_eq\ and not \PWM_leftmotor:PWMUDB:cmp2_less\ and \PWM_leftmotor:PWMUDB:control_4\ and \PWM_leftmotor:PWMUDB:control_3\)
	OR (not \PWM_leftmotor:PWMUDB:control_5\ and not \PWM_leftmotor:PWMUDB:control_4\ and \PWM_leftmotor:PWMUDB:control_3\ and \PWM_leftmotor:PWMUDB:cmp2_less\)
	OR (not \PWM_leftmotor:PWMUDB:control_5\ and not \PWM_leftmotor:PWMUDB:control_3\ and \PWM_leftmotor:PWMUDB:control_4\ and \PWM_leftmotor:PWMUDB:cmp2_less\)
	OR (not \PWM_leftmotor:PWMUDB:cmp2_less\ and \PWM_leftmotor:PWMUDB:control_5\));

Note:  Expanding virtual equation for '\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_leftmotor:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_leftmotor:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_leftmotor:PWMUDB:dith_count_1\ and \PWM_leftmotor:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\QuadDec_2:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_2:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_2:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_2:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_2:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_2:Cnt16:CounterUDB:status_1\
	OR \QuadDec_2:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_2:bQuadDec:A_j\' (cost = 1):
\QuadDec_2:bQuadDec:A_j\ <= ((\QuadDec_2:bQuadDec:quad_A_delayed_0\ and \QuadDec_2:bQuadDec:quad_A_delayed_1\ and \QuadDec_2:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_2:bQuadDec:A_k\' (cost = 3):
\QuadDec_2:bQuadDec:A_k\ <= ((not \QuadDec_2:bQuadDec:quad_A_delayed_0\ and not \QuadDec_2:bQuadDec:quad_A_delayed_1\ and not \QuadDec_2:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_2:bQuadDec:B_j\' (cost = 1):
\QuadDec_2:bQuadDec:B_j\ <= ((\QuadDec_2:bQuadDec:quad_B_delayed_0\ and \QuadDec_2:bQuadDec:quad_B_delayed_1\ and \QuadDec_2:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_2:bQuadDec:B_k\' (cost = 3):
\QuadDec_2:bQuadDec:B_k\ <= ((not \QuadDec_2:bQuadDec:quad_B_delayed_0\ and not \QuadDec_2:bQuadDec:quad_B_delayed_1\ and not \QuadDec_2:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_2:Net_1151\' (cost = 0):
\QuadDec_2:Net_1151\ <= (not \QuadDec_2:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_2:Net_1287\' (cost = 0):
\QuadDec_2:Net_1287\ <= (not \QuadDec_2:Net_1264\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_rightmotor:PWMUDB:cmp1\' (cost = 10):
\PWM_rightmotor:PWMUDB:cmp1\ <= ((not \PWM_rightmotor:PWMUDB:control_2\ and not \PWM_rightmotor:PWMUDB:control_0\ and \PWM_rightmotor:PWMUDB:cmp1_eq\)
	OR (not \PWM_rightmotor:PWMUDB:cmp1_eq\ and not \PWM_rightmotor:PWMUDB:cmp1_less\ and \PWM_rightmotor:PWMUDB:control_1\ and \PWM_rightmotor:PWMUDB:control_0\)
	OR (not \PWM_rightmotor:PWMUDB:control_2\ and not \PWM_rightmotor:PWMUDB:control_1\ and \PWM_rightmotor:PWMUDB:control_0\ and \PWM_rightmotor:PWMUDB:cmp1_less\)
	OR (not \PWM_rightmotor:PWMUDB:control_2\ and not \PWM_rightmotor:PWMUDB:control_0\ and \PWM_rightmotor:PWMUDB:control_1\ and \PWM_rightmotor:PWMUDB:cmp1_less\)
	OR (not \PWM_rightmotor:PWMUDB:cmp1_less\ and \PWM_rightmotor:PWMUDB:control_2\));

Note:  Expanding virtual equation for '\PWM_rightmotor:PWMUDB:cmp2\' (cost = 10):
\PWM_rightmotor:PWMUDB:cmp2\ <= ((not \PWM_rightmotor:PWMUDB:control_5\ and not \PWM_rightmotor:PWMUDB:control_3\ and \PWM_rightmotor:PWMUDB:cmp2_eq\)
	OR (not \PWM_rightmotor:PWMUDB:cmp2_eq\ and not \PWM_rightmotor:PWMUDB:cmp2_less\ and \PWM_rightmotor:PWMUDB:control_4\ and \PWM_rightmotor:PWMUDB:control_3\)
	OR (not \PWM_rightmotor:PWMUDB:control_5\ and not \PWM_rightmotor:PWMUDB:control_4\ and \PWM_rightmotor:PWMUDB:control_3\ and \PWM_rightmotor:PWMUDB:cmp2_less\)
	OR (not \PWM_rightmotor:PWMUDB:control_5\ and not \PWM_rightmotor:PWMUDB:control_3\ and \PWM_rightmotor:PWMUDB:control_4\ and \PWM_rightmotor:PWMUDB:cmp2_less\)
	OR (not \PWM_rightmotor:PWMUDB:cmp2_less\ and \PWM_rightmotor:PWMUDB:control_5\));

Note:  Expanding virtual equation for '\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_rightmotor:PWMUDB:dith_count_0\ and \PWM_rightmotor:PWMUDB:dith_count_1\)
	OR (not \PWM_rightmotor:PWMUDB:dith_count_1\ and \PWM_rightmotor:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadDec_1:Net_1248\' (cost = 2):
\QuadDec_1:Net_1248\ <= ((not \QuadDec_1:Net_1264\ and \QuadDec_1:Net_1275\));

Note:  Expanding virtual equation for '\PWM_leftmotor:PWMUDB:cmp1\' (cost = 10):
\PWM_leftmotor:PWMUDB:cmp1\ <= ((not \PWM_leftmotor:PWMUDB:control_2\ and not \PWM_leftmotor:PWMUDB:control_0\ and \PWM_leftmotor:PWMUDB:cmp1_eq\)
	OR (not \PWM_leftmotor:PWMUDB:cmp1_eq\ and not \PWM_leftmotor:PWMUDB:cmp1_less\ and \PWM_leftmotor:PWMUDB:control_1\ and \PWM_leftmotor:PWMUDB:control_0\)
	OR (not \PWM_leftmotor:PWMUDB:control_2\ and not \PWM_leftmotor:PWMUDB:control_1\ and \PWM_leftmotor:PWMUDB:control_0\ and \PWM_leftmotor:PWMUDB:cmp1_less\)
	OR (not \PWM_leftmotor:PWMUDB:control_2\ and not \PWM_leftmotor:PWMUDB:control_0\ and \PWM_leftmotor:PWMUDB:control_1\ and \PWM_leftmotor:PWMUDB:cmp1_less\)
	OR (not \PWM_leftmotor:PWMUDB:cmp1_less\ and \PWM_leftmotor:PWMUDB:control_2\));

Note:  Expanding virtual equation for '\PWM_leftmotor:PWMUDB:cmp2\' (cost = 10):
\PWM_leftmotor:PWMUDB:cmp2\ <= ((not \PWM_leftmotor:PWMUDB:control_5\ and not \PWM_leftmotor:PWMUDB:control_3\ and \PWM_leftmotor:PWMUDB:cmp2_eq\)
	OR (not \PWM_leftmotor:PWMUDB:cmp2_eq\ and not \PWM_leftmotor:PWMUDB:cmp2_less\ and \PWM_leftmotor:PWMUDB:control_4\ and \PWM_leftmotor:PWMUDB:control_3\)
	OR (not \PWM_leftmotor:PWMUDB:control_5\ and not \PWM_leftmotor:PWMUDB:control_4\ and \PWM_leftmotor:PWMUDB:control_3\ and \PWM_leftmotor:PWMUDB:cmp2_less\)
	OR (not \PWM_leftmotor:PWMUDB:control_5\ and not \PWM_leftmotor:PWMUDB:control_3\ and \PWM_leftmotor:PWMUDB:control_4\ and \PWM_leftmotor:PWMUDB:cmp2_less\)
	OR (not \PWM_leftmotor:PWMUDB:cmp2_less\ and \PWM_leftmotor:PWMUDB:control_5\));

Note:  Expanding virtual equation for '\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_leftmotor:PWMUDB:dith_count_0\ and \PWM_leftmotor:PWMUDB:dith_count_1\)
	OR (not \PWM_leftmotor:PWMUDB:dith_count_1\ and \PWM_leftmotor:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadDec_2:Net_1248\' (cost = 2):
\QuadDec_2:Net_1248\ <= ((not \QuadDec_2:Net_1264\ and \QuadDec_2:Net_1275\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 74 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_rightmotor:PWMUDB:final_capture\ to zero
Aliasing \PWM_rightmotor:PWMUDB:pwm_i\ to zero
Aliasing \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \QuadDec_1:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \PWM_leftmotor:PWMUDB:final_capture\ to zero
Aliasing \PWM_leftmotor:PWMUDB:pwm_i\ to zero
Aliasing \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \QuadDec_2:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \PWM_rightmotor:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_leftmotor:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM_rightmotor:PWMUDB:final_capture\[93] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:pwm_i\[127] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[306] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[316] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[326] = zero[2]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:hwCapture\[470] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:final_capture\[727] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:pwm_i\[761] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[940] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[950] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[960] = zero[2]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:hwCapture\[1023] = zero[2]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:runmode_enable\\D\[1191] = \PWM_rightmotor:PWMUDB:control_7\[14]
Removing Lhs of wire \PWM_rightmotor:PWMUDB:final_kill_reg\\D\[1200] = zero[2]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:runmode_enable\\D\[1223] = \PWM_leftmotor:PWMUDB:control_7\[648]
Removing Lhs of wire \PWM_leftmotor:PWMUDB:final_kill_reg\\D\[1232] = zero[2]

------------------------------------------------------
Aliased 0 equations, 16 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\files.auckland.ac.nz\myhome\Documents\GitHub\project-project_group_15\WorkspacemotorBT2\Hardware2.cydsn\Hardware2.cyprj -dcpsoc3 Hardware2.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.708ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Tuesday, 20 September 2022 22:47:27
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\files.auckland.ac.nz\myhome\Documents\GitHub\project-project_group_15\WorkspacemotorBT2\Hardware2.cydsn\Hardware2.cyprj -d CY8C5888LTI-LP097 Hardware2.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.097ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_rightmotor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_leftmotor:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_rightmotor:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_rightmotor:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_rightmotor:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_rightmotor:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_1:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_leftmotor:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_leftmotor:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_leftmotor:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_leftmotor:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_2:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_QENC'. Fanout=6, Signal=Net_491
    Digital Clock 1: Automatic-assigning  clock 'Clock_PWM'. Fanout=1, Signal=Net_118
    Digital Clock 2: Automatic-assigning  clock 'Clock_PWM_1'. Fanout=1, Signal=Net_522
    Digital Clock 3: Automatic-assigning  clock 'timer_clock'. Fanout=1, Signal=Net_10
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_rightmotor:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_1:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_QENC was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_QENC, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_1:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_QENC was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_QENC, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_1:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_QENC was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_QENC, EnableOut: Constant 1
    UDB Clk/Enable \PWM_leftmotor:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_2:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_QENC was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_QENC, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_2:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_QENC was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_QENC, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_2:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_QENC was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_QENC, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \USBUART_1:Dm(0)\, \USBUART_1:Dp(0)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \QuadDec_2:Net_1264\, Duplicate of \QuadDec_2:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_2:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_2:Net_1264\ (fanout=2)

    Removing \QuadDec_1:Net_1264\, Duplicate of \QuadDec_1:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_1:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_1:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = ENCO4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ENCO4(0)__PA ,
            fb => Net_669 ,
            pad => ENCO4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            pin_input => Net_277 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            pin_input => Net_415 ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART_1:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART_1:Dm(0)\__PA ,
            analog_term => \USBUART_1:Net_597\ ,
            pad => \USBUART_1:Dm(0)_PAD\ );

    Pin : Name = \USBUART_1:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART_1:Dp(0)\__PA ,
            analog_term => \USBUART_1:Net_1000\ ,
            pad => \USBUART_1:Dp(0)_PAD\ );

    Pin : Name = Timer(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Timer(0)__PA ,
            pad => Timer(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ENCO1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ENCO1(0)__PA ,
            fb => Net_488 ,
            pad => ENCO1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ENCO2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ENCO2(0)__PA ,
            fb => Net_489 ,
            pad => ENCO2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_3(0)__PA ,
            pin_input => Net_524 ,
            pad => Pin_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_4(0)__PA ,
            pin_input => Net_525 ,
            pad => Pin_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ENCO3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ENCO3(0)__PA ,
            fb => Net_668 ,
            pad => ENCO3(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\QuadDec_2:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\
            + \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              \QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1251\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1251\ * \QuadDec_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:Net_1251_split\ (fanout=1)

    MacroCell: Name=\PWM_rightmotor:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_rightmotor:PWMUDB:runmode_enable\ * 
              \PWM_rightmotor:PWMUDB:tc_i\
        );
        Output = \PWM_rightmotor:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_1:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_1:Net_1203\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_1:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1275\ * \QuadDec_1:Net_1251\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1275\ * !\QuadDec_1:Net_1251\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Net_611\ (fanout=1)

    MacroCell: Name=\PWM_leftmotor:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_leftmotor:PWMUDB:runmode_enable\ * 
              \PWM_leftmotor:PWMUDB:tc_i\
        );
        Output = \PWM_leftmotor:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_2:Net_1260\ * !\QuadDec_2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_2:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_2:Net_1203\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_2:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Net_1275\ * \QuadDec_2:Net_1251\ * 
              !\QuadDec_2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_2:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Net_1275\ * !\QuadDec_2:Net_1251\ * 
              !\QuadDec_2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_2:Net_611\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_488
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_489
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_2:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_668
        );
        Output = \QuadDec_2:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_2:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_2:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_2:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_2:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_2:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_669
        );
        Output = \QuadDec_2:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_2:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_2:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_2:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_2:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\PWM_rightmotor:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_118) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_rightmotor:PWMUDB:control_7\
        );
        Output = \PWM_rightmotor:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_rightmotor:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_118) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM_rightmotor:PWMUDB:control_2\ * 
              !\PWM_rightmotor:PWMUDB:control_1\ * 
              \PWM_rightmotor:PWMUDB:control_0\ * 
              \PWM_rightmotor:PWMUDB:cmp1_less\
            + !\PWM_rightmotor:PWMUDB:control_2\ * 
              \PWM_rightmotor:PWMUDB:control_1\ * 
              !\PWM_rightmotor:PWMUDB:control_0\ * 
              \PWM_rightmotor:PWMUDB:cmp1_less\
            + !\PWM_rightmotor:PWMUDB:control_2\ * 
              !\PWM_rightmotor:PWMUDB:control_0\ * 
              \PWM_rightmotor:PWMUDB:cmp1_eq\
            + \PWM_rightmotor:PWMUDB:control_2\ * 
              !\PWM_rightmotor:PWMUDB:cmp1_less\
            + \PWM_rightmotor:PWMUDB:control_1\ * 
              \PWM_rightmotor:PWMUDB:control_0\ * 
              !\PWM_rightmotor:PWMUDB:cmp1_eq\ * 
              !\PWM_rightmotor:PWMUDB:cmp1_less\
        );
        Output = \PWM_rightmotor:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_rightmotor:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_118) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM_rightmotor:PWMUDB:control_5\ * 
              !\PWM_rightmotor:PWMUDB:control_4\ * 
              \PWM_rightmotor:PWMUDB:control_3\ * 
              \PWM_rightmotor:PWMUDB:cmp2_less\
            + !\PWM_rightmotor:PWMUDB:control_5\ * 
              \PWM_rightmotor:PWMUDB:control_4\ * 
              !\PWM_rightmotor:PWMUDB:control_3\ * 
              \PWM_rightmotor:PWMUDB:cmp2_less\
            + !\PWM_rightmotor:PWMUDB:control_5\ * 
              !\PWM_rightmotor:PWMUDB:control_3\ * 
              \PWM_rightmotor:PWMUDB:cmp2_eq\
            + \PWM_rightmotor:PWMUDB:control_5\ * 
              !\PWM_rightmotor:PWMUDB:cmp2_less\
            + \PWM_rightmotor:PWMUDB:control_4\ * 
              \PWM_rightmotor:PWMUDB:control_3\ * 
              !\PWM_rightmotor:PWMUDB:cmp2_eq\ * 
              !\PWM_rightmotor:PWMUDB:cmp2_less\
        );
        Output = \PWM_rightmotor:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_rightmotor:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_118) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM_rightmotor:PWMUDB:control_2\ * 
              !\PWM_rightmotor:PWMUDB:control_1\ * 
              \PWM_rightmotor:PWMUDB:control_0\ * 
              !\PWM_rightmotor:PWMUDB:prevCompare1\ * 
              \PWM_rightmotor:PWMUDB:cmp1_less\
            + !\PWM_rightmotor:PWMUDB:control_2\ * 
              \PWM_rightmotor:PWMUDB:control_1\ * 
              !\PWM_rightmotor:PWMUDB:control_0\ * 
              !\PWM_rightmotor:PWMUDB:prevCompare1\ * 
              \PWM_rightmotor:PWMUDB:cmp1_less\
            + !\PWM_rightmotor:PWMUDB:control_2\ * 
              !\PWM_rightmotor:PWMUDB:control_0\ * 
              !\PWM_rightmotor:PWMUDB:prevCompare1\ * 
              \PWM_rightmotor:PWMUDB:cmp1_eq\
            + \PWM_rightmotor:PWMUDB:control_2\ * 
              !\PWM_rightmotor:PWMUDB:prevCompare1\ * 
              !\PWM_rightmotor:PWMUDB:cmp1_less\
            + \PWM_rightmotor:PWMUDB:control_1\ * 
              \PWM_rightmotor:PWMUDB:control_0\ * 
              !\PWM_rightmotor:PWMUDB:prevCompare1\ * 
              !\PWM_rightmotor:PWMUDB:cmp1_eq\ * 
              !\PWM_rightmotor:PWMUDB:cmp1_less\
        );
        Output = \PWM_rightmotor:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_rightmotor:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_118) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM_rightmotor:PWMUDB:control_5\ * 
              !\PWM_rightmotor:PWMUDB:control_4\ * 
              \PWM_rightmotor:PWMUDB:control_3\ * 
              !\PWM_rightmotor:PWMUDB:prevCompare2\ * 
              \PWM_rightmotor:PWMUDB:cmp2_less\
            + !\PWM_rightmotor:PWMUDB:control_5\ * 
              \PWM_rightmotor:PWMUDB:control_4\ * 
              !\PWM_rightmotor:PWMUDB:control_3\ * 
              !\PWM_rightmotor:PWMUDB:prevCompare2\ * 
              \PWM_rightmotor:PWMUDB:cmp2_less\
            + !\PWM_rightmotor:PWMUDB:control_5\ * 
              !\PWM_rightmotor:PWMUDB:control_3\ * 
              !\PWM_rightmotor:PWMUDB:prevCompare2\ * 
              \PWM_rightmotor:PWMUDB:cmp2_eq\
            + \PWM_rightmotor:PWMUDB:control_5\ * 
              !\PWM_rightmotor:PWMUDB:prevCompare2\ * 
              !\PWM_rightmotor:PWMUDB:cmp2_less\
            + \PWM_rightmotor:PWMUDB:control_4\ * 
              \PWM_rightmotor:PWMUDB:control_3\ * 
              !\PWM_rightmotor:PWMUDB:prevCompare2\ * 
              !\PWM_rightmotor:PWMUDB:cmp2_eq\ * 
              !\PWM_rightmotor:PWMUDB:cmp2_less\
        );
        Output = \PWM_rightmotor:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_277, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_118) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM_rightmotor:PWMUDB:control_2\ * 
              !\PWM_rightmotor:PWMUDB:control_1\ * 
              \PWM_rightmotor:PWMUDB:control_0\ * 
              \PWM_rightmotor:PWMUDB:runmode_enable\ * 
              \PWM_rightmotor:PWMUDB:cmp1_less\
            + !\PWM_rightmotor:PWMUDB:control_2\ * 
              \PWM_rightmotor:PWMUDB:control_1\ * 
              !\PWM_rightmotor:PWMUDB:control_0\ * 
              \PWM_rightmotor:PWMUDB:runmode_enable\ * 
              \PWM_rightmotor:PWMUDB:cmp1_less\
            + !\PWM_rightmotor:PWMUDB:control_2\ * 
              !\PWM_rightmotor:PWMUDB:control_0\ * 
              \PWM_rightmotor:PWMUDB:runmode_enable\ * 
              \PWM_rightmotor:PWMUDB:cmp1_eq\
            + \PWM_rightmotor:PWMUDB:control_2\ * 
              \PWM_rightmotor:PWMUDB:runmode_enable\ * 
              !\PWM_rightmotor:PWMUDB:cmp1_less\
            + \PWM_rightmotor:PWMUDB:control_1\ * 
              \PWM_rightmotor:PWMUDB:control_0\ * 
              \PWM_rightmotor:PWMUDB:runmode_enable\ * 
              !\PWM_rightmotor:PWMUDB:cmp1_eq\ * 
              !\PWM_rightmotor:PWMUDB:cmp1_less\
        );
        Output = Net_277 (fanout=1)

    MacroCell: Name=Net_415, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_118) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM_rightmotor:PWMUDB:control_5\ * 
              !\PWM_rightmotor:PWMUDB:control_4\ * 
              \PWM_rightmotor:PWMUDB:control_3\ * 
              \PWM_rightmotor:PWMUDB:runmode_enable\ * 
              \PWM_rightmotor:PWMUDB:cmp2_less\
            + !\PWM_rightmotor:PWMUDB:control_5\ * 
              \PWM_rightmotor:PWMUDB:control_4\ * 
              !\PWM_rightmotor:PWMUDB:control_3\ * 
              \PWM_rightmotor:PWMUDB:runmode_enable\ * 
              \PWM_rightmotor:PWMUDB:cmp2_less\
            + !\PWM_rightmotor:PWMUDB:control_5\ * 
              !\PWM_rightmotor:PWMUDB:control_3\ * 
              \PWM_rightmotor:PWMUDB:runmode_enable\ * 
              \PWM_rightmotor:PWMUDB:cmp2_eq\
            + \PWM_rightmotor:PWMUDB:control_5\ * 
              \PWM_rightmotor:PWMUDB:runmode_enable\ * 
              !\PWM_rightmotor:PWMUDB:cmp2_less\
            + \PWM_rightmotor:PWMUDB:control_4\ * 
              \PWM_rightmotor:PWMUDB:control_3\ * 
              \PWM_rightmotor:PWMUDB:runmode_enable\ * 
              !\PWM_rightmotor:PWMUDB:cmp2_eq\ * 
              !\PWM_rightmotor:PWMUDB:cmp2_less\
        );
        Output = Net_415 (fanout=1)

    MacroCell: Name=\QuadDec_1:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              !\QuadDec_1:bQuadDec:quad_A_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:quad_A_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\
            + \QuadDec_1:Net_1251_split\
        );
        Output = \QuadDec_1:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_1:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1203\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1203_split\
        );
        Output = \QuadDec_1:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_1:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_1:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_1:bQuadDec:quad_A_filt\
            + \QuadDec_1:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_1:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_1:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_1:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_1:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_1:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\
            + \QuadDec_1:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_1:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_1:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_1:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:error\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_1:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QuadDec_1:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * \QuadDec_1:bQuadDec:state_1\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\QuadDec_1:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\PWM_leftmotor:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_522) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_leftmotor:PWMUDB:control_7\
        );
        Output = \PWM_leftmotor:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_leftmotor:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_522) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM_leftmotor:PWMUDB:control_2\ * 
              !\PWM_leftmotor:PWMUDB:control_1\ * 
              \PWM_leftmotor:PWMUDB:control_0\ * 
              \PWM_leftmotor:PWMUDB:cmp1_less\
            + !\PWM_leftmotor:PWMUDB:control_2\ * 
              \PWM_leftmotor:PWMUDB:control_1\ * 
              !\PWM_leftmotor:PWMUDB:control_0\ * 
              \PWM_leftmotor:PWMUDB:cmp1_less\
            + !\PWM_leftmotor:PWMUDB:control_2\ * 
              !\PWM_leftmotor:PWMUDB:control_0\ * 
              \PWM_leftmotor:PWMUDB:cmp1_eq\
            + \PWM_leftmotor:PWMUDB:control_2\ * 
              !\PWM_leftmotor:PWMUDB:cmp1_less\
            + \PWM_leftmotor:PWMUDB:control_1\ * 
              \PWM_leftmotor:PWMUDB:control_0\ * 
              !\PWM_leftmotor:PWMUDB:cmp1_eq\ * 
              !\PWM_leftmotor:PWMUDB:cmp1_less\
        );
        Output = \PWM_leftmotor:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_leftmotor:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_522) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM_leftmotor:PWMUDB:control_5\ * 
              !\PWM_leftmotor:PWMUDB:control_4\ * 
              \PWM_leftmotor:PWMUDB:control_3\ * 
              \PWM_leftmotor:PWMUDB:cmp2_less\
            + !\PWM_leftmotor:PWMUDB:control_5\ * 
              \PWM_leftmotor:PWMUDB:control_4\ * 
              !\PWM_leftmotor:PWMUDB:control_3\ * 
              \PWM_leftmotor:PWMUDB:cmp2_less\
            + !\PWM_leftmotor:PWMUDB:control_5\ * 
              !\PWM_leftmotor:PWMUDB:control_3\ * 
              \PWM_leftmotor:PWMUDB:cmp2_eq\
            + \PWM_leftmotor:PWMUDB:control_5\ * 
              !\PWM_leftmotor:PWMUDB:cmp2_less\
            + \PWM_leftmotor:PWMUDB:control_4\ * 
              \PWM_leftmotor:PWMUDB:control_3\ * 
              !\PWM_leftmotor:PWMUDB:cmp2_eq\ * 
              !\PWM_leftmotor:PWMUDB:cmp2_less\
        );
        Output = \PWM_leftmotor:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_leftmotor:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_522) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM_leftmotor:PWMUDB:control_2\ * 
              !\PWM_leftmotor:PWMUDB:control_1\ * 
              \PWM_leftmotor:PWMUDB:control_0\ * 
              !\PWM_leftmotor:PWMUDB:prevCompare1\ * 
              \PWM_leftmotor:PWMUDB:cmp1_less\
            + !\PWM_leftmotor:PWMUDB:control_2\ * 
              \PWM_leftmotor:PWMUDB:control_1\ * 
              !\PWM_leftmotor:PWMUDB:control_0\ * 
              !\PWM_leftmotor:PWMUDB:prevCompare1\ * 
              \PWM_leftmotor:PWMUDB:cmp1_less\
            + !\PWM_leftmotor:PWMUDB:control_2\ * 
              !\PWM_leftmotor:PWMUDB:control_0\ * 
              !\PWM_leftmotor:PWMUDB:prevCompare1\ * 
              \PWM_leftmotor:PWMUDB:cmp1_eq\
            + \PWM_leftmotor:PWMUDB:control_2\ * 
              !\PWM_leftmotor:PWMUDB:prevCompare1\ * 
              !\PWM_leftmotor:PWMUDB:cmp1_less\
            + \PWM_leftmotor:PWMUDB:control_1\ * 
              \PWM_leftmotor:PWMUDB:control_0\ * 
              !\PWM_leftmotor:PWMUDB:prevCompare1\ * 
              !\PWM_leftmotor:PWMUDB:cmp1_eq\ * 
              !\PWM_leftmotor:PWMUDB:cmp1_less\
        );
        Output = \PWM_leftmotor:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_leftmotor:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_522) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM_leftmotor:PWMUDB:control_5\ * 
              !\PWM_leftmotor:PWMUDB:control_4\ * 
              \PWM_leftmotor:PWMUDB:control_3\ * 
              !\PWM_leftmotor:PWMUDB:prevCompare2\ * 
              \PWM_leftmotor:PWMUDB:cmp2_less\
            + !\PWM_leftmotor:PWMUDB:control_5\ * 
              \PWM_leftmotor:PWMUDB:control_4\ * 
              !\PWM_leftmotor:PWMUDB:control_3\ * 
              !\PWM_leftmotor:PWMUDB:prevCompare2\ * 
              \PWM_leftmotor:PWMUDB:cmp2_less\
            + !\PWM_leftmotor:PWMUDB:control_5\ * 
              !\PWM_leftmotor:PWMUDB:control_3\ * 
              !\PWM_leftmotor:PWMUDB:prevCompare2\ * 
              \PWM_leftmotor:PWMUDB:cmp2_eq\
            + \PWM_leftmotor:PWMUDB:control_5\ * 
              !\PWM_leftmotor:PWMUDB:prevCompare2\ * 
              !\PWM_leftmotor:PWMUDB:cmp2_less\
            + \PWM_leftmotor:PWMUDB:control_4\ * 
              \PWM_leftmotor:PWMUDB:control_3\ * 
              !\PWM_leftmotor:PWMUDB:prevCompare2\ * 
              !\PWM_leftmotor:PWMUDB:cmp2_eq\ * 
              !\PWM_leftmotor:PWMUDB:cmp2_less\
        );
        Output = \PWM_leftmotor:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_2:Net_1260\ * \QuadDec_2:Net_1203\ * 
              \QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:Net_1203_split\ (fanout=1)

    MacroCell: Name=Net_524, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_522) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM_leftmotor:PWMUDB:control_2\ * 
              !\PWM_leftmotor:PWMUDB:control_1\ * 
              \PWM_leftmotor:PWMUDB:control_0\ * 
              \PWM_leftmotor:PWMUDB:runmode_enable\ * 
              \PWM_leftmotor:PWMUDB:cmp1_less\
            + !\PWM_leftmotor:PWMUDB:control_2\ * 
              \PWM_leftmotor:PWMUDB:control_1\ * 
              !\PWM_leftmotor:PWMUDB:control_0\ * 
              \PWM_leftmotor:PWMUDB:runmode_enable\ * 
              \PWM_leftmotor:PWMUDB:cmp1_less\
            + !\PWM_leftmotor:PWMUDB:control_2\ * 
              !\PWM_leftmotor:PWMUDB:control_0\ * 
              \PWM_leftmotor:PWMUDB:runmode_enable\ * 
              \PWM_leftmotor:PWMUDB:cmp1_eq\
            + \PWM_leftmotor:PWMUDB:control_2\ * 
              \PWM_leftmotor:PWMUDB:runmode_enable\ * 
              !\PWM_leftmotor:PWMUDB:cmp1_less\
            + \PWM_leftmotor:PWMUDB:control_1\ * 
              \PWM_leftmotor:PWMUDB:control_0\ * 
              \PWM_leftmotor:PWMUDB:runmode_enable\ * 
              !\PWM_leftmotor:PWMUDB:cmp1_eq\ * 
              !\PWM_leftmotor:PWMUDB:cmp1_less\
        );
        Output = Net_524 (fanout=1)

    MacroCell: Name=Net_525, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_522) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM_leftmotor:PWMUDB:control_5\ * 
              !\PWM_leftmotor:PWMUDB:control_4\ * 
              \PWM_leftmotor:PWMUDB:control_3\ * 
              \PWM_leftmotor:PWMUDB:runmode_enable\ * 
              \PWM_leftmotor:PWMUDB:cmp2_less\
            + !\PWM_leftmotor:PWMUDB:control_5\ * 
              \PWM_leftmotor:PWMUDB:control_4\ * 
              !\PWM_leftmotor:PWMUDB:control_3\ * 
              \PWM_leftmotor:PWMUDB:runmode_enable\ * 
              \PWM_leftmotor:PWMUDB:cmp2_less\
            + !\PWM_leftmotor:PWMUDB:control_5\ * 
              !\PWM_leftmotor:PWMUDB:control_3\ * 
              \PWM_leftmotor:PWMUDB:runmode_enable\ * 
              \PWM_leftmotor:PWMUDB:cmp2_eq\
            + \PWM_leftmotor:PWMUDB:control_5\ * 
              \PWM_leftmotor:PWMUDB:runmode_enable\ * 
              !\PWM_leftmotor:PWMUDB:cmp2_less\
            + \PWM_leftmotor:PWMUDB:control_4\ * 
              \PWM_leftmotor:PWMUDB:control_3\ * 
              \PWM_leftmotor:PWMUDB:runmode_enable\ * 
              !\PWM_leftmotor:PWMUDB:cmp2_eq\ * 
              !\PWM_leftmotor:PWMUDB:cmp2_less\
        );
        Output = Net_525 (fanout=1)

    MacroCell: Name=\QuadDec_2:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              !\QuadDec_2:bQuadDec:quad_A_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              \QuadDec_2:bQuadDec:quad_A_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\
            + \QuadDec_2:Net_1251_split\
        );
        Output = \QuadDec_2:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_2:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_1:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:Net_1203\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1203_split\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Net_1203\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1203_split\
        );
        Output = \QuadDec_2:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_2:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_2:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_2:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_2:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_2:bQuadDec:quad_A_filt\
            + \QuadDec_2:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_2:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_2:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_2:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_2:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_2:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_2:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_2:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_2:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\
            + \QuadDec_2:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_2:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_2:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_2:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_2:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:error\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_2:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QuadDec_2:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:error\ * \QuadDec_2:bQuadDec:state_1\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\QuadDec_2:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_2:bQuadDec:error\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_B_filt\ * 
              \QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:bQuadDec:state_0\ (fanout=8)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_rightmotor:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_118 ,
            cs_addr_2 => \PWM_rightmotor:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_rightmotor:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_rightmotor:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_rightmotor:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_rightmotor:PWMUDB:tc_i\ ,
            ce1_comb => \PWM_rightmotor:PWMUDB:cmp2_eq\ ,
            cl1_comb => \PWM_rightmotor:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_rightmotor:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_491 ,
            cs_addr_2 => \QuadDec_1:Net_1251\ ,
            cs_addr_1 => \QuadDec_1:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_1:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_491 ,
            cs_addr_2 => \QuadDec_1:Net_1251\ ,
            cs_addr_1 => \QuadDec_1:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_1:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_1:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_1:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_1:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_1:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\PWM_leftmotor:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_522 ,
            cs_addr_2 => \PWM_leftmotor:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_leftmotor:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_leftmotor:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_leftmotor:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_leftmotor:PWMUDB:tc_i\ ,
            ce1_comb => \PWM_leftmotor:PWMUDB:cmp2_eq\ ,
            cl1_comb => \PWM_leftmotor:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_leftmotor:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_491 ,
            cs_addr_2 => \QuadDec_2:Net_1251\ ,
            cs_addr_1 => \QuadDec_2:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_2:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_491 ,
            cs_addr_2 => \QuadDec_2:Net_1251\ ,
            cs_addr_1 => \QuadDec_2:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_2:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_2:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_2:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_2:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_2:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_rightmotor:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_118 ,
            status_3 => \PWM_rightmotor:PWMUDB:status_3\ ,
            status_2 => \PWM_rightmotor:PWMUDB:status_2\ ,
            status_1 => \PWM_rightmotor:PWMUDB:status_1\ ,
            status_0 => \PWM_rightmotor:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_1:Net_1260\ ,
            clock => Net_491 ,
            status_6 => \QuadDec_1:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_1:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_1:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_1:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_1:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_1:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_1:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_491 ,
            status_3 => \QuadDec_1:bQuadDec:error\ ,
            status_2 => \QuadDec_1:Net_1260\ ,
            status_1 => \QuadDec_1:Net_611\ ,
            status_0 => \QuadDec_1:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_leftmotor:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_522 ,
            status_3 => \PWM_leftmotor:PWMUDB:status_3\ ,
            status_2 => \PWM_leftmotor:PWMUDB:status_2\ ,
            status_1 => \PWM_leftmotor:PWMUDB:status_1\ ,
            status_0 => \PWM_leftmotor:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_2:Net_1260\ ,
            clock => Net_491 ,
            status_6 => \QuadDec_2:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_2:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_2:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_2:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_2:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_2:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_2:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_491 ,
            status_3 => \QuadDec_2:bQuadDec:error\ ,
            status_2 => \QuadDec_2:Net_1260\ ,
            status_1 => \QuadDec_2:Net_611\ ,
            status_0 => \QuadDec_2:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_rightmotor:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_118 ,
            control_7 => \PWM_rightmotor:PWMUDB:control_7\ ,
            control_6 => \PWM_rightmotor:PWMUDB:control_6\ ,
            control_5 => \PWM_rightmotor:PWMUDB:control_5\ ,
            control_4 => \PWM_rightmotor:PWMUDB:control_4\ ,
            control_3 => \PWM_rightmotor:PWMUDB:control_3\ ,
            control_2 => \PWM_rightmotor:PWMUDB:control_2\ ,
            control_1 => \PWM_rightmotor:PWMUDB:control_1\ ,
            control_0 => \PWM_rightmotor:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_491 ,
            control_7 => \QuadDec_1:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_1:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_1:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_1:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_1:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_1:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_1:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_1:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_leftmotor:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_522 ,
            control_7 => \PWM_leftmotor:PWMUDB:control_7\ ,
            control_6 => \PWM_leftmotor:PWMUDB:control_6\ ,
            control_5 => \PWM_leftmotor:PWMUDB:control_5\ ,
            control_4 => \PWM_leftmotor:PWMUDB:control_4\ ,
            control_3 => \PWM_leftmotor:PWMUDB:control_3\ ,
            control_2 => \PWM_leftmotor:PWMUDB:control_2\ ,
            control_1 => \PWM_leftmotor:PWMUDB:control_1\ ,
            control_0 => \PWM_leftmotor:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec_2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_491 ,
            control_7 => \QuadDec_2:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_2:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_2:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_2:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_2:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_2:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_2:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_2:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USBUART_1:dp_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_961 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_TC
        PORT MAP (
            interrupt => Net_486 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    9 :   23 :   32 : 28.13 %
IO                            :   11 :   37 :   48 : 22.92 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   73 :  119 :  192 : 38.02 %
  Unique P-terms              :  170 :  214 :  384 : 44.27 %
  Total P-terms               :  182 :      :      :        
  Datapath Cells              :    6 :   18 :   24 : 25.00 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    StatusI Registers         :    6 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Control Registers         :    4 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 30s.803ms
Tech Mapping phase: Elapsed time ==> 30s.962ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(1)][IoId=(6)] : ENCO1(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : ENCO2(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : ENCO3(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : ENCO4(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : Pin_1(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Pin_2(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : Pin_3(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Pin_4(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Timer(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART_1:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART_1:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBUART_1:USB\
Analog Placement phase: Elapsed time ==> 0s.108ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.294ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   32 :   16 :   48 :  66.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.28
                   Pterms :            5.69
               Macrocells :            2.28
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.156ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.179ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         16 :      12.63 :       4.56
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_525, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_522) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM_leftmotor:PWMUDB:control_5\ * 
              !\PWM_leftmotor:PWMUDB:control_4\ * 
              \PWM_leftmotor:PWMUDB:control_3\ * 
              \PWM_leftmotor:PWMUDB:runmode_enable\ * 
              \PWM_leftmotor:PWMUDB:cmp2_less\
            + !\PWM_leftmotor:PWMUDB:control_5\ * 
              \PWM_leftmotor:PWMUDB:control_4\ * 
              !\PWM_leftmotor:PWMUDB:control_3\ * 
              \PWM_leftmotor:PWMUDB:runmode_enable\ * 
              \PWM_leftmotor:PWMUDB:cmp2_less\
            + !\PWM_leftmotor:PWMUDB:control_5\ * 
              !\PWM_leftmotor:PWMUDB:control_3\ * 
              \PWM_leftmotor:PWMUDB:runmode_enable\ * 
              \PWM_leftmotor:PWMUDB:cmp2_eq\
            + \PWM_leftmotor:PWMUDB:control_5\ * 
              \PWM_leftmotor:PWMUDB:runmode_enable\ * 
              !\PWM_leftmotor:PWMUDB:cmp2_less\
            + \PWM_leftmotor:PWMUDB:control_4\ * 
              \PWM_leftmotor:PWMUDB:control_3\ * 
              \PWM_leftmotor:PWMUDB:runmode_enable\ * 
              !\PWM_leftmotor:PWMUDB:cmp2_eq\ * 
              !\PWM_leftmotor:PWMUDB:cmp2_less\
        );
        Output = Net_525 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:Net_530\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1275\ * \QuadDec_1:Net_1251\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Net_1203\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1203_split\
        );
        Output = \QuadDec_1:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:Net_1275\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_1:Net_1260\ ,
        clock => Net_491 ,
        status_6 => \QuadDec_1:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_1:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_1:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_1:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_1:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_1:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:Net_1203\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Net_1260\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:error\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:Net_611\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1275\ * !\QuadDec_1:Net_1251\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_491 ,
        cs_addr_2 => \QuadDec_1:Net_1251\ ,
        cs_addr_1 => \QuadDec_1:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_1:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_1:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_1:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_1:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_1:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_1:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_1:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\
            + \QuadDec_1:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_1:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_1:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_489
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * \QuadDec_1:bQuadDec:state_1\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\QuadDec_1:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_491 ,
        status_3 => \QuadDec_1:bQuadDec:error\ ,
        status_2 => \QuadDec_1:Net_1260\ ,
        status_1 => \QuadDec_1:Net_611\ ,
        status_0 => \QuadDec_1:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Net_1251\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              !\QuadDec_1:bQuadDec:quad_A_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:quad_A_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\
            + \QuadDec_1:Net_1251_split\
        );
        Output = \QuadDec_1:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_rightmotor:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_118 ,
        cs_addr_2 => \PWM_rightmotor:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_rightmotor:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM_rightmotor:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM_rightmotor:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_rightmotor:PWMUDB:tc_i\ ,
        ce1_comb => \PWM_rightmotor:PWMUDB:cmp2_eq\ ,
        cl1_comb => \PWM_rightmotor:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_rightmotor:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_rightmotor:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_118 ,
        control_7 => \PWM_rightmotor:PWMUDB:control_7\ ,
        control_6 => \PWM_rightmotor:PWMUDB:control_6\ ,
        control_5 => \PWM_rightmotor:PWMUDB:control_5\ ,
        control_4 => \PWM_rightmotor:PWMUDB:control_4\ ,
        control_3 => \PWM_rightmotor:PWMUDB:control_3\ ,
        control_2 => \PWM_rightmotor:PWMUDB:control_2\ ,
        control_1 => \PWM_rightmotor:PWMUDB:control_1\ ,
        control_0 => \PWM_rightmotor:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\PWM_rightmotor:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_118) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM_rightmotor:PWMUDB:control_5\ * 
              !\PWM_rightmotor:PWMUDB:control_4\ * 
              \PWM_rightmotor:PWMUDB:control_3\ * 
              !\PWM_rightmotor:PWMUDB:prevCompare2\ * 
              \PWM_rightmotor:PWMUDB:cmp2_less\
            + !\PWM_rightmotor:PWMUDB:control_5\ * 
              \PWM_rightmotor:PWMUDB:control_4\ * 
              !\PWM_rightmotor:PWMUDB:control_3\ * 
              !\PWM_rightmotor:PWMUDB:prevCompare2\ * 
              \PWM_rightmotor:PWMUDB:cmp2_less\
            + !\PWM_rightmotor:PWMUDB:control_5\ * 
              !\PWM_rightmotor:PWMUDB:control_3\ * 
              !\PWM_rightmotor:PWMUDB:prevCompare2\ * 
              \PWM_rightmotor:PWMUDB:cmp2_eq\
            + \PWM_rightmotor:PWMUDB:control_5\ * 
              !\PWM_rightmotor:PWMUDB:prevCompare2\ * 
              !\PWM_rightmotor:PWMUDB:cmp2_less\
            + \PWM_rightmotor:PWMUDB:control_4\ * 
              \PWM_rightmotor:PWMUDB:control_3\ * 
              !\PWM_rightmotor:PWMUDB:prevCompare2\ * 
              !\PWM_rightmotor:PWMUDB:cmp2_eq\ * 
              !\PWM_rightmotor:PWMUDB:cmp2_less\
        );
        Output = \PWM_rightmotor:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_rightmotor:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_118) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_rightmotor:PWMUDB:control_7\
        );
        Output = \PWM_rightmotor:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_rightmotor:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_rightmotor:PWMUDB:runmode_enable\ * 
              \PWM_rightmotor:PWMUDB:tc_i\
        );
        Output = \PWM_rightmotor:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_277, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_118) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM_rightmotor:PWMUDB:control_2\ * 
              !\PWM_rightmotor:PWMUDB:control_1\ * 
              \PWM_rightmotor:PWMUDB:control_0\ * 
              \PWM_rightmotor:PWMUDB:runmode_enable\ * 
              \PWM_rightmotor:PWMUDB:cmp1_less\
            + !\PWM_rightmotor:PWMUDB:control_2\ * 
              \PWM_rightmotor:PWMUDB:control_1\ * 
              !\PWM_rightmotor:PWMUDB:control_0\ * 
              \PWM_rightmotor:PWMUDB:runmode_enable\ * 
              \PWM_rightmotor:PWMUDB:cmp1_less\
            + !\PWM_rightmotor:PWMUDB:control_2\ * 
              !\PWM_rightmotor:PWMUDB:control_0\ * 
              \PWM_rightmotor:PWMUDB:runmode_enable\ * 
              \PWM_rightmotor:PWMUDB:cmp1_eq\
            + \PWM_rightmotor:PWMUDB:control_2\ * 
              \PWM_rightmotor:PWMUDB:runmode_enable\ * 
              !\PWM_rightmotor:PWMUDB:cmp1_less\
            + \PWM_rightmotor:PWMUDB:control_1\ * 
              \PWM_rightmotor:PWMUDB:control_0\ * 
              \PWM_rightmotor:PWMUDB:runmode_enable\ * 
              !\PWM_rightmotor:PWMUDB:cmp1_eq\ * 
              !\PWM_rightmotor:PWMUDB:cmp1_less\
        );
        Output = Net_277 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\PWM_rightmotor:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_118 ,
        status_3 => \PWM_rightmotor:PWMUDB:status_3\ ,
        status_2 => \PWM_rightmotor:PWMUDB:status_2\ ,
        status_1 => \PWM_rightmotor:PWMUDB:status_1\ ,
        status_0 => \PWM_rightmotor:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=1, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\PWM_leftmotor:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_522) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM_leftmotor:PWMUDB:control_5\ * 
              !\PWM_leftmotor:PWMUDB:control_4\ * 
              \PWM_leftmotor:PWMUDB:control_3\ * 
              \PWM_leftmotor:PWMUDB:cmp2_less\
            + !\PWM_leftmotor:PWMUDB:control_5\ * 
              \PWM_leftmotor:PWMUDB:control_4\ * 
              !\PWM_leftmotor:PWMUDB:control_3\ * 
              \PWM_leftmotor:PWMUDB:cmp2_less\
            + !\PWM_leftmotor:PWMUDB:control_5\ * 
              !\PWM_leftmotor:PWMUDB:control_3\ * 
              \PWM_leftmotor:PWMUDB:cmp2_eq\
            + \PWM_leftmotor:PWMUDB:control_5\ * 
              !\PWM_leftmotor:PWMUDB:cmp2_less\
            + \PWM_leftmotor:PWMUDB:control_4\ * 
              \PWM_leftmotor:PWMUDB:control_3\ * 
              !\PWM_leftmotor:PWMUDB:cmp2_eq\ * 
              !\PWM_leftmotor:PWMUDB:cmp2_less\
        );
        Output = \PWM_leftmotor:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=1, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_415, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_118) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM_rightmotor:PWMUDB:control_5\ * 
              !\PWM_rightmotor:PWMUDB:control_4\ * 
              \PWM_rightmotor:PWMUDB:control_3\ * 
              \PWM_rightmotor:PWMUDB:runmode_enable\ * 
              \PWM_rightmotor:PWMUDB:cmp2_less\
            + !\PWM_rightmotor:PWMUDB:control_5\ * 
              \PWM_rightmotor:PWMUDB:control_4\ * 
              !\PWM_rightmotor:PWMUDB:control_3\ * 
              \PWM_rightmotor:PWMUDB:runmode_enable\ * 
              \PWM_rightmotor:PWMUDB:cmp2_less\
            + !\PWM_rightmotor:PWMUDB:control_5\ * 
              !\PWM_rightmotor:PWMUDB:control_3\ * 
              \PWM_rightmotor:PWMUDB:runmode_enable\ * 
              \PWM_rightmotor:PWMUDB:cmp2_eq\
            + \PWM_rightmotor:PWMUDB:control_5\ * 
              \PWM_rightmotor:PWMUDB:runmode_enable\ * 
              !\PWM_rightmotor:PWMUDB:cmp2_less\
            + \PWM_rightmotor:PWMUDB:control_4\ * 
              \PWM_rightmotor:PWMUDB:control_3\ * 
              \PWM_rightmotor:PWMUDB:runmode_enable\ * 
              !\PWM_rightmotor:PWMUDB:cmp2_eq\ * 
              !\PWM_rightmotor:PWMUDB:cmp2_less\
        );
        Output = Net_415 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:bQuadDec:error\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\PWM_leftmotor:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_522) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM_leftmotor:PWMUDB:control_2\ * 
              !\PWM_leftmotor:PWMUDB:control_1\ * 
              \PWM_leftmotor:PWMUDB:control_0\ * 
              \PWM_leftmotor:PWMUDB:cmp1_less\
            + !\PWM_leftmotor:PWMUDB:control_2\ * 
              \PWM_leftmotor:PWMUDB:control_1\ * 
              !\PWM_leftmotor:PWMUDB:control_0\ * 
              \PWM_leftmotor:PWMUDB:cmp1_less\
            + !\PWM_leftmotor:PWMUDB:control_2\ * 
              !\PWM_leftmotor:PWMUDB:control_0\ * 
              \PWM_leftmotor:PWMUDB:cmp1_eq\
            + \PWM_leftmotor:PWMUDB:control_2\ * 
              !\PWM_leftmotor:PWMUDB:cmp1_less\
            + \PWM_leftmotor:PWMUDB:control_1\ * 
              \PWM_leftmotor:PWMUDB:control_0\ * 
              !\PWM_leftmotor:PWMUDB:cmp1_eq\ * 
              !\PWM_leftmotor:PWMUDB:cmp1_less\
        );
        Output = \PWM_leftmotor:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_1:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_1:Net_1203\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_1:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_1:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_1:bQuadDec:quad_A_filt\
            + \QuadDec_1:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_1:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_1:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_1:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_491 ,
        cs_addr_2 => \QuadDec_1:Net_1251\ ,
        cs_addr_1 => \QuadDec_1:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_1:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\

controlcell: Name =\QuadDec_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_491 ,
        control_7 => \QuadDec_1:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_1:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_1:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_1:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_1:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_1:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_1:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_1:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_2:bQuadDec:error\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_B_filt\ * 
              \QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1203\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_2:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_2:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_2:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_2:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\
            + \QuadDec_2:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_2:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_2:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_2:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:Net_1251\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              !\QuadDec_2:bQuadDec:quad_A_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              \QuadDec_2:bQuadDec:quad_A_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\
            + \QuadDec_2:Net_1251_split\
        );
        Output = \QuadDec_2:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_2:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:error\ * \QuadDec_2:bQuadDec:state_1\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_2:Net_1260\ * \QuadDec_2:Net_1203\ * 
              \QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\
            + \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              \QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1251\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1251\ * \QuadDec_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:bQuadDec:error\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_leftmotor:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_leftmotor:PWMUDB:runmode_enable\ * 
              \PWM_leftmotor:PWMUDB:tc_i\
        );
        Output = \PWM_leftmotor:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_2:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_2:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_2:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_2:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_2:bQuadDec:quad_A_filt\
            + \QuadDec_2:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_2:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_2:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_2:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_2:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_2:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_2:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_524, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_522) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM_leftmotor:PWMUDB:control_2\ * 
              !\PWM_leftmotor:PWMUDB:control_1\ * 
              \PWM_leftmotor:PWMUDB:control_0\ * 
              \PWM_leftmotor:PWMUDB:runmode_enable\ * 
              \PWM_leftmotor:PWMUDB:cmp1_less\
            + !\PWM_leftmotor:PWMUDB:control_2\ * 
              \PWM_leftmotor:PWMUDB:control_1\ * 
              !\PWM_leftmotor:PWMUDB:control_0\ * 
              \PWM_leftmotor:PWMUDB:runmode_enable\ * 
              \PWM_leftmotor:PWMUDB:cmp1_less\
            + !\PWM_leftmotor:PWMUDB:control_2\ * 
              !\PWM_leftmotor:PWMUDB:control_0\ * 
              \PWM_leftmotor:PWMUDB:runmode_enable\ * 
              \PWM_leftmotor:PWMUDB:cmp1_eq\
            + \PWM_leftmotor:PWMUDB:control_2\ * 
              \PWM_leftmotor:PWMUDB:runmode_enable\ * 
              !\PWM_leftmotor:PWMUDB:cmp1_less\
            + \PWM_leftmotor:PWMUDB:control_1\ * 
              \PWM_leftmotor:PWMUDB:control_0\ * 
              \PWM_leftmotor:PWMUDB:runmode_enable\ * 
              !\PWM_leftmotor:PWMUDB:cmp1_eq\ * 
              !\PWM_leftmotor:PWMUDB:cmp1_less\
        );
        Output = Net_524 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_2:Net_611\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Net_1275\ * !\QuadDec_2:Net_1251\ * 
              !\QuadDec_2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_2:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\PWM_leftmotor:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_522) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM_leftmotor:PWMUDB:control_2\ * 
              !\PWM_leftmotor:PWMUDB:control_1\ * 
              \PWM_leftmotor:PWMUDB:control_0\ * 
              !\PWM_leftmotor:PWMUDB:prevCompare1\ * 
              \PWM_leftmotor:PWMUDB:cmp1_less\
            + !\PWM_leftmotor:PWMUDB:control_2\ * 
              \PWM_leftmotor:PWMUDB:control_1\ * 
              !\PWM_leftmotor:PWMUDB:control_0\ * 
              !\PWM_leftmotor:PWMUDB:prevCompare1\ * 
              \PWM_leftmotor:PWMUDB:cmp1_less\
            + !\PWM_leftmotor:PWMUDB:control_2\ * 
              !\PWM_leftmotor:PWMUDB:control_0\ * 
              !\PWM_leftmotor:PWMUDB:prevCompare1\ * 
              \PWM_leftmotor:PWMUDB:cmp1_eq\
            + \PWM_leftmotor:PWMUDB:control_2\ * 
              !\PWM_leftmotor:PWMUDB:prevCompare1\ * 
              !\PWM_leftmotor:PWMUDB:cmp1_less\
            + \PWM_leftmotor:PWMUDB:control_1\ * 
              \PWM_leftmotor:PWMUDB:control_0\ * 
              !\PWM_leftmotor:PWMUDB:prevCompare1\ * 
              !\PWM_leftmotor:PWMUDB:cmp1_eq\ * 
              !\PWM_leftmotor:PWMUDB:cmp1_less\
        );
        Output = \PWM_leftmotor:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_leftmotor:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_522) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_leftmotor:PWMUDB:control_7\
        );
        Output = \PWM_leftmotor:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\PWM_leftmotor:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_522) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM_leftmotor:PWMUDB:control_5\ * 
              !\PWM_leftmotor:PWMUDB:control_4\ * 
              \PWM_leftmotor:PWMUDB:control_3\ * 
              !\PWM_leftmotor:PWMUDB:prevCompare2\ * 
              \PWM_leftmotor:PWMUDB:cmp2_less\
            + !\PWM_leftmotor:PWMUDB:control_5\ * 
              \PWM_leftmotor:PWMUDB:control_4\ * 
              !\PWM_leftmotor:PWMUDB:control_3\ * 
              !\PWM_leftmotor:PWMUDB:prevCompare2\ * 
              \PWM_leftmotor:PWMUDB:cmp2_less\
            + !\PWM_leftmotor:PWMUDB:control_5\ * 
              !\PWM_leftmotor:PWMUDB:control_3\ * 
              !\PWM_leftmotor:PWMUDB:prevCompare2\ * 
              \PWM_leftmotor:PWMUDB:cmp2_eq\
            + \PWM_leftmotor:PWMUDB:control_5\ * 
              !\PWM_leftmotor:PWMUDB:prevCompare2\ * 
              !\PWM_leftmotor:PWMUDB:cmp2_less\
            + \PWM_leftmotor:PWMUDB:control_4\ * 
              \PWM_leftmotor:PWMUDB:control_3\ * 
              !\PWM_leftmotor:PWMUDB:prevCompare2\ * 
              !\PWM_leftmotor:PWMUDB:cmp2_eq\ * 
              !\PWM_leftmotor:PWMUDB:cmp2_less\
        );
        Output = \PWM_leftmotor:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_leftmotor:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_522 ,
        cs_addr_2 => \PWM_leftmotor:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_leftmotor:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM_leftmotor:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM_leftmotor:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_leftmotor:PWMUDB:tc_i\ ,
        ce1_comb => \PWM_leftmotor:PWMUDB:cmp2_eq\ ,
        cl1_comb => \PWM_leftmotor:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_leftmotor:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_leftmotor:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_522 ,
        status_3 => \PWM_leftmotor:PWMUDB:status_3\ ,
        status_2 => \PWM_leftmotor:PWMUDB:status_2\ ,
        status_1 => \PWM_leftmotor:PWMUDB:status_1\ ,
        status_0 => \PWM_leftmotor:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_leftmotor:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_522 ,
        control_7 => \PWM_leftmotor:PWMUDB:control_7\ ,
        control_6 => \PWM_leftmotor:PWMUDB:control_6\ ,
        control_5 => \PWM_leftmotor:PWMUDB:control_5\ ,
        control_4 => \PWM_leftmotor:PWMUDB:control_4\ ,
        control_3 => \PWM_leftmotor:PWMUDB:control_3\ ,
        control_2 => \PWM_leftmotor:PWMUDB:control_2\ ,
        control_1 => \PWM_leftmotor:PWMUDB:control_1\ ,
        control_0 => \PWM_leftmotor:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_488
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_2:Net_1203\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1203_split\
        );
        Output = \QuadDec_2:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_2:Net_1275\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_2:Net_1275\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\PWM_rightmotor:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_118) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM_rightmotor:PWMUDB:control_2\ * 
              !\PWM_rightmotor:PWMUDB:control_1\ * 
              \PWM_rightmotor:PWMUDB:control_0\ * 
              \PWM_rightmotor:PWMUDB:cmp1_less\
            + !\PWM_rightmotor:PWMUDB:control_2\ * 
              \PWM_rightmotor:PWMUDB:control_1\ * 
              !\PWM_rightmotor:PWMUDB:control_0\ * 
              \PWM_rightmotor:PWMUDB:cmp1_less\
            + !\PWM_rightmotor:PWMUDB:control_2\ * 
              !\PWM_rightmotor:PWMUDB:control_0\ * 
              \PWM_rightmotor:PWMUDB:cmp1_eq\
            + \PWM_rightmotor:PWMUDB:control_2\ * 
              !\PWM_rightmotor:PWMUDB:cmp1_less\
            + \PWM_rightmotor:PWMUDB:control_1\ * 
              \PWM_rightmotor:PWMUDB:control_0\ * 
              !\PWM_rightmotor:PWMUDB:cmp1_eq\ * 
              !\PWM_rightmotor:PWMUDB:cmp1_less\
        );
        Output = \PWM_rightmotor:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_2:Net_530\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Net_1275\ * \QuadDec_2:Net_1251\ * 
              !\QuadDec_2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_2:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_2:Net_1260\ ,
        clock => Net_491 ,
        status_6 => \QuadDec_2:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_2:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_2:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_2:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_2:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_2:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\PWM_rightmotor:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_118) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM_rightmotor:PWMUDB:control_5\ * 
              !\PWM_rightmotor:PWMUDB:control_4\ * 
              \PWM_rightmotor:PWMUDB:control_3\ * 
              \PWM_rightmotor:PWMUDB:cmp2_less\
            + !\PWM_rightmotor:PWMUDB:control_5\ * 
              \PWM_rightmotor:PWMUDB:control_4\ * 
              !\PWM_rightmotor:PWMUDB:control_3\ * 
              \PWM_rightmotor:PWMUDB:cmp2_less\
            + !\PWM_rightmotor:PWMUDB:control_5\ * 
              !\PWM_rightmotor:PWMUDB:control_3\ * 
              \PWM_rightmotor:PWMUDB:cmp2_eq\
            + \PWM_rightmotor:PWMUDB:control_5\ * 
              !\PWM_rightmotor:PWMUDB:cmp2_less\
            + \PWM_rightmotor:PWMUDB:control_4\ * 
              \PWM_rightmotor:PWMUDB:control_3\ * 
              !\PWM_rightmotor:PWMUDB:cmp2_eq\ * 
              !\PWM_rightmotor:PWMUDB:cmp2_less\
        );
        Output = \PWM_rightmotor:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\PWM_rightmotor:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_118) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PWM_rightmotor:PWMUDB:control_2\ * 
              !\PWM_rightmotor:PWMUDB:control_1\ * 
              \PWM_rightmotor:PWMUDB:control_0\ * 
              !\PWM_rightmotor:PWMUDB:prevCompare1\ * 
              \PWM_rightmotor:PWMUDB:cmp1_less\
            + !\PWM_rightmotor:PWMUDB:control_2\ * 
              \PWM_rightmotor:PWMUDB:control_1\ * 
              !\PWM_rightmotor:PWMUDB:control_0\ * 
              !\PWM_rightmotor:PWMUDB:prevCompare1\ * 
              \PWM_rightmotor:PWMUDB:cmp1_less\
            + !\PWM_rightmotor:PWMUDB:control_2\ * 
              !\PWM_rightmotor:PWMUDB:control_0\ * 
              !\PWM_rightmotor:PWMUDB:prevCompare1\ * 
              \PWM_rightmotor:PWMUDB:cmp1_eq\
            + \PWM_rightmotor:PWMUDB:control_2\ * 
              !\PWM_rightmotor:PWMUDB:prevCompare1\ * 
              !\PWM_rightmotor:PWMUDB:cmp1_less\
            + \PWM_rightmotor:PWMUDB:control_1\ * 
              \PWM_rightmotor:PWMUDB:control_0\ * 
              !\PWM_rightmotor:PWMUDB:prevCompare1\ * 
              !\PWM_rightmotor:PWMUDB:cmp1_eq\ * 
              !\PWM_rightmotor:PWMUDB:cmp1_less\
        );
        Output = \PWM_rightmotor:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_2:Net_1260\ * !\QuadDec_2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_491 ,
        cs_addr_2 => \QuadDec_2:Net_1251\ ,
        cs_addr_1 => \QuadDec_2:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_2:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_2:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_2:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_2:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_2:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\QuadDec_2:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_491 ,
        status_3 => \QuadDec_2:bQuadDec:error\ ,
        status_2 => \QuadDec_2:Net_1260\ ,
        status_1 => \QuadDec_2:Net_611\ ,
        status_0 => \QuadDec_2:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_2:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_2:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_2:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_2:Net_1260\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:error\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:Net_1260\ (fanout=10)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Net_1203\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_2:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_2:Net_1203\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_2:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_669
        );
        Output = \QuadDec_2:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_2:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_668
        );
        Output = \QuadDec_2:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_2:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_491) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_2:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_491 ,
        cs_addr_2 => \QuadDec_2:Net_1251\ ,
        cs_addr_1 => \QuadDec_2:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_2:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\

controlcell: Name =\QuadDec_2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_491 ,
        control_7 => \QuadDec_2:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_2:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_2:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_2:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_2:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_2:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_2:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_2:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART_1:dp_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =isr_TC
        PORT MAP (
            interrupt => Net_486 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_961 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=6]: 
Pin : Name = ENCO4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ENCO4(0)__PA ,
        fb => Net_669 ,
        pad => ENCO4(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = ENCO3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ENCO3(0)__PA ,
        fb => Net_668 ,
        pad => ENCO3(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = ENCO1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ENCO1(0)__PA ,
        fb => Net_488 ,
        pad => ENCO1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = ENCO2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ENCO2(0)__PA ,
        fb => Net_489 ,
        pad => ENCO2(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Timer(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Timer(0)__PA ,
        pad => Timer(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=4]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        pin_input => Net_415 ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        pin_input => Net_277 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART_1:Dp\
        PORT MAP (
            in_clock_en => tmpOE__ENCO4_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__ENCO4_net_0 ,
            out_reset => zero ,
            interrupt => \USBUART_1:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=4]: 
Pin : Name = Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_3(0)__PA ,
        pin_input => Net_524 ,
        pad => Pin_3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_4(0)__PA ,
        pin_input => Net_525 ,
        pad => Pin_4(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBUART_1:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART_1:Dp(0)\__PA ,
        analog_term => \USBUART_1:Net_1000\ ,
        pad => \USBUART_1:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART_1:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART_1:Dm(0)\__PA ,
        analog_term => \USBUART_1:Net_597\ ,
        pad => \USBUART_1:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_491 ,
            dclk_0 => Net_491_local ,
            dclk_glb_1 => Net_118 ,
            dclk_1 => Net_118_local ,
            dclk_glb_2 => Net_522 ,
            dclk_2 => Net_522_local ,
            dclk_glb_3 => Net_10 ,
            dclk_3 => Net_10_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Timer_1:TimerHW\
        PORT MAP (
            clock => Net_10 ,
            enable => __ONE__ ,
            tc => \Timer_1:Net_51\ ,
            cmp => \Timer_1:Net_261\ ,
            irq => Net_486 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART_1:USB\
        PORT MAP (
            dp => \USBUART_1:Net_1000\ ,
            dm => \USBUART_1:Net_597\ ,
            sof_int => Net_961 ,
            arb_int => \USBUART_1:Net_1889\ ,
            usb_int => \USBUART_1:Net_1876\ ,
            ept_int_8 => \USBUART_1:ep_int_8\ ,
            ept_int_7 => \USBUART_1:ep_int_7\ ,
            ept_int_6 => \USBUART_1:ep_int_6\ ,
            ept_int_5 => \USBUART_1:ep_int_5\ ,
            ept_int_4 => \USBUART_1:ep_int_4\ ,
            ept_int_3 => \USBUART_1:ep_int_3\ ,
            ept_int_2 => \USBUART_1:ep_int_2\ ,
            ept_int_1 => \USBUART_1:ep_int_1\ ,
            ept_int_0 => \USBUART_1:ep_int_0\ ,
            ord_int => \USBUART_1:Net_95\ ,
            dma_req_7 => \USBUART_1:dma_request_7\ ,
            dma_req_6 => \USBUART_1:dma_request_6\ ,
            dma_req_5 => \USBUART_1:dma_request_5\ ,
            dma_req_4 => \USBUART_1:dma_request_4\ ,
            dma_req_3 => \USBUART_1:dma_request_3\ ,
            dma_req_2 => \USBUART_1:dma_request_2\ ,
            dma_req_1 => \USBUART_1:dma_request_1\ ,
            dma_req_0 => \USBUART_1:dma_request_0\ ,
            dma_termin => \USBUART_1:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
   0 |   6 |     * |      NONE |     HI_Z_DIGITAL |          ENCO4(0) | FB(Net_669)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |          ENCO3(0) | FB(Net_668)
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
   1 |   6 |     * |      NONE |     HI_Z_DIGITAL |          ENCO1(0) | FB(Net_488)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |          ENCO2(0) | FB(Net_489)
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |          Timer(0) | 
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
  12 |   4 |     * |      NONE |         CMOS_OUT |          Pin_2(0) | In(Net_415)
     |   5 |     * |      NONE |         CMOS_OUT |          Pin_1(0) | In(Net_277)
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
  15 |   4 |     * |      NONE |         CMOS_OUT |          Pin_3(0) | In(Net_524)
     |   5 |     * |      NONE |         CMOS_OUT |          Pin_4(0) | In(Net_525)
     |   6 |       |   FALLING |      HI_Z_ANALOG | \USBUART_1:Dp(0)\ | Analog(\USBUART_1:Net_1000\)
     |   7 |       |      NONE |      HI_Z_ANALOG | \USBUART_1:Dm(0)\ | Analog(\USBUART_1:Net_597\)
----------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 32s.370ms
Digital Placement phase: Elapsed time ==> 35s.305ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Hardware2_r.vh2" --pcf-path "Hardware2.pco" --des-name "Hardware2" --dsf-path "Hardware2.dsf" --sdc-path "Hardware2.sdc" --lib-path "Hardware2_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 6s.806ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 1s.043ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.091ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Hardware2_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.775ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.005ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.216ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 75s.838ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 75s.848ms
API generation phase: Elapsed time ==> 3s.692ms
Dependency generation phase: Elapsed time ==> 0s.060ms
Cleanup phase: Elapsed time ==> 0s.021ms
