```verilog
module SignExtender (
    input  wire [7:0]  in,  // 8-bit signed input
    output wire [31:0] out  // 32-bit signed output
);

    assign out = { {24{in[7]}}, in };  // Sign extend the 8-bit input to 32-bits

endmodule
```