Netlist file: /Users/miadnasr/final3/vtr-verilog-to-routing/vtr_flow/benchmarks/verilog_writer_benchmarks_blif/alu4.net   Architecture file: sample_arch.xml
Array size: 15 x 15 logic blocks

#block name	x	y	subblk	block number
#----------	--	--	------	------------
out:o_7_	6	0	1	#0
out:o_4_	9	0	4	#1
o_4_		9	8	0	#2
o_7_		6	3	0	#3
out:o_5_	14	16	3	#4
out:o_3_	13	0	1	#5
out:o_6_	11	16	6	#6
o_5_		14	14	0	#7
o_3_		13	7	0	#8
o_6_		11	12	0	#9
n_n1231		9	6	0	#10
out:o_2_	0	11	6	#11
[7244]		6	10	0	#12
n_n1253		7	2	0	#13
[6823]		5	6	0	#14
[7263]		5	11	0	#15
[6694]		14	3	0	#16
n_n991		8	13	0	#17
n_n1236		6	8	0	#18
n_n983		14	6	0	#19
[1412]		6	4	0	#20
n_n1241		7	10	0	#21
[6667]		9	3	0	#22
n_n1255		7	3	0	#23
n_n1250		9	1	0	#24
o_2_		3	11	0	#25
[7310]		6	12	0	#26
n_n1256		7	6	0	#27
[7118]		15	8	0	#28
n_n978		14	2	0	#29
[6806]		6	5	0	#30
[6782]		7	1	0	#31
[6567]		5	1	0	#32
n_n1240		6	6	0	#33
[7117]		11	9	0	#34
[7311]		5	4	0	#35
n_n976		15	5	0	#36
n_n957		13	2	0	#37
[7262]		5	14	0	#38
n_n1265		8	3	0	#39
n_n1264		11	3	0	#40
n_n970		6	1	0	#41
n_n1245		1	4	0	#42
n_n993		7	11	0	#43
n_n984		9	9	0	#44
[6791]		14	9	0	#45
n_n835		7	4	0	#46
[1385]		5	3	0	#47
[6919]		9	14	0	#48
[6869]		15	12	0	#49
[7151]		11	6	0	#50
[1686]		9	2	0	#51
[7232]		3	9	0	#52
[7054]		15	9	0	#53
n_n981		13	8	0	#54
[7233]		1	10	0	#55
[7319]		3	7	0	#56
[1547]		8	2	0	#57
[7318]		1	12	0	#58
[6605]		3	4	0	#59
n_n1120		15	13	0	#60
n_n752		7	5	0	#61
n_n1129		7	14	0	#62
[6757]		8	6	0	#63
n_n910		15	7	0	#64
n_n1243		3	2	0	#65
n_n1248		5	2	0	#66
[17]		15	2	0	#67
[1504]		13	6	0	#68
n_n1123		11	15	0	#69
n_n1234		5	8	0	#70
n_n1128		6	15	0	#71
[784]		3	13	0	#72
n_n675		11	2	0	#73
[1474]		13	10	0	#74
out:o_1_	16	2	3	#75
[6551]		6	9	0	#76
n_n837		13	4	0	#77
n_n710		8	4	0	#78
[7076]		15	11	0	#79
n_n792		13	13	0	#80
[6575]		5	12	0	#81
n_n716		7	15	0	#82
n_n853		14	13	0	#83
[6858]		15	14	0	#84
n_n1127		9	15	0	#85
n_n699		13	5	0	#86
[7168]		8	8	0	#87
[1186]		3	15	0	#88
[201]		8	9	0	#89
n_n816		11	8	0	#90
n_n822		9	13	0	#91
n_n683		13	1	0	#92
n_n764		13	9	0	#93
[256]		8	14	0	#94
[24]		14	5	0	#95
[6975]		15	10	0	#96
[7167]		15	3	0	#97
[1584]		14	4	0	#98
[6890]		3	14	0	#99
[6946]		14	12	0	#100
[6678]		11	1	0	#101
[1511]		11	10	0	#102
[277]		9	11	0	#103
[313]		9	5	0	#104
n_n913		8	7	0	#105
[1283]		11	14	0	#106
[7196]		6	14	0	#107
[1490]		15	6	0	#108
n_n826		13	11	0	#109
[1327]		14	15	0	#110
[1195]		11	13	0	#111
n_n639		6	2	0	#112
[949]		6	7	0	#113
n_n346		13	12	0	#114
[1097]		15	4	0	#115
[68]		14	7	0	#116
[73]		3	5	0	#117
[1076]		1	11	0	#118
n_n755		8	5	0	#119
[1033]		14	1	0	#120
[6997]		8	12	0	#121
[1767]		5	5	0	#122
[6714]		5	10	0	#123
[669]		14	10	0	#124
[98]		5	9	0	#125
[557]		8	11	0	#126
[86]		5	15	0	#127
[657]		11	11	0	#128
[7255]		7	13	0	#129
[7082]		1	9	0	#130
n_n623		5	13	0	#131
[70]		9	12	0	#132
[7010]		9	7	0	#133
[6857]		13	14	0	#134
n_n277		9	4	0	#135
[322]		11	5	0	#136
[307]		3	10	0	#137
[1768]		5	7	0	#138
[479]		7	7	0	#139
[1620]		3	3	0	#140
[436]		13	3	0	#141
[1542]		8	15	0	#142
[666]		14	8	0	#143
[667]		9	10	0	#144
[402]		8	1	0	#145
[612]		7	8	0	#146
[7203]		7	9	0	#147
[533]		7	12	0	#148
[6645]		3	6	0	#149
[130]		6	13	0	#150
[128]		1	8	0	#151
[127]		6	11	0	#152
[6660]		11	4	0	#153
out:o_0_	0	7	0	#154
[6934]		3	12	0	#155
[1720]		3	8	0	#156
[1529]		14	11	0	#157
[1763]		8	10	0	#158
[7092]		11	7	0	#159
o_0_		1	7	0	#160
i_0_		16	8	7	#161
i_3_		10	0	4	#162
i_2_		10	0	5	#163
i_11_		7	16	7	#164
i_6_		10	16	2	#165
i_7_		9	16	3	#166
i_1_		16	8	1	#167
i_12_		7	16	6	#168
i_5_		16	8	3	#169
i_4_		16	8	4	#170
i_13_		16	9	2	#171
i_8_		10	16	0	#172
i_10_		7	16	5	#173
i_9_		7	16	0	#174
