/usr/bin/env time -v /home/moises-leiva/vtr-verilog-to-routing/ace2/scripts/extract_clk_from_blif.py ace_clk.txt BK_16b.abc.blif
/home/moises-leiva/vtr-verilog-to-routing/ace2/scripts/extract_clk_from_blif.py:12: SyntaxWarning: invalid escape sequence '\s'
  matches = re.findall("^\s*\.latch\s+.*?\s+.*?\s+.*?\s+(.*?)\s+.*?$", text, re.M | re.I)
Clocks found:
   clk
	Command being timed: "/home/moises-leiva/vtr-verilog-to-routing/ace2/scripts/extract_clk_from_blif.py ace_clk.txt BK_16b.abc.blif"
	User time (seconds): 0.01
	System time (seconds): 0.00
	Percent of CPU this job got: 100%
	Elapsed (wall clock) time (h:mm:ss or m:ss): 0:00.01
	Average shared text size (kbytes): 0
	Average unshared data size (kbytes): 0
	Average stack size (kbytes): 0
	Average total size (kbytes): 0
	Maximum resident set size (kbytes): 10544
	Average resident set size (kbytes): 0
	Major (requiring I/O) page faults: 0
	Minor (reclaiming a frame) page faults: 1229
	Voluntary context switches: 3
	Involuntary context switches: 0
	Swaps: 0
	File system inputs: 16
	File system outputs: 8
	Socket messages sent: 0
	Socket messages received: 0
	Signals delivered: 0
	Page size (bytes): 4096
	Exit status: 0
