{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 21 01:47:09 2009 " "Info: Processing started: Wed Oct 21 01:47:09 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seqchk -c seqchk " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off seqchk -c seqchk" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/seq_gen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RTL/seq_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 seq_gen " "Info: Found entity 1: seq_gen" {  } { { "RTL/seq_gen.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/seqchk/RTL/seq_gen.v" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/seqchk.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RTL/seqchk.v" { { "Info" "ISGN_ENTITY_NAME" "1 seqchk " "Info: Found entity 1: seqchk" {  } { { "RTL/seqchk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/seqchk/RTL/seqchk.v" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "seqchk " "Info: Elaborating entity \"seqchk\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seq_gen seq_gen:u_seq_gen " "Info: Elaborating entity \"seq_gen\" for hierarchy \"seq_gen:u_seq_gen\"" {  } { { "RTL/seqchk.v" "u_seq_gen" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/seqchk/RTL/seqchk.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|seqchk\|curr_st 8 " "Info: State machine \"\|seqchk\|curr_st\" contains 8 states" {  } { { "RTL/seqchk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/seqchk/RTL/seqchk.v" 43 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|seqchk\|curr_st " "Info: Selected Auto state machine encoding method for state machine \"\|seqchk\|curr_st\"" {  } { { "RTL/seqchk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/seqchk/RTL/seqchk.v" 43 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|seqchk\|curr_st " "Info: Encoding result for state machine \"\|seqchk\|curr_st\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "8 " "Info: Completed encoding using 8 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "curr_st.0000000 " "Info: Encoded state bit \"curr_st.0000000\"" {  } { { "RTL/seqchk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/seqchk/RTL/seqchk.v" 43 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "curr_st.S7 " "Info: Encoded state bit \"curr_st.S7\"" {  } { { "RTL/seqchk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/seqchk/RTL/seqchk.v" 43 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "curr_st.S6 " "Info: Encoded state bit \"curr_st.S6\"" {  } { { "RTL/seqchk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/seqchk/RTL/seqchk.v" 43 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "curr_st.S5 " "Info: Encoded state bit \"curr_st.S5\"" {  } { { "RTL/seqchk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/seqchk/RTL/seqchk.v" 43 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "curr_st.S4 " "Info: Encoded state bit \"curr_st.S4\"" {  } { { "RTL/seqchk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/seqchk/RTL/seqchk.v" 43 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "curr_st.S3 " "Info: Encoded state bit \"curr_st.S3\"" {  } { { "RTL/seqchk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/seqchk/RTL/seqchk.v" 43 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "curr_st.S2 " "Info: Encoded state bit \"curr_st.S2\"" {  } { { "RTL/seqchk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/seqchk/RTL/seqchk.v" 43 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "curr_st.S1 " "Info: Encoded state bit \"curr_st.S1\"" {  } { { "RTL/seqchk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/seqchk/RTL/seqchk.v" 43 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|seqchk\|curr_st.0000000 00000000 " "Info: State \"\|seqchk\|curr_st.0000000\" uses code string \"00000000\"" {  } { { "RTL/seqchk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/seqchk/RTL/seqchk.v" 43 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|seqchk\|curr_st.S1 10000001 " "Info: State \"\|seqchk\|curr_st.S1\" uses code string \"10000001\"" {  } { { "RTL/seqchk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/seqchk/RTL/seqchk.v" 43 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|seqchk\|curr_st.S2 10000010 " "Info: State \"\|seqchk\|curr_st.S2\" uses code string \"10000010\"" {  } { { "RTL/seqchk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/seqchk/RTL/seqchk.v" 43 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|seqchk\|curr_st.S3 10000100 " "Info: State \"\|seqchk\|curr_st.S3\" uses code string \"10000100\"" {  } { { "RTL/seqchk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/seqchk/RTL/seqchk.v" 43 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|seqchk\|curr_st.S4 10001000 " "Info: State \"\|seqchk\|curr_st.S4\" uses code string \"10001000\"" {  } { { "RTL/seqchk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/seqchk/RTL/seqchk.v" 43 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|seqchk\|curr_st.S5 10010000 " "Info: State \"\|seqchk\|curr_st.S5\" uses code string \"10010000\"" {  } { { "RTL/seqchk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/seqchk/RTL/seqchk.v" 43 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|seqchk\|curr_st.S6 10100000 " "Info: State \"\|seqchk\|curr_st.S6\" uses code string \"10100000\"" {  } { { "RTL/seqchk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/seqchk/RTL/seqchk.v" 43 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|seqchk\|curr_st.S7 11000000 " "Info: State \"\|seqchk\|curr_st.S7\" uses code string \"11000000\"" {  } { { "RTL/seqchk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/seqchk/RTL/seqchk.v" 43 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "RTL/seqchk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/seqchk/RTL/seqchk.v" 43 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "RTL/seqchk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/seqchk/RTL/seqchk.v" 40 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Info: Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Info: Implemented 15 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "142 " "Info: Allocated 142 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 21 01:47:11 2009 " "Info: Processing ended: Wed Oct 21 01:47:11 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
