remark: firmware/nnet_utils/nnet_conv2d_latency.h:55:25: Inlining function 'nnet::product::mult<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::weight_t*, config2::bias_t*)'
remark: firmware/nnet_utils/nnet_conv2d_latency.h:41:9: Loop 'PixelLoop' is marked as complete unroll implied by the pipeline pragma
remark: firmware/nnet_utils/nnet_conv2d_latency.h:48:13: Loop 'Product1' is marked as complete unroll implied by the pipeline pragma
remark: firmware/nnet_utils/nnet_conv2d_latency.h:52:17: Loop 'Product2' is marked as complete unroll implied by the pipeline pragma
remark: firmware/nnet_utils/nnet_conv2d_latency.h:62:13: Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma
remark: firmware/nnet_utils/nnet_conv2d_latency.h:69:13: Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma
remark: firmware/nnet_utils/nnet_conv2d_latency.h:72:17: Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma
remark: firmware/nnet_utils/nnet_conv2d_latency.h:80:13: Loop 'Result' is marked as complete unroll implied by the pipeline pragma
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'PixelLoop' (firmware/nnet_utils/nnet_conv2d_latency.h:41:9) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 10
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Result' (firmware/nnet_utils/nnet_conv2d_latency.h:80:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_conv2d_latency.h:69:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 9
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_conv2d_latency.h:62:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product1' (firmware/nnet_utils/nnet_conv2d_latency.h:48:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 9
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Result' (firmware/nnet_utils/nnet_conv2d_latency.h:80:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_conv2d_latency.h:69:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 9
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_conv2d_latency.h:62:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product1' (firmware/nnet_utils/nnet_conv2d_latency.h:48:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 9
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Result' (firmware/nnet_utils/nnet_conv2d_latency.h:80:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_conv2d_latency.h:69:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 9
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_conv2d_latency.h:62:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product1' (firmware/nnet_utils/nnet_conv2d_latency.h:48:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 9
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Result' (firmware/nnet_utils/nnet_conv2d_latency.h:80:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_conv2d_latency.h:69:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 9
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_conv2d_latency.h:62:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product1' (firmware/nnet_utils/nnet_conv2d_latency.h:48:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 9
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Result' (firmware/nnet_utils/nnet_conv2d_latency.h:80:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_conv2d_latency.h:69:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 9
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_conv2d_latency.h:62:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product1' (firmware/nnet_utils/nnet_conv2d_latency.h:48:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 9
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Result' (firmware/nnet_utils/nnet_conv2d_latency.h:80:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_conv2d_latency.h:69:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 9
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_conv2d_latency.h:62:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product1' (firmware/nnet_utils/nnet_conv2d_latency.h:48:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 9
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Result' (firmware/nnet_utils/nnet_conv2d_latency.h:80:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_conv2d_latency.h:69:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 9
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_conv2d_latency.h:62:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product1' (firmware/nnet_utils/nnet_conv2d_latency.h:48:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 9
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Result' (firmware/nnet_utils/nnet_conv2d_latency.h:80:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_conv2d_latency.h:69:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 9
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_conv2d_latency.h:62:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product1' (firmware/nnet_utils/nnet_conv2d_latency.h:48:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 9
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Result' (firmware/nnet_utils/nnet_conv2d_latency.h:80:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_conv2d_latency.h:69:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 9
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_conv2d_latency.h:62:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product1' (firmware/nnet_utils/nnet_conv2d_latency.h:48:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 9
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Result' (firmware/nnet_utils/nnet_conv2d_latency.h:80:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_conv2d_latency.h:69:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 9
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv2d_latency.h:72:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_conv2d_latency.h:62:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product1' (firmware/nnet_utils/nnet_conv2d_latency.h:48:13) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 9
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv2d_latency.h:52:17) in function 'nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1
remark: firmware/nnet_utils/nnet_conv2d_latency.h:15:0: Inlining function 'std::enable_if<!(std::is_same<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(config2_mult::accum_t)' into 'void nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::weight_t*, config2::bias_t*)'
remark: firmware/weights/b2.h:12:0: Applying array_partition to 'b2': Complete partitioning on dimension 1.
remark: firmware/weights/w2.h:12:0: Applying array_partition to 'w2': Complete partitioning on dimension 1.
remark: firmware/nnet_utils/nnet_conv2d_latency.h:19:12: Applying array_partition to 'data_buf': Complete partitioning on dimension 1. Complete partitioning on dimension 2.
remark: firmware/model_test.cpp:10:0: Applying array_partition to 'layer2_out': Complete partitioning on dimension 1.
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_99' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_98' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_97' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_96' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_95' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_94' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_93' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_92' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_91' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_90' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_89' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_88' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_87' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_86' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_85' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_84' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_83' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_82' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_81' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_80' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_79' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_78' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_77' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_76' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_75' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_74' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_73' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_72' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_71' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_70' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_69' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_68' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_67' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_66' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_65' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_64' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_63' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_62' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_61' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_60' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_59' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_58' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_57' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_56' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_55' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_54' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_53' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_52' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_51' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_50' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_49' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_48' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_47' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_46' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_45' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_44' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_43' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_42' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_41' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_40' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_39' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_38' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_37' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_36' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_35' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_34' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_33' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_32' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_31' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_30' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_29' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_28' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_27' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_26' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_25' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_24' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_23' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_22' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_21' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_20' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_19' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_18' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_17' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_16' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_15' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_14' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_13' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_12' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_11' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_10' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_9' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_8' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_7' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_6' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_5' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_4' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_3' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_2' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_1' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Aggregating scalar variable 'layer2_out_0' with compact=bit mode in 25-bits
remark: firmware/model_test.cpp:10:0: Applying array_reshape to 'x_in': Complete reshaping on dimension 1.
remark: firmware/nnet_utils/nnet_conv2d_latency.h:38:2: Automatically inlining function 'nnet::fill_buffer_2<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, config2>::fill_buffer(ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [9], unsigned int)' to improve effectiveness of pipeline pragma in function 'void nnet::conv_2d_latency_cl<ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<25, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::weight_t*, config2::bias_t*)'
===-------------------------------------------------------------------------===
                         Miscellaneous Ungrouped Timers
===-------------------------------------------------------------------------===

   ---User Time---   --System Time--   --User+System--   ---Wall Time---  --- Name ---
   7.6915 (100.0%)   0.1391 (100.0%)   7.8306 (100.0%)   7.8318 (100.0%)  Code Generation Time
   7.6915 (100.0%)   0.1391 (100.0%)   7.8306 (100.0%)   7.8318 (100.0%)  Total

===-------------------------------------------------------------------------===
                      ... Pass execution timing report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 8.1209 seconds (8.1213 wall clock)

   ---User Time---   --System Time--   --User+System--   ---Wall Time---  --- Name ---
   2.8080 ( 35.3%)   0.0000 (  0.0%)   2.8080 ( 34.6%)   2.8084 ( 34.6%)  MemSSAOpt - Memory SSA based optimizations
   0.6015 (  7.6%)   0.0000 (  0.0%)   0.6015 (  7.4%)   0.6015 (  7.4%)  Memory SSA
   0.5011 (  6.3%)   0.0000 (  0.0%)   0.5011 (  6.2%)   0.5011 (  6.2%)  ReflowCheckPragmaConflicts - check pragma conflicts in reflow
   0.3958 (  5.0%)   0.0360 ( 23.0%)   0.4318 (  5.3%)   0.4318 (  5.3%)  ArrayReshape - Reshape Arrays into Wider Arrays
   0.4223 (  5.3%)   0.0038 (  2.4%)   0.4261 (  5.2%)   0.4261 (  5.2%)  Memory Summary
   0.1994 (  2.5%)   0.0040 (  2.5%)   0.2034 (  2.5%)   0.2034 (  2.5%)  Struct object aggregation
   0.1824 (  2.3%)   0.0131 (  8.4%)   0.1956 (  2.4%)   0.1954 (  2.4%)  Dominator Tree Construction
   0.1881 (  2.4%)   0.0000 (  0.0%)   0.1881 (  2.3%)   0.1883 (  2.3%)  Global Value Numbering
   0.1881 (  2.4%)   0.0001 (  0.0%)   0.1882 (  2.3%)   0.1882 (  2.3%)  Global Value Numbering
   0.1107 (  1.4%)   0.0040 (  2.5%)   0.1147 (  1.4%)   0.1147 (  1.4%)  Reflow pragma unroll loops
   0.1050 (  1.3%)   0.0073 (  4.7%)   0.1123 (  1.4%)   0.1121 (  1.4%)  Natural Loop Information
   0.1091 (  1.4%)   0.0000 (  0.0%)   0.1091 (  1.3%)   0.1091 (  1.3%)  Generate HLS compatible IR
   0.0956 (  1.2%)   0.0000 (  0.0%)   0.0956 (  1.2%)   0.0958 (  1.2%)  ArrayPartition - Partition Arrays into Banks
   0.0892 (  1.1%)   0.0000 (  0.0%)   0.0892 (  1.1%)   0.0892 (  1.1%)  Lower intermediate type generated by HLSGen
   0.0707 (  0.9%)   0.0040 (  2.5%)   0.0746 (  0.9%)   0.0746 (  0.9%)  Automatic array partition transformation
   0.0544 (  0.7%)   0.0039 (  2.5%)   0.0583 (  0.7%)   0.0583 (  0.7%)  Auto automatic array partition analysis
   0.0532 (  0.7%)   0.0034 (  2.2%)   0.0566 (  0.7%)   0.0566 (  0.7%)  Auto automatic array partition analysis
   0.0560 (  0.7%)   0.0000 (  0.0%)   0.0560 (  0.7%)   0.0561 (  0.7%)  Jump Threading
   0.0483 (  0.6%)   0.0028 (  1.8%)   0.0511 (  0.6%)   0.0511 (  0.6%)  Inliner for always_inline functions
   0.0495 (  0.6%)   0.0000 (  0.0%)   0.0495 (  0.6%)   0.0495 (  0.6%)  Detach IR Wrapper
   0.0334 (  0.4%)   0.0040 (  2.5%)   0.0374 (  0.5%)   0.0374 (  0.5%)  Auto automatic array partition analysis
   0.0241 (  0.3%)   0.0111 (  7.1%)   0.0352 (  0.4%)   0.0352 (  0.4%)  Auto automatic array partition analysis
   0.0283 (  0.4%)   0.0000 (  0.0%)   0.0283 (  0.3%)   0.0283 (  0.3%)  Bitcode for HLS
   0.0252 (  0.3%)   0.0000 (  0.0%)   0.0252 (  0.3%)   0.0252 (  0.3%)  Global Value Numbering
   0.0251 (  0.3%)   0.0000 (  0.0%)   0.0252 (  0.3%)   0.0252 (  0.3%)  Global Value Numbering
   0.0236 (  0.3%)   0.0000 (  0.0%)   0.0236 (  0.3%)   0.0236 (  0.3%)  PredicateAnalyzer - Predidate Analysis
   0.0235 (  0.3%)   0.0000 (  0.0%)   0.0235 (  0.3%)   0.0235 (  0.3%)  PredicateAnalyzer - Predidate Analysis
   0.0154 (  0.2%)   0.0000 (  0.0%)   0.0154 (  0.2%)   0.0154 (  0.2%)  Global Value Numbering
   0.0153 (  0.2%)   0.0000 (  0.0%)   0.0153 (  0.2%)   0.0153 (  0.2%)  Remove redundant instructions
   0.0141 (  0.2%)   0.0000 (  0.0%)   0.0141 (  0.2%)   0.0141 (  0.2%)  Merge accesses
   0.0140 (  0.2%)   0.0000 (  0.0%)   0.0140 (  0.2%)   0.0139 (  0.2%)  Dead Store Elimination
   0.0134 (  0.2%)   0.0000 (  0.0%)   0.0134 (  0.2%)   0.0134 (  0.2%)  Undecay arrays
   0.0133 (  0.2%)   0.0000 (  0.0%)   0.0133 (  0.2%)   0.0133 (  0.2%)  Global Value Numbering
   0.0128 (  0.2%)   0.0000 (  0.0%)   0.0128 (  0.2%)   0.0128 (  0.2%)  Global Value Numbering
   0.0122 (  0.2%)   0.0004 (  0.2%)   0.0126 (  0.2%)   0.0126 (  0.2%)  Combine redundant instructions
   0.0119 (  0.1%)   0.0000 (  0.0%)   0.0119 (  0.1%)   0.0119 (  0.1%)  AccessGroup - Group the memory access for the same object
   0.0114 (  0.1%)   0.0000 (  0.0%)   0.0114 (  0.1%)   0.0114 (  0.1%)  Analyze sequential accesses
   0.0110 (  0.1%)   0.0000 (  0.0%)   0.0110 (  0.1%)   0.0110 (  0.1%)   automatic function inline driven by performance to break up circuit dependence
   0.0108 (  0.1%)   0.0000 (  0.0%)   0.0108 (  0.1%)   0.0108 (  0.1%)  Loop Invariant Code Motion
   0.0107 (  0.1%)   0.0000 (  0.0%)   0.0107 (  0.1%)   0.0107 (  0.1%)  Dead Store Elimination
   0.0107 (  0.1%)   0.0000 (  0.0%)   0.0107 (  0.1%)   0.0107 (  0.1%)  Dead Store Elimination
   0.0106 (  0.1%)   0.0000 (  0.0%)   0.0106 (  0.1%)   0.0106 (  0.1%)  Dead Store Elimination
   0.0101 (  0.1%)   0.0000 (  0.0%)   0.0101 (  0.1%)   0.0101 (  0.1%)  Dead Store Elimination
   0.0076 (  0.1%)   0.0024 (  1.5%)   0.0100 (  0.1%)   0.0100 (  0.1%)  Generate IR Wrapper
   0.0096 (  0.1%)   0.0000 (  0.0%)   0.0096 (  0.1%)   0.0096 (  0.1%)  Global Value Numbering
   0.0096 (  0.1%)   0.0000 (  0.0%)   0.0096 (  0.1%)   0.0096 (  0.1%)  Global Value Numbering
   0.0096 (  0.1%)   0.0000 (  0.0%)   0.0096 (  0.1%)   0.0096 (  0.1%)  Global Value Numbering
   0.0095 (  0.1%)   0.0000 (  0.0%)   0.0095 (  0.1%)   0.0095 (  0.1%)  Global Value Numbering
   0.0094 (  0.1%)   0.0000 (  0.0%)   0.0094 (  0.1%)   0.0094 (  0.1%)  Loop Invariant Code Motion
   0.0092 (  0.1%)   0.0000 (  0.0%)   0.0092 (  0.1%)   0.0092 (  0.1%)  Dead Store Elimination
   0.0091 (  0.1%)   0.0000 (  0.0%)   0.0091 (  0.1%)   0.0091 (  0.1%)  Simplify the CFG
   0.0087 (  0.1%)   0.0004 (  0.2%)   0.0091 (  0.1%)   0.0091 (  0.1%)  Dead Store Elimination
   0.0090 (  0.1%)   0.0000 (  0.0%)   0.0090 (  0.1%)   0.0090 (  0.1%)  Value Propagation
   0.0090 (  0.1%)   0.0000 (  0.0%)   0.0090 (  0.1%)   0.0090 (  0.1%)  Global Value Numbering
   0.0090 (  0.1%)   0.0000 (  0.0%)   0.0090 (  0.1%)   0.0090 (  0.1%)  Dead Store Elimination
   0.0049 (  0.1%)   0.0040 (  2.5%)   0.0089 (  0.1%)   0.0089 (  0.1%)  Early GVN Hoisting of Expressions
   0.0050 (  0.1%)   0.0035 (  2.2%)   0.0084 (  0.1%)   0.0084 (  0.1%)  AlignMemory - Align memory accesses
   0.0083 (  0.1%)   0.0000 (  0.0%)   0.0084 (  0.1%)   0.0084 (  0.1%)  Pragma preprocessing after clang
   0.0083 (  0.1%)   0.0000 (  0.0%)   0.0084 (  0.1%)   0.0084 (  0.1%)  Dead Store Elimination
   0.0083 (  0.1%)   0.0000 (  0.0%)   0.0083 (  0.1%)   0.0083 (  0.1%)  Object Decomposition
   0.0081 (  0.1%)   0.0000 (  0.0%)   0.0081 (  0.1%)   0.0081 (  0.1%)  AlignMemory - Align memory accesses
   0.0081 (  0.1%)   0.0000 (  0.0%)   0.0081 (  0.1%)   0.0081 (  0.1%)  Dead Store Elimination
   0.0081 (  0.1%)   0.0000 (  0.0%)   0.0081 (  0.1%)   0.0081 (  0.1%)  Lower HLS related attributes
   0.0080 (  0.1%)   0.0000 (  0.0%)   0.0080 (  0.1%)   0.0080 (  0.1%)  Dead Store Elimination
   0.0080 (  0.1%)   0.0000 (  0.0%)   0.0080 (  0.1%)   0.0080 (  0.1%)  Memory Summary
   0.0080 (  0.1%)   0.0000 (  0.0%)   0.0080 (  0.1%)   0.0080 (  0.1%)  Dead Store Elimination
   0.0072 (  0.1%)   0.0004 (  0.2%)   0.0076 (  0.1%)   0.0076 (  0.1%)  Early GVN Hoisting of Expressions
   0.0059 (  0.1%)   0.0016 (  1.0%)   0.0075 (  0.1%)   0.0075 (  0.1%)  Early GVN Hoisting of Expressions
   0.0074 (  0.1%)   0.0000 (  0.0%)   0.0074 (  0.1%)   0.0074 (  0.1%)  Early GVN Hoisting of Expressions
   0.0073 (  0.1%)   0.0000 (  0.0%)   0.0073 (  0.1%)   0.0073 (  0.1%)  AlignMemory - Align memory accesses
   0.0072 (  0.1%)   0.0000 (  0.0%)   0.0072 (  0.1%)   0.0072 (  0.1%)  Synthesis checker
   0.0070 (  0.1%)   0.0000 (  0.0%)   0.0070 (  0.1%)   0.0070 (  0.1%)  Produce message if basic block has too many instructions
   0.0070 (  0.1%)   0.0000 (  0.0%)   0.0070 (  0.1%)   0.0070 (  0.1%)  Interprocedural Sparse Conditional Constant Propagation
   0.0070 (  0.1%)   0.0000 (  0.0%)   0.0070 (  0.1%)   0.0070 (  0.1%)  Early GVN Hoisting of Expressions
   0.0067 (  0.1%)   0.0000 (  0.0%)   0.0067 (  0.1%)   0.0067 (  0.1%)  Memory Summary
   0.0066 (  0.1%)   0.0000 (  0.0%)   0.0066 (  0.1%)   0.0066 (  0.1%)  Global Value Numbering
   0.0055 (  0.1%)   0.0011 (  0.7%)   0.0066 (  0.1%)   0.0066 (  0.1%)  Memory Summary
   0.0064 (  0.1%)   0.0000 (  0.0%)   0.0064 (  0.1%)   0.0064 (  0.1%)  Dump HBM driver helper code
   0.0064 (  0.1%)   0.0000 (  0.0%)   0.0064 (  0.1%)   0.0064 (  0.1%)  AlignMemory - Align memory accesses
   0.0035 (  0.0%)   0.0029 (  1.8%)   0.0063 (  0.1%)   0.0063 (  0.1%)  Simple constant propagation
   0.0056 (  0.1%)   0.0007 (  0.4%)   0.0063 (  0.1%)   0.0063 (  0.1%)  Early GVN Hoisting of Expressions
   0.0063 (  0.1%)   0.0000 (  0.0%)   0.0063 (  0.1%)   0.0063 (  0.1%)  Global Value Numbering
   0.0063 (  0.1%)   0.0000 (  0.0%)   0.0063 (  0.1%)   0.0063 (  0.1%)  Value Propagation
   0.0063 (  0.1%)   0.0000 (  0.0%)   0.0063 (  0.1%)   0.0063 (  0.1%)  Global Value Numbering
   0.0062 (  0.1%)   0.0000 (  0.0%)   0.0062 (  0.1%)   0.0062 (  0.1%)  Global Value Numbering
   0.0062 (  0.1%)   0.0000 (  0.0%)   0.0062 (  0.1%)   0.0062 (  0.1%)  Global Value Numbering
   0.0062 (  0.1%)   0.0000 (  0.0%)   0.0062 (  0.1%)   0.0062 (  0.1%)  Global Value Numbering
   0.0061 (  0.1%)   0.0000 (  0.0%)   0.0061 (  0.1%)   0.0061 (  0.1%)  Global Value Numbering
   0.0061 (  0.1%)   0.0000 (  0.0%)   0.0061 (  0.1%)   0.0061 (  0.1%)  Global Value Numbering
   0.0061 (  0.1%)   0.0000 (  0.0%)   0.0061 (  0.1%)   0.0061 (  0.1%)  Global Value Numbering
   0.0057 (  0.1%)   0.0000 (  0.0%)   0.0057 (  0.1%)   0.0057 (  0.1%)  Aggressive Dead Code Elimination
   0.0057 (  0.1%)   0.0000 (  0.0%)   0.0057 (  0.1%)   0.0057 (  0.1%)  AlignMemory - Align memory accesses
   0.0055 (  0.1%)   0.0000 (  0.0%)   0.0055 (  0.1%)   0.0055 (  0.1%)  Global Value Numbering
   0.0055 (  0.1%)   0.0000 (  0.0%)   0.0055 (  0.1%)   0.0055 (  0.1%)  Early GVN Hoisting of Expressions
   0.0054 (  0.1%)   0.0000 (  0.0%)   0.0054 (  0.1%)   0.0054 (  0.1%)  Dead Store Elimination
   0.0037 (  0.0%)   0.0017 (  1.1%)   0.0054 (  0.1%)   0.0054 (  0.1%)  Dead Store Elimination
   0.0054 (  0.1%)   0.0000 (  0.0%)   0.0054 (  0.1%)   0.0054 (  0.1%)   automatic function inline driven by performance to break up circuit dependence
   0.0054 (  0.1%)   0.0000 (  0.0%)   0.0054 (  0.1%)   0.0054 (  0.1%)  Interprocedural Sparse Conditional Constant Propagation
   0.0051 (  0.1%)   0.0003 (  0.2%)   0.0054 (  0.1%)   0.0054 (  0.1%)  Scalar Evolution Analysis
   0.0054 (  0.1%)   0.0000 (  0.0%)   0.0054 (  0.1%)   0.0054 (  0.1%)  Dead Store Elimination
   0.0052 (  0.1%)   0.0000 (  0.0%)   0.0052 (  0.1%)   0.0052 (  0.1%)  Deduce function attributes
   0.0051 (  0.1%)   0.0000 (  0.0%)   0.0051 (  0.1%)   0.0051 (  0.1%)  Value Propagation
   0.0051 (  0.1%)   0.0000 (  0.0%)   0.0051 (  0.1%)   0.0051 (  0.1%)  Induction Variable Simplification
   0.0050 (  0.1%)   0.0000 (  0.0%)   0.0050 (  0.1%)   0.0050 (  0.1%)  Value Propagation
   0.0050 (  0.1%)   0.0000 (  0.0%)   0.0050 (  0.1%)   0.0050 (  0.1%)  Loop Load Elimination
   0.0050 (  0.1%)   0.0000 (  0.0%)   0.0050 (  0.1%)   0.0050 (  0.1%)  Global Value Numbering
   0.0049 (  0.1%)   0.0000 (  0.0%)   0.0049 (  0.1%)   0.0049 (  0.1%)  Global Value Numbering
   0.0049 (  0.1%)   0.0000 (  0.0%)   0.0049 (  0.1%)   0.0049 (  0.1%)  Aggressive Dead Code Elimination
   0.0049 (  0.1%)   0.0000 (  0.0%)   0.0049 (  0.1%)   0.0049 (  0.1%)  Aggressive Dead Code Elimination
   0.0048 (  0.1%)   0.0000 (  0.0%)   0.0048 (  0.1%)   0.0048 (  0.1%)  Induction Variable Simplification
   0.0048 (  0.1%)   0.0000 (  0.0%)   0.0048 (  0.1%)   0.0048 (  0.1%)  Value Propagation
   0.0048 (  0.1%)   0.0000 (  0.0%)   0.0048 (  0.1%)   0.0048 (  0.1%)  Global Value Numbering
   0.0048 (  0.1%)   0.0000 (  0.0%)   0.0048 (  0.1%)   0.0048 (  0.1%)  Value Propagation
   0.0040 (  0.0%)   0.0008 (  0.5%)   0.0047 (  0.1%)   0.0047 (  0.1%)  Induction Variable Simplification
   0.0047 (  0.1%)   0.0000 (  0.0%)   0.0047 (  0.1%)   0.0047 (  0.1%)  Aggressive Dead Code Elimination
   0.0046 (  0.1%)   0.0000 (  0.0%)   0.0046 (  0.1%)   0.0046 (  0.1%)  Collect complexity metrics for FE reflow
   0.0046 (  0.1%)   0.0000 (  0.0%)   0.0046 (  0.1%)   0.0046 (  0.1%)  Value Propagation
   0.0046 (  0.1%)   0.0000 (  0.0%)   0.0046 (  0.1%)   0.0046 (  0.1%)  Aggressive Dead Code Elimination
   0.0046 (  0.1%)   0.0000 (  0.0%)   0.0046 (  0.1%)   0.0046 (  0.1%)  LegacyShiftRegisterRecognize - Recognize shift registers and memory
   0.0046 (  0.1%)   0.0000 (  0.0%)   0.0046 (  0.1%)   0.0046 (  0.1%)  Combine redundant instructions
   0.0046 (  0.1%)   0.0000 (  0.0%)   0.0046 (  0.1%)   0.0046 (  0.1%)  Value Propagation
   0.0045 (  0.1%)   0.0000 (  0.0%)   0.0045 (  0.1%)   0.0045 (  0.1%)  Promote 'by reference' arguments to scalars
   0.0045 (  0.1%)   0.0000 (  0.0%)   0.0045 (  0.1%)   0.0045 (  0.1%)  Value Propagation
   0.0044 (  0.1%)   0.0000 (  0.0%)   0.0045 (  0.1%)   0.0045 (  0.1%)  Aggressive Dead Code Elimination
   0.0044 (  0.1%)   0.0000 (  0.0%)   0.0044 (  0.1%)   0.0044 (  0.1%)  Automatically infer occurrence information
   0.0044 (  0.1%)   0.0000 (  0.0%)   0.0044 (  0.1%)   0.0044 (  0.1%)  Global Value Numbering
   0.0044 (  0.1%)   0.0000 (  0.0%)   0.0044 (  0.1%)   0.0044 (  0.1%)  Aggressive Dead Code Elimination
   0.0044 (  0.1%)   0.0000 (  0.0%)   0.0044 (  0.1%)   0.0044 (  0.1%)  Simplify the CFG
   0.0044 (  0.1%)   0.0000 (  0.0%)   0.0044 (  0.1%)   0.0044 (  0.1%)  Aggressive Dead Code Elimination
   0.0016 (  0.0%)   0.0028 (  1.8%)   0.0043 (  0.1%)   0.0043 (  0.1%)  AlignMemory - Align memory accesses
   0.0043 (  0.1%)   0.0000 (  0.0%)   0.0043 (  0.1%)   0.0043 (  0.1%)  Dead Store Elimination
   0.0043 (  0.1%)   0.0000 (  0.0%)   0.0043 (  0.1%)   0.0043 (  0.1%)  Aggressive Dead Code Elimination
   0.0043 (  0.1%)   0.0000 (  0.0%)   0.0043 (  0.1%)   0.0043 (  0.1%)  Induction Variable Simplification
   0.0043 (  0.1%)   0.0000 (  0.0%)   0.0043 (  0.1%)   0.0043 (  0.1%)  Aggressive Dead Code Elimination
   0.0043 (  0.1%)   0.0000 (  0.0%)   0.0043 (  0.1%)   0.0042 (  0.1%)  Combine redundant instructions
   0.0011 (  0.0%)   0.0032 (  2.0%)   0.0042 (  0.1%)   0.0042 (  0.1%)  AlignMemory - Align memory accesses
   0.0042 (  0.1%)   0.0000 (  0.0%)   0.0042 (  0.1%)   0.0042 (  0.1%)  AlignMemory - Align memory accesses
   0.0042 (  0.1%)   0.0000 (  0.0%)   0.0042 (  0.1%)   0.0042 (  0.1%)  Aggressive Dead Code Elimination
   0.0042 (  0.1%)   0.0000 (  0.0%)   0.0042 (  0.1%)   0.0042 (  0.1%)  Aggressive Dead Code Elimination
   0.0042 (  0.1%)   0.0000 (  0.0%)   0.0042 (  0.1%)   0.0042 (  0.1%)  AlignMemory - Align memory accesses
   0.0042 (  0.1%)   0.0000 (  0.0%)   0.0042 (  0.1%)   0.0042 (  0.1%)  Aggressive Dead Code Elimination
   0.0042 (  0.1%)   0.0000 (  0.0%)   0.0042 (  0.1%)   0.0042 (  0.1%)  Interprocedural Sparse Conditional Constant Propagation
   0.0041 (  0.1%)   0.0000 (  0.0%)   0.0041 (  0.1%)   0.0041 (  0.1%)  Aggressive Dead Code Elimination
   0.0041 (  0.1%)   0.0000 (  0.0%)   0.0041 (  0.1%)   0.0041 (  0.1%)  Aggressive Dead Code Elimination
   0.0041 (  0.1%)   0.0000 (  0.0%)   0.0041 (  0.1%)   0.0041 (  0.1%)  Aggressive Dead Code Elimination
   0.0041 (  0.1%)   0.0000 (  0.0%)   0.0041 (  0.1%)   0.0041 (  0.1%)  Aggressive Dead Code Elimination
   0.0041 (  0.1%)   0.0000 (  0.0%)   0.0041 (  0.1%)   0.0041 (  0.1%)  Value Propagation
   0.0040 (  0.1%)   0.0000 (  0.0%)   0.0040 (  0.0%)   0.0040 (  0.0%)  Value Propagation
   0.0040 (  0.1%)   0.0000 (  0.0%)   0.0040 (  0.0%)   0.0040 (  0.0%)  Aggressive Dead Code Elimination
   0.0039 (  0.0%)   0.0001 (  0.1%)   0.0040 (  0.0%)   0.0040 (  0.0%)  Aggressive Dead Code Elimination
   0.0040 (  0.0%)   0.0000 (  0.0%)   0.0040 (  0.0%)   0.0040 (  0.0%)  Simple constant propagation
   0.0039 (  0.0%)   0.0001 (  0.0%)   0.0039 (  0.0%)   0.0039 (  0.0%)  Value Propagation
   0.0025 (  0.0%)   0.0015 (  0.9%)   0.0039 (  0.0%)   0.0039 (  0.0%)  Dead Store Elimination
   0.0039 (  0.0%)   0.0000 (  0.0%)   0.0039 (  0.0%)   0.0039 (  0.0%)  Aggressive Dead Code Elimination
   0.0039 (  0.0%)   0.0000 (  0.0%)   0.0039 (  0.0%)   0.0039 (  0.0%)  Memory Summary
   0.0039 (  0.0%)   0.0000 (  0.0%)   0.0039 (  0.0%)   0.0039 (  0.0%)  Aggressive Dead Code Elimination
   0.0039 (  0.0%)   0.0000 (  0.0%)   0.0039 (  0.0%)   0.0039 (  0.0%)  Aggressive Dead Code Elimination
   0.0039 (  0.0%)   0.0000 (  0.0%)   0.0039 (  0.0%)   0.0039 (  0.0%)  Aggressive Dead Code Elimination
   0.0039 (  0.0%)   0.0000 (  0.0%)   0.0039 (  0.0%)   0.0039 (  0.0%)  Print module to file
   0.0039 (  0.0%)   0.0000 (  0.0%)   0.0039 (  0.0%)   0.0039 (  0.0%)  Aggressive Dead Code Elimination
   0.0038 (  0.0%)   0.0000 (  0.0%)   0.0038 (  0.0%)   0.0038 (  0.0%)  Dead Store Elimination
   0.0038 (  0.0%)   0.0000 (  0.0%)   0.0038 (  0.0%)   0.0038 (  0.0%)  Dead Store Elimination
   0.0038 (  0.0%)   0.0000 (  0.0%)   0.0038 (  0.0%)   0.0038 (  0.0%)  Dead Store Elimination
   0.0037 (  0.0%)   0.0000 (  0.0%)   0.0037 (  0.0%)   0.0037 (  0.0%)  Aggressive Dead Code Elimination
   0.0037 (  0.0%)   0.0000 (  0.0%)   0.0037 (  0.0%)   0.0037 (  0.0%)  Memory SSA
   0.0036 (  0.0%)   0.0000 (  0.0%)   0.0036 (  0.0%)   0.0036 (  0.0%)  Dead Store Elimination
   0.0036 (  0.0%)   0.0000 (  0.0%)   0.0036 (  0.0%)   0.0036 (  0.0%)  Aggressive Dead Code Elimination
   0.0036 (  0.0%)   0.0000 (  0.0%)   0.0036 (  0.0%)   0.0036 (  0.0%)  Remove redundant instructions
   0.0036 (  0.0%)   0.0000 (  0.0%)   0.0036 (  0.0%)   0.0036 (  0.0%)  Dead Store Elimination
   0.0035 (  0.0%)   0.0000 (  0.0%)   0.0036 (  0.0%)   0.0036 (  0.0%)  Early GVN Hoisting of Expressions
   0.0035 (  0.0%)   0.0000 (  0.0%)   0.0035 (  0.0%)   0.0035 (  0.0%)  Array out of bound check
   0.0035 (  0.0%)   0.0000 (  0.0%)   0.0035 (  0.0%)   0.0035 (  0.0%)  Early GVN Hoisting of Expressions
   0.0034 (  0.0%)   0.0000 (  0.0%)   0.0034 (  0.0%)   0.0034 (  0.0%)  Early GVN Hoisting of Expressions
   0.0034 (  0.0%)   0.0000 (  0.0%)   0.0034 (  0.0%)   0.0034 (  0.0%)  Global Value Numbering
   0.0033 (  0.0%)   0.0000 (  0.0%)   0.0033 (  0.0%)   0.0033 (  0.0%)  Global Value Numbering
   0.0021 (  0.0%)   0.0012 (  0.8%)   0.0033 (  0.0%)   0.0033 (  0.0%)  Remove redundant instructions
   0.0032 (  0.0%)   0.0000 (  0.0%)   0.0032 (  0.0%)   0.0032 (  0.0%)  Inliner for always_inline functions
   0.0032 (  0.0%)   0.0000 (  0.0%)   0.0032 (  0.0%)   0.0032 (  0.0%)  Dead Store Elimination
   0.0032 (  0.0%)   0.0000 (  0.0%)   0.0032 (  0.0%)   0.0032 (  0.0%)  Global Value Numbering
   0.0030 (  0.0%)   0.0002 (  0.1%)   0.0032 (  0.0%)   0.0032 (  0.0%)  Global Value Numbering
   0.0031 (  0.0%)   0.0000 (  0.0%)   0.0031 (  0.0%)   0.0031 (  0.0%)  Global Value Numbering
   0.0031 (  0.0%)   0.0000 (  0.0%)   0.0031 (  0.0%)   0.0031 (  0.0%)  Global Value Numbering
   0.0023 (  0.0%)   0.0008 (  0.5%)   0.0031 (  0.0%)   0.0031 (  0.0%)  Memory SSA
   0.0031 (  0.0%)   0.0000 (  0.0%)   0.0031 (  0.0%)   0.0031 (  0.0%)  Dead Store Elimination
   0.0031 (  0.0%)   0.0000 (  0.0%)   0.0031 (  0.0%)   0.0031 (  0.0%)  Dead Store Elimination
   0.0031 (  0.0%)   0.0000 (  0.0%)   0.0031 (  0.0%)   0.0031 (  0.0%)  Dead Store Elimination
   0.0030 (  0.0%)   0.0000 (  0.0%)   0.0030 (  0.0%)   0.0030 (  0.0%)  Dead Store Elimination
   0.0030 (  0.0%)   0.0000 (  0.0%)   0.0030 (  0.0%)   0.0030 (  0.0%)  Dominator Tree Construction
   0.0030 (  0.0%)   0.0000 (  0.0%)   0.0030 (  0.0%)   0.0030 (  0.0%)  Combine redundant instructions
   0.0030 (  0.0%)   0.0000 (  0.0%)   0.0030 (  0.0%)   0.0029 (  0.0%)  Memory SSA
   0.0029 (  0.0%)   0.0000 (  0.0%)   0.0029 (  0.0%)   0.0029 (  0.0%)  Remove redundant instructions
   0.0029 (  0.0%)   0.0000 (  0.0%)   0.0029 (  0.0%)   0.0029 (  0.0%)  Resolve full load/store
   0.0028 (  0.0%)   0.0000 (  0.0%)   0.0028 (  0.0%)   0.0028 (  0.0%)  Collect complexity metrics for FE reflow
   0.0028 (  0.0%)   0.0000 (  0.0%)   0.0028 (  0.0%)   0.0028 (  0.0%)  Global Value Numbering
   0.0027 (  0.0%)   0.0000 (  0.0%)   0.0027 (  0.0%)   0.0027 (  0.0%)  Combine redundant instructions
   0.0027 (  0.0%)   0.0000 (  0.0%)   0.0027 (  0.0%)   0.0027 (  0.0%)  Dead Store Elimination
   0.0027 (  0.0%)   0.0000 (  0.0%)   0.0027 (  0.0%)   0.0027 (  0.0%)  Collect complexity metrics for FE reflow
   0.0027 (  0.0%)   0.0000 (  0.0%)   0.0027 (  0.0%)   0.0027 (  0.0%)  Dead Store Elimination
   0.0025 (  0.0%)   0.0002 (  0.1%)   0.0027 (  0.0%)   0.0027 (  0.0%)  Dead Instruction Elimination
   0.0026 (  0.0%)   0.0000 (  0.0%)   0.0026 (  0.0%)   0.0026 (  0.0%)  Dead Store Elimination
   0.0026 (  0.0%)   0.0000 (  0.0%)   0.0026 (  0.0%)   0.0026 (  0.0%)  Memory SSA
   0.0026 (  0.0%)   0.0000 (  0.0%)   0.0026 (  0.0%)   0.0026 (  0.0%)  Simplify loop CFG
   0.0026 (  0.0%)   0.0000 (  0.0%)   0.0026 (  0.0%)   0.0026 (  0.0%)  Combine redundant instructions
   0.0026 (  0.0%)   0.0000 (  0.0%)   0.0026 (  0.0%)   0.0026 (  0.0%)  Global Value Numbering
   0.0026 (  0.0%)   0.0000 (  0.0%)   0.0026 (  0.0%)   0.0026 (  0.0%)  Memory SSA
   0.0024 (  0.0%)   0.0002 (  0.1%)   0.0025 (  0.0%)   0.0026 (  0.0%)  Optimization Remark Emitter
   0.0025 (  0.0%)   0.0000 (  0.0%)   0.0025 (  0.0%)   0.0025 (  0.0%)  Global Value Numbering
   0.0005 (  0.0%)   0.0020 (  1.3%)   0.0025 (  0.0%)   0.0025 (  0.0%)  Memory SSA
   0.0025 (  0.0%)   0.0000 (  0.0%)   0.0025 (  0.0%)   0.0025 (  0.0%)  Combine redundant instructions
   0.0023 (  0.0%)   0.0002 (  0.1%)   0.0024 (  0.0%)   0.0025 (  0.0%)  Lazy Branch Probability Analysis
   0.0025 (  0.0%)   0.0000 (  0.0%)   0.0025 (  0.0%)   0.0025 (  0.0%)  Global Variable Optimizer
   0.0010 (  0.0%)   0.0014 (  0.9%)   0.0025 (  0.0%)   0.0025 (  0.0%)  Infer complete unroll based on pipeline pragma
   0.0024 (  0.0%)   0.0000 (  0.0%)   0.0024 (  0.0%)   0.0024 (  0.0%)  Memory SSA
   0.0020 (  0.0%)   0.0004 (  0.2%)   0.0024 (  0.0%)   0.0024 (  0.0%)  Memory SSA
   0.0024 (  0.0%)   0.0000 (  0.0%)   0.0024 (  0.0%)   0.0024 (  0.0%)  Combine redundant instructions
   0.0024 (  0.0%)   0.0000 (  0.0%)   0.0024 (  0.0%)   0.0024 (  0.0%)  Dominator Tree Construction
   0.0022 (  0.0%)   0.0001 (  0.1%)   0.0024 (  0.0%)   0.0024 (  0.0%)  Lazy Block Frequency Analysis
   0.0024 (  0.0%)   0.0000 (  0.0%)   0.0024 (  0.0%)   0.0024 (  0.0%)  Simple constant propagation
   0.0024 (  0.0%)   0.0000 (  0.0%)   0.0024 (  0.0%)   0.0024 (  0.0%)  Memory SSA
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Memory SSA
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Memory SSA
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  LoopDepAnalysis - Reflow Loop Dependence Annotation
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  ROM inference pass
   0.0023 (  0.0%)   0.0000 (  0.0%)   0.0023 (  0.0%)   0.0023 (  0.0%)  Combine redundant instructions
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Dominator Tree Construction
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Combine redundant instructions
   0.0011 (  0.0%)   0.0011 (  0.7%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Dominator Tree Construction
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Dominator Tree Construction
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Achieval II estimation - estimate acheival II lower bound according to constraint
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Interleave memory accesses
   0.0022 (  0.0%)   0.0000 (  0.0%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Combine redundant instructions
   0.0012 (  0.0%)   0.0009 (  0.6%)   0.0022 (  0.0%)   0.0022 (  0.0%)  Dominator Tree Construction
   0.0021 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Automatic inliner in reflow
   0.0021 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  RemoveConflictingBurst - Remove port conflicting bursts
   0.0021 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Memory SSA
   0.0021 (  0.0%)   0.0000 (  0.0%)   0.0021 (  0.0%)   0.0021 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Promote Memory to Register
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Simplify types in the LLVM IR, redundant type hierarchy
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Combine redundant instructions
   0.0019 (  0.0%)   0.0000 (  0.0%)   0.0019 (  0.0%)   0.0019 (  0.0%)  Simplify the CFG
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  AnnotateNoAlias - Annotate NoAlias Attribute on Arguments
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Promote Memory to Register
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Combine redundant instructions
   0.0002 (  0.0%)   0.0016 (  1.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Combine redundant instructions
   0.0018 (  0.0%)   0.0000 (  0.0%)   0.0018 (  0.0%)   0.0018 (  0.0%)  Collect complexity metrics for FE reflow
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Loop Invariant Code Motion
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Combine redundant instructions
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  ROM inference pass
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0017 (  0.0%)  Remove redundant instructions
   0.0017 (  0.0%)   0.0000 (  0.0%)   0.0017 (  0.0%)   0.0016 (  0.0%)  Aggressive Dead Code Elimination
   0.0016 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  Function Alias Analysis Results
   0.0016 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  Combine redundant instructions
   0.0016 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  Simplify the CFG
   0.0016 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0016 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  Merge accesses
   0.0016 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  Remove redundant instructions
   0.0016 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  Function Alias Analysis Results
   0.0016 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  Loop Invariant Code Motion
   0.0016 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  Loop Invariant Code Motion
   0.0016 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  Dominator Tree Construction
   0.0016 (  0.0%)   0.0000 (  0.0%)   0.0016 (  0.0%)   0.0016 (  0.0%)  Remove redundant instructions
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0014 (  0.9%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Dominator Tree Construction
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  AnnotateNoAlias - Annotate NoAlias Attribute on Arguments
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Post-Dominator Tree Construction
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Structure stription
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Combine redundant instructions
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Combine redundant instructions
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Combine redundant instructions
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Memory SSA
   0.0015 (  0.0%)   0.0000 (  0.0%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Memory SSA
   0.0000 (  0.0%)   0.0015 (  0.9%)   0.0015 (  0.0%)   0.0015 (  0.0%)  Automatic data reuse optimization
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Produce message if basic block has too many instructions
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Combine redundant instructions
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Dead Argument Elimination
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Lower HLS related loops
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Value Propagation
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Dominator Tree Construction
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Memory SSA
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Simplify the CFG
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Memory SSA
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Combine redundant instructions
   0.0013 (  0.0%)   0.0001 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Dominator Tree Construction
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Simplify types in the LLVM IR, redundant type hierarchy
   0.0014 (  0.0%)   0.0000 (  0.0%)   0.0014 (  0.0%)   0.0014 (  0.0%)  Memory SSA
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0014 (  0.0%)  Value Propagation
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Memory SSA
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Aggressive Dead Code Elimination
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Combine redundant instructions
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Combine redundant instructions
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Memory SSA
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Memory SSA
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Loop Sink Hoist
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Remove redundant instructions
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Value Propagation
   0.0002 (  0.0%)   0.0011 (  0.7%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Dominator Tree Construction
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Simplify the CFG
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0013 (  0.0%)  Dominator Tree Construction
   0.0013 (  0.0%)   0.0000 (  0.0%)   0.0013 (  0.0%)   0.0012 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Deduce function attributes
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Combine redundant instructions
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Natural Loop Information
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  AnnotateNoAlias - Annotate NoAlias Attribute on Arguments
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Combine redundant instructions
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Combine redundant instructions
   0.0007 (  0.0%)   0.0005 (  0.3%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Natural Loop Information
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Simplify the CFG
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  CallGraph Construction
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Dominator Tree Construction
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Dominator Tree Construction
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Dominator Tree Construction
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Dominator Tree Construction
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Value Propagation
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Simplify the CFG
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Value Propagation
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Value Propagation
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Dominator Tree Construction
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Remove redundant instructions
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Simplify the CFG
   0.0009 (  0.0%)   0.0003 (  0.2%)   0.0011 (  0.0%)   0.0012 (  0.0%)  Divergence Analysis
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0012 (  0.0%)  Remove redundant instructions
   0.0012 (  0.0%)   0.0000 (  0.0%)   0.0012 (  0.0%)   0.0012 (  0.0%)  Merge accesses
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Remove redundant instructions
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Aggressive Dead Code Elimination
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Simplify the CFG
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Simplify the CFG
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Remove redundant instructions
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Remove redundant instructions
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Critical Path Aanlysis
   0.0010 (  0.0%)   0.0001 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Dominator Tree Construction
   0.0010 (  0.0%)   0.0001 (  0.1%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Remove redundant instructions
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Simplify the CFG
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Synthesis checker
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  CallGraph Construction
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Aggressive Dead Code Elimination
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Dominator Tree Construction
   0.0011 (  0.0%)   0.0000 (  0.0%)   0.0011 (  0.0%)   0.0011 (  0.0%)  Reflow pragma unroll loops
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Critical Path Aanlysis
   0.0010 (  0.0%)   0.0001 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Remove redundant instructions
   0.0001 (  0.0%)   0.0009 (  0.6%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Dominator Tree Construction
   0.0006 (  0.0%)   0.0004 (  0.3%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Aggressive Dead Code Elimination
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Dominator Tree Construction
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Reflow pragma unroll loops
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Simplify the CFG
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Remove redundant instructions
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Post-Dominator Tree Construction
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Post-Dominator Tree Construction
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Remove redundant instructions
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Remove redundant instructions
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Jump Threading
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  CallGraph Construction
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Remove redundant instructions
   0.0010 (  0.0%)   0.0000 (  0.0%)   0.0010 (  0.0%)   0.0010 (  0.0%)  Infer PPPO for array-to-streams
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Remove redundant instructions
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Simplify the CFG
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Deduce function attributes
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Remove redundant instructions
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  CallGraph Construction
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Remove redundant instructions
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Remove redundant instructions
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Infer PPPO for array-to-streams
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Eliminate pointer selection
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Reflow pragma unroll loops
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Remove redundant instructions
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  dump pragma info via xml format
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  LoopDepAnalysis - Reflow Loop Dependence Annotation
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  CallGraph Construction
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0009 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0009 (  0.0%)   0.0000 (  0.0%)   0.0009 (  0.0%)   0.0008 (  0.0%)  Remove redundant instructions
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Infer PPPO for array-to-streams
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Remove redundant instructions
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Reflow pragma unroll loops
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Remove redundant instructions
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Array abnormal access check
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Remove redundant instructions
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Special handling of axis with side-channels
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Remove redundant instructions
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Remove redundant instructions
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Merge accesses
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Remove redundant instructions
   0.0007 (  0.0%)   0.0001 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Array out of bound check
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Dead Code Elimination
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Aggressive Dead Code Elimination
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Array abnormal access check
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Dominator Tree Construction
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Scalar Evolution Analysis
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Deduce function attributes
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Simplify the CFG
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Array out of bound check
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Dead Global Elimination
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Aggressive Dead Code Elimination
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0008 (  0.0%)  Dominator Tree Construction
   0.0008 (  0.0%)   0.0000 (  0.0%)   0.0008 (  0.0%)   0.0007 (  0.0%)  CallGraph Construction
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Array out of bound check
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Aggressive Dead Code Elimination
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Dominator Tree Construction
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Aggressive Dead Code Elimination
   0.0001 (  0.0%)   0.0006 (  0.4%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Dead Code Elimination
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Aggressive Dead Code Elimination
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Aggressive Dead Code Elimination
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Dead Global Elimination
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Aggressive Dead Code Elimination
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Aggressive Dead Code Elimination
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Extract dataflow loop
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Aggressive Dead Code Elimination
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Aggressive Dead Code Elimination
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Aggressive Dead Code Elimination
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Aggressive Dead Code Elimination
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Aggressive Dead Code Elimination
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Aggressive Dead Code Elimination
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Array out of bound check
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Array out of bound check
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Aggressive Dead Code Elimination
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Aggressive Dead Code Elimination
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0007 (  0.0%)  Dead Global Elimination
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0007 (  0.0%)  Promote Memory to Register
   0.0007 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.0%)   0.0006 (  0.0%)  Dead Code Elimination
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Dead Global Elimination
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Dead Global Elimination
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Simplify the CFG
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Induction Variable Simplification
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Disaggregation preprocessing
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  ReflowCheckVarPragmaConflicts - check variable pragma conflicts in reflow
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Dead Code Elimination
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Reflow pragma unroll loops
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Natural Loop Information
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Natural Loop Information
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Infer PPPO for array-to-streams
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Lower HLS related intrinsics
   0.0001 (  0.0%)   0.0005 (  0.3%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Rotate Loops
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Eliminate pointer selection
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  CallGraph Construction
   0.0006 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  CallGraph Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0006 (  0.0%)   0.0006 (  0.0%)  Natural Loop Information
   0.0004 (  0.0%)   0.0001 (  0.1%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0005 (  0.3%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Natural Loop Information
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Natural Loop Information
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Post-Dominator Tree Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Dominator Tree Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  CallGraph Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Natural Loop Information
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Natural Loop Information
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Post-Dominator Tree Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Natural Loop Information
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Post-Dominator Tree Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0005 (  0.3%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Natural Loop Information
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Natural Loop Information
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Natural Loop Information
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Infer complete unroll based on pipeline pragma
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Induction Variable Simplification
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Dominator Tree Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Post-Dominator Tree Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  CallGraph Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  CallGraph Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Function Alias Analysis Results
   0.0004 (  0.0%)   0.0001 (  0.1%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Post-Dominator Tree Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Post-Dominator Tree Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Post-Dominator Tree Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Detect single entry single exit regions
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Detect single entry single exit regions
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Infer complete unroll based on pipeline pragma
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Array abnormal access check
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Dominance Frontier Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Array abnormal access check
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Straight line strength reduction
   0.0000 (  0.0%)   0.0005 (  0.3%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Infer PPPO for array-to-streams
   0.0000 (  0.0%)   0.0005 (  0.3%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Array abnormal access check
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Memory Dependence Analysis
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  CallGraph Construction
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Array abnormal access check
   0.0000 (  0.0%)   0.0004 (  0.3%)   0.0005 (  0.0%)   0.0005 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0005 (  0.0%)  Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dominance Frontier Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  AccessGroup - Group the memory access for the same object
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  WidenBurst - Widen bursts
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Object Decomposition
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Natural Loop Information
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Recursively inline barriers caller to kernel
   0.0001 (  0.0%)   0.0003 (  0.2%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  CallGraph Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Post-Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Canonicalize natural loops
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Reduce the height of tree
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Natural Loop Information
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dead Argument Elimination
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0004 (  0.2%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Loop Invariant Code Motion
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Critical Path Aanlysis
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Remove unreachable basic blocks under switch
   0.0003 (  0.0%)   0.0001 (  0.1%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0002 (  0.2%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  CallGraph Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  InterfaceEncodingChange - Change Interface Encoding format
   0.0003 (  0.0%)   0.0001 (  0.1%)   0.0004 (  0.0%)   0.0004 (  0.0%)  LowerPredicate - Lower predicates to control-flow
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Undecay arrays
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Divergence Analysis
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  CallGraph Construction
   0.0002 (  0.0%)   0.0002 (  0.1%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Loop-Closed SSA Form Pass
   0.0002 (  0.0%)   0.0001 (  0.1%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0004 (  0.0%)  Function Alias Analysis Results
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0004 (  0.0%)  Divergence Analysis
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Loop-Closed SSA Form Pass
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Divergence Analysis
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Divergence Analysis
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Scalarize vector operations
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.1%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominance Frontier Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Divergence Analysis
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Interprocedural constant propagation
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0003 (  0.2%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Assign names to anonymous instructions (structure based)
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Resolve full load/store
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Canonicalize natural loops
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Canonicalize natural loops
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0001 (  0.1%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Critical Path Aanlysis
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0002 (  0.1%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Interprocedural constant propagation
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  CallGraph Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Canonicalize natural loops
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0003 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Canonicalize natural loops
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  LegacyShiftRegisterRecognize - Recognize shift registers and memory
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0001 (  0.1%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  CallGraph Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0002 (  0.0%)   0.0001 (  0.1%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0001 (  0.1%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Eliminate pointer selection
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  CallGraph Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  CallGraph Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0002 (  0.2%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0001 (  0.1%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  DefaultInterfaceBuilderNew - Build Default Top Interface
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Merge accesses
   0.0001 (  0.0%)   0.0002 (  0.1%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Eliminate pointer selection
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Lower directive scopes
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  CallGraph Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Remove unreachable basic blocks under switch
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  CallGraph Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0001 (  0.1%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0001 (  0.1%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Remove unreachable basic blocks under switch
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Resolve full load/store
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)   automatic parallel and pipeline insertion based performance constraint
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0003 (  0.2%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Lower tasks into dataflow form
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Reduce the height of tree
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Remove unreachable basic blocks under switch
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Canonicalize natural loops
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  CallGraph Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Delete dead loops
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)   automatic parallel and pipeline insertion based performance constraint
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Remove unreachable basic blocks under switch
   0.0001 (  0.0%)   0.0002 (  0.1%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Remove unreachable basic blocks under switch
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Promote Memory to Register
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  SimplifyPredicate - Simplify predicate
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  CallGraph Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  LowerPredicate - Lower predicates to control-flow
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Assign names to anonymous instructions (structure based)
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Post-Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dead Argument Elimination
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  ProduceBurstMessages - Produce Burst Messages
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0003 (  0.0%)  Eliminate pointer selection for FIFO
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0003 (  0.0%)  Dead Argument Elimination
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Interprocedural constant propagation
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dead Argument Elimination
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Remove unreachable basic blocks under switch
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Eliminate pointer selection
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0002 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dead Argument Elimination
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  AnnotateNoAlias - Annotate NoAlias Attribute on Arguments
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0002 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Eliminate pointer selection
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0002 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Delete dead loops
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dead Argument Elimination
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Simplify the CFG
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  demangle Name to normal Name
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Global Variable Optimizer
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  SimplifyPredicate - Simplify predicate
   0.0002 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Remove unreachable basic blocks under switch
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dataflow Process Duplication
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Lower BINDOP scope bundle
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Jump Threading
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  CallGraph Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Simplify the CFG
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Remove unreachable basic blocks under switch
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Remove unreachable basic blocks under switch
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Function Alias Analysis Results
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Remove unreachable basic blocks under switch
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Detect single entry single exit regions
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Simplify the CFG
   0.0001 (  0.0%)   0.0001 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Detect single entry single exit regions
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0001 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  CallGraph Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Simplify the CFG
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Simplify the CFG
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Simplify types in the LLVM IR, redundant type hierarchy
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0001 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0001 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Remove unreachable basic blocks under switch
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dead Code Elimination
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Simplify the CFG
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Change xcl attribute to call sideeffect
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  CallGraph Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Simplify loop CFG
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Infer nuw/nsw flags for instructions
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Aggressive Dead Code Elimination
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  LegalizeName - Check interface name in terms of HDL syntax
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  InferXCLAttributes - Infer XCL attributes
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominance Frontier Construction
   0.0001 (  0.0%)   0.0001 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominance Frontier Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0001 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Detect single entry single exit regions
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Induction Variable Simplification
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0001 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Detect single entry single exit regions
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominance Frontier Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Disaggregation preprocessing
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  CallGraph Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0001 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0002 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0002 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0001 (  0.1%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Lower black box
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  SROA
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Dominator Tree Construction
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Eliminate pointer selection
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0002 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0002 (  0.0%)  Canonicalize natural loops
   0.0002 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0001 (  0.1%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Infer loop trip count
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0001 (  0.1%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Internalize Global Symbols
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Control Dependence Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0000 (  0.0%)   0.0001 (  0.1%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Eliminate pointer selection
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Loop-Closed SSA Form Pass
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dead Global Elimination
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function duplication
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Loop-Closed SSA Form Pass
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Stream object marker
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Loop-Closed SSA Form Pass
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Remove unreachable basic blocks under switch
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Assign names to anonymous instructions (structure based)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Loop-Closed SSA Form Pass
   0.0000 (  0.0%)   0.0001 (  0.1%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dead Code Elimination
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Loop-Closed SSA Form Pass
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Loop-Closed SSA Form Pass
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Control Dependence Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Loop-Closed SSA Form Pass
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Post-Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Loop-Closed SSA Form Pass
   0.0000 (  0.0%)   0.0001 (  0.1%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Unswitch loops
   0.0000 (  0.0%)   0.0001 (  0.1%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  clean some traps produced by clang
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Assign names to anonymous instructions (structure based)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  AttrPropagation - Propagate Pointer Parameter Attribute
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  InferXCLAttrImplications - Infer XCL attribute implications
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Eliminate pointer selection
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Eliminate pointer selection
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Loop-Closed SSA Form Pass
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0001 (  0.1%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Branch Probability Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Optimization Remark Emitter
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Loop-Closed SSA Form Pass
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Block Frequency Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Block Frequency Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0001 (  0.1%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Promote Memory to Register
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Loop-Closed SSA Form Pass
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Remove unreachable basic blocks under switch
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Promote Memory to Register
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Loop-Closed SSA Form Pass
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  InterfaceCheck - Check Interface
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Remove unreachable basic blocks under switch
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Generate Loops to iterate over workitems
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Interprocedural constant propagation
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Loop-Closed SSA Form Pass
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Remove unreachable basic blocks under switch
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Remove unreachable basic blocks under switch
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Loop-Closed SSA Form Pass
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Simplify loop CFG
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dead Global Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Remove unreachable basic blocks under switch
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Remove unreachable basic blocks under switch
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Auto automatic array partition filter analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Loop-Closed SSA Form Pass
   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Loop-Closed SSA Form Pass
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  CallGraph Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Loop-Closed SSA Form Pass
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Loop-Closed SSA Form Pass
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Loop-Closed SSA Form Pass
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Remove unreachable basic blocks under switch
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dead Global Elimination
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Unify function exit nodes
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Struct object aggregation
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dead Global Elimination
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Promote Memory to Register
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Detect single entry single exit regions
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominance Frontier Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Dominator Tree Construction
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Function Alias Analysis Results
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Auto automatic array partition filter analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Merge accesses in the same region
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Loop-Closed SSA Form Pass
   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Auto automatic array partition filter analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Loop-Closed SSA Form Pass
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Loop-Closed SSA Form Pass
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Loop-Closed SSA Form Pass
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Loop-Closed SSA Form Pass
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Simplify loop CFG
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Lazy Value Information Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  SROA
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Natural Loop Information
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Auto automatic array partition filter analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Memory Dependence Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Simplify loop CFG
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Auto automatic array partition filter analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Rotate Loops
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  SROA
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Transform SSA value on top function to variable with pointer type
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0001 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Eliminate dead stores globally
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Infer set function attributes
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ShiftRegInference - Automatic Shift Register Inference
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Eliminate dead stores globally
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LayoutTransform - Layout Transform Pragma Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  SROA
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Predicate analysis under a loop context
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Promote Memory to Register
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Auto automatic array partition filter analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Delete dead loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Preprocessing before loop rotation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Global Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  SROA
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  SROA
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Delete dead loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower printf for the fpga target
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Loop Access Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  SROA
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Loop-Closed SSA Form Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Loop-Closed SSA Form Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower HLS related intrinsics
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LayoutTransform - Layout Transform Pragma Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Loop-Closed SSA Form Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Loop-Closed SSA Form Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LayoutTransform - Layout Transform Pragma Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ShiftRegInference - Automatic Shift Register Inference
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Eliminate dead stores globally
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Rotate Loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Loop-Closed SSA Form Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Argument Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Eliminate dead stores globally
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  SeqAccessesInference - Infer Sequential accesses for HLS C/C++
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Outline pipeline stages
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Delete dead loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Promote Memory to Register
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Build loop flatten cost model
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Loop-Closed SSA Form Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Predicate analysis under a loop context
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Analyze occurrence information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Promote Memory to Register
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Simplify loop CFG
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Rotate Loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Reflow auto unroll loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LayoutTransform - Layout Transform Pragma Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LayoutTransform - Layout Transform Pragma Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Infer workgroup size for opencl Kernel
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower stream depth
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Predicate SPIR Kernels
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Shrink Synchronization Regions in SPMD program to reduce CFG complexity
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  SPIRUpdateIntrRange - Update SPIR Intrinsics Metadata
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Expand private memory for each workitem in SPMD program
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Vectorize the SPMD regions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dead Global Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  SPIRUpdateIntrRange - Update SPIR Intrinsics Metadata
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Build Synchronization Regions in SPMD program
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ScalarEvolution-based Alias Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function duplication
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower memory intrinsic
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Value Information Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower llvm.assume to _ssdm_AssertFail
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Performance Evaluation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Structure Decomposition
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Delete dead loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Achieval II estimation - estimate acheival II lower bound according to constraint
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower HLS related intrinsics
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Performance Evaluation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Simplify loop CFG
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Achieval II estimation - estimate acheival II lower bound according to constraint
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Function Alias Analysis Results
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Entirety access check on array-to-stream
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  DeSPMD - Insert barriers into uniform loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Scalar Evolution Canonicalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Achieval II estimation - estimate acheival II lower bound according to constraint
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Collect basic metrics for FE reflow
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Promote Memory to Register
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  ArrayPartition - Partition Arrays into Banks
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Memory Dependence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Assumption Cache Tracker
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Optimization Remark Emitter
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  LCSSA Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lazy Block Frequency Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower intrinsics for FPGAs
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower intrinsics for FPGAs
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Revert PPPO for array-to-stream
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Revert PPPO for array-to-stream
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower intrinsics for FPGAs
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower intrinsics for FPGAs
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Eliminate guard varible
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Evaluate _ssdm_string2bits
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Revert PPPO for array-to-stream
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  A No-Op Barrier Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  A No-Op Barrier Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Revert PPPO for array-to-stream
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Entirety access check on array-to-stream
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Interface Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Eliminate guard varible
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  A No-Op Barrier Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  A No-Op Barrier Pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Target Transform Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Target Library Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Profile summary info
   7.9644 (100.0%)   0.1566 (100.0%)   8.1209 (100.0%)   8.1213 (100.0%)  Total

===-------------------------------------------------------------------------===
                                LLVM IR Parsing
===-------------------------------------------------------------------------===
  Total Execution Time: 0.0171 seconds (0.0171 wall clock)

   ---User Time---   --User+System--   ---Wall Time---  --- Name ---
   0.0171 (100.0%)   0.0171 (100.0%)   0.0171 (100.0%)  Parse IR
   0.0171 (100.0%)   0.0171 (100.0%)   0.0171 (100.0%)  Total

===-------------------------------------------------------------------------===
                          Clang front-end time report
===-------------------------------------------------------------------------===
  Total Execution Time: 7.8417 seconds (7.8429 wall clock)

   ---User Time---   --System Time--   --User+System--   ---Wall Time---  --- Name ---
   7.7025 (100.0%)   0.1392 (100.0%)   7.8417 (100.0%)   7.8429 (100.0%)  Clang front-end timer
   7.7025 (100.0%)   0.1392 (100.0%)   7.8417 (100.0%)   7.8429 (100.0%)  Total

