
Test_WS2812.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ce8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008b8  08005e88  08005e88  00015e88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006740  08006740  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08006740  08006740  00016740  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006748  08006748  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006748  08006748  00016748  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800674c  0800674c  0001674c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08006750  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005dc4  20000068  080067b8  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20005e2c  080067b8  00025e2c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010172  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000025a2  00000000  00000000  0003024d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f78  00000000  00000000  000327f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c25  00000000  00000000  00033768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018074  00000000  00000000  0003438d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011754  00000000  00000000  0004c401  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00091875  00000000  00000000  0005db55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004b54  00000000  00000000  000ef3cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  000f3f20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005e70 	.word	0x08005e70

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08005e70 	.word	0x08005e70

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800057c:	b5b0      	push	{r4, r5, r7, lr}
 800057e:	b096      	sub	sp, #88	; 0x58
 8000580:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */
  ColorRGB_t color[NUM_COLORS] = {
 8000582:	4b6b      	ldr	r3, [pc, #428]	; (8000730 <main+0x1b4>)
 8000584:	f107 0408 	add.w	r4, r7, #8
 8000588:	461d      	mov	r5, r3
 800058a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800058c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800058e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000590:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000592:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000594:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000596:	682b      	ldr	r3, [r5, #0]
 8000598:	461a      	mov	r2, r3
 800059a:	8022      	strh	r2, [r4, #0]
 800059c:	3402      	adds	r4, #2
 800059e:	0c1b      	lsrs	r3, r3, #16
 80005a0:	7023      	strb	r3, [r4, #0]
    {0,   0,   0  }  // C_BLACK
  };
  //ColorRGB_t* pixel[WS2812_NUM_LEDS_Y][WS2812_NUM_LEDS_X] = {0}; // fill with &color[C_COLOR]
                                                                
  /* maze vars */
  uint8_t startX = 0;
 80005a2:	2300      	movs	r3, #0
 80005a4:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
  uint8_t startY = 12;
 80005a8:	230c      	movs	r3, #12
 80005aa:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
  uint8_t exitX = 39;
 80005ae:	2327      	movs	r3, #39	; 0x27
 80005b0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint8_t exitY = 15;
 80005b4:	230f      	movs	r3, #15
 80005b6:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

  uint16_t i = 0, x = 0, y = 0; // index variables
 80005ba:	2300      	movs	r3, #0
 80005bc:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 80005c0:	2300      	movs	r3, #0
 80005c2:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 80005c6:	2300      	movs	r3, #0
 80005c8:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005cc:	f001 fcb0 	bl	8001f30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005d0:	f000 f8b6 	bl	8000740 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005d4:	f000 fa6a 	bl	8000aac <MX_GPIO_Init>
  MX_DMA_Init();
 80005d8:	f000 fa40 	bl	8000a5c <MX_DMA_Init>
  MX_USART2_UART_Init();
 80005dc:	f000 fa14 	bl	8000a08 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80005e0:	f000 f950 	bl	8000884 <MX_TIM2_Init>
  MX_TIM3_Init();
 80005e4:	f000 f9c2 	bl	800096c <MX_TIM3_Init>
  MX_SPI2_Init();
 80005e8:	f000 f916 	bl	8000818 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  ws2812_init();
 80005ec:	f001 fb3c 	bl	8001c68 <ws2812_init>
  initMaze(&maze, WS2812_NUM_LEDS_Y, WS2812_NUM_LEDS_X, startX, startY, exitX, exitY);
 80005f0:	f897 2041 	ldrb.w	r2, [r7, #65]	; 0x41
 80005f4:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80005f8:	9302      	str	r3, [sp, #8]
 80005fa:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80005fe:	9301      	str	r3, [sp, #4]
 8000600:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8000604:	9300      	str	r3, [sp, #0]
 8000606:	4613      	mov	r3, r2
 8000608:	2228      	movs	r2, #40	; 0x28
 800060a:	2118      	movs	r1, #24
 800060c:	4849      	ldr	r0, [pc, #292]	; (8000734 <main+0x1b8>)
 800060e:	f000 fac0 	bl	8000b92 <initMaze>
  initPath(&path, WS2812_NUM_LEDS_Y * WS2812_NUM_LEDS_X);
 8000612:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 8000616:	4848      	ldr	r0, [pc, #288]	; (8000738 <main+0x1bc>)
 8000618:	f000 fbb9 	bl	8000d8e <initPath>
  
  generateMaze(&maze);
 800061c:	4845      	ldr	r0, [pc, #276]	; (8000734 <main+0x1b8>)
 800061e:	f000 fd1f 	bl	8001060 <generateMaze>
  solveMaze(&maze, &path);
 8000622:	4945      	ldr	r1, [pc, #276]	; (8000738 <main+0x1bc>)
 8000624:	4843      	ldr	r0, [pc, #268]	; (8000734 <main+0x1b8>)
 8000626:	f000 fd60 	bl	80010ea <solveMaze>

  /* write maze to matrix */
  for (x = 0; x < WS2812_NUM_LEDS_X; x++)
 800062a:	2300      	movs	r3, #0
 800062c:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8000630:	e030      	b.n	8000694 <main+0x118>
  {
    for (y = 0; y < WS2812_NUM_LEDS_Y; y++)
 8000632:	2300      	movs	r3, #0
 8000634:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8000638:	e023      	b.n	8000682 <main+0x106>
    {
      if (maze.grid[y][x] == WALL)
 800063a:	4b3e      	ldr	r3, [pc, #248]	; (8000734 <main+0x1b8>)
 800063c:	69da      	ldr	r2, [r3, #28]
 800063e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8000642:	009b      	lsls	r3, r3, #2
 8000644:	4413      	add	r3, r2
 8000646:	681a      	ldr	r2, [r3, #0]
 8000648:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800064c:	4413      	add	r3, r2
 800064e:	781b      	ldrb	r3, [r3, #0]
 8000650:	2b01      	cmp	r3, #1
 8000652:	d111      	bne.n	8000678 <main+0xfc>
      {
        ws2812_pixel(x, y, &(ColorRGB_t){15, 15, 15}); // C_WHITE is too bright
 8000654:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8000658:	b2d8      	uxtb	r0, r3
 800065a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800065e:	b2d9      	uxtb	r1, r3
 8000660:	4a36      	ldr	r2, [pc, #216]	; (800073c <main+0x1c0>)
 8000662:	1d3b      	adds	r3, r7, #4
 8000664:	6812      	ldr	r2, [r2, #0]
 8000666:	4614      	mov	r4, r2
 8000668:	801c      	strh	r4, [r3, #0]
 800066a:	3302      	adds	r3, #2
 800066c:	0c12      	lsrs	r2, r2, #16
 800066e:	701a      	strb	r2, [r3, #0]
 8000670:	1d3b      	adds	r3, r7, #4
 8000672:	461a      	mov	r2, r3
 8000674:	f001 fb1a 	bl	8001cac <ws2812_pixel>
    for (y = 0; y < WS2812_NUM_LEDS_Y; y++)
 8000678:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800067c:	3301      	adds	r3, #1
 800067e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8000682:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8000686:	2b17      	cmp	r3, #23
 8000688:	d9d7      	bls.n	800063a <main+0xbe>
  for (x = 0; x < WS2812_NUM_LEDS_X; x++)
 800068a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800068e:	3301      	adds	r3, #1
 8000690:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8000694:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8000698:	2b27      	cmp	r3, #39	; 0x27
 800069a:	d9ca      	bls.n	8000632 <main+0xb6>
  } 
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  i = 0;
 800069c:	2300      	movs	r3, #0
 800069e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  while (1)
  {
    /* USER CODE END WHILE */
    ws2812_pixel(path.p[i].x, path.p[i].y, &color[C_YELLOW]); // TODO: start point is not in path
 80006a2:	4b25      	ldr	r3, [pc, #148]	; (8000738 <main+0x1bc>)
 80006a4:	6819      	ldr	r1, [r3, #0]
 80006a6:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 80006aa:	4613      	mov	r3, r2
 80006ac:	005b      	lsls	r3, r3, #1
 80006ae:	4413      	add	r3, r2
 80006b0:	009b      	lsls	r3, r3, #2
 80006b2:	440b      	add	r3, r1
 80006b4:	7818      	ldrb	r0, [r3, #0]
 80006b6:	4b20      	ldr	r3, [pc, #128]	; (8000738 <main+0x1bc>)
 80006b8:	6819      	ldr	r1, [r3, #0]
 80006ba:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 80006be:	4613      	mov	r3, r2
 80006c0:	005b      	lsls	r3, r3, #1
 80006c2:	4413      	add	r3, r2
 80006c4:	009b      	lsls	r3, r3, #2
 80006c6:	440b      	add	r3, r1
 80006c8:	7859      	ldrb	r1, [r3, #1]
 80006ca:	f107 0308 	add.w	r3, r7, #8
 80006ce:	3312      	adds	r3, #18
 80006d0:	461a      	mov	r2, r3
 80006d2:	f001 faeb 	bl	8001cac <ws2812_pixel>
    HAL_Delay(50);
 80006d6:	2032      	movs	r0, #50	; 0x32
 80006d8:	f001 fc9c 	bl	8002014 <HAL_Delay>
    ws2812_pixel(path.p[i].x, path.p[i].y, &color[C_BLACK]);
 80006dc:	4b16      	ldr	r3, [pc, #88]	; (8000738 <main+0x1bc>)
 80006de:	6819      	ldr	r1, [r3, #0]
 80006e0:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 80006e4:	4613      	mov	r3, r2
 80006e6:	005b      	lsls	r3, r3, #1
 80006e8:	4413      	add	r3, r2
 80006ea:	009b      	lsls	r3, r3, #2
 80006ec:	440b      	add	r3, r1
 80006ee:	7818      	ldrb	r0, [r3, #0]
 80006f0:	4b11      	ldr	r3, [pc, #68]	; (8000738 <main+0x1bc>)
 80006f2:	6819      	ldr	r1, [r3, #0]
 80006f4:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 80006f8:	4613      	mov	r3, r2
 80006fa:	005b      	lsls	r3, r3, #1
 80006fc:	4413      	add	r3, r2
 80006fe:	009b      	lsls	r3, r3, #2
 8000700:	440b      	add	r3, r1
 8000702:	7859      	ldrb	r1, [r3, #1]
 8000704:	f107 0308 	add.w	r3, r7, #8
 8000708:	3330      	adds	r3, #48	; 0x30
 800070a:	461a      	mov	r2, r3
 800070c:	f001 face 	bl	8001cac <ws2812_pixel>

    i++;
 8000710:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8000714:	3301      	adds	r3, #1
 8000716:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
    if (i == path.size) i = 0;
 800071a:	4b07      	ldr	r3, [pc, #28]	; (8000738 <main+0x1bc>)
 800071c:	889b      	ldrh	r3, [r3, #4]
 800071e:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8000722:	429a      	cmp	r2, r3
 8000724:	d1bd      	bne.n	80006a2 <main+0x126>
 8000726:	2300      	movs	r3, #0
 8000728:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
    ws2812_pixel(path.p[i].x, path.p[i].y, &color[C_YELLOW]); // TODO: start point is not in path
 800072c:	e7b9      	b.n	80006a2 <main+0x126>
 800072e:	bf00      	nop
 8000730:	08005e88 	.word	0x08005e88
 8000734:	20000270 	.word	0x20000270
 8000738:	20000290 	.word	0x20000290
 800073c:	08005ebc 	.word	0x08005ebc

08000740 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b094      	sub	sp, #80	; 0x50
 8000744:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000746:	f107 0320 	add.w	r3, r7, #32
 800074a:	2230      	movs	r2, #48	; 0x30
 800074c:	2100      	movs	r1, #0
 800074e:	4618      	mov	r0, r3
 8000750:	f004 fd6b 	bl	800522a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000754:	f107 030c 	add.w	r3, r7, #12
 8000758:	2200      	movs	r2, #0
 800075a:	601a      	str	r2, [r3, #0]
 800075c:	605a      	str	r2, [r3, #4]
 800075e:	609a      	str	r2, [r3, #8]
 8000760:	60da      	str	r2, [r3, #12]
 8000762:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000764:	2300      	movs	r3, #0
 8000766:	60bb      	str	r3, [r7, #8]
 8000768:	4b29      	ldr	r3, [pc, #164]	; (8000810 <SystemClock_Config+0xd0>)
 800076a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800076c:	4a28      	ldr	r2, [pc, #160]	; (8000810 <SystemClock_Config+0xd0>)
 800076e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000772:	6413      	str	r3, [r2, #64]	; 0x40
 8000774:	4b26      	ldr	r3, [pc, #152]	; (8000810 <SystemClock_Config+0xd0>)
 8000776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000778:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800077c:	60bb      	str	r3, [r7, #8]
 800077e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000780:	2300      	movs	r3, #0
 8000782:	607b      	str	r3, [r7, #4]
 8000784:	4b23      	ldr	r3, [pc, #140]	; (8000814 <SystemClock_Config+0xd4>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800078c:	4a21      	ldr	r2, [pc, #132]	; (8000814 <SystemClock_Config+0xd4>)
 800078e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000792:	6013      	str	r3, [r2, #0]
 8000794:	4b1f      	ldr	r3, [pc, #124]	; (8000814 <SystemClock_Config+0xd4>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800079c:	607b      	str	r3, [r7, #4]
 800079e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007a0:	2302      	movs	r3, #2
 80007a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007a4:	2301      	movs	r3, #1
 80007a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007a8:	2310      	movs	r3, #16
 80007aa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007ac:	2302      	movs	r3, #2
 80007ae:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007b0:	2300      	movs	r3, #0
 80007b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80007b4:	2310      	movs	r3, #16
 80007b6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80007b8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80007bc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80007be:	2304      	movs	r3, #4
 80007c0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80007c2:	2307      	movs	r3, #7
 80007c4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007c6:	f107 0320 	add.w	r3, r7, #32
 80007ca:	4618      	mov	r0, r3
 80007cc:	f002 fa88 	bl	8002ce0 <HAL_RCC_OscConfig>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d001      	beq.n	80007da <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80007d6:	f000 f9d7 	bl	8000b88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007da:	230f      	movs	r3, #15
 80007dc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007de:	2302      	movs	r3, #2
 80007e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007e2:	2300      	movs	r3, #0
 80007e4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007ea:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007ec:	2300      	movs	r3, #0
 80007ee:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007f0:	f107 030c 	add.w	r3, r7, #12
 80007f4:	2102      	movs	r1, #2
 80007f6:	4618      	mov	r0, r3
 80007f8:	f002 fcea 	bl	80031d0 <HAL_RCC_ClockConfig>
 80007fc:	4603      	mov	r3, r0
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d001      	beq.n	8000806 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000802:	f000 f9c1 	bl	8000b88 <Error_Handler>
  }
}
 8000806:	bf00      	nop
 8000808:	3750      	adds	r7, #80	; 0x50
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	40023800 	.word	0x40023800
 8000814:	40007000 	.word	0x40007000

08000818 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800081c:	4b17      	ldr	r3, [pc, #92]	; (800087c <MX_SPI2_Init+0x64>)
 800081e:	4a18      	ldr	r2, [pc, #96]	; (8000880 <MX_SPI2_Init+0x68>)
 8000820:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000822:	4b16      	ldr	r3, [pc, #88]	; (800087c <MX_SPI2_Init+0x64>)
 8000824:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000828:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800082a:	4b14      	ldr	r3, [pc, #80]	; (800087c <MX_SPI2_Init+0x64>)
 800082c:	2200      	movs	r2, #0
 800082e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000830:	4b12      	ldr	r3, [pc, #72]	; (800087c <MX_SPI2_Init+0x64>)
 8000832:	2200      	movs	r2, #0
 8000834:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000836:	4b11      	ldr	r3, [pc, #68]	; (800087c <MX_SPI2_Init+0x64>)
 8000838:	2200      	movs	r2, #0
 800083a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800083c:	4b0f      	ldr	r3, [pc, #60]	; (800087c <MX_SPI2_Init+0x64>)
 800083e:	2200      	movs	r2, #0
 8000840:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000842:	4b0e      	ldr	r3, [pc, #56]	; (800087c <MX_SPI2_Init+0x64>)
 8000844:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000848:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800084a:	4b0c      	ldr	r3, [pc, #48]	; (800087c <MX_SPI2_Init+0x64>)
 800084c:	2218      	movs	r2, #24
 800084e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000850:	4b0a      	ldr	r3, [pc, #40]	; (800087c <MX_SPI2_Init+0x64>)
 8000852:	2200      	movs	r2, #0
 8000854:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000856:	4b09      	ldr	r3, [pc, #36]	; (800087c <MX_SPI2_Init+0x64>)
 8000858:	2200      	movs	r2, #0
 800085a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800085c:	4b07      	ldr	r3, [pc, #28]	; (800087c <MX_SPI2_Init+0x64>)
 800085e:	2200      	movs	r2, #0
 8000860:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000862:	4b06      	ldr	r3, [pc, #24]	; (800087c <MX_SPI2_Init+0x64>)
 8000864:	220a      	movs	r2, #10
 8000866:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000868:	4804      	ldr	r0, [pc, #16]	; (800087c <MX_SPI2_Init+0x64>)
 800086a:	f002 fed1 	bl	8003610 <HAL_SPI_Init>
 800086e:	4603      	mov	r3, r0
 8000870:	2b00      	cmp	r3, #0
 8000872:	d001      	beq.n	8000878 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000874:	f000 f988 	bl	8000b88 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000878:	bf00      	nop
 800087a:	bd80      	pop	{r7, pc}
 800087c:	20000084 	.word	0x20000084
 8000880:	40003800 	.word	0x40003800

08000884 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b08e      	sub	sp, #56	; 0x38
 8000888:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800088a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800088e:	2200      	movs	r2, #0
 8000890:	601a      	str	r2, [r3, #0]
 8000892:	605a      	str	r2, [r3, #4]
 8000894:	609a      	str	r2, [r3, #8]
 8000896:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000898:	f107 0320 	add.w	r3, r7, #32
 800089c:	2200      	movs	r2, #0
 800089e:	601a      	str	r2, [r3, #0]
 80008a0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80008a2:	1d3b      	adds	r3, r7, #4
 80008a4:	2200      	movs	r2, #0
 80008a6:	601a      	str	r2, [r3, #0]
 80008a8:	605a      	str	r2, [r3, #4]
 80008aa:	609a      	str	r2, [r3, #8]
 80008ac:	60da      	str	r2, [r3, #12]
 80008ae:	611a      	str	r2, [r3, #16]
 80008b0:	615a      	str	r2, [r3, #20]
 80008b2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80008b4:	4b2c      	ldr	r3, [pc, #176]	; (8000968 <MX_TIM2_Init+0xe4>)
 80008b6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80008ba:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80008bc:	4b2a      	ldr	r3, [pc, #168]	; (8000968 <MX_TIM2_Init+0xe4>)
 80008be:	2200      	movs	r2, #0
 80008c0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008c2:	4b29      	ldr	r3, [pc, #164]	; (8000968 <MX_TIM2_Init+0xe4>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100;
 80008c8:	4b27      	ldr	r3, [pc, #156]	; (8000968 <MX_TIM2_Init+0xe4>)
 80008ca:	2264      	movs	r2, #100	; 0x64
 80008cc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008ce:	4b26      	ldr	r3, [pc, #152]	; (8000968 <MX_TIM2_Init+0xe4>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008d4:	4b24      	ldr	r3, [pc, #144]	; (8000968 <MX_TIM2_Init+0xe4>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80008da:	4823      	ldr	r0, [pc, #140]	; (8000968 <MX_TIM2_Init+0xe4>)
 80008dc:	f003 fa40 	bl	8003d60 <HAL_TIM_Base_Init>
 80008e0:	4603      	mov	r3, r0
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d001      	beq.n	80008ea <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 80008e6:	f000 f94f 	bl	8000b88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008ee:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80008f0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80008f4:	4619      	mov	r1, r3
 80008f6:	481c      	ldr	r0, [pc, #112]	; (8000968 <MX_TIM2_Init+0xe4>)
 80008f8:	f003 fb9c 	bl	8004034 <HAL_TIM_ConfigClockSource>
 80008fc:	4603      	mov	r3, r0
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d001      	beq.n	8000906 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 8000902:	f000 f941 	bl	8000b88 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000906:	4818      	ldr	r0, [pc, #96]	; (8000968 <MX_TIM2_Init+0xe4>)
 8000908:	f003 fa79 	bl	8003dfe <HAL_TIM_PWM_Init>
 800090c:	4603      	mov	r3, r0
 800090e:	2b00      	cmp	r3, #0
 8000910:	d001      	beq.n	8000916 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8000912:	f000 f939 	bl	8000b88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000916:	2300      	movs	r3, #0
 8000918:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800091a:	2300      	movs	r3, #0
 800091c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800091e:	f107 0320 	add.w	r3, r7, #32
 8000922:	4619      	mov	r1, r3
 8000924:	4810      	ldr	r0, [pc, #64]	; (8000968 <MX_TIM2_Init+0xe4>)
 8000926:	f003 fef3 	bl	8004710 <HAL_TIMEx_MasterConfigSynchronization>
 800092a:	4603      	mov	r3, r0
 800092c:	2b00      	cmp	r3, #0
 800092e:	d001      	beq.n	8000934 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8000930:	f000 f92a 	bl	8000b88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000934:	2360      	movs	r3, #96	; 0x60
 8000936:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000938:	2300      	movs	r3, #0
 800093a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800093c:	2300      	movs	r3, #0
 800093e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000940:	2300      	movs	r3, #0
 8000942:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000944:	1d3b      	adds	r3, r7, #4
 8000946:	2208      	movs	r2, #8
 8000948:	4619      	mov	r1, r3
 800094a:	4807      	ldr	r0, [pc, #28]	; (8000968 <MX_TIM2_Init+0xe4>)
 800094c:	f003 fab0 	bl	8003eb0 <HAL_TIM_PWM_ConfigChannel>
 8000950:	4603      	mov	r3, r0
 8000952:	2b00      	cmp	r3, #0
 8000954:	d001      	beq.n	800095a <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 8000956:	f000 f917 	bl	8000b88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800095a:	4803      	ldr	r0, [pc, #12]	; (8000968 <MX_TIM2_Init+0xe4>)
 800095c:	f000 ffe4 	bl	8001928 <HAL_TIM_MspPostInit>

}
 8000960:	bf00      	nop
 8000962:	3738      	adds	r7, #56	; 0x38
 8000964:	46bd      	mov	sp, r7
 8000966:	bd80      	pop	{r7, pc}
 8000968:	2000013c 	.word	0x2000013c

0800096c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b086      	sub	sp, #24
 8000970:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000972:	f107 0308 	add.w	r3, r7, #8
 8000976:	2200      	movs	r2, #0
 8000978:	601a      	str	r2, [r3, #0]
 800097a:	605a      	str	r2, [r3, #4]
 800097c:	609a      	str	r2, [r3, #8]
 800097e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000980:	463b      	mov	r3, r7
 8000982:	2200      	movs	r2, #0
 8000984:	601a      	str	r2, [r3, #0]
 8000986:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000988:	4b1d      	ldr	r3, [pc, #116]	; (8000a00 <MX_TIM3_Init+0x94>)
 800098a:	4a1e      	ldr	r2, [pc, #120]	; (8000a04 <MX_TIM3_Init+0x98>)
 800098c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800098e:	4b1c      	ldr	r3, [pc, #112]	; (8000a00 <MX_TIM3_Init+0x94>)
 8000990:	2200      	movs	r2, #0
 8000992:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000994:	4b1a      	ldr	r3, [pc, #104]	; (8000a00 <MX_TIM3_Init+0x94>)
 8000996:	2200      	movs	r2, #0
 8000998:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800099a:	4b19      	ldr	r3, [pc, #100]	; (8000a00 <MX_TIM3_Init+0x94>)
 800099c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80009a0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009a2:	4b17      	ldr	r3, [pc, #92]	; (8000a00 <MX_TIM3_Init+0x94>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009a8:	4b15      	ldr	r3, [pc, #84]	; (8000a00 <MX_TIM3_Init+0x94>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80009ae:	4814      	ldr	r0, [pc, #80]	; (8000a00 <MX_TIM3_Init+0x94>)
 80009b0:	f003 f9d6 	bl	8003d60 <HAL_TIM_Base_Init>
 80009b4:	4603      	mov	r3, r0
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d001      	beq.n	80009be <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80009ba:	f000 f8e5 	bl	8000b88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009c2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80009c4:	f107 0308 	add.w	r3, r7, #8
 80009c8:	4619      	mov	r1, r3
 80009ca:	480d      	ldr	r0, [pc, #52]	; (8000a00 <MX_TIM3_Init+0x94>)
 80009cc:	f003 fb32 	bl	8004034 <HAL_TIM_ConfigClockSource>
 80009d0:	4603      	mov	r3, r0
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d001      	beq.n	80009da <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80009d6:	f000 f8d7 	bl	8000b88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009da:	2300      	movs	r3, #0
 80009dc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009de:	2300      	movs	r3, #0
 80009e0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80009e2:	463b      	mov	r3, r7
 80009e4:	4619      	mov	r1, r3
 80009e6:	4806      	ldr	r0, [pc, #24]	; (8000a00 <MX_TIM3_Init+0x94>)
 80009e8:	f003 fe92 	bl	8004710 <HAL_TIMEx_MasterConfigSynchronization>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d001      	beq.n	80009f6 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80009f2:	f000 f8c9 	bl	8000b88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80009f6:	bf00      	nop
 80009f8:	3718      	adds	r7, #24
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}
 80009fe:	bf00      	nop
 8000a00:	20000184 	.word	0x20000184
 8000a04:	40000400 	.word	0x40000400

08000a08 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a0c:	4b11      	ldr	r3, [pc, #68]	; (8000a54 <MX_USART2_UART_Init+0x4c>)
 8000a0e:	4a12      	ldr	r2, [pc, #72]	; (8000a58 <MX_USART2_UART_Init+0x50>)
 8000a10:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a12:	4b10      	ldr	r3, [pc, #64]	; (8000a54 <MX_USART2_UART_Init+0x4c>)
 8000a14:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a18:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a1a:	4b0e      	ldr	r3, [pc, #56]	; (8000a54 <MX_USART2_UART_Init+0x4c>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a20:	4b0c      	ldr	r3, [pc, #48]	; (8000a54 <MX_USART2_UART_Init+0x4c>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a26:	4b0b      	ldr	r3, [pc, #44]	; (8000a54 <MX_USART2_UART_Init+0x4c>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a2c:	4b09      	ldr	r3, [pc, #36]	; (8000a54 <MX_USART2_UART_Init+0x4c>)
 8000a2e:	220c      	movs	r2, #12
 8000a30:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a32:	4b08      	ldr	r3, [pc, #32]	; (8000a54 <MX_USART2_UART_Init+0x4c>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a38:	4b06      	ldr	r3, [pc, #24]	; (8000a54 <MX_USART2_UART_Init+0x4c>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a3e:	4805      	ldr	r0, [pc, #20]	; (8000a54 <MX_USART2_UART_Init+0x4c>)
 8000a40:	f003 fed4 	bl	80047ec <HAL_UART_Init>
 8000a44:	4603      	mov	r3, r0
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d001      	beq.n	8000a4e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000a4a:	f000 f89d 	bl	8000b88 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a4e:	bf00      	nop
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	2000022c 	.word	0x2000022c
 8000a58:	40004400 	.word	0x40004400

08000a5c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b082      	sub	sp, #8
 8000a60:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a62:	2300      	movs	r3, #0
 8000a64:	607b      	str	r3, [r7, #4]
 8000a66:	4b10      	ldr	r3, [pc, #64]	; (8000aa8 <MX_DMA_Init+0x4c>)
 8000a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a6a:	4a0f      	ldr	r2, [pc, #60]	; (8000aa8 <MX_DMA_Init+0x4c>)
 8000a6c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000a70:	6313      	str	r3, [r2, #48]	; 0x30
 8000a72:	4b0d      	ldr	r3, [pc, #52]	; (8000aa8 <MX_DMA_Init+0x4c>)
 8000a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a76:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a7a:	607b      	str	r3, [r7, #4]
 8000a7c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000a7e:	2200      	movs	r2, #0
 8000a80:	2100      	movs	r1, #0
 8000a82:	200c      	movs	r0, #12
 8000a84:	f001 fbc5 	bl	8002212 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000a88:	200c      	movs	r0, #12
 8000a8a:	f001 fbde 	bl	800224a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8000a8e:	2200      	movs	r2, #0
 8000a90:	2100      	movs	r1, #0
 8000a92:	200f      	movs	r0, #15
 8000a94:	f001 fbbd 	bl	8002212 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000a98:	200f      	movs	r0, #15
 8000a9a:	f001 fbd6 	bl	800224a <HAL_NVIC_EnableIRQ>

}
 8000a9e:	bf00      	nop
 8000aa0:	3708      	adds	r7, #8
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	40023800 	.word	0x40023800

08000aac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b08a      	sub	sp, #40	; 0x28
 8000ab0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ab2:	f107 0314 	add.w	r3, r7, #20
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	601a      	str	r2, [r3, #0]
 8000aba:	605a      	str	r2, [r3, #4]
 8000abc:	609a      	str	r2, [r3, #8]
 8000abe:	60da      	str	r2, [r3, #12]
 8000ac0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	613b      	str	r3, [r7, #16]
 8000ac6:	4b2d      	ldr	r3, [pc, #180]	; (8000b7c <MX_GPIO_Init+0xd0>)
 8000ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aca:	4a2c      	ldr	r2, [pc, #176]	; (8000b7c <MX_GPIO_Init+0xd0>)
 8000acc:	f043 0304 	orr.w	r3, r3, #4
 8000ad0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ad2:	4b2a      	ldr	r3, [pc, #168]	; (8000b7c <MX_GPIO_Init+0xd0>)
 8000ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ad6:	f003 0304 	and.w	r3, r3, #4
 8000ada:	613b      	str	r3, [r7, #16]
 8000adc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ade:	2300      	movs	r3, #0
 8000ae0:	60fb      	str	r3, [r7, #12]
 8000ae2:	4b26      	ldr	r3, [pc, #152]	; (8000b7c <MX_GPIO_Init+0xd0>)
 8000ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ae6:	4a25      	ldr	r2, [pc, #148]	; (8000b7c <MX_GPIO_Init+0xd0>)
 8000ae8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000aec:	6313      	str	r3, [r2, #48]	; 0x30
 8000aee:	4b23      	ldr	r3, [pc, #140]	; (8000b7c <MX_GPIO_Init+0xd0>)
 8000af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000af2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000af6:	60fb      	str	r3, [r7, #12]
 8000af8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000afa:	2300      	movs	r3, #0
 8000afc:	60bb      	str	r3, [r7, #8]
 8000afe:	4b1f      	ldr	r3, [pc, #124]	; (8000b7c <MX_GPIO_Init+0xd0>)
 8000b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b02:	4a1e      	ldr	r2, [pc, #120]	; (8000b7c <MX_GPIO_Init+0xd0>)
 8000b04:	f043 0301 	orr.w	r3, r3, #1
 8000b08:	6313      	str	r3, [r2, #48]	; 0x30
 8000b0a:	4b1c      	ldr	r3, [pc, #112]	; (8000b7c <MX_GPIO_Init+0xd0>)
 8000b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b0e:	f003 0301 	and.w	r3, r3, #1
 8000b12:	60bb      	str	r3, [r7, #8]
 8000b14:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b16:	2300      	movs	r3, #0
 8000b18:	607b      	str	r3, [r7, #4]
 8000b1a:	4b18      	ldr	r3, [pc, #96]	; (8000b7c <MX_GPIO_Init+0xd0>)
 8000b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b1e:	4a17      	ldr	r2, [pc, #92]	; (8000b7c <MX_GPIO_Init+0xd0>)
 8000b20:	f043 0302 	orr.w	r3, r3, #2
 8000b24:	6313      	str	r3, [r2, #48]	; 0x30
 8000b26:	4b15      	ldr	r3, [pc, #84]	; (8000b7c <MX_GPIO_Init+0xd0>)
 8000b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b2a:	f003 0302 	and.w	r3, r3, #2
 8000b2e:	607b      	str	r3, [r7, #4]
 8000b30:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000b32:	2200      	movs	r2, #0
 8000b34:	2120      	movs	r1, #32
 8000b36:	4812      	ldr	r0, [pc, #72]	; (8000b80 <MX_GPIO_Init+0xd4>)
 8000b38:	f002 f8b8 	bl	8002cac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000b3c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000b42:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000b46:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000b4c:	f107 0314 	add.w	r3, r7, #20
 8000b50:	4619      	mov	r1, r3
 8000b52:	480c      	ldr	r0, [pc, #48]	; (8000b84 <MX_GPIO_Init+0xd8>)
 8000b54:	f001 ff26 	bl	80029a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000b58:	2320      	movs	r3, #32
 8000b5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b5c:	2301      	movs	r3, #1
 8000b5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b60:	2300      	movs	r3, #0
 8000b62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b64:	2300      	movs	r3, #0
 8000b66:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000b68:	f107 0314 	add.w	r3, r7, #20
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	4804      	ldr	r0, [pc, #16]	; (8000b80 <MX_GPIO_Init+0xd4>)
 8000b70:	f001 ff18 	bl	80029a4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000b74:	bf00      	nop
 8000b76:	3728      	adds	r7, #40	; 0x28
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	40023800 	.word	0x40023800
 8000b80:	40020000 	.word	0x40020000
 8000b84:	40020800 	.word	0x40020800

08000b88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b8c:	b672      	cpsid	i
}
 8000b8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b90:	e7fe      	b.n	8000b90 <Error_Handler+0x8>

08000b92 <initMaze>:
#include "maze.h"

Maze maze;
Path path;

void initMaze(Maze* maze, uint8_t rows, uint8_t cols, uint8_t startX, uint8_t startY, uint8_t exitX, uint8_t exitY) {
 8000b92:	b590      	push	{r4, r7, lr}
 8000b94:	b085      	sub	sp, #20
 8000b96:	af00      	add	r7, sp, #0
 8000b98:	6078      	str	r0, [r7, #4]
 8000b9a:	4608      	mov	r0, r1
 8000b9c:	4611      	mov	r1, r2
 8000b9e:	461a      	mov	r2, r3
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	70fb      	strb	r3, [r7, #3]
 8000ba4:	460b      	mov	r3, r1
 8000ba6:	70bb      	strb	r3, [r7, #2]
 8000ba8:	4613      	mov	r3, r2
 8000baa:	707b      	strb	r3, [r7, #1]
    uint8_t r, c; /* index variables */

    /* check input */
    if (rows == 0) exit(1);                                                                 /* number of rows must be greater than 0 */
 8000bac:	78fb      	ldrb	r3, [r7, #3]
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d102      	bne.n	8000bb8 <initMaze+0x26>
 8000bb2:	2001      	movs	r0, #1
 8000bb4:	f004 f8fa 	bl	8004dac <exit>
    if (cols == 0) exit(1);                                                                 /* number of cols must be greater than 0 */
 8000bb8:	78bb      	ldrb	r3, [r7, #2]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d102      	bne.n	8000bc4 <initMaze+0x32>
 8000bbe:	2001      	movs	r0, #1
 8000bc0:	f004 f8f4 	bl	8004dac <exit>
    if (startX == exitX && startY == exitY) exit(1);                                        /* start and exit must be different */
 8000bc4:	787a      	ldrb	r2, [r7, #1]
 8000bc6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000bca:	429a      	cmp	r2, r3
 8000bcc:	d108      	bne.n	8000be0 <initMaze+0x4e>
 8000bce:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000bd2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8000bd6:	429a      	cmp	r2, r3
 8000bd8:	d102      	bne.n	8000be0 <initMaze+0x4e>
 8000bda:	2001      	movs	r0, #1
 8000bdc:	f004 f8e6 	bl	8004dac <exit>
    if (startX >= cols || startY >= rows) exit(1);                                          /* start point has to be inside the maze */
 8000be0:	787a      	ldrb	r2, [r7, #1]
 8000be2:	78bb      	ldrb	r3, [r7, #2]
 8000be4:	429a      	cmp	r2, r3
 8000be6:	d204      	bcs.n	8000bf2 <initMaze+0x60>
 8000be8:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000bec:	78fb      	ldrb	r3, [r7, #3]
 8000bee:	429a      	cmp	r2, r3
 8000bf0:	d302      	bcc.n	8000bf8 <initMaze+0x66>
 8000bf2:	2001      	movs	r0, #1
 8000bf4:	f004 f8da 	bl	8004dac <exit>
    if (exitX >= cols || exitY >= rows) exit(1);                                            /* exit point has to be inside the maze */
 8000bf8:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8000bfc:	78bb      	ldrb	r3, [r7, #2]
 8000bfe:	429a      	cmp	r2, r3
 8000c00:	d204      	bcs.n	8000c0c <initMaze+0x7a>
 8000c02:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8000c06:	78fb      	ldrb	r3, [r7, #3]
 8000c08:	429a      	cmp	r2, r3
 8000c0a:	d302      	bcc.n	8000c12 <initMaze+0x80>
 8000c0c:	2001      	movs	r0, #1
 8000c0e:	f004 f8cd 	bl	8004dac <exit>
    if (!((startX == 0 || startX == cols-1) || (startY == 0 || startY == rows-1))) exit(1); /* start point has to be on edge of maze */
 8000c12:	787b      	ldrb	r3, [r7, #1]
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d011      	beq.n	8000c3c <initMaze+0xaa>
 8000c18:	787a      	ldrb	r2, [r7, #1]
 8000c1a:	78bb      	ldrb	r3, [r7, #2]
 8000c1c:	3b01      	subs	r3, #1
 8000c1e:	429a      	cmp	r2, r3
 8000c20:	d00c      	beq.n	8000c3c <initMaze+0xaa>
 8000c22:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d008      	beq.n	8000c3c <initMaze+0xaa>
 8000c2a:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000c2e:	78fb      	ldrb	r3, [r7, #3]
 8000c30:	3b01      	subs	r3, #1
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d002      	beq.n	8000c3c <initMaze+0xaa>
 8000c36:	2001      	movs	r0, #1
 8000c38:	f004 f8b8 	bl	8004dac <exit>
    if (!((exitX == 0 || exitX == cols-1) || (exitY == 0 || exitY == rows-1))) exit(1);     /* exit point has to be on edge of maze */
 8000c3c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d012      	beq.n	8000c6a <initMaze+0xd8>
 8000c44:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8000c48:	78bb      	ldrb	r3, [r7, #2]
 8000c4a:	3b01      	subs	r3, #1
 8000c4c:	429a      	cmp	r2, r3
 8000c4e:	d00c      	beq.n	8000c6a <initMaze+0xd8>
 8000c50:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d008      	beq.n	8000c6a <initMaze+0xd8>
 8000c58:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8000c5c:	78fb      	ldrb	r3, [r7, #3]
 8000c5e:	3b01      	subs	r3, #1
 8000c60:	429a      	cmp	r2, r3
 8000c62:	d002      	beq.n	8000c6a <initMaze+0xd8>
 8000c64:	2001      	movs	r0, #1
 8000c66:	f004 f8a1 	bl	8004dac <exit>
    if ((startX == 0 || startX == cols-1) && (startY == 0 || startY == rows-1)) exit(1);    /* start point must not be on corner of maze */
 8000c6a:	787b      	ldrb	r3, [r7, #1]
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d004      	beq.n	8000c7a <initMaze+0xe8>
 8000c70:	787a      	ldrb	r2, [r7, #1]
 8000c72:	78bb      	ldrb	r3, [r7, #2]
 8000c74:	3b01      	subs	r3, #1
 8000c76:	429a      	cmp	r2, r3
 8000c78:	d10c      	bne.n	8000c94 <initMaze+0x102>
 8000c7a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d005      	beq.n	8000c8e <initMaze+0xfc>
 8000c82:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000c86:	78fb      	ldrb	r3, [r7, #3]
 8000c88:	3b01      	subs	r3, #1
 8000c8a:	429a      	cmp	r2, r3
 8000c8c:	d102      	bne.n	8000c94 <initMaze+0x102>
 8000c8e:	2001      	movs	r0, #1
 8000c90:	f004 f88c 	bl	8004dac <exit>
    if ((exitX == 0 || exitX == cols-1) && (exitY == 0 || exitY == rows-1)) exit(1);        /* exit point must not be on corner of maze */
 8000c94:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d005      	beq.n	8000ca8 <initMaze+0x116>
 8000c9c:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8000ca0:	78bb      	ldrb	r3, [r7, #2]
 8000ca2:	3b01      	subs	r3, #1
 8000ca4:	429a      	cmp	r2, r3
 8000ca6:	d10c      	bne.n	8000cc2 <initMaze+0x130>
 8000ca8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d005      	beq.n	8000cbc <initMaze+0x12a>
 8000cb0:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8000cb4:	78fb      	ldrb	r3, [r7, #3]
 8000cb6:	3b01      	subs	r3, #1
 8000cb8:	429a      	cmp	r2, r3
 8000cba:	d102      	bne.n	8000cc2 <initMaze+0x130>
 8000cbc:	2001      	movs	r0, #1
 8000cbe:	f004 f875 	bl	8004dac <exit>

    maze->rows = rows;
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	78fa      	ldrb	r2, [r7, #3]
 8000cc6:	701a      	strb	r2, [r3, #0]
    maze->cols = cols;
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	78ba      	ldrb	r2, [r7, #2]
 8000ccc:	705a      	strb	r2, [r3, #1]
    maze->start.x = startX;
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	787a      	ldrb	r2, [r7, #1]
 8000cd2:	711a      	strb	r2, [r3, #4]
    maze->start.y = startY;
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000cda:	715a      	strb	r2, [r3, #5]
    maze->start.prevX = -1;
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000ce2:	609a      	str	r2, [r3, #8]
    maze->start.prevY = -1;
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000cea:	60da      	str	r2, [r3, #12]
    maze->exit.x = exitX;
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8000cf2:	741a      	strb	r2, [r3, #16]
    maze->exit.y = exitY;
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8000cfa:	745a      	strb	r2, [r3, #17]
    maze->exit.prevX = -1;
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000d02:	615a      	str	r2, [r3, #20]
    maze->exit.prevY = -1;
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000d0a:	619a      	str	r2, [r3, #24]

    /* allocate memory */
    maze->grid = (uint8_t**) malloc(rows * sizeof(uint8_t*));
 8000d0c:	78fb      	ldrb	r3, [r7, #3]
 8000d0e:	009b      	lsls	r3, r3, #2
 8000d10:	4618      	mov	r0, r3
 8000d12:	f004 f85d 	bl	8004dd0 <malloc>
 8000d16:	4603      	mov	r3, r0
 8000d18:	461a      	mov	r2, r3
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	61da      	str	r2, [r3, #28]
    for (r = 0; r < rows; r++) {
 8000d1e:	2300      	movs	r3, #0
 8000d20:	73fb      	strb	r3, [r7, #15]
 8000d22:	e00d      	b.n	8000d40 <initMaze+0x1ae>
        maze->grid[r] = (uint8_t*) malloc(cols * sizeof(uint8_t));
 8000d24:	78b9      	ldrb	r1, [r7, #2]
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	69da      	ldr	r2, [r3, #28]
 8000d2a:	7bfb      	ldrb	r3, [r7, #15]
 8000d2c:	009b      	lsls	r3, r3, #2
 8000d2e:	18d4      	adds	r4, r2, r3
 8000d30:	4608      	mov	r0, r1
 8000d32:	f004 f84d 	bl	8004dd0 <malloc>
 8000d36:	4603      	mov	r3, r0
 8000d38:	6023      	str	r3, [r4, #0]
    for (r = 0; r < rows; r++) {
 8000d3a:	7bfb      	ldrb	r3, [r7, #15]
 8000d3c:	3301      	adds	r3, #1
 8000d3e:	73fb      	strb	r3, [r7, #15]
 8000d40:	7bfa      	ldrb	r2, [r7, #15]
 8000d42:	78fb      	ldrb	r3, [r7, #3]
 8000d44:	429a      	cmp	r2, r3
 8000d46:	d3ed      	bcc.n	8000d24 <initMaze+0x192>
    }

    /* initialize maze grid as WALLs */
    for (r = 0; r < rows; r++) {
 8000d48:	2300      	movs	r3, #0
 8000d4a:	73fb      	strb	r3, [r7, #15]
 8000d4c:	e016      	b.n	8000d7c <initMaze+0x1ea>
        for (c = 0; c < cols; c++) {
 8000d4e:	2300      	movs	r3, #0
 8000d50:	73bb      	strb	r3, [r7, #14]
 8000d52:	e00c      	b.n	8000d6e <initMaze+0x1dc>
            maze->grid[r][c] = WALL;
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	69da      	ldr	r2, [r3, #28]
 8000d58:	7bfb      	ldrb	r3, [r7, #15]
 8000d5a:	009b      	lsls	r3, r3, #2
 8000d5c:	4413      	add	r3, r2
 8000d5e:	681a      	ldr	r2, [r3, #0]
 8000d60:	7bbb      	ldrb	r3, [r7, #14]
 8000d62:	4413      	add	r3, r2
 8000d64:	2201      	movs	r2, #1
 8000d66:	701a      	strb	r2, [r3, #0]
        for (c = 0; c < cols; c++) {
 8000d68:	7bbb      	ldrb	r3, [r7, #14]
 8000d6a:	3301      	adds	r3, #1
 8000d6c:	73bb      	strb	r3, [r7, #14]
 8000d6e:	7bba      	ldrb	r2, [r7, #14]
 8000d70:	78bb      	ldrb	r3, [r7, #2]
 8000d72:	429a      	cmp	r2, r3
 8000d74:	d3ee      	bcc.n	8000d54 <initMaze+0x1c2>
    for (r = 0; r < rows; r++) {
 8000d76:	7bfb      	ldrb	r3, [r7, #15]
 8000d78:	3301      	adds	r3, #1
 8000d7a:	73fb      	strb	r3, [r7, #15]
 8000d7c:	7bfa      	ldrb	r2, [r7, #15]
 8000d7e:	78fb      	ldrb	r3, [r7, #3]
 8000d80:	429a      	cmp	r2, r3
 8000d82:	d3e4      	bcc.n	8000d4e <initMaze+0x1bc>
        }
    }
}
 8000d84:	bf00      	nop
 8000d86:	bf00      	nop
 8000d88:	3714      	adds	r7, #20
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd90      	pop	{r4, r7, pc}

08000d8e <initPath>:

void initPath(Path* path, uint16_t length) {
 8000d8e:	b580      	push	{r7, lr}
 8000d90:	b084      	sub	sp, #16
 8000d92:	af00      	add	r7, sp, #0
 8000d94:	6078      	str	r0, [r7, #4]
 8000d96:	460b      	mov	r3, r1
 8000d98:	807b      	strh	r3, [r7, #2]
    path->p = (Point *) malloc(length * sizeof(Point));
 8000d9a:	887a      	ldrh	r2, [r7, #2]
 8000d9c:	4613      	mov	r3, r2
 8000d9e:	005b      	lsls	r3, r3, #1
 8000da0:	4413      	add	r3, r2
 8000da2:	009b      	lsls	r3, r3, #2
 8000da4:	4618      	mov	r0, r3
 8000da6:	f004 f813 	bl	8004dd0 <malloc>
 8000daa:	4603      	mov	r3, r0
 8000dac:	461a      	mov	r2, r3
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	601a      	str	r2, [r3, #0]
    
    if (path == NULL) exit(1);
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d102      	bne.n	8000dbe <initPath+0x30>
 8000db8:	2001      	movs	r0, #1
 8000dba:	f003 fff7 	bl	8004dac <exit>
    
    for (uint16_t i = 0; i < length; i++) {
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	81fb      	strh	r3, [r7, #14]
 8000dc2:	e02c      	b.n	8000e1e <initPath+0x90>
        path->p[i].x = 0;
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	6819      	ldr	r1, [r3, #0]
 8000dc8:	89fa      	ldrh	r2, [r7, #14]
 8000dca:	4613      	mov	r3, r2
 8000dcc:	005b      	lsls	r3, r3, #1
 8000dce:	4413      	add	r3, r2
 8000dd0:	009b      	lsls	r3, r3, #2
 8000dd2:	440b      	add	r3, r1
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	701a      	strb	r2, [r3, #0]
        path->p[i].y = 0;
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	6819      	ldr	r1, [r3, #0]
 8000ddc:	89fa      	ldrh	r2, [r7, #14]
 8000dde:	4613      	mov	r3, r2
 8000de0:	005b      	lsls	r3, r3, #1
 8000de2:	4413      	add	r3, r2
 8000de4:	009b      	lsls	r3, r3, #2
 8000de6:	440b      	add	r3, r1
 8000de8:	2200      	movs	r2, #0
 8000dea:	705a      	strb	r2, [r3, #1]
        path->p[i].prevX = -1;
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	6819      	ldr	r1, [r3, #0]
 8000df0:	89fa      	ldrh	r2, [r7, #14]
 8000df2:	4613      	mov	r3, r2
 8000df4:	005b      	lsls	r3, r3, #1
 8000df6:	4413      	add	r3, r2
 8000df8:	009b      	lsls	r3, r3, #2
 8000dfa:	440b      	add	r3, r1
 8000dfc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e00:	605a      	str	r2, [r3, #4]
        path->p[i].prevY = -1;
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	6819      	ldr	r1, [r3, #0]
 8000e06:	89fa      	ldrh	r2, [r7, #14]
 8000e08:	4613      	mov	r3, r2
 8000e0a:	005b      	lsls	r3, r3, #1
 8000e0c:	4413      	add	r3, r2
 8000e0e:	009b      	lsls	r3, r3, #2
 8000e10:	440b      	add	r3, r1
 8000e12:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e16:	609a      	str	r2, [r3, #8]
    for (uint16_t i = 0; i < length; i++) {
 8000e18:	89fb      	ldrh	r3, [r7, #14]
 8000e1a:	3301      	adds	r3, #1
 8000e1c:	81fb      	strh	r3, [r7, #14]
 8000e1e:	89fa      	ldrh	r2, [r7, #14]
 8000e20:	887b      	ldrh	r3, [r7, #2]
 8000e22:	429a      	cmp	r2, r3
 8000e24:	d3ce      	bcc.n	8000dc4 <initPath+0x36>
    }
    path->size = length;
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	887a      	ldrh	r2, [r7, #2]
 8000e2a:	809a      	strh	r2, [r3, #4]
}
 8000e2c:	bf00      	nop
 8000e2e:	3710      	adds	r7, #16
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bd80      	pop	{r7, pc}

08000e34 <pathPush>:

void pathPush(Path* path, Point* point) {
 8000e34:	b480      	push	{r7}
 8000e36:	b083      	sub	sp, #12
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
 8000e3c:	6039      	str	r1, [r7, #0]
    static uint16_t cnt = 0; /* counter for path array */

    path->p[cnt] = *point;
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	681a      	ldr	r2, [r3, #0]
 8000e42:	4b0c      	ldr	r3, [pc, #48]	; (8000e74 <pathPush+0x40>)
 8000e44:	881b      	ldrh	r3, [r3, #0]
 8000e46:	4619      	mov	r1, r3
 8000e48:	460b      	mov	r3, r1
 8000e4a:	005b      	lsls	r3, r3, #1
 8000e4c:	440b      	add	r3, r1
 8000e4e:	009b      	lsls	r3, r3, #2
 8000e50:	4413      	add	r3, r2
 8000e52:	683a      	ldr	r2, [r7, #0]
 8000e54:	ca07      	ldmia	r2, {r0, r1, r2}
 8000e56:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    cnt++;
 8000e5a:	4b06      	ldr	r3, [pc, #24]	; (8000e74 <pathPush+0x40>)
 8000e5c:	881b      	ldrh	r3, [r3, #0]
 8000e5e:	3301      	adds	r3, #1
 8000e60:	b29a      	uxth	r2, r3
 8000e62:	4b04      	ldr	r3, [pc, #16]	; (8000e74 <pathPush+0x40>)
 8000e64:	801a      	strh	r2, [r3, #0]
}
 8000e66:	bf00      	nop
 8000e68:	370c      	adds	r7, #12
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e70:	4770      	bx	lr
 8000e72:	bf00      	nop
 8000e74:	20000298 	.word	0x20000298

08000e78 <carveMaze>:

void carveMaze(Maze *maze, uint8_t x, uint8_t y) {
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b08a      	sub	sp, #40	; 0x28
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
 8000e80:	460b      	mov	r3, r1
 8000e82:	70fb      	strb	r3, [r7, #3]
 8000e84:	4613      	mov	r3, r2
 8000e86:	70bb      	strb	r3, [r7, #2]
    int x1, y1;
    int x2, y2;
    int dx, dy;
    int dir, count;

    dir = rand() % 4;
 8000e88:	f004 f88c 	bl	8004fa4 <rand>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	425a      	negs	r2, r3
 8000e90:	f003 0303 	and.w	r3, r3, #3
 8000e94:	f002 0203 	and.w	r2, r2, #3
 8000e98:	bf58      	it	pl
 8000e9a:	4253      	negpl	r3, r2
 8000e9c:	61fb      	str	r3, [r7, #28]
    count = 0;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	61bb      	str	r3, [r7, #24]

    while (count < 4) {
 8000ea2:	e089      	b.n	8000fb8 <carveMaze+0x140>
        dx = 0; dy = 0;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	627b      	str	r3, [r7, #36]	; 0x24
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	623b      	str	r3, [r7, #32]
        switch (dir) {
 8000eac:	69fb      	ldr	r3, [r7, #28]
 8000eae:	2b02      	cmp	r3, #2
 8000eb0:	d00f      	beq.n	8000ed2 <carveMaze+0x5a>
 8000eb2:	69fb      	ldr	r3, [r7, #28]
 8000eb4:	2b02      	cmp	r3, #2
 8000eb6:	dc10      	bgt.n	8000eda <carveMaze+0x62>
 8000eb8:	69fb      	ldr	r3, [r7, #28]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d003      	beq.n	8000ec6 <carveMaze+0x4e>
 8000ebe:	69fb      	ldr	r3, [r7, #28]
 8000ec0:	2b01      	cmp	r3, #1
 8000ec2:	d003      	beq.n	8000ecc <carveMaze+0x54>
 8000ec4:	e009      	b.n	8000eda <carveMaze+0x62>
            case 0:  dx = 1;  break;
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	627b      	str	r3, [r7, #36]	; 0x24
 8000eca:	e00a      	b.n	8000ee2 <carveMaze+0x6a>
            case 1:  dy = 1;  break;
 8000ecc:	2301      	movs	r3, #1
 8000ece:	623b      	str	r3, [r7, #32]
 8000ed0:	e007      	b.n	8000ee2 <carveMaze+0x6a>
            case 2:  dx = -1; break;
 8000ed2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000ed6:	627b      	str	r3, [r7, #36]	; 0x24
 8000ed8:	e003      	b.n	8000ee2 <carveMaze+0x6a>
            default: dy = -1; break;
 8000eda:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000ede:	623b      	str	r3, [r7, #32]
 8000ee0:	bf00      	nop
        }

        x1 = x + dx;
 8000ee2:	78fb      	ldrb	r3, [r7, #3]
 8000ee4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000ee6:	4413      	add	r3, r2
 8000ee8:	617b      	str	r3, [r7, #20]
        y1 = y + dy;
 8000eea:	78bb      	ldrb	r3, [r7, #2]
 8000eec:	6a3a      	ldr	r2, [r7, #32]
 8000eee:	4413      	add	r3, r2
 8000ef0:	613b      	str	r3, [r7, #16]
        x2 = x1 + dx;
 8000ef2:	697a      	ldr	r2, [r7, #20]
 8000ef4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ef6:	4413      	add	r3, r2
 8000ef8:	60fb      	str	r3, [r7, #12]
        y2 = y1 + dy;
 8000efa:	693a      	ldr	r2, [r7, #16]
 8000efc:	6a3b      	ldr	r3, [r7, #32]
 8000efe:	4413      	add	r3, r2
 8000f00:	60bb      	str	r3, [r7, #8]
        
        if (x2 > 0 && x2 < maze->cols && y2 > 0 && y2 < maze->rows /* inbounce? */
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	dd4a      	ble.n	8000f9e <carveMaze+0x126>
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	785b      	ldrb	r3, [r3, #1]
 8000f0c:	461a      	mov	r2, r3
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	4293      	cmp	r3, r2
 8000f12:	da44      	bge.n	8000f9e <carveMaze+0x126>
 8000f14:	68bb      	ldr	r3, [r7, #8]
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	dd41      	ble.n	8000f9e <carveMaze+0x126>
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	781b      	ldrb	r3, [r3, #0]
 8000f1e:	461a      	mov	r2, r3
 8000f20:	68bb      	ldr	r3, [r7, #8]
 8000f22:	4293      	cmp	r3, r2
 8000f24:	da3b      	bge.n	8000f9e <carveMaze+0x126>
           && maze->grid[y1][x1] == WALL && maze->grid[y2][x2] == WALL) { /* wall? */
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	69da      	ldr	r2, [r3, #28]
 8000f2a:	693b      	ldr	r3, [r7, #16]
 8000f2c:	009b      	lsls	r3, r3, #2
 8000f2e:	4413      	add	r3, r2
 8000f30:	681a      	ldr	r2, [r3, #0]
 8000f32:	697b      	ldr	r3, [r7, #20]
 8000f34:	4413      	add	r3, r2
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	2b01      	cmp	r3, #1
 8000f3a:	d130      	bne.n	8000f9e <carveMaze+0x126>
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	69da      	ldr	r2, [r3, #28]
 8000f40:	68bb      	ldr	r3, [r7, #8]
 8000f42:	009b      	lsls	r3, r3, #2
 8000f44:	4413      	add	r3, r2
 8000f46:	681a      	ldr	r2, [r3, #0]
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	4413      	add	r3, r2
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	2b01      	cmp	r3, #1
 8000f50:	d125      	bne.n	8000f9e <carveMaze+0x126>
            maze->grid[y1][x1] = PATH;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	69da      	ldr	r2, [r3, #28]
 8000f56:	693b      	ldr	r3, [r7, #16]
 8000f58:	009b      	lsls	r3, r3, #2
 8000f5a:	4413      	add	r3, r2
 8000f5c:	681a      	ldr	r2, [r3, #0]
 8000f5e:	697b      	ldr	r3, [r7, #20]
 8000f60:	4413      	add	r3, r2
 8000f62:	2200      	movs	r2, #0
 8000f64:	701a      	strb	r2, [r3, #0]
            maze->grid[y2][x2] = PATH;
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	69da      	ldr	r2, [r3, #28]
 8000f6a:	68bb      	ldr	r3, [r7, #8]
 8000f6c:	009b      	lsls	r3, r3, #2
 8000f6e:	4413      	add	r3, r2
 8000f70:	681a      	ldr	r2, [r3, #0]
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	4413      	add	r3, r2
 8000f76:	2200      	movs	r2, #0
 8000f78:	701a      	strb	r2, [r3, #0]
            x = x2; y = y2;
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	70fb      	strb	r3, [r7, #3]
 8000f7e:	68bb      	ldr	r3, [r7, #8]
 8000f80:	70bb      	strb	r3, [r7, #2]
            dir = rand() % 4;
 8000f82:	f004 f80f 	bl	8004fa4 <rand>
 8000f86:	4603      	mov	r3, r0
 8000f88:	425a      	negs	r2, r3
 8000f8a:	f003 0303 	and.w	r3, r3, #3
 8000f8e:	f002 0203 	and.w	r2, r2, #3
 8000f92:	bf58      	it	pl
 8000f94:	4253      	negpl	r3, r2
 8000f96:	61fb      	str	r3, [r7, #28]
            count = 0;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	61bb      	str	r3, [r7, #24]
 8000f9c:	e00c      	b.n	8000fb8 <carveMaze+0x140>
        } else {
            dir = (dir + 1) % 4;
 8000f9e:	69fb      	ldr	r3, [r7, #28]
 8000fa0:	3301      	adds	r3, #1
 8000fa2:	425a      	negs	r2, r3
 8000fa4:	f003 0303 	and.w	r3, r3, #3
 8000fa8:	f002 0203 	and.w	r2, r2, #3
 8000fac:	bf58      	it	pl
 8000fae:	4253      	negpl	r3, r2
 8000fb0:	61fb      	str	r3, [r7, #28]
            count += 1;
 8000fb2:	69bb      	ldr	r3, [r7, #24]
 8000fb4:	3301      	adds	r3, #1
 8000fb6:	61bb      	str	r3, [r7, #24]
    while (count < 4) {
 8000fb8:	69bb      	ldr	r3, [r7, #24]
 8000fba:	2b03      	cmp	r3, #3
 8000fbc:	f77f af72 	ble.w	8000ea4 <carveMaze+0x2c>
        }
    }
}
 8000fc0:	bf00      	nop
 8000fc2:	bf00      	nop
 8000fc4:	3728      	adds	r7, #40	; 0x28
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}

08000fca <flipPath>:

void flipPath(Path* path) {
 8000fca:	b490      	push	{r4, r7}
 8000fcc:	b086      	sub	sp, #24
 8000fce:	af00      	add	r7, sp, #0
 8000fd0:	6078      	str	r0, [r7, #4]
    uint16_t left = 0;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	82fb      	strh	r3, [r7, #22]
    uint16_t right = path->size - 1;
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	889b      	ldrh	r3, [r3, #4]
 8000fda:	3b01      	subs	r3, #1
 8000fdc:	82bb      	strh	r3, [r7, #20]
    Point temp;

    while (left < right) {
 8000fde:	e035      	b.n	800104c <flipPath+0x82>
        /* swap elements at left and right indices */
        temp = path->p[left];
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	6819      	ldr	r1, [r3, #0]
 8000fe4:	8afa      	ldrh	r2, [r7, #22]
 8000fe6:	4613      	mov	r3, r2
 8000fe8:	005b      	lsls	r3, r3, #1
 8000fea:	4413      	add	r3, r2
 8000fec:	009b      	lsls	r3, r3, #2
 8000fee:	18ca      	adds	r2, r1, r3
 8000ff0:	f107 0308 	add.w	r3, r7, #8
 8000ff4:	ca07      	ldmia	r2, {r0, r1, r2}
 8000ff6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        path->p[left] = path->p[right];
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	6819      	ldr	r1, [r3, #0]
 8000ffe:	8aba      	ldrh	r2, [r7, #20]
 8001000:	4613      	mov	r3, r2
 8001002:	005b      	lsls	r3, r3, #1
 8001004:	4413      	add	r3, r2
 8001006:	009b      	lsls	r3, r3, #2
 8001008:	18c8      	adds	r0, r1, r3
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	6819      	ldr	r1, [r3, #0]
 800100e:	8afa      	ldrh	r2, [r7, #22]
 8001010:	4613      	mov	r3, r2
 8001012:	005b      	lsls	r3, r3, #1
 8001014:	4413      	add	r3, r2
 8001016:	009b      	lsls	r3, r3, #2
 8001018:	440b      	add	r3, r1
 800101a:	4602      	mov	r2, r0
 800101c:	ca07      	ldmia	r2, {r0, r1, r2}
 800101e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        path->p[right] = temp;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	6819      	ldr	r1, [r3, #0]
 8001026:	8aba      	ldrh	r2, [r7, #20]
 8001028:	4613      	mov	r3, r2
 800102a:	005b      	lsls	r3, r3, #1
 800102c:	4413      	add	r3, r2
 800102e:	009b      	lsls	r3, r3, #2
 8001030:	440b      	add	r3, r1
 8001032:	461c      	mov	r4, r3
 8001034:	f107 0308 	add.w	r3, r7, #8
 8001038:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800103c:	e884 0007 	stmia.w	r4, {r0, r1, r2}

        /* move left index to the right and right index to the left */
        left++;
 8001040:	8afb      	ldrh	r3, [r7, #22]
 8001042:	3301      	adds	r3, #1
 8001044:	82fb      	strh	r3, [r7, #22]
        right--;
 8001046:	8abb      	ldrh	r3, [r7, #20]
 8001048:	3b01      	subs	r3, #1
 800104a:	82bb      	strh	r3, [r7, #20]
    while (left < right) {
 800104c:	8afa      	ldrh	r2, [r7, #22]
 800104e:	8abb      	ldrh	r3, [r7, #20]
 8001050:	429a      	cmp	r2, r3
 8001052:	d3c5      	bcc.n	8000fe0 <flipPath+0x16>
    }
}
 8001054:	bf00      	nop
 8001056:	bf00      	nop
 8001058:	3718      	adds	r7, #24
 800105a:	46bd      	mov	sp, r7
 800105c:	bc90      	pop	{r4, r7}
 800105e:	4770      	bx	lr

08001060 <generateMaze>:

void generateMaze(Maze* maze) {
 8001060:	b580      	push	{r7, lr}
 8001062:	b084      	sub	sp, #16
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
    uint8_t x, y;
    
    /* RNG */
    srand(time(0));
 8001068:	2000      	movs	r0, #0
 800106a:	f004 f8e7 	bl	800523c <time>
 800106e:	4602      	mov	r2, r0
 8001070:	460b      	mov	r3, r1
 8001072:	4613      	mov	r3, r2
 8001074:	4618      	mov	r0, r3
 8001076:	f003 ff67 	bl	8004f48 <srand>
    
    /* carve the maze */
    for(y = 1; y < maze->rows; y += 2) {
 800107a:	2301      	movs	r3, #1
 800107c:	73bb      	strb	r3, [r7, #14]
 800107e:	e013      	b.n	80010a8 <generateMaze+0x48>
        for(x = 1; x < maze->cols; x += 2) {
 8001080:	2301      	movs	r3, #1
 8001082:	73fb      	strb	r3, [r7, #15]
 8001084:	e008      	b.n	8001098 <generateMaze+0x38>
            carveMaze(maze, x, y);
 8001086:	7bba      	ldrb	r2, [r7, #14]
 8001088:	7bfb      	ldrb	r3, [r7, #15]
 800108a:	4619      	mov	r1, r3
 800108c:	6878      	ldr	r0, [r7, #4]
 800108e:	f7ff fef3 	bl	8000e78 <carveMaze>
        for(x = 1; x < maze->cols; x += 2) {
 8001092:	7bfb      	ldrb	r3, [r7, #15]
 8001094:	3302      	adds	r3, #2
 8001096:	73fb      	strb	r3, [r7, #15]
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	785b      	ldrb	r3, [r3, #1]
 800109c:	7bfa      	ldrb	r2, [r7, #15]
 800109e:	429a      	cmp	r2, r3
 80010a0:	d3f1      	bcc.n	8001086 <generateMaze+0x26>
    for(y = 1; y < maze->rows; y += 2) {
 80010a2:	7bbb      	ldrb	r3, [r7, #14]
 80010a4:	3302      	adds	r3, #2
 80010a6:	73bb      	strb	r3, [r7, #14]
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	7bba      	ldrb	r2, [r7, #14]
 80010ae:	429a      	cmp	r2, r3
 80010b0:	d3e6      	bcc.n	8001080 <generateMaze+0x20>
        }
    }
    
    /* set start and exit. */
    maze->grid[maze->start.y][maze->start.x] = START;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	69da      	ldr	r2, [r3, #28]
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	795b      	ldrb	r3, [r3, #5]
 80010ba:	009b      	lsls	r3, r3, #2
 80010bc:	4413      	add	r3, r2
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	687a      	ldr	r2, [r7, #4]
 80010c2:	7912      	ldrb	r2, [r2, #4]
 80010c4:	4413      	add	r3, r2
 80010c6:	2202      	movs	r2, #2
 80010c8:	701a      	strb	r2, [r3, #0]
    maze->grid[maze->exit.y][maze->exit.x] = EXIT;
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	69da      	ldr	r2, [r3, #28]
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	7c5b      	ldrb	r3, [r3, #17]
 80010d2:	009b      	lsls	r3, r3, #2
 80010d4:	4413      	add	r3, r2
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	687a      	ldr	r2, [r7, #4]
 80010da:	7c12      	ldrb	r2, [r2, #16]
 80010dc:	4413      	add	r3, r2
 80010de:	2203      	movs	r2, #3
 80010e0:	701a      	strb	r2, [r3, #0]
}
 80010e2:	bf00      	nop
 80010e4:	3710      	adds	r7, #16
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <solveMaze>:

void solveMaze(Maze* maze, Path* path) {
 80010ea:	b590      	push	{r4, r7, lr}
 80010ec:	b09f      	sub	sp, #124	; 0x7c
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
 80010f2:	6039      	str	r1, [r7, #0]
    if (maze == NULL || maze->grid == NULL || path == NULL) exit(1);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d006      	beq.n	8001108 <solveMaze+0x1e>
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	69db      	ldr	r3, [r3, #28]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d002      	beq.n	8001108 <solveMaze+0x1e>
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d102      	bne.n	800110e <solveMaze+0x24>
 8001108:	2001      	movs	r0, #1
 800110a:	f003 fe4f 	bl	8004dac <exit>

    uint16_t i = 0; /* index var */
 800110e:	2300      	movs	r3, #0
 8001110:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    Point current;
    uint8_t x, y = 0; /* copy of current */
 8001114:	2300      	movs	r3, #0
 8001116:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74
    Point next;

    bool** visited = malloc(maze->rows * sizeof(bool*)); /* keep track of visited cells */
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	781b      	ldrb	r3, [r3, #0]
 800111e:	009b      	lsls	r3, r3, #2
 8001120:	4618      	mov	r0, r3
 8001122:	f003 fe55 	bl	8004dd0 <malloc>
 8001126:	4603      	mov	r3, r0
 8001128:	66fb      	str	r3, [r7, #108]	; 0x6c
    for (i = 0; i < maze->rows; i++) {
 800112a:	2300      	movs	r3, #0
 800112c:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
 8001130:	e011      	b.n	8001156 <solveMaze+0x6c>
        visited[i] = calloc(maze->cols, sizeof(bool));
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	785b      	ldrb	r3, [r3, #1]
 8001136:	4618      	mov	r0, r3
 8001138:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 800113c:	009b      	lsls	r3, r3, #2
 800113e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001140:	18d4      	adds	r4, r2, r3
 8001142:	2101      	movs	r1, #1
 8001144:	f003 fe14 	bl	8004d70 <calloc>
 8001148:	4603      	mov	r3, r0
 800114a:	6023      	str	r3, [r4, #0]
    for (i = 0; i < maze->rows; i++) {
 800114c:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8001150:	3301      	adds	r3, #1
 8001152:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	781b      	ldrb	r3, [r3, #0]
 800115a:	b29b      	uxth	r3, r3
 800115c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8001160:	429a      	cmp	r2, r3
 8001162:	d3e6      	bcc.n	8001132 <solveMaze+0x48>
    }

    /* initialize queue */
    Point* queue = malloc(maze->rows * maze->cols * sizeof(Point));
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	461a      	mov	r2, r3
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	785b      	ldrb	r3, [r3, #1]
 800116e:	fb02 f303 	mul.w	r3, r2, r3
 8001172:	461a      	mov	r2, r3
 8001174:	4613      	mov	r3, r2
 8001176:	005b      	lsls	r3, r3, #1
 8001178:	4413      	add	r3, r2
 800117a:	009b      	lsls	r3, r3, #2
 800117c:	4618      	mov	r0, r3
 800117e:	f003 fe27 	bl	8004dd0 <malloc>
 8001182:	4603      	mov	r3, r0
 8001184:	66bb      	str	r3, [r7, #104]	; 0x68
    uint16_t front = 0; /* start of queue where elements are removed */
 8001186:	2300      	movs	r3, #0
 8001188:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
    uint16_t rear = 0; /* end of queue where new elements are added */
 800118c:	2300      	movs	r3, #0
 800118e:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70

    /* enqueue start point */
    Point start = {maze->start.x, maze->start.y, -1, -1};
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	791b      	ldrb	r3, [r3, #4]
 8001196:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	795b      	ldrb	r3, [r3, #5]
 800119e:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 80011a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80011a6:	64bb      	str	r3, [r7, #72]	; 0x48
 80011a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80011ac:	64fb      	str	r3, [r7, #76]	; 0x4c
    pathPush(path, &start);
 80011ae:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80011b2:	4619      	mov	r1, r3
 80011b4:	6838      	ldr	r0, [r7, #0]
 80011b6:	f7ff fe3d 	bl	8000e34 <pathPush>
    queue[rear++] = start;
 80011ba:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 80011be:	1c5a      	adds	r2, r3, #1
 80011c0:	f8a7 2070 	strh.w	r2, [r7, #112]	; 0x70
 80011c4:	461a      	mov	r2, r3
 80011c6:	4613      	mov	r3, r2
 80011c8:	005b      	lsls	r3, r3, #1
 80011ca:	4413      	add	r3, r2
 80011cc:	009b      	lsls	r3, r3, #2
 80011ce:	461a      	mov	r2, r3
 80011d0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80011d2:	4413      	add	r3, r2
 80011d4:	461c      	mov	r4, r3
 80011d6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80011da:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80011de:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    visited[maze->start.y][maze->start.x] = true;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	795b      	ldrb	r3, [r3, #5]
 80011e6:	009b      	lsls	r3, r3, #2
 80011e8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80011ea:	4413      	add	r3, r2
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	687a      	ldr	r2, [r7, #4]
 80011f0:	7912      	ldrb	r2, [r2, #4]
 80011f2:	4413      	add	r3, r2
 80011f4:	2201      	movs	r2, #1
 80011f6:	701a      	strb	r2, [r3, #0]

    while (front < rear) {
 80011f8:	e168      	b.n	80014cc <solveMaze+0x3e2>
        /* dequeue point */
        current = queue[front++];
 80011fa:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 80011fe:	1c5a      	adds	r2, r3, #1
 8001200:	f8a7 2072 	strh.w	r2, [r7, #114]	; 0x72
 8001204:	461a      	mov	r2, r3
 8001206:	4613      	mov	r3, r2
 8001208:	005b      	lsls	r3, r3, #1
 800120a:	4413      	add	r3, r2
 800120c:	009b      	lsls	r3, r3, #2
 800120e:	461a      	mov	r2, r3
 8001210:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001212:	441a      	add	r2, r3
 8001214:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001218:	ca07      	ldmia	r2, {r0, r1, r2}
 800121a:	e883 0007 	stmia.w	r3, {r0, r1, r2}

        /* exit found */
        if (maze->grid[current.y][current.x] == EXIT) {
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	69da      	ldr	r2, [r3, #28]
 8001222:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 8001226:	009b      	lsls	r3, r3, #2
 8001228:	4413      	add	r3, r2
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f897 205c 	ldrb.w	r2, [r7, #92]	; 0x5c
 8001230:	4413      	add	r3, r2
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	2b03      	cmp	r3, #3
 8001236:	f040 8092 	bne.w	800135e <solveMaze+0x274>
            x = current.x;
 800123a:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 800123e:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
            y = current.y;
 8001242:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 8001246:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74

            /* trace back path, mark it and write it to solution path */
            while (!(x == start.x && y == start.y)) {
 800124a:	e063      	b.n	8001314 <solveMaze+0x22a>
                maze->grid[y][x] = SOLUTION;
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	69da      	ldr	r2, [r3, #28]
 8001250:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 8001254:	009b      	lsls	r3, r3, #2
 8001256:	4413      	add	r3, r2
 8001258:	681a      	ldr	r2, [r3, #0]
 800125a:	f897 3075 	ldrb.w	r3, [r7, #117]	; 0x75
 800125e:	4413      	add	r3, r2
 8001260:	2204      	movs	r2, #4
 8001262:	701a      	strb	r2, [r3, #0]
                pathPush(path, &(Point){x, y, -1, -1}); // TODO: prevX, prevY needed?
 8001264:	f897 3075 	ldrb.w	r3, [r7, #117]	; 0x75
 8001268:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
 800126c:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 8001270:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
 8001274:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001278:	63fb      	str	r3, [r7, #60]	; 0x3c
 800127a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800127e:	643b      	str	r3, [r7, #64]	; 0x40
 8001280:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001284:	4619      	mov	r1, r3
 8001286:	6838      	ldr	r0, [r7, #0]
 8001288:	f7ff fdd4 	bl	8000e34 <pathPush>
                for (i = 0; i < rear; i++) {
 800128c:	2300      	movs	r3, #0
 800128e:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
 8001292:	e039      	b.n	8001308 <solveMaze+0x21e>
                    if (queue[i].x == x && queue[i].y == y) {
 8001294:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8001298:	4613      	mov	r3, r2
 800129a:	005b      	lsls	r3, r3, #1
 800129c:	4413      	add	r3, r2
 800129e:	009b      	lsls	r3, r3, #2
 80012a0:	461a      	mov	r2, r3
 80012a2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80012a4:	4413      	add	r3, r2
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	f897 2075 	ldrb.w	r2, [r7, #117]	; 0x75
 80012ac:	429a      	cmp	r2, r3
 80012ae:	d126      	bne.n	80012fe <solveMaze+0x214>
 80012b0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80012b4:	4613      	mov	r3, r2
 80012b6:	005b      	lsls	r3, r3, #1
 80012b8:	4413      	add	r3, r2
 80012ba:	009b      	lsls	r3, r3, #2
 80012bc:	461a      	mov	r2, r3
 80012be:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80012c0:	4413      	add	r3, r2
 80012c2:	785b      	ldrb	r3, [r3, #1]
 80012c4:	f897 2074 	ldrb.w	r2, [r7, #116]	; 0x74
 80012c8:	429a      	cmp	r2, r3
 80012ca:	d118      	bne.n	80012fe <solveMaze+0x214>
                        x = queue[i].prevX;
 80012cc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80012d0:	4613      	mov	r3, r2
 80012d2:	005b      	lsls	r3, r3, #1
 80012d4:	4413      	add	r3, r2
 80012d6:	009b      	lsls	r3, r3, #2
 80012d8:	461a      	mov	r2, r3
 80012da:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80012dc:	4413      	add	r3, r2
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
                        y = queue[i].prevY;
 80012e4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80012e8:	4613      	mov	r3, r2
 80012ea:	005b      	lsls	r3, r3, #1
 80012ec:	4413      	add	r3, r2
 80012ee:	009b      	lsls	r3, r3, #2
 80012f0:	461a      	mov	r2, r3
 80012f2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80012f4:	4413      	add	r3, r2
 80012f6:	689b      	ldr	r3, [r3, #8]
 80012f8:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74
                        break;
 80012fc:	e00a      	b.n	8001314 <solveMaze+0x22a>
                for (i = 0; i < rear; i++) {
 80012fe:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8001302:	3301      	adds	r3, #1
 8001304:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
 8001308:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800130c:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 8001310:	429a      	cmp	r2, r3
 8001312:	d3bf      	bcc.n	8001294 <solveMaze+0x1aa>
            while (!(x == start.x && y == start.y)) {
 8001314:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8001318:	f897 2075 	ldrb.w	r2, [r7, #117]	; 0x75
 800131c:	429a      	cmp	r2, r3
 800131e:	d195      	bne.n	800124c <solveMaze+0x162>
 8001320:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8001324:	f897 2074 	ldrb.w	r2, [r7, #116]	; 0x74
 8001328:	429a      	cmp	r2, r3
 800132a:	d18f      	bne.n	800124c <solveMaze+0x162>
                    }
                }
            }

            maze->grid[maze->start.y][maze->start.x] = START;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	69da      	ldr	r2, [r3, #28]
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	795b      	ldrb	r3, [r3, #5]
 8001334:	009b      	lsls	r3, r3, #2
 8001336:	4413      	add	r3, r2
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	687a      	ldr	r2, [r7, #4]
 800133c:	7912      	ldrb	r2, [r2, #4]
 800133e:	4413      	add	r3, r2
 8001340:	2202      	movs	r2, #2
 8001342:	701a      	strb	r2, [r3, #0]
            maze->grid[current.y][current.x] = EXIT;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	69da      	ldr	r2, [r3, #28]
 8001348:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 800134c:	009b      	lsls	r3, r3, #2
 800134e:	4413      	add	r3, r2
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f897 205c 	ldrb.w	r2, [r7, #92]	; 0x5c
 8001356:	4413      	add	r3, r2
 8001358:	2203      	movs	r2, #3
 800135a:	701a      	strb	r2, [r3, #0]

            break; /* exit found and path traced */
 800135c:	e0bf      	b.n	80014de <solveMaze+0x3f4>
        }

        /* visit adjacent cells */
        Point directions[4] = {
            {current.x + 1, current.y, current.x, current.y}, /* right */
 800135e:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8001362:	3301      	adds	r3, #1
 8001364:	b2db      	uxtb	r3, r3
        Point directions[4] = {
 8001366:	723b      	strb	r3, [r7, #8]
            {current.x + 1, current.y, current.x, current.y}, /* right */
 8001368:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
        Point directions[4] = {
 800136c:	727b      	strb	r3, [r7, #9]
            {current.x + 1, current.y, current.x, current.y}, /* right */
 800136e:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
        Point directions[4] = {
 8001372:	60fb      	str	r3, [r7, #12]
            {current.x + 1, current.y, current.x, current.y}, /* right */
 8001374:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
        Point directions[4] = {
 8001378:	613b      	str	r3, [r7, #16]
            {current.x - 1, current.y, current.x, current.y}, /* left */
 800137a:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 800137e:	3b01      	subs	r3, #1
 8001380:	b2db      	uxtb	r3, r3
        Point directions[4] = {
 8001382:	753b      	strb	r3, [r7, #20]
            {current.x - 1, current.y, current.x, current.y}, /* left */
 8001384:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
        Point directions[4] = {
 8001388:	757b      	strb	r3, [r7, #21]
            {current.x - 1, current.y, current.x, current.y}, /* left */
 800138a:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
        Point directions[4] = {
 800138e:	61bb      	str	r3, [r7, #24]
            {current.x - 1, current.y, current.x, current.y}, /* left */
 8001390:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
        Point directions[4] = {
 8001394:	61fb      	str	r3, [r7, #28]
            {current.x, current.y + 1, current.x, current.y}, /* down */
 8001396:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
        Point directions[4] = {
 800139a:	f887 3020 	strb.w	r3, [r7, #32]
            {current.x, current.y + 1, current.x, current.y}, /* down */
 800139e:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 80013a2:	3301      	adds	r3, #1
 80013a4:	b2db      	uxtb	r3, r3
        Point directions[4] = {
 80013a6:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
            {current.x, current.y + 1, current.x, current.y}, /* down */
 80013aa:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
        Point directions[4] = {
 80013ae:	627b      	str	r3, [r7, #36]	; 0x24
            {current.x, current.y + 1, current.x, current.y}, /* down */
 80013b0:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
        Point directions[4] = {
 80013b4:	62bb      	str	r3, [r7, #40]	; 0x28
            {current.x, current.y - 1, current.x, current.y}  /* up */
 80013b6:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
        Point directions[4] = {
 80013ba:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
            {current.x, current.y - 1, current.x, current.y}  /* up */
 80013be:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 80013c2:	3b01      	subs	r3, #1
 80013c4:	b2db      	uxtb	r3, r3
        Point directions[4] = {
 80013c6:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
            {current.x, current.y - 1, current.x, current.y}  /* up */
 80013ca:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
        Point directions[4] = {
 80013ce:	633b      	str	r3, [r7, #48]	; 0x30
            {current.x, current.y - 1, current.x, current.y}  /* up */
 80013d0:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
        Point directions[4] = {
 80013d4:	637b      	str	r3, [r7, #52]	; 0x34
        };

        for (i = 0; i < 4; i++) {
 80013d6:	2300      	movs	r3, #0
 80013d8:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
 80013dc:	e067      	b.n	80014ae <solveMaze+0x3c4>
            next = directions[i];
 80013de:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80013e2:	4613      	mov	r3, r2
 80013e4:	005b      	lsls	r3, r3, #1
 80013e6:	4413      	add	r3, r2
 80013e8:	009b      	lsls	r3, r3, #2
 80013ea:	3378      	adds	r3, #120	; 0x78
 80013ec:	443b      	add	r3, r7
 80013ee:	f1a3 0270 	sub.w	r2, r3, #112	; 0x70
 80013f2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80013f6:	ca07      	ldmia	r2, {r0, r1, r2}
 80013f8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            if (next.x >= 0 && next.x < maze->cols && next.y >= 0 && next.y < maze->rows) {
 80013fc:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	785b      	ldrb	r3, [r3, #1]
 8001404:	429a      	cmp	r2, r3
 8001406:	d24d      	bcs.n	80014a4 <solveMaze+0x3ba>
 8001408:	f897 2051 	ldrb.w	r2, [r7, #81]	; 0x51
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	429a      	cmp	r2, r3
 8001412:	d247      	bcs.n	80014a4 <solveMaze+0x3ba>
                if (!visited[next.y][next.x] && (maze->grid[next.y][next.x] == PATH || maze->grid[next.y][next.x] == EXIT)) {
 8001414:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8001418:	009b      	lsls	r3, r3, #2
 800141a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800141c:	4413      	add	r3, r2
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8001424:	4413      	add	r3, r2
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	f083 0301 	eor.w	r3, r3, #1
 800142c:	b2db      	uxtb	r3, r3
 800142e:	2b00      	cmp	r3, #0
 8001430:	d038      	beq.n	80014a4 <solveMaze+0x3ba>
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	69da      	ldr	r2, [r3, #28]
 8001436:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 800143a:	009b      	lsls	r3, r3, #2
 800143c:	4413      	add	r3, r2
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8001444:	4413      	add	r3, r2
 8001446:	781b      	ldrb	r3, [r3, #0]
 8001448:	2b00      	cmp	r3, #0
 800144a:	d00c      	beq.n	8001466 <solveMaze+0x37c>
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	69da      	ldr	r2, [r3, #28]
 8001450:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8001454:	009b      	lsls	r3, r3, #2
 8001456:	4413      	add	r3, r2
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800145e:	4413      	add	r3, r2
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	2b03      	cmp	r3, #3
 8001464:	d11e      	bne.n	80014a4 <solveMaze+0x3ba>
                    queue[rear++] = next;  /* enqueue valid adjacent cell */
 8001466:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 800146a:	1c5a      	adds	r2, r3, #1
 800146c:	f8a7 2070 	strh.w	r2, [r7, #112]	; 0x70
 8001470:	461a      	mov	r2, r3
 8001472:	4613      	mov	r3, r2
 8001474:	005b      	lsls	r3, r3, #1
 8001476:	4413      	add	r3, r2
 8001478:	009b      	lsls	r3, r3, #2
 800147a:	461a      	mov	r2, r3
 800147c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800147e:	4413      	add	r3, r2
 8001480:	461c      	mov	r4, r3
 8001482:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001486:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800148a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
                    visited[next.y][next.x] = true;
 800148e:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8001492:	009b      	lsls	r3, r3, #2
 8001494:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001496:	4413      	add	r3, r2
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800149e:	4413      	add	r3, r2
 80014a0:	2201      	movs	r2, #1
 80014a2:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < 4; i++) {
 80014a4:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 80014a8:	3301      	adds	r3, #1
 80014aa:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
 80014ae:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 80014b2:	2b03      	cmp	r3, #3
 80014b4:	d993      	bls.n	80013de <solveMaze+0x2f4>
                }
            }
        }
        if (rear >= maze->rows * maze->cols) break; /* prevents writing beyond allocated memory */
 80014b6:	f8b7 2070 	ldrh.w	r2, [r7, #112]	; 0x70
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	4619      	mov	r1, r3
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	785b      	ldrb	r3, [r3, #1]
 80014c4:	fb01 f303 	mul.w	r3, r1, r3
 80014c8:	429a      	cmp	r2, r3
 80014ca:	da07      	bge.n	80014dc <solveMaze+0x3f2>
    while (front < rear) {
 80014cc:	f8b7 2072 	ldrh.w	r2, [r7, #114]	; 0x72
 80014d0:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 80014d4:	429a      	cmp	r2, r3
 80014d6:	f4ff ae90 	bcc.w	80011fa <solveMaze+0x110>
 80014da:	e000      	b.n	80014de <solveMaze+0x3f4>
        if (rear >= maze->rows * maze->cols) break; /* prevents writing beyond allocated memory */
 80014dc:	bf00      	nop
    }

    flipPath(path);
 80014de:	6838      	ldr	r0, [r7, #0]
 80014e0:	f7ff fd73 	bl	8000fca <flipPath>
    trimPath(path);
 80014e4:	6838      	ldr	r0, [r7, #0]
 80014e6:	f000 f823 	bl	8001530 <trimPath>

    /* clean up */
    for (i = 0; i < maze->rows; i++) {
 80014ea:	2300      	movs	r3, #0
 80014ec:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
 80014f0:	e00d      	b.n	800150e <solveMaze+0x424>
        free(visited[i]);
 80014f2:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 80014f6:	009b      	lsls	r3, r3, #2
 80014f8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80014fa:	4413      	add	r3, r2
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	4618      	mov	r0, r3
 8001500:	f003 fc6e 	bl	8004de0 <free>
    for (i = 0; i < maze->rows; i++) {
 8001504:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8001508:	3301      	adds	r3, #1
 800150a:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	781b      	ldrb	r3, [r3, #0]
 8001512:	b29b      	uxth	r3, r3
 8001514:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8001518:	429a      	cmp	r2, r3
 800151a:	d3ea      	bcc.n	80014f2 <solveMaze+0x408>
    }
    free(visited);
 800151c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800151e:	f003 fc5f 	bl	8004de0 <free>
    free(queue);
 8001522:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8001524:	f003 fc5c 	bl	8004de0 <free>
}
 8001528:	bf00      	nop
 800152a:	377c      	adds	r7, #124	; 0x7c
 800152c:	46bd      	mov	sp, r7
 800152e:	bd90      	pop	{r4, r7, pc}

08001530 <trimPath>:

void trimPath(Path* path) {
 8001530:	b580      	push	{r7, lr}
 8001532:	b086      	sub	sp, #24
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
    uint16_t newSize = 0;
 8001538:	2300      	movs	r3, #0
 800153a:	82fb      	strh	r3, [r7, #22]
    uint16_t i = 0; /* index var */
 800153c:	2300      	movs	r3, #0
 800153e:	82bb      	strh	r3, [r7, #20]

    /* count the non-zero elements in the array */
    for (i = 0; i < path->size; i++) {
 8001540:	2300      	movs	r3, #0
 8001542:	82bb      	strh	r3, [r7, #20]
 8001544:	e01b      	b.n	800157e <trimPath+0x4e>
        if (path->p[i].x != 0 && path->p[i].y != 0) {
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	6819      	ldr	r1, [r3, #0]
 800154a:	8aba      	ldrh	r2, [r7, #20]
 800154c:	4613      	mov	r3, r2
 800154e:	005b      	lsls	r3, r3, #1
 8001550:	4413      	add	r3, r2
 8001552:	009b      	lsls	r3, r3, #2
 8001554:	440b      	add	r3, r1
 8001556:	781b      	ldrb	r3, [r3, #0]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d00d      	beq.n	8001578 <trimPath+0x48>
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	6819      	ldr	r1, [r3, #0]
 8001560:	8aba      	ldrh	r2, [r7, #20]
 8001562:	4613      	mov	r3, r2
 8001564:	005b      	lsls	r3, r3, #1
 8001566:	4413      	add	r3, r2
 8001568:	009b      	lsls	r3, r3, #2
 800156a:	440b      	add	r3, r1
 800156c:	785b      	ldrb	r3, [r3, #1]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d002      	beq.n	8001578 <trimPath+0x48>
            newSize++;
 8001572:	8afb      	ldrh	r3, [r7, #22]
 8001574:	3301      	adds	r3, #1
 8001576:	82fb      	strh	r3, [r7, #22]
    for (i = 0; i < path->size; i++) {
 8001578:	8abb      	ldrh	r3, [r7, #20]
 800157a:	3301      	adds	r3, #1
 800157c:	82bb      	strh	r3, [r7, #20]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	889b      	ldrh	r3, [r3, #4]
 8001582:	8aba      	ldrh	r2, [r7, #20]
 8001584:	429a      	cmp	r2, r3
 8001586:	d3de      	bcc.n	8001546 <trimPath+0x16>
        }
    }

    if (newSize == 0) {
 8001588:	8afb      	ldrh	r3, [r7, #22]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d103      	bne.n	8001596 <trimPath+0x66>
        path->size = 0;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	2200      	movs	r2, #0
 8001592:	809a      	strh	r2, [r3, #4]
        for (i = 0; i < newSize; i++) {
            path->p[i] = newPath.p[i];
        }
        path->size = newSize;
    }
}
 8001594:	e05f      	b.n	8001656 <trimPath+0x126>
        initPath(&newPath, newSize);
 8001596:	8afa      	ldrh	r2, [r7, #22]
 8001598:	f107 0308 	add.w	r3, r7, #8
 800159c:	4611      	mov	r1, r2
 800159e:	4618      	mov	r0, r3
 80015a0:	f7ff fbf5 	bl	8000d8e <initPath>
        uint16_t newIndex = 0;
 80015a4:	2300      	movs	r3, #0
 80015a6:	827b      	strh	r3, [r7, #18]
        for (i = 0; i < path->size; i++) {
 80015a8:	2300      	movs	r3, #0
 80015aa:	82bb      	strh	r3, [r7, #20]
 80015ac:	e02e      	b.n	800160c <trimPath+0xdc>
            if (path->p[i].x != 0 && path->p[i].y != 0) {
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	6819      	ldr	r1, [r3, #0]
 80015b2:	8aba      	ldrh	r2, [r7, #20]
 80015b4:	4613      	mov	r3, r2
 80015b6:	005b      	lsls	r3, r3, #1
 80015b8:	4413      	add	r3, r2
 80015ba:	009b      	lsls	r3, r3, #2
 80015bc:	440b      	add	r3, r1
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d020      	beq.n	8001606 <trimPath+0xd6>
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	6819      	ldr	r1, [r3, #0]
 80015c8:	8aba      	ldrh	r2, [r7, #20]
 80015ca:	4613      	mov	r3, r2
 80015cc:	005b      	lsls	r3, r3, #1
 80015ce:	4413      	add	r3, r2
 80015d0:	009b      	lsls	r3, r3, #2
 80015d2:	440b      	add	r3, r1
 80015d4:	785b      	ldrb	r3, [r3, #1]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d015      	beq.n	8001606 <trimPath+0xd6>
                newPath.p[newIndex] = path->p[i];
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	6819      	ldr	r1, [r3, #0]
 80015de:	8aba      	ldrh	r2, [r7, #20]
 80015e0:	4613      	mov	r3, r2
 80015e2:	005b      	lsls	r3, r3, #1
 80015e4:	4413      	add	r3, r2
 80015e6:	009b      	lsls	r3, r3, #2
 80015e8:	18c8      	adds	r0, r1, r3
 80015ea:	68b9      	ldr	r1, [r7, #8]
 80015ec:	8a7a      	ldrh	r2, [r7, #18]
 80015ee:	4613      	mov	r3, r2
 80015f0:	005b      	lsls	r3, r3, #1
 80015f2:	4413      	add	r3, r2
 80015f4:	009b      	lsls	r3, r3, #2
 80015f6:	440b      	add	r3, r1
 80015f8:	4602      	mov	r2, r0
 80015fa:	ca07      	ldmia	r2, {r0, r1, r2}
 80015fc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
                newIndex++;
 8001600:	8a7b      	ldrh	r3, [r7, #18]
 8001602:	3301      	adds	r3, #1
 8001604:	827b      	strh	r3, [r7, #18]
        for (i = 0; i < path->size; i++) {
 8001606:	8abb      	ldrh	r3, [r7, #20]
 8001608:	3301      	adds	r3, #1
 800160a:	82bb      	strh	r3, [r7, #20]
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	889b      	ldrh	r3, [r3, #4]
 8001610:	8aba      	ldrh	r2, [r7, #20]
 8001612:	429a      	cmp	r2, r3
 8001614:	d3cb      	bcc.n	80015ae <trimPath+0x7e>
        for (i = 0; i < newSize; i++) {
 8001616:	2300      	movs	r3, #0
 8001618:	82bb      	strh	r3, [r7, #20]
 800161a:	e015      	b.n	8001648 <trimPath+0x118>
            path->p[i] = newPath.p[i];
 800161c:	68b9      	ldr	r1, [r7, #8]
 800161e:	8aba      	ldrh	r2, [r7, #20]
 8001620:	4613      	mov	r3, r2
 8001622:	005b      	lsls	r3, r3, #1
 8001624:	4413      	add	r3, r2
 8001626:	009b      	lsls	r3, r3, #2
 8001628:	18c8      	adds	r0, r1, r3
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	6819      	ldr	r1, [r3, #0]
 800162e:	8aba      	ldrh	r2, [r7, #20]
 8001630:	4613      	mov	r3, r2
 8001632:	005b      	lsls	r3, r3, #1
 8001634:	4413      	add	r3, r2
 8001636:	009b      	lsls	r3, r3, #2
 8001638:	440b      	add	r3, r1
 800163a:	4602      	mov	r2, r0
 800163c:	ca07      	ldmia	r2, {r0, r1, r2}
 800163e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        for (i = 0; i < newSize; i++) {
 8001642:	8abb      	ldrh	r3, [r7, #20]
 8001644:	3301      	adds	r3, #1
 8001646:	82bb      	strh	r3, [r7, #20]
 8001648:	8aba      	ldrh	r2, [r7, #20]
 800164a:	8afb      	ldrh	r3, [r7, #22]
 800164c:	429a      	cmp	r2, r3
 800164e:	d3e5      	bcc.n	800161c <trimPath+0xec>
        path->size = newSize;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	8afa      	ldrh	r2, [r7, #22]
 8001654:	809a      	strh	r2, [r3, #4]
}
 8001656:	bf00      	nop
 8001658:	3718      	adds	r7, #24
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
	...

08001660 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001666:	2300      	movs	r3, #0
 8001668:	607b      	str	r3, [r7, #4]
 800166a:	4b10      	ldr	r3, [pc, #64]	; (80016ac <HAL_MspInit+0x4c>)
 800166c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800166e:	4a0f      	ldr	r2, [pc, #60]	; (80016ac <HAL_MspInit+0x4c>)
 8001670:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001674:	6453      	str	r3, [r2, #68]	; 0x44
 8001676:	4b0d      	ldr	r3, [pc, #52]	; (80016ac <HAL_MspInit+0x4c>)
 8001678:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800167a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800167e:	607b      	str	r3, [r7, #4]
 8001680:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001682:	2300      	movs	r3, #0
 8001684:	603b      	str	r3, [r7, #0]
 8001686:	4b09      	ldr	r3, [pc, #36]	; (80016ac <HAL_MspInit+0x4c>)
 8001688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800168a:	4a08      	ldr	r2, [pc, #32]	; (80016ac <HAL_MspInit+0x4c>)
 800168c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001690:	6413      	str	r3, [r2, #64]	; 0x40
 8001692:	4b06      	ldr	r3, [pc, #24]	; (80016ac <HAL_MspInit+0x4c>)
 8001694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001696:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800169a:	603b      	str	r3, [r7, #0]
 800169c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800169e:	2007      	movs	r0, #7
 80016a0:	f000 fdac 	bl	80021fc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016a4:	bf00      	nop
 80016a6:	3708      	adds	r7, #8
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	40023800 	.word	0x40023800

080016b0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b08a      	sub	sp, #40	; 0x28
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b8:	f107 0314 	add.w	r3, r7, #20
 80016bc:	2200      	movs	r2, #0
 80016be:	601a      	str	r2, [r3, #0]
 80016c0:	605a      	str	r2, [r3, #4]
 80016c2:	609a      	str	r2, [r3, #8]
 80016c4:	60da      	str	r2, [r3, #12]
 80016c6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	4a44      	ldr	r2, [pc, #272]	; (80017e0 <HAL_SPI_MspInit+0x130>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	f040 8081 	bne.w	80017d6 <HAL_SPI_MspInit+0x126>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80016d4:	2300      	movs	r3, #0
 80016d6:	613b      	str	r3, [r7, #16]
 80016d8:	4b42      	ldr	r3, [pc, #264]	; (80017e4 <HAL_SPI_MspInit+0x134>)
 80016da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016dc:	4a41      	ldr	r2, [pc, #260]	; (80017e4 <HAL_SPI_MspInit+0x134>)
 80016de:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016e2:	6413      	str	r3, [r2, #64]	; 0x40
 80016e4:	4b3f      	ldr	r3, [pc, #252]	; (80017e4 <HAL_SPI_MspInit+0x134>)
 80016e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016ec:	613b      	str	r3, [r7, #16]
 80016ee:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016f0:	2300      	movs	r3, #0
 80016f2:	60fb      	str	r3, [r7, #12]
 80016f4:	4b3b      	ldr	r3, [pc, #236]	; (80017e4 <HAL_SPI_MspInit+0x134>)
 80016f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f8:	4a3a      	ldr	r2, [pc, #232]	; (80017e4 <HAL_SPI_MspInit+0x134>)
 80016fa:	f043 0304 	orr.w	r3, r3, #4
 80016fe:	6313      	str	r3, [r2, #48]	; 0x30
 8001700:	4b38      	ldr	r3, [pc, #224]	; (80017e4 <HAL_SPI_MspInit+0x134>)
 8001702:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001704:	f003 0304 	and.w	r3, r3, #4
 8001708:	60fb      	str	r3, [r7, #12]
 800170a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800170c:	2300      	movs	r3, #0
 800170e:	60bb      	str	r3, [r7, #8]
 8001710:	4b34      	ldr	r3, [pc, #208]	; (80017e4 <HAL_SPI_MspInit+0x134>)
 8001712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001714:	4a33      	ldr	r2, [pc, #204]	; (80017e4 <HAL_SPI_MspInit+0x134>)
 8001716:	f043 0302 	orr.w	r3, r3, #2
 800171a:	6313      	str	r3, [r2, #48]	; 0x30
 800171c:	4b31      	ldr	r3, [pc, #196]	; (80017e4 <HAL_SPI_MspInit+0x134>)
 800171e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001720:	f003 0302 	and.w	r3, r3, #2
 8001724:	60bb      	str	r3, [r7, #8]
 8001726:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC3     ------> SPI2_MOSI
    PB13     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001728:	2308      	movs	r3, #8
 800172a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800172c:	2302      	movs	r3, #2
 800172e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001730:	2300      	movs	r3, #0
 8001732:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001734:	2303      	movs	r3, #3
 8001736:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001738:	2305      	movs	r3, #5
 800173a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800173c:	f107 0314 	add.w	r3, r7, #20
 8001740:	4619      	mov	r1, r3
 8001742:	4829      	ldr	r0, [pc, #164]	; (80017e8 <HAL_SPI_MspInit+0x138>)
 8001744:	f001 f92e 	bl	80029a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001748:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800174c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800174e:	2302      	movs	r3, #2
 8001750:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001752:	2300      	movs	r3, #0
 8001754:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001756:	2303      	movs	r3, #3
 8001758:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800175a:	2305      	movs	r3, #5
 800175c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800175e:	f107 0314 	add.w	r3, r7, #20
 8001762:	4619      	mov	r1, r3
 8001764:	4821      	ldr	r0, [pc, #132]	; (80017ec <HAL_SPI_MspInit+0x13c>)
 8001766:	f001 f91d 	bl	80029a4 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 800176a:	4b21      	ldr	r3, [pc, #132]	; (80017f0 <HAL_SPI_MspInit+0x140>)
 800176c:	4a21      	ldr	r2, [pc, #132]	; (80017f4 <HAL_SPI_MspInit+0x144>)
 800176e:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8001770:	4b1f      	ldr	r3, [pc, #124]	; (80017f0 <HAL_SPI_MspInit+0x140>)
 8001772:	2200      	movs	r2, #0
 8001774:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001776:	4b1e      	ldr	r3, [pc, #120]	; (80017f0 <HAL_SPI_MspInit+0x140>)
 8001778:	2240      	movs	r2, #64	; 0x40
 800177a:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800177c:	4b1c      	ldr	r3, [pc, #112]	; (80017f0 <HAL_SPI_MspInit+0x140>)
 800177e:	2200      	movs	r2, #0
 8001780:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001782:	4b1b      	ldr	r3, [pc, #108]	; (80017f0 <HAL_SPI_MspInit+0x140>)
 8001784:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001788:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800178a:	4b19      	ldr	r3, [pc, #100]	; (80017f0 <HAL_SPI_MspInit+0x140>)
 800178c:	2200      	movs	r2, #0
 800178e:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001790:	4b17      	ldr	r3, [pc, #92]	; (80017f0 <HAL_SPI_MspInit+0x140>)
 8001792:	2200      	movs	r2, #0
 8001794:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001796:	4b16      	ldr	r3, [pc, #88]	; (80017f0 <HAL_SPI_MspInit+0x140>)
 8001798:	2200      	movs	r2, #0
 800179a:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800179c:	4b14      	ldr	r3, [pc, #80]	; (80017f0 <HAL_SPI_MspInit+0x140>)
 800179e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80017a2:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80017a4:	4b12      	ldr	r3, [pc, #72]	; (80017f0 <HAL_SPI_MspInit+0x140>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80017aa:	4811      	ldr	r0, [pc, #68]	; (80017f0 <HAL_SPI_MspInit+0x140>)
 80017ac:	f000 fd68 	bl	8002280 <HAL_DMA_Init>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d001      	beq.n	80017ba <HAL_SPI_MspInit+0x10a>
    {
      Error_Handler();
 80017b6:	f7ff f9e7 	bl	8000b88 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	4a0c      	ldr	r2, [pc, #48]	; (80017f0 <HAL_SPI_MspInit+0x140>)
 80017be:	649a      	str	r2, [r3, #72]	; 0x48
 80017c0:	4a0b      	ldr	r2, [pc, #44]	; (80017f0 <HAL_SPI_MspInit+0x140>)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80017c6:	2200      	movs	r2, #0
 80017c8:	2100      	movs	r1, #0
 80017ca:	2024      	movs	r0, #36	; 0x24
 80017cc:	f000 fd21 	bl	8002212 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80017d0:	2024      	movs	r0, #36	; 0x24
 80017d2:	f000 fd3a 	bl	800224a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80017d6:	bf00      	nop
 80017d8:	3728      	adds	r7, #40	; 0x28
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	40003800 	.word	0x40003800
 80017e4:	40023800 	.word	0x40023800
 80017e8:	40020800 	.word	0x40020800
 80017ec:	40020400 	.word	0x40020400
 80017f0:	200000dc 	.word	0x200000dc
 80017f4:	40026070 	.word	0x40026070

080017f8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b08a      	sub	sp, #40	; 0x28
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001800:	f107 0314 	add.w	r3, r7, #20
 8001804:	2200      	movs	r2, #0
 8001806:	601a      	str	r2, [r3, #0]
 8001808:	605a      	str	r2, [r3, #4]
 800180a:	609a      	str	r2, [r3, #8]
 800180c:	60da      	str	r2, [r3, #12]
 800180e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001818:	d164      	bne.n	80018e4 <HAL_TIM_Base_MspInit+0xec>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800181a:	2300      	movs	r3, #0
 800181c:	613b      	str	r3, [r7, #16]
 800181e:	4b3d      	ldr	r3, [pc, #244]	; (8001914 <HAL_TIM_Base_MspInit+0x11c>)
 8001820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001822:	4a3c      	ldr	r2, [pc, #240]	; (8001914 <HAL_TIM_Base_MspInit+0x11c>)
 8001824:	f043 0301 	orr.w	r3, r3, #1
 8001828:	6413      	str	r3, [r2, #64]	; 0x40
 800182a:	4b3a      	ldr	r3, [pc, #232]	; (8001914 <HAL_TIM_Base_MspInit+0x11c>)
 800182c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800182e:	f003 0301 	and.w	r3, r3, #1
 8001832:	613b      	str	r3, [r7, #16]
 8001834:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001836:	2300      	movs	r3, #0
 8001838:	60fb      	str	r3, [r7, #12]
 800183a:	4b36      	ldr	r3, [pc, #216]	; (8001914 <HAL_TIM_Base_MspInit+0x11c>)
 800183c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800183e:	4a35      	ldr	r2, [pc, #212]	; (8001914 <HAL_TIM_Base_MspInit+0x11c>)
 8001840:	f043 0301 	orr.w	r3, r3, #1
 8001844:	6313      	str	r3, [r2, #48]	; 0x30
 8001846:	4b33      	ldr	r3, [pc, #204]	; (8001914 <HAL_TIM_Base_MspInit+0x11c>)
 8001848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184a:	f003 0301 	and.w	r3, r3, #1
 800184e:	60fb      	str	r3, [r7, #12]
 8001850:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001852:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001856:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001858:	2302      	movs	r3, #2
 800185a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185c:	2300      	movs	r3, #0
 800185e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001860:	2300      	movs	r3, #0
 8001862:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001864:	2301      	movs	r3, #1
 8001866:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001868:	f107 0314 	add.w	r3, r7, #20
 800186c:	4619      	mov	r1, r3
 800186e:	482a      	ldr	r0, [pc, #168]	; (8001918 <HAL_TIM_Base_MspInit+0x120>)
 8001870:	f001 f898 	bl	80029a4 <HAL_GPIO_Init>

    /* TIM2 DMA Init */
    /* TIM2_CH3_UP Init */
    hdma_tim2_ch3_up.Instance = DMA1_Stream1;
 8001874:	4b29      	ldr	r3, [pc, #164]	; (800191c <HAL_TIM_Base_MspInit+0x124>)
 8001876:	4a2a      	ldr	r2, [pc, #168]	; (8001920 <HAL_TIM_Base_MspInit+0x128>)
 8001878:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch3_up.Init.Channel = DMA_CHANNEL_3;
 800187a:	4b28      	ldr	r3, [pc, #160]	; (800191c <HAL_TIM_Base_MspInit+0x124>)
 800187c:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001880:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch3_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001882:	4b26      	ldr	r3, [pc, #152]	; (800191c <HAL_TIM_Base_MspInit+0x124>)
 8001884:	2240      	movs	r2, #64	; 0x40
 8001886:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch3_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8001888:	4b24      	ldr	r3, [pc, #144]	; (800191c <HAL_TIM_Base_MspInit+0x124>)
 800188a:	2200      	movs	r2, #0
 800188c:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch3_up.Init.MemInc = DMA_MINC_ENABLE;
 800188e:	4b23      	ldr	r3, [pc, #140]	; (800191c <HAL_TIM_Base_MspInit+0x124>)
 8001890:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001894:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch3_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001896:	4b21      	ldr	r3, [pc, #132]	; (800191c <HAL_TIM_Base_MspInit+0x124>)
 8001898:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800189c:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch3_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800189e:	4b1f      	ldr	r3, [pc, #124]	; (800191c <HAL_TIM_Base_MspInit+0x124>)
 80018a0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80018a4:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch3_up.Init.Mode = DMA_NORMAL;
 80018a6:	4b1d      	ldr	r3, [pc, #116]	; (800191c <HAL_TIM_Base_MspInit+0x124>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch3_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80018ac:	4b1b      	ldr	r3, [pc, #108]	; (800191c <HAL_TIM_Base_MspInit+0x124>)
 80018ae:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80018b2:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch3_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80018b4:	4b19      	ldr	r3, [pc, #100]	; (800191c <HAL_TIM_Base_MspInit+0x124>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch3_up) != HAL_OK)
 80018ba:	4818      	ldr	r0, [pc, #96]	; (800191c <HAL_TIM_Base_MspInit+0x124>)
 80018bc:	f000 fce0 	bl	8002280 <HAL_DMA_Init>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d001      	beq.n	80018ca <HAL_TIM_Base_MspInit+0xd2>
    {
      Error_Handler();
 80018c6:	f7ff f95f 	bl	8000b88 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim2_ch3_up);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	4a13      	ldr	r2, [pc, #76]	; (800191c <HAL_TIM_Base_MspInit+0x124>)
 80018ce:	62da      	str	r2, [r3, #44]	; 0x2c
 80018d0:	4a12      	ldr	r2, [pc, #72]	; (800191c <HAL_TIM_Base_MspInit+0x124>)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim2_ch3_up);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	4a10      	ldr	r2, [pc, #64]	; (800191c <HAL_TIM_Base_MspInit+0x124>)
 80018da:	621a      	str	r2, [r3, #32]
 80018dc:	4a0f      	ldr	r2, [pc, #60]	; (800191c <HAL_TIM_Base_MspInit+0x124>)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80018e2:	e012      	b.n	800190a <HAL_TIM_Base_MspInit+0x112>
  else if(htim_base->Instance==TIM3)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4a0e      	ldr	r2, [pc, #56]	; (8001924 <HAL_TIM_Base_MspInit+0x12c>)
 80018ea:	4293      	cmp	r3, r2
 80018ec:	d10d      	bne.n	800190a <HAL_TIM_Base_MspInit+0x112>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80018ee:	2300      	movs	r3, #0
 80018f0:	60bb      	str	r3, [r7, #8]
 80018f2:	4b08      	ldr	r3, [pc, #32]	; (8001914 <HAL_TIM_Base_MspInit+0x11c>)
 80018f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f6:	4a07      	ldr	r2, [pc, #28]	; (8001914 <HAL_TIM_Base_MspInit+0x11c>)
 80018f8:	f043 0302 	orr.w	r3, r3, #2
 80018fc:	6413      	str	r3, [r2, #64]	; 0x40
 80018fe:	4b05      	ldr	r3, [pc, #20]	; (8001914 <HAL_TIM_Base_MspInit+0x11c>)
 8001900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001902:	f003 0302 	and.w	r3, r3, #2
 8001906:	60bb      	str	r3, [r7, #8]
 8001908:	68bb      	ldr	r3, [r7, #8]
}
 800190a:	bf00      	nop
 800190c:	3728      	adds	r7, #40	; 0x28
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	40023800 	.word	0x40023800
 8001918:	40020000 	.word	0x40020000
 800191c:	200001cc 	.word	0x200001cc
 8001920:	40026028 	.word	0x40026028
 8001924:	40000400 	.word	0x40000400

08001928 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b088      	sub	sp, #32
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001930:	f107 030c 	add.w	r3, r7, #12
 8001934:	2200      	movs	r2, #0
 8001936:	601a      	str	r2, [r3, #0]
 8001938:	605a      	str	r2, [r3, #4]
 800193a:	609a      	str	r2, [r3, #8]
 800193c:	60da      	str	r2, [r3, #12]
 800193e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001948:	d11e      	bne.n	8001988 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800194a:	2300      	movs	r3, #0
 800194c:	60bb      	str	r3, [r7, #8]
 800194e:	4b10      	ldr	r3, [pc, #64]	; (8001990 <HAL_TIM_MspPostInit+0x68>)
 8001950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001952:	4a0f      	ldr	r2, [pc, #60]	; (8001990 <HAL_TIM_MspPostInit+0x68>)
 8001954:	f043 0302 	orr.w	r3, r3, #2
 8001958:	6313      	str	r3, [r2, #48]	; 0x30
 800195a:	4b0d      	ldr	r3, [pc, #52]	; (8001990 <HAL_TIM_MspPostInit+0x68>)
 800195c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195e:	f003 0302 	and.w	r3, r3, #2
 8001962:	60bb      	str	r3, [r7, #8]
 8001964:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001966:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800196a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800196c:	2302      	movs	r3, #2
 800196e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001970:	2300      	movs	r3, #0
 8001972:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001974:	2300      	movs	r3, #0
 8001976:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001978:	2301      	movs	r3, #1
 800197a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800197c:	f107 030c 	add.w	r3, r7, #12
 8001980:	4619      	mov	r1, r3
 8001982:	4804      	ldr	r0, [pc, #16]	; (8001994 <HAL_TIM_MspPostInit+0x6c>)
 8001984:	f001 f80e 	bl	80029a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001988:	bf00      	nop
 800198a:	3720      	adds	r7, #32
 800198c:	46bd      	mov	sp, r7
 800198e:	bd80      	pop	{r7, pc}
 8001990:	40023800 	.word	0x40023800
 8001994:	40020400 	.word	0x40020400

08001998 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b08a      	sub	sp, #40	; 0x28
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a0:	f107 0314 	add.w	r3, r7, #20
 80019a4:	2200      	movs	r2, #0
 80019a6:	601a      	str	r2, [r3, #0]
 80019a8:	605a      	str	r2, [r3, #4]
 80019aa:	609a      	str	r2, [r3, #8]
 80019ac:	60da      	str	r2, [r3, #12]
 80019ae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4a19      	ldr	r2, [pc, #100]	; (8001a1c <HAL_UART_MspInit+0x84>)
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d12b      	bne.n	8001a12 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80019ba:	2300      	movs	r3, #0
 80019bc:	613b      	str	r3, [r7, #16]
 80019be:	4b18      	ldr	r3, [pc, #96]	; (8001a20 <HAL_UART_MspInit+0x88>)
 80019c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c2:	4a17      	ldr	r2, [pc, #92]	; (8001a20 <HAL_UART_MspInit+0x88>)
 80019c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019c8:	6413      	str	r3, [r2, #64]	; 0x40
 80019ca:	4b15      	ldr	r3, [pc, #84]	; (8001a20 <HAL_UART_MspInit+0x88>)
 80019cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019d2:	613b      	str	r3, [r7, #16]
 80019d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019d6:	2300      	movs	r3, #0
 80019d8:	60fb      	str	r3, [r7, #12]
 80019da:	4b11      	ldr	r3, [pc, #68]	; (8001a20 <HAL_UART_MspInit+0x88>)
 80019dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019de:	4a10      	ldr	r2, [pc, #64]	; (8001a20 <HAL_UART_MspInit+0x88>)
 80019e0:	f043 0301 	orr.w	r3, r3, #1
 80019e4:	6313      	str	r3, [r2, #48]	; 0x30
 80019e6:	4b0e      	ldr	r3, [pc, #56]	; (8001a20 <HAL_UART_MspInit+0x88>)
 80019e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ea:	f003 0301 	and.w	r3, r3, #1
 80019ee:	60fb      	str	r3, [r7, #12]
 80019f0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80019f2:	230c      	movs	r3, #12
 80019f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019f6:	2302      	movs	r3, #2
 80019f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fa:	2300      	movs	r3, #0
 80019fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019fe:	2300      	movs	r3, #0
 8001a00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a02:	2307      	movs	r3, #7
 8001a04:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a06:	f107 0314 	add.w	r3, r7, #20
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	4805      	ldr	r0, [pc, #20]	; (8001a24 <HAL_UART_MspInit+0x8c>)
 8001a0e:	f000 ffc9 	bl	80029a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001a12:	bf00      	nop
 8001a14:	3728      	adds	r7, #40	; 0x28
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	40004400 	.word	0x40004400
 8001a20:	40023800 	.word	0x40023800
 8001a24:	40020000 	.word	0x40020000

08001a28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a2c:	e7fe      	b.n	8001a2c <NMI_Handler+0x4>

08001a2e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a2e:	b480      	push	{r7}
 8001a30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a32:	e7fe      	b.n	8001a32 <HardFault_Handler+0x4>

08001a34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a34:	b480      	push	{r7}
 8001a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a38:	e7fe      	b.n	8001a38 <MemManage_Handler+0x4>

08001a3a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a3a:	b480      	push	{r7}
 8001a3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a3e:	e7fe      	b.n	8001a3e <BusFault_Handler+0x4>

08001a40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a44:	e7fe      	b.n	8001a44 <UsageFault_Handler+0x4>

08001a46 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a46:	b480      	push	{r7}
 8001a48:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a4a:	bf00      	nop
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a52:	4770      	bx	lr

08001a54 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a58:	bf00      	nop
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a60:	4770      	bx	lr

08001a62 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a62:	b480      	push	{r7}
 8001a64:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a66:	bf00      	nop
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6e:	4770      	bx	lr

08001a70 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a74:	f000 faae 	bl	8001fd4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a78:	bf00      	nop
 8001a7a:	bd80      	pop	{r7, pc}

08001a7c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch3_up);
 8001a80:	4802      	ldr	r0, [pc, #8]	; (8001a8c <DMA1_Stream1_IRQHandler+0x10>)
 8001a82:	f000 fd25 	bl	80024d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001a86:	bf00      	nop
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	200001cc 	.word	0x200001cc

08001a90 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001a94:	4802      	ldr	r0, [pc, #8]	; (8001aa0 <DMA1_Stream4_IRQHandler+0x10>)
 8001a96:	f000 fd1b 	bl	80024d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8001a9a:	bf00      	nop
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	200000dc 	.word	0x200000dc

08001aa4 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001aa8:	4802      	ldr	r0, [pc, #8]	; (8001ab4 <SPI2_IRQHandler+0x10>)
 8001aaa:	f001 fef1 	bl	8003890 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8001aae:	bf00      	nop
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	20000084 	.word	0x20000084

08001ab8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0
  return 1;
 8001abc:	2301      	movs	r3, #1
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac6:	4770      	bx	lr

08001ac8 <_kill>:

int _kill(int pid, int sig)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b082      	sub	sp, #8
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
 8001ad0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001ad2:	f003 fc35 	bl	8005340 <__errno>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2216      	movs	r2, #22
 8001ada:	601a      	str	r2, [r3, #0]
  return -1;
 8001adc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	3708      	adds	r7, #8
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}

08001ae8 <_exit>:

void _exit (int status)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b082      	sub	sp, #8
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001af0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001af4:	6878      	ldr	r0, [r7, #4]
 8001af6:	f7ff ffe7 	bl	8001ac8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001afa:	e7fe      	b.n	8001afa <_exit+0x12>

08001afc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b086      	sub	sp, #24
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	60f8      	str	r0, [r7, #12]
 8001b04:	60b9      	str	r1, [r7, #8]
 8001b06:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b08:	2300      	movs	r3, #0
 8001b0a:	617b      	str	r3, [r7, #20]
 8001b0c:	e00a      	b.n	8001b24 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b0e:	f3af 8000 	nop.w
 8001b12:	4601      	mov	r1, r0
 8001b14:	68bb      	ldr	r3, [r7, #8]
 8001b16:	1c5a      	adds	r2, r3, #1
 8001b18:	60ba      	str	r2, [r7, #8]
 8001b1a:	b2ca      	uxtb	r2, r1
 8001b1c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b1e:	697b      	ldr	r3, [r7, #20]
 8001b20:	3301      	adds	r3, #1
 8001b22:	617b      	str	r3, [r7, #20]
 8001b24:	697a      	ldr	r2, [r7, #20]
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	dbf0      	blt.n	8001b0e <_read+0x12>
  }

  return len;
 8001b2c:	687b      	ldr	r3, [r7, #4]
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3718      	adds	r7, #24
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}

08001b36 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b36:	b580      	push	{r7, lr}
 8001b38:	b086      	sub	sp, #24
 8001b3a:	af00      	add	r7, sp, #0
 8001b3c:	60f8      	str	r0, [r7, #12]
 8001b3e:	60b9      	str	r1, [r7, #8]
 8001b40:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b42:	2300      	movs	r3, #0
 8001b44:	617b      	str	r3, [r7, #20]
 8001b46:	e009      	b.n	8001b5c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b48:	68bb      	ldr	r3, [r7, #8]
 8001b4a:	1c5a      	adds	r2, r3, #1
 8001b4c:	60ba      	str	r2, [r7, #8]
 8001b4e:	781b      	ldrb	r3, [r3, #0]
 8001b50:	4618      	mov	r0, r3
 8001b52:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b56:	697b      	ldr	r3, [r7, #20]
 8001b58:	3301      	adds	r3, #1
 8001b5a:	617b      	str	r3, [r7, #20]
 8001b5c:	697a      	ldr	r2, [r7, #20]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	429a      	cmp	r2, r3
 8001b62:	dbf1      	blt.n	8001b48 <_write+0x12>
  }
  return len;
 8001b64:	687b      	ldr	r3, [r7, #4]
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	3718      	adds	r7, #24
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}

08001b6e <_close>:

int _close(int file)
{
 8001b6e:	b480      	push	{r7}
 8001b70:	b083      	sub	sp, #12
 8001b72:	af00      	add	r7, sp, #0
 8001b74:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b76:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	370c      	adds	r7, #12
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr

08001b86 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b86:	b480      	push	{r7}
 8001b88:	b083      	sub	sp, #12
 8001b8a:	af00      	add	r7, sp, #0
 8001b8c:	6078      	str	r0, [r7, #4]
 8001b8e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b96:	605a      	str	r2, [r3, #4]
  return 0;
 8001b98:	2300      	movs	r3, #0
}
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	370c      	adds	r7, #12
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr

08001ba6 <_isatty>:

int _isatty(int file)
{
 8001ba6:	b480      	push	{r7}
 8001ba8:	b083      	sub	sp, #12
 8001baa:	af00      	add	r7, sp, #0
 8001bac:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001bae:	2301      	movs	r3, #1
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	370c      	adds	r7, #12
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bba:	4770      	bx	lr

08001bbc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b085      	sub	sp, #20
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	60f8      	str	r0, [r7, #12]
 8001bc4:	60b9      	str	r1, [r7, #8]
 8001bc6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001bc8:	2300      	movs	r3, #0
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	3714      	adds	r7, #20
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd4:	4770      	bx	lr
	...

08001bd8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b086      	sub	sp, #24
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001be0:	4a14      	ldr	r2, [pc, #80]	; (8001c34 <_sbrk+0x5c>)
 8001be2:	4b15      	ldr	r3, [pc, #84]	; (8001c38 <_sbrk+0x60>)
 8001be4:	1ad3      	subs	r3, r2, r3
 8001be6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bec:	4b13      	ldr	r3, [pc, #76]	; (8001c3c <_sbrk+0x64>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d102      	bne.n	8001bfa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bf4:	4b11      	ldr	r3, [pc, #68]	; (8001c3c <_sbrk+0x64>)
 8001bf6:	4a12      	ldr	r2, [pc, #72]	; (8001c40 <_sbrk+0x68>)
 8001bf8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bfa:	4b10      	ldr	r3, [pc, #64]	; (8001c3c <_sbrk+0x64>)
 8001bfc:	681a      	ldr	r2, [r3, #0]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	4413      	add	r3, r2
 8001c02:	693a      	ldr	r2, [r7, #16]
 8001c04:	429a      	cmp	r2, r3
 8001c06:	d207      	bcs.n	8001c18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c08:	f003 fb9a 	bl	8005340 <__errno>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	220c      	movs	r2, #12
 8001c10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c12:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001c16:	e009      	b.n	8001c2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c18:	4b08      	ldr	r3, [pc, #32]	; (8001c3c <_sbrk+0x64>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c1e:	4b07      	ldr	r3, [pc, #28]	; (8001c3c <_sbrk+0x64>)
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	4413      	add	r3, r2
 8001c26:	4a05      	ldr	r2, [pc, #20]	; (8001c3c <_sbrk+0x64>)
 8001c28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c2a:	68fb      	ldr	r3, [r7, #12]
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	3718      	adds	r7, #24
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	20018000 	.word	0x20018000
 8001c38:	00000400 	.word	0x00000400
 8001c3c:	2000029c 	.word	0x2000029c
 8001c40:	20005e30 	.word	0x20005e30

08001c44 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c48:	4b06      	ldr	r3, [pc, #24]	; (8001c64 <SystemInit+0x20>)
 8001c4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c4e:	4a05      	ldr	r2, [pc, #20]	; (8001c64 <SystemInit+0x20>)
 8001c50:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c54:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c58:	bf00      	nop
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr
 8001c62:	bf00      	nop
 8001c64:	e000ed00 	.word	0xe000ed00

08001c68 <ws2812_init>:

uint8_t ws2812_buffer[WS2812_BUFFER_SIZE];

// set all pixels to 0 (off)
void ws2812_init(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
  memset(ws2812_buffer, 0, WS2812_BUFFER_SIZE); // fill buffer with 0s
 8001c6e:	f645 223c 	movw	r2, #23100	; 0x5a3c
 8001c72:	2100      	movs	r1, #0
 8001c74:	480b      	ldr	r0, [pc, #44]	; (8001ca4 <ws2812_init+0x3c>)
 8001c76:	f003 fad8 	bl	800522a <memset>
  HAL_SPI_Transmit_DMA(&hspi2, ws2812_buffer, WS2812_BUFFER_SIZE); // write buffer to LEDs
 8001c7a:	f645 223c 	movw	r2, #23100	; 0x5a3c
 8001c7e:	4909      	ldr	r1, [pc, #36]	; (8001ca4 <ws2812_init+0x3c>)
 8001c80:	4809      	ldr	r0, [pc, #36]	; (8001ca8 <ws2812_init+0x40>)
 8001c82:	f001 fd4f 	bl	8003724 <HAL_SPI_Transmit_DMA>
  ColorRGB_t color = {0, 0, 0};
 8001c86:	2300      	movs	r3, #0
 8001c88:	713b      	strb	r3, [r7, #4]
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	717b      	strb	r3, [r7, #5]
 8001c8e:	2300      	movs	r3, #0
 8001c90:	71bb      	strb	r3, [r7, #6]
  ws2812_pixel_all(&color); // set LEDs to black
 8001c92:	1d3b      	adds	r3, r7, #4
 8001c94:	4618      	mov	r0, r3
 8001c96:	f000 f881 	bl	8001d9c <ws2812_pixel_all>
}
 8001c9a:	bf00      	nop
 8001c9c:	3708      	adds	r7, #8
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	200002a0 	.word	0x200002a0
 8001ca8:	20000084 	.word	0x20000084

08001cac <ws2812_pixel>:

// set one pixel to given color
void ws2812_pixel(uint8_t _x, uint8_t _y, ColorRGB_t* color)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b086      	sub	sp, #24
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	603a      	str	r2, [r7, #0]
 8001cb6:	71fb      	strb	r3, [r7, #7]
 8001cb8:	460b      	mov	r3, r1
 8001cba:	71bb      	strb	r3, [r7, #6]
  uint16_t index = coord2Index(_x, _y);
 8001cbc:	79ba      	ldrb	r2, [r7, #6]
 8001cbe:	79fb      	ldrb	r3, [r7, #7]
 8001cc0:	4611      	mov	r1, r2
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f000 f8e6 	bl	8001e94 <coord2Index>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	82fb      	strh	r3, [r7, #22]
  if (index >= 63) index--;
 8001ccc:	8afb      	ldrh	r3, [r7, #22]
 8001cce:	2b3e      	cmp	r3, #62	; 0x3e
 8001cd0:	d902      	bls.n	8001cd8 <ws2812_pixel+0x2c>
 8001cd2:	8afb      	ldrh	r3, [r7, #22]
 8001cd4:	3b01      	subs	r3, #1
 8001cd6:	82fb      	strh	r3, [r7, #22]
  //uint8_t* ptr = &ws2812_buffer[24 * coord2Index(_x, _y)];
  uint8_t* ptr = &ws2812_buffer[24 * index];
 8001cd8:	8afa      	ldrh	r2, [r7, #22]
 8001cda:	4613      	mov	r3, r2
 8001cdc:	005b      	lsls	r3, r3, #1
 8001cde:	4413      	add	r3, r2
 8001ce0:	00db      	lsls	r3, r3, #3
 8001ce2:	461a      	mov	r2, r3
 8001ce4:	4b2c      	ldr	r3, [pc, #176]	; (8001d98 <ws2812_pixel+0xec>)
 8001ce6:	4413      	add	r3, r2
 8001ce8:	613b      	str	r3, [r7, #16]
  WS2812_FILL_BUFFER(color->g);
 8001cea:	2380      	movs	r3, #128	; 0x80
 8001cec:	73fb      	strb	r3, [r7, #15]
 8001cee:	e014      	b.n	8001d1a <ws2812_pixel+0x6e>
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	789a      	ldrb	r2, [r3, #2]
 8001cf4:	7bfb      	ldrb	r3, [r7, #15]
 8001cf6:	4013      	ands	r3, r2
 8001cf8:	b2db      	uxtb	r3, r3
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d005      	beq.n	8001d0a <ws2812_pixel+0x5e>
 8001cfe:	693b      	ldr	r3, [r7, #16]
 8001d00:	1c5a      	adds	r2, r3, #1
 8001d02:	613a      	str	r2, [r7, #16]
 8001d04:	22fc      	movs	r2, #252	; 0xfc
 8001d06:	701a      	strb	r2, [r3, #0]
 8001d08:	e004      	b.n	8001d14 <ws2812_pixel+0x68>
 8001d0a:	693b      	ldr	r3, [r7, #16]
 8001d0c:	1c5a      	adds	r2, r3, #1
 8001d0e:	613a      	str	r2, [r7, #16]
 8001d10:	2280      	movs	r2, #128	; 0x80
 8001d12:	701a      	strb	r2, [r3, #0]
 8001d14:	7bfb      	ldrb	r3, [r7, #15]
 8001d16:	085b      	lsrs	r3, r3, #1
 8001d18:	73fb      	strb	r3, [r7, #15]
 8001d1a:	7bfb      	ldrb	r3, [r7, #15]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d1e7      	bne.n	8001cf0 <ws2812_pixel+0x44>
  WS2812_FILL_BUFFER(color->r);
 8001d20:	2380      	movs	r3, #128	; 0x80
 8001d22:	73bb      	strb	r3, [r7, #14]
 8001d24:	e014      	b.n	8001d50 <ws2812_pixel+0xa4>
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	785a      	ldrb	r2, [r3, #1]
 8001d2a:	7bbb      	ldrb	r3, [r7, #14]
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	b2db      	uxtb	r3, r3
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d005      	beq.n	8001d40 <ws2812_pixel+0x94>
 8001d34:	693b      	ldr	r3, [r7, #16]
 8001d36:	1c5a      	adds	r2, r3, #1
 8001d38:	613a      	str	r2, [r7, #16]
 8001d3a:	22fc      	movs	r2, #252	; 0xfc
 8001d3c:	701a      	strb	r2, [r3, #0]
 8001d3e:	e004      	b.n	8001d4a <ws2812_pixel+0x9e>
 8001d40:	693b      	ldr	r3, [r7, #16]
 8001d42:	1c5a      	adds	r2, r3, #1
 8001d44:	613a      	str	r2, [r7, #16]
 8001d46:	2280      	movs	r2, #128	; 0x80
 8001d48:	701a      	strb	r2, [r3, #0]
 8001d4a:	7bbb      	ldrb	r3, [r7, #14]
 8001d4c:	085b      	lsrs	r3, r3, #1
 8001d4e:	73bb      	strb	r3, [r7, #14]
 8001d50:	7bbb      	ldrb	r3, [r7, #14]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d1e7      	bne.n	8001d26 <ws2812_pixel+0x7a>
  WS2812_FILL_BUFFER(color->b);
 8001d56:	2380      	movs	r3, #128	; 0x80
 8001d58:	737b      	strb	r3, [r7, #13]
 8001d5a:	e014      	b.n	8001d86 <ws2812_pixel+0xda>
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	781a      	ldrb	r2, [r3, #0]
 8001d60:	7b7b      	ldrb	r3, [r7, #13]
 8001d62:	4013      	ands	r3, r2
 8001d64:	b2db      	uxtb	r3, r3
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d005      	beq.n	8001d76 <ws2812_pixel+0xca>
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	1c5a      	adds	r2, r3, #1
 8001d6e:	613a      	str	r2, [r7, #16]
 8001d70:	22fc      	movs	r2, #252	; 0xfc
 8001d72:	701a      	strb	r2, [r3, #0]
 8001d74:	e004      	b.n	8001d80 <ws2812_pixel+0xd4>
 8001d76:	693b      	ldr	r3, [r7, #16]
 8001d78:	1c5a      	adds	r2, r3, #1
 8001d7a:	613a      	str	r2, [r7, #16]
 8001d7c:	2280      	movs	r2, #128	; 0x80
 8001d7e:	701a      	strb	r2, [r3, #0]
 8001d80:	7b7b      	ldrb	r3, [r7, #13]
 8001d82:	085b      	lsrs	r3, r3, #1
 8001d84:	737b      	strb	r3, [r7, #13]
 8001d86:	7b7b      	ldrb	r3, [r7, #13]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d1e7      	bne.n	8001d5c <ws2812_pixel+0xb0>
}
 8001d8c:	bf00      	nop
 8001d8e:	bf00      	nop
 8001d90:	3718      	adds	r7, #24
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	200002a0 	.word	0x200002a0

08001d9c <ws2812_pixel_all>:

// set all pixels to given color
void ws2812_pixel_all(ColorRGB_t* color)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b087      	sub	sp, #28
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  uint8_t* ptr = ws2812_buffer;
 8001da4:	4b31      	ldr	r3, [pc, #196]	; (8001e6c <ws2812_pixel_all+0xd0>)
 8001da6:	617b      	str	r3, [r7, #20]
  for (uint16_t i = 0; i < WS2812_NUM_LEDS; ++i) 
 8001da8:	2300      	movs	r3, #0
 8001daa:	827b      	strh	r3, [r7, #18]
 8001dac:	e053      	b.n	8001e56 <ws2812_pixel_all+0xba>
  {
    WS2812_FILL_BUFFER(color->g);
 8001dae:	2380      	movs	r3, #128	; 0x80
 8001db0:	747b      	strb	r3, [r7, #17]
 8001db2:	e014      	b.n	8001dde <ws2812_pixel_all+0x42>
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	789a      	ldrb	r2, [r3, #2]
 8001db8:	7c7b      	ldrb	r3, [r7, #17]
 8001dba:	4013      	ands	r3, r2
 8001dbc:	b2db      	uxtb	r3, r3
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d005      	beq.n	8001dce <ws2812_pixel_all+0x32>
 8001dc2:	697b      	ldr	r3, [r7, #20]
 8001dc4:	1c5a      	adds	r2, r3, #1
 8001dc6:	617a      	str	r2, [r7, #20]
 8001dc8:	22fc      	movs	r2, #252	; 0xfc
 8001dca:	701a      	strb	r2, [r3, #0]
 8001dcc:	e004      	b.n	8001dd8 <ws2812_pixel_all+0x3c>
 8001dce:	697b      	ldr	r3, [r7, #20]
 8001dd0:	1c5a      	adds	r2, r3, #1
 8001dd2:	617a      	str	r2, [r7, #20]
 8001dd4:	2280      	movs	r2, #128	; 0x80
 8001dd6:	701a      	strb	r2, [r3, #0]
 8001dd8:	7c7b      	ldrb	r3, [r7, #17]
 8001dda:	085b      	lsrs	r3, r3, #1
 8001ddc:	747b      	strb	r3, [r7, #17]
 8001dde:	7c7b      	ldrb	r3, [r7, #17]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d1e7      	bne.n	8001db4 <ws2812_pixel_all+0x18>
    WS2812_FILL_BUFFER(color->r);
 8001de4:	2380      	movs	r3, #128	; 0x80
 8001de6:	743b      	strb	r3, [r7, #16]
 8001de8:	e014      	b.n	8001e14 <ws2812_pixel_all+0x78>
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	785a      	ldrb	r2, [r3, #1]
 8001dee:	7c3b      	ldrb	r3, [r7, #16]
 8001df0:	4013      	ands	r3, r2
 8001df2:	b2db      	uxtb	r3, r3
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d005      	beq.n	8001e04 <ws2812_pixel_all+0x68>
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	1c5a      	adds	r2, r3, #1
 8001dfc:	617a      	str	r2, [r7, #20]
 8001dfe:	22fc      	movs	r2, #252	; 0xfc
 8001e00:	701a      	strb	r2, [r3, #0]
 8001e02:	e004      	b.n	8001e0e <ws2812_pixel_all+0x72>
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	1c5a      	adds	r2, r3, #1
 8001e08:	617a      	str	r2, [r7, #20]
 8001e0a:	2280      	movs	r2, #128	; 0x80
 8001e0c:	701a      	strb	r2, [r3, #0]
 8001e0e:	7c3b      	ldrb	r3, [r7, #16]
 8001e10:	085b      	lsrs	r3, r3, #1
 8001e12:	743b      	strb	r3, [r7, #16]
 8001e14:	7c3b      	ldrb	r3, [r7, #16]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d1e7      	bne.n	8001dea <ws2812_pixel_all+0x4e>
    WS2812_FILL_BUFFER(color->b);
 8001e1a:	2380      	movs	r3, #128	; 0x80
 8001e1c:	73fb      	strb	r3, [r7, #15]
 8001e1e:	e014      	b.n	8001e4a <ws2812_pixel_all+0xae>
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	781a      	ldrb	r2, [r3, #0]
 8001e24:	7bfb      	ldrb	r3, [r7, #15]
 8001e26:	4013      	ands	r3, r2
 8001e28:	b2db      	uxtb	r3, r3
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d005      	beq.n	8001e3a <ws2812_pixel_all+0x9e>
 8001e2e:	697b      	ldr	r3, [r7, #20]
 8001e30:	1c5a      	adds	r2, r3, #1
 8001e32:	617a      	str	r2, [r7, #20]
 8001e34:	22fc      	movs	r2, #252	; 0xfc
 8001e36:	701a      	strb	r2, [r3, #0]
 8001e38:	e004      	b.n	8001e44 <ws2812_pixel_all+0xa8>
 8001e3a:	697b      	ldr	r3, [r7, #20]
 8001e3c:	1c5a      	adds	r2, r3, #1
 8001e3e:	617a      	str	r2, [r7, #20]
 8001e40:	2280      	movs	r2, #128	; 0x80
 8001e42:	701a      	strb	r2, [r3, #0]
 8001e44:	7bfb      	ldrb	r3, [r7, #15]
 8001e46:	085b      	lsrs	r3, r3, #1
 8001e48:	73fb      	strb	r3, [r7, #15]
 8001e4a:	7bfb      	ldrb	r3, [r7, #15]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d1e7      	bne.n	8001e20 <ws2812_pixel_all+0x84>
  for (uint16_t i = 0; i < WS2812_NUM_LEDS; ++i) 
 8001e50:	8a7b      	ldrh	r3, [r7, #18]
 8001e52:	3301      	adds	r3, #1
 8001e54:	827b      	strh	r3, [r7, #18]
 8001e56:	8a7b      	ldrh	r3, [r7, #18]
 8001e58:	f5b3 7f70 	cmp.w	r3, #960	; 0x3c0
 8001e5c:	d3a7      	bcc.n	8001dae <ws2812_pixel_all+0x12>
  }
}
 8001e5e:	bf00      	nop
 8001e60:	bf00      	nop
 8001e62:	371c      	adds	r7, #28
 8001e64:	46bd      	mov	sp, r7
 8001e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6a:	4770      	bx	lr
 8001e6c:	200002a0 	.word	0x200002a0

08001e70 <HAL_SPI_TxCpltCallback>:
    }
  }
}

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef * hspi)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b082      	sub	sp, #8
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  // Restart transmission when buffer tx is completed
  HAL_SPI_Transmit_DMA(&hspi2, ws2812_buffer, WS2812_BUFFER_SIZE);
 8001e78:	f645 223c 	movw	r2, #23100	; 0x5a3c
 8001e7c:	4903      	ldr	r1, [pc, #12]	; (8001e8c <HAL_SPI_TxCpltCallback+0x1c>)
 8001e7e:	4804      	ldr	r0, [pc, #16]	; (8001e90 <HAL_SPI_TxCpltCallback+0x20>)
 8001e80:	f001 fc50 	bl	8003724 <HAL_SPI_Transmit_DMA>
}
 8001e84:	bf00      	nop
 8001e86:	3708      	adds	r7, #8
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	200002a0 	.word	0x200002a0
 8001e90:	20000084 	.word	0x20000084

08001e94 <coord2Index>:

uint16_t coord2Index (uint8_t _x, uint8_t _y)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b083      	sub	sp, #12
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	460a      	mov	r2, r1
 8001e9e:	71fb      	strb	r3, [r7, #7]
 8001ea0:	4613      	mov	r3, r2
 8001ea2:	71bb      	strb	r3, [r7, #6]
{ 176,177,178,179,180,181,182,183,368,369,370,371,372,373,374,375,560,561,562,563,564,565,566,567,752,753,754,755,756,757,758,759,944,945,946,947,948,949,950,951 },
{ 184,185,186,187,188,189,190,191,376,377,378,379,380,381,382,383,568,569,570,571,572,573,574,575,760,761,762,763,764,765,766,767,952,953,954,955,956,957,958,959 }

};

  if (_x > WS2812_NUM_LEDS_X - 1) _x = WS2812_NUM_LEDS_X - 1;
 8001ea4:	79fb      	ldrb	r3, [r7, #7]
 8001ea6:	2b27      	cmp	r3, #39	; 0x27
 8001ea8:	d901      	bls.n	8001eae <coord2Index+0x1a>
 8001eaa:	2327      	movs	r3, #39	; 0x27
 8001eac:	71fb      	strb	r3, [r7, #7]
  if (_y > WS2812_NUM_LEDS_Y - 1) _y = WS2812_NUM_LEDS_Y - 1;
 8001eae:	79bb      	ldrb	r3, [r7, #6]
 8001eb0:	2b17      	cmp	r3, #23
 8001eb2:	d901      	bls.n	8001eb8 <coord2Index+0x24>
 8001eb4:	2317      	movs	r3, #23
 8001eb6:	71bb      	strb	r3, [r7, #6]

  return lookup_table[_y][_x];
 8001eb8:	79ba      	ldrb	r2, [r7, #6]
 8001eba:	79f9      	ldrb	r1, [r7, #7]
 8001ebc:	4806      	ldr	r0, [pc, #24]	; (8001ed8 <coord2Index+0x44>)
 8001ebe:	4613      	mov	r3, r2
 8001ec0:	009b      	lsls	r3, r3, #2
 8001ec2:	4413      	add	r3, r2
 8001ec4:	00db      	lsls	r3, r3, #3
 8001ec6:	440b      	add	r3, r1
 8001ec8:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	370c      	adds	r7, #12
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed6:	4770      	bx	lr
 8001ed8:	08005ed8 	.word	0x08005ed8

08001edc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001edc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f14 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ee0:	480d      	ldr	r0, [pc, #52]	; (8001f18 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001ee2:	490e      	ldr	r1, [pc, #56]	; (8001f1c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001ee4:	4a0e      	ldr	r2, [pc, #56]	; (8001f20 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001ee6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ee8:	e002      	b.n	8001ef0 <LoopCopyDataInit>

08001eea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001eea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001eec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001eee:	3304      	adds	r3, #4

08001ef0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ef0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ef2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ef4:	d3f9      	bcc.n	8001eea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ef6:	4a0b      	ldr	r2, [pc, #44]	; (8001f24 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001ef8:	4c0b      	ldr	r4, [pc, #44]	; (8001f28 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001efa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001efc:	e001      	b.n	8001f02 <LoopFillZerobss>

08001efe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001efe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f00:	3204      	adds	r2, #4

08001f02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f04:	d3fb      	bcc.n	8001efe <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001f06:	f7ff fe9d 	bl	8001c44 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f0a:	f003 fa1f 	bl	800534c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f0e:	f7fe fb35 	bl	800057c <main>
  bx  lr    
 8001f12:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001f14:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001f18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f1c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001f20:	08006750 	.word	0x08006750
  ldr r2, =_sbss
 8001f24:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001f28:	20005e2c 	.word	0x20005e2c

08001f2c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f2c:	e7fe      	b.n	8001f2c <ADC_IRQHandler>
	...

08001f30 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f34:	4b0e      	ldr	r3, [pc, #56]	; (8001f70 <HAL_Init+0x40>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a0d      	ldr	r2, [pc, #52]	; (8001f70 <HAL_Init+0x40>)
 8001f3a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f3e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f40:	4b0b      	ldr	r3, [pc, #44]	; (8001f70 <HAL_Init+0x40>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a0a      	ldr	r2, [pc, #40]	; (8001f70 <HAL_Init+0x40>)
 8001f46:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001f4a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f4c:	4b08      	ldr	r3, [pc, #32]	; (8001f70 <HAL_Init+0x40>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a07      	ldr	r2, [pc, #28]	; (8001f70 <HAL_Init+0x40>)
 8001f52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f56:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f58:	2003      	movs	r0, #3
 8001f5a:	f000 f94f 	bl	80021fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f5e:	2000      	movs	r0, #0
 8001f60:	f000 f808 	bl	8001f74 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f64:	f7ff fb7c 	bl	8001660 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f68:	2300      	movs	r3, #0
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	40023c00 	.word	0x40023c00

08001f74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f7c:	4b12      	ldr	r3, [pc, #72]	; (8001fc8 <HAL_InitTick+0x54>)
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	4b12      	ldr	r3, [pc, #72]	; (8001fcc <HAL_InitTick+0x58>)
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	4619      	mov	r1, r3
 8001f86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f92:	4618      	mov	r0, r3
 8001f94:	f000 f967 	bl	8002266 <HAL_SYSTICK_Config>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d001      	beq.n	8001fa2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	e00e      	b.n	8001fc0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2b0f      	cmp	r3, #15
 8001fa6:	d80a      	bhi.n	8001fbe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001fa8:	2200      	movs	r2, #0
 8001faa:	6879      	ldr	r1, [r7, #4]
 8001fac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001fb0:	f000 f92f 	bl	8002212 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001fb4:	4a06      	ldr	r2, [pc, #24]	; (8001fd0 <HAL_InitTick+0x5c>)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	e000      	b.n	8001fc0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001fbe:	2301      	movs	r3, #1
}
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	3708      	adds	r7, #8
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	20000000 	.word	0x20000000
 8001fcc:	20000008 	.word	0x20000008
 8001fd0:	20000004 	.word	0x20000004

08001fd4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fd8:	4b06      	ldr	r3, [pc, #24]	; (8001ff4 <HAL_IncTick+0x20>)
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	461a      	mov	r2, r3
 8001fde:	4b06      	ldr	r3, [pc, #24]	; (8001ff8 <HAL_IncTick+0x24>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	4413      	add	r3, r2
 8001fe4:	4a04      	ldr	r2, [pc, #16]	; (8001ff8 <HAL_IncTick+0x24>)
 8001fe6:	6013      	str	r3, [r2, #0]
}
 8001fe8:	bf00      	nop
 8001fea:	46bd      	mov	sp, r7
 8001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff0:	4770      	bx	lr
 8001ff2:	bf00      	nop
 8001ff4:	20000008 	.word	0x20000008
 8001ff8:	20005cdc 	.word	0x20005cdc

08001ffc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	af00      	add	r7, sp, #0
  return uwTick;
 8002000:	4b03      	ldr	r3, [pc, #12]	; (8002010 <HAL_GetTick+0x14>)
 8002002:	681b      	ldr	r3, [r3, #0]
}
 8002004:	4618      	mov	r0, r3
 8002006:	46bd      	mov	sp, r7
 8002008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200c:	4770      	bx	lr
 800200e:	bf00      	nop
 8002010:	20005cdc 	.word	0x20005cdc

08002014 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b084      	sub	sp, #16
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800201c:	f7ff ffee 	bl	8001ffc <HAL_GetTick>
 8002020:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800202c:	d005      	beq.n	800203a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800202e:	4b0a      	ldr	r3, [pc, #40]	; (8002058 <HAL_Delay+0x44>)
 8002030:	781b      	ldrb	r3, [r3, #0]
 8002032:	461a      	mov	r2, r3
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	4413      	add	r3, r2
 8002038:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800203a:	bf00      	nop
 800203c:	f7ff ffde 	bl	8001ffc <HAL_GetTick>
 8002040:	4602      	mov	r2, r0
 8002042:	68bb      	ldr	r3, [r7, #8]
 8002044:	1ad3      	subs	r3, r2, r3
 8002046:	68fa      	ldr	r2, [r7, #12]
 8002048:	429a      	cmp	r2, r3
 800204a:	d8f7      	bhi.n	800203c <HAL_Delay+0x28>
  {
  }
}
 800204c:	bf00      	nop
 800204e:	bf00      	nop
 8002050:	3710      	adds	r7, #16
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}
 8002056:	bf00      	nop
 8002058:	20000008 	.word	0x20000008

0800205c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800205c:	b480      	push	{r7}
 800205e:	b085      	sub	sp, #20
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	f003 0307 	and.w	r3, r3, #7
 800206a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800206c:	4b0c      	ldr	r3, [pc, #48]	; (80020a0 <__NVIC_SetPriorityGrouping+0x44>)
 800206e:	68db      	ldr	r3, [r3, #12]
 8002070:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002072:	68ba      	ldr	r2, [r7, #8]
 8002074:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002078:	4013      	ands	r3, r2
 800207a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002080:	68bb      	ldr	r3, [r7, #8]
 8002082:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002084:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002088:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800208c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800208e:	4a04      	ldr	r2, [pc, #16]	; (80020a0 <__NVIC_SetPriorityGrouping+0x44>)
 8002090:	68bb      	ldr	r3, [r7, #8]
 8002092:	60d3      	str	r3, [r2, #12]
}
 8002094:	bf00      	nop
 8002096:	3714      	adds	r7, #20
 8002098:	46bd      	mov	sp, r7
 800209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209e:	4770      	bx	lr
 80020a0:	e000ed00 	.word	0xe000ed00

080020a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020a4:	b480      	push	{r7}
 80020a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020a8:	4b04      	ldr	r3, [pc, #16]	; (80020bc <__NVIC_GetPriorityGrouping+0x18>)
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	0a1b      	lsrs	r3, r3, #8
 80020ae:	f003 0307 	and.w	r3, r3, #7
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr
 80020bc:	e000ed00 	.word	0xe000ed00

080020c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b083      	sub	sp, #12
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	4603      	mov	r3, r0
 80020c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	db0b      	blt.n	80020ea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020d2:	79fb      	ldrb	r3, [r7, #7]
 80020d4:	f003 021f 	and.w	r2, r3, #31
 80020d8:	4907      	ldr	r1, [pc, #28]	; (80020f8 <__NVIC_EnableIRQ+0x38>)
 80020da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020de:	095b      	lsrs	r3, r3, #5
 80020e0:	2001      	movs	r0, #1
 80020e2:	fa00 f202 	lsl.w	r2, r0, r2
 80020e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80020ea:	bf00      	nop
 80020ec:	370c      	adds	r7, #12
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr
 80020f6:	bf00      	nop
 80020f8:	e000e100 	.word	0xe000e100

080020fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b083      	sub	sp, #12
 8002100:	af00      	add	r7, sp, #0
 8002102:	4603      	mov	r3, r0
 8002104:	6039      	str	r1, [r7, #0]
 8002106:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002108:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800210c:	2b00      	cmp	r3, #0
 800210e:	db0a      	blt.n	8002126 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	b2da      	uxtb	r2, r3
 8002114:	490c      	ldr	r1, [pc, #48]	; (8002148 <__NVIC_SetPriority+0x4c>)
 8002116:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800211a:	0112      	lsls	r2, r2, #4
 800211c:	b2d2      	uxtb	r2, r2
 800211e:	440b      	add	r3, r1
 8002120:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002124:	e00a      	b.n	800213c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	b2da      	uxtb	r2, r3
 800212a:	4908      	ldr	r1, [pc, #32]	; (800214c <__NVIC_SetPriority+0x50>)
 800212c:	79fb      	ldrb	r3, [r7, #7]
 800212e:	f003 030f 	and.w	r3, r3, #15
 8002132:	3b04      	subs	r3, #4
 8002134:	0112      	lsls	r2, r2, #4
 8002136:	b2d2      	uxtb	r2, r2
 8002138:	440b      	add	r3, r1
 800213a:	761a      	strb	r2, [r3, #24]
}
 800213c:	bf00      	nop
 800213e:	370c      	adds	r7, #12
 8002140:	46bd      	mov	sp, r7
 8002142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002146:	4770      	bx	lr
 8002148:	e000e100 	.word	0xe000e100
 800214c:	e000ed00 	.word	0xe000ed00

08002150 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002150:	b480      	push	{r7}
 8002152:	b089      	sub	sp, #36	; 0x24
 8002154:	af00      	add	r7, sp, #0
 8002156:	60f8      	str	r0, [r7, #12]
 8002158:	60b9      	str	r1, [r7, #8]
 800215a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	f003 0307 	and.w	r3, r3, #7
 8002162:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002164:	69fb      	ldr	r3, [r7, #28]
 8002166:	f1c3 0307 	rsb	r3, r3, #7
 800216a:	2b04      	cmp	r3, #4
 800216c:	bf28      	it	cs
 800216e:	2304      	movcs	r3, #4
 8002170:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002172:	69fb      	ldr	r3, [r7, #28]
 8002174:	3304      	adds	r3, #4
 8002176:	2b06      	cmp	r3, #6
 8002178:	d902      	bls.n	8002180 <NVIC_EncodePriority+0x30>
 800217a:	69fb      	ldr	r3, [r7, #28]
 800217c:	3b03      	subs	r3, #3
 800217e:	e000      	b.n	8002182 <NVIC_EncodePriority+0x32>
 8002180:	2300      	movs	r3, #0
 8002182:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002184:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002188:	69bb      	ldr	r3, [r7, #24]
 800218a:	fa02 f303 	lsl.w	r3, r2, r3
 800218e:	43da      	mvns	r2, r3
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	401a      	ands	r2, r3
 8002194:	697b      	ldr	r3, [r7, #20]
 8002196:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002198:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	fa01 f303 	lsl.w	r3, r1, r3
 80021a2:	43d9      	mvns	r1, r3
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021a8:	4313      	orrs	r3, r2
         );
}
 80021aa:	4618      	mov	r0, r3
 80021ac:	3724      	adds	r7, #36	; 0x24
 80021ae:	46bd      	mov	sp, r7
 80021b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b4:	4770      	bx	lr
	...

080021b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b082      	sub	sp, #8
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	3b01      	subs	r3, #1
 80021c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021c8:	d301      	bcc.n	80021ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021ca:	2301      	movs	r3, #1
 80021cc:	e00f      	b.n	80021ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021ce:	4a0a      	ldr	r2, [pc, #40]	; (80021f8 <SysTick_Config+0x40>)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	3b01      	subs	r3, #1
 80021d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021d6:	210f      	movs	r1, #15
 80021d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80021dc:	f7ff ff8e 	bl	80020fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021e0:	4b05      	ldr	r3, [pc, #20]	; (80021f8 <SysTick_Config+0x40>)
 80021e2:	2200      	movs	r2, #0
 80021e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021e6:	4b04      	ldr	r3, [pc, #16]	; (80021f8 <SysTick_Config+0x40>)
 80021e8:	2207      	movs	r2, #7
 80021ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021ec:	2300      	movs	r3, #0
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	3708      	adds	r7, #8
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	e000e010 	.word	0xe000e010

080021fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b082      	sub	sp, #8
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002204:	6878      	ldr	r0, [r7, #4]
 8002206:	f7ff ff29 	bl	800205c <__NVIC_SetPriorityGrouping>
}
 800220a:	bf00      	nop
 800220c:	3708      	adds	r7, #8
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}

08002212 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002212:	b580      	push	{r7, lr}
 8002214:	b086      	sub	sp, #24
 8002216:	af00      	add	r7, sp, #0
 8002218:	4603      	mov	r3, r0
 800221a:	60b9      	str	r1, [r7, #8]
 800221c:	607a      	str	r2, [r7, #4]
 800221e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002220:	2300      	movs	r3, #0
 8002222:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002224:	f7ff ff3e 	bl	80020a4 <__NVIC_GetPriorityGrouping>
 8002228:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800222a:	687a      	ldr	r2, [r7, #4]
 800222c:	68b9      	ldr	r1, [r7, #8]
 800222e:	6978      	ldr	r0, [r7, #20]
 8002230:	f7ff ff8e 	bl	8002150 <NVIC_EncodePriority>
 8002234:	4602      	mov	r2, r0
 8002236:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800223a:	4611      	mov	r1, r2
 800223c:	4618      	mov	r0, r3
 800223e:	f7ff ff5d 	bl	80020fc <__NVIC_SetPriority>
}
 8002242:	bf00      	nop
 8002244:	3718      	adds	r7, #24
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}

0800224a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800224a:	b580      	push	{r7, lr}
 800224c:	b082      	sub	sp, #8
 800224e:	af00      	add	r7, sp, #0
 8002250:	4603      	mov	r3, r0
 8002252:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002254:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002258:	4618      	mov	r0, r3
 800225a:	f7ff ff31 	bl	80020c0 <__NVIC_EnableIRQ>
}
 800225e:	bf00      	nop
 8002260:	3708      	adds	r7, #8
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}

08002266 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002266:	b580      	push	{r7, lr}
 8002268:	b082      	sub	sp, #8
 800226a:	af00      	add	r7, sp, #0
 800226c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	f7ff ffa2 	bl	80021b8 <SysTick_Config>
 8002274:	4603      	mov	r3, r0
}
 8002276:	4618      	mov	r0, r3
 8002278:	3708      	adds	r7, #8
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}
	...

08002280 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b086      	sub	sp, #24
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002288:	2300      	movs	r3, #0
 800228a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800228c:	f7ff feb6 	bl	8001ffc <HAL_GetTick>
 8002290:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d101      	bne.n	800229c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002298:	2301      	movs	r3, #1
 800229a:	e099      	b.n	80023d0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2202      	movs	r2, #2
 80022a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2200      	movs	r2, #0
 80022a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	681a      	ldr	r2, [r3, #0]
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f022 0201 	bic.w	r2, r2, #1
 80022ba:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80022bc:	e00f      	b.n	80022de <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80022be:	f7ff fe9d 	bl	8001ffc <HAL_GetTick>
 80022c2:	4602      	mov	r2, r0
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	1ad3      	subs	r3, r2, r3
 80022c8:	2b05      	cmp	r3, #5
 80022ca:	d908      	bls.n	80022de <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2220      	movs	r2, #32
 80022d0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2203      	movs	r2, #3
 80022d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80022da:	2303      	movs	r3, #3
 80022dc:	e078      	b.n	80023d0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f003 0301 	and.w	r3, r3, #1
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d1e8      	bne.n	80022be <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80022f4:	697a      	ldr	r2, [r7, #20]
 80022f6:	4b38      	ldr	r3, [pc, #224]	; (80023d8 <HAL_DMA_Init+0x158>)
 80022f8:	4013      	ands	r3, r2
 80022fa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	685a      	ldr	r2, [r3, #4]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	689b      	ldr	r3, [r3, #8]
 8002304:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800230a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	691b      	ldr	r3, [r3, #16]
 8002310:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002316:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	699b      	ldr	r3, [r3, #24]
 800231c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002322:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6a1b      	ldr	r3, [r3, #32]
 8002328:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800232a:	697a      	ldr	r2, [r7, #20]
 800232c:	4313      	orrs	r3, r2
 800232e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002334:	2b04      	cmp	r3, #4
 8002336:	d107      	bne.n	8002348 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002340:	4313      	orrs	r3, r2
 8002342:	697a      	ldr	r2, [r7, #20]
 8002344:	4313      	orrs	r3, r2
 8002346:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	697a      	ldr	r2, [r7, #20]
 800234e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	695b      	ldr	r3, [r3, #20]
 8002356:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002358:	697b      	ldr	r3, [r7, #20]
 800235a:	f023 0307 	bic.w	r3, r3, #7
 800235e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002364:	697a      	ldr	r2, [r7, #20]
 8002366:	4313      	orrs	r3, r2
 8002368:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800236e:	2b04      	cmp	r3, #4
 8002370:	d117      	bne.n	80023a2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002376:	697a      	ldr	r2, [r7, #20]
 8002378:	4313      	orrs	r3, r2
 800237a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002380:	2b00      	cmp	r3, #0
 8002382:	d00e      	beq.n	80023a2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002384:	6878      	ldr	r0, [r7, #4]
 8002386:	f000 fa91 	bl	80028ac <DMA_CheckFifoParam>
 800238a:	4603      	mov	r3, r0
 800238c:	2b00      	cmp	r3, #0
 800238e:	d008      	beq.n	80023a2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2240      	movs	r2, #64	; 0x40
 8002394:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2201      	movs	r2, #1
 800239a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800239e:	2301      	movs	r3, #1
 80023a0:	e016      	b.n	80023d0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	697a      	ldr	r2, [r7, #20]
 80023a8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80023aa:	6878      	ldr	r0, [r7, #4]
 80023ac:	f000 fa48 	bl	8002840 <DMA_CalcBaseAndBitshift>
 80023b0:	4603      	mov	r3, r0
 80023b2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023b8:	223f      	movs	r2, #63	; 0x3f
 80023ba:	409a      	lsls	r2, r3
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2200      	movs	r2, #0
 80023c4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2201      	movs	r2, #1
 80023ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80023ce:	2300      	movs	r3, #0
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	3718      	adds	r7, #24
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	f010803f 	.word	0xf010803f

080023dc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b086      	sub	sp, #24
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	60f8      	str	r0, [r7, #12]
 80023e4:	60b9      	str	r1, [r7, #8]
 80023e6:	607a      	str	r2, [r7, #4]
 80023e8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80023ea:	2300      	movs	r3, #0
 80023ec:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023f2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80023fa:	2b01      	cmp	r3, #1
 80023fc:	d101      	bne.n	8002402 <HAL_DMA_Start_IT+0x26>
 80023fe:	2302      	movs	r3, #2
 8002400:	e040      	b.n	8002484 <HAL_DMA_Start_IT+0xa8>
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	2201      	movs	r2, #1
 8002406:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002410:	b2db      	uxtb	r3, r3
 8002412:	2b01      	cmp	r3, #1
 8002414:	d12f      	bne.n	8002476 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	2202      	movs	r2, #2
 800241a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	2200      	movs	r2, #0
 8002422:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	687a      	ldr	r2, [r7, #4]
 8002428:	68b9      	ldr	r1, [r7, #8]
 800242a:	68f8      	ldr	r0, [r7, #12]
 800242c:	f000 f9da 	bl	80027e4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002434:	223f      	movs	r2, #63	; 0x3f
 8002436:	409a      	lsls	r2, r3
 8002438:	693b      	ldr	r3, [r7, #16]
 800243a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f042 0216 	orr.w	r2, r2, #22
 800244a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002450:	2b00      	cmp	r3, #0
 8002452:	d007      	beq.n	8002464 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	681a      	ldr	r2, [r3, #0]
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f042 0208 	orr.w	r2, r2, #8
 8002462:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f042 0201 	orr.w	r2, r2, #1
 8002472:	601a      	str	r2, [r3, #0]
 8002474:	e005      	b.n	8002482 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	2200      	movs	r2, #0
 800247a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800247e:	2302      	movs	r3, #2
 8002480:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002482:	7dfb      	ldrb	r3, [r7, #23]
}
 8002484:	4618      	mov	r0, r3
 8002486:	3718      	adds	r7, #24
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}

0800248c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800248c:	b480      	push	{r7}
 800248e:	b083      	sub	sp, #12
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800249a:	b2db      	uxtb	r3, r3
 800249c:	2b02      	cmp	r3, #2
 800249e:	d004      	beq.n	80024aa <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2280      	movs	r2, #128	; 0x80
 80024a4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80024a6:	2301      	movs	r3, #1
 80024a8:	e00c      	b.n	80024c4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2205      	movs	r2, #5
 80024ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	681a      	ldr	r2, [r3, #0]
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f022 0201 	bic.w	r2, r2, #1
 80024c0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80024c2:	2300      	movs	r3, #0
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	370c      	adds	r7, #12
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr

080024d0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b086      	sub	sp, #24
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80024d8:	2300      	movs	r3, #0
 80024da:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80024dc:	4b8e      	ldr	r3, [pc, #568]	; (8002718 <HAL_DMA_IRQHandler+0x248>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a8e      	ldr	r2, [pc, #568]	; (800271c <HAL_DMA_IRQHandler+0x24c>)
 80024e2:	fba2 2303 	umull	r2, r3, r2, r3
 80024e6:	0a9b      	lsrs	r3, r3, #10
 80024e8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024ee:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80024f0:	693b      	ldr	r3, [r7, #16]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024fa:	2208      	movs	r2, #8
 80024fc:	409a      	lsls	r2, r3
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	4013      	ands	r3, r2
 8002502:	2b00      	cmp	r3, #0
 8002504:	d01a      	beq.n	800253c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f003 0304 	and.w	r3, r3, #4
 8002510:	2b00      	cmp	r3, #0
 8002512:	d013      	beq.n	800253c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	681a      	ldr	r2, [r3, #0]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f022 0204 	bic.w	r2, r2, #4
 8002522:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002528:	2208      	movs	r2, #8
 800252a:	409a      	lsls	r2, r3
 800252c:	693b      	ldr	r3, [r7, #16]
 800252e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002534:	f043 0201 	orr.w	r2, r3, #1
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002540:	2201      	movs	r2, #1
 8002542:	409a      	lsls	r2, r3
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	4013      	ands	r3, r2
 8002548:	2b00      	cmp	r3, #0
 800254a:	d012      	beq.n	8002572 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	695b      	ldr	r3, [r3, #20]
 8002552:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002556:	2b00      	cmp	r3, #0
 8002558:	d00b      	beq.n	8002572 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800255e:	2201      	movs	r2, #1
 8002560:	409a      	lsls	r2, r3
 8002562:	693b      	ldr	r3, [r7, #16]
 8002564:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800256a:	f043 0202 	orr.w	r2, r3, #2
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002576:	2204      	movs	r2, #4
 8002578:	409a      	lsls	r2, r3
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	4013      	ands	r3, r2
 800257e:	2b00      	cmp	r3, #0
 8002580:	d012      	beq.n	80025a8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f003 0302 	and.w	r3, r3, #2
 800258c:	2b00      	cmp	r3, #0
 800258e:	d00b      	beq.n	80025a8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002594:	2204      	movs	r2, #4
 8002596:	409a      	lsls	r2, r3
 8002598:	693b      	ldr	r3, [r7, #16]
 800259a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025a0:	f043 0204 	orr.w	r2, r3, #4
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025ac:	2210      	movs	r2, #16
 80025ae:	409a      	lsls	r2, r3
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	4013      	ands	r3, r2
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d043      	beq.n	8002640 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f003 0308 	and.w	r3, r3, #8
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d03c      	beq.n	8002640 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025ca:	2210      	movs	r2, #16
 80025cc:	409a      	lsls	r2, r3
 80025ce:	693b      	ldr	r3, [r7, #16]
 80025d0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d018      	beq.n	8002612 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d108      	bne.n	8002600 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d024      	beq.n	8002640 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025fa:	6878      	ldr	r0, [r7, #4]
 80025fc:	4798      	blx	r3
 80025fe:	e01f      	b.n	8002640 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002604:	2b00      	cmp	r3, #0
 8002606:	d01b      	beq.n	8002640 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800260c:	6878      	ldr	r0, [r7, #4]
 800260e:	4798      	blx	r3
 8002610:	e016      	b.n	8002640 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800261c:	2b00      	cmp	r3, #0
 800261e:	d107      	bne.n	8002630 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	681a      	ldr	r2, [r3, #0]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f022 0208 	bic.w	r2, r2, #8
 800262e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002634:	2b00      	cmp	r3, #0
 8002636:	d003      	beq.n	8002640 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800263c:	6878      	ldr	r0, [r7, #4]
 800263e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002644:	2220      	movs	r2, #32
 8002646:	409a      	lsls	r2, r3
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	4013      	ands	r3, r2
 800264c:	2b00      	cmp	r3, #0
 800264e:	f000 808f 	beq.w	8002770 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f003 0310 	and.w	r3, r3, #16
 800265c:	2b00      	cmp	r3, #0
 800265e:	f000 8087 	beq.w	8002770 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002666:	2220      	movs	r2, #32
 8002668:	409a      	lsls	r2, r3
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002674:	b2db      	uxtb	r3, r3
 8002676:	2b05      	cmp	r3, #5
 8002678:	d136      	bne.n	80026e8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f022 0216 	bic.w	r2, r2, #22
 8002688:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	695a      	ldr	r2, [r3, #20]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002698:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d103      	bne.n	80026aa <HAL_DMA_IRQHandler+0x1da>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d007      	beq.n	80026ba <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	681a      	ldr	r2, [r3, #0]
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f022 0208 	bic.w	r2, r2, #8
 80026b8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026be:	223f      	movs	r2, #63	; 0x3f
 80026c0:	409a      	lsls	r2, r3
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2201      	movs	r2, #1
 80026ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2200      	movs	r2, #0
 80026d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d07e      	beq.n	80027dc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80026e2:	6878      	ldr	r0, [r7, #4]
 80026e4:	4798      	blx	r3
        }
        return;
 80026e6:	e079      	b.n	80027dc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d01d      	beq.n	8002732 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002700:	2b00      	cmp	r3, #0
 8002702:	d10d      	bne.n	8002720 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002708:	2b00      	cmp	r3, #0
 800270a:	d031      	beq.n	8002770 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002710:	6878      	ldr	r0, [r7, #4]
 8002712:	4798      	blx	r3
 8002714:	e02c      	b.n	8002770 <HAL_DMA_IRQHandler+0x2a0>
 8002716:	bf00      	nop
 8002718:	20000000 	.word	0x20000000
 800271c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002724:	2b00      	cmp	r3, #0
 8002726:	d023      	beq.n	8002770 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800272c:	6878      	ldr	r0, [r7, #4]
 800272e:	4798      	blx	r3
 8002730:	e01e      	b.n	8002770 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800273c:	2b00      	cmp	r3, #0
 800273e:	d10f      	bne.n	8002760 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	681a      	ldr	r2, [r3, #0]
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f022 0210 	bic.w	r2, r2, #16
 800274e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2201      	movs	r2, #1
 8002754:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2200      	movs	r2, #0
 800275c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002764:	2b00      	cmp	r3, #0
 8002766:	d003      	beq.n	8002770 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800276c:	6878      	ldr	r0, [r7, #4]
 800276e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002774:	2b00      	cmp	r3, #0
 8002776:	d032      	beq.n	80027de <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800277c:	f003 0301 	and.w	r3, r3, #1
 8002780:	2b00      	cmp	r3, #0
 8002782:	d022      	beq.n	80027ca <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2205      	movs	r2, #5
 8002788:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	681a      	ldr	r2, [r3, #0]
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f022 0201 	bic.w	r2, r2, #1
 800279a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	3301      	adds	r3, #1
 80027a0:	60bb      	str	r3, [r7, #8]
 80027a2:	697a      	ldr	r2, [r7, #20]
 80027a4:	429a      	cmp	r2, r3
 80027a6:	d307      	bcc.n	80027b8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f003 0301 	and.w	r3, r3, #1
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d1f2      	bne.n	800279c <HAL_DMA_IRQHandler+0x2cc>
 80027b6:	e000      	b.n	80027ba <HAL_DMA_IRQHandler+0x2ea>
          break;
 80027b8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2201      	movs	r2, #1
 80027be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2200      	movs	r2, #0
 80027c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d005      	beq.n	80027de <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	4798      	blx	r3
 80027da:	e000      	b.n	80027de <HAL_DMA_IRQHandler+0x30e>
        return;
 80027dc:	bf00      	nop
    }
  }
}
 80027de:	3718      	adds	r7, #24
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}

080027e4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80027e4:	b480      	push	{r7}
 80027e6:	b085      	sub	sp, #20
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	60f8      	str	r0, [r7, #12]
 80027ec:	60b9      	str	r1, [r7, #8]
 80027ee:	607a      	str	r2, [r7, #4]
 80027f0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	681a      	ldr	r2, [r3, #0]
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002800:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	683a      	ldr	r2, [r7, #0]
 8002808:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	689b      	ldr	r3, [r3, #8]
 800280e:	2b40      	cmp	r3, #64	; 0x40
 8002810:	d108      	bne.n	8002824 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	687a      	ldr	r2, [r7, #4]
 8002818:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	68ba      	ldr	r2, [r7, #8]
 8002820:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002822:	e007      	b.n	8002834 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	68ba      	ldr	r2, [r7, #8]
 800282a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	687a      	ldr	r2, [r7, #4]
 8002832:	60da      	str	r2, [r3, #12]
}
 8002834:	bf00      	nop
 8002836:	3714      	adds	r7, #20
 8002838:	46bd      	mov	sp, r7
 800283a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283e:	4770      	bx	lr

08002840 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002840:	b480      	push	{r7}
 8002842:	b085      	sub	sp, #20
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	b2db      	uxtb	r3, r3
 800284e:	3b10      	subs	r3, #16
 8002850:	4a14      	ldr	r2, [pc, #80]	; (80028a4 <DMA_CalcBaseAndBitshift+0x64>)
 8002852:	fba2 2303 	umull	r2, r3, r2, r3
 8002856:	091b      	lsrs	r3, r3, #4
 8002858:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800285a:	4a13      	ldr	r2, [pc, #76]	; (80028a8 <DMA_CalcBaseAndBitshift+0x68>)
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	4413      	add	r3, r2
 8002860:	781b      	ldrb	r3, [r3, #0]
 8002862:	461a      	mov	r2, r3
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	2b03      	cmp	r3, #3
 800286c:	d909      	bls.n	8002882 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002876:	f023 0303 	bic.w	r3, r3, #3
 800287a:	1d1a      	adds	r2, r3, #4
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	659a      	str	r2, [r3, #88]	; 0x58
 8002880:	e007      	b.n	8002892 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800288a:	f023 0303 	bic.w	r3, r3, #3
 800288e:	687a      	ldr	r2, [r7, #4]
 8002890:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002896:	4618      	mov	r0, r3
 8002898:	3714      	adds	r7, #20
 800289a:	46bd      	mov	sp, r7
 800289c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a0:	4770      	bx	lr
 80028a2:	bf00      	nop
 80028a4:	aaaaaaab 	.word	0xaaaaaaab
 80028a8:	08006658 	.word	0x08006658

080028ac <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80028ac:	b480      	push	{r7}
 80028ae:	b085      	sub	sp, #20
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028b4:	2300      	movs	r3, #0
 80028b6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028bc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	699b      	ldr	r3, [r3, #24]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d11f      	bne.n	8002906 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80028c6:	68bb      	ldr	r3, [r7, #8]
 80028c8:	2b03      	cmp	r3, #3
 80028ca:	d856      	bhi.n	800297a <DMA_CheckFifoParam+0xce>
 80028cc:	a201      	add	r2, pc, #4	; (adr r2, 80028d4 <DMA_CheckFifoParam+0x28>)
 80028ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028d2:	bf00      	nop
 80028d4:	080028e5 	.word	0x080028e5
 80028d8:	080028f7 	.word	0x080028f7
 80028dc:	080028e5 	.word	0x080028e5
 80028e0:	0800297b 	.word	0x0800297b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d046      	beq.n	800297e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80028f0:	2301      	movs	r3, #1
 80028f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80028f4:	e043      	b.n	800297e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028fa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80028fe:	d140      	bne.n	8002982 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002900:	2301      	movs	r3, #1
 8002902:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002904:	e03d      	b.n	8002982 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	699b      	ldr	r3, [r3, #24]
 800290a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800290e:	d121      	bne.n	8002954 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	2b03      	cmp	r3, #3
 8002914:	d837      	bhi.n	8002986 <DMA_CheckFifoParam+0xda>
 8002916:	a201      	add	r2, pc, #4	; (adr r2, 800291c <DMA_CheckFifoParam+0x70>)
 8002918:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800291c:	0800292d 	.word	0x0800292d
 8002920:	08002933 	.word	0x08002933
 8002924:	0800292d 	.word	0x0800292d
 8002928:	08002945 	.word	0x08002945
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800292c:	2301      	movs	r3, #1
 800292e:	73fb      	strb	r3, [r7, #15]
      break;
 8002930:	e030      	b.n	8002994 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002936:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800293a:	2b00      	cmp	r3, #0
 800293c:	d025      	beq.n	800298a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002942:	e022      	b.n	800298a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002948:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800294c:	d11f      	bne.n	800298e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800294e:	2301      	movs	r3, #1
 8002950:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002952:	e01c      	b.n	800298e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	2b02      	cmp	r3, #2
 8002958:	d903      	bls.n	8002962 <DMA_CheckFifoParam+0xb6>
 800295a:	68bb      	ldr	r3, [r7, #8]
 800295c:	2b03      	cmp	r3, #3
 800295e:	d003      	beq.n	8002968 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002960:	e018      	b.n	8002994 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002962:	2301      	movs	r3, #1
 8002964:	73fb      	strb	r3, [r7, #15]
      break;
 8002966:	e015      	b.n	8002994 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800296c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002970:	2b00      	cmp	r3, #0
 8002972:	d00e      	beq.n	8002992 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002974:	2301      	movs	r3, #1
 8002976:	73fb      	strb	r3, [r7, #15]
      break;
 8002978:	e00b      	b.n	8002992 <DMA_CheckFifoParam+0xe6>
      break;
 800297a:	bf00      	nop
 800297c:	e00a      	b.n	8002994 <DMA_CheckFifoParam+0xe8>
      break;
 800297e:	bf00      	nop
 8002980:	e008      	b.n	8002994 <DMA_CheckFifoParam+0xe8>
      break;
 8002982:	bf00      	nop
 8002984:	e006      	b.n	8002994 <DMA_CheckFifoParam+0xe8>
      break;
 8002986:	bf00      	nop
 8002988:	e004      	b.n	8002994 <DMA_CheckFifoParam+0xe8>
      break;
 800298a:	bf00      	nop
 800298c:	e002      	b.n	8002994 <DMA_CheckFifoParam+0xe8>
      break;   
 800298e:	bf00      	nop
 8002990:	e000      	b.n	8002994 <DMA_CheckFifoParam+0xe8>
      break;
 8002992:	bf00      	nop
    }
  } 
  
  return status; 
 8002994:	7bfb      	ldrb	r3, [r7, #15]
}
 8002996:	4618      	mov	r0, r3
 8002998:	3714      	adds	r7, #20
 800299a:	46bd      	mov	sp, r7
 800299c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a0:	4770      	bx	lr
 80029a2:	bf00      	nop

080029a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b089      	sub	sp, #36	; 0x24
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
 80029ac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80029ae:	2300      	movs	r3, #0
 80029b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80029b2:	2300      	movs	r3, #0
 80029b4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80029b6:	2300      	movs	r3, #0
 80029b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029ba:	2300      	movs	r3, #0
 80029bc:	61fb      	str	r3, [r7, #28]
 80029be:	e159      	b.n	8002c74 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80029c0:	2201      	movs	r2, #1
 80029c2:	69fb      	ldr	r3, [r7, #28]
 80029c4:	fa02 f303 	lsl.w	r3, r2, r3
 80029c8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	697a      	ldr	r2, [r7, #20]
 80029d0:	4013      	ands	r3, r2
 80029d2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80029d4:	693a      	ldr	r2, [r7, #16]
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	429a      	cmp	r2, r3
 80029da:	f040 8148 	bne.w	8002c6e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	f003 0303 	and.w	r3, r3, #3
 80029e6:	2b01      	cmp	r3, #1
 80029e8:	d005      	beq.n	80029f6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80029f2:	2b02      	cmp	r3, #2
 80029f4:	d130      	bne.n	8002a58 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	689b      	ldr	r3, [r3, #8]
 80029fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80029fc:	69fb      	ldr	r3, [r7, #28]
 80029fe:	005b      	lsls	r3, r3, #1
 8002a00:	2203      	movs	r2, #3
 8002a02:	fa02 f303 	lsl.w	r3, r2, r3
 8002a06:	43db      	mvns	r3, r3
 8002a08:	69ba      	ldr	r2, [r7, #24]
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	68da      	ldr	r2, [r3, #12]
 8002a12:	69fb      	ldr	r3, [r7, #28]
 8002a14:	005b      	lsls	r3, r3, #1
 8002a16:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1a:	69ba      	ldr	r2, [r7, #24]
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	69ba      	ldr	r2, [r7, #24]
 8002a24:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a2c:	2201      	movs	r2, #1
 8002a2e:	69fb      	ldr	r3, [r7, #28]
 8002a30:	fa02 f303 	lsl.w	r3, r2, r3
 8002a34:	43db      	mvns	r3, r3
 8002a36:	69ba      	ldr	r2, [r7, #24]
 8002a38:	4013      	ands	r3, r2
 8002a3a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	091b      	lsrs	r3, r3, #4
 8002a42:	f003 0201 	and.w	r2, r3, #1
 8002a46:	69fb      	ldr	r3, [r7, #28]
 8002a48:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4c:	69ba      	ldr	r2, [r7, #24]
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	69ba      	ldr	r2, [r7, #24]
 8002a56:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	f003 0303 	and.w	r3, r3, #3
 8002a60:	2b03      	cmp	r3, #3
 8002a62:	d017      	beq.n	8002a94 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	68db      	ldr	r3, [r3, #12]
 8002a68:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002a6a:	69fb      	ldr	r3, [r7, #28]
 8002a6c:	005b      	lsls	r3, r3, #1
 8002a6e:	2203      	movs	r2, #3
 8002a70:	fa02 f303 	lsl.w	r3, r2, r3
 8002a74:	43db      	mvns	r3, r3
 8002a76:	69ba      	ldr	r2, [r7, #24]
 8002a78:	4013      	ands	r3, r2
 8002a7a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	689a      	ldr	r2, [r3, #8]
 8002a80:	69fb      	ldr	r3, [r7, #28]
 8002a82:	005b      	lsls	r3, r3, #1
 8002a84:	fa02 f303 	lsl.w	r3, r2, r3
 8002a88:	69ba      	ldr	r2, [r7, #24]
 8002a8a:	4313      	orrs	r3, r2
 8002a8c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	69ba      	ldr	r2, [r7, #24]
 8002a92:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	f003 0303 	and.w	r3, r3, #3
 8002a9c:	2b02      	cmp	r3, #2
 8002a9e:	d123      	bne.n	8002ae8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002aa0:	69fb      	ldr	r3, [r7, #28]
 8002aa2:	08da      	lsrs	r2, r3, #3
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	3208      	adds	r2, #8
 8002aa8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002aac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002aae:	69fb      	ldr	r3, [r7, #28]
 8002ab0:	f003 0307 	and.w	r3, r3, #7
 8002ab4:	009b      	lsls	r3, r3, #2
 8002ab6:	220f      	movs	r2, #15
 8002ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8002abc:	43db      	mvns	r3, r3
 8002abe:	69ba      	ldr	r2, [r7, #24]
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	691a      	ldr	r2, [r3, #16]
 8002ac8:	69fb      	ldr	r3, [r7, #28]
 8002aca:	f003 0307 	and.w	r3, r3, #7
 8002ace:	009b      	lsls	r3, r3, #2
 8002ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad4:	69ba      	ldr	r2, [r7, #24]
 8002ad6:	4313      	orrs	r3, r2
 8002ad8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002ada:	69fb      	ldr	r3, [r7, #28]
 8002adc:	08da      	lsrs	r2, r3, #3
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	3208      	adds	r2, #8
 8002ae2:	69b9      	ldr	r1, [r7, #24]
 8002ae4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002aee:	69fb      	ldr	r3, [r7, #28]
 8002af0:	005b      	lsls	r3, r3, #1
 8002af2:	2203      	movs	r2, #3
 8002af4:	fa02 f303 	lsl.w	r3, r2, r3
 8002af8:	43db      	mvns	r3, r3
 8002afa:	69ba      	ldr	r2, [r7, #24]
 8002afc:	4013      	ands	r3, r2
 8002afe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	f003 0203 	and.w	r2, r3, #3
 8002b08:	69fb      	ldr	r3, [r7, #28]
 8002b0a:	005b      	lsls	r3, r3, #1
 8002b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b10:	69ba      	ldr	r2, [r7, #24]
 8002b12:	4313      	orrs	r3, r2
 8002b14:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	69ba      	ldr	r2, [r7, #24]
 8002b1a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	f000 80a2 	beq.w	8002c6e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	60fb      	str	r3, [r7, #12]
 8002b2e:	4b57      	ldr	r3, [pc, #348]	; (8002c8c <HAL_GPIO_Init+0x2e8>)
 8002b30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b32:	4a56      	ldr	r2, [pc, #344]	; (8002c8c <HAL_GPIO_Init+0x2e8>)
 8002b34:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b38:	6453      	str	r3, [r2, #68]	; 0x44
 8002b3a:	4b54      	ldr	r3, [pc, #336]	; (8002c8c <HAL_GPIO_Init+0x2e8>)
 8002b3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b42:	60fb      	str	r3, [r7, #12]
 8002b44:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002b46:	4a52      	ldr	r2, [pc, #328]	; (8002c90 <HAL_GPIO_Init+0x2ec>)
 8002b48:	69fb      	ldr	r3, [r7, #28]
 8002b4a:	089b      	lsrs	r3, r3, #2
 8002b4c:	3302      	adds	r3, #2
 8002b4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b52:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002b54:	69fb      	ldr	r3, [r7, #28]
 8002b56:	f003 0303 	and.w	r3, r3, #3
 8002b5a:	009b      	lsls	r3, r3, #2
 8002b5c:	220f      	movs	r2, #15
 8002b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b62:	43db      	mvns	r3, r3
 8002b64:	69ba      	ldr	r2, [r7, #24]
 8002b66:	4013      	ands	r3, r2
 8002b68:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	4a49      	ldr	r2, [pc, #292]	; (8002c94 <HAL_GPIO_Init+0x2f0>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d019      	beq.n	8002ba6 <HAL_GPIO_Init+0x202>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	4a48      	ldr	r2, [pc, #288]	; (8002c98 <HAL_GPIO_Init+0x2f4>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d013      	beq.n	8002ba2 <HAL_GPIO_Init+0x1fe>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	4a47      	ldr	r2, [pc, #284]	; (8002c9c <HAL_GPIO_Init+0x2f8>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d00d      	beq.n	8002b9e <HAL_GPIO_Init+0x1fa>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	4a46      	ldr	r2, [pc, #280]	; (8002ca0 <HAL_GPIO_Init+0x2fc>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d007      	beq.n	8002b9a <HAL_GPIO_Init+0x1f6>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	4a45      	ldr	r2, [pc, #276]	; (8002ca4 <HAL_GPIO_Init+0x300>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d101      	bne.n	8002b96 <HAL_GPIO_Init+0x1f2>
 8002b92:	2304      	movs	r3, #4
 8002b94:	e008      	b.n	8002ba8 <HAL_GPIO_Init+0x204>
 8002b96:	2307      	movs	r3, #7
 8002b98:	e006      	b.n	8002ba8 <HAL_GPIO_Init+0x204>
 8002b9a:	2303      	movs	r3, #3
 8002b9c:	e004      	b.n	8002ba8 <HAL_GPIO_Init+0x204>
 8002b9e:	2302      	movs	r3, #2
 8002ba0:	e002      	b.n	8002ba8 <HAL_GPIO_Init+0x204>
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e000      	b.n	8002ba8 <HAL_GPIO_Init+0x204>
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	69fa      	ldr	r2, [r7, #28]
 8002baa:	f002 0203 	and.w	r2, r2, #3
 8002bae:	0092      	lsls	r2, r2, #2
 8002bb0:	4093      	lsls	r3, r2
 8002bb2:	69ba      	ldr	r2, [r7, #24]
 8002bb4:	4313      	orrs	r3, r2
 8002bb6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002bb8:	4935      	ldr	r1, [pc, #212]	; (8002c90 <HAL_GPIO_Init+0x2ec>)
 8002bba:	69fb      	ldr	r3, [r7, #28]
 8002bbc:	089b      	lsrs	r3, r3, #2
 8002bbe:	3302      	adds	r3, #2
 8002bc0:	69ba      	ldr	r2, [r7, #24]
 8002bc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002bc6:	4b38      	ldr	r3, [pc, #224]	; (8002ca8 <HAL_GPIO_Init+0x304>)
 8002bc8:	689b      	ldr	r3, [r3, #8]
 8002bca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bcc:	693b      	ldr	r3, [r7, #16]
 8002bce:	43db      	mvns	r3, r3
 8002bd0:	69ba      	ldr	r2, [r7, #24]
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d003      	beq.n	8002bea <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002be2:	69ba      	ldr	r2, [r7, #24]
 8002be4:	693b      	ldr	r3, [r7, #16]
 8002be6:	4313      	orrs	r3, r2
 8002be8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002bea:	4a2f      	ldr	r2, [pc, #188]	; (8002ca8 <HAL_GPIO_Init+0x304>)
 8002bec:	69bb      	ldr	r3, [r7, #24]
 8002bee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002bf0:	4b2d      	ldr	r3, [pc, #180]	; (8002ca8 <HAL_GPIO_Init+0x304>)
 8002bf2:	68db      	ldr	r3, [r3, #12]
 8002bf4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	43db      	mvns	r3, r3
 8002bfa:	69ba      	ldr	r2, [r7, #24]
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d003      	beq.n	8002c14 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002c0c:	69ba      	ldr	r2, [r7, #24]
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	4313      	orrs	r3, r2
 8002c12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002c14:	4a24      	ldr	r2, [pc, #144]	; (8002ca8 <HAL_GPIO_Init+0x304>)
 8002c16:	69bb      	ldr	r3, [r7, #24]
 8002c18:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002c1a:	4b23      	ldr	r3, [pc, #140]	; (8002ca8 <HAL_GPIO_Init+0x304>)
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c20:	693b      	ldr	r3, [r7, #16]
 8002c22:	43db      	mvns	r3, r3
 8002c24:	69ba      	ldr	r2, [r7, #24]
 8002c26:	4013      	ands	r3, r2
 8002c28:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d003      	beq.n	8002c3e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002c36:	69ba      	ldr	r2, [r7, #24]
 8002c38:	693b      	ldr	r3, [r7, #16]
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002c3e:	4a1a      	ldr	r2, [pc, #104]	; (8002ca8 <HAL_GPIO_Init+0x304>)
 8002c40:	69bb      	ldr	r3, [r7, #24]
 8002c42:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c44:	4b18      	ldr	r3, [pc, #96]	; (8002ca8 <HAL_GPIO_Init+0x304>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	43db      	mvns	r3, r3
 8002c4e:	69ba      	ldr	r2, [r7, #24]
 8002c50:	4013      	ands	r3, r2
 8002c52:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d003      	beq.n	8002c68 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002c60:	69ba      	ldr	r2, [r7, #24]
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	4313      	orrs	r3, r2
 8002c66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002c68:	4a0f      	ldr	r2, [pc, #60]	; (8002ca8 <HAL_GPIO_Init+0x304>)
 8002c6a:	69bb      	ldr	r3, [r7, #24]
 8002c6c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c6e:	69fb      	ldr	r3, [r7, #28]
 8002c70:	3301      	adds	r3, #1
 8002c72:	61fb      	str	r3, [r7, #28]
 8002c74:	69fb      	ldr	r3, [r7, #28]
 8002c76:	2b0f      	cmp	r3, #15
 8002c78:	f67f aea2 	bls.w	80029c0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002c7c:	bf00      	nop
 8002c7e:	bf00      	nop
 8002c80:	3724      	adds	r7, #36	; 0x24
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr
 8002c8a:	bf00      	nop
 8002c8c:	40023800 	.word	0x40023800
 8002c90:	40013800 	.word	0x40013800
 8002c94:	40020000 	.word	0x40020000
 8002c98:	40020400 	.word	0x40020400
 8002c9c:	40020800 	.word	0x40020800
 8002ca0:	40020c00 	.word	0x40020c00
 8002ca4:	40021000 	.word	0x40021000
 8002ca8:	40013c00 	.word	0x40013c00

08002cac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002cac:	b480      	push	{r7}
 8002cae:	b083      	sub	sp, #12
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
 8002cb4:	460b      	mov	r3, r1
 8002cb6:	807b      	strh	r3, [r7, #2]
 8002cb8:	4613      	mov	r3, r2
 8002cba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002cbc:	787b      	ldrb	r3, [r7, #1]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d003      	beq.n	8002cca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002cc2:	887a      	ldrh	r2, [r7, #2]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002cc8:	e003      	b.n	8002cd2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002cca:	887b      	ldrh	r3, [r7, #2]
 8002ccc:	041a      	lsls	r2, r3, #16
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	619a      	str	r2, [r3, #24]
}
 8002cd2:	bf00      	nop
 8002cd4:	370c      	adds	r7, #12
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cdc:	4770      	bx	lr
	...

08002ce0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b086      	sub	sp, #24
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d101      	bne.n	8002cf2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e267      	b.n	80031c2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f003 0301 	and.w	r3, r3, #1
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d075      	beq.n	8002dea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002cfe:	4b88      	ldr	r3, [pc, #544]	; (8002f20 <HAL_RCC_OscConfig+0x240>)
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	f003 030c 	and.w	r3, r3, #12
 8002d06:	2b04      	cmp	r3, #4
 8002d08:	d00c      	beq.n	8002d24 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d0a:	4b85      	ldr	r3, [pc, #532]	; (8002f20 <HAL_RCC_OscConfig+0x240>)
 8002d0c:	689b      	ldr	r3, [r3, #8]
 8002d0e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002d12:	2b08      	cmp	r3, #8
 8002d14:	d112      	bne.n	8002d3c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d16:	4b82      	ldr	r3, [pc, #520]	; (8002f20 <HAL_RCC_OscConfig+0x240>)
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d1e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002d22:	d10b      	bne.n	8002d3c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d24:	4b7e      	ldr	r3, [pc, #504]	; (8002f20 <HAL_RCC_OscConfig+0x240>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d05b      	beq.n	8002de8 <HAL_RCC_OscConfig+0x108>
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d157      	bne.n	8002de8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	e242      	b.n	80031c2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d44:	d106      	bne.n	8002d54 <HAL_RCC_OscConfig+0x74>
 8002d46:	4b76      	ldr	r3, [pc, #472]	; (8002f20 <HAL_RCC_OscConfig+0x240>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4a75      	ldr	r2, [pc, #468]	; (8002f20 <HAL_RCC_OscConfig+0x240>)
 8002d4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d50:	6013      	str	r3, [r2, #0]
 8002d52:	e01d      	b.n	8002d90 <HAL_RCC_OscConfig+0xb0>
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d5c:	d10c      	bne.n	8002d78 <HAL_RCC_OscConfig+0x98>
 8002d5e:	4b70      	ldr	r3, [pc, #448]	; (8002f20 <HAL_RCC_OscConfig+0x240>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4a6f      	ldr	r2, [pc, #444]	; (8002f20 <HAL_RCC_OscConfig+0x240>)
 8002d64:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d68:	6013      	str	r3, [r2, #0]
 8002d6a:	4b6d      	ldr	r3, [pc, #436]	; (8002f20 <HAL_RCC_OscConfig+0x240>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a6c      	ldr	r2, [pc, #432]	; (8002f20 <HAL_RCC_OscConfig+0x240>)
 8002d70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d74:	6013      	str	r3, [r2, #0]
 8002d76:	e00b      	b.n	8002d90 <HAL_RCC_OscConfig+0xb0>
 8002d78:	4b69      	ldr	r3, [pc, #420]	; (8002f20 <HAL_RCC_OscConfig+0x240>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a68      	ldr	r2, [pc, #416]	; (8002f20 <HAL_RCC_OscConfig+0x240>)
 8002d7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d82:	6013      	str	r3, [r2, #0]
 8002d84:	4b66      	ldr	r3, [pc, #408]	; (8002f20 <HAL_RCC_OscConfig+0x240>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4a65      	ldr	r2, [pc, #404]	; (8002f20 <HAL_RCC_OscConfig+0x240>)
 8002d8a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d8e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d013      	beq.n	8002dc0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d98:	f7ff f930 	bl	8001ffc <HAL_GetTick>
 8002d9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d9e:	e008      	b.n	8002db2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002da0:	f7ff f92c 	bl	8001ffc <HAL_GetTick>
 8002da4:	4602      	mov	r2, r0
 8002da6:	693b      	ldr	r3, [r7, #16]
 8002da8:	1ad3      	subs	r3, r2, r3
 8002daa:	2b64      	cmp	r3, #100	; 0x64
 8002dac:	d901      	bls.n	8002db2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002dae:	2303      	movs	r3, #3
 8002db0:	e207      	b.n	80031c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002db2:	4b5b      	ldr	r3, [pc, #364]	; (8002f20 <HAL_RCC_OscConfig+0x240>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d0f0      	beq.n	8002da0 <HAL_RCC_OscConfig+0xc0>
 8002dbe:	e014      	b.n	8002dea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dc0:	f7ff f91c 	bl	8001ffc <HAL_GetTick>
 8002dc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dc6:	e008      	b.n	8002dda <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002dc8:	f7ff f918 	bl	8001ffc <HAL_GetTick>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	693b      	ldr	r3, [r7, #16]
 8002dd0:	1ad3      	subs	r3, r2, r3
 8002dd2:	2b64      	cmp	r3, #100	; 0x64
 8002dd4:	d901      	bls.n	8002dda <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002dd6:	2303      	movs	r3, #3
 8002dd8:	e1f3      	b.n	80031c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dda:	4b51      	ldr	r3, [pc, #324]	; (8002f20 <HAL_RCC_OscConfig+0x240>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d1f0      	bne.n	8002dc8 <HAL_RCC_OscConfig+0xe8>
 8002de6:	e000      	b.n	8002dea <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002de8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f003 0302 	and.w	r3, r3, #2
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d063      	beq.n	8002ebe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002df6:	4b4a      	ldr	r3, [pc, #296]	; (8002f20 <HAL_RCC_OscConfig+0x240>)
 8002df8:	689b      	ldr	r3, [r3, #8]
 8002dfa:	f003 030c 	and.w	r3, r3, #12
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d00b      	beq.n	8002e1a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e02:	4b47      	ldr	r3, [pc, #284]	; (8002f20 <HAL_RCC_OscConfig+0x240>)
 8002e04:	689b      	ldr	r3, [r3, #8]
 8002e06:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002e0a:	2b08      	cmp	r3, #8
 8002e0c:	d11c      	bne.n	8002e48 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e0e:	4b44      	ldr	r3, [pc, #272]	; (8002f20 <HAL_RCC_OscConfig+0x240>)
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d116      	bne.n	8002e48 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e1a:	4b41      	ldr	r3, [pc, #260]	; (8002f20 <HAL_RCC_OscConfig+0x240>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f003 0302 	and.w	r3, r3, #2
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d005      	beq.n	8002e32 <HAL_RCC_OscConfig+0x152>
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	68db      	ldr	r3, [r3, #12]
 8002e2a:	2b01      	cmp	r3, #1
 8002e2c:	d001      	beq.n	8002e32 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	e1c7      	b.n	80031c2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e32:	4b3b      	ldr	r3, [pc, #236]	; (8002f20 <HAL_RCC_OscConfig+0x240>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	691b      	ldr	r3, [r3, #16]
 8002e3e:	00db      	lsls	r3, r3, #3
 8002e40:	4937      	ldr	r1, [pc, #220]	; (8002f20 <HAL_RCC_OscConfig+0x240>)
 8002e42:	4313      	orrs	r3, r2
 8002e44:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e46:	e03a      	b.n	8002ebe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	68db      	ldr	r3, [r3, #12]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d020      	beq.n	8002e92 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e50:	4b34      	ldr	r3, [pc, #208]	; (8002f24 <HAL_RCC_OscConfig+0x244>)
 8002e52:	2201      	movs	r2, #1
 8002e54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e56:	f7ff f8d1 	bl	8001ffc <HAL_GetTick>
 8002e5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e5c:	e008      	b.n	8002e70 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e5e:	f7ff f8cd 	bl	8001ffc <HAL_GetTick>
 8002e62:	4602      	mov	r2, r0
 8002e64:	693b      	ldr	r3, [r7, #16]
 8002e66:	1ad3      	subs	r3, r2, r3
 8002e68:	2b02      	cmp	r3, #2
 8002e6a:	d901      	bls.n	8002e70 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002e6c:	2303      	movs	r3, #3
 8002e6e:	e1a8      	b.n	80031c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e70:	4b2b      	ldr	r3, [pc, #172]	; (8002f20 <HAL_RCC_OscConfig+0x240>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f003 0302 	and.w	r3, r3, #2
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d0f0      	beq.n	8002e5e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e7c:	4b28      	ldr	r3, [pc, #160]	; (8002f20 <HAL_RCC_OscConfig+0x240>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	691b      	ldr	r3, [r3, #16]
 8002e88:	00db      	lsls	r3, r3, #3
 8002e8a:	4925      	ldr	r1, [pc, #148]	; (8002f20 <HAL_RCC_OscConfig+0x240>)
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	600b      	str	r3, [r1, #0]
 8002e90:	e015      	b.n	8002ebe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e92:	4b24      	ldr	r3, [pc, #144]	; (8002f24 <HAL_RCC_OscConfig+0x244>)
 8002e94:	2200      	movs	r2, #0
 8002e96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e98:	f7ff f8b0 	bl	8001ffc <HAL_GetTick>
 8002e9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e9e:	e008      	b.n	8002eb2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ea0:	f7ff f8ac 	bl	8001ffc <HAL_GetTick>
 8002ea4:	4602      	mov	r2, r0
 8002ea6:	693b      	ldr	r3, [r7, #16]
 8002ea8:	1ad3      	subs	r3, r2, r3
 8002eaa:	2b02      	cmp	r3, #2
 8002eac:	d901      	bls.n	8002eb2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002eae:	2303      	movs	r3, #3
 8002eb0:	e187      	b.n	80031c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002eb2:	4b1b      	ldr	r3, [pc, #108]	; (8002f20 <HAL_RCC_OscConfig+0x240>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f003 0302 	and.w	r3, r3, #2
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d1f0      	bne.n	8002ea0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f003 0308 	and.w	r3, r3, #8
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d036      	beq.n	8002f38 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	695b      	ldr	r3, [r3, #20]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d016      	beq.n	8002f00 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ed2:	4b15      	ldr	r3, [pc, #84]	; (8002f28 <HAL_RCC_OscConfig+0x248>)
 8002ed4:	2201      	movs	r2, #1
 8002ed6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ed8:	f7ff f890 	bl	8001ffc <HAL_GetTick>
 8002edc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ede:	e008      	b.n	8002ef2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ee0:	f7ff f88c 	bl	8001ffc <HAL_GetTick>
 8002ee4:	4602      	mov	r2, r0
 8002ee6:	693b      	ldr	r3, [r7, #16]
 8002ee8:	1ad3      	subs	r3, r2, r3
 8002eea:	2b02      	cmp	r3, #2
 8002eec:	d901      	bls.n	8002ef2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002eee:	2303      	movs	r3, #3
 8002ef0:	e167      	b.n	80031c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ef2:	4b0b      	ldr	r3, [pc, #44]	; (8002f20 <HAL_RCC_OscConfig+0x240>)
 8002ef4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ef6:	f003 0302 	and.w	r3, r3, #2
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d0f0      	beq.n	8002ee0 <HAL_RCC_OscConfig+0x200>
 8002efe:	e01b      	b.n	8002f38 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f00:	4b09      	ldr	r3, [pc, #36]	; (8002f28 <HAL_RCC_OscConfig+0x248>)
 8002f02:	2200      	movs	r2, #0
 8002f04:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f06:	f7ff f879 	bl	8001ffc <HAL_GetTick>
 8002f0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f0c:	e00e      	b.n	8002f2c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f0e:	f7ff f875 	bl	8001ffc <HAL_GetTick>
 8002f12:	4602      	mov	r2, r0
 8002f14:	693b      	ldr	r3, [r7, #16]
 8002f16:	1ad3      	subs	r3, r2, r3
 8002f18:	2b02      	cmp	r3, #2
 8002f1a:	d907      	bls.n	8002f2c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002f1c:	2303      	movs	r3, #3
 8002f1e:	e150      	b.n	80031c2 <HAL_RCC_OscConfig+0x4e2>
 8002f20:	40023800 	.word	0x40023800
 8002f24:	42470000 	.word	0x42470000
 8002f28:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f2c:	4b88      	ldr	r3, [pc, #544]	; (8003150 <HAL_RCC_OscConfig+0x470>)
 8002f2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f30:	f003 0302 	and.w	r3, r3, #2
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d1ea      	bne.n	8002f0e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f003 0304 	and.w	r3, r3, #4
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	f000 8097 	beq.w	8003074 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f46:	2300      	movs	r3, #0
 8002f48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f4a:	4b81      	ldr	r3, [pc, #516]	; (8003150 <HAL_RCC_OscConfig+0x470>)
 8002f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d10f      	bne.n	8002f76 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f56:	2300      	movs	r3, #0
 8002f58:	60bb      	str	r3, [r7, #8]
 8002f5a:	4b7d      	ldr	r3, [pc, #500]	; (8003150 <HAL_RCC_OscConfig+0x470>)
 8002f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f5e:	4a7c      	ldr	r2, [pc, #496]	; (8003150 <HAL_RCC_OscConfig+0x470>)
 8002f60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f64:	6413      	str	r3, [r2, #64]	; 0x40
 8002f66:	4b7a      	ldr	r3, [pc, #488]	; (8003150 <HAL_RCC_OscConfig+0x470>)
 8002f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f6e:	60bb      	str	r3, [r7, #8]
 8002f70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f72:	2301      	movs	r3, #1
 8002f74:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f76:	4b77      	ldr	r3, [pc, #476]	; (8003154 <HAL_RCC_OscConfig+0x474>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d118      	bne.n	8002fb4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f82:	4b74      	ldr	r3, [pc, #464]	; (8003154 <HAL_RCC_OscConfig+0x474>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a73      	ldr	r2, [pc, #460]	; (8003154 <HAL_RCC_OscConfig+0x474>)
 8002f88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f8e:	f7ff f835 	bl	8001ffc <HAL_GetTick>
 8002f92:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f94:	e008      	b.n	8002fa8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f96:	f7ff f831 	bl	8001ffc <HAL_GetTick>
 8002f9a:	4602      	mov	r2, r0
 8002f9c:	693b      	ldr	r3, [r7, #16]
 8002f9e:	1ad3      	subs	r3, r2, r3
 8002fa0:	2b02      	cmp	r3, #2
 8002fa2:	d901      	bls.n	8002fa8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002fa4:	2303      	movs	r3, #3
 8002fa6:	e10c      	b.n	80031c2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fa8:	4b6a      	ldr	r3, [pc, #424]	; (8003154 <HAL_RCC_OscConfig+0x474>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d0f0      	beq.n	8002f96 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	2b01      	cmp	r3, #1
 8002fba:	d106      	bne.n	8002fca <HAL_RCC_OscConfig+0x2ea>
 8002fbc:	4b64      	ldr	r3, [pc, #400]	; (8003150 <HAL_RCC_OscConfig+0x470>)
 8002fbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fc0:	4a63      	ldr	r2, [pc, #396]	; (8003150 <HAL_RCC_OscConfig+0x470>)
 8002fc2:	f043 0301 	orr.w	r3, r3, #1
 8002fc6:	6713      	str	r3, [r2, #112]	; 0x70
 8002fc8:	e01c      	b.n	8003004 <HAL_RCC_OscConfig+0x324>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	689b      	ldr	r3, [r3, #8]
 8002fce:	2b05      	cmp	r3, #5
 8002fd0:	d10c      	bne.n	8002fec <HAL_RCC_OscConfig+0x30c>
 8002fd2:	4b5f      	ldr	r3, [pc, #380]	; (8003150 <HAL_RCC_OscConfig+0x470>)
 8002fd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fd6:	4a5e      	ldr	r2, [pc, #376]	; (8003150 <HAL_RCC_OscConfig+0x470>)
 8002fd8:	f043 0304 	orr.w	r3, r3, #4
 8002fdc:	6713      	str	r3, [r2, #112]	; 0x70
 8002fde:	4b5c      	ldr	r3, [pc, #368]	; (8003150 <HAL_RCC_OscConfig+0x470>)
 8002fe0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fe2:	4a5b      	ldr	r2, [pc, #364]	; (8003150 <HAL_RCC_OscConfig+0x470>)
 8002fe4:	f043 0301 	orr.w	r3, r3, #1
 8002fe8:	6713      	str	r3, [r2, #112]	; 0x70
 8002fea:	e00b      	b.n	8003004 <HAL_RCC_OscConfig+0x324>
 8002fec:	4b58      	ldr	r3, [pc, #352]	; (8003150 <HAL_RCC_OscConfig+0x470>)
 8002fee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ff0:	4a57      	ldr	r2, [pc, #348]	; (8003150 <HAL_RCC_OscConfig+0x470>)
 8002ff2:	f023 0301 	bic.w	r3, r3, #1
 8002ff6:	6713      	str	r3, [r2, #112]	; 0x70
 8002ff8:	4b55      	ldr	r3, [pc, #340]	; (8003150 <HAL_RCC_OscConfig+0x470>)
 8002ffa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ffc:	4a54      	ldr	r2, [pc, #336]	; (8003150 <HAL_RCC_OscConfig+0x470>)
 8002ffe:	f023 0304 	bic.w	r3, r3, #4
 8003002:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	689b      	ldr	r3, [r3, #8]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d015      	beq.n	8003038 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800300c:	f7fe fff6 	bl	8001ffc <HAL_GetTick>
 8003010:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003012:	e00a      	b.n	800302a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003014:	f7fe fff2 	bl	8001ffc <HAL_GetTick>
 8003018:	4602      	mov	r2, r0
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	1ad3      	subs	r3, r2, r3
 800301e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003022:	4293      	cmp	r3, r2
 8003024:	d901      	bls.n	800302a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003026:	2303      	movs	r3, #3
 8003028:	e0cb      	b.n	80031c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800302a:	4b49      	ldr	r3, [pc, #292]	; (8003150 <HAL_RCC_OscConfig+0x470>)
 800302c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800302e:	f003 0302 	and.w	r3, r3, #2
 8003032:	2b00      	cmp	r3, #0
 8003034:	d0ee      	beq.n	8003014 <HAL_RCC_OscConfig+0x334>
 8003036:	e014      	b.n	8003062 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003038:	f7fe ffe0 	bl	8001ffc <HAL_GetTick>
 800303c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800303e:	e00a      	b.n	8003056 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003040:	f7fe ffdc 	bl	8001ffc <HAL_GetTick>
 8003044:	4602      	mov	r2, r0
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	1ad3      	subs	r3, r2, r3
 800304a:	f241 3288 	movw	r2, #5000	; 0x1388
 800304e:	4293      	cmp	r3, r2
 8003050:	d901      	bls.n	8003056 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003052:	2303      	movs	r3, #3
 8003054:	e0b5      	b.n	80031c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003056:	4b3e      	ldr	r3, [pc, #248]	; (8003150 <HAL_RCC_OscConfig+0x470>)
 8003058:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800305a:	f003 0302 	and.w	r3, r3, #2
 800305e:	2b00      	cmp	r3, #0
 8003060:	d1ee      	bne.n	8003040 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003062:	7dfb      	ldrb	r3, [r7, #23]
 8003064:	2b01      	cmp	r3, #1
 8003066:	d105      	bne.n	8003074 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003068:	4b39      	ldr	r3, [pc, #228]	; (8003150 <HAL_RCC_OscConfig+0x470>)
 800306a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800306c:	4a38      	ldr	r2, [pc, #224]	; (8003150 <HAL_RCC_OscConfig+0x470>)
 800306e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003072:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	699b      	ldr	r3, [r3, #24]
 8003078:	2b00      	cmp	r3, #0
 800307a:	f000 80a1 	beq.w	80031c0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800307e:	4b34      	ldr	r3, [pc, #208]	; (8003150 <HAL_RCC_OscConfig+0x470>)
 8003080:	689b      	ldr	r3, [r3, #8]
 8003082:	f003 030c 	and.w	r3, r3, #12
 8003086:	2b08      	cmp	r3, #8
 8003088:	d05c      	beq.n	8003144 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	699b      	ldr	r3, [r3, #24]
 800308e:	2b02      	cmp	r3, #2
 8003090:	d141      	bne.n	8003116 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003092:	4b31      	ldr	r3, [pc, #196]	; (8003158 <HAL_RCC_OscConfig+0x478>)
 8003094:	2200      	movs	r2, #0
 8003096:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003098:	f7fe ffb0 	bl	8001ffc <HAL_GetTick>
 800309c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800309e:	e008      	b.n	80030b2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030a0:	f7fe ffac 	bl	8001ffc <HAL_GetTick>
 80030a4:	4602      	mov	r2, r0
 80030a6:	693b      	ldr	r3, [r7, #16]
 80030a8:	1ad3      	subs	r3, r2, r3
 80030aa:	2b02      	cmp	r3, #2
 80030ac:	d901      	bls.n	80030b2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80030ae:	2303      	movs	r3, #3
 80030b0:	e087      	b.n	80031c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030b2:	4b27      	ldr	r3, [pc, #156]	; (8003150 <HAL_RCC_OscConfig+0x470>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d1f0      	bne.n	80030a0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	69da      	ldr	r2, [r3, #28]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6a1b      	ldr	r3, [r3, #32]
 80030c6:	431a      	orrs	r2, r3
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030cc:	019b      	lsls	r3, r3, #6
 80030ce:	431a      	orrs	r2, r3
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030d4:	085b      	lsrs	r3, r3, #1
 80030d6:	3b01      	subs	r3, #1
 80030d8:	041b      	lsls	r3, r3, #16
 80030da:	431a      	orrs	r2, r3
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030e0:	061b      	lsls	r3, r3, #24
 80030e2:	491b      	ldr	r1, [pc, #108]	; (8003150 <HAL_RCC_OscConfig+0x470>)
 80030e4:	4313      	orrs	r3, r2
 80030e6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80030e8:	4b1b      	ldr	r3, [pc, #108]	; (8003158 <HAL_RCC_OscConfig+0x478>)
 80030ea:	2201      	movs	r2, #1
 80030ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030ee:	f7fe ff85 	bl	8001ffc <HAL_GetTick>
 80030f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030f4:	e008      	b.n	8003108 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030f6:	f7fe ff81 	bl	8001ffc <HAL_GetTick>
 80030fa:	4602      	mov	r2, r0
 80030fc:	693b      	ldr	r3, [r7, #16]
 80030fe:	1ad3      	subs	r3, r2, r3
 8003100:	2b02      	cmp	r3, #2
 8003102:	d901      	bls.n	8003108 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003104:	2303      	movs	r3, #3
 8003106:	e05c      	b.n	80031c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003108:	4b11      	ldr	r3, [pc, #68]	; (8003150 <HAL_RCC_OscConfig+0x470>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003110:	2b00      	cmp	r3, #0
 8003112:	d0f0      	beq.n	80030f6 <HAL_RCC_OscConfig+0x416>
 8003114:	e054      	b.n	80031c0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003116:	4b10      	ldr	r3, [pc, #64]	; (8003158 <HAL_RCC_OscConfig+0x478>)
 8003118:	2200      	movs	r2, #0
 800311a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800311c:	f7fe ff6e 	bl	8001ffc <HAL_GetTick>
 8003120:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003122:	e008      	b.n	8003136 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003124:	f7fe ff6a 	bl	8001ffc <HAL_GetTick>
 8003128:	4602      	mov	r2, r0
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	2b02      	cmp	r3, #2
 8003130:	d901      	bls.n	8003136 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003132:	2303      	movs	r3, #3
 8003134:	e045      	b.n	80031c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003136:	4b06      	ldr	r3, [pc, #24]	; (8003150 <HAL_RCC_OscConfig+0x470>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800313e:	2b00      	cmp	r3, #0
 8003140:	d1f0      	bne.n	8003124 <HAL_RCC_OscConfig+0x444>
 8003142:	e03d      	b.n	80031c0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	699b      	ldr	r3, [r3, #24]
 8003148:	2b01      	cmp	r3, #1
 800314a:	d107      	bne.n	800315c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800314c:	2301      	movs	r3, #1
 800314e:	e038      	b.n	80031c2 <HAL_RCC_OscConfig+0x4e2>
 8003150:	40023800 	.word	0x40023800
 8003154:	40007000 	.word	0x40007000
 8003158:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800315c:	4b1b      	ldr	r3, [pc, #108]	; (80031cc <HAL_RCC_OscConfig+0x4ec>)
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	699b      	ldr	r3, [r3, #24]
 8003166:	2b01      	cmp	r3, #1
 8003168:	d028      	beq.n	80031bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003174:	429a      	cmp	r2, r3
 8003176:	d121      	bne.n	80031bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003182:	429a      	cmp	r2, r3
 8003184:	d11a      	bne.n	80031bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003186:	68fa      	ldr	r2, [r7, #12]
 8003188:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800318c:	4013      	ands	r3, r2
 800318e:	687a      	ldr	r2, [r7, #4]
 8003190:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003192:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003194:	4293      	cmp	r3, r2
 8003196:	d111      	bne.n	80031bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031a2:	085b      	lsrs	r3, r3, #1
 80031a4:	3b01      	subs	r3, #1
 80031a6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80031a8:	429a      	cmp	r2, r3
 80031aa:	d107      	bne.n	80031bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031b6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80031b8:	429a      	cmp	r2, r3
 80031ba:	d001      	beq.n	80031c0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80031bc:	2301      	movs	r3, #1
 80031be:	e000      	b.n	80031c2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80031c0:	2300      	movs	r3, #0
}
 80031c2:	4618      	mov	r0, r3
 80031c4:	3718      	adds	r7, #24
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}
 80031ca:	bf00      	nop
 80031cc:	40023800 	.word	0x40023800

080031d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b084      	sub	sp, #16
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
 80031d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d101      	bne.n	80031e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031e0:	2301      	movs	r3, #1
 80031e2:	e0cc      	b.n	800337e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80031e4:	4b68      	ldr	r3, [pc, #416]	; (8003388 <HAL_RCC_ClockConfig+0x1b8>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f003 0307 	and.w	r3, r3, #7
 80031ec:	683a      	ldr	r2, [r7, #0]
 80031ee:	429a      	cmp	r2, r3
 80031f0:	d90c      	bls.n	800320c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031f2:	4b65      	ldr	r3, [pc, #404]	; (8003388 <HAL_RCC_ClockConfig+0x1b8>)
 80031f4:	683a      	ldr	r2, [r7, #0]
 80031f6:	b2d2      	uxtb	r2, r2
 80031f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031fa:	4b63      	ldr	r3, [pc, #396]	; (8003388 <HAL_RCC_ClockConfig+0x1b8>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f003 0307 	and.w	r3, r3, #7
 8003202:	683a      	ldr	r2, [r7, #0]
 8003204:	429a      	cmp	r2, r3
 8003206:	d001      	beq.n	800320c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003208:	2301      	movs	r3, #1
 800320a:	e0b8      	b.n	800337e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f003 0302 	and.w	r3, r3, #2
 8003214:	2b00      	cmp	r3, #0
 8003216:	d020      	beq.n	800325a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f003 0304 	and.w	r3, r3, #4
 8003220:	2b00      	cmp	r3, #0
 8003222:	d005      	beq.n	8003230 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003224:	4b59      	ldr	r3, [pc, #356]	; (800338c <HAL_RCC_ClockConfig+0x1bc>)
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	4a58      	ldr	r2, [pc, #352]	; (800338c <HAL_RCC_ClockConfig+0x1bc>)
 800322a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800322e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f003 0308 	and.w	r3, r3, #8
 8003238:	2b00      	cmp	r3, #0
 800323a:	d005      	beq.n	8003248 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800323c:	4b53      	ldr	r3, [pc, #332]	; (800338c <HAL_RCC_ClockConfig+0x1bc>)
 800323e:	689b      	ldr	r3, [r3, #8]
 8003240:	4a52      	ldr	r2, [pc, #328]	; (800338c <HAL_RCC_ClockConfig+0x1bc>)
 8003242:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003246:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003248:	4b50      	ldr	r3, [pc, #320]	; (800338c <HAL_RCC_ClockConfig+0x1bc>)
 800324a:	689b      	ldr	r3, [r3, #8]
 800324c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	689b      	ldr	r3, [r3, #8]
 8003254:	494d      	ldr	r1, [pc, #308]	; (800338c <HAL_RCC_ClockConfig+0x1bc>)
 8003256:	4313      	orrs	r3, r2
 8003258:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f003 0301 	and.w	r3, r3, #1
 8003262:	2b00      	cmp	r3, #0
 8003264:	d044      	beq.n	80032f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	2b01      	cmp	r3, #1
 800326c:	d107      	bne.n	800327e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800326e:	4b47      	ldr	r3, [pc, #284]	; (800338c <HAL_RCC_ClockConfig+0x1bc>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003276:	2b00      	cmp	r3, #0
 8003278:	d119      	bne.n	80032ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800327a:	2301      	movs	r3, #1
 800327c:	e07f      	b.n	800337e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	2b02      	cmp	r3, #2
 8003284:	d003      	beq.n	800328e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800328a:	2b03      	cmp	r3, #3
 800328c:	d107      	bne.n	800329e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800328e:	4b3f      	ldr	r3, [pc, #252]	; (800338c <HAL_RCC_ClockConfig+0x1bc>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003296:	2b00      	cmp	r3, #0
 8003298:	d109      	bne.n	80032ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800329a:	2301      	movs	r3, #1
 800329c:	e06f      	b.n	800337e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800329e:	4b3b      	ldr	r3, [pc, #236]	; (800338c <HAL_RCC_ClockConfig+0x1bc>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f003 0302 	and.w	r3, r3, #2
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d101      	bne.n	80032ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032aa:	2301      	movs	r3, #1
 80032ac:	e067      	b.n	800337e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80032ae:	4b37      	ldr	r3, [pc, #220]	; (800338c <HAL_RCC_ClockConfig+0x1bc>)
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	f023 0203 	bic.w	r2, r3, #3
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	4934      	ldr	r1, [pc, #208]	; (800338c <HAL_RCC_ClockConfig+0x1bc>)
 80032bc:	4313      	orrs	r3, r2
 80032be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80032c0:	f7fe fe9c 	bl	8001ffc <HAL_GetTick>
 80032c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032c6:	e00a      	b.n	80032de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032c8:	f7fe fe98 	bl	8001ffc <HAL_GetTick>
 80032cc:	4602      	mov	r2, r0
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	1ad3      	subs	r3, r2, r3
 80032d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d901      	bls.n	80032de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80032da:	2303      	movs	r3, #3
 80032dc:	e04f      	b.n	800337e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032de:	4b2b      	ldr	r3, [pc, #172]	; (800338c <HAL_RCC_ClockConfig+0x1bc>)
 80032e0:	689b      	ldr	r3, [r3, #8]
 80032e2:	f003 020c 	and.w	r2, r3, #12
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	009b      	lsls	r3, r3, #2
 80032ec:	429a      	cmp	r2, r3
 80032ee:	d1eb      	bne.n	80032c8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80032f0:	4b25      	ldr	r3, [pc, #148]	; (8003388 <HAL_RCC_ClockConfig+0x1b8>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f003 0307 	and.w	r3, r3, #7
 80032f8:	683a      	ldr	r2, [r7, #0]
 80032fa:	429a      	cmp	r2, r3
 80032fc:	d20c      	bcs.n	8003318 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032fe:	4b22      	ldr	r3, [pc, #136]	; (8003388 <HAL_RCC_ClockConfig+0x1b8>)
 8003300:	683a      	ldr	r2, [r7, #0]
 8003302:	b2d2      	uxtb	r2, r2
 8003304:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003306:	4b20      	ldr	r3, [pc, #128]	; (8003388 <HAL_RCC_ClockConfig+0x1b8>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f003 0307 	and.w	r3, r3, #7
 800330e:	683a      	ldr	r2, [r7, #0]
 8003310:	429a      	cmp	r2, r3
 8003312:	d001      	beq.n	8003318 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003314:	2301      	movs	r3, #1
 8003316:	e032      	b.n	800337e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f003 0304 	and.w	r3, r3, #4
 8003320:	2b00      	cmp	r3, #0
 8003322:	d008      	beq.n	8003336 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003324:	4b19      	ldr	r3, [pc, #100]	; (800338c <HAL_RCC_ClockConfig+0x1bc>)
 8003326:	689b      	ldr	r3, [r3, #8]
 8003328:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	68db      	ldr	r3, [r3, #12]
 8003330:	4916      	ldr	r1, [pc, #88]	; (800338c <HAL_RCC_ClockConfig+0x1bc>)
 8003332:	4313      	orrs	r3, r2
 8003334:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f003 0308 	and.w	r3, r3, #8
 800333e:	2b00      	cmp	r3, #0
 8003340:	d009      	beq.n	8003356 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003342:	4b12      	ldr	r3, [pc, #72]	; (800338c <HAL_RCC_ClockConfig+0x1bc>)
 8003344:	689b      	ldr	r3, [r3, #8]
 8003346:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	691b      	ldr	r3, [r3, #16]
 800334e:	00db      	lsls	r3, r3, #3
 8003350:	490e      	ldr	r1, [pc, #56]	; (800338c <HAL_RCC_ClockConfig+0x1bc>)
 8003352:	4313      	orrs	r3, r2
 8003354:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003356:	f000 f821 	bl	800339c <HAL_RCC_GetSysClockFreq>
 800335a:	4602      	mov	r2, r0
 800335c:	4b0b      	ldr	r3, [pc, #44]	; (800338c <HAL_RCC_ClockConfig+0x1bc>)
 800335e:	689b      	ldr	r3, [r3, #8]
 8003360:	091b      	lsrs	r3, r3, #4
 8003362:	f003 030f 	and.w	r3, r3, #15
 8003366:	490a      	ldr	r1, [pc, #40]	; (8003390 <HAL_RCC_ClockConfig+0x1c0>)
 8003368:	5ccb      	ldrb	r3, [r1, r3]
 800336a:	fa22 f303 	lsr.w	r3, r2, r3
 800336e:	4a09      	ldr	r2, [pc, #36]	; (8003394 <HAL_RCC_ClockConfig+0x1c4>)
 8003370:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003372:	4b09      	ldr	r3, [pc, #36]	; (8003398 <HAL_RCC_ClockConfig+0x1c8>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4618      	mov	r0, r3
 8003378:	f7fe fdfc 	bl	8001f74 <HAL_InitTick>

  return HAL_OK;
 800337c:	2300      	movs	r3, #0
}
 800337e:	4618      	mov	r0, r3
 8003380:	3710      	adds	r7, #16
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}
 8003386:	bf00      	nop
 8003388:	40023c00 	.word	0x40023c00
 800338c:	40023800 	.word	0x40023800
 8003390:	08005ec0 	.word	0x08005ec0
 8003394:	20000000 	.word	0x20000000
 8003398:	20000004 	.word	0x20000004

0800339c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800339c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80033a0:	b094      	sub	sp, #80	; 0x50
 80033a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80033a4:	2300      	movs	r3, #0
 80033a6:	647b      	str	r3, [r7, #68]	; 0x44
 80033a8:	2300      	movs	r3, #0
 80033aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80033ac:	2300      	movs	r3, #0
 80033ae:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80033b0:	2300      	movs	r3, #0
 80033b2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80033b4:	4b79      	ldr	r3, [pc, #484]	; (800359c <HAL_RCC_GetSysClockFreq+0x200>)
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	f003 030c 	and.w	r3, r3, #12
 80033bc:	2b08      	cmp	r3, #8
 80033be:	d00d      	beq.n	80033dc <HAL_RCC_GetSysClockFreq+0x40>
 80033c0:	2b08      	cmp	r3, #8
 80033c2:	f200 80e1 	bhi.w	8003588 <HAL_RCC_GetSysClockFreq+0x1ec>
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d002      	beq.n	80033d0 <HAL_RCC_GetSysClockFreq+0x34>
 80033ca:	2b04      	cmp	r3, #4
 80033cc:	d003      	beq.n	80033d6 <HAL_RCC_GetSysClockFreq+0x3a>
 80033ce:	e0db      	b.n	8003588 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80033d0:	4b73      	ldr	r3, [pc, #460]	; (80035a0 <HAL_RCC_GetSysClockFreq+0x204>)
 80033d2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80033d4:	e0db      	b.n	800358e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80033d6:	4b73      	ldr	r3, [pc, #460]	; (80035a4 <HAL_RCC_GetSysClockFreq+0x208>)
 80033d8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80033da:	e0d8      	b.n	800358e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80033dc:	4b6f      	ldr	r3, [pc, #444]	; (800359c <HAL_RCC_GetSysClockFreq+0x200>)
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80033e4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80033e6:	4b6d      	ldr	r3, [pc, #436]	; (800359c <HAL_RCC_GetSysClockFreq+0x200>)
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d063      	beq.n	80034ba <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033f2:	4b6a      	ldr	r3, [pc, #424]	; (800359c <HAL_RCC_GetSysClockFreq+0x200>)
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	099b      	lsrs	r3, r3, #6
 80033f8:	2200      	movs	r2, #0
 80033fa:	63bb      	str	r3, [r7, #56]	; 0x38
 80033fc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80033fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003400:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003404:	633b      	str	r3, [r7, #48]	; 0x30
 8003406:	2300      	movs	r3, #0
 8003408:	637b      	str	r3, [r7, #52]	; 0x34
 800340a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800340e:	4622      	mov	r2, r4
 8003410:	462b      	mov	r3, r5
 8003412:	f04f 0000 	mov.w	r0, #0
 8003416:	f04f 0100 	mov.w	r1, #0
 800341a:	0159      	lsls	r1, r3, #5
 800341c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003420:	0150      	lsls	r0, r2, #5
 8003422:	4602      	mov	r2, r0
 8003424:	460b      	mov	r3, r1
 8003426:	4621      	mov	r1, r4
 8003428:	1a51      	subs	r1, r2, r1
 800342a:	6139      	str	r1, [r7, #16]
 800342c:	4629      	mov	r1, r5
 800342e:	eb63 0301 	sbc.w	r3, r3, r1
 8003432:	617b      	str	r3, [r7, #20]
 8003434:	f04f 0200 	mov.w	r2, #0
 8003438:	f04f 0300 	mov.w	r3, #0
 800343c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003440:	4659      	mov	r1, fp
 8003442:	018b      	lsls	r3, r1, #6
 8003444:	4651      	mov	r1, sl
 8003446:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800344a:	4651      	mov	r1, sl
 800344c:	018a      	lsls	r2, r1, #6
 800344e:	4651      	mov	r1, sl
 8003450:	ebb2 0801 	subs.w	r8, r2, r1
 8003454:	4659      	mov	r1, fp
 8003456:	eb63 0901 	sbc.w	r9, r3, r1
 800345a:	f04f 0200 	mov.w	r2, #0
 800345e:	f04f 0300 	mov.w	r3, #0
 8003462:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003466:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800346a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800346e:	4690      	mov	r8, r2
 8003470:	4699      	mov	r9, r3
 8003472:	4623      	mov	r3, r4
 8003474:	eb18 0303 	adds.w	r3, r8, r3
 8003478:	60bb      	str	r3, [r7, #8]
 800347a:	462b      	mov	r3, r5
 800347c:	eb49 0303 	adc.w	r3, r9, r3
 8003480:	60fb      	str	r3, [r7, #12]
 8003482:	f04f 0200 	mov.w	r2, #0
 8003486:	f04f 0300 	mov.w	r3, #0
 800348a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800348e:	4629      	mov	r1, r5
 8003490:	024b      	lsls	r3, r1, #9
 8003492:	4621      	mov	r1, r4
 8003494:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003498:	4621      	mov	r1, r4
 800349a:	024a      	lsls	r2, r1, #9
 800349c:	4610      	mov	r0, r2
 800349e:	4619      	mov	r1, r3
 80034a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80034a2:	2200      	movs	r2, #0
 80034a4:	62bb      	str	r3, [r7, #40]	; 0x28
 80034a6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80034a8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80034ac:	f7fc fee8 	bl	8000280 <__aeabi_uldivmod>
 80034b0:	4602      	mov	r2, r0
 80034b2:	460b      	mov	r3, r1
 80034b4:	4613      	mov	r3, r2
 80034b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80034b8:	e058      	b.n	800356c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80034ba:	4b38      	ldr	r3, [pc, #224]	; (800359c <HAL_RCC_GetSysClockFreq+0x200>)
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	099b      	lsrs	r3, r3, #6
 80034c0:	2200      	movs	r2, #0
 80034c2:	4618      	mov	r0, r3
 80034c4:	4611      	mov	r1, r2
 80034c6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80034ca:	623b      	str	r3, [r7, #32]
 80034cc:	2300      	movs	r3, #0
 80034ce:	627b      	str	r3, [r7, #36]	; 0x24
 80034d0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80034d4:	4642      	mov	r2, r8
 80034d6:	464b      	mov	r3, r9
 80034d8:	f04f 0000 	mov.w	r0, #0
 80034dc:	f04f 0100 	mov.w	r1, #0
 80034e0:	0159      	lsls	r1, r3, #5
 80034e2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80034e6:	0150      	lsls	r0, r2, #5
 80034e8:	4602      	mov	r2, r0
 80034ea:	460b      	mov	r3, r1
 80034ec:	4641      	mov	r1, r8
 80034ee:	ebb2 0a01 	subs.w	sl, r2, r1
 80034f2:	4649      	mov	r1, r9
 80034f4:	eb63 0b01 	sbc.w	fp, r3, r1
 80034f8:	f04f 0200 	mov.w	r2, #0
 80034fc:	f04f 0300 	mov.w	r3, #0
 8003500:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003504:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003508:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800350c:	ebb2 040a 	subs.w	r4, r2, sl
 8003510:	eb63 050b 	sbc.w	r5, r3, fp
 8003514:	f04f 0200 	mov.w	r2, #0
 8003518:	f04f 0300 	mov.w	r3, #0
 800351c:	00eb      	lsls	r3, r5, #3
 800351e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003522:	00e2      	lsls	r2, r4, #3
 8003524:	4614      	mov	r4, r2
 8003526:	461d      	mov	r5, r3
 8003528:	4643      	mov	r3, r8
 800352a:	18e3      	adds	r3, r4, r3
 800352c:	603b      	str	r3, [r7, #0]
 800352e:	464b      	mov	r3, r9
 8003530:	eb45 0303 	adc.w	r3, r5, r3
 8003534:	607b      	str	r3, [r7, #4]
 8003536:	f04f 0200 	mov.w	r2, #0
 800353a:	f04f 0300 	mov.w	r3, #0
 800353e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003542:	4629      	mov	r1, r5
 8003544:	028b      	lsls	r3, r1, #10
 8003546:	4621      	mov	r1, r4
 8003548:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800354c:	4621      	mov	r1, r4
 800354e:	028a      	lsls	r2, r1, #10
 8003550:	4610      	mov	r0, r2
 8003552:	4619      	mov	r1, r3
 8003554:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003556:	2200      	movs	r2, #0
 8003558:	61bb      	str	r3, [r7, #24]
 800355a:	61fa      	str	r2, [r7, #28]
 800355c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003560:	f7fc fe8e 	bl	8000280 <__aeabi_uldivmod>
 8003564:	4602      	mov	r2, r0
 8003566:	460b      	mov	r3, r1
 8003568:	4613      	mov	r3, r2
 800356a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800356c:	4b0b      	ldr	r3, [pc, #44]	; (800359c <HAL_RCC_GetSysClockFreq+0x200>)
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	0c1b      	lsrs	r3, r3, #16
 8003572:	f003 0303 	and.w	r3, r3, #3
 8003576:	3301      	adds	r3, #1
 8003578:	005b      	lsls	r3, r3, #1
 800357a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800357c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800357e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003580:	fbb2 f3f3 	udiv	r3, r2, r3
 8003584:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003586:	e002      	b.n	800358e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003588:	4b05      	ldr	r3, [pc, #20]	; (80035a0 <HAL_RCC_GetSysClockFreq+0x204>)
 800358a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800358c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800358e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003590:	4618      	mov	r0, r3
 8003592:	3750      	adds	r7, #80	; 0x50
 8003594:	46bd      	mov	sp, r7
 8003596:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800359a:	bf00      	nop
 800359c:	40023800 	.word	0x40023800
 80035a0:	00f42400 	.word	0x00f42400
 80035a4:	007a1200 	.word	0x007a1200

080035a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80035a8:	b480      	push	{r7}
 80035aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80035ac:	4b03      	ldr	r3, [pc, #12]	; (80035bc <HAL_RCC_GetHCLKFreq+0x14>)
 80035ae:	681b      	ldr	r3, [r3, #0]
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	46bd      	mov	sp, r7
 80035b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b8:	4770      	bx	lr
 80035ba:	bf00      	nop
 80035bc:	20000000 	.word	0x20000000

080035c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80035c4:	f7ff fff0 	bl	80035a8 <HAL_RCC_GetHCLKFreq>
 80035c8:	4602      	mov	r2, r0
 80035ca:	4b05      	ldr	r3, [pc, #20]	; (80035e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80035cc:	689b      	ldr	r3, [r3, #8]
 80035ce:	0a9b      	lsrs	r3, r3, #10
 80035d0:	f003 0307 	and.w	r3, r3, #7
 80035d4:	4903      	ldr	r1, [pc, #12]	; (80035e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80035d6:	5ccb      	ldrb	r3, [r1, r3]
 80035d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035dc:	4618      	mov	r0, r3
 80035de:	bd80      	pop	{r7, pc}
 80035e0:	40023800 	.word	0x40023800
 80035e4:	08005ed0 	.word	0x08005ed0

080035e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80035ec:	f7ff ffdc 	bl	80035a8 <HAL_RCC_GetHCLKFreq>
 80035f0:	4602      	mov	r2, r0
 80035f2:	4b05      	ldr	r3, [pc, #20]	; (8003608 <HAL_RCC_GetPCLK2Freq+0x20>)
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	0b5b      	lsrs	r3, r3, #13
 80035f8:	f003 0307 	and.w	r3, r3, #7
 80035fc:	4903      	ldr	r1, [pc, #12]	; (800360c <HAL_RCC_GetPCLK2Freq+0x24>)
 80035fe:	5ccb      	ldrb	r3, [r1, r3]
 8003600:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003604:	4618      	mov	r0, r3
 8003606:	bd80      	pop	{r7, pc}
 8003608:	40023800 	.word	0x40023800
 800360c:	08005ed0 	.word	0x08005ed0

08003610 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b082      	sub	sp, #8
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d101      	bne.n	8003622 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	e07b      	b.n	800371a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003626:	2b00      	cmp	r3, #0
 8003628:	d108      	bne.n	800363c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003632:	d009      	beq.n	8003648 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2200      	movs	r2, #0
 8003638:	61da      	str	r2, [r3, #28]
 800363a:	e005      	b.n	8003648 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2200      	movs	r2, #0
 8003640:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2200      	movs	r2, #0
 8003646:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2200      	movs	r2, #0
 800364c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003654:	b2db      	uxtb	r3, r3
 8003656:	2b00      	cmp	r3, #0
 8003658:	d106      	bne.n	8003668 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2200      	movs	r2, #0
 800365e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003662:	6878      	ldr	r0, [r7, #4]
 8003664:	f7fe f824 	bl	80016b0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2202      	movs	r2, #2
 800366c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800367e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	689b      	ldr	r3, [r3, #8]
 800368c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003690:	431a      	orrs	r2, r3
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	68db      	ldr	r3, [r3, #12]
 8003696:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800369a:	431a      	orrs	r2, r3
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	691b      	ldr	r3, [r3, #16]
 80036a0:	f003 0302 	and.w	r3, r3, #2
 80036a4:	431a      	orrs	r2, r3
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	695b      	ldr	r3, [r3, #20]
 80036aa:	f003 0301 	and.w	r3, r3, #1
 80036ae:	431a      	orrs	r2, r3
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	699b      	ldr	r3, [r3, #24]
 80036b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80036b8:	431a      	orrs	r2, r3
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	69db      	ldr	r3, [r3, #28]
 80036be:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80036c2:	431a      	orrs	r2, r3
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6a1b      	ldr	r3, [r3, #32]
 80036c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036cc:	ea42 0103 	orr.w	r1, r2, r3
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036d4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	430a      	orrs	r2, r1
 80036de:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	699b      	ldr	r3, [r3, #24]
 80036e4:	0c1b      	lsrs	r3, r3, #16
 80036e6:	f003 0104 	and.w	r1, r3, #4
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ee:	f003 0210 	and.w	r2, r3, #16
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	430a      	orrs	r2, r1
 80036f8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	69da      	ldr	r2, [r3, #28]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003708:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2200      	movs	r2, #0
 800370e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2201      	movs	r2, #1
 8003714:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003718:	2300      	movs	r3, #0
}
 800371a:	4618      	mov	r0, r3
 800371c:	3708      	adds	r7, #8
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}
	...

08003724 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b086      	sub	sp, #24
 8003728:	af00      	add	r7, sp, #0
 800372a:	60f8      	str	r0, [r7, #12]
 800372c:	60b9      	str	r1, [r7, #8]
 800372e:	4613      	mov	r3, r2
 8003730:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003732:	2300      	movs	r3, #0
 8003734:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800373c:	2b01      	cmp	r3, #1
 800373e:	d101      	bne.n	8003744 <HAL_SPI_Transmit_DMA+0x20>
 8003740:	2302      	movs	r3, #2
 8003742:	e09b      	b.n	800387c <HAL_SPI_Transmit_DMA+0x158>
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	2201      	movs	r2, #1
 8003748:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003752:	b2db      	uxtb	r3, r3
 8003754:	2b01      	cmp	r3, #1
 8003756:	d002      	beq.n	800375e <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8003758:	2302      	movs	r3, #2
 800375a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800375c:	e089      	b.n	8003872 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 800375e:	68bb      	ldr	r3, [r7, #8]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d002      	beq.n	800376a <HAL_SPI_Transmit_DMA+0x46>
 8003764:	88fb      	ldrh	r3, [r7, #6]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d102      	bne.n	8003770 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800376a:	2301      	movs	r3, #1
 800376c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800376e:	e080      	b.n	8003872 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	2203      	movs	r2, #3
 8003774:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	2200      	movs	r2, #0
 800377c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	68ba      	ldr	r2, [r7, #8]
 8003782:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	88fa      	ldrh	r2, [r7, #6]
 8003788:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	88fa      	ldrh	r2, [r7, #6]
 800378e:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	2200      	movs	r2, #0
 8003794:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	2200      	movs	r2, #0
 800379a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2200      	movs	r2, #0
 80037a0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	2200      	movs	r2, #0
 80037a6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	2200      	movs	r2, #0
 80037ac:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80037b6:	d10f      	bne.n	80037d8 <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80037c6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	681a      	ldr	r2, [r3, #0]
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80037d6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037dc:	4a29      	ldr	r2, [pc, #164]	; (8003884 <HAL_SPI_Transmit_DMA+0x160>)
 80037de:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037e4:	4a28      	ldr	r2, [pc, #160]	; (8003888 <HAL_SPI_Transmit_DMA+0x164>)
 80037e6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037ec:	4a27      	ldr	r2, [pc, #156]	; (800388c <HAL_SPI_Transmit_DMA+0x168>)
 80037ee:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037f4:	2200      	movs	r2, #0
 80037f6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	6c98      	ldr	r0, [r3, #72]	; 0x48
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003800:	4619      	mov	r1, r3
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	330c      	adds	r3, #12
 8003808:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800380e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003810:	f7fe fde4 	bl	80023dc <HAL_DMA_Start_IT>
 8003814:	4603      	mov	r3, r0
 8003816:	2b00      	cmp	r3, #0
 8003818:	d00c      	beq.n	8003834 <HAL_SPI_Transmit_DMA+0x110>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800381e:	f043 0210 	orr.w	r2, r3, #16
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8003826:	2301      	movs	r3, #1
 8003828:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	2201      	movs	r2, #1
 800382e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8003832:	e01e      	b.n	8003872 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800383e:	2b40      	cmp	r3, #64	; 0x40
 8003840:	d007      	beq.n	8003852 <HAL_SPI_Transmit_DMA+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	681a      	ldr	r2, [r3, #0]
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003850:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	685a      	ldr	r2, [r3, #4]
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f042 0220 	orr.w	r2, r2, #32
 8003860:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	685a      	ldr	r2, [r3, #4]
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f042 0202 	orr.w	r2, r2, #2
 8003870:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	2200      	movs	r2, #0
 8003876:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800387a:	7dfb      	ldrb	r3, [r7, #23]
}
 800387c:	4618      	mov	r0, r3
 800387e:	3718      	adds	r7, #24
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}
 8003884:	08003b49 	.word	0x08003b49
 8003888:	08003aa1 	.word	0x08003aa1
 800388c:	08003b65 	.word	0x08003b65

08003890 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b088      	sub	sp, #32
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80038a8:	69bb      	ldr	r3, [r7, #24]
 80038aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d10e      	bne.n	80038d0 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80038b2:	69bb      	ldr	r3, [r7, #24]
 80038b4:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d009      	beq.n	80038d0 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80038bc:	69fb      	ldr	r3, [r7, #28]
 80038be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d004      	beq.n	80038d0 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ca:	6878      	ldr	r0, [r7, #4]
 80038cc:	4798      	blx	r3
    return;
 80038ce:	e0ce      	b.n	8003a6e <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80038d0:	69bb      	ldr	r3, [r7, #24]
 80038d2:	f003 0302 	and.w	r3, r3, #2
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d009      	beq.n	80038ee <HAL_SPI_IRQHandler+0x5e>
 80038da:	69fb      	ldr	r3, [r7, #28]
 80038dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d004      	beq.n	80038ee <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038e8:	6878      	ldr	r0, [r7, #4]
 80038ea:	4798      	blx	r3
    return;
 80038ec:	e0bf      	b.n	8003a6e <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80038ee:	69bb      	ldr	r3, [r7, #24]
 80038f0:	f003 0320 	and.w	r3, r3, #32
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d10a      	bne.n	800390e <HAL_SPI_IRQHandler+0x7e>
 80038f8:	69bb      	ldr	r3, [r7, #24]
 80038fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d105      	bne.n	800390e <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003902:	69bb      	ldr	r3, [r7, #24]
 8003904:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003908:	2b00      	cmp	r3, #0
 800390a:	f000 80b0 	beq.w	8003a6e <HAL_SPI_IRQHandler+0x1de>
 800390e:	69fb      	ldr	r3, [r7, #28]
 8003910:	f003 0320 	and.w	r3, r3, #32
 8003914:	2b00      	cmp	r3, #0
 8003916:	f000 80aa 	beq.w	8003a6e <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800391a:	69bb      	ldr	r3, [r7, #24]
 800391c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003920:	2b00      	cmp	r3, #0
 8003922:	d023      	beq.n	800396c <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800392a:	b2db      	uxtb	r3, r3
 800392c:	2b03      	cmp	r3, #3
 800392e:	d011      	beq.n	8003954 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003934:	f043 0204 	orr.w	r2, r3, #4
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800393c:	2300      	movs	r3, #0
 800393e:	617b      	str	r3, [r7, #20]
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	68db      	ldr	r3, [r3, #12]
 8003946:	617b      	str	r3, [r7, #20]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	689b      	ldr	r3, [r3, #8]
 800394e:	617b      	str	r3, [r7, #20]
 8003950:	697b      	ldr	r3, [r7, #20]
 8003952:	e00b      	b.n	800396c <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003954:	2300      	movs	r3, #0
 8003956:	613b      	str	r3, [r7, #16]
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	68db      	ldr	r3, [r3, #12]
 800395e:	613b      	str	r3, [r7, #16]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	689b      	ldr	r3, [r3, #8]
 8003966:	613b      	str	r3, [r7, #16]
 8003968:	693b      	ldr	r3, [r7, #16]
        return;
 800396a:	e080      	b.n	8003a6e <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800396c:	69bb      	ldr	r3, [r7, #24]
 800396e:	f003 0320 	and.w	r3, r3, #32
 8003972:	2b00      	cmp	r3, #0
 8003974:	d014      	beq.n	80039a0 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800397a:	f043 0201 	orr.w	r2, r3, #1
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003982:	2300      	movs	r3, #0
 8003984:	60fb      	str	r3, [r7, #12]
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	689b      	ldr	r3, [r3, #8]
 800398c:	60fb      	str	r3, [r7, #12]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	681a      	ldr	r2, [r3, #0]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800399c:	601a      	str	r2, [r3, #0]
 800399e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80039a0:	69bb      	ldr	r3, [r7, #24]
 80039a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d00c      	beq.n	80039c4 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039ae:	f043 0208 	orr.w	r2, r3, #8
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80039b6:	2300      	movs	r3, #0
 80039b8:	60bb      	str	r3, [r7, #8]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	60bb      	str	r3, [r7, #8]
 80039c2:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d04f      	beq.n	8003a6c <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	685a      	ldr	r2, [r3, #4]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80039da:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2201      	movs	r2, #1
 80039e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80039e4:	69fb      	ldr	r3, [r7, #28]
 80039e6:	f003 0302 	and.w	r3, r3, #2
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d104      	bne.n	80039f8 <HAL_SPI_IRQHandler+0x168>
 80039ee:	69fb      	ldr	r3, [r7, #28]
 80039f0:	f003 0301 	and.w	r3, r3, #1
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d034      	beq.n	8003a62 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	685a      	ldr	r2, [r3, #4]
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f022 0203 	bic.w	r2, r2, #3
 8003a06:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d011      	beq.n	8003a34 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a14:	4a17      	ldr	r2, [pc, #92]	; (8003a74 <HAL_SPI_IRQHandler+0x1e4>)
 8003a16:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	f7fe fd35 	bl	800248c <HAL_DMA_Abort_IT>
 8003a22:	4603      	mov	r3, r0
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d005      	beq.n	8003a34 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a2c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d016      	beq.n	8003a6a <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a40:	4a0c      	ldr	r2, [pc, #48]	; (8003a74 <HAL_SPI_IRQHandler+0x1e4>)
 8003a42:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a48:	4618      	mov	r0, r3
 8003a4a:	f7fe fd1f 	bl	800248c <HAL_DMA_Abort_IT>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d00a      	beq.n	8003a6a <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a58:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8003a60:	e003      	b.n	8003a6a <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003a62:	6878      	ldr	r0, [r7, #4]
 8003a64:	f000 f812 	bl	8003a8c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8003a68:	e000      	b.n	8003a6c <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8003a6a:	bf00      	nop
    return;
 8003a6c:	bf00      	nop
  }
}
 8003a6e:	3720      	adds	r7, #32
 8003a70:	46bd      	mov	sp, r7
 8003a72:	bd80      	pop	{r7, pc}
 8003a74:	08003ba5 	.word	0x08003ba5

08003a78 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	b083      	sub	sp, #12
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8003a80:	bf00      	nop
 8003a82:	370c      	adds	r7, #12
 8003a84:	46bd      	mov	sp, r7
 8003a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8a:	4770      	bx	lr

08003a8c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b083      	sub	sp, #12
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003a94:	bf00      	nop
 8003a96:	370c      	adds	r7, #12
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9e:	4770      	bx	lr

08003aa0 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b086      	sub	sp, #24
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003aac:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003aae:	f7fe faa5 	bl	8001ffc <HAL_GetTick>
 8003ab2:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003abe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ac2:	d03b      	beq.n	8003b3c <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003ac4:	697b      	ldr	r3, [r7, #20]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	685a      	ldr	r2, [r3, #4]
 8003aca:	697b      	ldr	r3, [r7, #20]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f022 0220 	bic.w	r2, r2, #32
 8003ad2:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	685a      	ldr	r2, [r3, #4]
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f022 0202 	bic.w	r2, r2, #2
 8003ae2:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003ae4:	693a      	ldr	r2, [r7, #16]
 8003ae6:	2164      	movs	r1, #100	; 0x64
 8003ae8:	6978      	ldr	r0, [r7, #20]
 8003aea:	f000 f8f7 	bl	8003cdc <SPI_EndRxTxTransaction>
 8003aee:	4603      	mov	r3, r0
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d005      	beq.n	8003b00 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003af8:	f043 0220 	orr.w	r2, r3, #32
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003b00:	697b      	ldr	r3, [r7, #20]
 8003b02:	689b      	ldr	r3, [r3, #8]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d10a      	bne.n	8003b1e <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003b08:	2300      	movs	r3, #0
 8003b0a:	60fb      	str	r3, [r7, #12]
 8003b0c:	697b      	ldr	r3, [r7, #20]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	68db      	ldr	r3, [r3, #12]
 8003b12:	60fb      	str	r3, [r7, #12]
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	689b      	ldr	r3, [r3, #8]
 8003b1a:	60fb      	str	r3, [r7, #12]
 8003b1c:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8003b1e:	697b      	ldr	r3, [r7, #20]
 8003b20:	2200      	movs	r2, #0
 8003b22:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8003b24:	697b      	ldr	r3, [r7, #20]
 8003b26:	2201      	movs	r2, #1
 8003b28:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d003      	beq.n	8003b3c <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003b34:	6978      	ldr	r0, [r7, #20]
 8003b36:	f7ff ffa9 	bl	8003a8c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8003b3a:	e002      	b.n	8003b42 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8003b3c:	6978      	ldr	r0, [r7, #20]
 8003b3e:	f7fe f997 	bl	8001e70 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003b42:	3718      	adds	r7, #24
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bd80      	pop	{r7, pc}

08003b48 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b084      	sub	sp, #16
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b54:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8003b56:	68f8      	ldr	r0, [r7, #12]
 8003b58:	f7ff ff8e 	bl	8003a78 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003b5c:	bf00      	nop
 8003b5e:	3710      	adds	r7, #16
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bd80      	pop	{r7, pc}

08003b64 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b084      	sub	sp, #16
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b70:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	685a      	ldr	r2, [r3, #4]
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f022 0203 	bic.w	r2, r2, #3
 8003b80:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b86:	f043 0210 	orr.w	r2, r3, #16
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	2201      	movs	r2, #1
 8003b92:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003b96:	68f8      	ldr	r0, [r7, #12]
 8003b98:	f7ff ff78 	bl	8003a8c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003b9c:	bf00      	nop
 8003b9e:	3710      	adds	r7, #16
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bd80      	pop	{r7, pc}

08003ba4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b084      	sub	sp, #16
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bb0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003bbe:	68f8      	ldr	r0, [r7, #12]
 8003bc0:	f7ff ff64 	bl	8003a8c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003bc4:	bf00      	nop
 8003bc6:	3710      	adds	r7, #16
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bd80      	pop	{r7, pc}

08003bcc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b088      	sub	sp, #32
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	60f8      	str	r0, [r7, #12]
 8003bd4:	60b9      	str	r1, [r7, #8]
 8003bd6:	603b      	str	r3, [r7, #0]
 8003bd8:	4613      	mov	r3, r2
 8003bda:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003bdc:	f7fe fa0e 	bl	8001ffc <HAL_GetTick>
 8003be0:	4602      	mov	r2, r0
 8003be2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003be4:	1a9b      	subs	r3, r3, r2
 8003be6:	683a      	ldr	r2, [r7, #0]
 8003be8:	4413      	add	r3, r2
 8003bea:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003bec:	f7fe fa06 	bl	8001ffc <HAL_GetTick>
 8003bf0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003bf2:	4b39      	ldr	r3, [pc, #228]	; (8003cd8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	015b      	lsls	r3, r3, #5
 8003bf8:	0d1b      	lsrs	r3, r3, #20
 8003bfa:	69fa      	ldr	r2, [r7, #28]
 8003bfc:	fb02 f303 	mul.w	r3, r2, r3
 8003c00:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003c02:	e054      	b.n	8003cae <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003c0a:	d050      	beq.n	8003cae <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003c0c:	f7fe f9f6 	bl	8001ffc <HAL_GetTick>
 8003c10:	4602      	mov	r2, r0
 8003c12:	69bb      	ldr	r3, [r7, #24]
 8003c14:	1ad3      	subs	r3, r2, r3
 8003c16:	69fa      	ldr	r2, [r7, #28]
 8003c18:	429a      	cmp	r2, r3
 8003c1a:	d902      	bls.n	8003c22 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003c1c:	69fb      	ldr	r3, [r7, #28]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d13d      	bne.n	8003c9e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	685a      	ldr	r2, [r3, #4]
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003c30:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003c3a:	d111      	bne.n	8003c60 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003c44:	d004      	beq.n	8003c50 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	689b      	ldr	r3, [r3, #8]
 8003c4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c4e:	d107      	bne.n	8003c60 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	681a      	ldr	r2, [r3, #0]
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c5e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c64:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c68:	d10f      	bne.n	8003c8a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	681a      	ldr	r2, [r3, #0]
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003c78:	601a      	str	r2, [r3, #0]
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	681a      	ldr	r2, [r3, #0]
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003c88:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	2201      	movs	r2, #1
 8003c8e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	2200      	movs	r2, #0
 8003c96:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003c9a:	2303      	movs	r3, #3
 8003c9c:	e017      	b.n	8003cce <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d101      	bne.n	8003ca8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003ca8:	697b      	ldr	r3, [r7, #20]
 8003caa:	3b01      	subs	r3, #1
 8003cac:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	689a      	ldr	r2, [r3, #8]
 8003cb4:	68bb      	ldr	r3, [r7, #8]
 8003cb6:	4013      	ands	r3, r2
 8003cb8:	68ba      	ldr	r2, [r7, #8]
 8003cba:	429a      	cmp	r2, r3
 8003cbc:	bf0c      	ite	eq
 8003cbe:	2301      	moveq	r3, #1
 8003cc0:	2300      	movne	r3, #0
 8003cc2:	b2db      	uxtb	r3, r3
 8003cc4:	461a      	mov	r2, r3
 8003cc6:	79fb      	ldrb	r3, [r7, #7]
 8003cc8:	429a      	cmp	r2, r3
 8003cca:	d19b      	bne.n	8003c04 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003ccc:	2300      	movs	r3, #0
}
 8003cce:	4618      	mov	r0, r3
 8003cd0:	3720      	adds	r7, #32
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd80      	pop	{r7, pc}
 8003cd6:	bf00      	nop
 8003cd8:	20000000 	.word	0x20000000

08003cdc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b088      	sub	sp, #32
 8003ce0:	af02      	add	r7, sp, #8
 8003ce2:	60f8      	str	r0, [r7, #12]
 8003ce4:	60b9      	str	r1, [r7, #8]
 8003ce6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003ce8:	4b1b      	ldr	r3, [pc, #108]	; (8003d58 <SPI_EndRxTxTransaction+0x7c>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4a1b      	ldr	r2, [pc, #108]	; (8003d5c <SPI_EndRxTxTransaction+0x80>)
 8003cee:	fba2 2303 	umull	r2, r3, r2, r3
 8003cf2:	0d5b      	lsrs	r3, r3, #21
 8003cf4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003cf8:	fb02 f303 	mul.w	r3, r2, r3
 8003cfc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003d06:	d112      	bne.n	8003d2e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	9300      	str	r3, [sp, #0]
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	2200      	movs	r2, #0
 8003d10:	2180      	movs	r1, #128	; 0x80
 8003d12:	68f8      	ldr	r0, [r7, #12]
 8003d14:	f7ff ff5a 	bl	8003bcc <SPI_WaitFlagStateUntilTimeout>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d016      	beq.n	8003d4c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d22:	f043 0220 	orr.w	r2, r3, #32
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003d2a:	2303      	movs	r3, #3
 8003d2c:	e00f      	b.n	8003d4e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003d2e:	697b      	ldr	r3, [r7, #20]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d00a      	beq.n	8003d4a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8003d34:	697b      	ldr	r3, [r7, #20]
 8003d36:	3b01      	subs	r3, #1
 8003d38:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	689b      	ldr	r3, [r3, #8]
 8003d40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d44:	2b80      	cmp	r3, #128	; 0x80
 8003d46:	d0f2      	beq.n	8003d2e <SPI_EndRxTxTransaction+0x52>
 8003d48:	e000      	b.n	8003d4c <SPI_EndRxTxTransaction+0x70>
        break;
 8003d4a:	bf00      	nop
  }

  return HAL_OK;
 8003d4c:	2300      	movs	r3, #0
}
 8003d4e:	4618      	mov	r0, r3
 8003d50:	3718      	adds	r7, #24
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}
 8003d56:	bf00      	nop
 8003d58:	20000000 	.word	0x20000000
 8003d5c:	165e9f81 	.word	0x165e9f81

08003d60 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b082      	sub	sp, #8
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d101      	bne.n	8003d72 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e041      	b.n	8003df6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d78:	b2db      	uxtb	r3, r3
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d106      	bne.n	8003d8c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2200      	movs	r2, #0
 8003d82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003d86:	6878      	ldr	r0, [r7, #4]
 8003d88:	f7fd fd36 	bl	80017f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2202      	movs	r2, #2
 8003d90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681a      	ldr	r2, [r3, #0]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	3304      	adds	r3, #4
 8003d9c:	4619      	mov	r1, r3
 8003d9e:	4610      	mov	r0, r2
 8003da0:	f000 fa10 	bl	80041c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2201      	movs	r2, #1
 8003da8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2201      	movs	r2, #1
 8003db0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2201      	movs	r2, #1
 8003db8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2201      	movs	r2, #1
 8003dc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2201      	movs	r2, #1
 8003dd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2201      	movs	r2, #1
 8003de0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2201      	movs	r2, #1
 8003de8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2201      	movs	r2, #1
 8003df0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003df4:	2300      	movs	r3, #0
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	3708      	adds	r7, #8
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}

08003dfe <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003dfe:	b580      	push	{r7, lr}
 8003e00:	b082      	sub	sp, #8
 8003e02:	af00      	add	r7, sp, #0
 8003e04:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d101      	bne.n	8003e10 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	e041      	b.n	8003e94 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e16:	b2db      	uxtb	r3, r3
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d106      	bne.n	8003e2a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003e24:	6878      	ldr	r0, [r7, #4]
 8003e26:	f000 f839 	bl	8003e9c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2202      	movs	r2, #2
 8003e2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681a      	ldr	r2, [r3, #0]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	3304      	adds	r3, #4
 8003e3a:	4619      	mov	r1, r3
 8003e3c:	4610      	mov	r0, r2
 8003e3e:	f000 f9c1 	bl	80041c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2201      	movs	r2, #1
 8003e46:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2201      	movs	r2, #1
 8003e4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2201      	movs	r2, #1
 8003e56:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2201      	movs	r2, #1
 8003e5e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2201      	movs	r2, #1
 8003e66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2201      	movs	r2, #1
 8003e6e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2201      	movs	r2, #1
 8003e76:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2201      	movs	r2, #1
 8003e7e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2201      	movs	r2, #1
 8003e86:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003e92:	2300      	movs	r3, #0
}
 8003e94:	4618      	mov	r0, r3
 8003e96:	3708      	adds	r7, #8
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	bd80      	pop	{r7, pc}

08003e9c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b083      	sub	sp, #12
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003ea4:	bf00      	nop
 8003ea6:	370c      	adds	r7, #12
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eae:	4770      	bx	lr

08003eb0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b086      	sub	sp, #24
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	60f8      	str	r0, [r7, #12]
 8003eb8:	60b9      	str	r1, [r7, #8]
 8003eba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ec6:	2b01      	cmp	r3, #1
 8003ec8:	d101      	bne.n	8003ece <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003eca:	2302      	movs	r3, #2
 8003ecc:	e0ae      	b.n	800402c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	2201      	movs	r2, #1
 8003ed2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2b0c      	cmp	r3, #12
 8003eda:	f200 809f 	bhi.w	800401c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003ede:	a201      	add	r2, pc, #4	; (adr r2, 8003ee4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003ee0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ee4:	08003f19 	.word	0x08003f19
 8003ee8:	0800401d 	.word	0x0800401d
 8003eec:	0800401d 	.word	0x0800401d
 8003ef0:	0800401d 	.word	0x0800401d
 8003ef4:	08003f59 	.word	0x08003f59
 8003ef8:	0800401d 	.word	0x0800401d
 8003efc:	0800401d 	.word	0x0800401d
 8003f00:	0800401d 	.word	0x0800401d
 8003f04:	08003f9b 	.word	0x08003f9b
 8003f08:	0800401d 	.word	0x0800401d
 8003f0c:	0800401d 	.word	0x0800401d
 8003f10:	0800401d 	.word	0x0800401d
 8003f14:	08003fdb 	.word	0x08003fdb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	68b9      	ldr	r1, [r7, #8]
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f000 f9d0 	bl	80042c4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	699a      	ldr	r2, [r3, #24]
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f042 0208 	orr.w	r2, r2, #8
 8003f32:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	699a      	ldr	r2, [r3, #24]
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f022 0204 	bic.w	r2, r2, #4
 8003f42:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	6999      	ldr	r1, [r3, #24]
 8003f4a:	68bb      	ldr	r3, [r7, #8]
 8003f4c:	691a      	ldr	r2, [r3, #16]
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	430a      	orrs	r2, r1
 8003f54:	619a      	str	r2, [r3, #24]
      break;
 8003f56:	e064      	b.n	8004022 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	68b9      	ldr	r1, [r7, #8]
 8003f5e:	4618      	mov	r0, r3
 8003f60:	f000 fa16 	bl	8004390 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	699a      	ldr	r2, [r3, #24]
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003f72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	699a      	ldr	r2, [r3, #24]
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	6999      	ldr	r1, [r3, #24]
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	691b      	ldr	r3, [r3, #16]
 8003f8e:	021a      	lsls	r2, r3, #8
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	430a      	orrs	r2, r1
 8003f96:	619a      	str	r2, [r3, #24]
      break;
 8003f98:	e043      	b.n	8004022 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	68b9      	ldr	r1, [r7, #8]
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	f000 fa61 	bl	8004468 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	69da      	ldr	r2, [r3, #28]
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f042 0208 	orr.w	r2, r2, #8
 8003fb4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	69da      	ldr	r2, [r3, #28]
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f022 0204 	bic.w	r2, r2, #4
 8003fc4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	69d9      	ldr	r1, [r3, #28]
 8003fcc:	68bb      	ldr	r3, [r7, #8]
 8003fce:	691a      	ldr	r2, [r3, #16]
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	430a      	orrs	r2, r1
 8003fd6:	61da      	str	r2, [r3, #28]
      break;
 8003fd8:	e023      	b.n	8004022 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	68b9      	ldr	r1, [r7, #8]
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	f000 faab 	bl	800453c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	69da      	ldr	r2, [r3, #28]
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003ff4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	69da      	ldr	r2, [r3, #28]
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004004:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	69d9      	ldr	r1, [r3, #28]
 800400c:	68bb      	ldr	r3, [r7, #8]
 800400e:	691b      	ldr	r3, [r3, #16]
 8004010:	021a      	lsls	r2, r3, #8
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	430a      	orrs	r2, r1
 8004018:	61da      	str	r2, [r3, #28]
      break;
 800401a:	e002      	b.n	8004022 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800401c:	2301      	movs	r3, #1
 800401e:	75fb      	strb	r3, [r7, #23]
      break;
 8004020:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	2200      	movs	r2, #0
 8004026:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800402a:	7dfb      	ldrb	r3, [r7, #23]
}
 800402c:	4618      	mov	r0, r3
 800402e:	3718      	adds	r7, #24
 8004030:	46bd      	mov	sp, r7
 8004032:	bd80      	pop	{r7, pc}

08004034 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b084      	sub	sp, #16
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
 800403c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800403e:	2300      	movs	r3, #0
 8004040:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004048:	2b01      	cmp	r3, #1
 800404a:	d101      	bne.n	8004050 <HAL_TIM_ConfigClockSource+0x1c>
 800404c:	2302      	movs	r3, #2
 800404e:	e0b4      	b.n	80041ba <HAL_TIM_ConfigClockSource+0x186>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2201      	movs	r2, #1
 8004054:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2202      	movs	r2, #2
 800405c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800406e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004076:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	68ba      	ldr	r2, [r7, #8]
 800407e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004088:	d03e      	beq.n	8004108 <HAL_TIM_ConfigClockSource+0xd4>
 800408a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800408e:	f200 8087 	bhi.w	80041a0 <HAL_TIM_ConfigClockSource+0x16c>
 8004092:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004096:	f000 8086 	beq.w	80041a6 <HAL_TIM_ConfigClockSource+0x172>
 800409a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800409e:	d87f      	bhi.n	80041a0 <HAL_TIM_ConfigClockSource+0x16c>
 80040a0:	2b70      	cmp	r3, #112	; 0x70
 80040a2:	d01a      	beq.n	80040da <HAL_TIM_ConfigClockSource+0xa6>
 80040a4:	2b70      	cmp	r3, #112	; 0x70
 80040a6:	d87b      	bhi.n	80041a0 <HAL_TIM_ConfigClockSource+0x16c>
 80040a8:	2b60      	cmp	r3, #96	; 0x60
 80040aa:	d050      	beq.n	800414e <HAL_TIM_ConfigClockSource+0x11a>
 80040ac:	2b60      	cmp	r3, #96	; 0x60
 80040ae:	d877      	bhi.n	80041a0 <HAL_TIM_ConfigClockSource+0x16c>
 80040b0:	2b50      	cmp	r3, #80	; 0x50
 80040b2:	d03c      	beq.n	800412e <HAL_TIM_ConfigClockSource+0xfa>
 80040b4:	2b50      	cmp	r3, #80	; 0x50
 80040b6:	d873      	bhi.n	80041a0 <HAL_TIM_ConfigClockSource+0x16c>
 80040b8:	2b40      	cmp	r3, #64	; 0x40
 80040ba:	d058      	beq.n	800416e <HAL_TIM_ConfigClockSource+0x13a>
 80040bc:	2b40      	cmp	r3, #64	; 0x40
 80040be:	d86f      	bhi.n	80041a0 <HAL_TIM_ConfigClockSource+0x16c>
 80040c0:	2b30      	cmp	r3, #48	; 0x30
 80040c2:	d064      	beq.n	800418e <HAL_TIM_ConfigClockSource+0x15a>
 80040c4:	2b30      	cmp	r3, #48	; 0x30
 80040c6:	d86b      	bhi.n	80041a0 <HAL_TIM_ConfigClockSource+0x16c>
 80040c8:	2b20      	cmp	r3, #32
 80040ca:	d060      	beq.n	800418e <HAL_TIM_ConfigClockSource+0x15a>
 80040cc:	2b20      	cmp	r3, #32
 80040ce:	d867      	bhi.n	80041a0 <HAL_TIM_ConfigClockSource+0x16c>
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d05c      	beq.n	800418e <HAL_TIM_ConfigClockSource+0x15a>
 80040d4:	2b10      	cmp	r3, #16
 80040d6:	d05a      	beq.n	800418e <HAL_TIM_ConfigClockSource+0x15a>
 80040d8:	e062      	b.n	80041a0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6818      	ldr	r0, [r3, #0]
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	6899      	ldr	r1, [r3, #8]
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	685a      	ldr	r2, [r3, #4]
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	68db      	ldr	r3, [r3, #12]
 80040ea:	f000 faf1 	bl	80046d0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80040f6:	68bb      	ldr	r3, [r7, #8]
 80040f8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80040fc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	68ba      	ldr	r2, [r7, #8]
 8004104:	609a      	str	r2, [r3, #8]
      break;
 8004106:	e04f      	b.n	80041a8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6818      	ldr	r0, [r3, #0]
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	6899      	ldr	r1, [r3, #8]
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	685a      	ldr	r2, [r3, #4]
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	68db      	ldr	r3, [r3, #12]
 8004118:	f000 fada 	bl	80046d0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	689a      	ldr	r2, [r3, #8]
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800412a:	609a      	str	r2, [r3, #8]
      break;
 800412c:	e03c      	b.n	80041a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6818      	ldr	r0, [r3, #0]
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	6859      	ldr	r1, [r3, #4]
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	68db      	ldr	r3, [r3, #12]
 800413a:	461a      	mov	r2, r3
 800413c:	f000 fa4e 	bl	80045dc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	2150      	movs	r1, #80	; 0x50
 8004146:	4618      	mov	r0, r3
 8004148:	f000 faa7 	bl	800469a <TIM_ITRx_SetConfig>
      break;
 800414c:	e02c      	b.n	80041a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6818      	ldr	r0, [r3, #0]
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	6859      	ldr	r1, [r3, #4]
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	68db      	ldr	r3, [r3, #12]
 800415a:	461a      	mov	r2, r3
 800415c:	f000 fa6d 	bl	800463a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	2160      	movs	r1, #96	; 0x60
 8004166:	4618      	mov	r0, r3
 8004168:	f000 fa97 	bl	800469a <TIM_ITRx_SetConfig>
      break;
 800416c:	e01c      	b.n	80041a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6818      	ldr	r0, [r3, #0]
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	6859      	ldr	r1, [r3, #4]
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	68db      	ldr	r3, [r3, #12]
 800417a:	461a      	mov	r2, r3
 800417c:	f000 fa2e 	bl	80045dc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	2140      	movs	r1, #64	; 0x40
 8004186:	4618      	mov	r0, r3
 8004188:	f000 fa87 	bl	800469a <TIM_ITRx_SetConfig>
      break;
 800418c:	e00c      	b.n	80041a8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681a      	ldr	r2, [r3, #0]
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4619      	mov	r1, r3
 8004198:	4610      	mov	r0, r2
 800419a:	f000 fa7e 	bl	800469a <TIM_ITRx_SetConfig>
      break;
 800419e:	e003      	b.n	80041a8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80041a0:	2301      	movs	r3, #1
 80041a2:	73fb      	strb	r3, [r7, #15]
      break;
 80041a4:	e000      	b.n	80041a8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80041a6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2201      	movs	r2, #1
 80041ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2200      	movs	r2, #0
 80041b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80041b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80041ba:	4618      	mov	r0, r3
 80041bc:	3710      	adds	r7, #16
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd80      	pop	{r7, pc}
	...

080041c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80041c4:	b480      	push	{r7}
 80041c6:	b085      	sub	sp, #20
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
 80041cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	4a34      	ldr	r2, [pc, #208]	; (80042a8 <TIM_Base_SetConfig+0xe4>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d00f      	beq.n	80041fc <TIM_Base_SetConfig+0x38>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041e2:	d00b      	beq.n	80041fc <TIM_Base_SetConfig+0x38>
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	4a31      	ldr	r2, [pc, #196]	; (80042ac <TIM_Base_SetConfig+0xe8>)
 80041e8:	4293      	cmp	r3, r2
 80041ea:	d007      	beq.n	80041fc <TIM_Base_SetConfig+0x38>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	4a30      	ldr	r2, [pc, #192]	; (80042b0 <TIM_Base_SetConfig+0xec>)
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d003      	beq.n	80041fc <TIM_Base_SetConfig+0x38>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	4a2f      	ldr	r2, [pc, #188]	; (80042b4 <TIM_Base_SetConfig+0xf0>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d108      	bne.n	800420e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004202:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	685b      	ldr	r3, [r3, #4]
 8004208:	68fa      	ldr	r2, [r7, #12]
 800420a:	4313      	orrs	r3, r2
 800420c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	4a25      	ldr	r2, [pc, #148]	; (80042a8 <TIM_Base_SetConfig+0xe4>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d01b      	beq.n	800424e <TIM_Base_SetConfig+0x8a>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800421c:	d017      	beq.n	800424e <TIM_Base_SetConfig+0x8a>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	4a22      	ldr	r2, [pc, #136]	; (80042ac <TIM_Base_SetConfig+0xe8>)
 8004222:	4293      	cmp	r3, r2
 8004224:	d013      	beq.n	800424e <TIM_Base_SetConfig+0x8a>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	4a21      	ldr	r2, [pc, #132]	; (80042b0 <TIM_Base_SetConfig+0xec>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d00f      	beq.n	800424e <TIM_Base_SetConfig+0x8a>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	4a20      	ldr	r2, [pc, #128]	; (80042b4 <TIM_Base_SetConfig+0xf0>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d00b      	beq.n	800424e <TIM_Base_SetConfig+0x8a>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	4a1f      	ldr	r2, [pc, #124]	; (80042b8 <TIM_Base_SetConfig+0xf4>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d007      	beq.n	800424e <TIM_Base_SetConfig+0x8a>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	4a1e      	ldr	r2, [pc, #120]	; (80042bc <TIM_Base_SetConfig+0xf8>)
 8004242:	4293      	cmp	r3, r2
 8004244:	d003      	beq.n	800424e <TIM_Base_SetConfig+0x8a>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	4a1d      	ldr	r2, [pc, #116]	; (80042c0 <TIM_Base_SetConfig+0xfc>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d108      	bne.n	8004260 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004254:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	68db      	ldr	r3, [r3, #12]
 800425a:	68fa      	ldr	r2, [r7, #12]
 800425c:	4313      	orrs	r3, r2
 800425e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	695b      	ldr	r3, [r3, #20]
 800426a:	4313      	orrs	r3, r2
 800426c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	68fa      	ldr	r2, [r7, #12]
 8004272:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	689a      	ldr	r2, [r3, #8]
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	681a      	ldr	r2, [r3, #0]
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	4a08      	ldr	r2, [pc, #32]	; (80042a8 <TIM_Base_SetConfig+0xe4>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d103      	bne.n	8004294 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	691a      	ldr	r2, [r3, #16]
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2201      	movs	r2, #1
 8004298:	615a      	str	r2, [r3, #20]
}
 800429a:	bf00      	nop
 800429c:	3714      	adds	r7, #20
 800429e:	46bd      	mov	sp, r7
 80042a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a4:	4770      	bx	lr
 80042a6:	bf00      	nop
 80042a8:	40010000 	.word	0x40010000
 80042ac:	40000400 	.word	0x40000400
 80042b0:	40000800 	.word	0x40000800
 80042b4:	40000c00 	.word	0x40000c00
 80042b8:	40014000 	.word	0x40014000
 80042bc:	40014400 	.word	0x40014400
 80042c0:	40014800 	.word	0x40014800

080042c4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80042c4:	b480      	push	{r7}
 80042c6:	b087      	sub	sp, #28
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
 80042cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6a1b      	ldr	r3, [r3, #32]
 80042d2:	f023 0201 	bic.w	r2, r3, #1
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6a1b      	ldr	r3, [r3, #32]
 80042de:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	699b      	ldr	r3, [r3, #24]
 80042ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	f023 0303 	bic.w	r3, r3, #3
 80042fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	68fa      	ldr	r2, [r7, #12]
 8004302:	4313      	orrs	r3, r2
 8004304:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004306:	697b      	ldr	r3, [r7, #20]
 8004308:	f023 0302 	bic.w	r3, r3, #2
 800430c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	689b      	ldr	r3, [r3, #8]
 8004312:	697a      	ldr	r2, [r7, #20]
 8004314:	4313      	orrs	r3, r2
 8004316:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	4a1c      	ldr	r2, [pc, #112]	; (800438c <TIM_OC1_SetConfig+0xc8>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d10c      	bne.n	800433a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004320:	697b      	ldr	r3, [r7, #20]
 8004322:	f023 0308 	bic.w	r3, r3, #8
 8004326:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	68db      	ldr	r3, [r3, #12]
 800432c:	697a      	ldr	r2, [r7, #20]
 800432e:	4313      	orrs	r3, r2
 8004330:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004332:	697b      	ldr	r3, [r7, #20]
 8004334:	f023 0304 	bic.w	r3, r3, #4
 8004338:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	4a13      	ldr	r2, [pc, #76]	; (800438c <TIM_OC1_SetConfig+0xc8>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d111      	bne.n	8004366 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004342:	693b      	ldr	r3, [r7, #16]
 8004344:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004348:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004350:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	695b      	ldr	r3, [r3, #20]
 8004356:	693a      	ldr	r2, [r7, #16]
 8004358:	4313      	orrs	r3, r2
 800435a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	699b      	ldr	r3, [r3, #24]
 8004360:	693a      	ldr	r2, [r7, #16]
 8004362:	4313      	orrs	r3, r2
 8004364:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	693a      	ldr	r2, [r7, #16]
 800436a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	68fa      	ldr	r2, [r7, #12]
 8004370:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	685a      	ldr	r2, [r3, #4]
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	697a      	ldr	r2, [r7, #20]
 800437e:	621a      	str	r2, [r3, #32]
}
 8004380:	bf00      	nop
 8004382:	371c      	adds	r7, #28
 8004384:	46bd      	mov	sp, r7
 8004386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438a:	4770      	bx	lr
 800438c:	40010000 	.word	0x40010000

08004390 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004390:	b480      	push	{r7}
 8004392:	b087      	sub	sp, #28
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
 8004398:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6a1b      	ldr	r3, [r3, #32]
 800439e:	f023 0210 	bic.w	r2, r3, #16
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6a1b      	ldr	r3, [r3, #32]
 80043aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	699b      	ldr	r3, [r3, #24]
 80043b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80043be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	021b      	lsls	r3, r3, #8
 80043ce:	68fa      	ldr	r2, [r7, #12]
 80043d0:	4313      	orrs	r3, r2
 80043d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80043d4:	697b      	ldr	r3, [r7, #20]
 80043d6:	f023 0320 	bic.w	r3, r3, #32
 80043da:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	689b      	ldr	r3, [r3, #8]
 80043e0:	011b      	lsls	r3, r3, #4
 80043e2:	697a      	ldr	r2, [r7, #20]
 80043e4:	4313      	orrs	r3, r2
 80043e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	4a1e      	ldr	r2, [pc, #120]	; (8004464 <TIM_OC2_SetConfig+0xd4>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d10d      	bne.n	800440c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80043f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	68db      	ldr	r3, [r3, #12]
 80043fc:	011b      	lsls	r3, r3, #4
 80043fe:	697a      	ldr	r2, [r7, #20]
 8004400:	4313      	orrs	r3, r2
 8004402:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004404:	697b      	ldr	r3, [r7, #20]
 8004406:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800440a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	4a15      	ldr	r2, [pc, #84]	; (8004464 <TIM_OC2_SetConfig+0xd4>)
 8004410:	4293      	cmp	r3, r2
 8004412:	d113      	bne.n	800443c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004414:	693b      	ldr	r3, [r7, #16]
 8004416:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800441a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800441c:	693b      	ldr	r3, [r7, #16]
 800441e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004422:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	695b      	ldr	r3, [r3, #20]
 8004428:	009b      	lsls	r3, r3, #2
 800442a:	693a      	ldr	r2, [r7, #16]
 800442c:	4313      	orrs	r3, r2
 800442e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	699b      	ldr	r3, [r3, #24]
 8004434:	009b      	lsls	r3, r3, #2
 8004436:	693a      	ldr	r2, [r7, #16]
 8004438:	4313      	orrs	r3, r2
 800443a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	693a      	ldr	r2, [r7, #16]
 8004440:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	68fa      	ldr	r2, [r7, #12]
 8004446:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	685a      	ldr	r2, [r3, #4]
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	697a      	ldr	r2, [r7, #20]
 8004454:	621a      	str	r2, [r3, #32]
}
 8004456:	bf00      	nop
 8004458:	371c      	adds	r7, #28
 800445a:	46bd      	mov	sp, r7
 800445c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004460:	4770      	bx	lr
 8004462:	bf00      	nop
 8004464:	40010000 	.word	0x40010000

08004468 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004468:	b480      	push	{r7}
 800446a:	b087      	sub	sp, #28
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
 8004470:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6a1b      	ldr	r3, [r3, #32]
 8004476:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6a1b      	ldr	r3, [r3, #32]
 8004482:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	69db      	ldr	r3, [r3, #28]
 800448e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004496:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	f023 0303 	bic.w	r3, r3, #3
 800449e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	68fa      	ldr	r2, [r7, #12]
 80044a6:	4313      	orrs	r3, r2
 80044a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80044aa:	697b      	ldr	r3, [r7, #20]
 80044ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80044b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	021b      	lsls	r3, r3, #8
 80044b8:	697a      	ldr	r2, [r7, #20]
 80044ba:	4313      	orrs	r3, r2
 80044bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	4a1d      	ldr	r2, [pc, #116]	; (8004538 <TIM_OC3_SetConfig+0xd0>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d10d      	bne.n	80044e2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80044cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	68db      	ldr	r3, [r3, #12]
 80044d2:	021b      	lsls	r3, r3, #8
 80044d4:	697a      	ldr	r2, [r7, #20]
 80044d6:	4313      	orrs	r3, r2
 80044d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80044e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	4a14      	ldr	r2, [pc, #80]	; (8004538 <TIM_OC3_SetConfig+0xd0>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d113      	bne.n	8004512 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80044f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80044f2:	693b      	ldr	r3, [r7, #16]
 80044f4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80044f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	695b      	ldr	r3, [r3, #20]
 80044fe:	011b      	lsls	r3, r3, #4
 8004500:	693a      	ldr	r2, [r7, #16]
 8004502:	4313      	orrs	r3, r2
 8004504:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	699b      	ldr	r3, [r3, #24]
 800450a:	011b      	lsls	r3, r3, #4
 800450c:	693a      	ldr	r2, [r7, #16]
 800450e:	4313      	orrs	r3, r2
 8004510:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	693a      	ldr	r2, [r7, #16]
 8004516:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	68fa      	ldr	r2, [r7, #12]
 800451c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	685a      	ldr	r2, [r3, #4]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	697a      	ldr	r2, [r7, #20]
 800452a:	621a      	str	r2, [r3, #32]
}
 800452c:	bf00      	nop
 800452e:	371c      	adds	r7, #28
 8004530:	46bd      	mov	sp, r7
 8004532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004536:	4770      	bx	lr
 8004538:	40010000 	.word	0x40010000

0800453c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800453c:	b480      	push	{r7}
 800453e:	b087      	sub	sp, #28
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
 8004544:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6a1b      	ldr	r3, [r3, #32]
 800454a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6a1b      	ldr	r3, [r3, #32]
 8004556:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	69db      	ldr	r3, [r3, #28]
 8004562:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800456a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004572:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	021b      	lsls	r3, r3, #8
 800457a:	68fa      	ldr	r2, [r7, #12]
 800457c:	4313      	orrs	r3, r2
 800457e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004580:	693b      	ldr	r3, [r7, #16]
 8004582:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004586:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	689b      	ldr	r3, [r3, #8]
 800458c:	031b      	lsls	r3, r3, #12
 800458e:	693a      	ldr	r2, [r7, #16]
 8004590:	4313      	orrs	r3, r2
 8004592:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	4a10      	ldr	r2, [pc, #64]	; (80045d8 <TIM_OC4_SetConfig+0x9c>)
 8004598:	4293      	cmp	r3, r2
 800459a:	d109      	bne.n	80045b0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800459c:	697b      	ldr	r3, [r7, #20]
 800459e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80045a2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	695b      	ldr	r3, [r3, #20]
 80045a8:	019b      	lsls	r3, r3, #6
 80045aa:	697a      	ldr	r2, [r7, #20]
 80045ac:	4313      	orrs	r3, r2
 80045ae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	697a      	ldr	r2, [r7, #20]
 80045b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	68fa      	ldr	r2, [r7, #12]
 80045ba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	685a      	ldr	r2, [r3, #4]
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	693a      	ldr	r2, [r7, #16]
 80045c8:	621a      	str	r2, [r3, #32]
}
 80045ca:	bf00      	nop
 80045cc:	371c      	adds	r7, #28
 80045ce:	46bd      	mov	sp, r7
 80045d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d4:	4770      	bx	lr
 80045d6:	bf00      	nop
 80045d8:	40010000 	.word	0x40010000

080045dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045dc:	b480      	push	{r7}
 80045de:	b087      	sub	sp, #28
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	60f8      	str	r0, [r7, #12]
 80045e4:	60b9      	str	r1, [r7, #8]
 80045e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	6a1b      	ldr	r3, [r3, #32]
 80045ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	6a1b      	ldr	r3, [r3, #32]
 80045f2:	f023 0201 	bic.w	r2, r3, #1
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	699b      	ldr	r3, [r3, #24]
 80045fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004600:	693b      	ldr	r3, [r7, #16]
 8004602:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004606:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	011b      	lsls	r3, r3, #4
 800460c:	693a      	ldr	r2, [r7, #16]
 800460e:	4313      	orrs	r3, r2
 8004610:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004612:	697b      	ldr	r3, [r7, #20]
 8004614:	f023 030a 	bic.w	r3, r3, #10
 8004618:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800461a:	697a      	ldr	r2, [r7, #20]
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	4313      	orrs	r3, r2
 8004620:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	693a      	ldr	r2, [r7, #16]
 8004626:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	697a      	ldr	r2, [r7, #20]
 800462c:	621a      	str	r2, [r3, #32]
}
 800462e:	bf00      	nop
 8004630:	371c      	adds	r7, #28
 8004632:	46bd      	mov	sp, r7
 8004634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004638:	4770      	bx	lr

0800463a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800463a:	b480      	push	{r7}
 800463c:	b087      	sub	sp, #28
 800463e:	af00      	add	r7, sp, #0
 8004640:	60f8      	str	r0, [r7, #12]
 8004642:	60b9      	str	r1, [r7, #8]
 8004644:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	6a1b      	ldr	r3, [r3, #32]
 800464a:	f023 0210 	bic.w	r2, r3, #16
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	699b      	ldr	r3, [r3, #24]
 8004656:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	6a1b      	ldr	r3, [r3, #32]
 800465c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004664:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	031b      	lsls	r3, r3, #12
 800466a:	697a      	ldr	r2, [r7, #20]
 800466c:	4313      	orrs	r3, r2
 800466e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004670:	693b      	ldr	r3, [r7, #16]
 8004672:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004676:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	011b      	lsls	r3, r3, #4
 800467c:	693a      	ldr	r2, [r7, #16]
 800467e:	4313      	orrs	r3, r2
 8004680:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	697a      	ldr	r2, [r7, #20]
 8004686:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	693a      	ldr	r2, [r7, #16]
 800468c:	621a      	str	r2, [r3, #32]
}
 800468e:	bf00      	nop
 8004690:	371c      	adds	r7, #28
 8004692:	46bd      	mov	sp, r7
 8004694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004698:	4770      	bx	lr

0800469a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800469a:	b480      	push	{r7}
 800469c:	b085      	sub	sp, #20
 800469e:	af00      	add	r7, sp, #0
 80046a0:	6078      	str	r0, [r7, #4]
 80046a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	689b      	ldr	r3, [r3, #8]
 80046a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046b0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80046b2:	683a      	ldr	r2, [r7, #0]
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	4313      	orrs	r3, r2
 80046b8:	f043 0307 	orr.w	r3, r3, #7
 80046bc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	68fa      	ldr	r2, [r7, #12]
 80046c2:	609a      	str	r2, [r3, #8]
}
 80046c4:	bf00      	nop
 80046c6:	3714      	adds	r7, #20
 80046c8:	46bd      	mov	sp, r7
 80046ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ce:	4770      	bx	lr

080046d0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80046d0:	b480      	push	{r7}
 80046d2:	b087      	sub	sp, #28
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	60f8      	str	r0, [r7, #12]
 80046d8:	60b9      	str	r1, [r7, #8]
 80046da:	607a      	str	r2, [r7, #4]
 80046dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	689b      	ldr	r3, [r3, #8]
 80046e2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80046ea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	021a      	lsls	r2, r3, #8
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	431a      	orrs	r2, r3
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	4313      	orrs	r3, r2
 80046f8:	697a      	ldr	r2, [r7, #20]
 80046fa:	4313      	orrs	r3, r2
 80046fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	697a      	ldr	r2, [r7, #20]
 8004702:	609a      	str	r2, [r3, #8]
}
 8004704:	bf00      	nop
 8004706:	371c      	adds	r7, #28
 8004708:	46bd      	mov	sp, r7
 800470a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470e:	4770      	bx	lr

08004710 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004710:	b480      	push	{r7}
 8004712:	b085      	sub	sp, #20
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
 8004718:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004720:	2b01      	cmp	r3, #1
 8004722:	d101      	bne.n	8004728 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004724:	2302      	movs	r3, #2
 8004726:	e050      	b.n	80047ca <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2201      	movs	r2, #1
 800472c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2202      	movs	r2, #2
 8004734:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	685b      	ldr	r3, [r3, #4]
 800473e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	689b      	ldr	r3, [r3, #8]
 8004746:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800474e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	68fa      	ldr	r2, [r7, #12]
 8004756:	4313      	orrs	r3, r2
 8004758:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	68fa      	ldr	r2, [r7, #12]
 8004760:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4a1c      	ldr	r2, [pc, #112]	; (80047d8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004768:	4293      	cmp	r3, r2
 800476a:	d018      	beq.n	800479e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004774:	d013      	beq.n	800479e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a18      	ldr	r2, [pc, #96]	; (80047dc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d00e      	beq.n	800479e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a16      	ldr	r2, [pc, #88]	; (80047e0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d009      	beq.n	800479e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a15      	ldr	r2, [pc, #84]	; (80047e4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d004      	beq.n	800479e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4a13      	ldr	r2, [pc, #76]	; (80047e8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d10c      	bne.n	80047b8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80047a4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	68ba      	ldr	r2, [r7, #8]
 80047ac:	4313      	orrs	r3, r2
 80047ae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	68ba      	ldr	r2, [r7, #8]
 80047b6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2201      	movs	r2, #1
 80047bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2200      	movs	r2, #0
 80047c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80047c8:	2300      	movs	r3, #0
}
 80047ca:	4618      	mov	r0, r3
 80047cc:	3714      	adds	r7, #20
 80047ce:	46bd      	mov	sp, r7
 80047d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d4:	4770      	bx	lr
 80047d6:	bf00      	nop
 80047d8:	40010000 	.word	0x40010000
 80047dc:	40000400 	.word	0x40000400
 80047e0:	40000800 	.word	0x40000800
 80047e4:	40000c00 	.word	0x40000c00
 80047e8:	40014000 	.word	0x40014000

080047ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	b082      	sub	sp, #8
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d101      	bne.n	80047fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	e03f      	b.n	800487e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004804:	b2db      	uxtb	r3, r3
 8004806:	2b00      	cmp	r3, #0
 8004808:	d106      	bne.n	8004818 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2200      	movs	r2, #0
 800480e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004812:	6878      	ldr	r0, [r7, #4]
 8004814:	f7fd f8c0 	bl	8001998 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2224      	movs	r2, #36	; 0x24
 800481c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	68da      	ldr	r2, [r3, #12]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800482e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004830:	6878      	ldr	r0, [r7, #4]
 8004832:	f000 f829 	bl	8004888 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	691a      	ldr	r2, [r3, #16]
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004844:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	695a      	ldr	r2, [r3, #20]
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004854:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	68da      	ldr	r2, [r3, #12]
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004864:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2200      	movs	r2, #0
 800486a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2220      	movs	r2, #32
 8004870:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2220      	movs	r2, #32
 8004878:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800487c:	2300      	movs	r3, #0
}
 800487e:	4618      	mov	r0, r3
 8004880:	3708      	adds	r7, #8
 8004882:	46bd      	mov	sp, r7
 8004884:	bd80      	pop	{r7, pc}
	...

08004888 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004888:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800488c:	b0c0      	sub	sp, #256	; 0x100
 800488e:	af00      	add	r7, sp, #0
 8004890:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004894:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	691b      	ldr	r3, [r3, #16]
 800489c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80048a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048a4:	68d9      	ldr	r1, [r3, #12]
 80048a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048aa:	681a      	ldr	r2, [r3, #0]
 80048ac:	ea40 0301 	orr.w	r3, r0, r1
 80048b0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80048b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048b6:	689a      	ldr	r2, [r3, #8]
 80048b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048bc:	691b      	ldr	r3, [r3, #16]
 80048be:	431a      	orrs	r2, r3
 80048c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048c4:	695b      	ldr	r3, [r3, #20]
 80048c6:	431a      	orrs	r2, r3
 80048c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048cc:	69db      	ldr	r3, [r3, #28]
 80048ce:	4313      	orrs	r3, r2
 80048d0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80048d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	68db      	ldr	r3, [r3, #12]
 80048dc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80048e0:	f021 010c 	bic.w	r1, r1, #12
 80048e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048e8:	681a      	ldr	r2, [r3, #0]
 80048ea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80048ee:	430b      	orrs	r3, r1
 80048f0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80048f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	695b      	ldr	r3, [r3, #20]
 80048fa:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80048fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004902:	6999      	ldr	r1, [r3, #24]
 8004904:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004908:	681a      	ldr	r2, [r3, #0]
 800490a:	ea40 0301 	orr.w	r3, r0, r1
 800490e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004910:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	4b8f      	ldr	r3, [pc, #572]	; (8004b54 <UART_SetConfig+0x2cc>)
 8004918:	429a      	cmp	r2, r3
 800491a:	d005      	beq.n	8004928 <UART_SetConfig+0xa0>
 800491c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004920:	681a      	ldr	r2, [r3, #0]
 8004922:	4b8d      	ldr	r3, [pc, #564]	; (8004b58 <UART_SetConfig+0x2d0>)
 8004924:	429a      	cmp	r2, r3
 8004926:	d104      	bne.n	8004932 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004928:	f7fe fe5e 	bl	80035e8 <HAL_RCC_GetPCLK2Freq>
 800492c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004930:	e003      	b.n	800493a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004932:	f7fe fe45 	bl	80035c0 <HAL_RCC_GetPCLK1Freq>
 8004936:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800493a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800493e:	69db      	ldr	r3, [r3, #28]
 8004940:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004944:	f040 810c 	bne.w	8004b60 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004948:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800494c:	2200      	movs	r2, #0
 800494e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004952:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004956:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800495a:	4622      	mov	r2, r4
 800495c:	462b      	mov	r3, r5
 800495e:	1891      	adds	r1, r2, r2
 8004960:	65b9      	str	r1, [r7, #88]	; 0x58
 8004962:	415b      	adcs	r3, r3
 8004964:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004966:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800496a:	4621      	mov	r1, r4
 800496c:	eb12 0801 	adds.w	r8, r2, r1
 8004970:	4629      	mov	r1, r5
 8004972:	eb43 0901 	adc.w	r9, r3, r1
 8004976:	f04f 0200 	mov.w	r2, #0
 800497a:	f04f 0300 	mov.w	r3, #0
 800497e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004982:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004986:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800498a:	4690      	mov	r8, r2
 800498c:	4699      	mov	r9, r3
 800498e:	4623      	mov	r3, r4
 8004990:	eb18 0303 	adds.w	r3, r8, r3
 8004994:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004998:	462b      	mov	r3, r5
 800499a:	eb49 0303 	adc.w	r3, r9, r3
 800499e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80049a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	2200      	movs	r2, #0
 80049aa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80049ae:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80049b2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80049b6:	460b      	mov	r3, r1
 80049b8:	18db      	adds	r3, r3, r3
 80049ba:	653b      	str	r3, [r7, #80]	; 0x50
 80049bc:	4613      	mov	r3, r2
 80049be:	eb42 0303 	adc.w	r3, r2, r3
 80049c2:	657b      	str	r3, [r7, #84]	; 0x54
 80049c4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80049c8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80049cc:	f7fb fc58 	bl	8000280 <__aeabi_uldivmod>
 80049d0:	4602      	mov	r2, r0
 80049d2:	460b      	mov	r3, r1
 80049d4:	4b61      	ldr	r3, [pc, #388]	; (8004b5c <UART_SetConfig+0x2d4>)
 80049d6:	fba3 2302 	umull	r2, r3, r3, r2
 80049da:	095b      	lsrs	r3, r3, #5
 80049dc:	011c      	lsls	r4, r3, #4
 80049de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80049e2:	2200      	movs	r2, #0
 80049e4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80049e8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80049ec:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80049f0:	4642      	mov	r2, r8
 80049f2:	464b      	mov	r3, r9
 80049f4:	1891      	adds	r1, r2, r2
 80049f6:	64b9      	str	r1, [r7, #72]	; 0x48
 80049f8:	415b      	adcs	r3, r3
 80049fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80049fc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004a00:	4641      	mov	r1, r8
 8004a02:	eb12 0a01 	adds.w	sl, r2, r1
 8004a06:	4649      	mov	r1, r9
 8004a08:	eb43 0b01 	adc.w	fp, r3, r1
 8004a0c:	f04f 0200 	mov.w	r2, #0
 8004a10:	f04f 0300 	mov.w	r3, #0
 8004a14:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004a18:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004a1c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004a20:	4692      	mov	sl, r2
 8004a22:	469b      	mov	fp, r3
 8004a24:	4643      	mov	r3, r8
 8004a26:	eb1a 0303 	adds.w	r3, sl, r3
 8004a2a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004a2e:	464b      	mov	r3, r9
 8004a30:	eb4b 0303 	adc.w	r3, fp, r3
 8004a34:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004a38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004a44:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004a48:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004a4c:	460b      	mov	r3, r1
 8004a4e:	18db      	adds	r3, r3, r3
 8004a50:	643b      	str	r3, [r7, #64]	; 0x40
 8004a52:	4613      	mov	r3, r2
 8004a54:	eb42 0303 	adc.w	r3, r2, r3
 8004a58:	647b      	str	r3, [r7, #68]	; 0x44
 8004a5a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004a5e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004a62:	f7fb fc0d 	bl	8000280 <__aeabi_uldivmod>
 8004a66:	4602      	mov	r2, r0
 8004a68:	460b      	mov	r3, r1
 8004a6a:	4611      	mov	r1, r2
 8004a6c:	4b3b      	ldr	r3, [pc, #236]	; (8004b5c <UART_SetConfig+0x2d4>)
 8004a6e:	fba3 2301 	umull	r2, r3, r3, r1
 8004a72:	095b      	lsrs	r3, r3, #5
 8004a74:	2264      	movs	r2, #100	; 0x64
 8004a76:	fb02 f303 	mul.w	r3, r2, r3
 8004a7a:	1acb      	subs	r3, r1, r3
 8004a7c:	00db      	lsls	r3, r3, #3
 8004a7e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004a82:	4b36      	ldr	r3, [pc, #216]	; (8004b5c <UART_SetConfig+0x2d4>)
 8004a84:	fba3 2302 	umull	r2, r3, r3, r2
 8004a88:	095b      	lsrs	r3, r3, #5
 8004a8a:	005b      	lsls	r3, r3, #1
 8004a8c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004a90:	441c      	add	r4, r3
 8004a92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004a96:	2200      	movs	r2, #0
 8004a98:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004a9c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004aa0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004aa4:	4642      	mov	r2, r8
 8004aa6:	464b      	mov	r3, r9
 8004aa8:	1891      	adds	r1, r2, r2
 8004aaa:	63b9      	str	r1, [r7, #56]	; 0x38
 8004aac:	415b      	adcs	r3, r3
 8004aae:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004ab0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004ab4:	4641      	mov	r1, r8
 8004ab6:	1851      	adds	r1, r2, r1
 8004ab8:	6339      	str	r1, [r7, #48]	; 0x30
 8004aba:	4649      	mov	r1, r9
 8004abc:	414b      	adcs	r3, r1
 8004abe:	637b      	str	r3, [r7, #52]	; 0x34
 8004ac0:	f04f 0200 	mov.w	r2, #0
 8004ac4:	f04f 0300 	mov.w	r3, #0
 8004ac8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004acc:	4659      	mov	r1, fp
 8004ace:	00cb      	lsls	r3, r1, #3
 8004ad0:	4651      	mov	r1, sl
 8004ad2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ad6:	4651      	mov	r1, sl
 8004ad8:	00ca      	lsls	r2, r1, #3
 8004ada:	4610      	mov	r0, r2
 8004adc:	4619      	mov	r1, r3
 8004ade:	4603      	mov	r3, r0
 8004ae0:	4642      	mov	r2, r8
 8004ae2:	189b      	adds	r3, r3, r2
 8004ae4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004ae8:	464b      	mov	r3, r9
 8004aea:	460a      	mov	r2, r1
 8004aec:	eb42 0303 	adc.w	r3, r2, r3
 8004af0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004af4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004af8:	685b      	ldr	r3, [r3, #4]
 8004afa:	2200      	movs	r2, #0
 8004afc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004b00:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004b04:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004b08:	460b      	mov	r3, r1
 8004b0a:	18db      	adds	r3, r3, r3
 8004b0c:	62bb      	str	r3, [r7, #40]	; 0x28
 8004b0e:	4613      	mov	r3, r2
 8004b10:	eb42 0303 	adc.w	r3, r2, r3
 8004b14:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004b16:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004b1a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004b1e:	f7fb fbaf 	bl	8000280 <__aeabi_uldivmod>
 8004b22:	4602      	mov	r2, r0
 8004b24:	460b      	mov	r3, r1
 8004b26:	4b0d      	ldr	r3, [pc, #52]	; (8004b5c <UART_SetConfig+0x2d4>)
 8004b28:	fba3 1302 	umull	r1, r3, r3, r2
 8004b2c:	095b      	lsrs	r3, r3, #5
 8004b2e:	2164      	movs	r1, #100	; 0x64
 8004b30:	fb01 f303 	mul.w	r3, r1, r3
 8004b34:	1ad3      	subs	r3, r2, r3
 8004b36:	00db      	lsls	r3, r3, #3
 8004b38:	3332      	adds	r3, #50	; 0x32
 8004b3a:	4a08      	ldr	r2, [pc, #32]	; (8004b5c <UART_SetConfig+0x2d4>)
 8004b3c:	fba2 2303 	umull	r2, r3, r2, r3
 8004b40:	095b      	lsrs	r3, r3, #5
 8004b42:	f003 0207 	and.w	r2, r3, #7
 8004b46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4422      	add	r2, r4
 8004b4e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004b50:	e106      	b.n	8004d60 <UART_SetConfig+0x4d8>
 8004b52:	bf00      	nop
 8004b54:	40011000 	.word	0x40011000
 8004b58:	40011400 	.word	0x40011400
 8004b5c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004b60:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004b64:	2200      	movs	r2, #0
 8004b66:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004b6a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004b6e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004b72:	4642      	mov	r2, r8
 8004b74:	464b      	mov	r3, r9
 8004b76:	1891      	adds	r1, r2, r2
 8004b78:	6239      	str	r1, [r7, #32]
 8004b7a:	415b      	adcs	r3, r3
 8004b7c:	627b      	str	r3, [r7, #36]	; 0x24
 8004b7e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004b82:	4641      	mov	r1, r8
 8004b84:	1854      	adds	r4, r2, r1
 8004b86:	4649      	mov	r1, r9
 8004b88:	eb43 0501 	adc.w	r5, r3, r1
 8004b8c:	f04f 0200 	mov.w	r2, #0
 8004b90:	f04f 0300 	mov.w	r3, #0
 8004b94:	00eb      	lsls	r3, r5, #3
 8004b96:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004b9a:	00e2      	lsls	r2, r4, #3
 8004b9c:	4614      	mov	r4, r2
 8004b9e:	461d      	mov	r5, r3
 8004ba0:	4643      	mov	r3, r8
 8004ba2:	18e3      	adds	r3, r4, r3
 8004ba4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004ba8:	464b      	mov	r3, r9
 8004baa:	eb45 0303 	adc.w	r3, r5, r3
 8004bae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004bb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004bbe:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004bc2:	f04f 0200 	mov.w	r2, #0
 8004bc6:	f04f 0300 	mov.w	r3, #0
 8004bca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004bce:	4629      	mov	r1, r5
 8004bd0:	008b      	lsls	r3, r1, #2
 8004bd2:	4621      	mov	r1, r4
 8004bd4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004bd8:	4621      	mov	r1, r4
 8004bda:	008a      	lsls	r2, r1, #2
 8004bdc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004be0:	f7fb fb4e 	bl	8000280 <__aeabi_uldivmod>
 8004be4:	4602      	mov	r2, r0
 8004be6:	460b      	mov	r3, r1
 8004be8:	4b60      	ldr	r3, [pc, #384]	; (8004d6c <UART_SetConfig+0x4e4>)
 8004bea:	fba3 2302 	umull	r2, r3, r3, r2
 8004bee:	095b      	lsrs	r3, r3, #5
 8004bf0:	011c      	lsls	r4, r3, #4
 8004bf2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004bfc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004c00:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004c04:	4642      	mov	r2, r8
 8004c06:	464b      	mov	r3, r9
 8004c08:	1891      	adds	r1, r2, r2
 8004c0a:	61b9      	str	r1, [r7, #24]
 8004c0c:	415b      	adcs	r3, r3
 8004c0e:	61fb      	str	r3, [r7, #28]
 8004c10:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c14:	4641      	mov	r1, r8
 8004c16:	1851      	adds	r1, r2, r1
 8004c18:	6139      	str	r1, [r7, #16]
 8004c1a:	4649      	mov	r1, r9
 8004c1c:	414b      	adcs	r3, r1
 8004c1e:	617b      	str	r3, [r7, #20]
 8004c20:	f04f 0200 	mov.w	r2, #0
 8004c24:	f04f 0300 	mov.w	r3, #0
 8004c28:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004c2c:	4659      	mov	r1, fp
 8004c2e:	00cb      	lsls	r3, r1, #3
 8004c30:	4651      	mov	r1, sl
 8004c32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004c36:	4651      	mov	r1, sl
 8004c38:	00ca      	lsls	r2, r1, #3
 8004c3a:	4610      	mov	r0, r2
 8004c3c:	4619      	mov	r1, r3
 8004c3e:	4603      	mov	r3, r0
 8004c40:	4642      	mov	r2, r8
 8004c42:	189b      	adds	r3, r3, r2
 8004c44:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004c48:	464b      	mov	r3, r9
 8004c4a:	460a      	mov	r2, r1
 8004c4c:	eb42 0303 	adc.w	r3, r2, r3
 8004c50:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004c54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c58:	685b      	ldr	r3, [r3, #4]
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	67bb      	str	r3, [r7, #120]	; 0x78
 8004c5e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004c60:	f04f 0200 	mov.w	r2, #0
 8004c64:	f04f 0300 	mov.w	r3, #0
 8004c68:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004c6c:	4649      	mov	r1, r9
 8004c6e:	008b      	lsls	r3, r1, #2
 8004c70:	4641      	mov	r1, r8
 8004c72:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c76:	4641      	mov	r1, r8
 8004c78:	008a      	lsls	r2, r1, #2
 8004c7a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004c7e:	f7fb faff 	bl	8000280 <__aeabi_uldivmod>
 8004c82:	4602      	mov	r2, r0
 8004c84:	460b      	mov	r3, r1
 8004c86:	4611      	mov	r1, r2
 8004c88:	4b38      	ldr	r3, [pc, #224]	; (8004d6c <UART_SetConfig+0x4e4>)
 8004c8a:	fba3 2301 	umull	r2, r3, r3, r1
 8004c8e:	095b      	lsrs	r3, r3, #5
 8004c90:	2264      	movs	r2, #100	; 0x64
 8004c92:	fb02 f303 	mul.w	r3, r2, r3
 8004c96:	1acb      	subs	r3, r1, r3
 8004c98:	011b      	lsls	r3, r3, #4
 8004c9a:	3332      	adds	r3, #50	; 0x32
 8004c9c:	4a33      	ldr	r2, [pc, #204]	; (8004d6c <UART_SetConfig+0x4e4>)
 8004c9e:	fba2 2303 	umull	r2, r3, r2, r3
 8004ca2:	095b      	lsrs	r3, r3, #5
 8004ca4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004ca8:	441c      	add	r4, r3
 8004caa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004cae:	2200      	movs	r2, #0
 8004cb0:	673b      	str	r3, [r7, #112]	; 0x70
 8004cb2:	677a      	str	r2, [r7, #116]	; 0x74
 8004cb4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004cb8:	4642      	mov	r2, r8
 8004cba:	464b      	mov	r3, r9
 8004cbc:	1891      	adds	r1, r2, r2
 8004cbe:	60b9      	str	r1, [r7, #8]
 8004cc0:	415b      	adcs	r3, r3
 8004cc2:	60fb      	str	r3, [r7, #12]
 8004cc4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004cc8:	4641      	mov	r1, r8
 8004cca:	1851      	adds	r1, r2, r1
 8004ccc:	6039      	str	r1, [r7, #0]
 8004cce:	4649      	mov	r1, r9
 8004cd0:	414b      	adcs	r3, r1
 8004cd2:	607b      	str	r3, [r7, #4]
 8004cd4:	f04f 0200 	mov.w	r2, #0
 8004cd8:	f04f 0300 	mov.w	r3, #0
 8004cdc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004ce0:	4659      	mov	r1, fp
 8004ce2:	00cb      	lsls	r3, r1, #3
 8004ce4:	4651      	mov	r1, sl
 8004ce6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004cea:	4651      	mov	r1, sl
 8004cec:	00ca      	lsls	r2, r1, #3
 8004cee:	4610      	mov	r0, r2
 8004cf0:	4619      	mov	r1, r3
 8004cf2:	4603      	mov	r3, r0
 8004cf4:	4642      	mov	r2, r8
 8004cf6:	189b      	adds	r3, r3, r2
 8004cf8:	66bb      	str	r3, [r7, #104]	; 0x68
 8004cfa:	464b      	mov	r3, r9
 8004cfc:	460a      	mov	r2, r1
 8004cfe:	eb42 0303 	adc.w	r3, r2, r3
 8004d02:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004d04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	663b      	str	r3, [r7, #96]	; 0x60
 8004d0e:	667a      	str	r2, [r7, #100]	; 0x64
 8004d10:	f04f 0200 	mov.w	r2, #0
 8004d14:	f04f 0300 	mov.w	r3, #0
 8004d18:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004d1c:	4649      	mov	r1, r9
 8004d1e:	008b      	lsls	r3, r1, #2
 8004d20:	4641      	mov	r1, r8
 8004d22:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004d26:	4641      	mov	r1, r8
 8004d28:	008a      	lsls	r2, r1, #2
 8004d2a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004d2e:	f7fb faa7 	bl	8000280 <__aeabi_uldivmod>
 8004d32:	4602      	mov	r2, r0
 8004d34:	460b      	mov	r3, r1
 8004d36:	4b0d      	ldr	r3, [pc, #52]	; (8004d6c <UART_SetConfig+0x4e4>)
 8004d38:	fba3 1302 	umull	r1, r3, r3, r2
 8004d3c:	095b      	lsrs	r3, r3, #5
 8004d3e:	2164      	movs	r1, #100	; 0x64
 8004d40:	fb01 f303 	mul.w	r3, r1, r3
 8004d44:	1ad3      	subs	r3, r2, r3
 8004d46:	011b      	lsls	r3, r3, #4
 8004d48:	3332      	adds	r3, #50	; 0x32
 8004d4a:	4a08      	ldr	r2, [pc, #32]	; (8004d6c <UART_SetConfig+0x4e4>)
 8004d4c:	fba2 2303 	umull	r2, r3, r2, r3
 8004d50:	095b      	lsrs	r3, r3, #5
 8004d52:	f003 020f 	and.w	r2, r3, #15
 8004d56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4422      	add	r2, r4
 8004d5e:	609a      	str	r2, [r3, #8]
}
 8004d60:	bf00      	nop
 8004d62:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004d66:	46bd      	mov	sp, r7
 8004d68:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d6c:	51eb851f 	.word	0x51eb851f

08004d70 <calloc>:
 8004d70:	4b02      	ldr	r3, [pc, #8]	; (8004d7c <calloc+0xc>)
 8004d72:	460a      	mov	r2, r1
 8004d74:	4601      	mov	r1, r0
 8004d76:	6818      	ldr	r0, [r3, #0]
 8004d78:	f000 b802 	b.w	8004d80 <_calloc_r>
 8004d7c:	20000064 	.word	0x20000064

08004d80 <_calloc_r>:
 8004d80:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004d82:	fba1 2402 	umull	r2, r4, r1, r2
 8004d86:	b94c      	cbnz	r4, 8004d9c <_calloc_r+0x1c>
 8004d88:	4611      	mov	r1, r2
 8004d8a:	9201      	str	r2, [sp, #4]
 8004d8c:	f000 f850 	bl	8004e30 <_malloc_r>
 8004d90:	9a01      	ldr	r2, [sp, #4]
 8004d92:	4605      	mov	r5, r0
 8004d94:	b930      	cbnz	r0, 8004da4 <_calloc_r+0x24>
 8004d96:	4628      	mov	r0, r5
 8004d98:	b003      	add	sp, #12
 8004d9a:	bd30      	pop	{r4, r5, pc}
 8004d9c:	220c      	movs	r2, #12
 8004d9e:	6002      	str	r2, [r0, #0]
 8004da0:	2500      	movs	r5, #0
 8004da2:	e7f8      	b.n	8004d96 <_calloc_r+0x16>
 8004da4:	4621      	mov	r1, r4
 8004da6:	f000 fa40 	bl	800522a <memset>
 8004daa:	e7f4      	b.n	8004d96 <_calloc_r+0x16>

08004dac <exit>:
 8004dac:	b508      	push	{r3, lr}
 8004dae:	4b06      	ldr	r3, [pc, #24]	; (8004dc8 <exit+0x1c>)
 8004db0:	4604      	mov	r4, r0
 8004db2:	b113      	cbz	r3, 8004dba <exit+0xe>
 8004db4:	2100      	movs	r1, #0
 8004db6:	f3af 8000 	nop.w
 8004dba:	4b04      	ldr	r3, [pc, #16]	; (8004dcc <exit+0x20>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	b103      	cbz	r3, 8004dc2 <exit+0x16>
 8004dc0:	4798      	blx	r3
 8004dc2:	4620      	mov	r0, r4
 8004dc4:	f7fc fe90 	bl	8001ae8 <_exit>
 8004dc8:	00000000 	.word	0x00000000
 8004dcc:	20005e20 	.word	0x20005e20

08004dd0 <malloc>:
 8004dd0:	4b02      	ldr	r3, [pc, #8]	; (8004ddc <malloc+0xc>)
 8004dd2:	4601      	mov	r1, r0
 8004dd4:	6818      	ldr	r0, [r3, #0]
 8004dd6:	f000 b82b 	b.w	8004e30 <_malloc_r>
 8004dda:	bf00      	nop
 8004ddc:	20000064 	.word	0x20000064

08004de0 <free>:
 8004de0:	4b02      	ldr	r3, [pc, #8]	; (8004dec <free+0xc>)
 8004de2:	4601      	mov	r1, r0
 8004de4:	6818      	ldr	r0, [r3, #0]
 8004de6:	f000 baf7 	b.w	80053d8 <_free_r>
 8004dea:	bf00      	nop
 8004dec:	20000064 	.word	0x20000064

08004df0 <sbrk_aligned>:
 8004df0:	b570      	push	{r4, r5, r6, lr}
 8004df2:	4e0e      	ldr	r6, [pc, #56]	; (8004e2c <sbrk_aligned+0x3c>)
 8004df4:	460c      	mov	r4, r1
 8004df6:	6831      	ldr	r1, [r6, #0]
 8004df8:	4605      	mov	r5, r0
 8004dfa:	b911      	cbnz	r1, 8004e02 <sbrk_aligned+0x12>
 8004dfc:	f000 fa7e 	bl	80052fc <_sbrk_r>
 8004e00:	6030      	str	r0, [r6, #0]
 8004e02:	4621      	mov	r1, r4
 8004e04:	4628      	mov	r0, r5
 8004e06:	f000 fa79 	bl	80052fc <_sbrk_r>
 8004e0a:	1c43      	adds	r3, r0, #1
 8004e0c:	d00a      	beq.n	8004e24 <sbrk_aligned+0x34>
 8004e0e:	1cc4      	adds	r4, r0, #3
 8004e10:	f024 0403 	bic.w	r4, r4, #3
 8004e14:	42a0      	cmp	r0, r4
 8004e16:	d007      	beq.n	8004e28 <sbrk_aligned+0x38>
 8004e18:	1a21      	subs	r1, r4, r0
 8004e1a:	4628      	mov	r0, r5
 8004e1c:	f000 fa6e 	bl	80052fc <_sbrk_r>
 8004e20:	3001      	adds	r0, #1
 8004e22:	d101      	bne.n	8004e28 <sbrk_aligned+0x38>
 8004e24:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8004e28:	4620      	mov	r0, r4
 8004e2a:	bd70      	pop	{r4, r5, r6, pc}
 8004e2c:	20005ce4 	.word	0x20005ce4

08004e30 <_malloc_r>:
 8004e30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e34:	1ccd      	adds	r5, r1, #3
 8004e36:	f025 0503 	bic.w	r5, r5, #3
 8004e3a:	3508      	adds	r5, #8
 8004e3c:	2d0c      	cmp	r5, #12
 8004e3e:	bf38      	it	cc
 8004e40:	250c      	movcc	r5, #12
 8004e42:	2d00      	cmp	r5, #0
 8004e44:	4607      	mov	r7, r0
 8004e46:	db01      	blt.n	8004e4c <_malloc_r+0x1c>
 8004e48:	42a9      	cmp	r1, r5
 8004e4a:	d905      	bls.n	8004e58 <_malloc_r+0x28>
 8004e4c:	230c      	movs	r3, #12
 8004e4e:	603b      	str	r3, [r7, #0]
 8004e50:	2600      	movs	r6, #0
 8004e52:	4630      	mov	r0, r6
 8004e54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004e58:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004f2c <_malloc_r+0xfc>
 8004e5c:	f000 f868 	bl	8004f30 <__malloc_lock>
 8004e60:	f8d8 3000 	ldr.w	r3, [r8]
 8004e64:	461c      	mov	r4, r3
 8004e66:	bb5c      	cbnz	r4, 8004ec0 <_malloc_r+0x90>
 8004e68:	4629      	mov	r1, r5
 8004e6a:	4638      	mov	r0, r7
 8004e6c:	f7ff ffc0 	bl	8004df0 <sbrk_aligned>
 8004e70:	1c43      	adds	r3, r0, #1
 8004e72:	4604      	mov	r4, r0
 8004e74:	d155      	bne.n	8004f22 <_malloc_r+0xf2>
 8004e76:	f8d8 4000 	ldr.w	r4, [r8]
 8004e7a:	4626      	mov	r6, r4
 8004e7c:	2e00      	cmp	r6, #0
 8004e7e:	d145      	bne.n	8004f0c <_malloc_r+0xdc>
 8004e80:	2c00      	cmp	r4, #0
 8004e82:	d048      	beq.n	8004f16 <_malloc_r+0xe6>
 8004e84:	6823      	ldr	r3, [r4, #0]
 8004e86:	4631      	mov	r1, r6
 8004e88:	4638      	mov	r0, r7
 8004e8a:	eb04 0903 	add.w	r9, r4, r3
 8004e8e:	f000 fa35 	bl	80052fc <_sbrk_r>
 8004e92:	4581      	cmp	r9, r0
 8004e94:	d13f      	bne.n	8004f16 <_malloc_r+0xe6>
 8004e96:	6821      	ldr	r1, [r4, #0]
 8004e98:	1a6d      	subs	r5, r5, r1
 8004e9a:	4629      	mov	r1, r5
 8004e9c:	4638      	mov	r0, r7
 8004e9e:	f7ff ffa7 	bl	8004df0 <sbrk_aligned>
 8004ea2:	3001      	adds	r0, #1
 8004ea4:	d037      	beq.n	8004f16 <_malloc_r+0xe6>
 8004ea6:	6823      	ldr	r3, [r4, #0]
 8004ea8:	442b      	add	r3, r5
 8004eaa:	6023      	str	r3, [r4, #0]
 8004eac:	f8d8 3000 	ldr.w	r3, [r8]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d038      	beq.n	8004f26 <_malloc_r+0xf6>
 8004eb4:	685a      	ldr	r2, [r3, #4]
 8004eb6:	42a2      	cmp	r2, r4
 8004eb8:	d12b      	bne.n	8004f12 <_malloc_r+0xe2>
 8004eba:	2200      	movs	r2, #0
 8004ebc:	605a      	str	r2, [r3, #4]
 8004ebe:	e00f      	b.n	8004ee0 <_malloc_r+0xb0>
 8004ec0:	6822      	ldr	r2, [r4, #0]
 8004ec2:	1b52      	subs	r2, r2, r5
 8004ec4:	d41f      	bmi.n	8004f06 <_malloc_r+0xd6>
 8004ec6:	2a0b      	cmp	r2, #11
 8004ec8:	d917      	bls.n	8004efa <_malloc_r+0xca>
 8004eca:	1961      	adds	r1, r4, r5
 8004ecc:	42a3      	cmp	r3, r4
 8004ece:	6025      	str	r5, [r4, #0]
 8004ed0:	bf18      	it	ne
 8004ed2:	6059      	strne	r1, [r3, #4]
 8004ed4:	6863      	ldr	r3, [r4, #4]
 8004ed6:	bf08      	it	eq
 8004ed8:	f8c8 1000 	streq.w	r1, [r8]
 8004edc:	5162      	str	r2, [r4, r5]
 8004ede:	604b      	str	r3, [r1, #4]
 8004ee0:	4638      	mov	r0, r7
 8004ee2:	f104 060b 	add.w	r6, r4, #11
 8004ee6:	f000 f829 	bl	8004f3c <__malloc_unlock>
 8004eea:	f026 0607 	bic.w	r6, r6, #7
 8004eee:	1d23      	adds	r3, r4, #4
 8004ef0:	1af2      	subs	r2, r6, r3
 8004ef2:	d0ae      	beq.n	8004e52 <_malloc_r+0x22>
 8004ef4:	1b9b      	subs	r3, r3, r6
 8004ef6:	50a3      	str	r3, [r4, r2]
 8004ef8:	e7ab      	b.n	8004e52 <_malloc_r+0x22>
 8004efa:	42a3      	cmp	r3, r4
 8004efc:	6862      	ldr	r2, [r4, #4]
 8004efe:	d1dd      	bne.n	8004ebc <_malloc_r+0x8c>
 8004f00:	f8c8 2000 	str.w	r2, [r8]
 8004f04:	e7ec      	b.n	8004ee0 <_malloc_r+0xb0>
 8004f06:	4623      	mov	r3, r4
 8004f08:	6864      	ldr	r4, [r4, #4]
 8004f0a:	e7ac      	b.n	8004e66 <_malloc_r+0x36>
 8004f0c:	4634      	mov	r4, r6
 8004f0e:	6876      	ldr	r6, [r6, #4]
 8004f10:	e7b4      	b.n	8004e7c <_malloc_r+0x4c>
 8004f12:	4613      	mov	r3, r2
 8004f14:	e7cc      	b.n	8004eb0 <_malloc_r+0x80>
 8004f16:	230c      	movs	r3, #12
 8004f18:	603b      	str	r3, [r7, #0]
 8004f1a:	4638      	mov	r0, r7
 8004f1c:	f000 f80e 	bl	8004f3c <__malloc_unlock>
 8004f20:	e797      	b.n	8004e52 <_malloc_r+0x22>
 8004f22:	6025      	str	r5, [r4, #0]
 8004f24:	e7dc      	b.n	8004ee0 <_malloc_r+0xb0>
 8004f26:	605b      	str	r3, [r3, #4]
 8004f28:	deff      	udf	#255	; 0xff
 8004f2a:	bf00      	nop
 8004f2c:	20005ce0 	.word	0x20005ce0

08004f30 <__malloc_lock>:
 8004f30:	4801      	ldr	r0, [pc, #4]	; (8004f38 <__malloc_lock+0x8>)
 8004f32:	f000 ba30 	b.w	8005396 <__retarget_lock_acquire_recursive>
 8004f36:	bf00      	nop
 8004f38:	20005e28 	.word	0x20005e28

08004f3c <__malloc_unlock>:
 8004f3c:	4801      	ldr	r0, [pc, #4]	; (8004f44 <__malloc_unlock+0x8>)
 8004f3e:	f000 ba2b 	b.w	8005398 <__retarget_lock_release_recursive>
 8004f42:	bf00      	nop
 8004f44:	20005e28 	.word	0x20005e28

08004f48 <srand>:
 8004f48:	b538      	push	{r3, r4, r5, lr}
 8004f4a:	4b10      	ldr	r3, [pc, #64]	; (8004f8c <srand+0x44>)
 8004f4c:	681d      	ldr	r5, [r3, #0]
 8004f4e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8004f50:	4604      	mov	r4, r0
 8004f52:	b9b3      	cbnz	r3, 8004f82 <srand+0x3a>
 8004f54:	2018      	movs	r0, #24
 8004f56:	f7ff ff3b 	bl	8004dd0 <malloc>
 8004f5a:	4602      	mov	r2, r0
 8004f5c:	6328      	str	r0, [r5, #48]	; 0x30
 8004f5e:	b920      	cbnz	r0, 8004f6a <srand+0x22>
 8004f60:	4b0b      	ldr	r3, [pc, #44]	; (8004f90 <srand+0x48>)
 8004f62:	480c      	ldr	r0, [pc, #48]	; (8004f94 <srand+0x4c>)
 8004f64:	2146      	movs	r1, #70	; 0x46
 8004f66:	f000 fa19 	bl	800539c <__assert_func>
 8004f6a:	490b      	ldr	r1, [pc, #44]	; (8004f98 <srand+0x50>)
 8004f6c:	4b0b      	ldr	r3, [pc, #44]	; (8004f9c <srand+0x54>)
 8004f6e:	e9c0 1300 	strd	r1, r3, [r0]
 8004f72:	4b0b      	ldr	r3, [pc, #44]	; (8004fa0 <srand+0x58>)
 8004f74:	6083      	str	r3, [r0, #8]
 8004f76:	230b      	movs	r3, #11
 8004f78:	8183      	strh	r3, [r0, #12]
 8004f7a:	2100      	movs	r1, #0
 8004f7c:	2001      	movs	r0, #1
 8004f7e:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8004f82:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8004f84:	2200      	movs	r2, #0
 8004f86:	611c      	str	r4, [r3, #16]
 8004f88:	615a      	str	r2, [r3, #20]
 8004f8a:	bd38      	pop	{r3, r4, r5, pc}
 8004f8c:	20000064 	.word	0x20000064
 8004f90:	08006660 	.word	0x08006660
 8004f94:	08006677 	.word	0x08006677
 8004f98:	abcd330e 	.word	0xabcd330e
 8004f9c:	e66d1234 	.word	0xe66d1234
 8004fa0:	0005deec 	.word	0x0005deec

08004fa4 <rand>:
 8004fa4:	4b16      	ldr	r3, [pc, #88]	; (8005000 <rand+0x5c>)
 8004fa6:	b510      	push	{r4, lr}
 8004fa8:	681c      	ldr	r4, [r3, #0]
 8004faa:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004fac:	b9b3      	cbnz	r3, 8004fdc <rand+0x38>
 8004fae:	2018      	movs	r0, #24
 8004fb0:	f7ff ff0e 	bl	8004dd0 <malloc>
 8004fb4:	4602      	mov	r2, r0
 8004fb6:	6320      	str	r0, [r4, #48]	; 0x30
 8004fb8:	b920      	cbnz	r0, 8004fc4 <rand+0x20>
 8004fba:	4b12      	ldr	r3, [pc, #72]	; (8005004 <rand+0x60>)
 8004fbc:	4812      	ldr	r0, [pc, #72]	; (8005008 <rand+0x64>)
 8004fbe:	2152      	movs	r1, #82	; 0x52
 8004fc0:	f000 f9ec 	bl	800539c <__assert_func>
 8004fc4:	4911      	ldr	r1, [pc, #68]	; (800500c <rand+0x68>)
 8004fc6:	4b12      	ldr	r3, [pc, #72]	; (8005010 <rand+0x6c>)
 8004fc8:	e9c0 1300 	strd	r1, r3, [r0]
 8004fcc:	4b11      	ldr	r3, [pc, #68]	; (8005014 <rand+0x70>)
 8004fce:	6083      	str	r3, [r0, #8]
 8004fd0:	230b      	movs	r3, #11
 8004fd2:	8183      	strh	r3, [r0, #12]
 8004fd4:	2100      	movs	r1, #0
 8004fd6:	2001      	movs	r0, #1
 8004fd8:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8004fdc:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8004fde:	480e      	ldr	r0, [pc, #56]	; (8005018 <rand+0x74>)
 8004fe0:	690b      	ldr	r3, [r1, #16]
 8004fe2:	694c      	ldr	r4, [r1, #20]
 8004fe4:	4a0d      	ldr	r2, [pc, #52]	; (800501c <rand+0x78>)
 8004fe6:	4358      	muls	r0, r3
 8004fe8:	fb02 0004 	mla	r0, r2, r4, r0
 8004fec:	fba3 3202 	umull	r3, r2, r3, r2
 8004ff0:	3301      	adds	r3, #1
 8004ff2:	eb40 0002 	adc.w	r0, r0, r2
 8004ff6:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8004ffa:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004ffe:	bd10      	pop	{r4, pc}
 8005000:	20000064 	.word	0x20000064
 8005004:	08006660 	.word	0x08006660
 8005008:	08006677 	.word	0x08006677
 800500c:	abcd330e 	.word	0xabcd330e
 8005010:	e66d1234 	.word	0xe66d1234
 8005014:	0005deec 	.word	0x0005deec
 8005018:	5851f42d 	.word	0x5851f42d
 800501c:	4c957f2d 	.word	0x4c957f2d

08005020 <std>:
 8005020:	2300      	movs	r3, #0
 8005022:	b510      	push	{r4, lr}
 8005024:	4604      	mov	r4, r0
 8005026:	e9c0 3300 	strd	r3, r3, [r0]
 800502a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800502e:	6083      	str	r3, [r0, #8]
 8005030:	8181      	strh	r1, [r0, #12]
 8005032:	6643      	str	r3, [r0, #100]	; 0x64
 8005034:	81c2      	strh	r2, [r0, #14]
 8005036:	6183      	str	r3, [r0, #24]
 8005038:	4619      	mov	r1, r3
 800503a:	2208      	movs	r2, #8
 800503c:	305c      	adds	r0, #92	; 0x5c
 800503e:	f000 f8f4 	bl	800522a <memset>
 8005042:	4b0d      	ldr	r3, [pc, #52]	; (8005078 <std+0x58>)
 8005044:	6263      	str	r3, [r4, #36]	; 0x24
 8005046:	4b0d      	ldr	r3, [pc, #52]	; (800507c <std+0x5c>)
 8005048:	62a3      	str	r3, [r4, #40]	; 0x28
 800504a:	4b0d      	ldr	r3, [pc, #52]	; (8005080 <std+0x60>)
 800504c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800504e:	4b0d      	ldr	r3, [pc, #52]	; (8005084 <std+0x64>)
 8005050:	6323      	str	r3, [r4, #48]	; 0x30
 8005052:	4b0d      	ldr	r3, [pc, #52]	; (8005088 <std+0x68>)
 8005054:	6224      	str	r4, [r4, #32]
 8005056:	429c      	cmp	r4, r3
 8005058:	d006      	beq.n	8005068 <std+0x48>
 800505a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800505e:	4294      	cmp	r4, r2
 8005060:	d002      	beq.n	8005068 <std+0x48>
 8005062:	33d0      	adds	r3, #208	; 0xd0
 8005064:	429c      	cmp	r4, r3
 8005066:	d105      	bne.n	8005074 <std+0x54>
 8005068:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800506c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005070:	f000 b990 	b.w	8005394 <__retarget_lock_init_recursive>
 8005074:	bd10      	pop	{r4, pc}
 8005076:	bf00      	nop
 8005078:	080051a5 	.word	0x080051a5
 800507c:	080051c7 	.word	0x080051c7
 8005080:	080051ff 	.word	0x080051ff
 8005084:	08005223 	.word	0x08005223
 8005088:	20005ce8 	.word	0x20005ce8

0800508c <stdio_exit_handler>:
 800508c:	4a02      	ldr	r2, [pc, #8]	; (8005098 <stdio_exit_handler+0xc>)
 800508e:	4903      	ldr	r1, [pc, #12]	; (800509c <stdio_exit_handler+0x10>)
 8005090:	4803      	ldr	r0, [pc, #12]	; (80050a0 <stdio_exit_handler+0x14>)
 8005092:	f000 b869 	b.w	8005168 <_fwalk_sglue>
 8005096:	bf00      	nop
 8005098:	2000000c 	.word	0x2000000c
 800509c:	0800557d 	.word	0x0800557d
 80050a0:	20000018 	.word	0x20000018

080050a4 <cleanup_stdio>:
 80050a4:	6841      	ldr	r1, [r0, #4]
 80050a6:	4b0c      	ldr	r3, [pc, #48]	; (80050d8 <cleanup_stdio+0x34>)
 80050a8:	4299      	cmp	r1, r3
 80050aa:	b510      	push	{r4, lr}
 80050ac:	4604      	mov	r4, r0
 80050ae:	d001      	beq.n	80050b4 <cleanup_stdio+0x10>
 80050b0:	f000 fa64 	bl	800557c <_fflush_r>
 80050b4:	68a1      	ldr	r1, [r4, #8]
 80050b6:	4b09      	ldr	r3, [pc, #36]	; (80050dc <cleanup_stdio+0x38>)
 80050b8:	4299      	cmp	r1, r3
 80050ba:	d002      	beq.n	80050c2 <cleanup_stdio+0x1e>
 80050bc:	4620      	mov	r0, r4
 80050be:	f000 fa5d 	bl	800557c <_fflush_r>
 80050c2:	68e1      	ldr	r1, [r4, #12]
 80050c4:	4b06      	ldr	r3, [pc, #24]	; (80050e0 <cleanup_stdio+0x3c>)
 80050c6:	4299      	cmp	r1, r3
 80050c8:	d004      	beq.n	80050d4 <cleanup_stdio+0x30>
 80050ca:	4620      	mov	r0, r4
 80050cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050d0:	f000 ba54 	b.w	800557c <_fflush_r>
 80050d4:	bd10      	pop	{r4, pc}
 80050d6:	bf00      	nop
 80050d8:	20005ce8 	.word	0x20005ce8
 80050dc:	20005d50 	.word	0x20005d50
 80050e0:	20005db8 	.word	0x20005db8

080050e4 <global_stdio_init.part.0>:
 80050e4:	b510      	push	{r4, lr}
 80050e6:	4b0b      	ldr	r3, [pc, #44]	; (8005114 <global_stdio_init.part.0+0x30>)
 80050e8:	4c0b      	ldr	r4, [pc, #44]	; (8005118 <global_stdio_init.part.0+0x34>)
 80050ea:	4a0c      	ldr	r2, [pc, #48]	; (800511c <global_stdio_init.part.0+0x38>)
 80050ec:	601a      	str	r2, [r3, #0]
 80050ee:	4620      	mov	r0, r4
 80050f0:	2200      	movs	r2, #0
 80050f2:	2104      	movs	r1, #4
 80050f4:	f7ff ff94 	bl	8005020 <std>
 80050f8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80050fc:	2201      	movs	r2, #1
 80050fe:	2109      	movs	r1, #9
 8005100:	f7ff ff8e 	bl	8005020 <std>
 8005104:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005108:	2202      	movs	r2, #2
 800510a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800510e:	2112      	movs	r1, #18
 8005110:	f7ff bf86 	b.w	8005020 <std>
 8005114:	20005e20 	.word	0x20005e20
 8005118:	20005ce8 	.word	0x20005ce8
 800511c:	0800508d 	.word	0x0800508d

08005120 <__sfp_lock_acquire>:
 8005120:	4801      	ldr	r0, [pc, #4]	; (8005128 <__sfp_lock_acquire+0x8>)
 8005122:	f000 b938 	b.w	8005396 <__retarget_lock_acquire_recursive>
 8005126:	bf00      	nop
 8005128:	20005e29 	.word	0x20005e29

0800512c <__sfp_lock_release>:
 800512c:	4801      	ldr	r0, [pc, #4]	; (8005134 <__sfp_lock_release+0x8>)
 800512e:	f000 b933 	b.w	8005398 <__retarget_lock_release_recursive>
 8005132:	bf00      	nop
 8005134:	20005e29 	.word	0x20005e29

08005138 <__sinit>:
 8005138:	b510      	push	{r4, lr}
 800513a:	4604      	mov	r4, r0
 800513c:	f7ff fff0 	bl	8005120 <__sfp_lock_acquire>
 8005140:	6a23      	ldr	r3, [r4, #32]
 8005142:	b11b      	cbz	r3, 800514c <__sinit+0x14>
 8005144:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005148:	f7ff bff0 	b.w	800512c <__sfp_lock_release>
 800514c:	4b04      	ldr	r3, [pc, #16]	; (8005160 <__sinit+0x28>)
 800514e:	6223      	str	r3, [r4, #32]
 8005150:	4b04      	ldr	r3, [pc, #16]	; (8005164 <__sinit+0x2c>)
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d1f5      	bne.n	8005144 <__sinit+0xc>
 8005158:	f7ff ffc4 	bl	80050e4 <global_stdio_init.part.0>
 800515c:	e7f2      	b.n	8005144 <__sinit+0xc>
 800515e:	bf00      	nop
 8005160:	080050a5 	.word	0x080050a5
 8005164:	20005e20 	.word	0x20005e20

08005168 <_fwalk_sglue>:
 8005168:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800516c:	4607      	mov	r7, r0
 800516e:	4688      	mov	r8, r1
 8005170:	4614      	mov	r4, r2
 8005172:	2600      	movs	r6, #0
 8005174:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005178:	f1b9 0901 	subs.w	r9, r9, #1
 800517c:	d505      	bpl.n	800518a <_fwalk_sglue+0x22>
 800517e:	6824      	ldr	r4, [r4, #0]
 8005180:	2c00      	cmp	r4, #0
 8005182:	d1f7      	bne.n	8005174 <_fwalk_sglue+0xc>
 8005184:	4630      	mov	r0, r6
 8005186:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800518a:	89ab      	ldrh	r3, [r5, #12]
 800518c:	2b01      	cmp	r3, #1
 800518e:	d907      	bls.n	80051a0 <_fwalk_sglue+0x38>
 8005190:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005194:	3301      	adds	r3, #1
 8005196:	d003      	beq.n	80051a0 <_fwalk_sglue+0x38>
 8005198:	4629      	mov	r1, r5
 800519a:	4638      	mov	r0, r7
 800519c:	47c0      	blx	r8
 800519e:	4306      	orrs	r6, r0
 80051a0:	3568      	adds	r5, #104	; 0x68
 80051a2:	e7e9      	b.n	8005178 <_fwalk_sglue+0x10>

080051a4 <__sread>:
 80051a4:	b510      	push	{r4, lr}
 80051a6:	460c      	mov	r4, r1
 80051a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051ac:	f000 f894 	bl	80052d8 <_read_r>
 80051b0:	2800      	cmp	r0, #0
 80051b2:	bfab      	itete	ge
 80051b4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80051b6:	89a3      	ldrhlt	r3, [r4, #12]
 80051b8:	181b      	addge	r3, r3, r0
 80051ba:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80051be:	bfac      	ite	ge
 80051c0:	6563      	strge	r3, [r4, #84]	; 0x54
 80051c2:	81a3      	strhlt	r3, [r4, #12]
 80051c4:	bd10      	pop	{r4, pc}

080051c6 <__swrite>:
 80051c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80051ca:	461f      	mov	r7, r3
 80051cc:	898b      	ldrh	r3, [r1, #12]
 80051ce:	05db      	lsls	r3, r3, #23
 80051d0:	4605      	mov	r5, r0
 80051d2:	460c      	mov	r4, r1
 80051d4:	4616      	mov	r6, r2
 80051d6:	d505      	bpl.n	80051e4 <__swrite+0x1e>
 80051d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051dc:	2302      	movs	r3, #2
 80051de:	2200      	movs	r2, #0
 80051e0:	f000 f868 	bl	80052b4 <_lseek_r>
 80051e4:	89a3      	ldrh	r3, [r4, #12]
 80051e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80051ea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80051ee:	81a3      	strh	r3, [r4, #12]
 80051f0:	4632      	mov	r2, r6
 80051f2:	463b      	mov	r3, r7
 80051f4:	4628      	mov	r0, r5
 80051f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80051fa:	f000 b88f 	b.w	800531c <_write_r>

080051fe <__sseek>:
 80051fe:	b510      	push	{r4, lr}
 8005200:	460c      	mov	r4, r1
 8005202:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005206:	f000 f855 	bl	80052b4 <_lseek_r>
 800520a:	1c43      	adds	r3, r0, #1
 800520c:	89a3      	ldrh	r3, [r4, #12]
 800520e:	bf15      	itete	ne
 8005210:	6560      	strne	r0, [r4, #84]	; 0x54
 8005212:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005216:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800521a:	81a3      	strheq	r3, [r4, #12]
 800521c:	bf18      	it	ne
 800521e:	81a3      	strhne	r3, [r4, #12]
 8005220:	bd10      	pop	{r4, pc}

08005222 <__sclose>:
 8005222:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005226:	f000 b823 	b.w	8005270 <_close_r>

0800522a <memset>:
 800522a:	4402      	add	r2, r0
 800522c:	4603      	mov	r3, r0
 800522e:	4293      	cmp	r3, r2
 8005230:	d100      	bne.n	8005234 <memset+0xa>
 8005232:	4770      	bx	lr
 8005234:	f803 1b01 	strb.w	r1, [r3], #1
 8005238:	e7f9      	b.n	800522e <memset+0x4>
	...

0800523c <time>:
 800523c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800523e:	4b0b      	ldr	r3, [pc, #44]	; (800526c <time+0x30>)
 8005240:	2200      	movs	r2, #0
 8005242:	4669      	mov	r1, sp
 8005244:	4604      	mov	r4, r0
 8005246:	6818      	ldr	r0, [r3, #0]
 8005248:	f000 f822 	bl	8005290 <_gettimeofday_r>
 800524c:	2800      	cmp	r0, #0
 800524e:	bfbe      	ittt	lt
 8005250:	f04f 32ff 	movlt.w	r2, #4294967295	; 0xffffffff
 8005254:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8005258:	e9cd 2300 	strdlt	r2, r3, [sp]
 800525c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005260:	b10c      	cbz	r4, 8005266 <time+0x2a>
 8005262:	e9c4 0100 	strd	r0, r1, [r4]
 8005266:	b004      	add	sp, #16
 8005268:	bd10      	pop	{r4, pc}
 800526a:	bf00      	nop
 800526c:	20000064 	.word	0x20000064

08005270 <_close_r>:
 8005270:	b538      	push	{r3, r4, r5, lr}
 8005272:	4d06      	ldr	r5, [pc, #24]	; (800528c <_close_r+0x1c>)
 8005274:	2300      	movs	r3, #0
 8005276:	4604      	mov	r4, r0
 8005278:	4608      	mov	r0, r1
 800527a:	602b      	str	r3, [r5, #0]
 800527c:	f7fc fc77 	bl	8001b6e <_close>
 8005280:	1c43      	adds	r3, r0, #1
 8005282:	d102      	bne.n	800528a <_close_r+0x1a>
 8005284:	682b      	ldr	r3, [r5, #0]
 8005286:	b103      	cbz	r3, 800528a <_close_r+0x1a>
 8005288:	6023      	str	r3, [r4, #0]
 800528a:	bd38      	pop	{r3, r4, r5, pc}
 800528c:	20005e24 	.word	0x20005e24

08005290 <_gettimeofday_r>:
 8005290:	b538      	push	{r3, r4, r5, lr}
 8005292:	4d07      	ldr	r5, [pc, #28]	; (80052b0 <_gettimeofday_r+0x20>)
 8005294:	2300      	movs	r3, #0
 8005296:	4604      	mov	r4, r0
 8005298:	4608      	mov	r0, r1
 800529a:	4611      	mov	r1, r2
 800529c:	602b      	str	r3, [r5, #0]
 800529e:	f000 fddf 	bl	8005e60 <_gettimeofday>
 80052a2:	1c43      	adds	r3, r0, #1
 80052a4:	d102      	bne.n	80052ac <_gettimeofday_r+0x1c>
 80052a6:	682b      	ldr	r3, [r5, #0]
 80052a8:	b103      	cbz	r3, 80052ac <_gettimeofday_r+0x1c>
 80052aa:	6023      	str	r3, [r4, #0]
 80052ac:	bd38      	pop	{r3, r4, r5, pc}
 80052ae:	bf00      	nop
 80052b0:	20005e24 	.word	0x20005e24

080052b4 <_lseek_r>:
 80052b4:	b538      	push	{r3, r4, r5, lr}
 80052b6:	4d07      	ldr	r5, [pc, #28]	; (80052d4 <_lseek_r+0x20>)
 80052b8:	4604      	mov	r4, r0
 80052ba:	4608      	mov	r0, r1
 80052bc:	4611      	mov	r1, r2
 80052be:	2200      	movs	r2, #0
 80052c0:	602a      	str	r2, [r5, #0]
 80052c2:	461a      	mov	r2, r3
 80052c4:	f7fc fc7a 	bl	8001bbc <_lseek>
 80052c8:	1c43      	adds	r3, r0, #1
 80052ca:	d102      	bne.n	80052d2 <_lseek_r+0x1e>
 80052cc:	682b      	ldr	r3, [r5, #0]
 80052ce:	b103      	cbz	r3, 80052d2 <_lseek_r+0x1e>
 80052d0:	6023      	str	r3, [r4, #0]
 80052d2:	bd38      	pop	{r3, r4, r5, pc}
 80052d4:	20005e24 	.word	0x20005e24

080052d8 <_read_r>:
 80052d8:	b538      	push	{r3, r4, r5, lr}
 80052da:	4d07      	ldr	r5, [pc, #28]	; (80052f8 <_read_r+0x20>)
 80052dc:	4604      	mov	r4, r0
 80052de:	4608      	mov	r0, r1
 80052e0:	4611      	mov	r1, r2
 80052e2:	2200      	movs	r2, #0
 80052e4:	602a      	str	r2, [r5, #0]
 80052e6:	461a      	mov	r2, r3
 80052e8:	f7fc fc08 	bl	8001afc <_read>
 80052ec:	1c43      	adds	r3, r0, #1
 80052ee:	d102      	bne.n	80052f6 <_read_r+0x1e>
 80052f0:	682b      	ldr	r3, [r5, #0]
 80052f2:	b103      	cbz	r3, 80052f6 <_read_r+0x1e>
 80052f4:	6023      	str	r3, [r4, #0]
 80052f6:	bd38      	pop	{r3, r4, r5, pc}
 80052f8:	20005e24 	.word	0x20005e24

080052fc <_sbrk_r>:
 80052fc:	b538      	push	{r3, r4, r5, lr}
 80052fe:	4d06      	ldr	r5, [pc, #24]	; (8005318 <_sbrk_r+0x1c>)
 8005300:	2300      	movs	r3, #0
 8005302:	4604      	mov	r4, r0
 8005304:	4608      	mov	r0, r1
 8005306:	602b      	str	r3, [r5, #0]
 8005308:	f7fc fc66 	bl	8001bd8 <_sbrk>
 800530c:	1c43      	adds	r3, r0, #1
 800530e:	d102      	bne.n	8005316 <_sbrk_r+0x1a>
 8005310:	682b      	ldr	r3, [r5, #0]
 8005312:	b103      	cbz	r3, 8005316 <_sbrk_r+0x1a>
 8005314:	6023      	str	r3, [r4, #0]
 8005316:	bd38      	pop	{r3, r4, r5, pc}
 8005318:	20005e24 	.word	0x20005e24

0800531c <_write_r>:
 800531c:	b538      	push	{r3, r4, r5, lr}
 800531e:	4d07      	ldr	r5, [pc, #28]	; (800533c <_write_r+0x20>)
 8005320:	4604      	mov	r4, r0
 8005322:	4608      	mov	r0, r1
 8005324:	4611      	mov	r1, r2
 8005326:	2200      	movs	r2, #0
 8005328:	602a      	str	r2, [r5, #0]
 800532a:	461a      	mov	r2, r3
 800532c:	f7fc fc03 	bl	8001b36 <_write>
 8005330:	1c43      	adds	r3, r0, #1
 8005332:	d102      	bne.n	800533a <_write_r+0x1e>
 8005334:	682b      	ldr	r3, [r5, #0]
 8005336:	b103      	cbz	r3, 800533a <_write_r+0x1e>
 8005338:	6023      	str	r3, [r4, #0]
 800533a:	bd38      	pop	{r3, r4, r5, pc}
 800533c:	20005e24 	.word	0x20005e24

08005340 <__errno>:
 8005340:	4b01      	ldr	r3, [pc, #4]	; (8005348 <__errno+0x8>)
 8005342:	6818      	ldr	r0, [r3, #0]
 8005344:	4770      	bx	lr
 8005346:	bf00      	nop
 8005348:	20000064 	.word	0x20000064

0800534c <__libc_init_array>:
 800534c:	b570      	push	{r4, r5, r6, lr}
 800534e:	4d0d      	ldr	r5, [pc, #52]	; (8005384 <__libc_init_array+0x38>)
 8005350:	4c0d      	ldr	r4, [pc, #52]	; (8005388 <__libc_init_array+0x3c>)
 8005352:	1b64      	subs	r4, r4, r5
 8005354:	10a4      	asrs	r4, r4, #2
 8005356:	2600      	movs	r6, #0
 8005358:	42a6      	cmp	r6, r4
 800535a:	d109      	bne.n	8005370 <__libc_init_array+0x24>
 800535c:	4d0b      	ldr	r5, [pc, #44]	; (800538c <__libc_init_array+0x40>)
 800535e:	4c0c      	ldr	r4, [pc, #48]	; (8005390 <__libc_init_array+0x44>)
 8005360:	f000 fd86 	bl	8005e70 <_init>
 8005364:	1b64      	subs	r4, r4, r5
 8005366:	10a4      	asrs	r4, r4, #2
 8005368:	2600      	movs	r6, #0
 800536a:	42a6      	cmp	r6, r4
 800536c:	d105      	bne.n	800537a <__libc_init_array+0x2e>
 800536e:	bd70      	pop	{r4, r5, r6, pc}
 8005370:	f855 3b04 	ldr.w	r3, [r5], #4
 8005374:	4798      	blx	r3
 8005376:	3601      	adds	r6, #1
 8005378:	e7ee      	b.n	8005358 <__libc_init_array+0xc>
 800537a:	f855 3b04 	ldr.w	r3, [r5], #4
 800537e:	4798      	blx	r3
 8005380:	3601      	adds	r6, #1
 8005382:	e7f2      	b.n	800536a <__libc_init_array+0x1e>
 8005384:	08006748 	.word	0x08006748
 8005388:	08006748 	.word	0x08006748
 800538c:	08006748 	.word	0x08006748
 8005390:	0800674c 	.word	0x0800674c

08005394 <__retarget_lock_init_recursive>:
 8005394:	4770      	bx	lr

08005396 <__retarget_lock_acquire_recursive>:
 8005396:	4770      	bx	lr

08005398 <__retarget_lock_release_recursive>:
 8005398:	4770      	bx	lr
	...

0800539c <__assert_func>:
 800539c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800539e:	4614      	mov	r4, r2
 80053a0:	461a      	mov	r2, r3
 80053a2:	4b09      	ldr	r3, [pc, #36]	; (80053c8 <__assert_func+0x2c>)
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	4605      	mov	r5, r0
 80053a8:	68d8      	ldr	r0, [r3, #12]
 80053aa:	b14c      	cbz	r4, 80053c0 <__assert_func+0x24>
 80053ac:	4b07      	ldr	r3, [pc, #28]	; (80053cc <__assert_func+0x30>)
 80053ae:	9100      	str	r1, [sp, #0]
 80053b0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80053b4:	4906      	ldr	r1, [pc, #24]	; (80053d0 <__assert_func+0x34>)
 80053b6:	462b      	mov	r3, r5
 80053b8:	f000 f908 	bl	80055cc <fiprintf>
 80053bc:	f000 f918 	bl	80055f0 <abort>
 80053c0:	4b04      	ldr	r3, [pc, #16]	; (80053d4 <__assert_func+0x38>)
 80053c2:	461c      	mov	r4, r3
 80053c4:	e7f3      	b.n	80053ae <__assert_func+0x12>
 80053c6:	bf00      	nop
 80053c8:	20000064 	.word	0x20000064
 80053cc:	080066cf 	.word	0x080066cf
 80053d0:	080066dc 	.word	0x080066dc
 80053d4:	0800670a 	.word	0x0800670a

080053d8 <_free_r>:
 80053d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80053da:	2900      	cmp	r1, #0
 80053dc:	d044      	beq.n	8005468 <_free_r+0x90>
 80053de:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80053e2:	9001      	str	r0, [sp, #4]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	f1a1 0404 	sub.w	r4, r1, #4
 80053ea:	bfb8      	it	lt
 80053ec:	18e4      	addlt	r4, r4, r3
 80053ee:	f7ff fd9f 	bl	8004f30 <__malloc_lock>
 80053f2:	4a1e      	ldr	r2, [pc, #120]	; (800546c <_free_r+0x94>)
 80053f4:	9801      	ldr	r0, [sp, #4]
 80053f6:	6813      	ldr	r3, [r2, #0]
 80053f8:	b933      	cbnz	r3, 8005408 <_free_r+0x30>
 80053fa:	6063      	str	r3, [r4, #4]
 80053fc:	6014      	str	r4, [r2, #0]
 80053fe:	b003      	add	sp, #12
 8005400:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005404:	f7ff bd9a 	b.w	8004f3c <__malloc_unlock>
 8005408:	42a3      	cmp	r3, r4
 800540a:	d908      	bls.n	800541e <_free_r+0x46>
 800540c:	6825      	ldr	r5, [r4, #0]
 800540e:	1961      	adds	r1, r4, r5
 8005410:	428b      	cmp	r3, r1
 8005412:	bf01      	itttt	eq
 8005414:	6819      	ldreq	r1, [r3, #0]
 8005416:	685b      	ldreq	r3, [r3, #4]
 8005418:	1949      	addeq	r1, r1, r5
 800541a:	6021      	streq	r1, [r4, #0]
 800541c:	e7ed      	b.n	80053fa <_free_r+0x22>
 800541e:	461a      	mov	r2, r3
 8005420:	685b      	ldr	r3, [r3, #4]
 8005422:	b10b      	cbz	r3, 8005428 <_free_r+0x50>
 8005424:	42a3      	cmp	r3, r4
 8005426:	d9fa      	bls.n	800541e <_free_r+0x46>
 8005428:	6811      	ldr	r1, [r2, #0]
 800542a:	1855      	adds	r5, r2, r1
 800542c:	42a5      	cmp	r5, r4
 800542e:	d10b      	bne.n	8005448 <_free_r+0x70>
 8005430:	6824      	ldr	r4, [r4, #0]
 8005432:	4421      	add	r1, r4
 8005434:	1854      	adds	r4, r2, r1
 8005436:	42a3      	cmp	r3, r4
 8005438:	6011      	str	r1, [r2, #0]
 800543a:	d1e0      	bne.n	80053fe <_free_r+0x26>
 800543c:	681c      	ldr	r4, [r3, #0]
 800543e:	685b      	ldr	r3, [r3, #4]
 8005440:	6053      	str	r3, [r2, #4]
 8005442:	440c      	add	r4, r1
 8005444:	6014      	str	r4, [r2, #0]
 8005446:	e7da      	b.n	80053fe <_free_r+0x26>
 8005448:	d902      	bls.n	8005450 <_free_r+0x78>
 800544a:	230c      	movs	r3, #12
 800544c:	6003      	str	r3, [r0, #0]
 800544e:	e7d6      	b.n	80053fe <_free_r+0x26>
 8005450:	6825      	ldr	r5, [r4, #0]
 8005452:	1961      	adds	r1, r4, r5
 8005454:	428b      	cmp	r3, r1
 8005456:	bf04      	itt	eq
 8005458:	6819      	ldreq	r1, [r3, #0]
 800545a:	685b      	ldreq	r3, [r3, #4]
 800545c:	6063      	str	r3, [r4, #4]
 800545e:	bf04      	itt	eq
 8005460:	1949      	addeq	r1, r1, r5
 8005462:	6021      	streq	r1, [r4, #0]
 8005464:	6054      	str	r4, [r2, #4]
 8005466:	e7ca      	b.n	80053fe <_free_r+0x26>
 8005468:	b003      	add	sp, #12
 800546a:	bd30      	pop	{r4, r5, pc}
 800546c:	20005ce0 	.word	0x20005ce0

08005470 <__sflush_r>:
 8005470:	898a      	ldrh	r2, [r1, #12]
 8005472:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005476:	4605      	mov	r5, r0
 8005478:	0710      	lsls	r0, r2, #28
 800547a:	460c      	mov	r4, r1
 800547c:	d458      	bmi.n	8005530 <__sflush_r+0xc0>
 800547e:	684b      	ldr	r3, [r1, #4]
 8005480:	2b00      	cmp	r3, #0
 8005482:	dc05      	bgt.n	8005490 <__sflush_r+0x20>
 8005484:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005486:	2b00      	cmp	r3, #0
 8005488:	dc02      	bgt.n	8005490 <__sflush_r+0x20>
 800548a:	2000      	movs	r0, #0
 800548c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005490:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005492:	2e00      	cmp	r6, #0
 8005494:	d0f9      	beq.n	800548a <__sflush_r+0x1a>
 8005496:	2300      	movs	r3, #0
 8005498:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800549c:	682f      	ldr	r7, [r5, #0]
 800549e:	6a21      	ldr	r1, [r4, #32]
 80054a0:	602b      	str	r3, [r5, #0]
 80054a2:	d032      	beq.n	800550a <__sflush_r+0x9a>
 80054a4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80054a6:	89a3      	ldrh	r3, [r4, #12]
 80054a8:	075a      	lsls	r2, r3, #29
 80054aa:	d505      	bpl.n	80054b8 <__sflush_r+0x48>
 80054ac:	6863      	ldr	r3, [r4, #4]
 80054ae:	1ac0      	subs	r0, r0, r3
 80054b0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80054b2:	b10b      	cbz	r3, 80054b8 <__sflush_r+0x48>
 80054b4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80054b6:	1ac0      	subs	r0, r0, r3
 80054b8:	2300      	movs	r3, #0
 80054ba:	4602      	mov	r2, r0
 80054bc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80054be:	6a21      	ldr	r1, [r4, #32]
 80054c0:	4628      	mov	r0, r5
 80054c2:	47b0      	blx	r6
 80054c4:	1c43      	adds	r3, r0, #1
 80054c6:	89a3      	ldrh	r3, [r4, #12]
 80054c8:	d106      	bne.n	80054d8 <__sflush_r+0x68>
 80054ca:	6829      	ldr	r1, [r5, #0]
 80054cc:	291d      	cmp	r1, #29
 80054ce:	d82b      	bhi.n	8005528 <__sflush_r+0xb8>
 80054d0:	4a29      	ldr	r2, [pc, #164]	; (8005578 <__sflush_r+0x108>)
 80054d2:	410a      	asrs	r2, r1
 80054d4:	07d6      	lsls	r6, r2, #31
 80054d6:	d427      	bmi.n	8005528 <__sflush_r+0xb8>
 80054d8:	2200      	movs	r2, #0
 80054da:	6062      	str	r2, [r4, #4]
 80054dc:	04d9      	lsls	r1, r3, #19
 80054de:	6922      	ldr	r2, [r4, #16]
 80054e0:	6022      	str	r2, [r4, #0]
 80054e2:	d504      	bpl.n	80054ee <__sflush_r+0x7e>
 80054e4:	1c42      	adds	r2, r0, #1
 80054e6:	d101      	bne.n	80054ec <__sflush_r+0x7c>
 80054e8:	682b      	ldr	r3, [r5, #0]
 80054ea:	b903      	cbnz	r3, 80054ee <__sflush_r+0x7e>
 80054ec:	6560      	str	r0, [r4, #84]	; 0x54
 80054ee:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80054f0:	602f      	str	r7, [r5, #0]
 80054f2:	2900      	cmp	r1, #0
 80054f4:	d0c9      	beq.n	800548a <__sflush_r+0x1a>
 80054f6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80054fa:	4299      	cmp	r1, r3
 80054fc:	d002      	beq.n	8005504 <__sflush_r+0x94>
 80054fe:	4628      	mov	r0, r5
 8005500:	f7ff ff6a 	bl	80053d8 <_free_r>
 8005504:	2000      	movs	r0, #0
 8005506:	6360      	str	r0, [r4, #52]	; 0x34
 8005508:	e7c0      	b.n	800548c <__sflush_r+0x1c>
 800550a:	2301      	movs	r3, #1
 800550c:	4628      	mov	r0, r5
 800550e:	47b0      	blx	r6
 8005510:	1c41      	adds	r1, r0, #1
 8005512:	d1c8      	bne.n	80054a6 <__sflush_r+0x36>
 8005514:	682b      	ldr	r3, [r5, #0]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d0c5      	beq.n	80054a6 <__sflush_r+0x36>
 800551a:	2b1d      	cmp	r3, #29
 800551c:	d001      	beq.n	8005522 <__sflush_r+0xb2>
 800551e:	2b16      	cmp	r3, #22
 8005520:	d101      	bne.n	8005526 <__sflush_r+0xb6>
 8005522:	602f      	str	r7, [r5, #0]
 8005524:	e7b1      	b.n	800548a <__sflush_r+0x1a>
 8005526:	89a3      	ldrh	r3, [r4, #12]
 8005528:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800552c:	81a3      	strh	r3, [r4, #12]
 800552e:	e7ad      	b.n	800548c <__sflush_r+0x1c>
 8005530:	690f      	ldr	r7, [r1, #16]
 8005532:	2f00      	cmp	r7, #0
 8005534:	d0a9      	beq.n	800548a <__sflush_r+0x1a>
 8005536:	0793      	lsls	r3, r2, #30
 8005538:	680e      	ldr	r6, [r1, #0]
 800553a:	bf08      	it	eq
 800553c:	694b      	ldreq	r3, [r1, #20]
 800553e:	600f      	str	r7, [r1, #0]
 8005540:	bf18      	it	ne
 8005542:	2300      	movne	r3, #0
 8005544:	eba6 0807 	sub.w	r8, r6, r7
 8005548:	608b      	str	r3, [r1, #8]
 800554a:	f1b8 0f00 	cmp.w	r8, #0
 800554e:	dd9c      	ble.n	800548a <__sflush_r+0x1a>
 8005550:	6a21      	ldr	r1, [r4, #32]
 8005552:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005554:	4643      	mov	r3, r8
 8005556:	463a      	mov	r2, r7
 8005558:	4628      	mov	r0, r5
 800555a:	47b0      	blx	r6
 800555c:	2800      	cmp	r0, #0
 800555e:	dc06      	bgt.n	800556e <__sflush_r+0xfe>
 8005560:	89a3      	ldrh	r3, [r4, #12]
 8005562:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005566:	81a3      	strh	r3, [r4, #12]
 8005568:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800556c:	e78e      	b.n	800548c <__sflush_r+0x1c>
 800556e:	4407      	add	r7, r0
 8005570:	eba8 0800 	sub.w	r8, r8, r0
 8005574:	e7e9      	b.n	800554a <__sflush_r+0xda>
 8005576:	bf00      	nop
 8005578:	dfbffffe 	.word	0xdfbffffe

0800557c <_fflush_r>:
 800557c:	b538      	push	{r3, r4, r5, lr}
 800557e:	690b      	ldr	r3, [r1, #16]
 8005580:	4605      	mov	r5, r0
 8005582:	460c      	mov	r4, r1
 8005584:	b913      	cbnz	r3, 800558c <_fflush_r+0x10>
 8005586:	2500      	movs	r5, #0
 8005588:	4628      	mov	r0, r5
 800558a:	bd38      	pop	{r3, r4, r5, pc}
 800558c:	b118      	cbz	r0, 8005596 <_fflush_r+0x1a>
 800558e:	6a03      	ldr	r3, [r0, #32]
 8005590:	b90b      	cbnz	r3, 8005596 <_fflush_r+0x1a>
 8005592:	f7ff fdd1 	bl	8005138 <__sinit>
 8005596:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d0f3      	beq.n	8005586 <_fflush_r+0xa>
 800559e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80055a0:	07d0      	lsls	r0, r2, #31
 80055a2:	d404      	bmi.n	80055ae <_fflush_r+0x32>
 80055a4:	0599      	lsls	r1, r3, #22
 80055a6:	d402      	bmi.n	80055ae <_fflush_r+0x32>
 80055a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80055aa:	f7ff fef4 	bl	8005396 <__retarget_lock_acquire_recursive>
 80055ae:	4628      	mov	r0, r5
 80055b0:	4621      	mov	r1, r4
 80055b2:	f7ff ff5d 	bl	8005470 <__sflush_r>
 80055b6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80055b8:	07da      	lsls	r2, r3, #31
 80055ba:	4605      	mov	r5, r0
 80055bc:	d4e4      	bmi.n	8005588 <_fflush_r+0xc>
 80055be:	89a3      	ldrh	r3, [r4, #12]
 80055c0:	059b      	lsls	r3, r3, #22
 80055c2:	d4e1      	bmi.n	8005588 <_fflush_r+0xc>
 80055c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80055c6:	f7ff fee7 	bl	8005398 <__retarget_lock_release_recursive>
 80055ca:	e7dd      	b.n	8005588 <_fflush_r+0xc>

080055cc <fiprintf>:
 80055cc:	b40e      	push	{r1, r2, r3}
 80055ce:	b503      	push	{r0, r1, lr}
 80055d0:	4601      	mov	r1, r0
 80055d2:	ab03      	add	r3, sp, #12
 80055d4:	4805      	ldr	r0, [pc, #20]	; (80055ec <fiprintf+0x20>)
 80055d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80055da:	6800      	ldr	r0, [r0, #0]
 80055dc:	9301      	str	r3, [sp, #4]
 80055de:	f000 f837 	bl	8005650 <_vfiprintf_r>
 80055e2:	b002      	add	sp, #8
 80055e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80055e8:	b003      	add	sp, #12
 80055ea:	4770      	bx	lr
 80055ec:	20000064 	.word	0x20000064

080055f0 <abort>:
 80055f0:	b508      	push	{r3, lr}
 80055f2:	2006      	movs	r0, #6
 80055f4:	f000 fb94 	bl	8005d20 <raise>
 80055f8:	2001      	movs	r0, #1
 80055fa:	f7fc fa75 	bl	8001ae8 <_exit>

080055fe <__sfputc_r>:
 80055fe:	6893      	ldr	r3, [r2, #8]
 8005600:	3b01      	subs	r3, #1
 8005602:	2b00      	cmp	r3, #0
 8005604:	b410      	push	{r4}
 8005606:	6093      	str	r3, [r2, #8]
 8005608:	da08      	bge.n	800561c <__sfputc_r+0x1e>
 800560a:	6994      	ldr	r4, [r2, #24]
 800560c:	42a3      	cmp	r3, r4
 800560e:	db01      	blt.n	8005614 <__sfputc_r+0x16>
 8005610:	290a      	cmp	r1, #10
 8005612:	d103      	bne.n	800561c <__sfputc_r+0x1e>
 8005614:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005618:	f000 bac4 	b.w	8005ba4 <__swbuf_r>
 800561c:	6813      	ldr	r3, [r2, #0]
 800561e:	1c58      	adds	r0, r3, #1
 8005620:	6010      	str	r0, [r2, #0]
 8005622:	7019      	strb	r1, [r3, #0]
 8005624:	4608      	mov	r0, r1
 8005626:	f85d 4b04 	ldr.w	r4, [sp], #4
 800562a:	4770      	bx	lr

0800562c <__sfputs_r>:
 800562c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800562e:	4606      	mov	r6, r0
 8005630:	460f      	mov	r7, r1
 8005632:	4614      	mov	r4, r2
 8005634:	18d5      	adds	r5, r2, r3
 8005636:	42ac      	cmp	r4, r5
 8005638:	d101      	bne.n	800563e <__sfputs_r+0x12>
 800563a:	2000      	movs	r0, #0
 800563c:	e007      	b.n	800564e <__sfputs_r+0x22>
 800563e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005642:	463a      	mov	r2, r7
 8005644:	4630      	mov	r0, r6
 8005646:	f7ff ffda 	bl	80055fe <__sfputc_r>
 800564a:	1c43      	adds	r3, r0, #1
 800564c:	d1f3      	bne.n	8005636 <__sfputs_r+0xa>
 800564e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005650 <_vfiprintf_r>:
 8005650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005654:	460d      	mov	r5, r1
 8005656:	b09d      	sub	sp, #116	; 0x74
 8005658:	4614      	mov	r4, r2
 800565a:	4698      	mov	r8, r3
 800565c:	4606      	mov	r6, r0
 800565e:	b118      	cbz	r0, 8005668 <_vfiprintf_r+0x18>
 8005660:	6a03      	ldr	r3, [r0, #32]
 8005662:	b90b      	cbnz	r3, 8005668 <_vfiprintf_r+0x18>
 8005664:	f7ff fd68 	bl	8005138 <__sinit>
 8005668:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800566a:	07d9      	lsls	r1, r3, #31
 800566c:	d405      	bmi.n	800567a <_vfiprintf_r+0x2a>
 800566e:	89ab      	ldrh	r3, [r5, #12]
 8005670:	059a      	lsls	r2, r3, #22
 8005672:	d402      	bmi.n	800567a <_vfiprintf_r+0x2a>
 8005674:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005676:	f7ff fe8e 	bl	8005396 <__retarget_lock_acquire_recursive>
 800567a:	89ab      	ldrh	r3, [r5, #12]
 800567c:	071b      	lsls	r3, r3, #28
 800567e:	d501      	bpl.n	8005684 <_vfiprintf_r+0x34>
 8005680:	692b      	ldr	r3, [r5, #16]
 8005682:	b99b      	cbnz	r3, 80056ac <_vfiprintf_r+0x5c>
 8005684:	4629      	mov	r1, r5
 8005686:	4630      	mov	r0, r6
 8005688:	f000 faca 	bl	8005c20 <__swsetup_r>
 800568c:	b170      	cbz	r0, 80056ac <_vfiprintf_r+0x5c>
 800568e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005690:	07dc      	lsls	r4, r3, #31
 8005692:	d504      	bpl.n	800569e <_vfiprintf_r+0x4e>
 8005694:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005698:	b01d      	add	sp, #116	; 0x74
 800569a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800569e:	89ab      	ldrh	r3, [r5, #12]
 80056a0:	0598      	lsls	r0, r3, #22
 80056a2:	d4f7      	bmi.n	8005694 <_vfiprintf_r+0x44>
 80056a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80056a6:	f7ff fe77 	bl	8005398 <__retarget_lock_release_recursive>
 80056aa:	e7f3      	b.n	8005694 <_vfiprintf_r+0x44>
 80056ac:	2300      	movs	r3, #0
 80056ae:	9309      	str	r3, [sp, #36]	; 0x24
 80056b0:	2320      	movs	r3, #32
 80056b2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80056b6:	f8cd 800c 	str.w	r8, [sp, #12]
 80056ba:	2330      	movs	r3, #48	; 0x30
 80056bc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8005870 <_vfiprintf_r+0x220>
 80056c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80056c4:	f04f 0901 	mov.w	r9, #1
 80056c8:	4623      	mov	r3, r4
 80056ca:	469a      	mov	sl, r3
 80056cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80056d0:	b10a      	cbz	r2, 80056d6 <_vfiprintf_r+0x86>
 80056d2:	2a25      	cmp	r2, #37	; 0x25
 80056d4:	d1f9      	bne.n	80056ca <_vfiprintf_r+0x7a>
 80056d6:	ebba 0b04 	subs.w	fp, sl, r4
 80056da:	d00b      	beq.n	80056f4 <_vfiprintf_r+0xa4>
 80056dc:	465b      	mov	r3, fp
 80056de:	4622      	mov	r2, r4
 80056e0:	4629      	mov	r1, r5
 80056e2:	4630      	mov	r0, r6
 80056e4:	f7ff ffa2 	bl	800562c <__sfputs_r>
 80056e8:	3001      	adds	r0, #1
 80056ea:	f000 80a9 	beq.w	8005840 <_vfiprintf_r+0x1f0>
 80056ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80056f0:	445a      	add	r2, fp
 80056f2:	9209      	str	r2, [sp, #36]	; 0x24
 80056f4:	f89a 3000 	ldrb.w	r3, [sl]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	f000 80a1 	beq.w	8005840 <_vfiprintf_r+0x1f0>
 80056fe:	2300      	movs	r3, #0
 8005700:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005704:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005708:	f10a 0a01 	add.w	sl, sl, #1
 800570c:	9304      	str	r3, [sp, #16]
 800570e:	9307      	str	r3, [sp, #28]
 8005710:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005714:	931a      	str	r3, [sp, #104]	; 0x68
 8005716:	4654      	mov	r4, sl
 8005718:	2205      	movs	r2, #5
 800571a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800571e:	4854      	ldr	r0, [pc, #336]	; (8005870 <_vfiprintf_r+0x220>)
 8005720:	f7fa fd5e 	bl	80001e0 <memchr>
 8005724:	9a04      	ldr	r2, [sp, #16]
 8005726:	b9d8      	cbnz	r0, 8005760 <_vfiprintf_r+0x110>
 8005728:	06d1      	lsls	r1, r2, #27
 800572a:	bf44      	itt	mi
 800572c:	2320      	movmi	r3, #32
 800572e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005732:	0713      	lsls	r3, r2, #28
 8005734:	bf44      	itt	mi
 8005736:	232b      	movmi	r3, #43	; 0x2b
 8005738:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800573c:	f89a 3000 	ldrb.w	r3, [sl]
 8005740:	2b2a      	cmp	r3, #42	; 0x2a
 8005742:	d015      	beq.n	8005770 <_vfiprintf_r+0x120>
 8005744:	9a07      	ldr	r2, [sp, #28]
 8005746:	4654      	mov	r4, sl
 8005748:	2000      	movs	r0, #0
 800574a:	f04f 0c0a 	mov.w	ip, #10
 800574e:	4621      	mov	r1, r4
 8005750:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005754:	3b30      	subs	r3, #48	; 0x30
 8005756:	2b09      	cmp	r3, #9
 8005758:	d94d      	bls.n	80057f6 <_vfiprintf_r+0x1a6>
 800575a:	b1b0      	cbz	r0, 800578a <_vfiprintf_r+0x13a>
 800575c:	9207      	str	r2, [sp, #28]
 800575e:	e014      	b.n	800578a <_vfiprintf_r+0x13a>
 8005760:	eba0 0308 	sub.w	r3, r0, r8
 8005764:	fa09 f303 	lsl.w	r3, r9, r3
 8005768:	4313      	orrs	r3, r2
 800576a:	9304      	str	r3, [sp, #16]
 800576c:	46a2      	mov	sl, r4
 800576e:	e7d2      	b.n	8005716 <_vfiprintf_r+0xc6>
 8005770:	9b03      	ldr	r3, [sp, #12]
 8005772:	1d19      	adds	r1, r3, #4
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	9103      	str	r1, [sp, #12]
 8005778:	2b00      	cmp	r3, #0
 800577a:	bfbb      	ittet	lt
 800577c:	425b      	neglt	r3, r3
 800577e:	f042 0202 	orrlt.w	r2, r2, #2
 8005782:	9307      	strge	r3, [sp, #28]
 8005784:	9307      	strlt	r3, [sp, #28]
 8005786:	bfb8      	it	lt
 8005788:	9204      	strlt	r2, [sp, #16]
 800578a:	7823      	ldrb	r3, [r4, #0]
 800578c:	2b2e      	cmp	r3, #46	; 0x2e
 800578e:	d10c      	bne.n	80057aa <_vfiprintf_r+0x15a>
 8005790:	7863      	ldrb	r3, [r4, #1]
 8005792:	2b2a      	cmp	r3, #42	; 0x2a
 8005794:	d134      	bne.n	8005800 <_vfiprintf_r+0x1b0>
 8005796:	9b03      	ldr	r3, [sp, #12]
 8005798:	1d1a      	adds	r2, r3, #4
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	9203      	str	r2, [sp, #12]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	bfb8      	it	lt
 80057a2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80057a6:	3402      	adds	r4, #2
 80057a8:	9305      	str	r3, [sp, #20]
 80057aa:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8005880 <_vfiprintf_r+0x230>
 80057ae:	7821      	ldrb	r1, [r4, #0]
 80057b0:	2203      	movs	r2, #3
 80057b2:	4650      	mov	r0, sl
 80057b4:	f7fa fd14 	bl	80001e0 <memchr>
 80057b8:	b138      	cbz	r0, 80057ca <_vfiprintf_r+0x17a>
 80057ba:	9b04      	ldr	r3, [sp, #16]
 80057bc:	eba0 000a 	sub.w	r0, r0, sl
 80057c0:	2240      	movs	r2, #64	; 0x40
 80057c2:	4082      	lsls	r2, r0
 80057c4:	4313      	orrs	r3, r2
 80057c6:	3401      	adds	r4, #1
 80057c8:	9304      	str	r3, [sp, #16]
 80057ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057ce:	4829      	ldr	r0, [pc, #164]	; (8005874 <_vfiprintf_r+0x224>)
 80057d0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80057d4:	2206      	movs	r2, #6
 80057d6:	f7fa fd03 	bl	80001e0 <memchr>
 80057da:	2800      	cmp	r0, #0
 80057dc:	d03f      	beq.n	800585e <_vfiprintf_r+0x20e>
 80057de:	4b26      	ldr	r3, [pc, #152]	; (8005878 <_vfiprintf_r+0x228>)
 80057e0:	bb1b      	cbnz	r3, 800582a <_vfiprintf_r+0x1da>
 80057e2:	9b03      	ldr	r3, [sp, #12]
 80057e4:	3307      	adds	r3, #7
 80057e6:	f023 0307 	bic.w	r3, r3, #7
 80057ea:	3308      	adds	r3, #8
 80057ec:	9303      	str	r3, [sp, #12]
 80057ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80057f0:	443b      	add	r3, r7
 80057f2:	9309      	str	r3, [sp, #36]	; 0x24
 80057f4:	e768      	b.n	80056c8 <_vfiprintf_r+0x78>
 80057f6:	fb0c 3202 	mla	r2, ip, r2, r3
 80057fa:	460c      	mov	r4, r1
 80057fc:	2001      	movs	r0, #1
 80057fe:	e7a6      	b.n	800574e <_vfiprintf_r+0xfe>
 8005800:	2300      	movs	r3, #0
 8005802:	3401      	adds	r4, #1
 8005804:	9305      	str	r3, [sp, #20]
 8005806:	4619      	mov	r1, r3
 8005808:	f04f 0c0a 	mov.w	ip, #10
 800580c:	4620      	mov	r0, r4
 800580e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005812:	3a30      	subs	r2, #48	; 0x30
 8005814:	2a09      	cmp	r2, #9
 8005816:	d903      	bls.n	8005820 <_vfiprintf_r+0x1d0>
 8005818:	2b00      	cmp	r3, #0
 800581a:	d0c6      	beq.n	80057aa <_vfiprintf_r+0x15a>
 800581c:	9105      	str	r1, [sp, #20]
 800581e:	e7c4      	b.n	80057aa <_vfiprintf_r+0x15a>
 8005820:	fb0c 2101 	mla	r1, ip, r1, r2
 8005824:	4604      	mov	r4, r0
 8005826:	2301      	movs	r3, #1
 8005828:	e7f0      	b.n	800580c <_vfiprintf_r+0x1bc>
 800582a:	ab03      	add	r3, sp, #12
 800582c:	9300      	str	r3, [sp, #0]
 800582e:	462a      	mov	r2, r5
 8005830:	4b12      	ldr	r3, [pc, #72]	; (800587c <_vfiprintf_r+0x22c>)
 8005832:	a904      	add	r1, sp, #16
 8005834:	4630      	mov	r0, r6
 8005836:	f3af 8000 	nop.w
 800583a:	4607      	mov	r7, r0
 800583c:	1c78      	adds	r0, r7, #1
 800583e:	d1d6      	bne.n	80057ee <_vfiprintf_r+0x19e>
 8005840:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005842:	07d9      	lsls	r1, r3, #31
 8005844:	d405      	bmi.n	8005852 <_vfiprintf_r+0x202>
 8005846:	89ab      	ldrh	r3, [r5, #12]
 8005848:	059a      	lsls	r2, r3, #22
 800584a:	d402      	bmi.n	8005852 <_vfiprintf_r+0x202>
 800584c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800584e:	f7ff fda3 	bl	8005398 <__retarget_lock_release_recursive>
 8005852:	89ab      	ldrh	r3, [r5, #12]
 8005854:	065b      	lsls	r3, r3, #25
 8005856:	f53f af1d 	bmi.w	8005694 <_vfiprintf_r+0x44>
 800585a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800585c:	e71c      	b.n	8005698 <_vfiprintf_r+0x48>
 800585e:	ab03      	add	r3, sp, #12
 8005860:	9300      	str	r3, [sp, #0]
 8005862:	462a      	mov	r2, r5
 8005864:	4b05      	ldr	r3, [pc, #20]	; (800587c <_vfiprintf_r+0x22c>)
 8005866:	a904      	add	r1, sp, #16
 8005868:	4630      	mov	r0, r6
 800586a:	f000 f879 	bl	8005960 <_printf_i>
 800586e:	e7e4      	b.n	800583a <_vfiprintf_r+0x1ea>
 8005870:	0800670b 	.word	0x0800670b
 8005874:	08006715 	.word	0x08006715
 8005878:	00000000 	.word	0x00000000
 800587c:	0800562d 	.word	0x0800562d
 8005880:	08006711 	.word	0x08006711

08005884 <_printf_common>:
 8005884:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005888:	4616      	mov	r6, r2
 800588a:	4699      	mov	r9, r3
 800588c:	688a      	ldr	r2, [r1, #8]
 800588e:	690b      	ldr	r3, [r1, #16]
 8005890:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005894:	4293      	cmp	r3, r2
 8005896:	bfb8      	it	lt
 8005898:	4613      	movlt	r3, r2
 800589a:	6033      	str	r3, [r6, #0]
 800589c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80058a0:	4607      	mov	r7, r0
 80058a2:	460c      	mov	r4, r1
 80058a4:	b10a      	cbz	r2, 80058aa <_printf_common+0x26>
 80058a6:	3301      	adds	r3, #1
 80058a8:	6033      	str	r3, [r6, #0]
 80058aa:	6823      	ldr	r3, [r4, #0]
 80058ac:	0699      	lsls	r1, r3, #26
 80058ae:	bf42      	ittt	mi
 80058b0:	6833      	ldrmi	r3, [r6, #0]
 80058b2:	3302      	addmi	r3, #2
 80058b4:	6033      	strmi	r3, [r6, #0]
 80058b6:	6825      	ldr	r5, [r4, #0]
 80058b8:	f015 0506 	ands.w	r5, r5, #6
 80058bc:	d106      	bne.n	80058cc <_printf_common+0x48>
 80058be:	f104 0a19 	add.w	sl, r4, #25
 80058c2:	68e3      	ldr	r3, [r4, #12]
 80058c4:	6832      	ldr	r2, [r6, #0]
 80058c6:	1a9b      	subs	r3, r3, r2
 80058c8:	42ab      	cmp	r3, r5
 80058ca:	dc26      	bgt.n	800591a <_printf_common+0x96>
 80058cc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80058d0:	1e13      	subs	r3, r2, #0
 80058d2:	6822      	ldr	r2, [r4, #0]
 80058d4:	bf18      	it	ne
 80058d6:	2301      	movne	r3, #1
 80058d8:	0692      	lsls	r2, r2, #26
 80058da:	d42b      	bmi.n	8005934 <_printf_common+0xb0>
 80058dc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80058e0:	4649      	mov	r1, r9
 80058e2:	4638      	mov	r0, r7
 80058e4:	47c0      	blx	r8
 80058e6:	3001      	adds	r0, #1
 80058e8:	d01e      	beq.n	8005928 <_printf_common+0xa4>
 80058ea:	6823      	ldr	r3, [r4, #0]
 80058ec:	6922      	ldr	r2, [r4, #16]
 80058ee:	f003 0306 	and.w	r3, r3, #6
 80058f2:	2b04      	cmp	r3, #4
 80058f4:	bf02      	ittt	eq
 80058f6:	68e5      	ldreq	r5, [r4, #12]
 80058f8:	6833      	ldreq	r3, [r6, #0]
 80058fa:	1aed      	subeq	r5, r5, r3
 80058fc:	68a3      	ldr	r3, [r4, #8]
 80058fe:	bf0c      	ite	eq
 8005900:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005904:	2500      	movne	r5, #0
 8005906:	4293      	cmp	r3, r2
 8005908:	bfc4      	itt	gt
 800590a:	1a9b      	subgt	r3, r3, r2
 800590c:	18ed      	addgt	r5, r5, r3
 800590e:	2600      	movs	r6, #0
 8005910:	341a      	adds	r4, #26
 8005912:	42b5      	cmp	r5, r6
 8005914:	d11a      	bne.n	800594c <_printf_common+0xc8>
 8005916:	2000      	movs	r0, #0
 8005918:	e008      	b.n	800592c <_printf_common+0xa8>
 800591a:	2301      	movs	r3, #1
 800591c:	4652      	mov	r2, sl
 800591e:	4649      	mov	r1, r9
 8005920:	4638      	mov	r0, r7
 8005922:	47c0      	blx	r8
 8005924:	3001      	adds	r0, #1
 8005926:	d103      	bne.n	8005930 <_printf_common+0xac>
 8005928:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800592c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005930:	3501      	adds	r5, #1
 8005932:	e7c6      	b.n	80058c2 <_printf_common+0x3e>
 8005934:	18e1      	adds	r1, r4, r3
 8005936:	1c5a      	adds	r2, r3, #1
 8005938:	2030      	movs	r0, #48	; 0x30
 800593a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800593e:	4422      	add	r2, r4
 8005940:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005944:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005948:	3302      	adds	r3, #2
 800594a:	e7c7      	b.n	80058dc <_printf_common+0x58>
 800594c:	2301      	movs	r3, #1
 800594e:	4622      	mov	r2, r4
 8005950:	4649      	mov	r1, r9
 8005952:	4638      	mov	r0, r7
 8005954:	47c0      	blx	r8
 8005956:	3001      	adds	r0, #1
 8005958:	d0e6      	beq.n	8005928 <_printf_common+0xa4>
 800595a:	3601      	adds	r6, #1
 800595c:	e7d9      	b.n	8005912 <_printf_common+0x8e>
	...

08005960 <_printf_i>:
 8005960:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005964:	7e0f      	ldrb	r7, [r1, #24]
 8005966:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005968:	2f78      	cmp	r7, #120	; 0x78
 800596a:	4691      	mov	r9, r2
 800596c:	4680      	mov	r8, r0
 800596e:	460c      	mov	r4, r1
 8005970:	469a      	mov	sl, r3
 8005972:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005976:	d807      	bhi.n	8005988 <_printf_i+0x28>
 8005978:	2f62      	cmp	r7, #98	; 0x62
 800597a:	d80a      	bhi.n	8005992 <_printf_i+0x32>
 800597c:	2f00      	cmp	r7, #0
 800597e:	f000 80d4 	beq.w	8005b2a <_printf_i+0x1ca>
 8005982:	2f58      	cmp	r7, #88	; 0x58
 8005984:	f000 80c0 	beq.w	8005b08 <_printf_i+0x1a8>
 8005988:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800598c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005990:	e03a      	b.n	8005a08 <_printf_i+0xa8>
 8005992:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005996:	2b15      	cmp	r3, #21
 8005998:	d8f6      	bhi.n	8005988 <_printf_i+0x28>
 800599a:	a101      	add	r1, pc, #4	; (adr r1, 80059a0 <_printf_i+0x40>)
 800599c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80059a0:	080059f9 	.word	0x080059f9
 80059a4:	08005a0d 	.word	0x08005a0d
 80059a8:	08005989 	.word	0x08005989
 80059ac:	08005989 	.word	0x08005989
 80059b0:	08005989 	.word	0x08005989
 80059b4:	08005989 	.word	0x08005989
 80059b8:	08005a0d 	.word	0x08005a0d
 80059bc:	08005989 	.word	0x08005989
 80059c0:	08005989 	.word	0x08005989
 80059c4:	08005989 	.word	0x08005989
 80059c8:	08005989 	.word	0x08005989
 80059cc:	08005b11 	.word	0x08005b11
 80059d0:	08005a39 	.word	0x08005a39
 80059d4:	08005acb 	.word	0x08005acb
 80059d8:	08005989 	.word	0x08005989
 80059dc:	08005989 	.word	0x08005989
 80059e0:	08005b33 	.word	0x08005b33
 80059e4:	08005989 	.word	0x08005989
 80059e8:	08005a39 	.word	0x08005a39
 80059ec:	08005989 	.word	0x08005989
 80059f0:	08005989 	.word	0x08005989
 80059f4:	08005ad3 	.word	0x08005ad3
 80059f8:	682b      	ldr	r3, [r5, #0]
 80059fa:	1d1a      	adds	r2, r3, #4
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	602a      	str	r2, [r5, #0]
 8005a00:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005a04:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005a08:	2301      	movs	r3, #1
 8005a0a:	e09f      	b.n	8005b4c <_printf_i+0x1ec>
 8005a0c:	6820      	ldr	r0, [r4, #0]
 8005a0e:	682b      	ldr	r3, [r5, #0]
 8005a10:	0607      	lsls	r7, r0, #24
 8005a12:	f103 0104 	add.w	r1, r3, #4
 8005a16:	6029      	str	r1, [r5, #0]
 8005a18:	d501      	bpl.n	8005a1e <_printf_i+0xbe>
 8005a1a:	681e      	ldr	r6, [r3, #0]
 8005a1c:	e003      	b.n	8005a26 <_printf_i+0xc6>
 8005a1e:	0646      	lsls	r6, r0, #25
 8005a20:	d5fb      	bpl.n	8005a1a <_printf_i+0xba>
 8005a22:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005a26:	2e00      	cmp	r6, #0
 8005a28:	da03      	bge.n	8005a32 <_printf_i+0xd2>
 8005a2a:	232d      	movs	r3, #45	; 0x2d
 8005a2c:	4276      	negs	r6, r6
 8005a2e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a32:	485a      	ldr	r0, [pc, #360]	; (8005b9c <_printf_i+0x23c>)
 8005a34:	230a      	movs	r3, #10
 8005a36:	e012      	b.n	8005a5e <_printf_i+0xfe>
 8005a38:	682b      	ldr	r3, [r5, #0]
 8005a3a:	6820      	ldr	r0, [r4, #0]
 8005a3c:	1d19      	adds	r1, r3, #4
 8005a3e:	6029      	str	r1, [r5, #0]
 8005a40:	0605      	lsls	r5, r0, #24
 8005a42:	d501      	bpl.n	8005a48 <_printf_i+0xe8>
 8005a44:	681e      	ldr	r6, [r3, #0]
 8005a46:	e002      	b.n	8005a4e <_printf_i+0xee>
 8005a48:	0641      	lsls	r1, r0, #25
 8005a4a:	d5fb      	bpl.n	8005a44 <_printf_i+0xe4>
 8005a4c:	881e      	ldrh	r6, [r3, #0]
 8005a4e:	4853      	ldr	r0, [pc, #332]	; (8005b9c <_printf_i+0x23c>)
 8005a50:	2f6f      	cmp	r7, #111	; 0x6f
 8005a52:	bf0c      	ite	eq
 8005a54:	2308      	moveq	r3, #8
 8005a56:	230a      	movne	r3, #10
 8005a58:	2100      	movs	r1, #0
 8005a5a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005a5e:	6865      	ldr	r5, [r4, #4]
 8005a60:	60a5      	str	r5, [r4, #8]
 8005a62:	2d00      	cmp	r5, #0
 8005a64:	bfa2      	ittt	ge
 8005a66:	6821      	ldrge	r1, [r4, #0]
 8005a68:	f021 0104 	bicge.w	r1, r1, #4
 8005a6c:	6021      	strge	r1, [r4, #0]
 8005a6e:	b90e      	cbnz	r6, 8005a74 <_printf_i+0x114>
 8005a70:	2d00      	cmp	r5, #0
 8005a72:	d04b      	beq.n	8005b0c <_printf_i+0x1ac>
 8005a74:	4615      	mov	r5, r2
 8005a76:	fbb6 f1f3 	udiv	r1, r6, r3
 8005a7a:	fb03 6711 	mls	r7, r3, r1, r6
 8005a7e:	5dc7      	ldrb	r7, [r0, r7]
 8005a80:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005a84:	4637      	mov	r7, r6
 8005a86:	42bb      	cmp	r3, r7
 8005a88:	460e      	mov	r6, r1
 8005a8a:	d9f4      	bls.n	8005a76 <_printf_i+0x116>
 8005a8c:	2b08      	cmp	r3, #8
 8005a8e:	d10b      	bne.n	8005aa8 <_printf_i+0x148>
 8005a90:	6823      	ldr	r3, [r4, #0]
 8005a92:	07de      	lsls	r6, r3, #31
 8005a94:	d508      	bpl.n	8005aa8 <_printf_i+0x148>
 8005a96:	6923      	ldr	r3, [r4, #16]
 8005a98:	6861      	ldr	r1, [r4, #4]
 8005a9a:	4299      	cmp	r1, r3
 8005a9c:	bfde      	ittt	le
 8005a9e:	2330      	movle	r3, #48	; 0x30
 8005aa0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005aa4:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005aa8:	1b52      	subs	r2, r2, r5
 8005aaa:	6122      	str	r2, [r4, #16]
 8005aac:	f8cd a000 	str.w	sl, [sp]
 8005ab0:	464b      	mov	r3, r9
 8005ab2:	aa03      	add	r2, sp, #12
 8005ab4:	4621      	mov	r1, r4
 8005ab6:	4640      	mov	r0, r8
 8005ab8:	f7ff fee4 	bl	8005884 <_printf_common>
 8005abc:	3001      	adds	r0, #1
 8005abe:	d14a      	bne.n	8005b56 <_printf_i+0x1f6>
 8005ac0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005ac4:	b004      	add	sp, #16
 8005ac6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005aca:	6823      	ldr	r3, [r4, #0]
 8005acc:	f043 0320 	orr.w	r3, r3, #32
 8005ad0:	6023      	str	r3, [r4, #0]
 8005ad2:	4833      	ldr	r0, [pc, #204]	; (8005ba0 <_printf_i+0x240>)
 8005ad4:	2778      	movs	r7, #120	; 0x78
 8005ad6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005ada:	6823      	ldr	r3, [r4, #0]
 8005adc:	6829      	ldr	r1, [r5, #0]
 8005ade:	061f      	lsls	r7, r3, #24
 8005ae0:	f851 6b04 	ldr.w	r6, [r1], #4
 8005ae4:	d402      	bmi.n	8005aec <_printf_i+0x18c>
 8005ae6:	065f      	lsls	r7, r3, #25
 8005ae8:	bf48      	it	mi
 8005aea:	b2b6      	uxthmi	r6, r6
 8005aec:	07df      	lsls	r7, r3, #31
 8005aee:	bf48      	it	mi
 8005af0:	f043 0320 	orrmi.w	r3, r3, #32
 8005af4:	6029      	str	r1, [r5, #0]
 8005af6:	bf48      	it	mi
 8005af8:	6023      	strmi	r3, [r4, #0]
 8005afa:	b91e      	cbnz	r6, 8005b04 <_printf_i+0x1a4>
 8005afc:	6823      	ldr	r3, [r4, #0]
 8005afe:	f023 0320 	bic.w	r3, r3, #32
 8005b02:	6023      	str	r3, [r4, #0]
 8005b04:	2310      	movs	r3, #16
 8005b06:	e7a7      	b.n	8005a58 <_printf_i+0xf8>
 8005b08:	4824      	ldr	r0, [pc, #144]	; (8005b9c <_printf_i+0x23c>)
 8005b0a:	e7e4      	b.n	8005ad6 <_printf_i+0x176>
 8005b0c:	4615      	mov	r5, r2
 8005b0e:	e7bd      	b.n	8005a8c <_printf_i+0x12c>
 8005b10:	682b      	ldr	r3, [r5, #0]
 8005b12:	6826      	ldr	r6, [r4, #0]
 8005b14:	6961      	ldr	r1, [r4, #20]
 8005b16:	1d18      	adds	r0, r3, #4
 8005b18:	6028      	str	r0, [r5, #0]
 8005b1a:	0635      	lsls	r5, r6, #24
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	d501      	bpl.n	8005b24 <_printf_i+0x1c4>
 8005b20:	6019      	str	r1, [r3, #0]
 8005b22:	e002      	b.n	8005b2a <_printf_i+0x1ca>
 8005b24:	0670      	lsls	r0, r6, #25
 8005b26:	d5fb      	bpl.n	8005b20 <_printf_i+0x1c0>
 8005b28:	8019      	strh	r1, [r3, #0]
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	6123      	str	r3, [r4, #16]
 8005b2e:	4615      	mov	r5, r2
 8005b30:	e7bc      	b.n	8005aac <_printf_i+0x14c>
 8005b32:	682b      	ldr	r3, [r5, #0]
 8005b34:	1d1a      	adds	r2, r3, #4
 8005b36:	602a      	str	r2, [r5, #0]
 8005b38:	681d      	ldr	r5, [r3, #0]
 8005b3a:	6862      	ldr	r2, [r4, #4]
 8005b3c:	2100      	movs	r1, #0
 8005b3e:	4628      	mov	r0, r5
 8005b40:	f7fa fb4e 	bl	80001e0 <memchr>
 8005b44:	b108      	cbz	r0, 8005b4a <_printf_i+0x1ea>
 8005b46:	1b40      	subs	r0, r0, r5
 8005b48:	6060      	str	r0, [r4, #4]
 8005b4a:	6863      	ldr	r3, [r4, #4]
 8005b4c:	6123      	str	r3, [r4, #16]
 8005b4e:	2300      	movs	r3, #0
 8005b50:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b54:	e7aa      	b.n	8005aac <_printf_i+0x14c>
 8005b56:	6923      	ldr	r3, [r4, #16]
 8005b58:	462a      	mov	r2, r5
 8005b5a:	4649      	mov	r1, r9
 8005b5c:	4640      	mov	r0, r8
 8005b5e:	47d0      	blx	sl
 8005b60:	3001      	adds	r0, #1
 8005b62:	d0ad      	beq.n	8005ac0 <_printf_i+0x160>
 8005b64:	6823      	ldr	r3, [r4, #0]
 8005b66:	079b      	lsls	r3, r3, #30
 8005b68:	d413      	bmi.n	8005b92 <_printf_i+0x232>
 8005b6a:	68e0      	ldr	r0, [r4, #12]
 8005b6c:	9b03      	ldr	r3, [sp, #12]
 8005b6e:	4298      	cmp	r0, r3
 8005b70:	bfb8      	it	lt
 8005b72:	4618      	movlt	r0, r3
 8005b74:	e7a6      	b.n	8005ac4 <_printf_i+0x164>
 8005b76:	2301      	movs	r3, #1
 8005b78:	4632      	mov	r2, r6
 8005b7a:	4649      	mov	r1, r9
 8005b7c:	4640      	mov	r0, r8
 8005b7e:	47d0      	blx	sl
 8005b80:	3001      	adds	r0, #1
 8005b82:	d09d      	beq.n	8005ac0 <_printf_i+0x160>
 8005b84:	3501      	adds	r5, #1
 8005b86:	68e3      	ldr	r3, [r4, #12]
 8005b88:	9903      	ldr	r1, [sp, #12]
 8005b8a:	1a5b      	subs	r3, r3, r1
 8005b8c:	42ab      	cmp	r3, r5
 8005b8e:	dcf2      	bgt.n	8005b76 <_printf_i+0x216>
 8005b90:	e7eb      	b.n	8005b6a <_printf_i+0x20a>
 8005b92:	2500      	movs	r5, #0
 8005b94:	f104 0619 	add.w	r6, r4, #25
 8005b98:	e7f5      	b.n	8005b86 <_printf_i+0x226>
 8005b9a:	bf00      	nop
 8005b9c:	0800671c 	.word	0x0800671c
 8005ba0:	0800672d 	.word	0x0800672d

08005ba4 <__swbuf_r>:
 8005ba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ba6:	460e      	mov	r6, r1
 8005ba8:	4614      	mov	r4, r2
 8005baa:	4605      	mov	r5, r0
 8005bac:	b118      	cbz	r0, 8005bb6 <__swbuf_r+0x12>
 8005bae:	6a03      	ldr	r3, [r0, #32]
 8005bb0:	b90b      	cbnz	r3, 8005bb6 <__swbuf_r+0x12>
 8005bb2:	f7ff fac1 	bl	8005138 <__sinit>
 8005bb6:	69a3      	ldr	r3, [r4, #24]
 8005bb8:	60a3      	str	r3, [r4, #8]
 8005bba:	89a3      	ldrh	r3, [r4, #12]
 8005bbc:	071a      	lsls	r2, r3, #28
 8005bbe:	d525      	bpl.n	8005c0c <__swbuf_r+0x68>
 8005bc0:	6923      	ldr	r3, [r4, #16]
 8005bc2:	b31b      	cbz	r3, 8005c0c <__swbuf_r+0x68>
 8005bc4:	6823      	ldr	r3, [r4, #0]
 8005bc6:	6922      	ldr	r2, [r4, #16]
 8005bc8:	1a98      	subs	r0, r3, r2
 8005bca:	6963      	ldr	r3, [r4, #20]
 8005bcc:	b2f6      	uxtb	r6, r6
 8005bce:	4283      	cmp	r3, r0
 8005bd0:	4637      	mov	r7, r6
 8005bd2:	dc04      	bgt.n	8005bde <__swbuf_r+0x3a>
 8005bd4:	4621      	mov	r1, r4
 8005bd6:	4628      	mov	r0, r5
 8005bd8:	f7ff fcd0 	bl	800557c <_fflush_r>
 8005bdc:	b9e0      	cbnz	r0, 8005c18 <__swbuf_r+0x74>
 8005bde:	68a3      	ldr	r3, [r4, #8]
 8005be0:	3b01      	subs	r3, #1
 8005be2:	60a3      	str	r3, [r4, #8]
 8005be4:	6823      	ldr	r3, [r4, #0]
 8005be6:	1c5a      	adds	r2, r3, #1
 8005be8:	6022      	str	r2, [r4, #0]
 8005bea:	701e      	strb	r6, [r3, #0]
 8005bec:	6962      	ldr	r2, [r4, #20]
 8005bee:	1c43      	adds	r3, r0, #1
 8005bf0:	429a      	cmp	r2, r3
 8005bf2:	d004      	beq.n	8005bfe <__swbuf_r+0x5a>
 8005bf4:	89a3      	ldrh	r3, [r4, #12]
 8005bf6:	07db      	lsls	r3, r3, #31
 8005bf8:	d506      	bpl.n	8005c08 <__swbuf_r+0x64>
 8005bfa:	2e0a      	cmp	r6, #10
 8005bfc:	d104      	bne.n	8005c08 <__swbuf_r+0x64>
 8005bfe:	4621      	mov	r1, r4
 8005c00:	4628      	mov	r0, r5
 8005c02:	f7ff fcbb 	bl	800557c <_fflush_r>
 8005c06:	b938      	cbnz	r0, 8005c18 <__swbuf_r+0x74>
 8005c08:	4638      	mov	r0, r7
 8005c0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c0c:	4621      	mov	r1, r4
 8005c0e:	4628      	mov	r0, r5
 8005c10:	f000 f806 	bl	8005c20 <__swsetup_r>
 8005c14:	2800      	cmp	r0, #0
 8005c16:	d0d5      	beq.n	8005bc4 <__swbuf_r+0x20>
 8005c18:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8005c1c:	e7f4      	b.n	8005c08 <__swbuf_r+0x64>
	...

08005c20 <__swsetup_r>:
 8005c20:	b538      	push	{r3, r4, r5, lr}
 8005c22:	4b2a      	ldr	r3, [pc, #168]	; (8005ccc <__swsetup_r+0xac>)
 8005c24:	4605      	mov	r5, r0
 8005c26:	6818      	ldr	r0, [r3, #0]
 8005c28:	460c      	mov	r4, r1
 8005c2a:	b118      	cbz	r0, 8005c34 <__swsetup_r+0x14>
 8005c2c:	6a03      	ldr	r3, [r0, #32]
 8005c2e:	b90b      	cbnz	r3, 8005c34 <__swsetup_r+0x14>
 8005c30:	f7ff fa82 	bl	8005138 <__sinit>
 8005c34:	89a3      	ldrh	r3, [r4, #12]
 8005c36:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005c3a:	0718      	lsls	r0, r3, #28
 8005c3c:	d422      	bmi.n	8005c84 <__swsetup_r+0x64>
 8005c3e:	06d9      	lsls	r1, r3, #27
 8005c40:	d407      	bmi.n	8005c52 <__swsetup_r+0x32>
 8005c42:	2309      	movs	r3, #9
 8005c44:	602b      	str	r3, [r5, #0]
 8005c46:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005c4a:	81a3      	strh	r3, [r4, #12]
 8005c4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005c50:	e034      	b.n	8005cbc <__swsetup_r+0x9c>
 8005c52:	0758      	lsls	r0, r3, #29
 8005c54:	d512      	bpl.n	8005c7c <__swsetup_r+0x5c>
 8005c56:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005c58:	b141      	cbz	r1, 8005c6c <__swsetup_r+0x4c>
 8005c5a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005c5e:	4299      	cmp	r1, r3
 8005c60:	d002      	beq.n	8005c68 <__swsetup_r+0x48>
 8005c62:	4628      	mov	r0, r5
 8005c64:	f7ff fbb8 	bl	80053d8 <_free_r>
 8005c68:	2300      	movs	r3, #0
 8005c6a:	6363      	str	r3, [r4, #52]	; 0x34
 8005c6c:	89a3      	ldrh	r3, [r4, #12]
 8005c6e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005c72:	81a3      	strh	r3, [r4, #12]
 8005c74:	2300      	movs	r3, #0
 8005c76:	6063      	str	r3, [r4, #4]
 8005c78:	6923      	ldr	r3, [r4, #16]
 8005c7a:	6023      	str	r3, [r4, #0]
 8005c7c:	89a3      	ldrh	r3, [r4, #12]
 8005c7e:	f043 0308 	orr.w	r3, r3, #8
 8005c82:	81a3      	strh	r3, [r4, #12]
 8005c84:	6923      	ldr	r3, [r4, #16]
 8005c86:	b94b      	cbnz	r3, 8005c9c <__swsetup_r+0x7c>
 8005c88:	89a3      	ldrh	r3, [r4, #12]
 8005c8a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005c8e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c92:	d003      	beq.n	8005c9c <__swsetup_r+0x7c>
 8005c94:	4621      	mov	r1, r4
 8005c96:	4628      	mov	r0, r5
 8005c98:	f000 f884 	bl	8005da4 <__smakebuf_r>
 8005c9c:	89a0      	ldrh	r0, [r4, #12]
 8005c9e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005ca2:	f010 0301 	ands.w	r3, r0, #1
 8005ca6:	d00a      	beq.n	8005cbe <__swsetup_r+0x9e>
 8005ca8:	2300      	movs	r3, #0
 8005caa:	60a3      	str	r3, [r4, #8]
 8005cac:	6963      	ldr	r3, [r4, #20]
 8005cae:	425b      	negs	r3, r3
 8005cb0:	61a3      	str	r3, [r4, #24]
 8005cb2:	6923      	ldr	r3, [r4, #16]
 8005cb4:	b943      	cbnz	r3, 8005cc8 <__swsetup_r+0xa8>
 8005cb6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005cba:	d1c4      	bne.n	8005c46 <__swsetup_r+0x26>
 8005cbc:	bd38      	pop	{r3, r4, r5, pc}
 8005cbe:	0781      	lsls	r1, r0, #30
 8005cc0:	bf58      	it	pl
 8005cc2:	6963      	ldrpl	r3, [r4, #20]
 8005cc4:	60a3      	str	r3, [r4, #8]
 8005cc6:	e7f4      	b.n	8005cb2 <__swsetup_r+0x92>
 8005cc8:	2000      	movs	r0, #0
 8005cca:	e7f7      	b.n	8005cbc <__swsetup_r+0x9c>
 8005ccc:	20000064 	.word	0x20000064

08005cd0 <_raise_r>:
 8005cd0:	291f      	cmp	r1, #31
 8005cd2:	b538      	push	{r3, r4, r5, lr}
 8005cd4:	4604      	mov	r4, r0
 8005cd6:	460d      	mov	r5, r1
 8005cd8:	d904      	bls.n	8005ce4 <_raise_r+0x14>
 8005cda:	2316      	movs	r3, #22
 8005cdc:	6003      	str	r3, [r0, #0]
 8005cde:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005ce2:	bd38      	pop	{r3, r4, r5, pc}
 8005ce4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8005ce6:	b112      	cbz	r2, 8005cee <_raise_r+0x1e>
 8005ce8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005cec:	b94b      	cbnz	r3, 8005d02 <_raise_r+0x32>
 8005cee:	4620      	mov	r0, r4
 8005cf0:	f000 f830 	bl	8005d54 <_getpid_r>
 8005cf4:	462a      	mov	r2, r5
 8005cf6:	4601      	mov	r1, r0
 8005cf8:	4620      	mov	r0, r4
 8005cfa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005cfe:	f000 b817 	b.w	8005d30 <_kill_r>
 8005d02:	2b01      	cmp	r3, #1
 8005d04:	d00a      	beq.n	8005d1c <_raise_r+0x4c>
 8005d06:	1c59      	adds	r1, r3, #1
 8005d08:	d103      	bne.n	8005d12 <_raise_r+0x42>
 8005d0a:	2316      	movs	r3, #22
 8005d0c:	6003      	str	r3, [r0, #0]
 8005d0e:	2001      	movs	r0, #1
 8005d10:	e7e7      	b.n	8005ce2 <_raise_r+0x12>
 8005d12:	2400      	movs	r4, #0
 8005d14:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005d18:	4628      	mov	r0, r5
 8005d1a:	4798      	blx	r3
 8005d1c:	2000      	movs	r0, #0
 8005d1e:	e7e0      	b.n	8005ce2 <_raise_r+0x12>

08005d20 <raise>:
 8005d20:	4b02      	ldr	r3, [pc, #8]	; (8005d2c <raise+0xc>)
 8005d22:	4601      	mov	r1, r0
 8005d24:	6818      	ldr	r0, [r3, #0]
 8005d26:	f7ff bfd3 	b.w	8005cd0 <_raise_r>
 8005d2a:	bf00      	nop
 8005d2c:	20000064 	.word	0x20000064

08005d30 <_kill_r>:
 8005d30:	b538      	push	{r3, r4, r5, lr}
 8005d32:	4d07      	ldr	r5, [pc, #28]	; (8005d50 <_kill_r+0x20>)
 8005d34:	2300      	movs	r3, #0
 8005d36:	4604      	mov	r4, r0
 8005d38:	4608      	mov	r0, r1
 8005d3a:	4611      	mov	r1, r2
 8005d3c:	602b      	str	r3, [r5, #0]
 8005d3e:	f7fb fec3 	bl	8001ac8 <_kill>
 8005d42:	1c43      	adds	r3, r0, #1
 8005d44:	d102      	bne.n	8005d4c <_kill_r+0x1c>
 8005d46:	682b      	ldr	r3, [r5, #0]
 8005d48:	b103      	cbz	r3, 8005d4c <_kill_r+0x1c>
 8005d4a:	6023      	str	r3, [r4, #0]
 8005d4c:	bd38      	pop	{r3, r4, r5, pc}
 8005d4e:	bf00      	nop
 8005d50:	20005e24 	.word	0x20005e24

08005d54 <_getpid_r>:
 8005d54:	f7fb beb0 	b.w	8001ab8 <_getpid>

08005d58 <__swhatbuf_r>:
 8005d58:	b570      	push	{r4, r5, r6, lr}
 8005d5a:	460c      	mov	r4, r1
 8005d5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d60:	2900      	cmp	r1, #0
 8005d62:	b096      	sub	sp, #88	; 0x58
 8005d64:	4615      	mov	r5, r2
 8005d66:	461e      	mov	r6, r3
 8005d68:	da0d      	bge.n	8005d86 <__swhatbuf_r+0x2e>
 8005d6a:	89a3      	ldrh	r3, [r4, #12]
 8005d6c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005d70:	f04f 0100 	mov.w	r1, #0
 8005d74:	bf0c      	ite	eq
 8005d76:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8005d7a:	2340      	movne	r3, #64	; 0x40
 8005d7c:	2000      	movs	r0, #0
 8005d7e:	6031      	str	r1, [r6, #0]
 8005d80:	602b      	str	r3, [r5, #0]
 8005d82:	b016      	add	sp, #88	; 0x58
 8005d84:	bd70      	pop	{r4, r5, r6, pc}
 8005d86:	466a      	mov	r2, sp
 8005d88:	f000 f848 	bl	8005e1c <_fstat_r>
 8005d8c:	2800      	cmp	r0, #0
 8005d8e:	dbec      	blt.n	8005d6a <__swhatbuf_r+0x12>
 8005d90:	9901      	ldr	r1, [sp, #4]
 8005d92:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8005d96:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8005d9a:	4259      	negs	r1, r3
 8005d9c:	4159      	adcs	r1, r3
 8005d9e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005da2:	e7eb      	b.n	8005d7c <__swhatbuf_r+0x24>

08005da4 <__smakebuf_r>:
 8005da4:	898b      	ldrh	r3, [r1, #12]
 8005da6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005da8:	079d      	lsls	r5, r3, #30
 8005daa:	4606      	mov	r6, r0
 8005dac:	460c      	mov	r4, r1
 8005dae:	d507      	bpl.n	8005dc0 <__smakebuf_r+0x1c>
 8005db0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005db4:	6023      	str	r3, [r4, #0]
 8005db6:	6123      	str	r3, [r4, #16]
 8005db8:	2301      	movs	r3, #1
 8005dba:	6163      	str	r3, [r4, #20]
 8005dbc:	b002      	add	sp, #8
 8005dbe:	bd70      	pop	{r4, r5, r6, pc}
 8005dc0:	ab01      	add	r3, sp, #4
 8005dc2:	466a      	mov	r2, sp
 8005dc4:	f7ff ffc8 	bl	8005d58 <__swhatbuf_r>
 8005dc8:	9900      	ldr	r1, [sp, #0]
 8005dca:	4605      	mov	r5, r0
 8005dcc:	4630      	mov	r0, r6
 8005dce:	f7ff f82f 	bl	8004e30 <_malloc_r>
 8005dd2:	b948      	cbnz	r0, 8005de8 <__smakebuf_r+0x44>
 8005dd4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005dd8:	059a      	lsls	r2, r3, #22
 8005dda:	d4ef      	bmi.n	8005dbc <__smakebuf_r+0x18>
 8005ddc:	f023 0303 	bic.w	r3, r3, #3
 8005de0:	f043 0302 	orr.w	r3, r3, #2
 8005de4:	81a3      	strh	r3, [r4, #12]
 8005de6:	e7e3      	b.n	8005db0 <__smakebuf_r+0xc>
 8005de8:	89a3      	ldrh	r3, [r4, #12]
 8005dea:	6020      	str	r0, [r4, #0]
 8005dec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005df0:	81a3      	strh	r3, [r4, #12]
 8005df2:	9b00      	ldr	r3, [sp, #0]
 8005df4:	6163      	str	r3, [r4, #20]
 8005df6:	9b01      	ldr	r3, [sp, #4]
 8005df8:	6120      	str	r0, [r4, #16]
 8005dfa:	b15b      	cbz	r3, 8005e14 <__smakebuf_r+0x70>
 8005dfc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005e00:	4630      	mov	r0, r6
 8005e02:	f000 f81d 	bl	8005e40 <_isatty_r>
 8005e06:	b128      	cbz	r0, 8005e14 <__smakebuf_r+0x70>
 8005e08:	89a3      	ldrh	r3, [r4, #12]
 8005e0a:	f023 0303 	bic.w	r3, r3, #3
 8005e0e:	f043 0301 	orr.w	r3, r3, #1
 8005e12:	81a3      	strh	r3, [r4, #12]
 8005e14:	89a3      	ldrh	r3, [r4, #12]
 8005e16:	431d      	orrs	r5, r3
 8005e18:	81a5      	strh	r5, [r4, #12]
 8005e1a:	e7cf      	b.n	8005dbc <__smakebuf_r+0x18>

08005e1c <_fstat_r>:
 8005e1c:	b538      	push	{r3, r4, r5, lr}
 8005e1e:	4d07      	ldr	r5, [pc, #28]	; (8005e3c <_fstat_r+0x20>)
 8005e20:	2300      	movs	r3, #0
 8005e22:	4604      	mov	r4, r0
 8005e24:	4608      	mov	r0, r1
 8005e26:	4611      	mov	r1, r2
 8005e28:	602b      	str	r3, [r5, #0]
 8005e2a:	f7fb feac 	bl	8001b86 <_fstat>
 8005e2e:	1c43      	adds	r3, r0, #1
 8005e30:	d102      	bne.n	8005e38 <_fstat_r+0x1c>
 8005e32:	682b      	ldr	r3, [r5, #0]
 8005e34:	b103      	cbz	r3, 8005e38 <_fstat_r+0x1c>
 8005e36:	6023      	str	r3, [r4, #0]
 8005e38:	bd38      	pop	{r3, r4, r5, pc}
 8005e3a:	bf00      	nop
 8005e3c:	20005e24 	.word	0x20005e24

08005e40 <_isatty_r>:
 8005e40:	b538      	push	{r3, r4, r5, lr}
 8005e42:	4d06      	ldr	r5, [pc, #24]	; (8005e5c <_isatty_r+0x1c>)
 8005e44:	2300      	movs	r3, #0
 8005e46:	4604      	mov	r4, r0
 8005e48:	4608      	mov	r0, r1
 8005e4a:	602b      	str	r3, [r5, #0]
 8005e4c:	f7fb feab 	bl	8001ba6 <_isatty>
 8005e50:	1c43      	adds	r3, r0, #1
 8005e52:	d102      	bne.n	8005e5a <_isatty_r+0x1a>
 8005e54:	682b      	ldr	r3, [r5, #0]
 8005e56:	b103      	cbz	r3, 8005e5a <_isatty_r+0x1a>
 8005e58:	6023      	str	r3, [r4, #0]
 8005e5a:	bd38      	pop	{r3, r4, r5, pc}
 8005e5c:	20005e24 	.word	0x20005e24

08005e60 <_gettimeofday>:
 8005e60:	4b02      	ldr	r3, [pc, #8]	; (8005e6c <_gettimeofday+0xc>)
 8005e62:	2258      	movs	r2, #88	; 0x58
 8005e64:	601a      	str	r2, [r3, #0]
 8005e66:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005e6a:	4770      	bx	lr
 8005e6c:	20005e24 	.word	0x20005e24

08005e70 <_init>:
 8005e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e72:	bf00      	nop
 8005e74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e76:	bc08      	pop	{r3}
 8005e78:	469e      	mov	lr, r3
 8005e7a:	4770      	bx	lr

08005e7c <_fini>:
 8005e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e7e:	bf00      	nop
 8005e80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e82:	bc08      	pop	{r3}
 8005e84:	469e      	mov	lr, r3
 8005e86:	4770      	bx	lr
