Analysis & Synthesis report for mips32
Sun Nov 20 11:48:01 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |mips32|FSM2_5
 11. State Machine - |mips32|FSM2_4
 12. State Machine - |mips32|FSM2_3
 13. State Machine - |mips32|FSM2_2
 14. State Machine - |mips32|FSM2_1
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for mem_inst:mem_i|altsyncram:altsyncram_component|altsyncram_cmi1:auto_generated
 20. Source assignments for mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated
 21. Parameter Settings for User Entity Instance: mem_inst:mem_i|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: mem_data:mem_d|altsyncram:altsyncram_component
 23. altsyncram Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "mem_inst:mem_i"
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Nov 20 11:48:00 2016       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; mips32                                      ;
; Top-level Entity Name              ; mips32                                      ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 20,043                                      ;
;     Total combinational functions  ; 20,043                                      ;
;     Dedicated logic registers      ; 2,021                                       ;
; Total registers                    ; 2021                                        ;
; Total pins                         ; 103                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 32,768                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; mips32             ; mips32             ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                         ; Library ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------------+---------+
; mem_data.mif                     ; yes             ; User Memory Initialization File  ; C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.mif           ;         ;
; mem_data.vhd                     ; yes             ; User Wizard-Generated File       ; C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd           ;         ;
; mips32.v                         ; yes             ; User Verilog HDL File            ; C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v               ;         ;
; displayDecoder.v                 ; yes             ; User Verilog HDL File            ; C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/displayDecoder.v       ;         ;
; mem_inst.mif                     ; yes             ; User Memory Initialization File  ; C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_inst.mif           ;         ;
; mem_inst.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_inst.v             ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf                            ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; e:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                     ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; e:/quartus/quartus/libraries/megafunctions/lpm_mux.inc                               ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; e:/quartus/quartus/libraries/megafunctions/lpm_decode.inc                            ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                     ; e:/quartus/quartus/libraries/megafunctions/aglobal160.inc                            ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; e:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                             ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; e:/quartus/quartus/libraries/megafunctions/altrom.inc                                ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; e:/quartus/quartus/libraries/megafunctions/altram.inc                                ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; e:/quartus/quartus/libraries/megafunctions/altdpram.inc                              ;         ;
; db/altsyncram_cmi1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_cmi1.tdf ;         ;
; db/altsyncram_tgi1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf ;         ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimated Total logic elements              ; 20,043  ;
;                                             ;         ;
; Total combinational functions               ; 20043   ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 16068   ;
;     -- 3 input functions                    ; 3385    ;
;     -- <=2 input functions                  ; 590     ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 19046   ;
;     -- arithmetic mode                      ; 997     ;
;                                             ;         ;
; Total registers                             ; 2021    ;
;     -- Dedicated logic registers            ; 2021    ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 103     ;
; Total memory bits                           ; 32768   ;
;                                             ;         ;
; Embedded Multiplier 9-bit elements          ; 0       ;
;                                             ;         ;
; Maximum fan-out node                        ; clk[25] ;
; Maximum fan-out                             ; 1965    ;
; Total fan-out                               ; 82013   ;
; Average fan-out                             ; 3.68    ;
+---------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                            ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                   ; Entity Name     ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+-----------------+--------------+
; |mips32                                   ; 20043 (20043)     ; 2021 (2021)  ; 32768       ; 0            ; 0       ; 0         ; 103  ; 0            ; |mips32                                                                               ; mips32          ; work         ;
;    |mem_inst:mem_i|                       ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32|mem_inst:mem_i                                                                ; mem_inst        ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32|mem_inst:mem_i|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_cmi1:auto_generated| ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips32|mem_inst:mem_i|altsyncram:altsyncram_component|altsyncram_cmi1:auto_generated ; altsyncram_cmi1 ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-----------------+
; Name                                                                                     ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF             ;
+------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-----------------+
; mem_inst:mem_i|altsyncram:altsyncram_component|altsyncram_cmi1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 32           ; --           ; --           ; 32768 ; ../mem_inst.mif ;
+------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-----------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                    ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |mips32|mem_inst:mem_i ; mem_inst.v      ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mips32|FSM2_5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+
; Name                    ; FSM2_5.0000000010110101 ; FSM2_5.0000000010100101 ; FSM2_5.0000000000010010 ; FSM2_5.0000000000010001 ; FSM2_5.0000000000010000 ; FSM2_5.0000000000001111 ; FSM2_5.0000000000001110 ; FSM2_5.0000000000001101 ; FSM2_5.0000000000001100 ; FSM2_5.0000000000001011 ; FSM2_5.0000000000001001 ; FSM2_5.0000000000001000 ; FSM2_5.0000000000000111 ; FSM2_5.0000000000000110 ; FSM2_5.0000000000000101 ; FSM2_5.0000000000000100 ; FSM2_5.0000000000000011 ; FSM2_5.0000000000000010 ; FSM2_5.0000000000000001 ; FSM2_5.0000000000000000 ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+
; FSM2_5.0000000000000000 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ;
; FSM2_5.0000000000000001 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 1                       ;
; FSM2_5.0000000000000010 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 1                       ;
; FSM2_5.0000000000000011 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 1                       ;
; FSM2_5.0000000000000100 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_5.0000000000000101 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_5.0000000000000110 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_5.0000000000000111 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_5.0000000000001000 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_5.0000000000001001 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_5.0000000000001011 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_5.0000000000001100 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_5.0000000000001101 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_5.0000000000001110 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_5.0000000000001111 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_5.0000000000010000 ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_5.0000000000010001 ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_5.0000000000010010 ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_5.0000000010100101 ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_5.0000000010110101 ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mips32|FSM2_4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+
; Name                    ; FSM2_4.0000000010110100 ; FSM2_4.0000000010100100 ; FSM2_4.0000000000010010 ; FSM2_4.0000000000010001 ; FSM2_4.0000000000010000 ; FSM2_4.0000000000001111 ; FSM2_4.0000000000001110 ; FSM2_4.0000000000001101 ; FSM2_4.0000000000001100 ; FSM2_4.0000000000001011 ; FSM2_4.0000000000001001 ; FSM2_4.0000000000001000 ; FSM2_4.0000000000000111 ; FSM2_4.0000000000000110 ; FSM2_4.0000000000000101 ; FSM2_4.0000000000000100 ; FSM2_4.0000000000000011 ; FSM2_4.0000000000000010 ; FSM2_4.0000000000000001 ; FSM2_4.0000000000000000 ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+
; FSM2_4.0000000000000000 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ;
; FSM2_4.0000000000000001 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 1                       ;
; FSM2_4.0000000000000010 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 1                       ;
; FSM2_4.0000000000000011 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 1                       ;
; FSM2_4.0000000000000100 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_4.0000000000000101 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_4.0000000000000110 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_4.0000000000000111 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_4.0000000000001000 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_4.0000000000001001 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_4.0000000000001011 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_4.0000000000001100 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_4.0000000000001101 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_4.0000000000001110 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_4.0000000000001111 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_4.0000000000010000 ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_4.0000000000010001 ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_4.0000000000010010 ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_4.0000000010100100 ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_4.0000000010110100 ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mips32|FSM2_3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+
; Name                    ; FSM2_3.0000000010110011 ; FSM2_3.0000000010100011 ; FSM2_3.0000000000010010 ; FSM2_3.0000000000010001 ; FSM2_3.0000000000010000 ; FSM2_3.0000000000001111 ; FSM2_3.0000000000001110 ; FSM2_3.0000000000001101 ; FSM2_3.0000000000001100 ; FSM2_3.0000000000001011 ; FSM2_3.0000000000001001 ; FSM2_3.0000000000001000 ; FSM2_3.0000000000000111 ; FSM2_3.0000000000000110 ; FSM2_3.0000000000000101 ; FSM2_3.0000000000000100 ; FSM2_3.0000000000000011 ; FSM2_3.0000000000000010 ; FSM2_3.0000000000000001 ; FSM2_3.0000000000000000 ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+
; FSM2_3.0000000000000000 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ;
; FSM2_3.0000000000000001 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 1                       ;
; FSM2_3.0000000000000010 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 1                       ;
; FSM2_3.0000000000000011 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 1                       ;
; FSM2_3.0000000000000100 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_3.0000000000000101 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_3.0000000000000110 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_3.0000000000000111 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_3.0000000000001000 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_3.0000000000001001 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_3.0000000000001011 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_3.0000000000001100 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_3.0000000000001101 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_3.0000000000001110 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_3.0000000000001111 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_3.0000000000010000 ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_3.0000000000010001 ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_3.0000000000010010 ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_3.0000000010100011 ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_3.0000000010110011 ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mips32|FSM2_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+
; Name                    ; FSM2_2.0000000010110010 ; FSM2_2.0000000010100010 ; FSM2_2.0000000000010010 ; FSM2_2.0000000000010001 ; FSM2_2.0000000000010000 ; FSM2_2.0000000000001111 ; FSM2_2.0000000000001110 ; FSM2_2.0000000000001101 ; FSM2_2.0000000000001100 ; FSM2_2.0000000000001011 ; FSM2_2.0000000000001001 ; FSM2_2.0000000000001000 ; FSM2_2.0000000000000111 ; FSM2_2.0000000000000110 ; FSM2_2.0000000000000101 ; FSM2_2.0000000000000100 ; FSM2_2.0000000000000011 ; FSM2_2.0000000000000010 ; FSM2_2.0000000000000001 ; FSM2_2.0000000000000000 ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+
; FSM2_2.0000000000000000 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ;
; FSM2_2.0000000000000001 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 1                       ;
; FSM2_2.0000000000000010 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 1                       ;
; FSM2_2.0000000000000011 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 1                       ;
; FSM2_2.0000000000000100 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_2.0000000000000101 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_2.0000000000000110 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_2.0000000000000111 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_2.0000000000001000 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_2.0000000000001001 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_2.0000000000001011 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_2.0000000000001100 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_2.0000000000001101 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_2.0000000000001110 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_2.0000000000001111 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_2.0000000000010000 ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_2.0000000000010001 ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_2.0000000000010010 ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_2.0000000010100010 ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_2.0000000010110010 ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mips32|FSM2_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+
; Name                    ; FSM2_1.0000000010110001 ; FSM2_1.0000000010100001 ; FSM2_1.0000000000010010 ; FSM2_1.0000000000010001 ; FSM2_1.0000000000010000 ; FSM2_1.0000000000001111 ; FSM2_1.0000000000001110 ; FSM2_1.0000000000001101 ; FSM2_1.0000000000001100 ; FSM2_1.0000000000001011 ; FSM2_1.0000000000001001 ; FSM2_1.0000000000001000 ; FSM2_1.0000000000000111 ; FSM2_1.0000000000000110 ; FSM2_1.0000000000000101 ; FSM2_1.0000000000000100 ; FSM2_1.0000000000000011 ; FSM2_1.0000000000000010 ; FSM2_1.0000000000000001 ; FSM2_1.0000000000000000 ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+
; FSM2_1.0000000000000000 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ;
; FSM2_1.0000000000000001 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 1                       ;
; FSM2_1.0000000000000010 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 1                       ;
; FSM2_1.0000000000000011 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 1                       ;
; FSM2_1.0000000000000100 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_1.0000000000000101 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_1.0000000000000110 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_1.0000000000000111 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_1.0000000000001000 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_1.0000000000001001 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_1.0000000000001011 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_1.0000000000001100 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_1.0000000000001101 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_1.0000000000001110 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_1.0000000000001111 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_1.0000000000010000 ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_1.0000000000010001 ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_1.0000000000010010 ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_1.0000000010100001 ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; FSM2_1.0000000010110001 ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; imm_1[27..31]                           ; Merged with imm_1[26]                  ;
; imm_2[27..31]                           ; Merged with imm_2[26]                  ;
; imm_3[27..31]                           ; Merged with imm_3[26]                  ;
; imm_4[27..31]                           ; Merged with imm_4[26]                  ;
; imm_5[27..31]                           ; Merged with imm_5[26]                  ;
; imm_5[26]                               ; Stuck at GND due to stuck port data_in ;
; imm_1[26]                               ; Stuck at GND due to stuck port data_in ;
; imm_2[26]                               ; Stuck at GND due to stuck port data_in ;
; imm_3[26]                               ; Stuck at GND due to stuck port data_in ;
; imm_4[26]                               ; Stuck at GND due to stuck port data_in ;
; FSM2_5~22                               ; Lost fanout                            ;
; FSM2_5~23                               ; Lost fanout                            ;
; FSM2_5~24                               ; Lost fanout                            ;
; FSM2_5~25                               ; Lost fanout                            ;
; FSM2_5~26                               ; Lost fanout                            ;
; FSM2_5~27                               ; Lost fanout                            ;
; FSM2_5~28                               ; Lost fanout                            ;
; FSM2_5~29                               ; Lost fanout                            ;
; FSM2_5~30                               ; Lost fanout                            ;
; FSM2_5~31                               ; Lost fanout                            ;
; FSM2_5~32                               ; Lost fanout                            ;
; FSM2_5~33                               ; Lost fanout                            ;
; FSM2_5~34                               ; Lost fanout                            ;
; FSM2_5~35                               ; Lost fanout                            ;
; FSM2_5~36                               ; Lost fanout                            ;
; FSM2_5~37                               ; Lost fanout                            ;
; FSM2_4~22                               ; Lost fanout                            ;
; FSM2_4~23                               ; Lost fanout                            ;
; FSM2_4~24                               ; Lost fanout                            ;
; FSM2_4~25                               ; Lost fanout                            ;
; FSM2_4~26                               ; Lost fanout                            ;
; FSM2_4~27                               ; Lost fanout                            ;
; FSM2_4~28                               ; Lost fanout                            ;
; FSM2_4~29                               ; Lost fanout                            ;
; FSM2_4~30                               ; Lost fanout                            ;
; FSM2_4~31                               ; Lost fanout                            ;
; FSM2_4~32                               ; Lost fanout                            ;
; FSM2_4~33                               ; Lost fanout                            ;
; FSM2_4~34                               ; Lost fanout                            ;
; FSM2_4~35                               ; Lost fanout                            ;
; FSM2_4~36                               ; Lost fanout                            ;
; FSM2_4~37                               ; Lost fanout                            ;
; FSM2_3~22                               ; Lost fanout                            ;
; FSM2_3~23                               ; Lost fanout                            ;
; FSM2_3~24                               ; Lost fanout                            ;
; FSM2_3~25                               ; Lost fanout                            ;
; FSM2_3~26                               ; Lost fanout                            ;
; FSM2_3~27                               ; Lost fanout                            ;
; FSM2_3~28                               ; Lost fanout                            ;
; FSM2_3~29                               ; Lost fanout                            ;
; FSM2_3~30                               ; Lost fanout                            ;
; FSM2_3~31                               ; Lost fanout                            ;
; FSM2_3~32                               ; Lost fanout                            ;
; FSM2_3~33                               ; Lost fanout                            ;
; FSM2_3~34                               ; Lost fanout                            ;
; FSM2_3~35                               ; Lost fanout                            ;
; FSM2_3~36                               ; Lost fanout                            ;
; FSM2_3~37                               ; Lost fanout                            ;
; FSM2_2~22                               ; Lost fanout                            ;
; FSM2_2~23                               ; Lost fanout                            ;
; FSM2_2~24                               ; Lost fanout                            ;
; FSM2_2~25                               ; Lost fanout                            ;
; FSM2_2~26                               ; Lost fanout                            ;
; FSM2_2~27                               ; Lost fanout                            ;
; FSM2_2~28                               ; Lost fanout                            ;
; FSM2_2~29                               ; Lost fanout                            ;
; FSM2_2~30                               ; Lost fanout                            ;
; FSM2_2~31                               ; Lost fanout                            ;
; FSM2_2~32                               ; Lost fanout                            ;
; FSM2_2~33                               ; Lost fanout                            ;
; FSM2_2~34                               ; Lost fanout                            ;
; FSM2_2~35                               ; Lost fanout                            ;
; FSM2_2~36                               ; Lost fanout                            ;
; FSM2_2~37                               ; Lost fanout                            ;
; FSM2_1~22                               ; Lost fanout                            ;
; FSM2_1~23                               ; Lost fanout                            ;
; FSM2_1~24                               ; Lost fanout                            ;
; FSM2_1~25                               ; Lost fanout                            ;
; FSM2_1~26                               ; Lost fanout                            ;
; FSM2_1~27                               ; Lost fanout                            ;
; FSM2_1~28                               ; Lost fanout                            ;
; FSM2_1~29                               ; Lost fanout                            ;
; FSM2_1~30                               ; Lost fanout                            ;
; FSM2_1~31                               ; Lost fanout                            ;
; FSM2_1~32                               ; Lost fanout                            ;
; FSM2_1~33                               ; Lost fanout                            ;
; FSM2_1~34                               ; Lost fanout                            ;
; FSM2_1~35                               ; Lost fanout                            ;
; FSM2_1~36                               ; Lost fanout                            ;
; FSM2_1~37                               ; Lost fanout                            ;
; FSM2_5.0000000000000000                 ; Lost fanout                            ;
; FSM2_4.0000000000000000                 ; Lost fanout                            ;
; FSM2_3.0000000000000000                 ; Lost fanout                            ;
; FSM2_2.0000000000000000                 ; Lost fanout                            ;
; FSM2_1.0000000000000000                 ; Lost fanout                            ;
; FSM2_1.0000000000001011                 ; Stuck at GND due to stuck port data_in ;
; FSM2_2.0000000000001011                 ; Stuck at GND due to stuck port data_in ;
; FSM2_3.0000000000001011                 ; Stuck at GND due to stuck port data_in ;
; FSM2_4.0000000000001011                 ; Stuck at GND due to stuck port data_in ;
; FSM2_5.0000000000001011                 ; Stuck at GND due to stuck port data_in ;
; auxMem_1[0..31]                         ; Stuck at GND due to stuck port data_in ;
; writeEnable                             ; Lost fanout                            ;
; writeEnable_1                           ; Lost fanout                            ;
; writeEnable_2                           ; Lost fanout                            ;
; writeEnable_3                           ; Lost fanout                            ;
; writeEnable_4                           ; Lost fanout                            ;
; writeEnable_5                           ; Lost fanout                            ;
; clk[26..31]                             ; Lost fanout                            ;
; Total Number of Removed Registers = 164 ;                                        ;
+-----------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                      ;
+-------------------------+---------------------------+--------------------------------------------------------------------------------------------+
; Register name           ; Reason for Removal        ; Registers Removed due to This Register                                                     ;
+-------------------------+---------------------------+--------------------------------------------------------------------------------------------+
; FSM2_1.0000000000001011 ; Stuck at GND              ; auxMem_1[1], auxMem_1[2], auxMem_1[3], auxMem_1[4], auxMem_1[5], auxMem_1[0], auxMem_1[6], ;
;                         ; due to stuck port data_in ; auxMem_1[8], auxMem_1[9], auxMem_1[10], auxMem_1[11], auxMem_1[12], auxMem_1[7],           ;
;                         ;                           ; auxMem_1[13], auxMem_1[15], auxMem_1[16], auxMem_1[17], auxMem_1[18], auxMem_1[19],        ;
;                         ;                           ; auxMem_1[14], auxMem_1[20], auxMem_1[22], auxMem_1[23], auxMem_1[24], auxMem_1[25],        ;
;                         ;                           ; auxMem_1[26], auxMem_1[21], auxMem_1[27], auxMem_1[29], auxMem_1[30], auxMem_1[31],        ;
;                         ;                           ; auxMem_1[28], writeEnable, writeEnable_1, writeEnable_2, writeEnable_3, writeEnable_4,     ;
;                         ;                           ; writeEnable_5                                                                              ;
+-------------------------+---------------------------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2021  ;
; Number of registers using Synchronous Clear  ; 82    ;
; Number of registers using Synchronous Load   ; 150   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1553  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |mips32|FSM_5[0]           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |mips32|FSM_4[0]           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |mips32|FSM_3[0]           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |mips32|FSM_2[0]           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mips32|FSM_1[0]           ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |mips32|pc[4]              ;
; 33:1               ; 32 bits   ; 704 LEs       ; 672 LEs              ; 32 LEs                 ; Yes        ; |mips32|A_5[4]             ;
; 8:1                ; 48 bits   ; 240 LEs       ; 192 LEs              ; 48 LEs                 ; Yes        ; |mips32|instruction[30]    ;
; 129:1              ; 9 bits    ; 774 LEs       ; 9 LEs                ; 765 LEs                ; Yes        ; |mips32|imm_5[22]          ;
; 37:1               ; 22 bits   ; 528 LEs       ; 506 LEs              ; 22 LEs                 ; Yes        ; |mips32|hexInput[23]       ;
; 37:1               ; 10 bits   ; 240 LEs       ; 230 LEs              ; 10 LEs                 ; Yes        ; |mips32|hexInput[3]        ;
; 65:1               ; 32 bits   ; 1376 LEs      ; 672 LEs              ; 704 LEs                ; Yes        ; |mips32|B_5[25]            ;
; 20:1               ; 32 bits   ; 416 LEs       ; 128 LEs              ; 288 LEs                ; Yes        ; |mips32|registers[31][1]   ;
; 20:1               ; 32 bits   ; 416 LEs       ; 128 LEs              ; 288 LEs                ; Yes        ; |mips32|registers[30][8]   ;
; 20:1               ; 32 bits   ; 416 LEs       ; 128 LEs              ; 288 LEs                ; Yes        ; |mips32|registers[29][14]  ;
; 20:1               ; 32 bits   ; 416 LEs       ; 128 LEs              ; 288 LEs                ; Yes        ; |mips32|registers[28][15]  ;
; 20:1               ; 32 bits   ; 416 LEs       ; 128 LEs              ; 288 LEs                ; Yes        ; |mips32|registers[27][31]  ;
; 20:1               ; 32 bits   ; 416 LEs       ; 128 LEs              ; 288 LEs                ; Yes        ; |mips32|registers[26][20]  ;
; 20:1               ; 32 bits   ; 416 LEs       ; 128 LEs              ; 288 LEs                ; Yes        ; |mips32|registers[25][11]  ;
; 20:1               ; 32 bits   ; 416 LEs       ; 128 LEs              ; 288 LEs                ; Yes        ; |mips32|registers[24][9]   ;
; 20:1               ; 32 bits   ; 416 LEs       ; 128 LEs              ; 288 LEs                ; Yes        ; |mips32|registers[23][8]   ;
; 20:1               ; 32 bits   ; 416 LEs       ; 128 LEs              ; 288 LEs                ; Yes        ; |mips32|registers[22][16]  ;
; 20:1               ; 32 bits   ; 416 LEs       ; 128 LEs              ; 288 LEs                ; Yes        ; |mips32|registers[21][30]  ;
; 20:1               ; 32 bits   ; 416 LEs       ; 128 LEs              ; 288 LEs                ; Yes        ; |mips32|registers[20][18]  ;
; 20:1               ; 32 bits   ; 416 LEs       ; 128 LEs              ; 288 LEs                ; Yes        ; |mips32|registers[19][19]  ;
; 20:1               ; 32 bits   ; 416 LEs       ; 128 LEs              ; 288 LEs                ; Yes        ; |mips32|registers[18][8]   ;
; 20:1               ; 32 bits   ; 416 LEs       ; 128 LEs              ; 288 LEs                ; Yes        ; |mips32|registers[17][0]   ;
; 20:1               ; 32 bits   ; 416 LEs       ; 128 LEs              ; 288 LEs                ; Yes        ; |mips32|registers[16][15]  ;
; 20:1               ; 32 bits   ; 416 LEs       ; 128 LEs              ; 288 LEs                ; Yes        ; |mips32|registers[15][8]   ;
; 20:1               ; 32 bits   ; 416 LEs       ; 128 LEs              ; 288 LEs                ; Yes        ; |mips32|registers[14][7]   ;
; 20:1               ; 32 bits   ; 416 LEs       ; 128 LEs              ; 288 LEs                ; Yes        ; |mips32|registers[13][29]  ;
; 20:1               ; 32 bits   ; 416 LEs       ; 128 LEs              ; 288 LEs                ; Yes        ; |mips32|registers[12][28]  ;
; 20:1               ; 32 bits   ; 416 LEs       ; 128 LEs              ; 288 LEs                ; Yes        ; |mips32|registers[11][22]  ;
; 20:1               ; 32 bits   ; 416 LEs       ; 128 LEs              ; 288 LEs                ; Yes        ; |mips32|registers[10][31]  ;
; 20:1               ; 32 bits   ; 416 LEs       ; 128 LEs              ; 288 LEs                ; Yes        ; |mips32|registers[9][9]    ;
; 20:1               ; 32 bits   ; 416 LEs       ; 128 LEs              ; 288 LEs                ; Yes        ; |mips32|registers[8][27]   ;
; 20:1               ; 32 bits   ; 416 LEs       ; 128 LEs              ; 288 LEs                ; Yes        ; |mips32|registers[7][22]   ;
; 20:1               ; 32 bits   ; 416 LEs       ; 128 LEs              ; 288 LEs                ; Yes        ; |mips32|registers[6][10]   ;
; 20:1               ; 32 bits   ; 416 LEs       ; 128 LEs              ; 288 LEs                ; Yes        ; |mips32|registers[5][21]   ;
; 20:1               ; 32 bits   ; 416 LEs       ; 128 LEs              ; 288 LEs                ; Yes        ; |mips32|registers[4][3]    ;
; 20:1               ; 32 bits   ; 416 LEs       ; 128 LEs              ; 288 LEs                ; Yes        ; |mips32|registers[3][1]    ;
; 20:1               ; 32 bits   ; 416 LEs       ; 128 LEs              ; 288 LEs                ; Yes        ; |mips32|registers[2][22]   ;
; 20:1               ; 32 bits   ; 416 LEs       ; 128 LEs              ; 288 LEs                ; Yes        ; |mips32|registers[1][29]   ;
; 20:1               ; 32 bits   ; 416 LEs       ; 128 LEs              ; 288 LEs                ; Yes        ; |mips32|registers[0][4]    ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |mips32|Mux90              ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |mips32|A_4                ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |mips32|A_3                ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |mips32|A_2                ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |mips32|A_1                ;
; 130:1              ; 9 bits    ; 774 LEs       ; 18 LEs               ; 756 LEs                ; No         ; |mips32|imm_4              ;
; 130:1              ; 9 bits    ; 774 LEs       ; 18 LEs               ; 756 LEs                ; No         ; |mips32|imm_3              ;
; 130:1              ; 9 bits    ; 774 LEs       ; 18 LEs               ; 756 LEs                ; No         ; |mips32|imm_2              ;
; 130:1              ; 9 bits    ; 774 LEs       ; 18 LEs               ; 756 LEs                ; No         ; |mips32|imm_1              ;
; 66:1               ; 32 bits   ; 1408 LEs      ; 704 LEs              ; 704 LEs                ; No         ; |mips32|B_4                ;
; 66:1               ; 32 bits   ; 1408 LEs      ; 704 LEs              ; 704 LEs                ; No         ; |mips32|B_3                ;
; 66:1               ; 32 bits   ; 1408 LEs      ; 704 LEs              ; 704 LEs                ; No         ; |mips32|B_2                ;
; 66:1               ; 32 bits   ; 1408 LEs      ; 704 LEs              ; 704 LEs                ; No         ; |mips32|B_1                ;
; 20:1               ; 18 bits   ; 234 LEs       ; 216 LEs              ; 18 LEs                 ; No         ; |mips32|FSM2_4             ;
; 20:1               ; 18 bits   ; 234 LEs       ; 216 LEs              ; 18 LEs                 ; No         ; |mips32|FSM2_3             ;
; 20:1               ; 18 bits   ; 234 LEs       ; 216 LEs              ; 18 LEs                 ; No         ; |mips32|FSM2_2             ;
; 20:1               ; 18 bits   ; 234 LEs       ; 216 LEs              ; 18 LEs                 ; No         ; |mips32|FSM2_1             ;
; 21:1               ; 17 bits   ; 238 LEs       ; 221 LEs              ; 17 LEs                 ; No         ; |mips32|FSM2_5             ;
; 24:1               ; 6 bits    ; 96 LEs        ; 60 LEs               ; 36 LEs                 ; No         ; |mips32|aluOutput_5        ;
; 24:1               ; 2 bits    ; 32 LEs        ; 22 LEs               ; 10 LEs                 ; No         ; |mips32|aluOutput_5        ;
; 24:1               ; 6 bits    ; 96 LEs        ; 60 LEs               ; 36 LEs                 ; No         ; |mips32|aluOutput_4        ;
; 24:1               ; 2 bits    ; 32 LEs        ; 22 LEs               ; 10 LEs                 ; No         ; |mips32|aluOutput_4        ;
; 24:1               ; 6 bits    ; 96 LEs        ; 60 LEs               ; 36 LEs                 ; No         ; |mips32|aluOutput_3        ;
; 24:1               ; 2 bits    ; 32 LEs        ; 22 LEs               ; 10 LEs                 ; No         ; |mips32|aluOutput_3        ;
; 24:1               ; 6 bits    ; 96 LEs        ; 60 LEs               ; 36 LEs                 ; No         ; |mips32|aluOutput_2        ;
; 24:1               ; 2 bits    ; 32 LEs        ; 22 LEs               ; 10 LEs                 ; No         ; |mips32|aluOutput_2        ;
; 24:1               ; 6 bits    ; 96 LEs        ; 60 LEs               ; 36 LEs                 ; No         ; |mips32|aluOutput_1        ;
; 24:1               ; 2 bits    ; 32 LEs        ; 22 LEs               ; 10 LEs                 ; No         ; |mips32|aluOutput_1        ;
; 25:1               ; 8 bits    ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; No         ; |mips32|aluOutput_5        ;
; 25:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |mips32|aluOutput_5        ;
; 25:1               ; 8 bits    ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; No         ; |mips32|aluOutput_4        ;
; 25:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |mips32|aluOutput_4        ;
; 25:1               ; 8 bits    ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; No         ; |mips32|aluOutput_3        ;
; 25:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |mips32|aluOutput_3        ;
; 25:1               ; 8 bits    ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; No         ; |mips32|aluOutput_2        ;
; 25:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |mips32|aluOutput_2        ;
; 25:1               ; 8 bits    ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; No         ; |mips32|aluOutput_1        ;
; 25:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |mips32|aluOutput_1        ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; No         ; |mips32|aluOutput_5        ;
; 26:1               ; 2 bits    ; 34 LEs        ; 26 LEs               ; 8 LEs                  ; No         ; |mips32|aluOutput_5        ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; No         ; |mips32|aluOutput_4        ;
; 26:1               ; 2 bits    ; 34 LEs        ; 26 LEs               ; 8 LEs                  ; No         ; |mips32|aluOutput_4        ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; No         ; |mips32|aluOutput_3        ;
; 26:1               ; 2 bits    ; 34 LEs        ; 26 LEs               ; 8 LEs                  ; No         ; |mips32|aluOutput_3        ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; No         ; |mips32|aluOutput_2        ;
; 26:1               ; 2 bits    ; 34 LEs        ; 26 LEs               ; 8 LEs                  ; No         ; |mips32|aluOutput_2        ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; No         ; |mips32|aluOutput_1        ;
; 26:1               ; 2 bits    ; 34 LEs        ; 26 LEs               ; 8 LEs                  ; No         ; |mips32|aluOutput_1        ;
; 27:1               ; 2 bits    ; 36 LEs        ; 26 LEs               ; 10 LEs                 ; No         ; |mips32|aluOutput_5        ;
; 27:1               ; 2 bits    ; 36 LEs        ; 26 LEs               ; 10 LEs                 ; No         ; |mips32|aluOutput_4        ;
; 27:1               ; 2 bits    ; 36 LEs        ; 26 LEs               ; 10 LEs                 ; No         ; |mips32|aluOutput_3        ;
; 27:1               ; 2 bits    ; 36 LEs        ; 26 LEs               ; 10 LEs                 ; No         ; |mips32|aluOutput_2        ;
; 27:1               ; 2 bits    ; 36 LEs        ; 26 LEs               ; 10 LEs                 ; No         ; |mips32|aluOutput_1        ;
; 28:1               ; 2 bits    ; 36 LEs        ; 28 LEs               ; 8 LEs                  ; No         ; |mips32|aluOutput_5        ;
; 28:1               ; 2 bits    ; 36 LEs        ; 28 LEs               ; 8 LEs                  ; No         ; |mips32|aluOutput_4        ;
; 28:1               ; 2 bits    ; 36 LEs        ; 28 LEs               ; 8 LEs                  ; No         ; |mips32|aluOutput_3        ;
; 28:1               ; 2 bits    ; 36 LEs        ; 28 LEs               ; 8 LEs                  ; No         ; |mips32|aluOutput_2        ;
; 28:1               ; 2 bits    ; 36 LEs        ; 28 LEs               ; 8 LEs                  ; No         ; |mips32|aluOutput_1        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for mem_inst:mem_i|altsyncram:altsyncram_component|altsyncram_cmi1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_inst:mem_i|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                  ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; ../mem_inst.mif      ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_cmi1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_data:mem_d|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                  ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; mem_data.mif         ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_tgi1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                           ;
+-------------------------------------------+------------------------------------------------+
; Name                                      ; Value                                          ;
+-------------------------------------------+------------------------------------------------+
; Number of entity instances                ; 2                                              ;
; Entity Instance                           ; mem_inst:mem_i|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                    ;
;     -- WIDTH_A                            ; 32                                             ;
;     -- NUMWORDS_A                         ; 1024                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 1                                              ;
;     -- NUMWORDS_B                         ; 1                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
; Entity Instance                           ; mem_data:mem_d|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                    ;
;     -- WIDTH_A                            ; 32                                             ;
;     -- NUMWORDS_A                         ; 1024                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 1                                              ;
;     -- NUMWORDS_B                         ; 1                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
+-------------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mem_inst:mem_i"                                                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wren ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 103                         ;
; cycloneiii_ff         ; 2021                        ;
;     ENA               ; 1403                        ;
;     ENA SCLR SLD      ; 70                          ;
;     ENA SLD           ; 80                          ;
;     SCLR              ; 12                          ;
;     plain             ; 456                         ;
; cycloneiii_lcell_comb ; 20077                       ;
;     arith             ; 997                         ;
;         2 data inputs ; 72                          ;
;         3 data inputs ; 925                         ;
;     normal            ; 19080                       ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 43                          ;
;         2 data inputs ; 507                         ;
;         3 data inputs ; 2460                        ;
;         4 data inputs ; 16068                       ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 34.70                       ;
; Average LUT depth     ; 23.35                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:23     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Sun Nov 20 11:46:25 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mips32 -c mips32
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file mem_data.vhd
    Info (12022): Found design unit 1: mem_data-SYN File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd Line: 54
    Info (12023): Found entity 1: mem_data File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file mips32.v
    Info (12023): Found entity 1: mips32 File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file displaydecoder.v
    Info (12023): Found entity 1: displayDecoder File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/displayDecoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem_inst.v
    Info (12023): Found entity 1: mem_inst File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_inst.v Line: 40
Info (12127): Elaborating entity "mips32" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at mips32.v(50): object "auxMem_2" assigned a value but never read File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 50
Warning (10036): Verilog HDL or VHDL warning at mips32.v(51): object "auxMem_3" assigned a value but never read File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 51
Warning (10036): Verilog HDL or VHDL warning at mips32.v(52): object "auxMem_4" assigned a value but never read File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 52
Warning (10036): Verilog HDL or VHDL warning at mips32.v(53): object "auxMem_5" assigned a value but never read File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 53
Warning (10230): Verilog HDL assignment warning at mips32.v(190): truncated value with size 32 to match size of target (10) File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 190
Warning (10230): Verilog HDL assignment warning at mips32.v(196): truncated value with size 32 to match size of target (10) File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 196
Warning (10230): Verilog HDL assignment warning at mips32.v(202): truncated value with size 32 to match size of target (10) File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 202
Warning (10230): Verilog HDL assignment warning at mips32.v(208): truncated value with size 32 to match size of target (10) File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 208
Warning (10230): Verilog HDL assignment warning at mips32.v(214): truncated value with size 32 to match size of target (10) File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 214
Warning (10230): Verilog HDL assignment warning at mips32.v(1077): truncated value with size 32 to match size of target (10) File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 1077
Warning (10230): Verilog HDL assignment warning at mips32.v(1104): truncated value with size 32 to match size of target (10) File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 1104
Warning (10230): Verilog HDL assignment warning at mips32.v(1254): truncated value with size 32 to match size of target (10) File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 1254
Warning (10230): Verilog HDL assignment warning at mips32.v(1281): truncated value with size 32 to match size of target (10) File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 1281
Warning (10230): Verilog HDL assignment warning at mips32.v(1431): truncated value with size 32 to match size of target (10) File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 1431
Warning (10230): Verilog HDL assignment warning at mips32.v(1458): truncated value with size 32 to match size of target (10) File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 1458
Warning (10230): Verilog HDL assignment warning at mips32.v(1608): truncated value with size 32 to match size of target (10) File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 1608
Warning (10230): Verilog HDL assignment warning at mips32.v(1635): truncated value with size 32 to match size of target (10) File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 1635
Warning (10230): Verilog HDL assignment warning at mips32.v(1785): truncated value with size 32 to match size of target (10) File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 1785
Warning (10230): Verilog HDL assignment warning at mips32.v(1812): truncated value with size 32 to match size of target (10) File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 1812
Warning (10230): Verilog HDL assignment warning at mips32.v(2233): truncated value with size 32 to match size of target (3) File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 2233
Warning (10230): Verilog HDL assignment warning at mips32.v(2234): truncated value with size 32 to match size of target (3) File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 2234
Warning (10230): Verilog HDL assignment warning at mips32.v(2235): truncated value with size 32 to match size of target (3) File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 2235
Warning (10230): Verilog HDL assignment warning at mips32.v(2236): truncated value with size 32 to match size of target (3) File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 2236
Warning (10230): Verilog HDL assignment warning at mips32.v(2237): truncated value with size 32 to match size of target (3) File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 2237
Warning (10034): Output port "LEDG[7..1]" at mips32.v(5) has no driver File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 5
Warning (10034): Output port "LEDR" at mips32.v(6) has no driver File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 6
Info (12128): Elaborating entity "mem_inst" for hierarchy "mem_inst:mem_i" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 98
Info (12128): Elaborating entity "altsyncram" for hierarchy "mem_inst:mem_i|altsyncram:altsyncram_component" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_inst.v Line: 86
Info (12130): Elaborated megafunction instantiation "mem_inst:mem_i|altsyncram:altsyncram_component" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_inst.v Line: 86
Info (12133): Instantiated megafunction "mem_inst:mem_i|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_inst.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../mem_inst.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cmi1.tdf
    Info (12023): Found entity 1: altsyncram_cmi1 File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_cmi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cmi1" for hierarchy "mem_inst:mem_i|altsyncram:altsyncram_component|altsyncram_cmi1:auto_generated" File: e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "mem_data" for hierarchy "mem_data:mem_d" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 100
Info (12128): Elaborating entity "altsyncram" for hierarchy "mem_data:mem_d|altsyncram:altsyncram_component" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd Line: 90
Info (12130): Elaborated megafunction instantiation "mem_data:mem_d|altsyncram:altsyncram_component" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd Line: 90
Info (12133): Instantiated megafunction "mem_data:mem_d|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mem_data.vhd Line: 90
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "mem_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tgi1.tdf
    Info (12023): Found entity 1: altsyncram_tgi1 File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_tgi1" for hierarchy "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated" File: e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "displayDecoder" for hierarchy "displayDecoder:DP7" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 102
Warning (10235): Verilog HDL Always Construct warning at displayDecoder.v(42): variable "zero" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/displayDecoder.v Line: 42
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[1]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 61
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[2]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 85
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[3]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 109
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[4]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 133
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[5]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 157
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[0]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 37
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[6]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 181
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[8]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 229
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[9]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 253
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[10]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 277
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[11]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 301
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[12]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 325
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[7]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 205
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[13]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 349
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[15]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 397
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[16]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 421
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[17]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 445
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[18]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 469
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[19]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 493
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[14]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 373
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[20]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 517
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[22]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 565
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[23]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 589
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[24]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 613
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[25]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 637
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[26]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 661
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[21]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 541
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[27]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 685
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[29]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 733
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[30]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 757
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[31]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 781
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[28]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 709
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[1]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 61
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[2]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 85
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[3]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 109
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[4]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 133
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[5]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 157
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[0]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 37
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[6]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 181
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[8]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 229
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[9]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 253
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[10]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 277
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[11]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 301
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[12]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 325
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[7]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 205
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[13]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 349
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[15]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 397
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[16]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 421
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[17]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 445
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[18]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 469
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[19]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 493
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[14]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 373
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[20]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 517
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[22]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 565
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[23]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 589
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[24]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 613
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[25]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 637
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[26]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 661
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[21]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 541
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[27]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 685
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[29]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 733
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[30]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 757
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[31]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 781
        Warning (14320): Synthesized away node "mem_data:mem_d|altsyncram:altsyncram_component|altsyncram_tgi1:auto_generated|q_a[28]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/db/altsyncram_tgi1.tdf Line: 709
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 5
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 5
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 5
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 5
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 5
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 5
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 5
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 6
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 6
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 6
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 6
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 6
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 6
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 6
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 6
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 6
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 6
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 6
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 6
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 6
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 6
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 6
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 6
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 6
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 6
    Warning (13410): Pin "LEDR[18]" is stuck at GND File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 6
    Warning (13410): Pin "LEDR[19]" is stuck at GND File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 6
    Warning (13410): Pin "LEDR[20]" is stuck at GND File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 6
    Warning (13410): Pin "LEDR[21]" is stuck at GND File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 6
    Warning (13410): Pin "LEDR[22]" is stuck at GND File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 6
    Warning (13410): Pin "LEDR[23]" is stuck at GND File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 6
    Warning (13410): Pin "LEDR[24]" is stuck at GND File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 6
    Warning (13410): Pin "LEDR[25]" is stuck at GND File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 6
    Warning (13410): Pin "LEDR[26]" is stuck at GND File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 6
    Warning (13410): Pin "LEDR[27]" is stuck at GND File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 6
    Warning (13410): Pin "LEDR[28]" is stuck at GND File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 6
    Warning (13410): Pin "LEDR[29]" is stuck at GND File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 6
    Warning (13410): Pin "LEDR[30]" is stuck at GND File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 6
    Warning (13410): Pin "LEDR[31]" is stuck at GND File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 6
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 11
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 11
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 12
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 12
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 12
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 12
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 12
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 12
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 12
    Warning (13410): Pin "HEX6[0]" is stuck at VCC File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 13
    Warning (13410): Pin "HEX6[1]" is stuck at VCC File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 13
    Warning (13410): Pin "HEX6[2]" is stuck at VCC File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 13
    Warning (13410): Pin "HEX6[3]" is stuck at VCC File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 13
    Warning (13410): Pin "HEX6[4]" is stuck at VCC File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 13
    Warning (13410): Pin "HEX6[5]" is stuck at VCC File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 13
    Warning (13410): Pin "HEX6[6]" is stuck at VCC File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 13
    Warning (13410): Pin "HEX7[0]" is stuck at VCC File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 15
    Warning (13410): Pin "HEX7[1]" is stuck at VCC File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 15
    Warning (13410): Pin "HEX7[2]" is stuck at VCC File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 15
    Warning (13410): Pin "HEX7[3]" is stuck at VCC File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 15
    Warning (13410): Pin "HEX7[4]" is stuck at VCC File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 15
    Warning (13410): Pin "HEX7[5]" is stuck at VCC File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 15
    Warning (13410): Pin "HEX7[6]" is stuck at VCC File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 15
Info (286030): Timing-Driven Synthesis is running
Info (17049): 97 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 3
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 3
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-fpga/mips/mips32.v Line: 3
Info (21057): Implemented 20650 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 96 output pins
    Info (21061): Implemented 20515 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 164 warnings
    Info: Peak virtual memory: 1024 megabytes
    Info: Processing ended: Sun Nov 20 11:48:01 2016
    Info: Elapsed time: 00:01:36
    Info: Total CPU time (on all processors): 00:01:48


