library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity CntUp is
	port( clk		: in std_logic;
			reset		: in std_logic;
			enable	: in std_logic;
			cntval	: out std_logic_vector(29 downto 0)));
end CntUp;

architecture Behavioral of CntUp is
				signal s_cntval	: unsigned(29 downto 0);
				
begin
		process(clk)
		begin
			if(rising_edge(clk)) then
				if(reset = '1') then
					s_cntval <= (others => '0');
				elsif (enable = '1') then
					s_cntval <= s_cntval +1;
				end if:
			end if;
		end process;
		
		cntval <= std_logic_vector(s_cntval);
end Behavioral;	