INFO: [VRFC 10-163] Analyzing VHDL file "/home/knutjb/Vivado/hw/hw.srcs/sources_1/imports/pwm_reader_files/control_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/knutjb/Vivado/hw/hw.srcs/sources_1/imports/pwm_reader_files/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'up_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/knutjb/Vivado/hw/hw.srcs/sources_1/imports/pwm_reader_files/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/knutjb/Vivado/hw/hw.srcs/sources_1/imports/pwm_reader_files/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pwm_reader'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/knutjb/Vivado/hw/hw.srcs/sim_1/imports/pwm_reader_files/tb_pwmreader.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_pwm_reader'
