// Seed: 366946684
module module_0 (
    output tri0 id_0,
    input supply0 id_1,
    output uwire id_2,
    input wor id_3
);
  wire [-1 'b0 : 1 'b0] id_5;
endmodule
module module_1 #(
    parameter id_10 = 32'd17,
    parameter id_14 = 32'd58,
    parameter id_2  = 32'd36
) (
    output supply0 id_0,
    output tri1 id_1,
    input tri0 _id_2,
    input tri void id_3,
    input wand id_4[1 : id_14],
    output tri id_5,
    output supply1 id_6,
    input supply0 id_7,
    output tri1 id_8,
    input wand id_9,
    input tri _id_10,
    input uwire id_11[1 : -1],
    input wire id_12,
    input supply0 id_13,
    input supply0 _id_14,
    input wor id_15
);
  wire [id_2  ==  id_10 : {  1  ,  -1  ,  1  }] id_17;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_6,
      id_9
  );
  assign modCall_1.id_3 = 0;
endmodule
