// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_top_check_in_multiplexer (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rxEng2portTable_check_req_dout,
        rxEng2portTable_check_req_num_data_valid,
        rxEng2portTable_check_req_fifo_cap,
        rxEng2portTable_check_req_empty_n,
        rxEng2portTable_check_req_read,
        pt_portCheckListening_req_fifo_din,
        pt_portCheckListening_req_fifo_num_data_valid,
        pt_portCheckListening_req_fifo_fifo_cap,
        pt_portCheckListening_req_fifo_full_n,
        pt_portCheckListening_req_fifo_write,
        pt_dstFifo_din,
        pt_dstFifo_num_data_valid,
        pt_dstFifo_fifo_cap,
        pt_dstFifo_full_n,
        pt_dstFifo_write,
        pt_portCheckUsed_req_fifo_din,
        pt_portCheckUsed_req_fifo_num_data_valid,
        pt_portCheckUsed_req_fifo_fifo_cap,
        pt_portCheckUsed_req_fifo_full_n,
        pt_portCheckUsed_req_fifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] rxEng2portTable_check_req_dout;
input  [2:0] rxEng2portTable_check_req_num_data_valid;
input  [2:0] rxEng2portTable_check_req_fifo_cap;
input   rxEng2portTable_check_req_empty_n;
output   rxEng2portTable_check_req_read;
output  [14:0] pt_portCheckListening_req_fifo_din;
input  [1:0] pt_portCheckListening_req_fifo_num_data_valid;
input  [1:0] pt_portCheckListening_req_fifo_fifo_cap;
input   pt_portCheckListening_req_fifo_full_n;
output   pt_portCheckListening_req_fifo_write;
output  [0:0] pt_dstFifo_din;
input  [2:0] pt_dstFifo_num_data_valid;
input  [2:0] pt_dstFifo_fifo_cap;
input   pt_dstFifo_full_n;
output   pt_dstFifo_write;
output  [14:0] pt_portCheckUsed_req_fifo_din;
input  [1:0] pt_portCheckUsed_req_fifo_num_data_valid;
input  [1:0] pt_portCheckUsed_req_fifo_fifo_cap;
input   pt_portCheckUsed_req_fifo_full_n;
output   pt_portCheckUsed_req_fifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rxEng2portTable_check_req_read;
reg pt_portCheckListening_req_fifo_write;
reg[0:0] pt_dstFifo_din;
reg pt_dstFifo_write;
reg pt_portCheckUsed_req_fifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_46_p3;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_i_reg_113;
reg   [0:0] tmp_reg_127;
reg    ap_predicate_op29_write_state2;
reg    ap_predicate_op30_write_state2;
reg    ap_predicate_op32_write_state2;
reg    ap_predicate_op33_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg    rxEng2portTable_check_req_blk_n;
wire    ap_block_pp0_stage0;
reg    pt_portCheckListening_req_fifo_blk_n;
reg    pt_dstFifo_blk_n;
reg    pt_portCheckUsed_req_fifo_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [7:0] tmp_i5_reg_117;
wire   [6:0] trunc_ln414_fu_93_p1;
reg   [6:0] trunc_ln414_reg_122;
wire   [14:0] p_0_fu_105_p3;
reg    ap_block_pp0_stage0_01001;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_139;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_46_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_i5_reg_117 <= {{rxEng2portTable_check_req_dout[15:8]}};
        tmp_reg_127 <= rxEng2portTable_check_req_dout[32'd7];
        trunc_ln414_reg_122 <= trunc_ln414_fu_93_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_i_reg_113 <= tmp_i_nbreadreq_fu_46_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op33_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op30_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        pt_dstFifo_blk_n = pt_dstFifo_full_n;
    end else begin
        pt_dstFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_139)) begin
        if ((ap_predicate_op33_write_state2 == 1'b1)) begin
            pt_dstFifo_din = 1'd0;
        end else if ((ap_predicate_op30_write_state2 == 1'b1)) begin
            pt_dstFifo_din = 1'd1;
        end else begin
            pt_dstFifo_din = 'bx;
        end
    end else begin
        pt_dstFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op33_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op30_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        pt_dstFifo_write = 1'b1;
    end else begin
        pt_dstFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op29_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pt_portCheckListening_req_fifo_blk_n = pt_portCheckListening_req_fifo_full_n;
    end else begin
        pt_portCheckListening_req_fifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op29_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pt_portCheckListening_req_fifo_write = 1'b1;
    end else begin
        pt_portCheckListening_req_fifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op32_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pt_portCheckUsed_req_fifo_blk_n = pt_portCheckUsed_req_fifo_full_n;
    end else begin
        pt_portCheckUsed_req_fifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op32_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pt_portCheckUsed_req_fifo_write = 1'b1;
    end else begin
        pt_portCheckUsed_req_fifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0) & (tmp_i_nbreadreq_fu_46_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rxEng2portTable_check_req_blk_n = rxEng2portTable_check_req_empty_n;
    end else begin
        rxEng2portTable_check_req_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_46_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rxEng2portTable_check_req_read = 1'b1;
    end else begin
        rxEng2portTable_check_req_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op33_write_state2 == 1'b1) & (pt_dstFifo_full_n == 1'b0)) | ((ap_predicate_op32_write_state2 == 1'b1) & (pt_portCheckUsed_req_fifo_full_n == 1'b0)) | ((ap_predicate_op30_write_state2 == 1'b1) & (pt_dstFifo_full_n == 1'b0)) | ((ap_predicate_op29_write_state2 == 1'b1) & (pt_portCheckListening_req_fifo_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_46_p3 == 1'd1) & (rxEng2portTable_check_req_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op33_write_state2 == 1'b1) & (pt_dstFifo_full_n == 1'b0)) | ((ap_predicate_op32_write_state2 == 1'b1) & (pt_portCheckUsed_req_fifo_full_n == 1'b0)) | ((ap_predicate_op30_write_state2 == 1'b1) & (pt_dstFifo_full_n == 1'b0)) | ((ap_predicate_op29_write_state2 == 1'b1) & (pt_portCheckListening_req_fifo_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_46_p3 == 1'd1) & (rxEng2portTable_check_req_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op33_write_state2 == 1'b1) & (pt_dstFifo_full_n == 1'b0)) | ((ap_predicate_op32_write_state2 == 1'b1) & (pt_portCheckUsed_req_fifo_full_n == 1'b0)) | ((ap_predicate_op30_write_state2 == 1'b1) & (pt_dstFifo_full_n == 1'b0)) | ((ap_predicate_op29_write_state2 == 1'b1) & (pt_portCheckListening_req_fifo_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_46_p3 == 1'd1) & (rxEng2portTable_check_req_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_46_p3 == 1'd1) & (rxEng2portTable_check_req_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((ap_predicate_op33_write_state2 == 1'b1) & (pt_dstFifo_full_n == 1'b0)) | ((ap_predicate_op32_write_state2 == 1'b1) & (pt_portCheckUsed_req_fifo_full_n == 1'b0)) | ((ap_predicate_op30_write_state2 == 1'b1) & (pt_dstFifo_full_n == 1'b0)) | ((ap_predicate_op29_write_state2 == 1'b1) & (pt_portCheckListening_req_fifo_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_139 = ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_predicate_op29_write_state2 = ((tmp_reg_127 == 1'd0) & (tmp_i_reg_113 == 1'd1));
end

always @ (*) begin
    ap_predicate_op30_write_state2 = ((tmp_reg_127 == 1'd0) & (tmp_i_reg_113 == 1'd1));
end

always @ (*) begin
    ap_predicate_op32_write_state2 = ((tmp_reg_127 == 1'd1) & (tmp_i_reg_113 == 1'd1));
end

always @ (*) begin
    ap_predicate_op33_write_state2 = ((tmp_reg_127 == 1'd1) & (tmp_i_reg_113 == 1'd1));
end

assign p_0_fu_105_p3 = {{trunc_ln414_reg_122}, {tmp_i5_reg_117}};

assign pt_portCheckListening_req_fifo_din = p_0_fu_105_p3;

assign pt_portCheckUsed_req_fifo_din = p_0_fu_105_p3;

assign tmp_i_nbreadreq_fu_46_p3 = rxEng2portTable_check_req_empty_n;

assign trunc_ln414_fu_93_p1 = rxEng2portTable_check_req_dout[6:0];

endmodule //toe_top_check_in_multiplexer
