<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\book_chip\course_ud\RISC_V\practice_code\uart_tx_rx_3mode_led_breadboard\impl\gwsynthesis\uart_tx_rx_led_udemy.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\book_chip\course_ud\RISC_V\practice_code\uart_tx_rx_3mode_led_breadboard\src\rv32.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>E:\book_chip\course_ud\RISC_V\practice_code\uart_tx_rx_3mode_led_breadboard\src\picotiny.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Sep 13 13:17:56 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>670</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>720</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk_osc</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_osc</td>
<td>27.000(MHz)</td>
<td>27.010(MHz)</td>
<td>18</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_osc</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_osc</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.014</td>
<td>cpu0/data_5_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s/DI[10]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>36.980</td>
</tr>
<tr>
<td>2</td>
<td>0.176</td>
<td>cpu0/data_5_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s/DI[13]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>36.818</td>
</tr>
<tr>
<td>3</td>
<td>0.314</td>
<td>cpu0/data_5_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s/DI[9]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>36.680</td>
</tr>
<tr>
<td>4</td>
<td>0.354</td>
<td>cpu0/data_5_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s0/DI[10]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>36.639</td>
</tr>
<tr>
<td>5</td>
<td>0.439</td>
<td>cpu0/data_5_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s/DI[18]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>36.555</td>
</tr>
<tr>
<td>6</td>
<td>0.465</td>
<td>cpu0/data_5_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s/DI[25]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>36.529</td>
</tr>
<tr>
<td>7</td>
<td>0.486</td>
<td>cpu0/data_5_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s/DI[8]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>36.507</td>
</tr>
<tr>
<td>8</td>
<td>0.543</td>
<td>cpu0/data_5_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s/DI[28]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>36.451</td>
</tr>
<tr>
<td>9</td>
<td>0.571</td>
<td>cpu0/data_5_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s0/DI[14]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>36.423</td>
</tr>
<tr>
<td>10</td>
<td>0.577</td>
<td>cpu0/data_5_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s/DI[14]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>36.417</td>
</tr>
<tr>
<td>11</td>
<td>0.603</td>
<td>cpu0/data_5_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s0/DI[18]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>36.391</td>
</tr>
<tr>
<td>12</td>
<td>0.613</td>
<td>cpu0/data_5_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s0/DI[25]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>36.381</td>
</tr>
<tr>
<td>13</td>
<td>0.734</td>
<td>cpu0/data_5_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s/DI[15]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>36.259</td>
</tr>
<tr>
<td>14</td>
<td>0.742</td>
<td>cpu0/data_5_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s0/DI[24]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>36.252</td>
</tr>
<tr>
<td>15</td>
<td>0.751</td>
<td>cpu0/data_5_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s/DI[31]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>36.243</td>
</tr>
<tr>
<td>16</td>
<td>0.788</td>
<td>cpu0/data_5_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s/DI[22]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>36.205</td>
</tr>
<tr>
<td>17</td>
<td>0.800</td>
<td>cpu0/data_5_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s/DI[21]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>36.194</td>
</tr>
<tr>
<td>18</td>
<td>0.803</td>
<td>cpu0/data_5_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s/DI[12]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>36.191</td>
</tr>
<tr>
<td>19</td>
<td>0.822</td>
<td>cpu0/data_5_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s/DI[30]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>36.172</td>
</tr>
<tr>
<td>20</td>
<td>0.855</td>
<td>cpu0/data_5_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s0/DI[28]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>36.138</td>
</tr>
<tr>
<td>21</td>
<td>0.912</td>
<td>cpu0/data_5_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s/DI[24]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>36.082</td>
</tr>
<tr>
<td>22</td>
<td>0.963</td>
<td>cpu0/data_5_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s0/DI[9]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>36.030</td>
</tr>
<tr>
<td>23</td>
<td>0.969</td>
<td>cpu0/data_5_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s0/DI[22]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>36.024</td>
</tr>
<tr>
<td>24</td>
<td>1.024</td>
<td>cpu0/data_5_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s/DI[7]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>35.970</td>
</tr>
<tr>
<td>25</td>
<td>1.055</td>
<td>cpu0/data_5_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s/DI[11]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>35.939</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>uart_rx0/rx0/cycle_cnt_7_s0/Q</td>
<td>uart_rx0/rx0/cycle_cnt_7_s0/D</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>uart_rx0/rx0/cycle_cnt_13_s0/Q</td>
<td>uart_rx0/rx0/cycle_cnt_13_s0/D</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>uart_rx0/rx0/cycle_cnt_15_s0/Q</td>
<td>uart_rx0/rx0/cycle_cnt_15_s0/D</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>uart_tx0/tx0/cnt_3_s0/Q</td>
<td>uart_tx0/tx0/cnt_3_s0/D</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>uart_tx0/tx0/cnt_8_s0/Q</td>
<td>uart_tx0/tx0/cnt_8_s0/D</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>uart_tx0/tx0/cnt_9_s0/Q</td>
<td>uart_tx0/tx0/cnt_9_s0/D</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>uart_tx0/tx0/cnt_10_s0/Q</td>
<td>uart_tx0/tx0/cnt_10_s0/D</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>uart_tx0/uart_control_0_s5/Q</td>
<td>uart_tx0/uart_control_0_s5/D</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>uart_tx0/uart_data_0_s3/Q</td>
<td>uart_tx0/uart_data_0_s3/D</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>uart_tx0/uart_data_2_s3/Q</td>
<td>uart_tx0/uart_data_2_s3/D</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>uart_tx0/uart_data_4_s3/Q</td>
<td>uart_tx0/uart_data_4_s3/D</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>uart_rx0/rx0/bit_cnt_1_s1/Q</td>
<td>uart_rx0/rx0/bit_cnt_1_s1/D</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>uart_rx0/rx0/bit_cnt_2_s1/Q</td>
<td>uart_rx0/rx0/bit_cnt_2_s1/D</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>uart_rx0/rx0/cycle_cnt_9_s0/Q</td>
<td>uart_rx0/rx0/cycle_cnt_9_s0/D</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>uart_tx0/tx0/cnt_12_s0/Q</td>
<td>uart_tx0/tx0/cnt_12_s0/D</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>uart_tx0/tx0/cnt_0_s0/Q</td>
<td>uart_tx0/tx0/cnt_0_s0/D</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>uart_tx0/tx0/cnt_7_s0/Q</td>
<td>uart_tx0/tx0/cnt_7_s0/D</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.710</td>
<td>uart_rx0/rx0/cycle_cnt_0_s0/Q</td>
<td>uart_rx0/rx0/cycle_cnt_0_s0/D</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>19</td>
<td>0.892</td>
<td>uart_rx0/rx0/cycle_cnt_5_s0/Q</td>
<td>uart_rx0/rx0/cycle_cnt_5_s0/D</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.892</td>
</tr>
<tr>
<td>20</td>
<td>0.892</td>
<td>uart_rx0/rx0/cycle_cnt_10_s0/Q</td>
<td>uart_rx0/rx0/cycle_cnt_10_s0/D</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.892</td>
</tr>
<tr>
<td>21</td>
<td>0.892</td>
<td>uart_rx0/rx0/cycle_cnt_14_s0/Q</td>
<td>uart_rx0/rx0/cycle_cnt_14_s0/D</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.892</td>
</tr>
<tr>
<td>22</td>
<td>0.892</td>
<td>uart_rx0/uart_control_0_s7/Q</td>
<td>uart_rx0/uart_control_0_s7/D</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.892</td>
</tr>
<tr>
<td>23</td>
<td>0.892</td>
<td>uart_tx0/tx0/cnt_5_s0/Q</td>
<td>uart_tx0/tx0/cnt_5_s0/D</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.892</td>
</tr>
<tr>
<td>24</td>
<td>0.893</td>
<td>uart_rx0/rx0/cycle_cnt_1_s0/Q</td>
<td>uart_rx0/rx0/cycle_cnt_1_s0/D</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>25</td>
<td>0.893</td>
<td>uart_rx0/rx0/cycle_cnt_3_s0/Q</td>
<td>uart_rx0/rx0/cycle_cnt_3_s0/D</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_osc</td>
<td>cpu0/addr_30_s0</td>
</tr>
<tr>
<td>2</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_osc</td>
<td>cpu0/addr_28_s0</td>
</tr>
<tr>
<td>3</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_osc</td>
<td>cpu0/addr_24_s0</td>
</tr>
<tr>
<td>4</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_osc</td>
<td>cpu0/addr_16_s0</td>
</tr>
<tr>
<td>5</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_osc</td>
<td>cpu0/addr_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_osc</td>
<td>cpu0/state_2_s1</td>
</tr>
<tr>
<td>7</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_osc</td>
<td>uart_rx0/rx0/rx_data_4_s0</td>
</tr>
<tr>
<td>8</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_osc</td>
<td>uart_rx0/rx0/rx_data_5_s0</td>
</tr>
<tr>
<td>9</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_osc</td>
<td>cpu0/addr_31_s0</td>
</tr>
<tr>
<td>10</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_osc</td>
<td>uart_rx0/rx0/rx_data_6_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>cpu0/data_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R16C22[1][B]</td>
<td style=" font-weight:bold;">cpu0/data_5_s0/Q</td>
</tr>
<tr>
<td>4.752</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>cpu0/alu_in2_31_s2/I2</td>
</tr>
<tr>
<td>5.784</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_31_s2/F</td>
</tr>
<tr>
<td>7.248</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>cpu0/alu_in2_30_s2/I2</td>
</tr>
<tr>
<td>8.070</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_30_s2/F</td>
</tr>
<tr>
<td>10.024</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td>cpu0/alu_in2_1_s1/I2</td>
</tr>
<tr>
<td>11.056</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s1/F</td>
</tr>
<tr>
<td>11.062</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>cpu0/alu_in2_1_s4/I1</td>
</tr>
<tr>
<td>12.161</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C29[0][A]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s4/F</td>
</tr>
<tr>
<td>14.104</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[0][B]</td>
<td>cpu0/ADD_1_s/I1</td>
</tr>
<tr>
<td>14.654</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_1_s/COUT</td>
</tr>
<tr>
<td>14.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>cpu0/ADD_2_s/CIN</td>
</tr>
<tr>
<td>14.711</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_2_s/COUT</td>
</tr>
<tr>
<td>14.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>cpu0/ADD_3_s/CIN</td>
</tr>
<tr>
<td>14.768</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_3_s/COUT</td>
</tr>
<tr>
<td>14.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>cpu0/ADD_4_s/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_4_s/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td>cpu0/ADD_5_s/CIN</td>
</tr>
<tr>
<td>14.882</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_5_s/COUT</td>
</tr>
<tr>
<td>14.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][A]</td>
<td>cpu0/ADD_6_s/CIN</td>
</tr>
<tr>
<td>14.939</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_6_s/COUT</td>
</tr>
<tr>
<td>14.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>cpu0/ADD_7_s/CIN</td>
</tr>
<tr>
<td>14.996</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_7_s/COUT</td>
</tr>
<tr>
<td>14.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>cpu0/ADD_8_s/CIN</td>
</tr>
<tr>
<td>15.053</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_8_s/COUT</td>
</tr>
<tr>
<td>15.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>cpu0/ADD_9_s/CIN</td>
</tr>
<tr>
<td>15.110</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_9_s/COUT</td>
</tr>
<tr>
<td>15.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][A]</td>
<td>cpu0/ADD_10_s/CIN</td>
</tr>
<tr>
<td>15.167</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_10_s/COUT</td>
</tr>
<tr>
<td>15.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][B]</td>
<td>cpu0/ADD_11_s/CIN</td>
</tr>
<tr>
<td>15.224</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_11_s/COUT</td>
</tr>
<tr>
<td>15.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][A]</td>
<td>cpu0/ADD_12_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_12_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][B]</td>
<td>cpu0/ADD_13_s/CIN</td>
</tr>
<tr>
<td>15.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_13_s/COUT</td>
</tr>
<tr>
<td>15.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td>cpu0/ADD_14_s/CIN</td>
</tr>
<tr>
<td>15.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_14_s/COUT</td>
</tr>
<tr>
<td>15.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td>cpu0/ADD_15_s/CIN</td>
</tr>
<tr>
<td>15.452</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_15_s/COUT</td>
</tr>
<tr>
<td>15.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][A]</td>
<td>cpu0/ADD_16_s/CIN</td>
</tr>
<tr>
<td>15.509</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_16_s/COUT</td>
</tr>
<tr>
<td>15.509</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][B]</td>
<td>cpu0/ADD_17_s/CIN</td>
</tr>
<tr>
<td>15.566</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_17_s/COUT</td>
</tr>
<tr>
<td>15.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][A]</td>
<td>cpu0/ADD_18_s/CIN</td>
</tr>
<tr>
<td>15.623</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_18_s/COUT</td>
</tr>
<tr>
<td>15.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td>cpu0/ADD_19_s/CIN</td>
</tr>
<tr>
<td>15.680</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_19_s/COUT</td>
</tr>
<tr>
<td>15.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][A]</td>
<td>cpu0/ADD_20_s/CIN</td>
</tr>
<tr>
<td>15.737</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_20_s/COUT</td>
</tr>
<tr>
<td>15.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][B]</td>
<td>cpu0/ADD_21_s/CIN</td>
</tr>
<tr>
<td>15.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_21_s/COUT</td>
</tr>
<tr>
<td>15.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][A]</td>
<td>cpu0/ADD_22_s/CIN</td>
</tr>
<tr>
<td>15.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_22_s/COUT</td>
</tr>
<tr>
<td>15.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][B]</td>
<td>cpu0/ADD_23_s/CIN</td>
</tr>
<tr>
<td>15.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_23_s/COUT</td>
</tr>
<tr>
<td>15.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][A]</td>
<td>cpu0/ADD_24_s/CIN</td>
</tr>
<tr>
<td>15.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_24_s/COUT</td>
</tr>
<tr>
<td>15.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][B]</td>
<td>cpu0/ADD_25_s/CIN</td>
</tr>
<tr>
<td>16.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_25_s/COUT</td>
</tr>
<tr>
<td>16.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][A]</td>
<td>cpu0/ADD_26_s/CIN</td>
</tr>
<tr>
<td>16.079</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_26_s/COUT</td>
</tr>
<tr>
<td>16.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][B]</td>
<td>cpu0/ADD_27_s/CIN</td>
</tr>
<tr>
<td>16.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_27_s/COUT</td>
</tr>
<tr>
<td>16.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][A]</td>
<td>cpu0/ADD_28_s/CIN</td>
</tr>
<tr>
<td>16.193</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_28_s/COUT</td>
</tr>
<tr>
<td>16.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][B]</td>
<td>cpu0/ADD_29_s/CIN</td>
</tr>
<tr>
<td>16.250</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_29_s/COUT</td>
</tr>
<tr>
<td>16.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][A]</td>
<td>cpu0/ADD_30_s/CIN</td>
</tr>
<tr>
<td>16.307</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_30_s/COUT</td>
</tr>
<tr>
<td>16.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td>cpu0/ADD_31_s/CIN</td>
</tr>
<tr>
<td>16.870</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_31_s/SUM</td>
</tr>
<tr>
<td>18.814</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>cpu0/n1644_s14/I1</td>
</tr>
<tr>
<td>19.913</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s14/F</td>
</tr>
<tr>
<td>21.202</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>cpu0/n1644_s9/I2</td>
</tr>
<tr>
<td>22.301</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s9/F</td>
</tr>
<tr>
<td>23.446</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td>cpu_rdata_15_s28/I1</td>
</tr>
<tr>
<td>24.545</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s28/F</td>
</tr>
<tr>
<td>25.370</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>cpu_rdata_15_s23/I1</td>
</tr>
<tr>
<td>26.402</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s23/F</td>
</tr>
<tr>
<td>28.197</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu0/write_reg_data_31_s8/I0</td>
</tr>
<tr>
<td>29.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s8/F</td>
</tr>
<tr>
<td>30.766</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>cpu0/write_reg_data_31_s5/I2</td>
</tr>
<tr>
<td>31.798</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s5/F</td>
</tr>
<tr>
<td>31.809</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[1][B]</td>
<td>cpu0/write_reg_data_15_s1/I0</td>
</tr>
<tr>
<td>32.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C10[1][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_15_s1/F</td>
</tr>
<tr>
<td>35.285</td>
<td>2.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td>cpu0/write_reg_data_10_s0/I0</td>
</tr>
<tr>
<td>36.384</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C16[2][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_10_s0/F</td>
</tr>
<tr>
<td>39.312</td>
<td>2.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>cpu0/regfile_regfile_0_0_s/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.342, 41.488%; route: 21.179, 57.273%; tC2Q: 0.458, 1.239%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>cpu0/data_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R16C22[1][B]</td>
<td style=" font-weight:bold;">cpu0/data_5_s0/Q</td>
</tr>
<tr>
<td>4.752</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>cpu0/alu_in2_31_s2/I2</td>
</tr>
<tr>
<td>5.784</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_31_s2/F</td>
</tr>
<tr>
<td>7.248</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>cpu0/alu_in2_30_s2/I2</td>
</tr>
<tr>
<td>8.070</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_30_s2/F</td>
</tr>
<tr>
<td>10.024</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td>cpu0/alu_in2_1_s1/I2</td>
</tr>
<tr>
<td>11.056</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s1/F</td>
</tr>
<tr>
<td>11.062</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>cpu0/alu_in2_1_s4/I1</td>
</tr>
<tr>
<td>12.161</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C29[0][A]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s4/F</td>
</tr>
<tr>
<td>14.104</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[0][B]</td>
<td>cpu0/ADD_1_s/I1</td>
</tr>
<tr>
<td>14.654</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_1_s/COUT</td>
</tr>
<tr>
<td>14.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>cpu0/ADD_2_s/CIN</td>
</tr>
<tr>
<td>14.711</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_2_s/COUT</td>
</tr>
<tr>
<td>14.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>cpu0/ADD_3_s/CIN</td>
</tr>
<tr>
<td>14.768</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_3_s/COUT</td>
</tr>
<tr>
<td>14.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>cpu0/ADD_4_s/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_4_s/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td>cpu0/ADD_5_s/CIN</td>
</tr>
<tr>
<td>14.882</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_5_s/COUT</td>
</tr>
<tr>
<td>14.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][A]</td>
<td>cpu0/ADD_6_s/CIN</td>
</tr>
<tr>
<td>14.939</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_6_s/COUT</td>
</tr>
<tr>
<td>14.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>cpu0/ADD_7_s/CIN</td>
</tr>
<tr>
<td>14.996</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_7_s/COUT</td>
</tr>
<tr>
<td>14.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>cpu0/ADD_8_s/CIN</td>
</tr>
<tr>
<td>15.053</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_8_s/COUT</td>
</tr>
<tr>
<td>15.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>cpu0/ADD_9_s/CIN</td>
</tr>
<tr>
<td>15.110</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_9_s/COUT</td>
</tr>
<tr>
<td>15.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][A]</td>
<td>cpu0/ADD_10_s/CIN</td>
</tr>
<tr>
<td>15.167</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_10_s/COUT</td>
</tr>
<tr>
<td>15.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][B]</td>
<td>cpu0/ADD_11_s/CIN</td>
</tr>
<tr>
<td>15.224</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_11_s/COUT</td>
</tr>
<tr>
<td>15.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][A]</td>
<td>cpu0/ADD_12_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_12_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][B]</td>
<td>cpu0/ADD_13_s/CIN</td>
</tr>
<tr>
<td>15.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_13_s/COUT</td>
</tr>
<tr>
<td>15.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td>cpu0/ADD_14_s/CIN</td>
</tr>
<tr>
<td>15.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_14_s/COUT</td>
</tr>
<tr>
<td>15.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td>cpu0/ADD_15_s/CIN</td>
</tr>
<tr>
<td>15.452</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_15_s/COUT</td>
</tr>
<tr>
<td>15.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][A]</td>
<td>cpu0/ADD_16_s/CIN</td>
</tr>
<tr>
<td>15.509</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_16_s/COUT</td>
</tr>
<tr>
<td>15.509</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][B]</td>
<td>cpu0/ADD_17_s/CIN</td>
</tr>
<tr>
<td>15.566</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_17_s/COUT</td>
</tr>
<tr>
<td>15.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][A]</td>
<td>cpu0/ADD_18_s/CIN</td>
</tr>
<tr>
<td>15.623</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_18_s/COUT</td>
</tr>
<tr>
<td>15.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td>cpu0/ADD_19_s/CIN</td>
</tr>
<tr>
<td>15.680</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_19_s/COUT</td>
</tr>
<tr>
<td>15.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][A]</td>
<td>cpu0/ADD_20_s/CIN</td>
</tr>
<tr>
<td>15.737</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_20_s/COUT</td>
</tr>
<tr>
<td>15.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][B]</td>
<td>cpu0/ADD_21_s/CIN</td>
</tr>
<tr>
<td>15.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_21_s/COUT</td>
</tr>
<tr>
<td>15.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][A]</td>
<td>cpu0/ADD_22_s/CIN</td>
</tr>
<tr>
<td>15.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_22_s/COUT</td>
</tr>
<tr>
<td>15.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][B]</td>
<td>cpu0/ADD_23_s/CIN</td>
</tr>
<tr>
<td>15.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_23_s/COUT</td>
</tr>
<tr>
<td>15.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][A]</td>
<td>cpu0/ADD_24_s/CIN</td>
</tr>
<tr>
<td>15.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_24_s/COUT</td>
</tr>
<tr>
<td>15.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][B]</td>
<td>cpu0/ADD_25_s/CIN</td>
</tr>
<tr>
<td>16.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_25_s/COUT</td>
</tr>
<tr>
<td>16.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][A]</td>
<td>cpu0/ADD_26_s/CIN</td>
</tr>
<tr>
<td>16.079</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_26_s/COUT</td>
</tr>
<tr>
<td>16.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][B]</td>
<td>cpu0/ADD_27_s/CIN</td>
</tr>
<tr>
<td>16.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_27_s/COUT</td>
</tr>
<tr>
<td>16.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][A]</td>
<td>cpu0/ADD_28_s/CIN</td>
</tr>
<tr>
<td>16.193</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_28_s/COUT</td>
</tr>
<tr>
<td>16.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][B]</td>
<td>cpu0/ADD_29_s/CIN</td>
</tr>
<tr>
<td>16.250</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_29_s/COUT</td>
</tr>
<tr>
<td>16.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][A]</td>
<td>cpu0/ADD_30_s/CIN</td>
</tr>
<tr>
<td>16.307</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_30_s/COUT</td>
</tr>
<tr>
<td>16.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td>cpu0/ADD_31_s/CIN</td>
</tr>
<tr>
<td>16.870</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_31_s/SUM</td>
</tr>
<tr>
<td>18.814</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>cpu0/n1644_s14/I1</td>
</tr>
<tr>
<td>19.913</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s14/F</td>
</tr>
<tr>
<td>21.202</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>cpu0/n1644_s9/I2</td>
</tr>
<tr>
<td>22.301</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s9/F</td>
</tr>
<tr>
<td>23.446</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td>cpu_rdata_15_s28/I1</td>
</tr>
<tr>
<td>24.545</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s28/F</td>
</tr>
<tr>
<td>25.370</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>cpu_rdata_15_s23/I1</td>
</tr>
<tr>
<td>26.402</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s23/F</td>
</tr>
<tr>
<td>28.197</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu0/write_reg_data_31_s8/I0</td>
</tr>
<tr>
<td>29.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s8/F</td>
</tr>
<tr>
<td>30.766</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>cpu0/write_reg_data_31_s5/I2</td>
</tr>
<tr>
<td>31.798</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s5/F</td>
</tr>
<tr>
<td>31.809</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[1][B]</td>
<td>cpu0/write_reg_data_15_s1/I0</td>
</tr>
<tr>
<td>32.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C10[1][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_15_s1/F</td>
</tr>
<tr>
<td>34.808</td>
<td>1.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[3][A]</td>
<td>cpu0/write_reg_data_13_s0/I0</td>
</tr>
<tr>
<td>35.907</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C16[3][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_13_s0/F</td>
</tr>
<tr>
<td>39.150</td>
<td>3.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s/DI[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>cpu0/regfile_regfile_0_0_s/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.342, 41.670%; route: 21.018, 57.085%; tC2Q: 0.458, 1.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>cpu0/data_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R16C22[1][B]</td>
<td style=" font-weight:bold;">cpu0/data_5_s0/Q</td>
</tr>
<tr>
<td>4.752</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>cpu0/alu_in2_31_s2/I2</td>
</tr>
<tr>
<td>5.784</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_31_s2/F</td>
</tr>
<tr>
<td>7.248</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>cpu0/alu_in2_30_s2/I2</td>
</tr>
<tr>
<td>8.070</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_30_s2/F</td>
</tr>
<tr>
<td>10.024</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td>cpu0/alu_in2_1_s1/I2</td>
</tr>
<tr>
<td>11.056</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s1/F</td>
</tr>
<tr>
<td>11.062</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>cpu0/alu_in2_1_s4/I1</td>
</tr>
<tr>
<td>12.161</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C29[0][A]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s4/F</td>
</tr>
<tr>
<td>14.104</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[0][B]</td>
<td>cpu0/ADD_1_s/I1</td>
</tr>
<tr>
<td>14.654</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_1_s/COUT</td>
</tr>
<tr>
<td>14.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>cpu0/ADD_2_s/CIN</td>
</tr>
<tr>
<td>14.711</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_2_s/COUT</td>
</tr>
<tr>
<td>14.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>cpu0/ADD_3_s/CIN</td>
</tr>
<tr>
<td>14.768</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_3_s/COUT</td>
</tr>
<tr>
<td>14.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>cpu0/ADD_4_s/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_4_s/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td>cpu0/ADD_5_s/CIN</td>
</tr>
<tr>
<td>14.882</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_5_s/COUT</td>
</tr>
<tr>
<td>14.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][A]</td>
<td>cpu0/ADD_6_s/CIN</td>
</tr>
<tr>
<td>14.939</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_6_s/COUT</td>
</tr>
<tr>
<td>14.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>cpu0/ADD_7_s/CIN</td>
</tr>
<tr>
<td>14.996</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_7_s/COUT</td>
</tr>
<tr>
<td>14.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>cpu0/ADD_8_s/CIN</td>
</tr>
<tr>
<td>15.053</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_8_s/COUT</td>
</tr>
<tr>
<td>15.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>cpu0/ADD_9_s/CIN</td>
</tr>
<tr>
<td>15.110</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_9_s/COUT</td>
</tr>
<tr>
<td>15.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][A]</td>
<td>cpu0/ADD_10_s/CIN</td>
</tr>
<tr>
<td>15.167</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_10_s/COUT</td>
</tr>
<tr>
<td>15.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][B]</td>
<td>cpu0/ADD_11_s/CIN</td>
</tr>
<tr>
<td>15.224</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_11_s/COUT</td>
</tr>
<tr>
<td>15.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][A]</td>
<td>cpu0/ADD_12_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_12_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][B]</td>
<td>cpu0/ADD_13_s/CIN</td>
</tr>
<tr>
<td>15.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_13_s/COUT</td>
</tr>
<tr>
<td>15.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td>cpu0/ADD_14_s/CIN</td>
</tr>
<tr>
<td>15.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_14_s/COUT</td>
</tr>
<tr>
<td>15.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td>cpu0/ADD_15_s/CIN</td>
</tr>
<tr>
<td>15.452</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_15_s/COUT</td>
</tr>
<tr>
<td>15.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][A]</td>
<td>cpu0/ADD_16_s/CIN</td>
</tr>
<tr>
<td>15.509</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_16_s/COUT</td>
</tr>
<tr>
<td>15.509</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][B]</td>
<td>cpu0/ADD_17_s/CIN</td>
</tr>
<tr>
<td>15.566</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_17_s/COUT</td>
</tr>
<tr>
<td>15.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][A]</td>
<td>cpu0/ADD_18_s/CIN</td>
</tr>
<tr>
<td>15.623</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_18_s/COUT</td>
</tr>
<tr>
<td>15.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td>cpu0/ADD_19_s/CIN</td>
</tr>
<tr>
<td>15.680</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_19_s/COUT</td>
</tr>
<tr>
<td>15.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][A]</td>
<td>cpu0/ADD_20_s/CIN</td>
</tr>
<tr>
<td>15.737</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_20_s/COUT</td>
</tr>
<tr>
<td>15.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][B]</td>
<td>cpu0/ADD_21_s/CIN</td>
</tr>
<tr>
<td>15.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_21_s/COUT</td>
</tr>
<tr>
<td>15.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][A]</td>
<td>cpu0/ADD_22_s/CIN</td>
</tr>
<tr>
<td>15.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_22_s/COUT</td>
</tr>
<tr>
<td>15.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][B]</td>
<td>cpu0/ADD_23_s/CIN</td>
</tr>
<tr>
<td>15.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_23_s/COUT</td>
</tr>
<tr>
<td>15.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][A]</td>
<td>cpu0/ADD_24_s/CIN</td>
</tr>
<tr>
<td>15.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_24_s/COUT</td>
</tr>
<tr>
<td>15.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][B]</td>
<td>cpu0/ADD_25_s/CIN</td>
</tr>
<tr>
<td>16.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_25_s/COUT</td>
</tr>
<tr>
<td>16.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][A]</td>
<td>cpu0/ADD_26_s/CIN</td>
</tr>
<tr>
<td>16.079</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_26_s/COUT</td>
</tr>
<tr>
<td>16.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][B]</td>
<td>cpu0/ADD_27_s/CIN</td>
</tr>
<tr>
<td>16.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_27_s/COUT</td>
</tr>
<tr>
<td>16.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][A]</td>
<td>cpu0/ADD_28_s/CIN</td>
</tr>
<tr>
<td>16.193</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_28_s/COUT</td>
</tr>
<tr>
<td>16.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][B]</td>
<td>cpu0/ADD_29_s/CIN</td>
</tr>
<tr>
<td>16.250</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_29_s/COUT</td>
</tr>
<tr>
<td>16.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][A]</td>
<td>cpu0/ADD_30_s/CIN</td>
</tr>
<tr>
<td>16.307</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_30_s/COUT</td>
</tr>
<tr>
<td>16.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td>cpu0/ADD_31_s/CIN</td>
</tr>
<tr>
<td>16.870</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_31_s/SUM</td>
</tr>
<tr>
<td>18.814</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>cpu0/n1644_s14/I1</td>
</tr>
<tr>
<td>19.913</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s14/F</td>
</tr>
<tr>
<td>21.202</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>cpu0/n1644_s9/I2</td>
</tr>
<tr>
<td>22.301</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s9/F</td>
</tr>
<tr>
<td>23.446</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td>cpu_rdata_15_s28/I1</td>
</tr>
<tr>
<td>24.545</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s28/F</td>
</tr>
<tr>
<td>25.370</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>cpu_rdata_15_s23/I1</td>
</tr>
<tr>
<td>26.402</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s23/F</td>
</tr>
<tr>
<td>28.197</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu0/write_reg_data_31_s8/I0</td>
</tr>
<tr>
<td>29.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s8/F</td>
</tr>
<tr>
<td>30.766</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>cpu0/write_reg_data_31_s5/I2</td>
</tr>
<tr>
<td>31.798</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s5/F</td>
</tr>
<tr>
<td>31.809</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[1][B]</td>
<td>cpu0/write_reg_data_15_s1/I0</td>
</tr>
<tr>
<td>32.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C10[1][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_15_s1/F</td>
</tr>
<tr>
<td>35.628</td>
<td>2.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][B]</td>
<td>cpu0/write_reg_data_9_s0/I0</td>
</tr>
<tr>
<td>36.254</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C21[3][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_9_s0/F</td>
</tr>
<tr>
<td>39.012</td>
<td>2.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s/DI[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>cpu0/regfile_regfile_0_0_s/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.869, 40.538%; route: 21.352, 58.213%; tC2Q: 0.458, 1.250%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.354</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>cpu0/data_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R16C22[1][B]</td>
<td style=" font-weight:bold;">cpu0/data_5_s0/Q</td>
</tr>
<tr>
<td>4.752</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>cpu0/alu_in2_31_s2/I2</td>
</tr>
<tr>
<td>5.784</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_31_s2/F</td>
</tr>
<tr>
<td>7.248</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>cpu0/alu_in2_30_s2/I2</td>
</tr>
<tr>
<td>8.070</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_30_s2/F</td>
</tr>
<tr>
<td>10.024</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td>cpu0/alu_in2_1_s1/I2</td>
</tr>
<tr>
<td>11.056</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s1/F</td>
</tr>
<tr>
<td>11.062</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>cpu0/alu_in2_1_s4/I1</td>
</tr>
<tr>
<td>12.161</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C29[0][A]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s4/F</td>
</tr>
<tr>
<td>14.104</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[0][B]</td>
<td>cpu0/ADD_1_s/I1</td>
</tr>
<tr>
<td>14.654</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_1_s/COUT</td>
</tr>
<tr>
<td>14.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>cpu0/ADD_2_s/CIN</td>
</tr>
<tr>
<td>14.711</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_2_s/COUT</td>
</tr>
<tr>
<td>14.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>cpu0/ADD_3_s/CIN</td>
</tr>
<tr>
<td>14.768</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_3_s/COUT</td>
</tr>
<tr>
<td>14.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>cpu0/ADD_4_s/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_4_s/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td>cpu0/ADD_5_s/CIN</td>
</tr>
<tr>
<td>14.882</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_5_s/COUT</td>
</tr>
<tr>
<td>14.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][A]</td>
<td>cpu0/ADD_6_s/CIN</td>
</tr>
<tr>
<td>14.939</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_6_s/COUT</td>
</tr>
<tr>
<td>14.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>cpu0/ADD_7_s/CIN</td>
</tr>
<tr>
<td>14.996</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_7_s/COUT</td>
</tr>
<tr>
<td>14.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>cpu0/ADD_8_s/CIN</td>
</tr>
<tr>
<td>15.053</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_8_s/COUT</td>
</tr>
<tr>
<td>15.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>cpu0/ADD_9_s/CIN</td>
</tr>
<tr>
<td>15.110</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_9_s/COUT</td>
</tr>
<tr>
<td>15.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][A]</td>
<td>cpu0/ADD_10_s/CIN</td>
</tr>
<tr>
<td>15.167</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_10_s/COUT</td>
</tr>
<tr>
<td>15.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][B]</td>
<td>cpu0/ADD_11_s/CIN</td>
</tr>
<tr>
<td>15.224</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_11_s/COUT</td>
</tr>
<tr>
<td>15.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][A]</td>
<td>cpu0/ADD_12_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_12_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][B]</td>
<td>cpu0/ADD_13_s/CIN</td>
</tr>
<tr>
<td>15.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_13_s/COUT</td>
</tr>
<tr>
<td>15.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td>cpu0/ADD_14_s/CIN</td>
</tr>
<tr>
<td>15.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_14_s/COUT</td>
</tr>
<tr>
<td>15.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td>cpu0/ADD_15_s/CIN</td>
</tr>
<tr>
<td>15.452</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_15_s/COUT</td>
</tr>
<tr>
<td>15.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][A]</td>
<td>cpu0/ADD_16_s/CIN</td>
</tr>
<tr>
<td>15.509</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_16_s/COUT</td>
</tr>
<tr>
<td>15.509</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][B]</td>
<td>cpu0/ADD_17_s/CIN</td>
</tr>
<tr>
<td>15.566</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_17_s/COUT</td>
</tr>
<tr>
<td>15.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][A]</td>
<td>cpu0/ADD_18_s/CIN</td>
</tr>
<tr>
<td>15.623</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_18_s/COUT</td>
</tr>
<tr>
<td>15.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td>cpu0/ADD_19_s/CIN</td>
</tr>
<tr>
<td>15.680</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_19_s/COUT</td>
</tr>
<tr>
<td>15.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][A]</td>
<td>cpu0/ADD_20_s/CIN</td>
</tr>
<tr>
<td>15.737</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_20_s/COUT</td>
</tr>
<tr>
<td>15.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][B]</td>
<td>cpu0/ADD_21_s/CIN</td>
</tr>
<tr>
<td>15.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_21_s/COUT</td>
</tr>
<tr>
<td>15.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][A]</td>
<td>cpu0/ADD_22_s/CIN</td>
</tr>
<tr>
<td>15.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_22_s/COUT</td>
</tr>
<tr>
<td>15.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][B]</td>
<td>cpu0/ADD_23_s/CIN</td>
</tr>
<tr>
<td>15.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_23_s/COUT</td>
</tr>
<tr>
<td>15.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][A]</td>
<td>cpu0/ADD_24_s/CIN</td>
</tr>
<tr>
<td>15.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_24_s/COUT</td>
</tr>
<tr>
<td>15.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][B]</td>
<td>cpu0/ADD_25_s/CIN</td>
</tr>
<tr>
<td>16.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_25_s/COUT</td>
</tr>
<tr>
<td>16.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][A]</td>
<td>cpu0/ADD_26_s/CIN</td>
</tr>
<tr>
<td>16.079</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_26_s/COUT</td>
</tr>
<tr>
<td>16.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][B]</td>
<td>cpu0/ADD_27_s/CIN</td>
</tr>
<tr>
<td>16.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_27_s/COUT</td>
</tr>
<tr>
<td>16.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][A]</td>
<td>cpu0/ADD_28_s/CIN</td>
</tr>
<tr>
<td>16.193</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_28_s/COUT</td>
</tr>
<tr>
<td>16.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][B]</td>
<td>cpu0/ADD_29_s/CIN</td>
</tr>
<tr>
<td>16.250</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_29_s/COUT</td>
</tr>
<tr>
<td>16.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][A]</td>
<td>cpu0/ADD_30_s/CIN</td>
</tr>
<tr>
<td>16.307</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_30_s/COUT</td>
</tr>
<tr>
<td>16.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td>cpu0/ADD_31_s/CIN</td>
</tr>
<tr>
<td>16.870</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_31_s/SUM</td>
</tr>
<tr>
<td>18.814</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>cpu0/n1644_s14/I1</td>
</tr>
<tr>
<td>19.913</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s14/F</td>
</tr>
<tr>
<td>21.202</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>cpu0/n1644_s9/I2</td>
</tr>
<tr>
<td>22.301</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s9/F</td>
</tr>
<tr>
<td>23.446</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td>cpu_rdata_15_s28/I1</td>
</tr>
<tr>
<td>24.545</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s28/F</td>
</tr>
<tr>
<td>25.370</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>cpu_rdata_15_s23/I1</td>
</tr>
<tr>
<td>26.402</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s23/F</td>
</tr>
<tr>
<td>28.197</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu0/write_reg_data_31_s8/I0</td>
</tr>
<tr>
<td>29.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s8/F</td>
</tr>
<tr>
<td>30.766</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>cpu0/write_reg_data_31_s5/I2</td>
</tr>
<tr>
<td>31.798</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s5/F</td>
</tr>
<tr>
<td>31.809</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[1][B]</td>
<td>cpu0/write_reg_data_15_s1/I0</td>
</tr>
<tr>
<td>32.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C10[1][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_15_s1/F</td>
</tr>
<tr>
<td>35.285</td>
<td>2.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td>cpu0/write_reg_data_10_s0/I0</td>
</tr>
<tr>
<td>36.384</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C16[2][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_10_s0/F</td>
</tr>
<tr>
<td>38.971</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s0/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>cpu0/regfile_regfile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.342, 41.873%; route: 20.839, 56.876%; tC2Q: 0.458, 1.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>cpu0/data_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R16C22[1][B]</td>
<td style=" font-weight:bold;">cpu0/data_5_s0/Q</td>
</tr>
<tr>
<td>4.752</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>cpu0/alu_in2_31_s2/I2</td>
</tr>
<tr>
<td>5.784</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_31_s2/F</td>
</tr>
<tr>
<td>7.248</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>cpu0/alu_in2_30_s2/I2</td>
</tr>
<tr>
<td>8.070</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_30_s2/F</td>
</tr>
<tr>
<td>10.024</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td>cpu0/alu_in2_1_s1/I2</td>
</tr>
<tr>
<td>11.056</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s1/F</td>
</tr>
<tr>
<td>11.062</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>cpu0/alu_in2_1_s4/I1</td>
</tr>
<tr>
<td>12.161</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C29[0][A]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s4/F</td>
</tr>
<tr>
<td>14.104</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[0][B]</td>
<td>cpu0/ADD_1_s/I1</td>
</tr>
<tr>
<td>14.654</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_1_s/COUT</td>
</tr>
<tr>
<td>14.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>cpu0/ADD_2_s/CIN</td>
</tr>
<tr>
<td>14.711</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_2_s/COUT</td>
</tr>
<tr>
<td>14.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>cpu0/ADD_3_s/CIN</td>
</tr>
<tr>
<td>14.768</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_3_s/COUT</td>
</tr>
<tr>
<td>14.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>cpu0/ADD_4_s/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_4_s/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td>cpu0/ADD_5_s/CIN</td>
</tr>
<tr>
<td>14.882</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_5_s/COUT</td>
</tr>
<tr>
<td>14.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][A]</td>
<td>cpu0/ADD_6_s/CIN</td>
</tr>
<tr>
<td>14.939</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_6_s/COUT</td>
</tr>
<tr>
<td>14.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>cpu0/ADD_7_s/CIN</td>
</tr>
<tr>
<td>14.996</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_7_s/COUT</td>
</tr>
<tr>
<td>14.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>cpu0/ADD_8_s/CIN</td>
</tr>
<tr>
<td>15.053</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_8_s/COUT</td>
</tr>
<tr>
<td>15.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>cpu0/ADD_9_s/CIN</td>
</tr>
<tr>
<td>15.110</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_9_s/COUT</td>
</tr>
<tr>
<td>15.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][A]</td>
<td>cpu0/ADD_10_s/CIN</td>
</tr>
<tr>
<td>15.167</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_10_s/COUT</td>
</tr>
<tr>
<td>15.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][B]</td>
<td>cpu0/ADD_11_s/CIN</td>
</tr>
<tr>
<td>15.224</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_11_s/COUT</td>
</tr>
<tr>
<td>15.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][A]</td>
<td>cpu0/ADD_12_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_12_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][B]</td>
<td>cpu0/ADD_13_s/CIN</td>
</tr>
<tr>
<td>15.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_13_s/COUT</td>
</tr>
<tr>
<td>15.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td>cpu0/ADD_14_s/CIN</td>
</tr>
<tr>
<td>15.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_14_s/COUT</td>
</tr>
<tr>
<td>15.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td>cpu0/ADD_15_s/CIN</td>
</tr>
<tr>
<td>15.452</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_15_s/COUT</td>
</tr>
<tr>
<td>15.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][A]</td>
<td>cpu0/ADD_16_s/CIN</td>
</tr>
<tr>
<td>15.509</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_16_s/COUT</td>
</tr>
<tr>
<td>15.509</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][B]</td>
<td>cpu0/ADD_17_s/CIN</td>
</tr>
<tr>
<td>15.566</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_17_s/COUT</td>
</tr>
<tr>
<td>15.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][A]</td>
<td>cpu0/ADD_18_s/CIN</td>
</tr>
<tr>
<td>15.623</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_18_s/COUT</td>
</tr>
<tr>
<td>15.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td>cpu0/ADD_19_s/CIN</td>
</tr>
<tr>
<td>15.680</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_19_s/COUT</td>
</tr>
<tr>
<td>15.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][A]</td>
<td>cpu0/ADD_20_s/CIN</td>
</tr>
<tr>
<td>15.737</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_20_s/COUT</td>
</tr>
<tr>
<td>15.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][B]</td>
<td>cpu0/ADD_21_s/CIN</td>
</tr>
<tr>
<td>15.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_21_s/COUT</td>
</tr>
<tr>
<td>15.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][A]</td>
<td>cpu0/ADD_22_s/CIN</td>
</tr>
<tr>
<td>15.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_22_s/COUT</td>
</tr>
<tr>
<td>15.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][B]</td>
<td>cpu0/ADD_23_s/CIN</td>
</tr>
<tr>
<td>15.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_23_s/COUT</td>
</tr>
<tr>
<td>15.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][A]</td>
<td>cpu0/ADD_24_s/CIN</td>
</tr>
<tr>
<td>15.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_24_s/COUT</td>
</tr>
<tr>
<td>15.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][B]</td>
<td>cpu0/ADD_25_s/CIN</td>
</tr>
<tr>
<td>16.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_25_s/COUT</td>
</tr>
<tr>
<td>16.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][A]</td>
<td>cpu0/ADD_26_s/CIN</td>
</tr>
<tr>
<td>16.079</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_26_s/COUT</td>
</tr>
<tr>
<td>16.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][B]</td>
<td>cpu0/ADD_27_s/CIN</td>
</tr>
<tr>
<td>16.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_27_s/COUT</td>
</tr>
<tr>
<td>16.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][A]</td>
<td>cpu0/ADD_28_s/CIN</td>
</tr>
<tr>
<td>16.193</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_28_s/COUT</td>
</tr>
<tr>
<td>16.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][B]</td>
<td>cpu0/ADD_29_s/CIN</td>
</tr>
<tr>
<td>16.250</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_29_s/COUT</td>
</tr>
<tr>
<td>16.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][A]</td>
<td>cpu0/ADD_30_s/CIN</td>
</tr>
<tr>
<td>16.307</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_30_s/COUT</td>
</tr>
<tr>
<td>16.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td>cpu0/ADD_31_s/CIN</td>
</tr>
<tr>
<td>16.870</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_31_s/SUM</td>
</tr>
<tr>
<td>18.814</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>cpu0/n1644_s14/I1</td>
</tr>
<tr>
<td>19.913</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s14/F</td>
</tr>
<tr>
<td>21.202</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>cpu0/n1644_s9/I2</td>
</tr>
<tr>
<td>22.301</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s9/F</td>
</tr>
<tr>
<td>23.446</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td>cpu_rdata_15_s28/I1</td>
</tr>
<tr>
<td>24.545</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s28/F</td>
</tr>
<tr>
<td>25.370</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>cpu_rdata_15_s23/I1</td>
</tr>
<tr>
<td>26.402</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s23/F</td>
</tr>
<tr>
<td>28.197</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu0/write_reg_data_31_s8/I0</td>
</tr>
<tr>
<td>29.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s8/F</td>
</tr>
<tr>
<td>30.766</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>cpu0/write_reg_data_31_s5/I2</td>
</tr>
<tr>
<td>31.798</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s5/F</td>
</tr>
<tr>
<td>31.809</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[0][B]</td>
<td>cpu0/write_reg_data_31_s1/I0</td>
</tr>
<tr>
<td>32.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C10[0][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s1/F</td>
</tr>
<tr>
<td>34.659</td>
<td>1.817</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>cpu0/write_reg_data_18_s0/I0</td>
</tr>
<tr>
<td>35.481</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C13[1][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_18_s0/F</td>
</tr>
<tr>
<td>38.887</td>
<td>3.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s/DI[18]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>cpu0/regfile_regfile_0_0_s/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.065, 41.212%; route: 21.032, 57.534%; tC2Q: 0.458, 1.254%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>cpu0/data_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R16C22[1][B]</td>
<td style=" font-weight:bold;">cpu0/data_5_s0/Q</td>
</tr>
<tr>
<td>4.752</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>cpu0/alu_in2_31_s2/I2</td>
</tr>
<tr>
<td>5.784</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_31_s2/F</td>
</tr>
<tr>
<td>7.248</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>cpu0/alu_in2_30_s2/I2</td>
</tr>
<tr>
<td>8.070</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_30_s2/F</td>
</tr>
<tr>
<td>10.024</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td>cpu0/alu_in2_1_s1/I2</td>
</tr>
<tr>
<td>11.056</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s1/F</td>
</tr>
<tr>
<td>11.062</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>cpu0/alu_in2_1_s4/I1</td>
</tr>
<tr>
<td>12.161</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C29[0][A]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s4/F</td>
</tr>
<tr>
<td>14.104</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[0][B]</td>
<td>cpu0/ADD_1_s/I1</td>
</tr>
<tr>
<td>14.654</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_1_s/COUT</td>
</tr>
<tr>
<td>14.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>cpu0/ADD_2_s/CIN</td>
</tr>
<tr>
<td>14.711</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_2_s/COUT</td>
</tr>
<tr>
<td>14.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>cpu0/ADD_3_s/CIN</td>
</tr>
<tr>
<td>14.768</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_3_s/COUT</td>
</tr>
<tr>
<td>14.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>cpu0/ADD_4_s/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_4_s/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td>cpu0/ADD_5_s/CIN</td>
</tr>
<tr>
<td>14.882</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_5_s/COUT</td>
</tr>
<tr>
<td>14.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][A]</td>
<td>cpu0/ADD_6_s/CIN</td>
</tr>
<tr>
<td>14.939</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_6_s/COUT</td>
</tr>
<tr>
<td>14.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>cpu0/ADD_7_s/CIN</td>
</tr>
<tr>
<td>14.996</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_7_s/COUT</td>
</tr>
<tr>
<td>14.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>cpu0/ADD_8_s/CIN</td>
</tr>
<tr>
<td>15.053</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_8_s/COUT</td>
</tr>
<tr>
<td>15.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>cpu0/ADD_9_s/CIN</td>
</tr>
<tr>
<td>15.110</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_9_s/COUT</td>
</tr>
<tr>
<td>15.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][A]</td>
<td>cpu0/ADD_10_s/CIN</td>
</tr>
<tr>
<td>15.167</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_10_s/COUT</td>
</tr>
<tr>
<td>15.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][B]</td>
<td>cpu0/ADD_11_s/CIN</td>
</tr>
<tr>
<td>15.224</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_11_s/COUT</td>
</tr>
<tr>
<td>15.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][A]</td>
<td>cpu0/ADD_12_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_12_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][B]</td>
<td>cpu0/ADD_13_s/CIN</td>
</tr>
<tr>
<td>15.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_13_s/COUT</td>
</tr>
<tr>
<td>15.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td>cpu0/ADD_14_s/CIN</td>
</tr>
<tr>
<td>15.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_14_s/COUT</td>
</tr>
<tr>
<td>15.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td>cpu0/ADD_15_s/CIN</td>
</tr>
<tr>
<td>15.452</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_15_s/COUT</td>
</tr>
<tr>
<td>15.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][A]</td>
<td>cpu0/ADD_16_s/CIN</td>
</tr>
<tr>
<td>15.509</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_16_s/COUT</td>
</tr>
<tr>
<td>15.509</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][B]</td>
<td>cpu0/ADD_17_s/CIN</td>
</tr>
<tr>
<td>15.566</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_17_s/COUT</td>
</tr>
<tr>
<td>15.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][A]</td>
<td>cpu0/ADD_18_s/CIN</td>
</tr>
<tr>
<td>15.623</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_18_s/COUT</td>
</tr>
<tr>
<td>15.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td>cpu0/ADD_19_s/CIN</td>
</tr>
<tr>
<td>15.680</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_19_s/COUT</td>
</tr>
<tr>
<td>15.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][A]</td>
<td>cpu0/ADD_20_s/CIN</td>
</tr>
<tr>
<td>15.737</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_20_s/COUT</td>
</tr>
<tr>
<td>15.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][B]</td>
<td>cpu0/ADD_21_s/CIN</td>
</tr>
<tr>
<td>15.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_21_s/COUT</td>
</tr>
<tr>
<td>15.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][A]</td>
<td>cpu0/ADD_22_s/CIN</td>
</tr>
<tr>
<td>15.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_22_s/COUT</td>
</tr>
<tr>
<td>15.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][B]</td>
<td>cpu0/ADD_23_s/CIN</td>
</tr>
<tr>
<td>15.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_23_s/COUT</td>
</tr>
<tr>
<td>15.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][A]</td>
<td>cpu0/ADD_24_s/CIN</td>
</tr>
<tr>
<td>15.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_24_s/COUT</td>
</tr>
<tr>
<td>15.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][B]</td>
<td>cpu0/ADD_25_s/CIN</td>
</tr>
<tr>
<td>16.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_25_s/COUT</td>
</tr>
<tr>
<td>16.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][A]</td>
<td>cpu0/ADD_26_s/CIN</td>
</tr>
<tr>
<td>16.079</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_26_s/COUT</td>
</tr>
<tr>
<td>16.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][B]</td>
<td>cpu0/ADD_27_s/CIN</td>
</tr>
<tr>
<td>16.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_27_s/COUT</td>
</tr>
<tr>
<td>16.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][A]</td>
<td>cpu0/ADD_28_s/CIN</td>
</tr>
<tr>
<td>16.193</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_28_s/COUT</td>
</tr>
<tr>
<td>16.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][B]</td>
<td>cpu0/ADD_29_s/CIN</td>
</tr>
<tr>
<td>16.250</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_29_s/COUT</td>
</tr>
<tr>
<td>16.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][A]</td>
<td>cpu0/ADD_30_s/CIN</td>
</tr>
<tr>
<td>16.307</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_30_s/COUT</td>
</tr>
<tr>
<td>16.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td>cpu0/ADD_31_s/CIN</td>
</tr>
<tr>
<td>16.870</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_31_s/SUM</td>
</tr>
<tr>
<td>18.814</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>cpu0/n1644_s14/I1</td>
</tr>
<tr>
<td>19.913</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s14/F</td>
</tr>
<tr>
<td>21.202</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>cpu0/n1644_s9/I2</td>
</tr>
<tr>
<td>22.301</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s9/F</td>
</tr>
<tr>
<td>23.446</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td>cpu_rdata_15_s28/I1</td>
</tr>
<tr>
<td>24.545</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s28/F</td>
</tr>
<tr>
<td>25.370</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>cpu_rdata_15_s23/I1</td>
</tr>
<tr>
<td>26.402</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s23/F</td>
</tr>
<tr>
<td>28.197</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu0/write_reg_data_31_s8/I0</td>
</tr>
<tr>
<td>29.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s8/F</td>
</tr>
<tr>
<td>30.766</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>cpu0/write_reg_data_31_s5/I2</td>
</tr>
<tr>
<td>31.798</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s5/F</td>
</tr>
<tr>
<td>31.809</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[0][B]</td>
<td>cpu0/write_reg_data_31_s1/I0</td>
</tr>
<tr>
<td>32.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C10[0][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s1/F</td>
</tr>
<tr>
<td>34.355</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td>cpu0/write_reg_data_25_s0/I0</td>
</tr>
<tr>
<td>35.454</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C14[2][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_25_s0/F</td>
</tr>
<tr>
<td>38.861</td>
<td>3.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s/DI[25]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>cpu0/regfile_regfile_0_0_s/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.342, 42.000%; route: 20.728, 56.745%; tC2Q: 0.458, 1.255%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>cpu0/data_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R16C22[1][B]</td>
<td style=" font-weight:bold;">cpu0/data_5_s0/Q</td>
</tr>
<tr>
<td>4.752</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>cpu0/alu_in2_31_s2/I2</td>
</tr>
<tr>
<td>5.784</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_31_s2/F</td>
</tr>
<tr>
<td>7.248</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>cpu0/alu_in2_30_s2/I2</td>
</tr>
<tr>
<td>8.070</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_30_s2/F</td>
</tr>
<tr>
<td>10.024</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td>cpu0/alu_in2_1_s1/I2</td>
</tr>
<tr>
<td>11.056</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s1/F</td>
</tr>
<tr>
<td>11.062</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>cpu0/alu_in2_1_s4/I1</td>
</tr>
<tr>
<td>12.161</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C29[0][A]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s4/F</td>
</tr>
<tr>
<td>14.104</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[0][B]</td>
<td>cpu0/ADD_1_s/I1</td>
</tr>
<tr>
<td>14.654</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_1_s/COUT</td>
</tr>
<tr>
<td>14.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>cpu0/ADD_2_s/CIN</td>
</tr>
<tr>
<td>14.711</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_2_s/COUT</td>
</tr>
<tr>
<td>14.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>cpu0/ADD_3_s/CIN</td>
</tr>
<tr>
<td>14.768</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_3_s/COUT</td>
</tr>
<tr>
<td>14.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>cpu0/ADD_4_s/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_4_s/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td>cpu0/ADD_5_s/CIN</td>
</tr>
<tr>
<td>14.882</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_5_s/COUT</td>
</tr>
<tr>
<td>14.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][A]</td>
<td>cpu0/ADD_6_s/CIN</td>
</tr>
<tr>
<td>14.939</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_6_s/COUT</td>
</tr>
<tr>
<td>14.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>cpu0/ADD_7_s/CIN</td>
</tr>
<tr>
<td>14.996</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_7_s/COUT</td>
</tr>
<tr>
<td>14.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>cpu0/ADD_8_s/CIN</td>
</tr>
<tr>
<td>15.053</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_8_s/COUT</td>
</tr>
<tr>
<td>15.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>cpu0/ADD_9_s/CIN</td>
</tr>
<tr>
<td>15.110</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_9_s/COUT</td>
</tr>
<tr>
<td>15.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][A]</td>
<td>cpu0/ADD_10_s/CIN</td>
</tr>
<tr>
<td>15.167</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_10_s/COUT</td>
</tr>
<tr>
<td>15.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][B]</td>
<td>cpu0/ADD_11_s/CIN</td>
</tr>
<tr>
<td>15.224</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_11_s/COUT</td>
</tr>
<tr>
<td>15.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][A]</td>
<td>cpu0/ADD_12_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_12_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][B]</td>
<td>cpu0/ADD_13_s/CIN</td>
</tr>
<tr>
<td>15.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_13_s/COUT</td>
</tr>
<tr>
<td>15.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td>cpu0/ADD_14_s/CIN</td>
</tr>
<tr>
<td>15.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_14_s/COUT</td>
</tr>
<tr>
<td>15.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td>cpu0/ADD_15_s/CIN</td>
</tr>
<tr>
<td>15.452</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_15_s/COUT</td>
</tr>
<tr>
<td>15.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][A]</td>
<td>cpu0/ADD_16_s/CIN</td>
</tr>
<tr>
<td>15.509</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_16_s/COUT</td>
</tr>
<tr>
<td>15.509</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][B]</td>
<td>cpu0/ADD_17_s/CIN</td>
</tr>
<tr>
<td>15.566</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_17_s/COUT</td>
</tr>
<tr>
<td>15.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][A]</td>
<td>cpu0/ADD_18_s/CIN</td>
</tr>
<tr>
<td>15.623</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_18_s/COUT</td>
</tr>
<tr>
<td>15.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td>cpu0/ADD_19_s/CIN</td>
</tr>
<tr>
<td>15.680</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_19_s/COUT</td>
</tr>
<tr>
<td>15.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][A]</td>
<td>cpu0/ADD_20_s/CIN</td>
</tr>
<tr>
<td>15.737</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_20_s/COUT</td>
</tr>
<tr>
<td>15.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][B]</td>
<td>cpu0/ADD_21_s/CIN</td>
</tr>
<tr>
<td>15.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_21_s/COUT</td>
</tr>
<tr>
<td>15.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][A]</td>
<td>cpu0/ADD_22_s/CIN</td>
</tr>
<tr>
<td>15.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_22_s/COUT</td>
</tr>
<tr>
<td>15.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][B]</td>
<td>cpu0/ADD_23_s/CIN</td>
</tr>
<tr>
<td>15.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_23_s/COUT</td>
</tr>
<tr>
<td>15.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][A]</td>
<td>cpu0/ADD_24_s/CIN</td>
</tr>
<tr>
<td>15.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_24_s/COUT</td>
</tr>
<tr>
<td>15.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][B]</td>
<td>cpu0/ADD_25_s/CIN</td>
</tr>
<tr>
<td>16.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_25_s/COUT</td>
</tr>
<tr>
<td>16.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][A]</td>
<td>cpu0/ADD_26_s/CIN</td>
</tr>
<tr>
<td>16.079</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_26_s/COUT</td>
</tr>
<tr>
<td>16.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][B]</td>
<td>cpu0/ADD_27_s/CIN</td>
</tr>
<tr>
<td>16.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_27_s/COUT</td>
</tr>
<tr>
<td>16.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][A]</td>
<td>cpu0/ADD_28_s/CIN</td>
</tr>
<tr>
<td>16.193</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_28_s/COUT</td>
</tr>
<tr>
<td>16.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][B]</td>
<td>cpu0/ADD_29_s/CIN</td>
</tr>
<tr>
<td>16.250</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_29_s/COUT</td>
</tr>
<tr>
<td>16.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][A]</td>
<td>cpu0/ADD_30_s/CIN</td>
</tr>
<tr>
<td>16.307</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_30_s/COUT</td>
</tr>
<tr>
<td>16.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td>cpu0/ADD_31_s/CIN</td>
</tr>
<tr>
<td>16.870</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_31_s/SUM</td>
</tr>
<tr>
<td>18.814</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>cpu0/n1644_s14/I1</td>
</tr>
<tr>
<td>19.913</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s14/F</td>
</tr>
<tr>
<td>21.202</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>cpu0/n1644_s9/I2</td>
</tr>
<tr>
<td>22.301</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s9/F</td>
</tr>
<tr>
<td>23.446</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td>cpu_rdata_15_s28/I1</td>
</tr>
<tr>
<td>24.545</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s28/F</td>
</tr>
<tr>
<td>25.370</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>cpu_rdata_15_s23/I1</td>
</tr>
<tr>
<td>26.402</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s23/F</td>
</tr>
<tr>
<td>28.197</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu0/write_reg_data_31_s8/I0</td>
</tr>
<tr>
<td>29.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s8/F</td>
</tr>
<tr>
<td>30.766</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>cpu0/write_reg_data_31_s5/I2</td>
</tr>
<tr>
<td>31.798</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s5/F</td>
</tr>
<tr>
<td>31.809</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[1][B]</td>
<td>cpu0/write_reg_data_15_s1/I0</td>
</tr>
<tr>
<td>32.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C10[1][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_15_s1/F</td>
</tr>
<tr>
<td>34.813</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[3][B]</td>
<td>cpu0/write_reg_data_8_s0/I0</td>
</tr>
<tr>
<td>35.912</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C21[3][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_8_s0/F</td>
</tr>
<tr>
<td>38.839</td>
<td>2.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>cpu0/regfile_regfile_0_0_s/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.342, 42.024%; route: 20.707, 56.720%; tC2Q: 0.458, 1.255%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.543</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>cpu0/data_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R16C22[1][B]</td>
<td style=" font-weight:bold;">cpu0/data_5_s0/Q</td>
</tr>
<tr>
<td>4.752</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>cpu0/alu_in2_31_s2/I2</td>
</tr>
<tr>
<td>5.784</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_31_s2/F</td>
</tr>
<tr>
<td>7.248</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>cpu0/alu_in2_30_s2/I2</td>
</tr>
<tr>
<td>8.070</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_30_s2/F</td>
</tr>
<tr>
<td>10.024</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td>cpu0/alu_in2_1_s1/I2</td>
</tr>
<tr>
<td>11.056</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s1/F</td>
</tr>
<tr>
<td>11.062</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>cpu0/alu_in2_1_s4/I1</td>
</tr>
<tr>
<td>12.161</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C29[0][A]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s4/F</td>
</tr>
<tr>
<td>14.104</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[0][B]</td>
<td>cpu0/ADD_1_s/I1</td>
</tr>
<tr>
<td>14.654</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_1_s/COUT</td>
</tr>
<tr>
<td>14.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>cpu0/ADD_2_s/CIN</td>
</tr>
<tr>
<td>14.711</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_2_s/COUT</td>
</tr>
<tr>
<td>14.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>cpu0/ADD_3_s/CIN</td>
</tr>
<tr>
<td>14.768</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_3_s/COUT</td>
</tr>
<tr>
<td>14.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>cpu0/ADD_4_s/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_4_s/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td>cpu0/ADD_5_s/CIN</td>
</tr>
<tr>
<td>14.882</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_5_s/COUT</td>
</tr>
<tr>
<td>14.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][A]</td>
<td>cpu0/ADD_6_s/CIN</td>
</tr>
<tr>
<td>14.939</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_6_s/COUT</td>
</tr>
<tr>
<td>14.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>cpu0/ADD_7_s/CIN</td>
</tr>
<tr>
<td>14.996</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_7_s/COUT</td>
</tr>
<tr>
<td>14.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>cpu0/ADD_8_s/CIN</td>
</tr>
<tr>
<td>15.053</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_8_s/COUT</td>
</tr>
<tr>
<td>15.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>cpu0/ADD_9_s/CIN</td>
</tr>
<tr>
<td>15.110</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_9_s/COUT</td>
</tr>
<tr>
<td>15.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][A]</td>
<td>cpu0/ADD_10_s/CIN</td>
</tr>
<tr>
<td>15.167</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_10_s/COUT</td>
</tr>
<tr>
<td>15.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][B]</td>
<td>cpu0/ADD_11_s/CIN</td>
</tr>
<tr>
<td>15.224</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_11_s/COUT</td>
</tr>
<tr>
<td>15.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][A]</td>
<td>cpu0/ADD_12_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_12_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][B]</td>
<td>cpu0/ADD_13_s/CIN</td>
</tr>
<tr>
<td>15.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_13_s/COUT</td>
</tr>
<tr>
<td>15.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td>cpu0/ADD_14_s/CIN</td>
</tr>
<tr>
<td>15.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_14_s/COUT</td>
</tr>
<tr>
<td>15.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td>cpu0/ADD_15_s/CIN</td>
</tr>
<tr>
<td>15.452</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_15_s/COUT</td>
</tr>
<tr>
<td>15.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][A]</td>
<td>cpu0/ADD_16_s/CIN</td>
</tr>
<tr>
<td>15.509</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_16_s/COUT</td>
</tr>
<tr>
<td>15.509</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][B]</td>
<td>cpu0/ADD_17_s/CIN</td>
</tr>
<tr>
<td>15.566</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_17_s/COUT</td>
</tr>
<tr>
<td>15.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][A]</td>
<td>cpu0/ADD_18_s/CIN</td>
</tr>
<tr>
<td>15.623</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_18_s/COUT</td>
</tr>
<tr>
<td>15.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td>cpu0/ADD_19_s/CIN</td>
</tr>
<tr>
<td>15.680</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_19_s/COUT</td>
</tr>
<tr>
<td>15.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][A]</td>
<td>cpu0/ADD_20_s/CIN</td>
</tr>
<tr>
<td>15.737</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_20_s/COUT</td>
</tr>
<tr>
<td>15.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][B]</td>
<td>cpu0/ADD_21_s/CIN</td>
</tr>
<tr>
<td>15.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_21_s/COUT</td>
</tr>
<tr>
<td>15.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][A]</td>
<td>cpu0/ADD_22_s/CIN</td>
</tr>
<tr>
<td>15.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_22_s/COUT</td>
</tr>
<tr>
<td>15.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][B]</td>
<td>cpu0/ADD_23_s/CIN</td>
</tr>
<tr>
<td>15.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_23_s/COUT</td>
</tr>
<tr>
<td>15.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][A]</td>
<td>cpu0/ADD_24_s/CIN</td>
</tr>
<tr>
<td>15.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_24_s/COUT</td>
</tr>
<tr>
<td>15.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][B]</td>
<td>cpu0/ADD_25_s/CIN</td>
</tr>
<tr>
<td>16.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_25_s/COUT</td>
</tr>
<tr>
<td>16.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][A]</td>
<td>cpu0/ADD_26_s/CIN</td>
</tr>
<tr>
<td>16.079</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_26_s/COUT</td>
</tr>
<tr>
<td>16.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][B]</td>
<td>cpu0/ADD_27_s/CIN</td>
</tr>
<tr>
<td>16.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_27_s/COUT</td>
</tr>
<tr>
<td>16.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][A]</td>
<td>cpu0/ADD_28_s/CIN</td>
</tr>
<tr>
<td>16.193</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_28_s/COUT</td>
</tr>
<tr>
<td>16.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][B]</td>
<td>cpu0/ADD_29_s/CIN</td>
</tr>
<tr>
<td>16.250</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_29_s/COUT</td>
</tr>
<tr>
<td>16.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][A]</td>
<td>cpu0/ADD_30_s/CIN</td>
</tr>
<tr>
<td>16.307</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_30_s/COUT</td>
</tr>
<tr>
<td>16.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td>cpu0/ADD_31_s/CIN</td>
</tr>
<tr>
<td>16.870</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_31_s/SUM</td>
</tr>
<tr>
<td>18.814</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>cpu0/n1644_s14/I1</td>
</tr>
<tr>
<td>19.913</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s14/F</td>
</tr>
<tr>
<td>21.202</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>cpu0/n1644_s9/I2</td>
</tr>
<tr>
<td>22.301</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s9/F</td>
</tr>
<tr>
<td>23.446</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td>cpu_rdata_15_s28/I1</td>
</tr>
<tr>
<td>24.545</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s28/F</td>
</tr>
<tr>
<td>25.370</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>cpu_rdata_15_s23/I1</td>
</tr>
<tr>
<td>26.402</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s23/F</td>
</tr>
<tr>
<td>28.197</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu0/write_reg_data_31_s8/I0</td>
</tr>
<tr>
<td>29.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s8/F</td>
</tr>
<tr>
<td>30.766</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>cpu0/write_reg_data_31_s5/I2</td>
</tr>
<tr>
<td>31.798</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s5/F</td>
</tr>
<tr>
<td>31.809</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[0][B]</td>
<td>cpu0/write_reg_data_31_s1/I0</td>
</tr>
<tr>
<td>32.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C10[0][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s1/F</td>
</tr>
<tr>
<td>34.185</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>cpu0/write_reg_data_28_s0/I0</td>
</tr>
<tr>
<td>35.217</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_28_s0/F</td>
</tr>
<tr>
<td>38.783</td>
<td>3.565</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s/DI[28]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>cpu0/regfile_regfile_0_0_s/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.275, 41.906%; route: 20.718, 56.837%; tC2Q: 0.458, 1.257%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>cpu0/data_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R16C22[1][B]</td>
<td style=" font-weight:bold;">cpu0/data_5_s0/Q</td>
</tr>
<tr>
<td>4.752</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>cpu0/alu_in2_31_s2/I2</td>
</tr>
<tr>
<td>5.784</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_31_s2/F</td>
</tr>
<tr>
<td>7.248</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>cpu0/alu_in2_30_s2/I2</td>
</tr>
<tr>
<td>8.070</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_30_s2/F</td>
</tr>
<tr>
<td>10.024</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td>cpu0/alu_in2_1_s1/I2</td>
</tr>
<tr>
<td>11.056</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s1/F</td>
</tr>
<tr>
<td>11.062</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>cpu0/alu_in2_1_s4/I1</td>
</tr>
<tr>
<td>12.161</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C29[0][A]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s4/F</td>
</tr>
<tr>
<td>14.104</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[0][B]</td>
<td>cpu0/ADD_1_s/I1</td>
</tr>
<tr>
<td>14.654</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_1_s/COUT</td>
</tr>
<tr>
<td>14.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>cpu0/ADD_2_s/CIN</td>
</tr>
<tr>
<td>14.711</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_2_s/COUT</td>
</tr>
<tr>
<td>14.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>cpu0/ADD_3_s/CIN</td>
</tr>
<tr>
<td>14.768</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_3_s/COUT</td>
</tr>
<tr>
<td>14.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>cpu0/ADD_4_s/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_4_s/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td>cpu0/ADD_5_s/CIN</td>
</tr>
<tr>
<td>14.882</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_5_s/COUT</td>
</tr>
<tr>
<td>14.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][A]</td>
<td>cpu0/ADD_6_s/CIN</td>
</tr>
<tr>
<td>14.939</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_6_s/COUT</td>
</tr>
<tr>
<td>14.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>cpu0/ADD_7_s/CIN</td>
</tr>
<tr>
<td>14.996</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_7_s/COUT</td>
</tr>
<tr>
<td>14.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>cpu0/ADD_8_s/CIN</td>
</tr>
<tr>
<td>15.053</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_8_s/COUT</td>
</tr>
<tr>
<td>15.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>cpu0/ADD_9_s/CIN</td>
</tr>
<tr>
<td>15.110</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_9_s/COUT</td>
</tr>
<tr>
<td>15.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][A]</td>
<td>cpu0/ADD_10_s/CIN</td>
</tr>
<tr>
<td>15.167</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_10_s/COUT</td>
</tr>
<tr>
<td>15.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][B]</td>
<td>cpu0/ADD_11_s/CIN</td>
</tr>
<tr>
<td>15.224</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_11_s/COUT</td>
</tr>
<tr>
<td>15.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][A]</td>
<td>cpu0/ADD_12_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_12_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][B]</td>
<td>cpu0/ADD_13_s/CIN</td>
</tr>
<tr>
<td>15.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_13_s/COUT</td>
</tr>
<tr>
<td>15.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td>cpu0/ADD_14_s/CIN</td>
</tr>
<tr>
<td>15.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_14_s/COUT</td>
</tr>
<tr>
<td>15.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td>cpu0/ADD_15_s/CIN</td>
</tr>
<tr>
<td>15.452</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_15_s/COUT</td>
</tr>
<tr>
<td>15.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][A]</td>
<td>cpu0/ADD_16_s/CIN</td>
</tr>
<tr>
<td>15.509</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_16_s/COUT</td>
</tr>
<tr>
<td>15.509</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][B]</td>
<td>cpu0/ADD_17_s/CIN</td>
</tr>
<tr>
<td>15.566</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_17_s/COUT</td>
</tr>
<tr>
<td>15.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][A]</td>
<td>cpu0/ADD_18_s/CIN</td>
</tr>
<tr>
<td>15.623</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_18_s/COUT</td>
</tr>
<tr>
<td>15.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td>cpu0/ADD_19_s/CIN</td>
</tr>
<tr>
<td>15.680</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_19_s/COUT</td>
</tr>
<tr>
<td>15.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][A]</td>
<td>cpu0/ADD_20_s/CIN</td>
</tr>
<tr>
<td>15.737</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_20_s/COUT</td>
</tr>
<tr>
<td>15.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][B]</td>
<td>cpu0/ADD_21_s/CIN</td>
</tr>
<tr>
<td>15.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_21_s/COUT</td>
</tr>
<tr>
<td>15.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][A]</td>
<td>cpu0/ADD_22_s/CIN</td>
</tr>
<tr>
<td>15.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_22_s/COUT</td>
</tr>
<tr>
<td>15.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][B]</td>
<td>cpu0/ADD_23_s/CIN</td>
</tr>
<tr>
<td>15.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_23_s/COUT</td>
</tr>
<tr>
<td>15.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][A]</td>
<td>cpu0/ADD_24_s/CIN</td>
</tr>
<tr>
<td>15.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_24_s/COUT</td>
</tr>
<tr>
<td>15.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][B]</td>
<td>cpu0/ADD_25_s/CIN</td>
</tr>
<tr>
<td>16.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_25_s/COUT</td>
</tr>
<tr>
<td>16.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][A]</td>
<td>cpu0/ADD_26_s/CIN</td>
</tr>
<tr>
<td>16.079</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_26_s/COUT</td>
</tr>
<tr>
<td>16.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][B]</td>
<td>cpu0/ADD_27_s/CIN</td>
</tr>
<tr>
<td>16.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_27_s/COUT</td>
</tr>
<tr>
<td>16.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][A]</td>
<td>cpu0/ADD_28_s/CIN</td>
</tr>
<tr>
<td>16.193</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_28_s/COUT</td>
</tr>
<tr>
<td>16.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][B]</td>
<td>cpu0/ADD_29_s/CIN</td>
</tr>
<tr>
<td>16.250</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_29_s/COUT</td>
</tr>
<tr>
<td>16.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][A]</td>
<td>cpu0/ADD_30_s/CIN</td>
</tr>
<tr>
<td>16.307</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_30_s/COUT</td>
</tr>
<tr>
<td>16.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td>cpu0/ADD_31_s/CIN</td>
</tr>
<tr>
<td>16.870</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_31_s/SUM</td>
</tr>
<tr>
<td>18.814</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>cpu0/n1644_s14/I1</td>
</tr>
<tr>
<td>19.913</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s14/F</td>
</tr>
<tr>
<td>21.202</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>cpu0/n1644_s9/I2</td>
</tr>
<tr>
<td>22.301</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s9/F</td>
</tr>
<tr>
<td>23.446</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td>cpu_rdata_15_s28/I1</td>
</tr>
<tr>
<td>24.545</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s28/F</td>
</tr>
<tr>
<td>25.370</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>cpu_rdata_15_s23/I1</td>
</tr>
<tr>
<td>26.402</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s23/F</td>
</tr>
<tr>
<td>28.197</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu0/write_reg_data_31_s8/I0</td>
</tr>
<tr>
<td>29.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s8/F</td>
</tr>
<tr>
<td>30.766</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>cpu0/write_reg_data_31_s5/I2</td>
</tr>
<tr>
<td>31.798</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s5/F</td>
</tr>
<tr>
<td>31.809</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[1][B]</td>
<td>cpu0/write_reg_data_15_s1/I0</td>
</tr>
<tr>
<td>32.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C10[1][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_15_s1/F</td>
</tr>
<tr>
<td>34.801</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td>cpu0/write_reg_data_14_s0/I0</td>
</tr>
<tr>
<td>35.833</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C15[2][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_14_s0/F</td>
</tr>
<tr>
<td>38.755</td>
<td>2.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s0/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>cpu0/regfile_regfile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.275, 41.938%; route: 20.689, 56.804%; tC2Q: 0.458, 1.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>cpu0/data_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R16C22[1][B]</td>
<td style=" font-weight:bold;">cpu0/data_5_s0/Q</td>
</tr>
<tr>
<td>4.752</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>cpu0/alu_in2_31_s2/I2</td>
</tr>
<tr>
<td>5.784</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_31_s2/F</td>
</tr>
<tr>
<td>7.248</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>cpu0/alu_in2_30_s2/I2</td>
</tr>
<tr>
<td>8.070</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_30_s2/F</td>
</tr>
<tr>
<td>10.024</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td>cpu0/alu_in2_1_s1/I2</td>
</tr>
<tr>
<td>11.056</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s1/F</td>
</tr>
<tr>
<td>11.062</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>cpu0/alu_in2_1_s4/I1</td>
</tr>
<tr>
<td>12.161</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C29[0][A]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s4/F</td>
</tr>
<tr>
<td>14.104</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[0][B]</td>
<td>cpu0/ADD_1_s/I1</td>
</tr>
<tr>
<td>14.654</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_1_s/COUT</td>
</tr>
<tr>
<td>14.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>cpu0/ADD_2_s/CIN</td>
</tr>
<tr>
<td>14.711</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_2_s/COUT</td>
</tr>
<tr>
<td>14.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>cpu0/ADD_3_s/CIN</td>
</tr>
<tr>
<td>14.768</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_3_s/COUT</td>
</tr>
<tr>
<td>14.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>cpu0/ADD_4_s/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_4_s/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td>cpu0/ADD_5_s/CIN</td>
</tr>
<tr>
<td>14.882</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_5_s/COUT</td>
</tr>
<tr>
<td>14.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][A]</td>
<td>cpu0/ADD_6_s/CIN</td>
</tr>
<tr>
<td>14.939</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_6_s/COUT</td>
</tr>
<tr>
<td>14.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>cpu0/ADD_7_s/CIN</td>
</tr>
<tr>
<td>14.996</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_7_s/COUT</td>
</tr>
<tr>
<td>14.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>cpu0/ADD_8_s/CIN</td>
</tr>
<tr>
<td>15.053</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_8_s/COUT</td>
</tr>
<tr>
<td>15.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>cpu0/ADD_9_s/CIN</td>
</tr>
<tr>
<td>15.110</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_9_s/COUT</td>
</tr>
<tr>
<td>15.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][A]</td>
<td>cpu0/ADD_10_s/CIN</td>
</tr>
<tr>
<td>15.167</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_10_s/COUT</td>
</tr>
<tr>
<td>15.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][B]</td>
<td>cpu0/ADD_11_s/CIN</td>
</tr>
<tr>
<td>15.224</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_11_s/COUT</td>
</tr>
<tr>
<td>15.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][A]</td>
<td>cpu0/ADD_12_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_12_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][B]</td>
<td>cpu0/ADD_13_s/CIN</td>
</tr>
<tr>
<td>15.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_13_s/COUT</td>
</tr>
<tr>
<td>15.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td>cpu0/ADD_14_s/CIN</td>
</tr>
<tr>
<td>15.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_14_s/COUT</td>
</tr>
<tr>
<td>15.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td>cpu0/ADD_15_s/CIN</td>
</tr>
<tr>
<td>15.452</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_15_s/COUT</td>
</tr>
<tr>
<td>15.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][A]</td>
<td>cpu0/ADD_16_s/CIN</td>
</tr>
<tr>
<td>15.509</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_16_s/COUT</td>
</tr>
<tr>
<td>15.509</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][B]</td>
<td>cpu0/ADD_17_s/CIN</td>
</tr>
<tr>
<td>15.566</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_17_s/COUT</td>
</tr>
<tr>
<td>15.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][A]</td>
<td>cpu0/ADD_18_s/CIN</td>
</tr>
<tr>
<td>15.623</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_18_s/COUT</td>
</tr>
<tr>
<td>15.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td>cpu0/ADD_19_s/CIN</td>
</tr>
<tr>
<td>15.680</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_19_s/COUT</td>
</tr>
<tr>
<td>15.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][A]</td>
<td>cpu0/ADD_20_s/CIN</td>
</tr>
<tr>
<td>15.737</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_20_s/COUT</td>
</tr>
<tr>
<td>15.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][B]</td>
<td>cpu0/ADD_21_s/CIN</td>
</tr>
<tr>
<td>15.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_21_s/COUT</td>
</tr>
<tr>
<td>15.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][A]</td>
<td>cpu0/ADD_22_s/CIN</td>
</tr>
<tr>
<td>15.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_22_s/COUT</td>
</tr>
<tr>
<td>15.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][B]</td>
<td>cpu0/ADD_23_s/CIN</td>
</tr>
<tr>
<td>15.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_23_s/COUT</td>
</tr>
<tr>
<td>15.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][A]</td>
<td>cpu0/ADD_24_s/CIN</td>
</tr>
<tr>
<td>15.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_24_s/COUT</td>
</tr>
<tr>
<td>15.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][B]</td>
<td>cpu0/ADD_25_s/CIN</td>
</tr>
<tr>
<td>16.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_25_s/COUT</td>
</tr>
<tr>
<td>16.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][A]</td>
<td>cpu0/ADD_26_s/CIN</td>
</tr>
<tr>
<td>16.079</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_26_s/COUT</td>
</tr>
<tr>
<td>16.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][B]</td>
<td>cpu0/ADD_27_s/CIN</td>
</tr>
<tr>
<td>16.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_27_s/COUT</td>
</tr>
<tr>
<td>16.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][A]</td>
<td>cpu0/ADD_28_s/CIN</td>
</tr>
<tr>
<td>16.193</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_28_s/COUT</td>
</tr>
<tr>
<td>16.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][B]</td>
<td>cpu0/ADD_29_s/CIN</td>
</tr>
<tr>
<td>16.250</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_29_s/COUT</td>
</tr>
<tr>
<td>16.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][A]</td>
<td>cpu0/ADD_30_s/CIN</td>
</tr>
<tr>
<td>16.307</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_30_s/COUT</td>
</tr>
<tr>
<td>16.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td>cpu0/ADD_31_s/CIN</td>
</tr>
<tr>
<td>16.870</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_31_s/SUM</td>
</tr>
<tr>
<td>18.814</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>cpu0/n1644_s14/I1</td>
</tr>
<tr>
<td>19.913</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s14/F</td>
</tr>
<tr>
<td>21.202</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>cpu0/n1644_s9/I2</td>
</tr>
<tr>
<td>22.301</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s9/F</td>
</tr>
<tr>
<td>23.446</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td>cpu_rdata_15_s28/I1</td>
</tr>
<tr>
<td>24.545</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s28/F</td>
</tr>
<tr>
<td>25.370</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>cpu_rdata_15_s23/I1</td>
</tr>
<tr>
<td>26.402</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s23/F</td>
</tr>
<tr>
<td>28.197</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu0/write_reg_data_31_s8/I0</td>
</tr>
<tr>
<td>29.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s8/F</td>
</tr>
<tr>
<td>30.766</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>cpu0/write_reg_data_31_s5/I2</td>
</tr>
<tr>
<td>31.798</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s5/F</td>
</tr>
<tr>
<td>31.809</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[1][B]</td>
<td>cpu0/write_reg_data_15_s1/I0</td>
</tr>
<tr>
<td>32.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C10[1][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_15_s1/F</td>
</tr>
<tr>
<td>34.801</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td>cpu0/write_reg_data_14_s0/I0</td>
</tr>
<tr>
<td>35.833</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C15[2][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_14_s0/F</td>
</tr>
<tr>
<td>38.749</td>
<td>2.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>cpu0/regfile_regfile_0_0_s/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.275, 41.945%; route: 20.684, 56.797%; tC2Q: 0.458, 1.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>cpu0/data_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R16C22[1][B]</td>
<td style=" font-weight:bold;">cpu0/data_5_s0/Q</td>
</tr>
<tr>
<td>4.752</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>cpu0/alu_in2_31_s2/I2</td>
</tr>
<tr>
<td>5.784</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_31_s2/F</td>
</tr>
<tr>
<td>7.248</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>cpu0/alu_in2_30_s2/I2</td>
</tr>
<tr>
<td>8.070</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_30_s2/F</td>
</tr>
<tr>
<td>10.024</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td>cpu0/alu_in2_1_s1/I2</td>
</tr>
<tr>
<td>11.056</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s1/F</td>
</tr>
<tr>
<td>11.062</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>cpu0/alu_in2_1_s4/I1</td>
</tr>
<tr>
<td>12.161</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C29[0][A]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s4/F</td>
</tr>
<tr>
<td>14.104</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[0][B]</td>
<td>cpu0/ADD_1_s/I1</td>
</tr>
<tr>
<td>14.654</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_1_s/COUT</td>
</tr>
<tr>
<td>14.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>cpu0/ADD_2_s/CIN</td>
</tr>
<tr>
<td>14.711</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_2_s/COUT</td>
</tr>
<tr>
<td>14.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>cpu0/ADD_3_s/CIN</td>
</tr>
<tr>
<td>14.768</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_3_s/COUT</td>
</tr>
<tr>
<td>14.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>cpu0/ADD_4_s/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_4_s/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td>cpu0/ADD_5_s/CIN</td>
</tr>
<tr>
<td>14.882</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_5_s/COUT</td>
</tr>
<tr>
<td>14.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][A]</td>
<td>cpu0/ADD_6_s/CIN</td>
</tr>
<tr>
<td>14.939</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_6_s/COUT</td>
</tr>
<tr>
<td>14.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>cpu0/ADD_7_s/CIN</td>
</tr>
<tr>
<td>14.996</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_7_s/COUT</td>
</tr>
<tr>
<td>14.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>cpu0/ADD_8_s/CIN</td>
</tr>
<tr>
<td>15.053</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_8_s/COUT</td>
</tr>
<tr>
<td>15.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>cpu0/ADD_9_s/CIN</td>
</tr>
<tr>
<td>15.110</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_9_s/COUT</td>
</tr>
<tr>
<td>15.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][A]</td>
<td>cpu0/ADD_10_s/CIN</td>
</tr>
<tr>
<td>15.167</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_10_s/COUT</td>
</tr>
<tr>
<td>15.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][B]</td>
<td>cpu0/ADD_11_s/CIN</td>
</tr>
<tr>
<td>15.224</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_11_s/COUT</td>
</tr>
<tr>
<td>15.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][A]</td>
<td>cpu0/ADD_12_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_12_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][B]</td>
<td>cpu0/ADD_13_s/CIN</td>
</tr>
<tr>
<td>15.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_13_s/COUT</td>
</tr>
<tr>
<td>15.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td>cpu0/ADD_14_s/CIN</td>
</tr>
<tr>
<td>15.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_14_s/COUT</td>
</tr>
<tr>
<td>15.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td>cpu0/ADD_15_s/CIN</td>
</tr>
<tr>
<td>15.452</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_15_s/COUT</td>
</tr>
<tr>
<td>15.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][A]</td>
<td>cpu0/ADD_16_s/CIN</td>
</tr>
<tr>
<td>15.509</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_16_s/COUT</td>
</tr>
<tr>
<td>15.509</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][B]</td>
<td>cpu0/ADD_17_s/CIN</td>
</tr>
<tr>
<td>15.566</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_17_s/COUT</td>
</tr>
<tr>
<td>15.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][A]</td>
<td>cpu0/ADD_18_s/CIN</td>
</tr>
<tr>
<td>15.623</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_18_s/COUT</td>
</tr>
<tr>
<td>15.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td>cpu0/ADD_19_s/CIN</td>
</tr>
<tr>
<td>15.680</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_19_s/COUT</td>
</tr>
<tr>
<td>15.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][A]</td>
<td>cpu0/ADD_20_s/CIN</td>
</tr>
<tr>
<td>15.737</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_20_s/COUT</td>
</tr>
<tr>
<td>15.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][B]</td>
<td>cpu0/ADD_21_s/CIN</td>
</tr>
<tr>
<td>15.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_21_s/COUT</td>
</tr>
<tr>
<td>15.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][A]</td>
<td>cpu0/ADD_22_s/CIN</td>
</tr>
<tr>
<td>15.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_22_s/COUT</td>
</tr>
<tr>
<td>15.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][B]</td>
<td>cpu0/ADD_23_s/CIN</td>
</tr>
<tr>
<td>15.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_23_s/COUT</td>
</tr>
<tr>
<td>15.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][A]</td>
<td>cpu0/ADD_24_s/CIN</td>
</tr>
<tr>
<td>15.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_24_s/COUT</td>
</tr>
<tr>
<td>15.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][B]</td>
<td>cpu0/ADD_25_s/CIN</td>
</tr>
<tr>
<td>16.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_25_s/COUT</td>
</tr>
<tr>
<td>16.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][A]</td>
<td>cpu0/ADD_26_s/CIN</td>
</tr>
<tr>
<td>16.079</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_26_s/COUT</td>
</tr>
<tr>
<td>16.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][B]</td>
<td>cpu0/ADD_27_s/CIN</td>
</tr>
<tr>
<td>16.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_27_s/COUT</td>
</tr>
<tr>
<td>16.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][A]</td>
<td>cpu0/ADD_28_s/CIN</td>
</tr>
<tr>
<td>16.193</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_28_s/COUT</td>
</tr>
<tr>
<td>16.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][B]</td>
<td>cpu0/ADD_29_s/CIN</td>
</tr>
<tr>
<td>16.250</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_29_s/COUT</td>
</tr>
<tr>
<td>16.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][A]</td>
<td>cpu0/ADD_30_s/CIN</td>
</tr>
<tr>
<td>16.307</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_30_s/COUT</td>
</tr>
<tr>
<td>16.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td>cpu0/ADD_31_s/CIN</td>
</tr>
<tr>
<td>16.870</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_31_s/SUM</td>
</tr>
<tr>
<td>18.814</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>cpu0/n1644_s14/I1</td>
</tr>
<tr>
<td>19.913</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s14/F</td>
</tr>
<tr>
<td>21.202</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>cpu0/n1644_s9/I2</td>
</tr>
<tr>
<td>22.301</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s9/F</td>
</tr>
<tr>
<td>23.446</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td>cpu_rdata_15_s28/I1</td>
</tr>
<tr>
<td>24.545</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s28/F</td>
</tr>
<tr>
<td>25.370</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>cpu_rdata_15_s23/I1</td>
</tr>
<tr>
<td>26.402</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s23/F</td>
</tr>
<tr>
<td>28.197</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu0/write_reg_data_31_s8/I0</td>
</tr>
<tr>
<td>29.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s8/F</td>
</tr>
<tr>
<td>30.766</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>cpu0/write_reg_data_31_s5/I2</td>
</tr>
<tr>
<td>31.798</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s5/F</td>
</tr>
<tr>
<td>31.809</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[0][B]</td>
<td>cpu0/write_reg_data_31_s1/I0</td>
</tr>
<tr>
<td>32.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C10[0][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s1/F</td>
</tr>
<tr>
<td>34.659</td>
<td>1.817</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>cpu0/write_reg_data_18_s0/I0</td>
</tr>
<tr>
<td>35.481</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C13[1][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_18_s0/F</td>
</tr>
<tr>
<td>38.722</td>
<td>3.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s0/DI[18]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>cpu0/regfile_regfile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.065, 41.398%; route: 20.867, 57.342%; tC2Q: 0.458, 1.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.613</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.712</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>cpu0/data_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R16C22[1][B]</td>
<td style=" font-weight:bold;">cpu0/data_5_s0/Q</td>
</tr>
<tr>
<td>4.752</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>cpu0/alu_in2_31_s2/I2</td>
</tr>
<tr>
<td>5.784</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_31_s2/F</td>
</tr>
<tr>
<td>7.248</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>cpu0/alu_in2_30_s2/I2</td>
</tr>
<tr>
<td>8.070</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_30_s2/F</td>
</tr>
<tr>
<td>10.024</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td>cpu0/alu_in2_1_s1/I2</td>
</tr>
<tr>
<td>11.056</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s1/F</td>
</tr>
<tr>
<td>11.062</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>cpu0/alu_in2_1_s4/I1</td>
</tr>
<tr>
<td>12.161</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C29[0][A]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s4/F</td>
</tr>
<tr>
<td>14.104</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[0][B]</td>
<td>cpu0/ADD_1_s/I1</td>
</tr>
<tr>
<td>14.654</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_1_s/COUT</td>
</tr>
<tr>
<td>14.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>cpu0/ADD_2_s/CIN</td>
</tr>
<tr>
<td>14.711</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_2_s/COUT</td>
</tr>
<tr>
<td>14.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>cpu0/ADD_3_s/CIN</td>
</tr>
<tr>
<td>14.768</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_3_s/COUT</td>
</tr>
<tr>
<td>14.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>cpu0/ADD_4_s/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_4_s/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td>cpu0/ADD_5_s/CIN</td>
</tr>
<tr>
<td>14.882</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_5_s/COUT</td>
</tr>
<tr>
<td>14.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][A]</td>
<td>cpu0/ADD_6_s/CIN</td>
</tr>
<tr>
<td>14.939</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_6_s/COUT</td>
</tr>
<tr>
<td>14.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>cpu0/ADD_7_s/CIN</td>
</tr>
<tr>
<td>14.996</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_7_s/COUT</td>
</tr>
<tr>
<td>14.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>cpu0/ADD_8_s/CIN</td>
</tr>
<tr>
<td>15.053</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_8_s/COUT</td>
</tr>
<tr>
<td>15.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>cpu0/ADD_9_s/CIN</td>
</tr>
<tr>
<td>15.110</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_9_s/COUT</td>
</tr>
<tr>
<td>15.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][A]</td>
<td>cpu0/ADD_10_s/CIN</td>
</tr>
<tr>
<td>15.167</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_10_s/COUT</td>
</tr>
<tr>
<td>15.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][B]</td>
<td>cpu0/ADD_11_s/CIN</td>
</tr>
<tr>
<td>15.224</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_11_s/COUT</td>
</tr>
<tr>
<td>15.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][A]</td>
<td>cpu0/ADD_12_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_12_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][B]</td>
<td>cpu0/ADD_13_s/CIN</td>
</tr>
<tr>
<td>15.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_13_s/COUT</td>
</tr>
<tr>
<td>15.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td>cpu0/ADD_14_s/CIN</td>
</tr>
<tr>
<td>15.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_14_s/COUT</td>
</tr>
<tr>
<td>15.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td>cpu0/ADD_15_s/CIN</td>
</tr>
<tr>
<td>15.452</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_15_s/COUT</td>
</tr>
<tr>
<td>15.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][A]</td>
<td>cpu0/ADD_16_s/CIN</td>
</tr>
<tr>
<td>15.509</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_16_s/COUT</td>
</tr>
<tr>
<td>15.509</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][B]</td>
<td>cpu0/ADD_17_s/CIN</td>
</tr>
<tr>
<td>15.566</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_17_s/COUT</td>
</tr>
<tr>
<td>15.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][A]</td>
<td>cpu0/ADD_18_s/CIN</td>
</tr>
<tr>
<td>15.623</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_18_s/COUT</td>
</tr>
<tr>
<td>15.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td>cpu0/ADD_19_s/CIN</td>
</tr>
<tr>
<td>15.680</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_19_s/COUT</td>
</tr>
<tr>
<td>15.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][A]</td>
<td>cpu0/ADD_20_s/CIN</td>
</tr>
<tr>
<td>15.737</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_20_s/COUT</td>
</tr>
<tr>
<td>15.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][B]</td>
<td>cpu0/ADD_21_s/CIN</td>
</tr>
<tr>
<td>15.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_21_s/COUT</td>
</tr>
<tr>
<td>15.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][A]</td>
<td>cpu0/ADD_22_s/CIN</td>
</tr>
<tr>
<td>15.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_22_s/COUT</td>
</tr>
<tr>
<td>15.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][B]</td>
<td>cpu0/ADD_23_s/CIN</td>
</tr>
<tr>
<td>15.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_23_s/COUT</td>
</tr>
<tr>
<td>15.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][A]</td>
<td>cpu0/ADD_24_s/CIN</td>
</tr>
<tr>
<td>15.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_24_s/COUT</td>
</tr>
<tr>
<td>15.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][B]</td>
<td>cpu0/ADD_25_s/CIN</td>
</tr>
<tr>
<td>16.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_25_s/COUT</td>
</tr>
<tr>
<td>16.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][A]</td>
<td>cpu0/ADD_26_s/CIN</td>
</tr>
<tr>
<td>16.079</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_26_s/COUT</td>
</tr>
<tr>
<td>16.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][B]</td>
<td>cpu0/ADD_27_s/CIN</td>
</tr>
<tr>
<td>16.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_27_s/COUT</td>
</tr>
<tr>
<td>16.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][A]</td>
<td>cpu0/ADD_28_s/CIN</td>
</tr>
<tr>
<td>16.193</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_28_s/COUT</td>
</tr>
<tr>
<td>16.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][B]</td>
<td>cpu0/ADD_29_s/CIN</td>
</tr>
<tr>
<td>16.250</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_29_s/COUT</td>
</tr>
<tr>
<td>16.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][A]</td>
<td>cpu0/ADD_30_s/CIN</td>
</tr>
<tr>
<td>16.307</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_30_s/COUT</td>
</tr>
<tr>
<td>16.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td>cpu0/ADD_31_s/CIN</td>
</tr>
<tr>
<td>16.870</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_31_s/SUM</td>
</tr>
<tr>
<td>18.814</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>cpu0/n1644_s14/I1</td>
</tr>
<tr>
<td>19.913</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s14/F</td>
</tr>
<tr>
<td>21.202</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>cpu0/n1644_s9/I2</td>
</tr>
<tr>
<td>22.301</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s9/F</td>
</tr>
<tr>
<td>23.446</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td>cpu_rdata_15_s28/I1</td>
</tr>
<tr>
<td>24.545</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s28/F</td>
</tr>
<tr>
<td>25.370</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>cpu_rdata_15_s23/I1</td>
</tr>
<tr>
<td>26.402</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s23/F</td>
</tr>
<tr>
<td>28.197</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu0/write_reg_data_31_s8/I0</td>
</tr>
<tr>
<td>29.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s8/F</td>
</tr>
<tr>
<td>30.766</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>cpu0/write_reg_data_31_s5/I2</td>
</tr>
<tr>
<td>31.798</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s5/F</td>
</tr>
<tr>
<td>31.809</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[0][B]</td>
<td>cpu0/write_reg_data_31_s1/I0</td>
</tr>
<tr>
<td>32.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C10[0][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s1/F</td>
</tr>
<tr>
<td>34.355</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td>cpu0/write_reg_data_25_s0/I0</td>
</tr>
<tr>
<td>35.454</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C14[2][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_25_s0/F</td>
</tr>
<tr>
<td>38.712</td>
<td>3.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s0/DI[25]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>cpu0/regfile_regfile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.342, 42.171%; route: 20.580, 56.569%; tC2Q: 0.458, 1.260%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.734</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>cpu0/data_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R16C22[1][B]</td>
<td style=" font-weight:bold;">cpu0/data_5_s0/Q</td>
</tr>
<tr>
<td>4.752</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>cpu0/alu_in2_31_s2/I2</td>
</tr>
<tr>
<td>5.784</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_31_s2/F</td>
</tr>
<tr>
<td>7.248</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>cpu0/alu_in2_30_s2/I2</td>
</tr>
<tr>
<td>8.070</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_30_s2/F</td>
</tr>
<tr>
<td>10.024</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td>cpu0/alu_in2_1_s1/I2</td>
</tr>
<tr>
<td>11.056</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s1/F</td>
</tr>
<tr>
<td>11.062</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>cpu0/alu_in2_1_s4/I1</td>
</tr>
<tr>
<td>12.161</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C29[0][A]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s4/F</td>
</tr>
<tr>
<td>14.104</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[0][B]</td>
<td>cpu0/ADD_1_s/I1</td>
</tr>
<tr>
<td>14.654</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_1_s/COUT</td>
</tr>
<tr>
<td>14.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>cpu0/ADD_2_s/CIN</td>
</tr>
<tr>
<td>14.711</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_2_s/COUT</td>
</tr>
<tr>
<td>14.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>cpu0/ADD_3_s/CIN</td>
</tr>
<tr>
<td>14.768</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_3_s/COUT</td>
</tr>
<tr>
<td>14.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>cpu0/ADD_4_s/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_4_s/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td>cpu0/ADD_5_s/CIN</td>
</tr>
<tr>
<td>14.882</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_5_s/COUT</td>
</tr>
<tr>
<td>14.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][A]</td>
<td>cpu0/ADD_6_s/CIN</td>
</tr>
<tr>
<td>14.939</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_6_s/COUT</td>
</tr>
<tr>
<td>14.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>cpu0/ADD_7_s/CIN</td>
</tr>
<tr>
<td>14.996</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_7_s/COUT</td>
</tr>
<tr>
<td>14.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>cpu0/ADD_8_s/CIN</td>
</tr>
<tr>
<td>15.053</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_8_s/COUT</td>
</tr>
<tr>
<td>15.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>cpu0/ADD_9_s/CIN</td>
</tr>
<tr>
<td>15.110</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_9_s/COUT</td>
</tr>
<tr>
<td>15.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][A]</td>
<td>cpu0/ADD_10_s/CIN</td>
</tr>
<tr>
<td>15.167</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_10_s/COUT</td>
</tr>
<tr>
<td>15.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][B]</td>
<td>cpu0/ADD_11_s/CIN</td>
</tr>
<tr>
<td>15.224</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_11_s/COUT</td>
</tr>
<tr>
<td>15.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][A]</td>
<td>cpu0/ADD_12_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_12_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][B]</td>
<td>cpu0/ADD_13_s/CIN</td>
</tr>
<tr>
<td>15.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_13_s/COUT</td>
</tr>
<tr>
<td>15.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td>cpu0/ADD_14_s/CIN</td>
</tr>
<tr>
<td>15.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_14_s/COUT</td>
</tr>
<tr>
<td>15.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td>cpu0/ADD_15_s/CIN</td>
</tr>
<tr>
<td>15.452</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_15_s/COUT</td>
</tr>
<tr>
<td>15.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][A]</td>
<td>cpu0/ADD_16_s/CIN</td>
</tr>
<tr>
<td>15.509</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_16_s/COUT</td>
</tr>
<tr>
<td>15.509</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][B]</td>
<td>cpu0/ADD_17_s/CIN</td>
</tr>
<tr>
<td>15.566</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_17_s/COUT</td>
</tr>
<tr>
<td>15.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][A]</td>
<td>cpu0/ADD_18_s/CIN</td>
</tr>
<tr>
<td>15.623</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_18_s/COUT</td>
</tr>
<tr>
<td>15.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td>cpu0/ADD_19_s/CIN</td>
</tr>
<tr>
<td>15.680</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_19_s/COUT</td>
</tr>
<tr>
<td>15.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][A]</td>
<td>cpu0/ADD_20_s/CIN</td>
</tr>
<tr>
<td>15.737</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_20_s/COUT</td>
</tr>
<tr>
<td>15.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][B]</td>
<td>cpu0/ADD_21_s/CIN</td>
</tr>
<tr>
<td>15.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_21_s/COUT</td>
</tr>
<tr>
<td>15.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][A]</td>
<td>cpu0/ADD_22_s/CIN</td>
</tr>
<tr>
<td>15.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_22_s/COUT</td>
</tr>
<tr>
<td>15.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][B]</td>
<td>cpu0/ADD_23_s/CIN</td>
</tr>
<tr>
<td>15.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_23_s/COUT</td>
</tr>
<tr>
<td>15.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][A]</td>
<td>cpu0/ADD_24_s/CIN</td>
</tr>
<tr>
<td>15.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_24_s/COUT</td>
</tr>
<tr>
<td>15.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][B]</td>
<td>cpu0/ADD_25_s/CIN</td>
</tr>
<tr>
<td>16.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_25_s/COUT</td>
</tr>
<tr>
<td>16.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][A]</td>
<td>cpu0/ADD_26_s/CIN</td>
</tr>
<tr>
<td>16.079</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_26_s/COUT</td>
</tr>
<tr>
<td>16.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][B]</td>
<td>cpu0/ADD_27_s/CIN</td>
</tr>
<tr>
<td>16.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_27_s/COUT</td>
</tr>
<tr>
<td>16.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][A]</td>
<td>cpu0/ADD_28_s/CIN</td>
</tr>
<tr>
<td>16.193</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_28_s/COUT</td>
</tr>
<tr>
<td>16.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][B]</td>
<td>cpu0/ADD_29_s/CIN</td>
</tr>
<tr>
<td>16.250</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_29_s/COUT</td>
</tr>
<tr>
<td>16.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][A]</td>
<td>cpu0/ADD_30_s/CIN</td>
</tr>
<tr>
<td>16.307</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_30_s/COUT</td>
</tr>
<tr>
<td>16.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td>cpu0/ADD_31_s/CIN</td>
</tr>
<tr>
<td>16.870</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_31_s/SUM</td>
</tr>
<tr>
<td>18.814</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>cpu0/n1644_s14/I1</td>
</tr>
<tr>
<td>19.913</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s14/F</td>
</tr>
<tr>
<td>21.202</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>cpu0/n1644_s9/I2</td>
</tr>
<tr>
<td>22.301</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s9/F</td>
</tr>
<tr>
<td>23.446</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td>cpu_rdata_15_s28/I1</td>
</tr>
<tr>
<td>24.545</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s28/F</td>
</tr>
<tr>
<td>25.370</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>cpu_rdata_15_s23/I1</td>
</tr>
<tr>
<td>26.402</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s23/F</td>
</tr>
<tr>
<td>28.197</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu0/write_reg_data_31_s8/I0</td>
</tr>
<tr>
<td>29.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s8/F</td>
</tr>
<tr>
<td>30.766</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>cpu0/write_reg_data_31_s5/I2</td>
</tr>
<tr>
<td>31.798</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s5/F</td>
</tr>
<tr>
<td>31.809</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[1][B]</td>
<td>cpu0/write_reg_data_15_s1/I0</td>
</tr>
<tr>
<td>32.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C10[1][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_15_s1/F</td>
</tr>
<tr>
<td>34.147</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[2][A]</td>
<td>cpu0/write_reg_data_15_s0/I0</td>
</tr>
<tr>
<td>35.179</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C15[2][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_15_s0/F</td>
</tr>
<tr>
<td>38.591</td>
<td>3.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s/DI[15]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>cpu0/regfile_regfile_0_0_s/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.275, 42.127%; route: 20.526, 56.609%; tC2Q: 0.458, 1.264%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.742</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>cpu0/data_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R16C22[1][B]</td>
<td style=" font-weight:bold;">cpu0/data_5_s0/Q</td>
</tr>
<tr>
<td>4.752</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>cpu0/alu_in2_31_s2/I2</td>
</tr>
<tr>
<td>5.784</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_31_s2/F</td>
</tr>
<tr>
<td>7.248</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>cpu0/alu_in2_30_s2/I2</td>
</tr>
<tr>
<td>8.070</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_30_s2/F</td>
</tr>
<tr>
<td>10.024</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td>cpu0/alu_in2_1_s1/I2</td>
</tr>
<tr>
<td>11.056</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s1/F</td>
</tr>
<tr>
<td>11.062</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>cpu0/alu_in2_1_s4/I1</td>
</tr>
<tr>
<td>12.161</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C29[0][A]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s4/F</td>
</tr>
<tr>
<td>14.104</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[0][B]</td>
<td>cpu0/ADD_1_s/I1</td>
</tr>
<tr>
<td>14.654</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_1_s/COUT</td>
</tr>
<tr>
<td>14.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>cpu0/ADD_2_s/CIN</td>
</tr>
<tr>
<td>14.711</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_2_s/COUT</td>
</tr>
<tr>
<td>14.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>cpu0/ADD_3_s/CIN</td>
</tr>
<tr>
<td>14.768</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_3_s/COUT</td>
</tr>
<tr>
<td>14.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>cpu0/ADD_4_s/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_4_s/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td>cpu0/ADD_5_s/CIN</td>
</tr>
<tr>
<td>14.882</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_5_s/COUT</td>
</tr>
<tr>
<td>14.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][A]</td>
<td>cpu0/ADD_6_s/CIN</td>
</tr>
<tr>
<td>14.939</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_6_s/COUT</td>
</tr>
<tr>
<td>14.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>cpu0/ADD_7_s/CIN</td>
</tr>
<tr>
<td>14.996</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_7_s/COUT</td>
</tr>
<tr>
<td>14.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>cpu0/ADD_8_s/CIN</td>
</tr>
<tr>
<td>15.053</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_8_s/COUT</td>
</tr>
<tr>
<td>15.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>cpu0/ADD_9_s/CIN</td>
</tr>
<tr>
<td>15.110</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_9_s/COUT</td>
</tr>
<tr>
<td>15.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][A]</td>
<td>cpu0/ADD_10_s/CIN</td>
</tr>
<tr>
<td>15.167</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_10_s/COUT</td>
</tr>
<tr>
<td>15.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][B]</td>
<td>cpu0/ADD_11_s/CIN</td>
</tr>
<tr>
<td>15.224</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_11_s/COUT</td>
</tr>
<tr>
<td>15.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][A]</td>
<td>cpu0/ADD_12_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_12_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][B]</td>
<td>cpu0/ADD_13_s/CIN</td>
</tr>
<tr>
<td>15.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_13_s/COUT</td>
</tr>
<tr>
<td>15.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td>cpu0/ADD_14_s/CIN</td>
</tr>
<tr>
<td>15.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_14_s/COUT</td>
</tr>
<tr>
<td>15.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td>cpu0/ADD_15_s/CIN</td>
</tr>
<tr>
<td>15.452</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_15_s/COUT</td>
</tr>
<tr>
<td>15.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][A]</td>
<td>cpu0/ADD_16_s/CIN</td>
</tr>
<tr>
<td>15.509</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_16_s/COUT</td>
</tr>
<tr>
<td>15.509</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][B]</td>
<td>cpu0/ADD_17_s/CIN</td>
</tr>
<tr>
<td>15.566</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_17_s/COUT</td>
</tr>
<tr>
<td>15.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][A]</td>
<td>cpu0/ADD_18_s/CIN</td>
</tr>
<tr>
<td>15.623</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_18_s/COUT</td>
</tr>
<tr>
<td>15.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td>cpu0/ADD_19_s/CIN</td>
</tr>
<tr>
<td>15.680</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_19_s/COUT</td>
</tr>
<tr>
<td>15.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][A]</td>
<td>cpu0/ADD_20_s/CIN</td>
</tr>
<tr>
<td>15.737</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_20_s/COUT</td>
</tr>
<tr>
<td>15.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][B]</td>
<td>cpu0/ADD_21_s/CIN</td>
</tr>
<tr>
<td>15.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_21_s/COUT</td>
</tr>
<tr>
<td>15.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][A]</td>
<td>cpu0/ADD_22_s/CIN</td>
</tr>
<tr>
<td>15.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_22_s/COUT</td>
</tr>
<tr>
<td>15.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][B]</td>
<td>cpu0/ADD_23_s/CIN</td>
</tr>
<tr>
<td>15.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_23_s/COUT</td>
</tr>
<tr>
<td>15.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][A]</td>
<td>cpu0/ADD_24_s/CIN</td>
</tr>
<tr>
<td>15.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_24_s/COUT</td>
</tr>
<tr>
<td>15.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][B]</td>
<td>cpu0/ADD_25_s/CIN</td>
</tr>
<tr>
<td>16.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_25_s/COUT</td>
</tr>
<tr>
<td>16.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][A]</td>
<td>cpu0/ADD_26_s/CIN</td>
</tr>
<tr>
<td>16.079</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_26_s/COUT</td>
</tr>
<tr>
<td>16.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][B]</td>
<td>cpu0/ADD_27_s/CIN</td>
</tr>
<tr>
<td>16.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_27_s/COUT</td>
</tr>
<tr>
<td>16.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][A]</td>
<td>cpu0/ADD_28_s/CIN</td>
</tr>
<tr>
<td>16.193</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_28_s/COUT</td>
</tr>
<tr>
<td>16.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][B]</td>
<td>cpu0/ADD_29_s/CIN</td>
</tr>
<tr>
<td>16.250</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_29_s/COUT</td>
</tr>
<tr>
<td>16.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][A]</td>
<td>cpu0/ADD_30_s/CIN</td>
</tr>
<tr>
<td>16.307</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_30_s/COUT</td>
</tr>
<tr>
<td>16.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td>cpu0/ADD_31_s/CIN</td>
</tr>
<tr>
<td>16.870</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_31_s/SUM</td>
</tr>
<tr>
<td>18.814</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>cpu0/n1644_s14/I1</td>
</tr>
<tr>
<td>19.913</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s14/F</td>
</tr>
<tr>
<td>21.202</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>cpu0/n1644_s9/I2</td>
</tr>
<tr>
<td>22.301</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s9/F</td>
</tr>
<tr>
<td>23.446</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td>cpu_rdata_15_s28/I1</td>
</tr>
<tr>
<td>24.545</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s28/F</td>
</tr>
<tr>
<td>25.370</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>cpu_rdata_15_s23/I1</td>
</tr>
<tr>
<td>26.402</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s23/F</td>
</tr>
<tr>
<td>28.197</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu0/write_reg_data_31_s8/I0</td>
</tr>
<tr>
<td>29.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s8/F</td>
</tr>
<tr>
<td>30.766</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>cpu0/write_reg_data_31_s5/I2</td>
</tr>
<tr>
<td>31.798</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s5/F</td>
</tr>
<tr>
<td>31.809</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[0][B]</td>
<td>cpu0/write_reg_data_31_s1/I0</td>
</tr>
<tr>
<td>32.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C10[0][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s1/F</td>
</tr>
<tr>
<td>34.835</td>
<td>1.993</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][B]</td>
<td>cpu0/write_reg_data_24_s0/I0</td>
</tr>
<tr>
<td>35.657</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C20[0][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_24_s0/F</td>
</tr>
<tr>
<td>38.584</td>
<td>2.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s0/DI[24]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>cpu0/regfile_regfile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.065, 41.556%; route: 20.729, 57.179%; tC2Q: 0.458, 1.264%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.575</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>cpu0/data_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R16C22[1][B]</td>
<td style=" font-weight:bold;">cpu0/data_5_s0/Q</td>
</tr>
<tr>
<td>4.752</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>cpu0/alu_in2_31_s2/I2</td>
</tr>
<tr>
<td>5.784</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_31_s2/F</td>
</tr>
<tr>
<td>7.248</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>cpu0/alu_in2_30_s2/I2</td>
</tr>
<tr>
<td>8.070</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_30_s2/F</td>
</tr>
<tr>
<td>10.024</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td>cpu0/alu_in2_1_s1/I2</td>
</tr>
<tr>
<td>11.056</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s1/F</td>
</tr>
<tr>
<td>11.062</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>cpu0/alu_in2_1_s4/I1</td>
</tr>
<tr>
<td>12.161</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C29[0][A]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s4/F</td>
</tr>
<tr>
<td>14.104</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[0][B]</td>
<td>cpu0/ADD_1_s/I1</td>
</tr>
<tr>
<td>14.654</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_1_s/COUT</td>
</tr>
<tr>
<td>14.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>cpu0/ADD_2_s/CIN</td>
</tr>
<tr>
<td>14.711</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_2_s/COUT</td>
</tr>
<tr>
<td>14.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>cpu0/ADD_3_s/CIN</td>
</tr>
<tr>
<td>14.768</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_3_s/COUT</td>
</tr>
<tr>
<td>14.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>cpu0/ADD_4_s/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_4_s/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td>cpu0/ADD_5_s/CIN</td>
</tr>
<tr>
<td>14.882</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_5_s/COUT</td>
</tr>
<tr>
<td>14.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][A]</td>
<td>cpu0/ADD_6_s/CIN</td>
</tr>
<tr>
<td>14.939</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_6_s/COUT</td>
</tr>
<tr>
<td>14.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>cpu0/ADD_7_s/CIN</td>
</tr>
<tr>
<td>14.996</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_7_s/COUT</td>
</tr>
<tr>
<td>14.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>cpu0/ADD_8_s/CIN</td>
</tr>
<tr>
<td>15.053</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_8_s/COUT</td>
</tr>
<tr>
<td>15.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>cpu0/ADD_9_s/CIN</td>
</tr>
<tr>
<td>15.110</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_9_s/COUT</td>
</tr>
<tr>
<td>15.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][A]</td>
<td>cpu0/ADD_10_s/CIN</td>
</tr>
<tr>
<td>15.167</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_10_s/COUT</td>
</tr>
<tr>
<td>15.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][B]</td>
<td>cpu0/ADD_11_s/CIN</td>
</tr>
<tr>
<td>15.224</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_11_s/COUT</td>
</tr>
<tr>
<td>15.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][A]</td>
<td>cpu0/ADD_12_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_12_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][B]</td>
<td>cpu0/ADD_13_s/CIN</td>
</tr>
<tr>
<td>15.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_13_s/COUT</td>
</tr>
<tr>
<td>15.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td>cpu0/ADD_14_s/CIN</td>
</tr>
<tr>
<td>15.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_14_s/COUT</td>
</tr>
<tr>
<td>15.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td>cpu0/ADD_15_s/CIN</td>
</tr>
<tr>
<td>15.452</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_15_s/COUT</td>
</tr>
<tr>
<td>15.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][A]</td>
<td>cpu0/ADD_16_s/CIN</td>
</tr>
<tr>
<td>15.509</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_16_s/COUT</td>
</tr>
<tr>
<td>15.509</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][B]</td>
<td>cpu0/ADD_17_s/CIN</td>
</tr>
<tr>
<td>15.566</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_17_s/COUT</td>
</tr>
<tr>
<td>15.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][A]</td>
<td>cpu0/ADD_18_s/CIN</td>
</tr>
<tr>
<td>15.623</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_18_s/COUT</td>
</tr>
<tr>
<td>15.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td>cpu0/ADD_19_s/CIN</td>
</tr>
<tr>
<td>15.680</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_19_s/COUT</td>
</tr>
<tr>
<td>15.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][A]</td>
<td>cpu0/ADD_20_s/CIN</td>
</tr>
<tr>
<td>15.737</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_20_s/COUT</td>
</tr>
<tr>
<td>15.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][B]</td>
<td>cpu0/ADD_21_s/CIN</td>
</tr>
<tr>
<td>15.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_21_s/COUT</td>
</tr>
<tr>
<td>15.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][A]</td>
<td>cpu0/ADD_22_s/CIN</td>
</tr>
<tr>
<td>15.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_22_s/COUT</td>
</tr>
<tr>
<td>15.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][B]</td>
<td>cpu0/ADD_23_s/CIN</td>
</tr>
<tr>
<td>15.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_23_s/COUT</td>
</tr>
<tr>
<td>15.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][A]</td>
<td>cpu0/ADD_24_s/CIN</td>
</tr>
<tr>
<td>15.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_24_s/COUT</td>
</tr>
<tr>
<td>15.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][B]</td>
<td>cpu0/ADD_25_s/CIN</td>
</tr>
<tr>
<td>16.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_25_s/COUT</td>
</tr>
<tr>
<td>16.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][A]</td>
<td>cpu0/ADD_26_s/CIN</td>
</tr>
<tr>
<td>16.079</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_26_s/COUT</td>
</tr>
<tr>
<td>16.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][B]</td>
<td>cpu0/ADD_27_s/CIN</td>
</tr>
<tr>
<td>16.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_27_s/COUT</td>
</tr>
<tr>
<td>16.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][A]</td>
<td>cpu0/ADD_28_s/CIN</td>
</tr>
<tr>
<td>16.193</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_28_s/COUT</td>
</tr>
<tr>
<td>16.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][B]</td>
<td>cpu0/ADD_29_s/CIN</td>
</tr>
<tr>
<td>16.250</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_29_s/COUT</td>
</tr>
<tr>
<td>16.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][A]</td>
<td>cpu0/ADD_30_s/CIN</td>
</tr>
<tr>
<td>16.307</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_30_s/COUT</td>
</tr>
<tr>
<td>16.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td>cpu0/ADD_31_s/CIN</td>
</tr>
<tr>
<td>16.870</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_31_s/SUM</td>
</tr>
<tr>
<td>18.814</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>cpu0/n1644_s14/I1</td>
</tr>
<tr>
<td>19.913</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s14/F</td>
</tr>
<tr>
<td>21.202</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>cpu0/n1644_s9/I2</td>
</tr>
<tr>
<td>22.301</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s9/F</td>
</tr>
<tr>
<td>23.446</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td>cpu_rdata_15_s28/I1</td>
</tr>
<tr>
<td>24.545</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s28/F</td>
</tr>
<tr>
<td>25.370</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>cpu_rdata_15_s23/I1</td>
</tr>
<tr>
<td>26.402</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s23/F</td>
</tr>
<tr>
<td>28.197</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu0/write_reg_data_31_s8/I0</td>
</tr>
<tr>
<td>29.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s8/F</td>
</tr>
<tr>
<td>30.766</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>cpu0/write_reg_data_31_s5/I2</td>
</tr>
<tr>
<td>31.798</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s5/F</td>
</tr>
<tr>
<td>31.809</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[0][B]</td>
<td>cpu0/write_reg_data_31_s1/I0</td>
</tr>
<tr>
<td>32.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C10[0][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s1/F</td>
</tr>
<tr>
<td>34.208</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[3][A]</td>
<td>cpu0/write_reg_data_31_s0/I0</td>
</tr>
<tr>
<td>35.030</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C12[3][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s0/F</td>
</tr>
<tr>
<td>38.575</td>
<td>3.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s/DI[31]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>cpu0/regfile_regfile_0_0_s/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.065, 41.567%; route: 20.720, 57.169%; tC2Q: 0.458, 1.265%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>cpu0/data_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R16C22[1][B]</td>
<td style=" font-weight:bold;">cpu0/data_5_s0/Q</td>
</tr>
<tr>
<td>4.752</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>cpu0/alu_in2_31_s2/I2</td>
</tr>
<tr>
<td>5.784</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_31_s2/F</td>
</tr>
<tr>
<td>7.248</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>cpu0/alu_in2_30_s2/I2</td>
</tr>
<tr>
<td>8.070</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_30_s2/F</td>
</tr>
<tr>
<td>10.024</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td>cpu0/alu_in2_1_s1/I2</td>
</tr>
<tr>
<td>11.056</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s1/F</td>
</tr>
<tr>
<td>11.062</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>cpu0/alu_in2_1_s4/I1</td>
</tr>
<tr>
<td>12.161</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C29[0][A]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s4/F</td>
</tr>
<tr>
<td>14.104</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[0][B]</td>
<td>cpu0/ADD_1_s/I1</td>
</tr>
<tr>
<td>14.654</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_1_s/COUT</td>
</tr>
<tr>
<td>14.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>cpu0/ADD_2_s/CIN</td>
</tr>
<tr>
<td>14.711</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_2_s/COUT</td>
</tr>
<tr>
<td>14.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>cpu0/ADD_3_s/CIN</td>
</tr>
<tr>
<td>14.768</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_3_s/COUT</td>
</tr>
<tr>
<td>14.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>cpu0/ADD_4_s/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_4_s/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td>cpu0/ADD_5_s/CIN</td>
</tr>
<tr>
<td>14.882</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_5_s/COUT</td>
</tr>
<tr>
<td>14.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][A]</td>
<td>cpu0/ADD_6_s/CIN</td>
</tr>
<tr>
<td>14.939</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_6_s/COUT</td>
</tr>
<tr>
<td>14.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>cpu0/ADD_7_s/CIN</td>
</tr>
<tr>
<td>14.996</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_7_s/COUT</td>
</tr>
<tr>
<td>14.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>cpu0/ADD_8_s/CIN</td>
</tr>
<tr>
<td>15.053</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_8_s/COUT</td>
</tr>
<tr>
<td>15.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>cpu0/ADD_9_s/CIN</td>
</tr>
<tr>
<td>15.110</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_9_s/COUT</td>
</tr>
<tr>
<td>15.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][A]</td>
<td>cpu0/ADD_10_s/CIN</td>
</tr>
<tr>
<td>15.167</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_10_s/COUT</td>
</tr>
<tr>
<td>15.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][B]</td>
<td>cpu0/ADD_11_s/CIN</td>
</tr>
<tr>
<td>15.224</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_11_s/COUT</td>
</tr>
<tr>
<td>15.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][A]</td>
<td>cpu0/ADD_12_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_12_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][B]</td>
<td>cpu0/ADD_13_s/CIN</td>
</tr>
<tr>
<td>15.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_13_s/COUT</td>
</tr>
<tr>
<td>15.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td>cpu0/ADD_14_s/CIN</td>
</tr>
<tr>
<td>15.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_14_s/COUT</td>
</tr>
<tr>
<td>15.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td>cpu0/ADD_15_s/CIN</td>
</tr>
<tr>
<td>15.452</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_15_s/COUT</td>
</tr>
<tr>
<td>15.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][A]</td>
<td>cpu0/ADD_16_s/CIN</td>
</tr>
<tr>
<td>15.509</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_16_s/COUT</td>
</tr>
<tr>
<td>15.509</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][B]</td>
<td>cpu0/ADD_17_s/CIN</td>
</tr>
<tr>
<td>15.566</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_17_s/COUT</td>
</tr>
<tr>
<td>15.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][A]</td>
<td>cpu0/ADD_18_s/CIN</td>
</tr>
<tr>
<td>15.623</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_18_s/COUT</td>
</tr>
<tr>
<td>15.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td>cpu0/ADD_19_s/CIN</td>
</tr>
<tr>
<td>15.680</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_19_s/COUT</td>
</tr>
<tr>
<td>15.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][A]</td>
<td>cpu0/ADD_20_s/CIN</td>
</tr>
<tr>
<td>15.737</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_20_s/COUT</td>
</tr>
<tr>
<td>15.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][B]</td>
<td>cpu0/ADD_21_s/CIN</td>
</tr>
<tr>
<td>15.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_21_s/COUT</td>
</tr>
<tr>
<td>15.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][A]</td>
<td>cpu0/ADD_22_s/CIN</td>
</tr>
<tr>
<td>15.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_22_s/COUT</td>
</tr>
<tr>
<td>15.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][B]</td>
<td>cpu0/ADD_23_s/CIN</td>
</tr>
<tr>
<td>15.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_23_s/COUT</td>
</tr>
<tr>
<td>15.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][A]</td>
<td>cpu0/ADD_24_s/CIN</td>
</tr>
<tr>
<td>15.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_24_s/COUT</td>
</tr>
<tr>
<td>15.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][B]</td>
<td>cpu0/ADD_25_s/CIN</td>
</tr>
<tr>
<td>16.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_25_s/COUT</td>
</tr>
<tr>
<td>16.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][A]</td>
<td>cpu0/ADD_26_s/CIN</td>
</tr>
<tr>
<td>16.079</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_26_s/COUT</td>
</tr>
<tr>
<td>16.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][B]</td>
<td>cpu0/ADD_27_s/CIN</td>
</tr>
<tr>
<td>16.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_27_s/COUT</td>
</tr>
<tr>
<td>16.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][A]</td>
<td>cpu0/ADD_28_s/CIN</td>
</tr>
<tr>
<td>16.193</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_28_s/COUT</td>
</tr>
<tr>
<td>16.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][B]</td>
<td>cpu0/ADD_29_s/CIN</td>
</tr>
<tr>
<td>16.250</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_29_s/COUT</td>
</tr>
<tr>
<td>16.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][A]</td>
<td>cpu0/ADD_30_s/CIN</td>
</tr>
<tr>
<td>16.307</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_30_s/COUT</td>
</tr>
<tr>
<td>16.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td>cpu0/ADD_31_s/CIN</td>
</tr>
<tr>
<td>16.870</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_31_s/SUM</td>
</tr>
<tr>
<td>18.814</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>cpu0/n1644_s14/I1</td>
</tr>
<tr>
<td>19.913</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s14/F</td>
</tr>
<tr>
<td>21.202</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>cpu0/n1644_s9/I2</td>
</tr>
<tr>
<td>22.301</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s9/F</td>
</tr>
<tr>
<td>23.446</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td>cpu_rdata_15_s28/I1</td>
</tr>
<tr>
<td>24.545</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s28/F</td>
</tr>
<tr>
<td>25.370</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>cpu_rdata_15_s23/I1</td>
</tr>
<tr>
<td>26.402</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s23/F</td>
</tr>
<tr>
<td>28.197</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu0/write_reg_data_31_s8/I0</td>
</tr>
<tr>
<td>29.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s8/F</td>
</tr>
<tr>
<td>30.766</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>cpu0/write_reg_data_31_s5/I2</td>
</tr>
<tr>
<td>31.798</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s5/F</td>
</tr>
<tr>
<td>31.809</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[0][B]</td>
<td>cpu0/write_reg_data_31_s1/I0</td>
</tr>
<tr>
<td>32.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C10[0][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s1/F</td>
</tr>
<tr>
<td>35.138</td>
<td>2.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>cpu0/write_reg_data_22_s0/I0</td>
</tr>
<tr>
<td>35.764</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_22_s0/F</td>
</tr>
<tr>
<td>38.537</td>
<td>2.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s/DI[22]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>cpu0/regfile_regfile_0_0_s/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.869, 41.069%; route: 20.878, 57.666%; tC2Q: 0.458, 1.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>cpu0/data_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R16C22[1][B]</td>
<td style=" font-weight:bold;">cpu0/data_5_s0/Q</td>
</tr>
<tr>
<td>4.752</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>cpu0/alu_in2_31_s2/I2</td>
</tr>
<tr>
<td>5.784</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_31_s2/F</td>
</tr>
<tr>
<td>7.248</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>cpu0/alu_in2_30_s2/I2</td>
</tr>
<tr>
<td>8.070</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_30_s2/F</td>
</tr>
<tr>
<td>10.024</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td>cpu0/alu_in2_1_s1/I2</td>
</tr>
<tr>
<td>11.056</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s1/F</td>
</tr>
<tr>
<td>11.062</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>cpu0/alu_in2_1_s4/I1</td>
</tr>
<tr>
<td>12.161</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C29[0][A]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s4/F</td>
</tr>
<tr>
<td>14.104</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[0][B]</td>
<td>cpu0/ADD_1_s/I1</td>
</tr>
<tr>
<td>14.654</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_1_s/COUT</td>
</tr>
<tr>
<td>14.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>cpu0/ADD_2_s/CIN</td>
</tr>
<tr>
<td>14.711</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_2_s/COUT</td>
</tr>
<tr>
<td>14.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>cpu0/ADD_3_s/CIN</td>
</tr>
<tr>
<td>14.768</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_3_s/COUT</td>
</tr>
<tr>
<td>14.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>cpu0/ADD_4_s/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_4_s/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td>cpu0/ADD_5_s/CIN</td>
</tr>
<tr>
<td>14.882</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_5_s/COUT</td>
</tr>
<tr>
<td>14.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][A]</td>
<td>cpu0/ADD_6_s/CIN</td>
</tr>
<tr>
<td>14.939</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_6_s/COUT</td>
</tr>
<tr>
<td>14.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>cpu0/ADD_7_s/CIN</td>
</tr>
<tr>
<td>14.996</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_7_s/COUT</td>
</tr>
<tr>
<td>14.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>cpu0/ADD_8_s/CIN</td>
</tr>
<tr>
<td>15.053</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_8_s/COUT</td>
</tr>
<tr>
<td>15.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>cpu0/ADD_9_s/CIN</td>
</tr>
<tr>
<td>15.110</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_9_s/COUT</td>
</tr>
<tr>
<td>15.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][A]</td>
<td>cpu0/ADD_10_s/CIN</td>
</tr>
<tr>
<td>15.167</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_10_s/COUT</td>
</tr>
<tr>
<td>15.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][B]</td>
<td>cpu0/ADD_11_s/CIN</td>
</tr>
<tr>
<td>15.224</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_11_s/COUT</td>
</tr>
<tr>
<td>15.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][A]</td>
<td>cpu0/ADD_12_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_12_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][B]</td>
<td>cpu0/ADD_13_s/CIN</td>
</tr>
<tr>
<td>15.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_13_s/COUT</td>
</tr>
<tr>
<td>15.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td>cpu0/ADD_14_s/CIN</td>
</tr>
<tr>
<td>15.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_14_s/COUT</td>
</tr>
<tr>
<td>15.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td>cpu0/ADD_15_s/CIN</td>
</tr>
<tr>
<td>15.452</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_15_s/COUT</td>
</tr>
<tr>
<td>15.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][A]</td>
<td>cpu0/ADD_16_s/CIN</td>
</tr>
<tr>
<td>15.509</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_16_s/COUT</td>
</tr>
<tr>
<td>15.509</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][B]</td>
<td>cpu0/ADD_17_s/CIN</td>
</tr>
<tr>
<td>15.566</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_17_s/COUT</td>
</tr>
<tr>
<td>15.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][A]</td>
<td>cpu0/ADD_18_s/CIN</td>
</tr>
<tr>
<td>15.623</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_18_s/COUT</td>
</tr>
<tr>
<td>15.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td>cpu0/ADD_19_s/CIN</td>
</tr>
<tr>
<td>15.680</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_19_s/COUT</td>
</tr>
<tr>
<td>15.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][A]</td>
<td>cpu0/ADD_20_s/CIN</td>
</tr>
<tr>
<td>15.737</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_20_s/COUT</td>
</tr>
<tr>
<td>15.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][B]</td>
<td>cpu0/ADD_21_s/CIN</td>
</tr>
<tr>
<td>15.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_21_s/COUT</td>
</tr>
<tr>
<td>15.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][A]</td>
<td>cpu0/ADD_22_s/CIN</td>
</tr>
<tr>
<td>15.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_22_s/COUT</td>
</tr>
<tr>
<td>15.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][B]</td>
<td>cpu0/ADD_23_s/CIN</td>
</tr>
<tr>
<td>15.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_23_s/COUT</td>
</tr>
<tr>
<td>15.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][A]</td>
<td>cpu0/ADD_24_s/CIN</td>
</tr>
<tr>
<td>15.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_24_s/COUT</td>
</tr>
<tr>
<td>15.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][B]</td>
<td>cpu0/ADD_25_s/CIN</td>
</tr>
<tr>
<td>16.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_25_s/COUT</td>
</tr>
<tr>
<td>16.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][A]</td>
<td>cpu0/ADD_26_s/CIN</td>
</tr>
<tr>
<td>16.079</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_26_s/COUT</td>
</tr>
<tr>
<td>16.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][B]</td>
<td>cpu0/ADD_27_s/CIN</td>
</tr>
<tr>
<td>16.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_27_s/COUT</td>
</tr>
<tr>
<td>16.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][A]</td>
<td>cpu0/ADD_28_s/CIN</td>
</tr>
<tr>
<td>16.193</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_28_s/COUT</td>
</tr>
<tr>
<td>16.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][B]</td>
<td>cpu0/ADD_29_s/CIN</td>
</tr>
<tr>
<td>16.250</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_29_s/COUT</td>
</tr>
<tr>
<td>16.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][A]</td>
<td>cpu0/ADD_30_s/CIN</td>
</tr>
<tr>
<td>16.307</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_30_s/COUT</td>
</tr>
<tr>
<td>16.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td>cpu0/ADD_31_s/CIN</td>
</tr>
<tr>
<td>16.870</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_31_s/SUM</td>
</tr>
<tr>
<td>18.814</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>cpu0/n1644_s14/I1</td>
</tr>
<tr>
<td>19.913</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s14/F</td>
</tr>
<tr>
<td>21.202</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>cpu0/n1644_s9/I2</td>
</tr>
<tr>
<td>22.301</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s9/F</td>
</tr>
<tr>
<td>23.446</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td>cpu_rdata_15_s28/I1</td>
</tr>
<tr>
<td>24.507</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s28/F</td>
</tr>
<tr>
<td>24.931</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[3][A]</td>
<td>cpu_rdata_15_s27/I3</td>
</tr>
<tr>
<td>25.753</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C20[3][A]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s27/F</td>
</tr>
<tr>
<td>25.759</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[2][A]</td>
<td>cpu_rdata_15_s22/I3</td>
</tr>
<tr>
<td>26.581</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R18C20[2][A]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s22/F</td>
</tr>
<tr>
<td>32.935</td>
<td>6.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[2][A]</td>
<td>cpu0/write_reg_data_21_s5/I3</td>
</tr>
<tr>
<td>33.967</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C11[2][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_21_s5/F</td>
</tr>
<tr>
<td>33.972</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[1][B]</td>
<td>cpu0/write_reg_data_21_s0/I1</td>
</tr>
<tr>
<td>34.794</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C11[1][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_21_s0/F</td>
</tr>
<tr>
<td>38.526</td>
<td>3.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s/DI[21]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>cpu0/regfile_regfile_0_0_s/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.508, 37.321%; route: 22.228, 61.413%; tC2Q: 0.458, 1.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>cpu0/data_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R16C22[1][B]</td>
<td style=" font-weight:bold;">cpu0/data_5_s0/Q</td>
</tr>
<tr>
<td>4.752</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>cpu0/alu_in2_31_s2/I2</td>
</tr>
<tr>
<td>5.784</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_31_s2/F</td>
</tr>
<tr>
<td>7.248</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>cpu0/alu_in2_30_s2/I2</td>
</tr>
<tr>
<td>8.070</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_30_s2/F</td>
</tr>
<tr>
<td>10.024</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td>cpu0/alu_in2_1_s1/I2</td>
</tr>
<tr>
<td>11.056</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s1/F</td>
</tr>
<tr>
<td>11.062</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>cpu0/alu_in2_1_s4/I1</td>
</tr>
<tr>
<td>12.161</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C29[0][A]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s4/F</td>
</tr>
<tr>
<td>14.104</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[0][B]</td>
<td>cpu0/ADD_1_s/I1</td>
</tr>
<tr>
<td>14.654</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_1_s/COUT</td>
</tr>
<tr>
<td>14.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>cpu0/ADD_2_s/CIN</td>
</tr>
<tr>
<td>14.711</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_2_s/COUT</td>
</tr>
<tr>
<td>14.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>cpu0/ADD_3_s/CIN</td>
</tr>
<tr>
<td>14.768</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_3_s/COUT</td>
</tr>
<tr>
<td>14.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>cpu0/ADD_4_s/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_4_s/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td>cpu0/ADD_5_s/CIN</td>
</tr>
<tr>
<td>14.882</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_5_s/COUT</td>
</tr>
<tr>
<td>14.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][A]</td>
<td>cpu0/ADD_6_s/CIN</td>
</tr>
<tr>
<td>14.939</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_6_s/COUT</td>
</tr>
<tr>
<td>14.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>cpu0/ADD_7_s/CIN</td>
</tr>
<tr>
<td>14.996</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_7_s/COUT</td>
</tr>
<tr>
<td>14.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>cpu0/ADD_8_s/CIN</td>
</tr>
<tr>
<td>15.053</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_8_s/COUT</td>
</tr>
<tr>
<td>15.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>cpu0/ADD_9_s/CIN</td>
</tr>
<tr>
<td>15.110</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_9_s/COUT</td>
</tr>
<tr>
<td>15.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][A]</td>
<td>cpu0/ADD_10_s/CIN</td>
</tr>
<tr>
<td>15.167</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_10_s/COUT</td>
</tr>
<tr>
<td>15.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][B]</td>
<td>cpu0/ADD_11_s/CIN</td>
</tr>
<tr>
<td>15.224</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_11_s/COUT</td>
</tr>
<tr>
<td>15.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][A]</td>
<td>cpu0/ADD_12_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_12_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][B]</td>
<td>cpu0/ADD_13_s/CIN</td>
</tr>
<tr>
<td>15.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_13_s/COUT</td>
</tr>
<tr>
<td>15.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td>cpu0/ADD_14_s/CIN</td>
</tr>
<tr>
<td>15.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_14_s/COUT</td>
</tr>
<tr>
<td>15.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td>cpu0/ADD_15_s/CIN</td>
</tr>
<tr>
<td>15.452</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_15_s/COUT</td>
</tr>
<tr>
<td>15.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][A]</td>
<td>cpu0/ADD_16_s/CIN</td>
</tr>
<tr>
<td>15.509</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_16_s/COUT</td>
</tr>
<tr>
<td>15.509</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][B]</td>
<td>cpu0/ADD_17_s/CIN</td>
</tr>
<tr>
<td>15.566</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_17_s/COUT</td>
</tr>
<tr>
<td>15.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][A]</td>
<td>cpu0/ADD_18_s/CIN</td>
</tr>
<tr>
<td>15.623</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_18_s/COUT</td>
</tr>
<tr>
<td>15.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td>cpu0/ADD_19_s/CIN</td>
</tr>
<tr>
<td>15.680</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_19_s/COUT</td>
</tr>
<tr>
<td>15.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][A]</td>
<td>cpu0/ADD_20_s/CIN</td>
</tr>
<tr>
<td>15.737</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_20_s/COUT</td>
</tr>
<tr>
<td>15.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][B]</td>
<td>cpu0/ADD_21_s/CIN</td>
</tr>
<tr>
<td>15.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_21_s/COUT</td>
</tr>
<tr>
<td>15.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][A]</td>
<td>cpu0/ADD_22_s/CIN</td>
</tr>
<tr>
<td>15.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_22_s/COUT</td>
</tr>
<tr>
<td>15.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][B]</td>
<td>cpu0/ADD_23_s/CIN</td>
</tr>
<tr>
<td>15.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_23_s/COUT</td>
</tr>
<tr>
<td>15.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][A]</td>
<td>cpu0/ADD_24_s/CIN</td>
</tr>
<tr>
<td>15.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_24_s/COUT</td>
</tr>
<tr>
<td>15.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][B]</td>
<td>cpu0/ADD_25_s/CIN</td>
</tr>
<tr>
<td>16.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_25_s/COUT</td>
</tr>
<tr>
<td>16.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][A]</td>
<td>cpu0/ADD_26_s/CIN</td>
</tr>
<tr>
<td>16.079</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_26_s/COUT</td>
</tr>
<tr>
<td>16.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][B]</td>
<td>cpu0/ADD_27_s/CIN</td>
</tr>
<tr>
<td>16.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_27_s/COUT</td>
</tr>
<tr>
<td>16.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][A]</td>
<td>cpu0/ADD_28_s/CIN</td>
</tr>
<tr>
<td>16.193</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_28_s/COUT</td>
</tr>
<tr>
<td>16.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][B]</td>
<td>cpu0/ADD_29_s/CIN</td>
</tr>
<tr>
<td>16.250</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_29_s/COUT</td>
</tr>
<tr>
<td>16.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][A]</td>
<td>cpu0/ADD_30_s/CIN</td>
</tr>
<tr>
<td>16.307</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_30_s/COUT</td>
</tr>
<tr>
<td>16.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td>cpu0/ADD_31_s/CIN</td>
</tr>
<tr>
<td>16.870</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_31_s/SUM</td>
</tr>
<tr>
<td>18.814</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>cpu0/n1644_s14/I1</td>
</tr>
<tr>
<td>19.913</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s14/F</td>
</tr>
<tr>
<td>21.202</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>cpu0/n1644_s9/I2</td>
</tr>
<tr>
<td>22.301</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s9/F</td>
</tr>
<tr>
<td>23.446</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td>cpu_rdata_15_s28/I1</td>
</tr>
<tr>
<td>24.545</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s28/F</td>
</tr>
<tr>
<td>25.370</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>cpu_rdata_15_s23/I1</td>
</tr>
<tr>
<td>26.402</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s23/F</td>
</tr>
<tr>
<td>28.197</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu0/write_reg_data_31_s8/I0</td>
</tr>
<tr>
<td>29.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s8/F</td>
</tr>
<tr>
<td>30.766</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>cpu0/write_reg_data_31_s5/I2</td>
</tr>
<tr>
<td>31.798</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s5/F</td>
</tr>
<tr>
<td>31.809</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[1][B]</td>
<td>cpu0/write_reg_data_15_s1/I0</td>
</tr>
<tr>
<td>32.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C10[1][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_15_s1/F</td>
</tr>
<tr>
<td>34.655</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[3][B]</td>
<td>cpu0/write_reg_data_12_s0/I0</td>
</tr>
<tr>
<td>35.281</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C19[3][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_12_s0/F</td>
</tr>
<tr>
<td>38.523</td>
<td>3.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>cpu0/regfile_regfile_0_0_s/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.869, 41.085%; route: 20.863, 57.648%; tC2Q: 0.458, 1.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>cpu0/data_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R16C22[1][B]</td>
<td style=" font-weight:bold;">cpu0/data_5_s0/Q</td>
</tr>
<tr>
<td>4.752</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>cpu0/alu_in2_31_s2/I2</td>
</tr>
<tr>
<td>5.784</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_31_s2/F</td>
</tr>
<tr>
<td>7.248</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>cpu0/alu_in2_30_s2/I2</td>
</tr>
<tr>
<td>8.070</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_30_s2/F</td>
</tr>
<tr>
<td>10.024</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td>cpu0/alu_in2_1_s1/I2</td>
</tr>
<tr>
<td>11.056</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s1/F</td>
</tr>
<tr>
<td>11.062</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>cpu0/alu_in2_1_s4/I1</td>
</tr>
<tr>
<td>12.161</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C29[0][A]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s4/F</td>
</tr>
<tr>
<td>14.104</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[0][B]</td>
<td>cpu0/ADD_1_s/I1</td>
</tr>
<tr>
<td>14.654</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_1_s/COUT</td>
</tr>
<tr>
<td>14.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>cpu0/ADD_2_s/CIN</td>
</tr>
<tr>
<td>14.711</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_2_s/COUT</td>
</tr>
<tr>
<td>14.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>cpu0/ADD_3_s/CIN</td>
</tr>
<tr>
<td>14.768</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_3_s/COUT</td>
</tr>
<tr>
<td>14.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>cpu0/ADD_4_s/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_4_s/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td>cpu0/ADD_5_s/CIN</td>
</tr>
<tr>
<td>14.882</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_5_s/COUT</td>
</tr>
<tr>
<td>14.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][A]</td>
<td>cpu0/ADD_6_s/CIN</td>
</tr>
<tr>
<td>14.939</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_6_s/COUT</td>
</tr>
<tr>
<td>14.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>cpu0/ADD_7_s/CIN</td>
</tr>
<tr>
<td>14.996</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_7_s/COUT</td>
</tr>
<tr>
<td>14.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>cpu0/ADD_8_s/CIN</td>
</tr>
<tr>
<td>15.053</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_8_s/COUT</td>
</tr>
<tr>
<td>15.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>cpu0/ADD_9_s/CIN</td>
</tr>
<tr>
<td>15.110</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_9_s/COUT</td>
</tr>
<tr>
<td>15.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][A]</td>
<td>cpu0/ADD_10_s/CIN</td>
</tr>
<tr>
<td>15.167</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_10_s/COUT</td>
</tr>
<tr>
<td>15.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][B]</td>
<td>cpu0/ADD_11_s/CIN</td>
</tr>
<tr>
<td>15.224</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_11_s/COUT</td>
</tr>
<tr>
<td>15.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][A]</td>
<td>cpu0/ADD_12_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_12_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][B]</td>
<td>cpu0/ADD_13_s/CIN</td>
</tr>
<tr>
<td>15.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_13_s/COUT</td>
</tr>
<tr>
<td>15.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td>cpu0/ADD_14_s/CIN</td>
</tr>
<tr>
<td>15.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_14_s/COUT</td>
</tr>
<tr>
<td>15.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td>cpu0/ADD_15_s/CIN</td>
</tr>
<tr>
<td>15.452</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_15_s/COUT</td>
</tr>
<tr>
<td>15.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][A]</td>
<td>cpu0/ADD_16_s/CIN</td>
</tr>
<tr>
<td>15.509</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_16_s/COUT</td>
</tr>
<tr>
<td>15.509</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][B]</td>
<td>cpu0/ADD_17_s/CIN</td>
</tr>
<tr>
<td>15.566</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_17_s/COUT</td>
</tr>
<tr>
<td>15.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][A]</td>
<td>cpu0/ADD_18_s/CIN</td>
</tr>
<tr>
<td>15.623</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_18_s/COUT</td>
</tr>
<tr>
<td>15.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td>cpu0/ADD_19_s/CIN</td>
</tr>
<tr>
<td>15.680</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_19_s/COUT</td>
</tr>
<tr>
<td>15.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][A]</td>
<td>cpu0/ADD_20_s/CIN</td>
</tr>
<tr>
<td>15.737</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_20_s/COUT</td>
</tr>
<tr>
<td>15.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][B]</td>
<td>cpu0/ADD_21_s/CIN</td>
</tr>
<tr>
<td>15.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_21_s/COUT</td>
</tr>
<tr>
<td>15.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][A]</td>
<td>cpu0/ADD_22_s/CIN</td>
</tr>
<tr>
<td>15.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_22_s/COUT</td>
</tr>
<tr>
<td>15.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][B]</td>
<td>cpu0/ADD_23_s/CIN</td>
</tr>
<tr>
<td>15.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_23_s/COUT</td>
</tr>
<tr>
<td>15.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][A]</td>
<td>cpu0/ADD_24_s/CIN</td>
</tr>
<tr>
<td>15.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_24_s/COUT</td>
</tr>
<tr>
<td>15.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][B]</td>
<td>cpu0/ADD_25_s/CIN</td>
</tr>
<tr>
<td>16.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_25_s/COUT</td>
</tr>
<tr>
<td>16.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][A]</td>
<td>cpu0/ADD_26_s/CIN</td>
</tr>
<tr>
<td>16.079</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_26_s/COUT</td>
</tr>
<tr>
<td>16.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][B]</td>
<td>cpu0/ADD_27_s/CIN</td>
</tr>
<tr>
<td>16.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_27_s/COUT</td>
</tr>
<tr>
<td>16.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][A]</td>
<td>cpu0/ADD_28_s/CIN</td>
</tr>
<tr>
<td>16.193</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_28_s/COUT</td>
</tr>
<tr>
<td>16.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][B]</td>
<td>cpu0/ADD_29_s/CIN</td>
</tr>
<tr>
<td>16.250</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_29_s/COUT</td>
</tr>
<tr>
<td>16.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][A]</td>
<td>cpu0/ADD_30_s/CIN</td>
</tr>
<tr>
<td>16.307</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_30_s/COUT</td>
</tr>
<tr>
<td>16.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td>cpu0/ADD_31_s/CIN</td>
</tr>
<tr>
<td>16.870</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_31_s/SUM</td>
</tr>
<tr>
<td>18.814</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>cpu0/n1644_s14/I1</td>
</tr>
<tr>
<td>19.913</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s14/F</td>
</tr>
<tr>
<td>21.202</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>cpu0/n1644_s9/I2</td>
</tr>
<tr>
<td>22.301</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s9/F</td>
</tr>
<tr>
<td>23.446</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td>cpu_rdata_15_s28/I1</td>
</tr>
<tr>
<td>24.545</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s28/F</td>
</tr>
<tr>
<td>25.370</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>cpu_rdata_15_s23/I1</td>
</tr>
<tr>
<td>26.402</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s23/F</td>
</tr>
<tr>
<td>28.197</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu0/write_reg_data_31_s8/I0</td>
</tr>
<tr>
<td>29.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s8/F</td>
</tr>
<tr>
<td>30.766</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>cpu0/write_reg_data_31_s5/I2</td>
</tr>
<tr>
<td>31.798</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s5/F</td>
</tr>
<tr>
<td>31.809</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[0][B]</td>
<td>cpu0/write_reg_data_31_s1/I0</td>
</tr>
<tr>
<td>32.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C10[0][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s1/F</td>
</tr>
<tr>
<td>33.690</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>cpu0/write_reg_data_30_s0/I0</td>
</tr>
<tr>
<td>34.789</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C12[2][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_30_s0/F</td>
</tr>
<tr>
<td>38.504</td>
<td>3.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s/DI[30]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>cpu0/regfile_regfile_0_0_s/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.342, 42.414%; route: 20.371, 56.319%; tC2Q: 0.458, 1.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>cpu0/data_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R16C22[1][B]</td>
<td style=" font-weight:bold;">cpu0/data_5_s0/Q</td>
</tr>
<tr>
<td>4.752</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>cpu0/alu_in2_31_s2/I2</td>
</tr>
<tr>
<td>5.784</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_31_s2/F</td>
</tr>
<tr>
<td>7.248</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>cpu0/alu_in2_30_s2/I2</td>
</tr>
<tr>
<td>8.070</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_30_s2/F</td>
</tr>
<tr>
<td>10.024</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td>cpu0/alu_in2_1_s1/I2</td>
</tr>
<tr>
<td>11.056</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s1/F</td>
</tr>
<tr>
<td>11.062</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>cpu0/alu_in2_1_s4/I1</td>
</tr>
<tr>
<td>12.161</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C29[0][A]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s4/F</td>
</tr>
<tr>
<td>14.104</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[0][B]</td>
<td>cpu0/ADD_1_s/I1</td>
</tr>
<tr>
<td>14.654</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_1_s/COUT</td>
</tr>
<tr>
<td>14.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>cpu0/ADD_2_s/CIN</td>
</tr>
<tr>
<td>14.711</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_2_s/COUT</td>
</tr>
<tr>
<td>14.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>cpu0/ADD_3_s/CIN</td>
</tr>
<tr>
<td>14.768</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_3_s/COUT</td>
</tr>
<tr>
<td>14.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>cpu0/ADD_4_s/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_4_s/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td>cpu0/ADD_5_s/CIN</td>
</tr>
<tr>
<td>14.882</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_5_s/COUT</td>
</tr>
<tr>
<td>14.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][A]</td>
<td>cpu0/ADD_6_s/CIN</td>
</tr>
<tr>
<td>14.939</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_6_s/COUT</td>
</tr>
<tr>
<td>14.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>cpu0/ADD_7_s/CIN</td>
</tr>
<tr>
<td>14.996</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_7_s/COUT</td>
</tr>
<tr>
<td>14.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>cpu0/ADD_8_s/CIN</td>
</tr>
<tr>
<td>15.053</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_8_s/COUT</td>
</tr>
<tr>
<td>15.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>cpu0/ADD_9_s/CIN</td>
</tr>
<tr>
<td>15.110</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_9_s/COUT</td>
</tr>
<tr>
<td>15.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][A]</td>
<td>cpu0/ADD_10_s/CIN</td>
</tr>
<tr>
<td>15.167</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_10_s/COUT</td>
</tr>
<tr>
<td>15.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][B]</td>
<td>cpu0/ADD_11_s/CIN</td>
</tr>
<tr>
<td>15.224</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_11_s/COUT</td>
</tr>
<tr>
<td>15.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][A]</td>
<td>cpu0/ADD_12_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_12_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][B]</td>
<td>cpu0/ADD_13_s/CIN</td>
</tr>
<tr>
<td>15.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_13_s/COUT</td>
</tr>
<tr>
<td>15.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td>cpu0/ADD_14_s/CIN</td>
</tr>
<tr>
<td>15.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_14_s/COUT</td>
</tr>
<tr>
<td>15.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td>cpu0/ADD_15_s/CIN</td>
</tr>
<tr>
<td>15.452</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_15_s/COUT</td>
</tr>
<tr>
<td>15.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][A]</td>
<td>cpu0/ADD_16_s/CIN</td>
</tr>
<tr>
<td>15.509</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_16_s/COUT</td>
</tr>
<tr>
<td>15.509</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][B]</td>
<td>cpu0/ADD_17_s/CIN</td>
</tr>
<tr>
<td>15.566</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_17_s/COUT</td>
</tr>
<tr>
<td>15.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][A]</td>
<td>cpu0/ADD_18_s/CIN</td>
</tr>
<tr>
<td>15.623</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_18_s/COUT</td>
</tr>
<tr>
<td>15.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td>cpu0/ADD_19_s/CIN</td>
</tr>
<tr>
<td>15.680</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_19_s/COUT</td>
</tr>
<tr>
<td>15.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][A]</td>
<td>cpu0/ADD_20_s/CIN</td>
</tr>
<tr>
<td>15.737</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_20_s/COUT</td>
</tr>
<tr>
<td>15.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][B]</td>
<td>cpu0/ADD_21_s/CIN</td>
</tr>
<tr>
<td>15.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_21_s/COUT</td>
</tr>
<tr>
<td>15.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][A]</td>
<td>cpu0/ADD_22_s/CIN</td>
</tr>
<tr>
<td>15.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_22_s/COUT</td>
</tr>
<tr>
<td>15.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][B]</td>
<td>cpu0/ADD_23_s/CIN</td>
</tr>
<tr>
<td>15.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_23_s/COUT</td>
</tr>
<tr>
<td>15.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][A]</td>
<td>cpu0/ADD_24_s/CIN</td>
</tr>
<tr>
<td>15.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_24_s/COUT</td>
</tr>
<tr>
<td>15.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][B]</td>
<td>cpu0/ADD_25_s/CIN</td>
</tr>
<tr>
<td>16.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_25_s/COUT</td>
</tr>
<tr>
<td>16.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][A]</td>
<td>cpu0/ADD_26_s/CIN</td>
</tr>
<tr>
<td>16.079</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_26_s/COUT</td>
</tr>
<tr>
<td>16.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][B]</td>
<td>cpu0/ADD_27_s/CIN</td>
</tr>
<tr>
<td>16.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_27_s/COUT</td>
</tr>
<tr>
<td>16.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][A]</td>
<td>cpu0/ADD_28_s/CIN</td>
</tr>
<tr>
<td>16.193</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_28_s/COUT</td>
</tr>
<tr>
<td>16.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][B]</td>
<td>cpu0/ADD_29_s/CIN</td>
</tr>
<tr>
<td>16.250</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_29_s/COUT</td>
</tr>
<tr>
<td>16.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][A]</td>
<td>cpu0/ADD_30_s/CIN</td>
</tr>
<tr>
<td>16.307</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_30_s/COUT</td>
</tr>
<tr>
<td>16.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td>cpu0/ADD_31_s/CIN</td>
</tr>
<tr>
<td>16.870</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_31_s/SUM</td>
</tr>
<tr>
<td>18.814</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>cpu0/n1644_s14/I1</td>
</tr>
<tr>
<td>19.913</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s14/F</td>
</tr>
<tr>
<td>21.202</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>cpu0/n1644_s9/I2</td>
</tr>
<tr>
<td>22.301</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s9/F</td>
</tr>
<tr>
<td>23.446</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td>cpu_rdata_15_s28/I1</td>
</tr>
<tr>
<td>24.545</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s28/F</td>
</tr>
<tr>
<td>25.370</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>cpu_rdata_15_s23/I1</td>
</tr>
<tr>
<td>26.402</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s23/F</td>
</tr>
<tr>
<td>28.197</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu0/write_reg_data_31_s8/I0</td>
</tr>
<tr>
<td>29.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s8/F</td>
</tr>
<tr>
<td>30.766</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>cpu0/write_reg_data_31_s5/I2</td>
</tr>
<tr>
<td>31.798</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s5/F</td>
</tr>
<tr>
<td>31.809</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[0][B]</td>
<td>cpu0/write_reg_data_31_s1/I0</td>
</tr>
<tr>
<td>32.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C10[0][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s1/F</td>
</tr>
<tr>
<td>34.185</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>cpu0/write_reg_data_28_s0/I0</td>
</tr>
<tr>
<td>35.217</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_28_s0/F</td>
</tr>
<tr>
<td>38.470</td>
<td>3.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s0/DI[28]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>cpu0/regfile_regfile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.275, 42.268%; route: 20.405, 56.464%; tC2Q: 0.458, 1.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.414</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>cpu0/data_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R16C22[1][B]</td>
<td style=" font-weight:bold;">cpu0/data_5_s0/Q</td>
</tr>
<tr>
<td>4.752</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>cpu0/alu_in2_31_s2/I2</td>
</tr>
<tr>
<td>5.784</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_31_s2/F</td>
</tr>
<tr>
<td>7.248</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>cpu0/alu_in2_30_s2/I2</td>
</tr>
<tr>
<td>8.070</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_30_s2/F</td>
</tr>
<tr>
<td>10.024</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td>cpu0/alu_in2_1_s1/I2</td>
</tr>
<tr>
<td>11.056</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s1/F</td>
</tr>
<tr>
<td>11.062</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>cpu0/alu_in2_1_s4/I1</td>
</tr>
<tr>
<td>12.161</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C29[0][A]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s4/F</td>
</tr>
<tr>
<td>14.104</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[0][B]</td>
<td>cpu0/ADD_1_s/I1</td>
</tr>
<tr>
<td>14.654</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_1_s/COUT</td>
</tr>
<tr>
<td>14.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>cpu0/ADD_2_s/CIN</td>
</tr>
<tr>
<td>14.711</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_2_s/COUT</td>
</tr>
<tr>
<td>14.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>cpu0/ADD_3_s/CIN</td>
</tr>
<tr>
<td>14.768</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_3_s/COUT</td>
</tr>
<tr>
<td>14.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>cpu0/ADD_4_s/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_4_s/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td>cpu0/ADD_5_s/CIN</td>
</tr>
<tr>
<td>14.882</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_5_s/COUT</td>
</tr>
<tr>
<td>14.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][A]</td>
<td>cpu0/ADD_6_s/CIN</td>
</tr>
<tr>
<td>14.939</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_6_s/COUT</td>
</tr>
<tr>
<td>14.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>cpu0/ADD_7_s/CIN</td>
</tr>
<tr>
<td>14.996</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_7_s/COUT</td>
</tr>
<tr>
<td>14.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>cpu0/ADD_8_s/CIN</td>
</tr>
<tr>
<td>15.053</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_8_s/COUT</td>
</tr>
<tr>
<td>15.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>cpu0/ADD_9_s/CIN</td>
</tr>
<tr>
<td>15.110</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_9_s/COUT</td>
</tr>
<tr>
<td>15.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][A]</td>
<td>cpu0/ADD_10_s/CIN</td>
</tr>
<tr>
<td>15.167</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_10_s/COUT</td>
</tr>
<tr>
<td>15.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][B]</td>
<td>cpu0/ADD_11_s/CIN</td>
</tr>
<tr>
<td>15.224</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_11_s/COUT</td>
</tr>
<tr>
<td>15.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][A]</td>
<td>cpu0/ADD_12_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_12_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][B]</td>
<td>cpu0/ADD_13_s/CIN</td>
</tr>
<tr>
<td>15.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_13_s/COUT</td>
</tr>
<tr>
<td>15.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td>cpu0/ADD_14_s/CIN</td>
</tr>
<tr>
<td>15.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_14_s/COUT</td>
</tr>
<tr>
<td>15.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td>cpu0/ADD_15_s/CIN</td>
</tr>
<tr>
<td>15.452</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_15_s/COUT</td>
</tr>
<tr>
<td>15.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][A]</td>
<td>cpu0/ADD_16_s/CIN</td>
</tr>
<tr>
<td>15.509</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_16_s/COUT</td>
</tr>
<tr>
<td>15.509</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][B]</td>
<td>cpu0/ADD_17_s/CIN</td>
</tr>
<tr>
<td>15.566</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_17_s/COUT</td>
</tr>
<tr>
<td>15.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][A]</td>
<td>cpu0/ADD_18_s/CIN</td>
</tr>
<tr>
<td>15.623</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_18_s/COUT</td>
</tr>
<tr>
<td>15.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td>cpu0/ADD_19_s/CIN</td>
</tr>
<tr>
<td>15.680</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_19_s/COUT</td>
</tr>
<tr>
<td>15.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][A]</td>
<td>cpu0/ADD_20_s/CIN</td>
</tr>
<tr>
<td>15.737</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_20_s/COUT</td>
</tr>
<tr>
<td>15.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][B]</td>
<td>cpu0/ADD_21_s/CIN</td>
</tr>
<tr>
<td>15.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_21_s/COUT</td>
</tr>
<tr>
<td>15.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][A]</td>
<td>cpu0/ADD_22_s/CIN</td>
</tr>
<tr>
<td>15.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_22_s/COUT</td>
</tr>
<tr>
<td>15.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][B]</td>
<td>cpu0/ADD_23_s/CIN</td>
</tr>
<tr>
<td>15.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_23_s/COUT</td>
</tr>
<tr>
<td>15.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][A]</td>
<td>cpu0/ADD_24_s/CIN</td>
</tr>
<tr>
<td>15.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_24_s/COUT</td>
</tr>
<tr>
<td>15.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][B]</td>
<td>cpu0/ADD_25_s/CIN</td>
</tr>
<tr>
<td>16.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_25_s/COUT</td>
</tr>
<tr>
<td>16.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][A]</td>
<td>cpu0/ADD_26_s/CIN</td>
</tr>
<tr>
<td>16.079</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_26_s/COUT</td>
</tr>
<tr>
<td>16.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][B]</td>
<td>cpu0/ADD_27_s/CIN</td>
</tr>
<tr>
<td>16.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_27_s/COUT</td>
</tr>
<tr>
<td>16.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][A]</td>
<td>cpu0/ADD_28_s/CIN</td>
</tr>
<tr>
<td>16.193</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_28_s/COUT</td>
</tr>
<tr>
<td>16.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][B]</td>
<td>cpu0/ADD_29_s/CIN</td>
</tr>
<tr>
<td>16.250</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_29_s/COUT</td>
</tr>
<tr>
<td>16.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][A]</td>
<td>cpu0/ADD_30_s/CIN</td>
</tr>
<tr>
<td>16.307</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_30_s/COUT</td>
</tr>
<tr>
<td>16.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td>cpu0/ADD_31_s/CIN</td>
</tr>
<tr>
<td>16.870</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_31_s/SUM</td>
</tr>
<tr>
<td>18.814</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>cpu0/n1644_s14/I1</td>
</tr>
<tr>
<td>19.913</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s14/F</td>
</tr>
<tr>
<td>21.202</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>cpu0/n1644_s9/I2</td>
</tr>
<tr>
<td>22.301</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s9/F</td>
</tr>
<tr>
<td>23.446</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td>cpu_rdata_15_s28/I1</td>
</tr>
<tr>
<td>24.545</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s28/F</td>
</tr>
<tr>
<td>25.370</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>cpu_rdata_15_s23/I1</td>
</tr>
<tr>
<td>26.402</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s23/F</td>
</tr>
<tr>
<td>28.197</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu0/write_reg_data_31_s8/I0</td>
</tr>
<tr>
<td>29.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s8/F</td>
</tr>
<tr>
<td>30.766</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>cpu0/write_reg_data_31_s5/I2</td>
</tr>
<tr>
<td>31.798</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s5/F</td>
</tr>
<tr>
<td>31.809</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[0][B]</td>
<td>cpu0/write_reg_data_31_s1/I0</td>
</tr>
<tr>
<td>32.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C10[0][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s1/F</td>
</tr>
<tr>
<td>34.835</td>
<td>1.993</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][B]</td>
<td>cpu0/write_reg_data_24_s0/I0</td>
</tr>
<tr>
<td>35.657</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C20[0][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_24_s0/F</td>
</tr>
<tr>
<td>38.414</td>
<td>2.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s/DI[24]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>cpu0/regfile_regfile_0_0_s/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.065, 41.752%; route: 20.559, 56.977%; tC2Q: 0.458, 1.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.963</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>cpu0/data_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R16C22[1][B]</td>
<td style=" font-weight:bold;">cpu0/data_5_s0/Q</td>
</tr>
<tr>
<td>4.752</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>cpu0/alu_in2_31_s2/I2</td>
</tr>
<tr>
<td>5.784</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_31_s2/F</td>
</tr>
<tr>
<td>7.248</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>cpu0/alu_in2_30_s2/I2</td>
</tr>
<tr>
<td>8.070</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_30_s2/F</td>
</tr>
<tr>
<td>10.024</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td>cpu0/alu_in2_1_s1/I2</td>
</tr>
<tr>
<td>11.056</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s1/F</td>
</tr>
<tr>
<td>11.062</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>cpu0/alu_in2_1_s4/I1</td>
</tr>
<tr>
<td>12.161</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C29[0][A]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s4/F</td>
</tr>
<tr>
<td>14.104</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[0][B]</td>
<td>cpu0/ADD_1_s/I1</td>
</tr>
<tr>
<td>14.654</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_1_s/COUT</td>
</tr>
<tr>
<td>14.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>cpu0/ADD_2_s/CIN</td>
</tr>
<tr>
<td>14.711</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_2_s/COUT</td>
</tr>
<tr>
<td>14.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>cpu0/ADD_3_s/CIN</td>
</tr>
<tr>
<td>14.768</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_3_s/COUT</td>
</tr>
<tr>
<td>14.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>cpu0/ADD_4_s/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_4_s/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td>cpu0/ADD_5_s/CIN</td>
</tr>
<tr>
<td>14.882</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_5_s/COUT</td>
</tr>
<tr>
<td>14.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][A]</td>
<td>cpu0/ADD_6_s/CIN</td>
</tr>
<tr>
<td>14.939</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_6_s/COUT</td>
</tr>
<tr>
<td>14.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>cpu0/ADD_7_s/CIN</td>
</tr>
<tr>
<td>14.996</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_7_s/COUT</td>
</tr>
<tr>
<td>14.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>cpu0/ADD_8_s/CIN</td>
</tr>
<tr>
<td>15.053</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_8_s/COUT</td>
</tr>
<tr>
<td>15.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>cpu0/ADD_9_s/CIN</td>
</tr>
<tr>
<td>15.110</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_9_s/COUT</td>
</tr>
<tr>
<td>15.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][A]</td>
<td>cpu0/ADD_10_s/CIN</td>
</tr>
<tr>
<td>15.167</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_10_s/COUT</td>
</tr>
<tr>
<td>15.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][B]</td>
<td>cpu0/ADD_11_s/CIN</td>
</tr>
<tr>
<td>15.224</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_11_s/COUT</td>
</tr>
<tr>
<td>15.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][A]</td>
<td>cpu0/ADD_12_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_12_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][B]</td>
<td>cpu0/ADD_13_s/CIN</td>
</tr>
<tr>
<td>15.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_13_s/COUT</td>
</tr>
<tr>
<td>15.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td>cpu0/ADD_14_s/CIN</td>
</tr>
<tr>
<td>15.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_14_s/COUT</td>
</tr>
<tr>
<td>15.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td>cpu0/ADD_15_s/CIN</td>
</tr>
<tr>
<td>15.452</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_15_s/COUT</td>
</tr>
<tr>
<td>15.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][A]</td>
<td>cpu0/ADD_16_s/CIN</td>
</tr>
<tr>
<td>15.509</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_16_s/COUT</td>
</tr>
<tr>
<td>15.509</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][B]</td>
<td>cpu0/ADD_17_s/CIN</td>
</tr>
<tr>
<td>15.566</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_17_s/COUT</td>
</tr>
<tr>
<td>15.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][A]</td>
<td>cpu0/ADD_18_s/CIN</td>
</tr>
<tr>
<td>15.623</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_18_s/COUT</td>
</tr>
<tr>
<td>15.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td>cpu0/ADD_19_s/CIN</td>
</tr>
<tr>
<td>15.680</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_19_s/COUT</td>
</tr>
<tr>
<td>15.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][A]</td>
<td>cpu0/ADD_20_s/CIN</td>
</tr>
<tr>
<td>15.737</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_20_s/COUT</td>
</tr>
<tr>
<td>15.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][B]</td>
<td>cpu0/ADD_21_s/CIN</td>
</tr>
<tr>
<td>15.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_21_s/COUT</td>
</tr>
<tr>
<td>15.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][A]</td>
<td>cpu0/ADD_22_s/CIN</td>
</tr>
<tr>
<td>15.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_22_s/COUT</td>
</tr>
<tr>
<td>15.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][B]</td>
<td>cpu0/ADD_23_s/CIN</td>
</tr>
<tr>
<td>15.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_23_s/COUT</td>
</tr>
<tr>
<td>15.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][A]</td>
<td>cpu0/ADD_24_s/CIN</td>
</tr>
<tr>
<td>15.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_24_s/COUT</td>
</tr>
<tr>
<td>15.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][B]</td>
<td>cpu0/ADD_25_s/CIN</td>
</tr>
<tr>
<td>16.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_25_s/COUT</td>
</tr>
<tr>
<td>16.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][A]</td>
<td>cpu0/ADD_26_s/CIN</td>
</tr>
<tr>
<td>16.079</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_26_s/COUT</td>
</tr>
<tr>
<td>16.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][B]</td>
<td>cpu0/ADD_27_s/CIN</td>
</tr>
<tr>
<td>16.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_27_s/COUT</td>
</tr>
<tr>
<td>16.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][A]</td>
<td>cpu0/ADD_28_s/CIN</td>
</tr>
<tr>
<td>16.193</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_28_s/COUT</td>
</tr>
<tr>
<td>16.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][B]</td>
<td>cpu0/ADD_29_s/CIN</td>
</tr>
<tr>
<td>16.250</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_29_s/COUT</td>
</tr>
<tr>
<td>16.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][A]</td>
<td>cpu0/ADD_30_s/CIN</td>
</tr>
<tr>
<td>16.307</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_30_s/COUT</td>
</tr>
<tr>
<td>16.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td>cpu0/ADD_31_s/CIN</td>
</tr>
<tr>
<td>16.870</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_31_s/SUM</td>
</tr>
<tr>
<td>18.814</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>cpu0/n1644_s14/I1</td>
</tr>
<tr>
<td>19.913</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s14/F</td>
</tr>
<tr>
<td>21.202</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>cpu0/n1644_s9/I2</td>
</tr>
<tr>
<td>22.301</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s9/F</td>
</tr>
<tr>
<td>23.446</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td>cpu_rdata_15_s28/I1</td>
</tr>
<tr>
<td>24.545</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s28/F</td>
</tr>
<tr>
<td>25.370</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>cpu_rdata_15_s23/I1</td>
</tr>
<tr>
<td>26.402</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s23/F</td>
</tr>
<tr>
<td>28.197</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu0/write_reg_data_31_s8/I0</td>
</tr>
<tr>
<td>29.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s8/F</td>
</tr>
<tr>
<td>30.766</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>cpu0/write_reg_data_31_s5/I2</td>
</tr>
<tr>
<td>31.798</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s5/F</td>
</tr>
<tr>
<td>31.809</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[1][B]</td>
<td>cpu0/write_reg_data_15_s1/I0</td>
</tr>
<tr>
<td>32.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C10[1][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_15_s1/F</td>
</tr>
<tr>
<td>35.628</td>
<td>2.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][B]</td>
<td>cpu0/write_reg_data_9_s0/I0</td>
</tr>
<tr>
<td>36.254</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C21[3][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_9_s0/F</td>
</tr>
<tr>
<td>38.362</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s0/DI[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>cpu0/regfile_regfile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.869, 41.268%; route: 20.703, 57.460%; tC2Q: 0.458, 1.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>cpu0/data_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R16C22[1][B]</td>
<td style=" font-weight:bold;">cpu0/data_5_s0/Q</td>
</tr>
<tr>
<td>4.752</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>cpu0/alu_in2_31_s2/I2</td>
</tr>
<tr>
<td>5.784</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_31_s2/F</td>
</tr>
<tr>
<td>7.248</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>cpu0/alu_in2_30_s2/I2</td>
</tr>
<tr>
<td>8.070</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_30_s2/F</td>
</tr>
<tr>
<td>10.024</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td>cpu0/alu_in2_1_s1/I2</td>
</tr>
<tr>
<td>11.056</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s1/F</td>
</tr>
<tr>
<td>11.062</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>cpu0/alu_in2_1_s4/I1</td>
</tr>
<tr>
<td>12.161</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C29[0][A]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s4/F</td>
</tr>
<tr>
<td>14.104</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[0][B]</td>
<td>cpu0/ADD_1_s/I1</td>
</tr>
<tr>
<td>14.654</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_1_s/COUT</td>
</tr>
<tr>
<td>14.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>cpu0/ADD_2_s/CIN</td>
</tr>
<tr>
<td>14.711</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_2_s/COUT</td>
</tr>
<tr>
<td>14.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>cpu0/ADD_3_s/CIN</td>
</tr>
<tr>
<td>14.768</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_3_s/COUT</td>
</tr>
<tr>
<td>14.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>cpu0/ADD_4_s/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_4_s/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td>cpu0/ADD_5_s/CIN</td>
</tr>
<tr>
<td>14.882</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_5_s/COUT</td>
</tr>
<tr>
<td>14.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][A]</td>
<td>cpu0/ADD_6_s/CIN</td>
</tr>
<tr>
<td>14.939</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_6_s/COUT</td>
</tr>
<tr>
<td>14.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>cpu0/ADD_7_s/CIN</td>
</tr>
<tr>
<td>14.996</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_7_s/COUT</td>
</tr>
<tr>
<td>14.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>cpu0/ADD_8_s/CIN</td>
</tr>
<tr>
<td>15.053</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_8_s/COUT</td>
</tr>
<tr>
<td>15.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>cpu0/ADD_9_s/CIN</td>
</tr>
<tr>
<td>15.110</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_9_s/COUT</td>
</tr>
<tr>
<td>15.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][A]</td>
<td>cpu0/ADD_10_s/CIN</td>
</tr>
<tr>
<td>15.167</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_10_s/COUT</td>
</tr>
<tr>
<td>15.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][B]</td>
<td>cpu0/ADD_11_s/CIN</td>
</tr>
<tr>
<td>15.224</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_11_s/COUT</td>
</tr>
<tr>
<td>15.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][A]</td>
<td>cpu0/ADD_12_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_12_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][B]</td>
<td>cpu0/ADD_13_s/CIN</td>
</tr>
<tr>
<td>15.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_13_s/COUT</td>
</tr>
<tr>
<td>15.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td>cpu0/ADD_14_s/CIN</td>
</tr>
<tr>
<td>15.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_14_s/COUT</td>
</tr>
<tr>
<td>15.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td>cpu0/ADD_15_s/CIN</td>
</tr>
<tr>
<td>15.452</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_15_s/COUT</td>
</tr>
<tr>
<td>15.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][A]</td>
<td>cpu0/ADD_16_s/CIN</td>
</tr>
<tr>
<td>15.509</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_16_s/COUT</td>
</tr>
<tr>
<td>15.509</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][B]</td>
<td>cpu0/ADD_17_s/CIN</td>
</tr>
<tr>
<td>15.566</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_17_s/COUT</td>
</tr>
<tr>
<td>15.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][A]</td>
<td>cpu0/ADD_18_s/CIN</td>
</tr>
<tr>
<td>15.623</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_18_s/COUT</td>
</tr>
<tr>
<td>15.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td>cpu0/ADD_19_s/CIN</td>
</tr>
<tr>
<td>15.680</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_19_s/COUT</td>
</tr>
<tr>
<td>15.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][A]</td>
<td>cpu0/ADD_20_s/CIN</td>
</tr>
<tr>
<td>15.737</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_20_s/COUT</td>
</tr>
<tr>
<td>15.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][B]</td>
<td>cpu0/ADD_21_s/CIN</td>
</tr>
<tr>
<td>15.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_21_s/COUT</td>
</tr>
<tr>
<td>15.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][A]</td>
<td>cpu0/ADD_22_s/CIN</td>
</tr>
<tr>
<td>15.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_22_s/COUT</td>
</tr>
<tr>
<td>15.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][B]</td>
<td>cpu0/ADD_23_s/CIN</td>
</tr>
<tr>
<td>15.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_23_s/COUT</td>
</tr>
<tr>
<td>15.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][A]</td>
<td>cpu0/ADD_24_s/CIN</td>
</tr>
<tr>
<td>15.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_24_s/COUT</td>
</tr>
<tr>
<td>15.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][B]</td>
<td>cpu0/ADD_25_s/CIN</td>
</tr>
<tr>
<td>16.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_25_s/COUT</td>
</tr>
<tr>
<td>16.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][A]</td>
<td>cpu0/ADD_26_s/CIN</td>
</tr>
<tr>
<td>16.079</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_26_s/COUT</td>
</tr>
<tr>
<td>16.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][B]</td>
<td>cpu0/ADD_27_s/CIN</td>
</tr>
<tr>
<td>16.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_27_s/COUT</td>
</tr>
<tr>
<td>16.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][A]</td>
<td>cpu0/ADD_28_s/CIN</td>
</tr>
<tr>
<td>16.193</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_28_s/COUT</td>
</tr>
<tr>
<td>16.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][B]</td>
<td>cpu0/ADD_29_s/CIN</td>
</tr>
<tr>
<td>16.250</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_29_s/COUT</td>
</tr>
<tr>
<td>16.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][A]</td>
<td>cpu0/ADD_30_s/CIN</td>
</tr>
<tr>
<td>16.307</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_30_s/COUT</td>
</tr>
<tr>
<td>16.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td>cpu0/ADD_31_s/CIN</td>
</tr>
<tr>
<td>16.870</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_31_s/SUM</td>
</tr>
<tr>
<td>18.814</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>cpu0/n1644_s14/I1</td>
</tr>
<tr>
<td>19.913</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s14/F</td>
</tr>
<tr>
<td>21.202</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>cpu0/n1644_s9/I2</td>
</tr>
<tr>
<td>22.301</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s9/F</td>
</tr>
<tr>
<td>23.446</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td>cpu_rdata_15_s28/I1</td>
</tr>
<tr>
<td>24.545</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s28/F</td>
</tr>
<tr>
<td>25.370</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>cpu_rdata_15_s23/I1</td>
</tr>
<tr>
<td>26.402</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s23/F</td>
</tr>
<tr>
<td>28.197</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu0/write_reg_data_31_s8/I0</td>
</tr>
<tr>
<td>29.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s8/F</td>
</tr>
<tr>
<td>30.766</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>cpu0/write_reg_data_31_s5/I2</td>
</tr>
<tr>
<td>31.798</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s5/F</td>
</tr>
<tr>
<td>31.809</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[0][B]</td>
<td>cpu0/write_reg_data_31_s1/I0</td>
</tr>
<tr>
<td>32.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C10[0][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s1/F</td>
</tr>
<tr>
<td>35.138</td>
<td>2.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>cpu0/write_reg_data_22_s0/I0</td>
</tr>
<tr>
<td>35.764</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C21[2][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_22_s0/F</td>
</tr>
<tr>
<td>38.356</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s0/DI[22]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>cpu0/regfile_regfile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.869, 41.275%; route: 20.697, 57.453%; tC2Q: 0.458, 1.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>cpu0/data_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R16C22[1][B]</td>
<td style=" font-weight:bold;">cpu0/data_5_s0/Q</td>
</tr>
<tr>
<td>4.752</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>cpu0/alu_in2_31_s2/I2</td>
</tr>
<tr>
<td>5.784</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_31_s2/F</td>
</tr>
<tr>
<td>7.248</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>cpu0/alu_in2_30_s2/I2</td>
</tr>
<tr>
<td>8.070</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_30_s2/F</td>
</tr>
<tr>
<td>10.024</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td>cpu0/alu_in2_1_s1/I2</td>
</tr>
<tr>
<td>11.056</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s1/F</td>
</tr>
<tr>
<td>11.062</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>cpu0/alu_in2_1_s4/I1</td>
</tr>
<tr>
<td>12.161</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C29[0][A]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s4/F</td>
</tr>
<tr>
<td>14.104</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[0][B]</td>
<td>cpu0/ADD_1_s/I1</td>
</tr>
<tr>
<td>14.654</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_1_s/COUT</td>
</tr>
<tr>
<td>14.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>cpu0/ADD_2_s/CIN</td>
</tr>
<tr>
<td>14.711</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_2_s/COUT</td>
</tr>
<tr>
<td>14.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>cpu0/ADD_3_s/CIN</td>
</tr>
<tr>
<td>14.768</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_3_s/COUT</td>
</tr>
<tr>
<td>14.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>cpu0/ADD_4_s/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_4_s/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td>cpu0/ADD_5_s/CIN</td>
</tr>
<tr>
<td>14.882</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_5_s/COUT</td>
</tr>
<tr>
<td>14.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][A]</td>
<td>cpu0/ADD_6_s/CIN</td>
</tr>
<tr>
<td>14.939</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_6_s/COUT</td>
</tr>
<tr>
<td>14.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>cpu0/ADD_7_s/CIN</td>
</tr>
<tr>
<td>14.996</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_7_s/COUT</td>
</tr>
<tr>
<td>14.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>cpu0/ADD_8_s/CIN</td>
</tr>
<tr>
<td>15.053</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_8_s/COUT</td>
</tr>
<tr>
<td>15.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>cpu0/ADD_9_s/CIN</td>
</tr>
<tr>
<td>15.110</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_9_s/COUT</td>
</tr>
<tr>
<td>15.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][A]</td>
<td>cpu0/ADD_10_s/CIN</td>
</tr>
<tr>
<td>15.167</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_10_s/COUT</td>
</tr>
<tr>
<td>15.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][B]</td>
<td>cpu0/ADD_11_s/CIN</td>
</tr>
<tr>
<td>15.224</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_11_s/COUT</td>
</tr>
<tr>
<td>15.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][A]</td>
<td>cpu0/ADD_12_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_12_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][B]</td>
<td>cpu0/ADD_13_s/CIN</td>
</tr>
<tr>
<td>15.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_13_s/COUT</td>
</tr>
<tr>
<td>15.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td>cpu0/ADD_14_s/CIN</td>
</tr>
<tr>
<td>15.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_14_s/COUT</td>
</tr>
<tr>
<td>15.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td>cpu0/ADD_15_s/CIN</td>
</tr>
<tr>
<td>15.452</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_15_s/COUT</td>
</tr>
<tr>
<td>15.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][A]</td>
<td>cpu0/ADD_16_s/CIN</td>
</tr>
<tr>
<td>15.509</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_16_s/COUT</td>
</tr>
<tr>
<td>15.509</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][B]</td>
<td>cpu0/ADD_17_s/CIN</td>
</tr>
<tr>
<td>15.566</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_17_s/COUT</td>
</tr>
<tr>
<td>15.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][A]</td>
<td>cpu0/ADD_18_s/CIN</td>
</tr>
<tr>
<td>15.623</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_18_s/COUT</td>
</tr>
<tr>
<td>15.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td>cpu0/ADD_19_s/CIN</td>
</tr>
<tr>
<td>15.680</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_19_s/COUT</td>
</tr>
<tr>
<td>15.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][A]</td>
<td>cpu0/ADD_20_s/CIN</td>
</tr>
<tr>
<td>15.737</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_20_s/COUT</td>
</tr>
<tr>
<td>15.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][B]</td>
<td>cpu0/ADD_21_s/CIN</td>
</tr>
<tr>
<td>15.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_21_s/COUT</td>
</tr>
<tr>
<td>15.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][A]</td>
<td>cpu0/ADD_22_s/CIN</td>
</tr>
<tr>
<td>15.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_22_s/COUT</td>
</tr>
<tr>
<td>15.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][B]</td>
<td>cpu0/ADD_23_s/CIN</td>
</tr>
<tr>
<td>15.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_23_s/COUT</td>
</tr>
<tr>
<td>15.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][A]</td>
<td>cpu0/ADD_24_s/CIN</td>
</tr>
<tr>
<td>15.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_24_s/COUT</td>
</tr>
<tr>
<td>15.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][B]</td>
<td>cpu0/ADD_25_s/CIN</td>
</tr>
<tr>
<td>16.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_25_s/COUT</td>
</tr>
<tr>
<td>16.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][A]</td>
<td>cpu0/ADD_26_s/CIN</td>
</tr>
<tr>
<td>16.079</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_26_s/COUT</td>
</tr>
<tr>
<td>16.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][B]</td>
<td>cpu0/ADD_27_s/CIN</td>
</tr>
<tr>
<td>16.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_27_s/COUT</td>
</tr>
<tr>
<td>16.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][A]</td>
<td>cpu0/ADD_28_s/CIN</td>
</tr>
<tr>
<td>16.193</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_28_s/COUT</td>
</tr>
<tr>
<td>16.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][B]</td>
<td>cpu0/ADD_29_s/CIN</td>
</tr>
<tr>
<td>16.250</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_29_s/COUT</td>
</tr>
<tr>
<td>16.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][A]</td>
<td>cpu0/ADD_30_s/CIN</td>
</tr>
<tr>
<td>16.307</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_30_s/COUT</td>
</tr>
<tr>
<td>16.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td>cpu0/ADD_31_s/CIN</td>
</tr>
<tr>
<td>16.870</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_31_s/SUM</td>
</tr>
<tr>
<td>18.814</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>cpu0/n1644_s14/I1</td>
</tr>
<tr>
<td>19.913</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s14/F</td>
</tr>
<tr>
<td>21.202</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>cpu0/n1644_s9/I2</td>
</tr>
<tr>
<td>22.301</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s9/F</td>
</tr>
<tr>
<td>23.446</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td>cpu_rdata_15_s28/I1</td>
</tr>
<tr>
<td>24.545</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s28/F</td>
</tr>
<tr>
<td>24.555</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td>n288_s5/I2</td>
</tr>
<tr>
<td>25.654</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td style=" background: #97FFFF;">n288_s5/F</td>
</tr>
<tr>
<td>25.660</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td>n288_s1/I2</td>
</tr>
<tr>
<td>26.692</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>47</td>
<td>R17C20[2][A]</td>
<td style=" background: #97FFFF;">n288_s1/F</td>
</tr>
<tr>
<td>29.155</td>
<td>2.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][B]</td>
<td>cpu_rdata_15_s24/I0</td>
</tr>
<tr>
<td>29.977</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s24/F</td>
</tr>
<tr>
<td>29.982</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>cpu_rdata_15_s18/I3</td>
</tr>
<tr>
<td>31.081</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C16[0][A]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s18/F</td>
</tr>
<tr>
<td>32.540</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][A]</td>
<td>cpu0/write_reg_data_7_s2/I1</td>
</tr>
<tr>
<td>33.362</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_7_s2/F</td>
</tr>
<tr>
<td>34.183</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[2][B]</td>
<td>cpu0/write_reg_data_7_s0/I1</td>
</tr>
<tr>
<td>35.215</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C11[2][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_7_s0/F</td>
</tr>
<tr>
<td>38.302</td>
<td>3.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>cpu0/regfile_regfile_0_0_s/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.954, 44.354%; route: 19.557, 54.372%; tC2Q: 0.458, 1.274%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.271</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>cpu0/data_5_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R16C22[1][B]</td>
<td style=" font-weight:bold;">cpu0/data_5_s0/Q</td>
</tr>
<tr>
<td>4.752</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>cpu0/alu_in2_31_s2/I2</td>
</tr>
<tr>
<td>5.784</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_31_s2/F</td>
</tr>
<tr>
<td>7.248</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>cpu0/alu_in2_30_s2/I2</td>
</tr>
<tr>
<td>8.070</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_30_s2/F</td>
</tr>
<tr>
<td>10.024</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td>cpu0/alu_in2_1_s1/I2</td>
</tr>
<tr>
<td>11.056</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s1/F</td>
</tr>
<tr>
<td>11.062</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>cpu0/alu_in2_1_s4/I1</td>
</tr>
<tr>
<td>12.161</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C29[0][A]</td>
<td style=" background: #97FFFF;">cpu0/alu_in2_1_s4/F</td>
</tr>
<tr>
<td>14.104</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[0][B]</td>
<td>cpu0/ADD_1_s/I1</td>
</tr>
<tr>
<td>14.654</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_1_s/COUT</td>
</tr>
<tr>
<td>14.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>cpu0/ADD_2_s/CIN</td>
</tr>
<tr>
<td>14.711</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_2_s/COUT</td>
</tr>
<tr>
<td>14.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>cpu0/ADD_3_s/CIN</td>
</tr>
<tr>
<td>14.768</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_3_s/COUT</td>
</tr>
<tr>
<td>14.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>cpu0/ADD_4_s/CIN</td>
</tr>
<tr>
<td>14.825</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_4_s/COUT</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td>cpu0/ADD_5_s/CIN</td>
</tr>
<tr>
<td>14.882</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_5_s/COUT</td>
</tr>
<tr>
<td>14.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][A]</td>
<td>cpu0/ADD_6_s/CIN</td>
</tr>
<tr>
<td>14.939</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_6_s/COUT</td>
</tr>
<tr>
<td>14.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>cpu0/ADD_7_s/CIN</td>
</tr>
<tr>
<td>14.996</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_7_s/COUT</td>
</tr>
<tr>
<td>14.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>cpu0/ADD_8_s/CIN</td>
</tr>
<tr>
<td>15.053</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_8_s/COUT</td>
</tr>
<tr>
<td>15.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>cpu0/ADD_9_s/CIN</td>
</tr>
<tr>
<td>15.110</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_9_s/COUT</td>
</tr>
<tr>
<td>15.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][A]</td>
<td>cpu0/ADD_10_s/CIN</td>
</tr>
<tr>
<td>15.167</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_10_s/COUT</td>
</tr>
<tr>
<td>15.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][B]</td>
<td>cpu0/ADD_11_s/CIN</td>
</tr>
<tr>
<td>15.224</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_11_s/COUT</td>
</tr>
<tr>
<td>15.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][A]</td>
<td>cpu0/ADD_12_s/CIN</td>
</tr>
<tr>
<td>15.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_12_s/COUT</td>
</tr>
<tr>
<td>15.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][B]</td>
<td>cpu0/ADD_13_s/CIN</td>
</tr>
<tr>
<td>15.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_13_s/COUT</td>
</tr>
<tr>
<td>15.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td>cpu0/ADD_14_s/CIN</td>
</tr>
<tr>
<td>15.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_14_s/COUT</td>
</tr>
<tr>
<td>15.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td>cpu0/ADD_15_s/CIN</td>
</tr>
<tr>
<td>15.452</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_15_s/COUT</td>
</tr>
<tr>
<td>15.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][A]</td>
<td>cpu0/ADD_16_s/CIN</td>
</tr>
<tr>
<td>15.509</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_16_s/COUT</td>
</tr>
<tr>
<td>15.509</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][B]</td>
<td>cpu0/ADD_17_s/CIN</td>
</tr>
<tr>
<td>15.566</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_17_s/COUT</td>
</tr>
<tr>
<td>15.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][A]</td>
<td>cpu0/ADD_18_s/CIN</td>
</tr>
<tr>
<td>15.623</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_18_s/COUT</td>
</tr>
<tr>
<td>15.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td>cpu0/ADD_19_s/CIN</td>
</tr>
<tr>
<td>15.680</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_19_s/COUT</td>
</tr>
<tr>
<td>15.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][A]</td>
<td>cpu0/ADD_20_s/CIN</td>
</tr>
<tr>
<td>15.737</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_20_s/COUT</td>
</tr>
<tr>
<td>15.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][B]</td>
<td>cpu0/ADD_21_s/CIN</td>
</tr>
<tr>
<td>15.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_21_s/COUT</td>
</tr>
<tr>
<td>15.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][A]</td>
<td>cpu0/ADD_22_s/CIN</td>
</tr>
<tr>
<td>15.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_22_s/COUT</td>
</tr>
<tr>
<td>15.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][B]</td>
<td>cpu0/ADD_23_s/CIN</td>
</tr>
<tr>
<td>15.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_23_s/COUT</td>
</tr>
<tr>
<td>15.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][A]</td>
<td>cpu0/ADD_24_s/CIN</td>
</tr>
<tr>
<td>15.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_24_s/COUT</td>
</tr>
<tr>
<td>15.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[0][B]</td>
<td>cpu0/ADD_25_s/CIN</td>
</tr>
<tr>
<td>16.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_25_s/COUT</td>
</tr>
<tr>
<td>16.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][A]</td>
<td>cpu0/ADD_26_s/CIN</td>
</tr>
<tr>
<td>16.079</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_26_s/COUT</td>
</tr>
<tr>
<td>16.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[1][B]</td>
<td>cpu0/ADD_27_s/CIN</td>
</tr>
<tr>
<td>16.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_27_s/COUT</td>
</tr>
<tr>
<td>16.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][A]</td>
<td>cpu0/ADD_28_s/CIN</td>
</tr>
<tr>
<td>16.193</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_28_s/COUT</td>
</tr>
<tr>
<td>16.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C40[2][B]</td>
<td>cpu0/ADD_29_s/CIN</td>
</tr>
<tr>
<td>16.250</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_29_s/COUT</td>
</tr>
<tr>
<td>16.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][A]</td>
<td>cpu0/ADD_30_s/CIN</td>
</tr>
<tr>
<td>16.307</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" background: #97FFFF;">cpu0/ADD_30_s/COUT</td>
</tr>
<tr>
<td>16.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td>cpu0/ADD_31_s/CIN</td>
</tr>
<tr>
<td>16.870</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td style=" background: #97FFFF;">cpu0/ADD_31_s/SUM</td>
</tr>
<tr>
<td>18.814</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>cpu0/n1644_s14/I1</td>
</tr>
<tr>
<td>19.913</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s14/F</td>
</tr>
<tr>
<td>21.202</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>cpu0/n1644_s9/I2</td>
</tr>
<tr>
<td>22.301</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n1644_s9/F</td>
</tr>
<tr>
<td>23.446</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td>cpu_rdata_15_s28/I1</td>
</tr>
<tr>
<td>24.545</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s28/F</td>
</tr>
<tr>
<td>25.370</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>cpu_rdata_15_s23/I1</td>
</tr>
<tr>
<td>26.402</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">cpu_rdata_15_s23/F</td>
</tr>
<tr>
<td>28.197</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu0/write_reg_data_31_s8/I0</td>
</tr>
<tr>
<td>29.296</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s8/F</td>
</tr>
<tr>
<td>30.766</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>cpu0/write_reg_data_31_s5/I2</td>
</tr>
<tr>
<td>31.798</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s5/F</td>
</tr>
<tr>
<td>31.809</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[1][B]</td>
<td>cpu0/write_reg_data_15_s1/I0</td>
</tr>
<tr>
<td>32.841</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C10[1][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_15_s1/F</td>
</tr>
<tr>
<td>34.801</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>cpu0/write_reg_data_11_s0/I0</td>
</tr>
<tr>
<td>35.833</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[1][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_11_s0/F</td>
</tr>
<tr>
<td>38.271</td>
<td>2.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>cpu0/regfile_regfile_0_0_s/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.275, 42.503%; route: 20.206, 56.222%; tC2Q: 0.458, 1.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx0/rx0/cycle_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx0/rx0/cycle_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>uart_rx0/rx0/cycle_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C17[1][A]</td>
<td style=" font-weight:bold;">uart_rx0/rx0/cycle_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>uart_rx0/rx0/n181_s2/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" background: #97FFFF;">uart_rx0/rx0/n181_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" font-weight:bold;">uart_rx0/rx0/cycle_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>uart_rx0/rx0/cycle_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>uart_rx0/rx0/cycle_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx0/rx0/cycle_cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx0/rx0/cycle_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>uart_rx0/rx0/cycle_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C19[0][A]</td>
<td style=" font-weight:bold;">uart_rx0/rx0/cycle_cnt_13_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>uart_rx0/rx0/n175_s2/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" background: #97FFFF;">uart_rx0/rx0/n175_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" font-weight:bold;">uart_rx0/rx0/cycle_cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>uart_rx0/rx0/cycle_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>uart_rx0/rx0/cycle_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx0/rx0/cycle_cnt_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx0/rx0/cycle_cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>uart_rx0/rx0/cycle_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C17[0][A]</td>
<td style=" font-weight:bold;">uart_rx0/rx0/cycle_cnt_15_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>uart_rx0/rx0/n173_s2/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td style=" background: #97FFFF;">uart_rx0/rx0/n173_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td style=" font-weight:bold;">uart_rx0/rx0/cycle_cnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>uart_rx0/rx0/cycle_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>uart_rx0/rx0/cycle_cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx0/tx0/cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx0/tx0/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>uart_tx0/tx0/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td style=" font-weight:bold;">uart_tx0/tx0/cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>uart_tx0/tx0/n57_s3/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">uart_tx0/tx0/n57_s3/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" font-weight:bold;">uart_tx0/tx0/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>uart_tx0/tx0/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>uart_tx0/tx0/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx0/tx0/cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx0/tx0/cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>uart_tx0/tx0/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C16[0][A]</td>
<td style=" font-weight:bold;">uart_tx0/tx0/cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>uart_tx0/tx0/n21_s4/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">uart_tx0/tx0/n21_s4/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" font-weight:bold;">uart_tx0/tx0/cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>uart_tx0/tx0/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>uart_tx0/tx0/cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx0/tx0/cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx0/tx0/cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>uart_tx0/tx0/cnt_9_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C18[0][A]</td>
<td style=" font-weight:bold;">uart_tx0/tx0/cnt_9_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>uart_tx0/tx0/n51_s3/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" background: #97FFFF;">uart_tx0/tx0/n51_s3/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" font-weight:bold;">uart_tx0/tx0/cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>uart_tx0/tx0/cnt_9_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>uart_tx0/tx0/cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx0/tx0/cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx0/tx0/cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[1][A]</td>
<td>uart_tx0/tx0/cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C18[1][A]</td>
<td style=" font-weight:bold;">uart_tx0/tx0/cnt_10_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[1][A]</td>
<td>uart_tx0/tx0/n19_s4/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C18[1][A]</td>
<td style=" background: #97FFFF;">uart_tx0/tx0/n19_s4/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[1][A]</td>
<td style=" font-weight:bold;">uart_tx0/tx0/cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[1][A]</td>
<td>uart_tx0/tx0/cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C18[1][A]</td>
<td>uart_tx0/tx0/cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx0/uart_control_0_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx0/uart_control_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td>uart_tx0/uart_control_0_s5/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C19[0][A]</td>
<td style=" font-weight:bold;">uart_tx0/uart_control_0_s5/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td>uart_tx0/n84_s3/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td style=" background: #97FFFF;">uart_tx0/n84_s3/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td style=" font-weight:bold;">uart_tx0/uart_control_0_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td>uart_tx0/uart_control_0_s5/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C19[0][A]</td>
<td>uart_tx0/uart_control_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx0/uart_data_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx0/uart_data_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[1][A]</td>
<td>uart_tx0/uart_data_0_s3/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C19[1][A]</td>
<td style=" font-weight:bold;">uart_tx0/uart_data_0_s3/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[1][A]</td>
<td>uart_tx0/n52_s3/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C19[1][A]</td>
<td style=" background: #97FFFF;">uart_tx0/n52_s3/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[1][A]</td>
<td style=" font-weight:bold;">uart_tx0/uart_data_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[1][A]</td>
<td>uart_tx0/uart_data_0_s3/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C19[1][A]</td>
<td>uart_tx0/uart_data_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx0/uart_data_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx0/uart_data_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>uart_tx0/uart_data_2_s3/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C19[0][A]</td>
<td style=" font-weight:bold;">uart_tx0/uart_data_2_s3/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>uart_tx0/n50_s3/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">uart_tx0/n50_s3/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td style=" font-weight:bold;">uart_tx0/uart_data_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>uart_tx0/uart_data_2_s3/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>uart_tx0/uart_data_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx0/uart_data_4_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx0/uart_data_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>uart_tx0/uart_data_4_s3/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C19[1][A]</td>
<td style=" font-weight:bold;">uart_tx0/uart_data_4_s3/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>uart_tx0/n48_s3/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td style=" background: #97FFFF;">uart_tx0/n48_s3/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td style=" font-weight:bold;">uart_tx0/uart_data_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>uart_tx0/uart_data_4_s3/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>uart_tx0/uart_data_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx0/rx0/bit_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx0/rx0/bit_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>uart_rx0/rx0/bit_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R14C18[1][A]</td>
<td style=" font-weight:bold;">uart_rx0/rx0/bit_cnt_1_s1/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>uart_rx0/rx0/n126_s1/I1</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">uart_rx0/rx0/n126_s1/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td style=" font-weight:bold;">uart_rx0/rx0/bit_cnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>uart_rx0/rx0/bit_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>uart_rx0/rx0/bit_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx0/rx0/bit_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx0/rx0/bit_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>uart_rx0/rx0/bit_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R14C18[0][A]</td>
<td style=" font-weight:bold;">uart_rx0/rx0/bit_cnt_2_s1/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>uart_rx0/rx0/n125_s1/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">uart_rx0/rx0/n125_s1/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" font-weight:bold;">uart_rx0/rx0/bit_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>uart_rx0/rx0/bit_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>uart_rx0/rx0/bit_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx0/rx0/cycle_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx0/rx0/cycle_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>uart_rx0/rx0/cycle_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">uart_rx0/rx0/cycle_cnt_9_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>uart_rx0/rx0/n179_s2/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" background: #97FFFF;">uart_rx0/rx0/n179_s2/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">uart_rx0/rx0/cycle_cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>uart_rx0/rx0/cycle_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>uart_rx0/rx0/cycle_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx0/tx0/cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx0/tx0/cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>uart_tx0/tx0/cnt_12_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R16C18[1][A]</td>
<td style=" font-weight:bold;">uart_tx0/tx0/cnt_12_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>uart_tx0/tx0/n17_s3/I3</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td style=" background: #97FFFF;">uart_tx0/tx0/n17_s3/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td style=" font-weight:bold;">uart_tx0/tx0/cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>uart_tx0/tx0/cnt_12_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>uart_tx0/tx0/cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx0/tx0/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx0/tx0/cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td>uart_tx0/tx0/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C18[1][A]</td>
<td style=" font-weight:bold;">uart_tx0/tx0/cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td>uart_tx0/tx0/n29_s5/I0</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td style=" background: #97FFFF;">uart_tx0/tx0/n29_s5/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td style=" font-weight:bold;">uart_tx0/tx0/cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[1][A]</td>
<td>uart_tx0/tx0/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C18[1][A]</td>
<td>uart_tx0/tx0/cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx0/tx0/cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx0/tx0/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>uart_tx0/tx0/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C17[0][A]</td>
<td style=" font-weight:bold;">uart_tx0/tx0/cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>uart_tx0/tx0/n53_s3/I0</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" background: #97FFFF;">uart_tx0/tx0/n53_s3/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" font-weight:bold;">uart_tx0/tx0/cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>uart_tx0/tx0/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>uart_tx0/tx0/cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx0/rx0/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx0/rx0/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td>uart_rx0/rx0/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R12C19[0][A]</td>
<td style=" font-weight:bold;">uart_rx0/rx0/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.915</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td>uart_rx0/rx0/n188_s3/I0</td>
</tr>
<tr>
<td>2.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td style=" background: #97FFFF;">uart_rx0/rx0/n188_s3/F</td>
</tr>
<tr>
<td>2.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td style=" font-weight:bold;">uart_rx0/rx0/cycle_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td>uart_rx0/rx0/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C19[0][A]</td>
<td>uart_rx0/rx0/cycle_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx0/rx0/cycle_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx0/rx0/cycle_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>uart_rx0/rx0/cycle_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C19[2][A]</td>
<td style=" font-weight:bold;">uart_rx0/rx0/cycle_cnt_5_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>uart_rx0/rx0/n183_s2/I0</td>
</tr>
<tr>
<td>2.468</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">uart_rx0/rx0/n183_s2/F</td>
</tr>
<tr>
<td>2.468</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td style=" font-weight:bold;">uart_rx0/rx0/cycle_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>uart_rx0/rx0/cycle_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>uart_rx0/rx0/cycle_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.353%; route: 0.002, 0.265%; tC2Q: 0.333, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx0/rx0/cycle_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx0/rx0/cycle_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>uart_rx0/rx0/cycle_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">uart_rx0/rx0/cycle_cnt_10_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>uart_rx0/rx0/n178_s2/I1</td>
</tr>
<tr>
<td>2.468</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" background: #97FFFF;">uart_rx0/rx0/n178_s2/F</td>
</tr>
<tr>
<td>2.468</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" font-weight:bold;">uart_rx0/rx0/cycle_cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>uart_rx0/rx0/cycle_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>uart_rx0/rx0/cycle_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.353%; route: 0.002, 0.265%; tC2Q: 0.333, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx0/rx0/cycle_cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx0/rx0/cycle_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>uart_rx0/rx0/cycle_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C17[2][A]</td>
<td style=" font-weight:bold;">uart_rx0/rx0/cycle_cnt_14_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>uart_rx0/rx0/n174_s2/I2</td>
</tr>
<tr>
<td>2.468</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">uart_rx0/rx0/n174_s2/F</td>
</tr>
<tr>
<td>2.468</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td style=" font-weight:bold;">uart_rx0/rx0/cycle_cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>uart_rx0/rx0/cycle_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>uart_rx0/rx0/cycle_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.353%; route: 0.002, 0.265%; tC2Q: 0.333, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx0/uart_control_0_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx0/uart_control_0_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[2][A]</td>
<td>uart_rx0/uart_control_0_s7/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C14[2][A]</td>
<td style=" font-weight:bold;">uart_rx0/uart_control_0_s7/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[2][A]</td>
<td>uart_rx0/n46_s3/I1</td>
</tr>
<tr>
<td>2.468</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C14[2][A]</td>
<td style=" background: #97FFFF;">uart_rx0/n46_s3/F</td>
</tr>
<tr>
<td>2.468</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[2][A]</td>
<td style=" font-weight:bold;">uart_rx0/uart_control_0_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[2][A]</td>
<td>uart_rx0/uart_control_0_s7/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C14[2][A]</td>
<td>uart_rx0/uart_control_0_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.353%; route: 0.002, 0.265%; tC2Q: 0.333, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx0/tx0/cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx0/tx0/cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td>uart_tx0/tx0/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C17[2][A]</td>
<td style=" font-weight:bold;">uart_tx0/tx0/cnt_5_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td>uart_tx0/tx0/n55_s1/I2</td>
</tr>
<tr>
<td>2.468</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">uart_tx0/tx0/n55_s1/F</td>
</tr>
<tr>
<td>2.468</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" font-weight:bold;">uart_tx0/tx0/cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td>uart_tx0/tx0/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C17[2][A]</td>
<td>uart_tx0/tx0/cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.353%; route: 0.002, 0.265%; tC2Q: 0.333, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx0/rx0/cycle_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx0/rx0/cycle_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[2][A]</td>
<td>uart_rx0/rx0/cycle_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C19[2][A]</td>
<td style=" font-weight:bold;">uart_rx0/rx0/cycle_cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[2][A]</td>
<td>uart_rx0/rx0/n187_s2/I2</td>
</tr>
<tr>
<td>2.469</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C19[2][A]</td>
<td style=" background: #97FFFF;">uart_rx0/rx0/n187_s2/F</td>
</tr>
<tr>
<td>2.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[2][A]</td>
<td style=" font-weight:bold;">uart_rx0/rx0/cycle_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[2][A]</td>
<td>uart_rx0/rx0/cycle_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C19[2][A]</td>
<td>uart_rx0/rx0/cycle_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx0/rx0/cycle_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx0/rx0/cycle_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td>uart_rx0/rx0/cycle_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C18[2][A]</td>
<td style=" font-weight:bold;">uart_rx0/rx0/cycle_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td>uart_rx0/rx0/n185_s2/I2</td>
</tr>
<tr>
<td>2.469</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td style=" background: #97FFFF;">uart_rx0/rx0/n185_s2/F</td>
</tr>
<tr>
<td>2.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td style=" font-weight:bold;">uart_rx0/rx0/cycle_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td>uart_rx0/rx0/cycle_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C18[2][A]</td>
<td>uart_rx0/rx0/cycle_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_osc</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cpu0/addr_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cpu0/addr_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cpu0/addr_30_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_osc</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cpu0/addr_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cpu0/addr_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cpu0/addr_28_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_osc</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cpu0/addr_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cpu0/addr_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cpu0/addr_24_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_osc</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cpu0/addr_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cpu0/addr_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cpu0/addr_16_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_osc</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cpu0/addr_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cpu0/addr_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cpu0/addr_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_osc</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cpu0/state_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cpu0/state_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cpu0/state_2_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_osc</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uart_rx0/rx0/rx_data_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uart_rx0/rx0/rx_data_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uart_rx0/rx0/rx_data_4_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_osc</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uart_rx0/rx0/rx_data_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uart_rx0/rx0/rx_data_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uart_rx0/rx0/rx_data_5_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_osc</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cpu0/addr_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cpu0/addr_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cpu0/addr_31_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_osc</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uart_rx0/rx0/rx_data_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uart_rx0/rx0/rx_data_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uart_rx0/rx0/rx_data_6_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>174</td>
<td>clk_d</td>
<td>0.014</td>
<td>0.262</td>
</tr>
<tr>
<td>89</td>
<td>addr_Z_11_48</td>
<td>2.989</td>
<td>4.774</td>
</tr>
<tr>
<td>80</td>
<td>cpu0/addr_1_8</td>
<td>6.567</td>
<td>3.777</td>
</tr>
<tr>
<td>70</td>
<td>data[5]</td>
<td>0.014</td>
<td>3.593</td>
</tr>
<tr>
<td>69</td>
<td>shift_data_2[1]</td>
<td>2.177</td>
<td>2.818</td>
</tr>
<tr>
<td>63</td>
<td>data[13]</td>
<td>3.276</td>
<td>5.712</td>
</tr>
<tr>
<td>62</td>
<td>cpu0/shift_data_2_0[0]</td>
<td>1.452</td>
<td>2.503</td>
</tr>
<tr>
<td>61</td>
<td>write_reg_data_7_6</td>
<td>2.621</td>
<td>4.104</td>
</tr>
<tr>
<td>61</td>
<td>addr_Z_11_46</td>
<td>5.312</td>
<td>5.414</td>
</tr>
<tr>
<td>55</td>
<td>cpu0/data_0[3]</td>
<td>0.282</td>
<td>3.613</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C29</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C34</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C26</td>
<td>100.00%</td>
</tr>
<tr>
<td>R25C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R25C7</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_osc -period 37.037 -waveform {0 18.518} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
