#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Mon Nov 10 01:01:22 2025
# Process ID         : 13208
# Current directory  : D:/Github/repositories/rv32i-uvm/vivado_run
# Command line       : vivado.exe -mode batch -source ../run/run.tcl
# Log file           : D:/Github/repositories/rv32i-uvm/vivado_run/vivado.log
# Journal file       : D:/Github/repositories/rv32i-uvm/vivado_run\vivado.jou
# Running On         : DESKTOP-JFVD931
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : 11th Gen Intel(R) Core(TM) i5-1135G7 @ 2.40GHz
# CPU Frequency      : 2419 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 8241 MB
# Swap memory        : 8053 MB
# Total Virtual      : 16294 MB
# Available Virtual  : 3252 MB
#-----------------------------------------------------------
source ../run/run.tcl
# set script_dir [file dirname [info script]]
# set proj_dir [file join [pwd] "riscv_uvm_proj"]
# if {![file exists $proj_dir]} {
#     file mkdir $proj_dir
# }
# create_project riscv_uvm $proj_dir -part xc7a200tfbg676-2
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 494.906 ; gain = 211.699
# add_files -norecurse [file join $script_dir ../src/rv32i.v]
# update_compile_order -fileset sources_1
# set_property SOURCE_SET sources_1 [get_filesets sim_1]
# add_files -fileset sim_1 -norecurse [file join $script_dir ../tb/test_46.mem]
# add_files -fileset sim_1 -norecurse [file join $script_dir ../tb/instruction.mem]
# add_files -fileset sim_1 -norecurse [file join $script_dir ../tb/test_rv32i.v]
# update_compile_order -fileset sim_1
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_risc_rv32i'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/repositories/rv32i-uvm/vivado_run/riscv_uvm_proj/riscv_uvm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_risc_rv32i' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Github/repositories/rv32i-uvm/vivado_run/riscv_uvm_proj/riscv_uvm.sim/sim_1/behav/xsim/test_46.mem'
INFO: [SIM-utils-43] Exported 'D:/Github/repositories/rv32i-uvm/vivado_run/riscv_uvm_proj/riscv_uvm.sim/sim_1/behav/xsim/instruction.mem'
INFO: [SIM-utils-43] Exported 'D:/Github/repositories/rv32i-uvm/vivado_run/riscv_uvm_proj/riscv_uvm.sim/sim_1/behav/xsim/test_46.mem'
INFO: [SIM-utils-43] Exported 'D:/Github/repositories/rv32i-uvm/vivado_run/riscv_uvm_proj/riscv_uvm.sim/sim_1/behav/xsim/instruction.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/repositories/rv32i-uvm/vivado_run/riscv_uvm_proj/riscv_uvm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_risc_rv32i_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/repositories/rv32i-uvm/src/rv32i.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_rv32i
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/repositories/rv32i-uvm/tb/test_rv32i.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_risc_rv32i
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/repositories/rv32i-uvm/vivado_run/riscv_uvm_proj/riscv_uvm.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/repositories/rv32i-uvm/vivado_run/riscv_uvm_proj/riscv_uvm.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_risc_rv32i_behav xil_defaultlib.tb_risc_rv32i xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_risc_rv32i_behav xil_defaultlib.tb_risc_rv32i xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.risc_rv32i
Compiling module xil_defaultlib.tb_risc_rv32i
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_risc_rv32i_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/repositories/rv32i-uvm/vivado_run/riscv_uvm_proj/riscv_uvm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_risc_rv32i_behav -key {Behavioral:sim_1:Functional:tb_risc_rv32i} -tclbatch {tb_risc_rv32i.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_risc_rv32i.tcl
## set curr_wave [current_wave_config]
## if { [string length $curr_wave] == 0 } {
##   if { [llength [get_objects]] > 0} {
##     add_wave /
##     set_property needs_save false [current_wave_config]
##   } else {
##      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
##   }
## }
## run 1000ns
Index 0: 00100093
Index 1: 00200113
Index 2: 00300193
Index 3: 00400213
WARNING: File/Multi-channel descriptor (-20000) passed to $fclose is not valid. Please compile the design with -debug for source location information.
WARNING: File/Multi-channel descriptor (-20000) passed to $fclose is not valid. Please compile the design with -debug for source location information.
WARNING: File/Multi-channel descriptor (-20000) passed to $fclose is not valid. Please compile the design with -debug for source location information.
$finish called at time : 800 ns : File "D:/Github/repositories/rv32i-uvm/tb/test_rv32i.v" Line 266
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_risc_rv32i_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 516.691 ; gain = 21.785
INFO: [Common 17-206] Exiting Vivado at Mon Nov 10 01:01:41 2025...
