<?xml version="1.0"?>
<!-- created by Custom Designer build#  ,on -->
<file-format version="1.0" name="synopsysPrefs">
        <preferences>
                <pref value="true" name="xtLVSCalibreUseSVRFTranscript"/>
                <pref value="false" name="xtLVSLaunchDebugger"/>
                <pref value="ripple_carry_adder_4bit" name="xtLVSLayCell"/>
                <pref value="/home/cemaj/tarora/eecs168/pvjob_mylibrary.ripple_carry_adder_4bit.icv.lvs/ripple_carry_adder_4bit.net" name="xtLVSLayInputNetlist"/>
                <pref value="mylibrary/ripple_carry_adder_4bit/layout" name="xtLVSLayLCV"/>
                <pref value="/home/cemaj/tarora/eecs168/pvjob_mylibrary.ripple_carry_adder_4bit.icv.lvs/ripple_carry_adder_4bit.cdesigner.gds" name="xtLVSLayStreamFile"/>
                <pref value="ripple_carry_adder_4bit" name="xtLVSSchCell"/>
                <pref value="/home/cemaj/tarora/eecs168/pvjob_mylibrary.ripple_carry_adder_4bit.icv.lvs/ripple_carry_adder_4bit.cdesigner.sp" name="xtLVSSchInputNetlist"/>
                <pref value="CDL" name="xtLVSSchInputNetlistFormat"/>
                <pref value="mylibrary/ripple_carry_adder_4bit/schematic" name="xtLVSSchLCV"/>
                <pref value="/home/cemaj/tarora/eecs168/pvjob_mylibrary.ripple_carry_adder_4bit.icv.lvs/ripple_carry_adder_4bit.cdesigner.sp" name="xtLVSSchOutputNetlist"/>
                <pref value="IC Validator" name="xtLVSTool"/>
                <pref value="true" name="xtLVSViewOutput"/>
        </preferences>
</file-format>
