OpenROAD v2.0-19576-gec1bf1a13 
Features included (+) or not (-): +GPU +GUI +Python : None
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 6 thread(s).
source /OpenROAD-flow-scripts/flow/platforms/asap7/setRC.tcl
source /OpenROAD-flow-scripts/flow/platforms/asap7/fastroute.tcl
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       14
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   ibex_core
Die area:                 ( 0 0 ) ( 79538 79538 )
Number of track patterns: 32
Number of DEF vias:       0
Number of components:     21563
Number of terminals:      264
Number of snets:          2
Number of nets:           21264

[INFO DRT-0167] List of default vias:
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 338.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 347443.
[INFO DRT-0033] V1 shape region query size = 628179.
[INFO DRT-0033] M2 shape region query size = 20201.
[INFO DRT-0033] V2 shape region query size = 11760.
[INFO DRT-0033] M3 shape region query size = 11760.
[INFO DRT-0033] V3 shape region query size = 7840.
[INFO DRT-0033] M4 shape region query size = 7901.
[INFO DRT-0033] V4 shape region query size = 7840.
[INFO DRT-0033] M5 shape region query size = 4543.
[INFO DRT-0033] V5 shape region query size = 784.
[INFO DRT-0033] M6 shape region query size = 420.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1953 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 338 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 12622 groups.
#scanned instances     = 21563
#unique  instances     = 338
#stdCellGenAp          = 10698
#stdCellValidPlanarAp  = 136
#stdCellValidViaAp     = 8789
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 69151
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:26:56, elapsed time = 00:09:03, memory = 324.46 (MB), peak = 332.99 (MB)
global_route -congestion_report_file ./reports/asap7/ibex/base/congestion.rpt -congestion_iterations 30 -congestion_report_iter_step 5 -verbose
[INFO GRT-0020] Min routing layer: M2
[INFO GRT-0021] Max routing layer: M7
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer M1      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M2      Track-Pitch = 0.0390  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M3      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M4      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M5      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M6      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0088] Layer M7      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0003] Macros: 0
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0004] Blockages: 10770
[INFO GRT-0019] Found 58 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 95

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
M1         Vertical            0             0          0.00%
M2         Horizontal     281505        142179          49.49%
M3         Vertical       324723        226734          30.18%
M4         Horizontal     238140        168054          29.43%
M5         Vertical       238140        162202          31.89%
M6         Horizontal     173166        114246          34.03%
M7         Vertical       173166        128918          25.55%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 134015
[INFO GRT-0198] Via related Steiner nodes: 5339
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 178795
[INFO GRT-0112] Final usage 3D: 740036

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
M1                   0             0            0.00%             0 /  0 /  0
M2              142179         56876           40.00%             0 /  0 /  0
M3              226734         83204           36.70%             0 /  0 /  0
M4              168054         39231           23.34%             0 /  0 /  0
M5              162202         20021           12.34%             0 /  0 /  0
M6              114246          3857            3.38%             0 /  0 /  0
M7              128918           462            0.36%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total           942333        203651           21.61%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 145151 um
[INFO GRT-0014] Routed nets: 21208
Took 16 seconds: global_route -congestion_report_file ./reports/asap7/ibex/base/congestion.rpt -congestion_iterations 30 -congestion_report_iter_step 5 -verbose
Perform buffer insertion and gate resizing...
repair_design -verbose
[INFO RSZ-0058] Using max wire length 162um.
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------------------
        0 |     +0.0% |       0 |       0 |             0 |     21290
     1000 |     +0.0% |       0 |       0 |             0 |     20290
     2000 |     +0.0% |       0 |       0 |             0 |     19290
     3000 |     +0.0% |       0 |       0 |             0 |     18290
     4000 |     +0.0% |       0 |       0 |             0 |     17290
     5000 |     +0.0% |       0 |       0 |             0 |     16290
     6000 |     +0.0% |       0 |       0 |             0 |     15290
     7000 |     +0.0% |       0 |       0 |             0 |     14290
     8000 |     +0.0% |       0 |       0 |             0 |     13290
     9000 |     +0.0% |       0 |       0 |             0 |     12290
    10000 |     +0.0% |       0 |       0 |             0 |     11290
    11000 |     +0.0% |       0 |       0 |             0 |     10290
    12000 |     +0.0% |       0 |       0 |             0 |      9290
    13000 |     +0.0% |       0 |       0 |             0 |      8290
    14000 |     +0.0% |       0 |       0 |             0 |      7290
    15000 |     +0.0% |       0 |       0 |             0 |      6290
    16000 |     +0.0% |       0 |       0 |             0 |      5290
    17000 |     +0.0% |       0 |       0 |             0 |      4290
    18000 |     +0.0% |       0 |       0 |             0 |      3290
    19000 |     +0.0% |       0 |       0 |             0 |      2290
    20000 |     +0.0% |       0 |       0 |             0 |      1290
    21000 |     +0.0% |       0 |       0 |             0 |       290
    final |     +0.0% |       0 |       0 |             0 |         0
---------------------------------------------------------------------
Took 15 seconds: repair_design -verbose
global_route -start_incremental
detailed_placement
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL           93483.9 u
legalized HPWL          93483.9 u
delta HPWL                    0 %

global_route -end_incremental -congestion_report_file ./reports/asap7/ibex/base/congestion_post_repair_design.rpt
Repair setup and hold violations...
repair_timing -verbose -setup_margin 0 -hold_margin 0 -repair_tns 100
[INFO RSZ-0094] Found 109 endpoints with setup violations.
[INFO RSZ-0099] Repairing 109 out of 109 (100.00%) violating endpoints...
   Iter   | Removed | Resized | Inserted | Cloned |  Pin  |   Area   |    WNS   |   TNS      |  Viol  | Worst
          | Buffers |  Gates  | Buffers  |  Gates | Swaps |          |          |            | Endpts | Endpt
--------------------------------------------------------------------------------------------------------------
        0 |       0 |       0 |        0 |      0 |     0 |    +0.0% |  -32.037 |    -1984.9 |    109 | gen_regfile_ff.register_file_i.rf_reg\[1023\]$_DFFE_PN0P_/D
       10 |       0 |       0 |        5 |      0 |     7 |    +0.0% |  -17.436 |     -767.3 |    109 | gen_regfile_ff.register_file_i.rf_reg\[1023\]$_DFFE_PN0P_/D
       20 |       0 |       0 |       13 |      0 |    14 |    +0.0% |  -12.247 |     -403.1 |    109 | instr_addr_o[28]
       30 |       0 |       1 |       20 |      0 |    20 |    +0.0% |  -11.485 |     -388.7 |    109 | gen_regfile_ff.register_file_i.rf_reg\[1023\]$_DFFE_PN0P_/D
       40 |       1 |       3 |       25 |      0 |    25 |    +0.1% |   -8.891 |     -119.9 |    109 | instr_addr_o[28]
       50 |       1 |       5 |       25 |      2 |    31 |    +0.1% |   -4.847 |      -51.3 |    109 | gen_regfile_ff.register_file_i.rf_reg\[1023\]$_DFFE_PN0P_/D
       60 |       1 |       8 |       25 |      2 |    38 |    +0.1% |  -15.839 |     -724.0 |    109 | gen_regfile_ff.register_file_i.rf_reg\[95\]$_DFFE_PN0P_/D
       70 |       1 |      17 |       25 |      3 |    38 |    +0.1% |  -14.295 |     -683.7 |    109 | gen_regfile_ff.register_file_i.rf_reg\[95\]$_DFFE_PN0P_/D
       80 |       4 |      21 |       25 |      5 |    39 |    +0.1% |   -3.129 |       -6.5 |    109 | instr_addr_o[28]
       87 |       4 |      22 |       26 |      5 |    39 |    +0.1% |   -2.670 |       -6.4 |    108 | instr_addr_o[28]
       90 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |    107 | instr_addr_o[28]
       90 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |    106 | instr_addr_o[28]
       91 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |    105 | instr_addr_o[28]
       92 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |    104 | instr_addr_o[28]
       93 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |    103 | instr_addr_o[28]
       94 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |    102 | instr_addr_o[28]
       95 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |    101 | instr_addr_o[28]
       96 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |    100 | instr_addr_o[28]
       97 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     99 | instr_addr_o[28]
       98 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     98 | instr_addr_o[28]
       99 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     97 | instr_addr_o[28]
      100 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     97 | instr_addr_o[28]
      100 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     96 | instr_addr_o[28]
      101 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     95 | instr_addr_o[28]
      102 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     94 | instr_addr_o[28]
      103 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     93 | instr_addr_o[28]
      104 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     92 | instr_addr_o[28]
      105 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     91 | instr_addr_o[28]
      106 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     90 | instr_addr_o[28]
      107 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     89 | instr_addr_o[28]
      108 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     88 | instr_addr_o[28]
      109 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     87 | instr_addr_o[28]
      110 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     87 | instr_addr_o[28]
      110 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     86 | instr_addr_o[28]
      111 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     85 | instr_addr_o[28]
      112 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     84 | instr_addr_o[28]
      113 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     83 | instr_addr_o[28]
      114 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     82 | instr_addr_o[28]
      115 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     81 | instr_addr_o[28]
      116 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     80 | instr_addr_o[28]
      117 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     79 | instr_addr_o[28]
      118 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     78 | instr_addr_o[28]
      119 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     77 | instr_addr_o[28]
      120 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     77 | instr_addr_o[28]
      120 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     76 | instr_addr_o[28]
      121 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     75 | instr_addr_o[28]
      122 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     74 | instr_addr_o[28]
      123 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     73 | instr_addr_o[28]
      124 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     72 | instr_addr_o[28]
      125 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     71 | instr_addr_o[28]
      126 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     70 | instr_addr_o[28]
      127 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     69 | instr_addr_o[28]
      128 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     68 | instr_addr_o[28]
      129 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     67 | instr_addr_o[28]
      130 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     67 | instr_addr_o[28]
      130 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     66 | instr_addr_o[28]
      131 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     65 | instr_addr_o[28]
      132 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     64 | instr_addr_o[28]
      133 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     63 | instr_addr_o[28]
      134 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     62 | instr_addr_o[28]
      135 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     61 | instr_addr_o[28]
      136 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     60 | instr_addr_o[28]
      137 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     59 | instr_addr_o[28]
      138 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     58 | instr_addr_o[28]
      139 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     57 | instr_addr_o[28]
      140 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     57 | instr_addr_o[28]
      140 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     56 | instr_addr_o[28]
      141 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     55 | instr_addr_o[28]
      142 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     54 | instr_addr_o[28]
      143 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     53 | instr_addr_o[28]
      144 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     52 | instr_addr_o[28]
      145 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     51 | instr_addr_o[28]
      146 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     50 | instr_addr_o[28]
      147 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     49 | instr_addr_o[28]
      148 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     48 | instr_addr_o[28]
      149 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     47 | instr_addr_o[28]
      150 |       4 |      22 |       28 |      6 |    39 |    +0.1% |   -2.670 |       -6.1 |     47 | instr_addr_o[28]
      158 |       4 |      22 |       29 |      6 |    39 |    +0.1% |   -7.072 |      -11.9 |     46 | instr_addr_o[28]
      159 |       4 |      22 |       29 |      6 |    39 |    +0.1% |   -7.072 |      -11.9 |     45 | instr_addr_o[28]
      160 |       4 |      22 |       29 |      6 |    39 |    +0.1% |   -7.072 |      -11.9 |     45 | instr_addr_o[28]
      160 |       4 |      22 |       29 |      6 |    39 |    +0.1% |   -7.072 |      -11.9 |     44 | instr_addr_o[28]
      161 |       4 |      22 |       29 |      6 |    39 |    +0.1% |   -7.072 |      -11.9 |     43 | instr_addr_o[28]
      162 |       4 |      22 |       29 |      6 |    39 |    +0.1% |   -7.072 |      -11.9 |     42 | instr_addr_o[28]
      163 |       4 |      22 |       29 |      6 |    39 |    +0.1% |   -7.072 |      -11.9 |     41 | instr_addr_o[28]
      164 |       4 |      22 |       29 |      6 |    39 |    +0.1% |   -7.072 |      -11.9 |     40 | instr_addr_o[28]
      165 |       4 |      22 |       29 |      6 |    39 |    +0.1% |   -7.072 |      -11.9 |     39 | instr_addr_o[28]
      166 |       4 |      22 |       29 |      6 |    39 |    +0.1% |   -7.072 |      -11.9 |     38 | instr_addr_o[28]
      167 |       4 |      22 |       29 |      6 |    39 |    +0.1% |   -7.072 |      -11.9 |     37 | instr_addr_o[28]
      168 |       4 |      22 |       29 |      6 |    39 |    +0.1% |   -7.072 |      -11.9 |     36 | instr_addr_o[28]
      169 |       4 |      22 |       29 |      6 |    39 |    +0.1% |   -7.072 |      -11.9 |     35 | instr_addr_o[28]
      170 |       4 |      22 |       29 |      6 |    39 |    +0.1% |   -7.072 |      -11.9 |     35 | instr_addr_o[28]
      170 |       4 |      22 |       29 |      6 |    39 |    +0.1% |   -7.072 |      -11.9 |     34 | instr_addr_o[28]
      171 |       4 |      22 |       29 |      6 |    39 |    +0.1% |   -7.072 |      -11.9 |     33 | instr_addr_o[28]
      172 |       4 |      22 |       29 |      6 |    39 |    +0.1% |   -7.072 |      -11.9 |     32 | instr_addr_o[28]
      173 |       4 |      22 |       29 |      6 |    39 |    +0.1% |   -7.072 |      -11.9 |     31 | instr_addr_o[28]
      174 |       4 |      22 |       29 |      6 |    39 |    +0.1% |   -7.072 |      -11.9 |     30 | instr_addr_o[28]
      175 |       4 |      22 |       29 |      6 |    39 |    +0.1% |   -7.072 |      -11.9 |     29 | instr_addr_o[28]
      176 |       4 |      22 |       29 |      6 |    39 |    +0.1% |   -7.072 |      -11.9 |     28 | instr_addr_o[28]
      177 |       4 |      22 |       29 |      6 |    39 |    +0.1% |   -7.072 |      -11.9 |     27 | instr_addr_o[28]
      178 |       4 |      22 |       29 |      6 |    39 |    +0.1% |   -7.072 |      -11.9 |     26 | instr_addr_o[28]
      179 |       4 |      22 |       29 |      6 |    39 |    +0.1% |   -7.072 |      -11.9 |     25 | instr_addr_o[28]
      180 |       4 |      22 |       29 |      6 |    39 |    +0.1% |   -7.072 |      -11.9 |     25 | instr_addr_o[28]
      180 |       4 |      22 |       29 |      6 |    39 |    +0.1% |   -7.072 |      -11.9 |     24 | instr_addr_o[28]
      181 |       4 |      22 |       29 |      6 |    39 |    +0.1% |   -7.072 |      -11.9 |     23 | instr_addr_o[28]
      189 |       4 |      23 |       29 |      7 |    44 |    +0.1% |   -2.684 |       -2.7 |     21 | instr_addr_o[28]
      190 |       4 |      23 |       29 |      7 |    44 |    +0.1% |   -2.684 |       -2.7 |     21 | instr_addr_o[28]
      190 |       4 |      23 |       29 |      7 |    44 |    +0.1% |   -2.684 |       -2.7 |     20 | instr_addr_o[28]
      191 |       4 |      23 |       29 |      7 |    44 |    +0.1% |   -2.684 |       -2.7 |     19 | instr_addr_o[28]
      192 |       4 |      23 |       29 |      7 |    44 |    +0.1% |   -2.684 |       -2.7 |     18 | instr_addr_o[28]
      193 |       4 |      23 |       29 |      7 |    44 |    +0.1% |   -2.684 |       -2.7 |     17 | instr_addr_o[28]
      194 |       4 |      23 |       29 |      7 |    44 |    +0.1% |   -2.684 |       -2.7 |     16 | instr_addr_o[28]
      195 |       4 |      23 |       29 |      7 |    44 |    +0.1% |   -2.684 |       -2.7 |     15 | instr_addr_o[28]
      196 |       4 |      23 |       29 |      7 |    44 |    +0.1% |   -2.684 |       -2.7 |     14 | instr_addr_o[28]
      197 |       4 |      23 |       29 |      7 |    44 |    +0.1% |   -2.684 |       -2.7 |     13 | instr_addr_o[28]
      198 |       4 |      23 |       29 |      7 |    44 |    +0.1% |   -2.684 |       -2.7 |     12 | instr_addr_o[28]
      199 |       4 |      23 |       29 |      7 |    44 |    +0.1% |   -2.684 |       -2.7 |     11 | instr_addr_o[28]
      200 |       4 |      23 |       29 |      7 |    44 |    +0.1% |   -2.684 |       -2.7 |     11 | instr_addr_o[28]
      200 |       4 |      23 |       29 |      7 |    44 |    +0.1% |   -2.684 |       -2.7 |     10 | instr_addr_o[28]
      201 |       4 |      23 |       29 |      7 |    44 |    +0.1% |   -2.684 |       -2.7 |      9 | instr_addr_o[28]
      202 |       4 |      23 |       29 |      7 |    44 |    +0.1% |   -2.684 |       -2.7 |      8 | instr_addr_o[28]
      203 |       4 |      23 |       29 |      7 |    44 |    +0.1% |   -2.684 |       -2.7 |      7 | instr_addr_o[28]
      204 |       4 |      23 |       29 |      7 |    44 |    +0.1% |   -2.684 |       -2.7 |      6 | instr_addr_o[28]
      205 |       4 |      23 |       29 |      7 |    44 |    +0.1% |   -2.684 |       -2.7 |      5 | instr_addr_o[28]
      206 |       4 |      23 |       29 |      7 |    44 |    +0.1% |   -2.684 |       -2.7 |      4 | instr_addr_o[28]
      207 |       4 |      23 |       29 |      7 |    44 |    +0.1% |   -2.684 |       -2.7 |      3 | instr_addr_o[28]
      208 |       4 |      23 |       29 |      7 |    44 |    +0.1% |   -2.684 |       -2.7 |      2 | instr_addr_o[28]
      209 |       4 |      23 |       29 |      7 |    44 |    +0.1% |   -2.684 |       -2.7 |      1 | instr_addr_o[28]
      210 |       4 |      23 |       29 |      7 |    44 |    +0.1% |   -2.684 |       -2.7 |      1 | instr_addr_o[28]
      210 |       4 |      23 |       29 |      7 |    44 |    +0.1% |   -2.684 |       -2.7 |      0 | instr_addr_o[28]
      211 |       4 |      23 |       29 |      7 |    44 |    +0.1% |   -2.684 |       -2.7 |      0 | instr_addr_o[28]
      212 |       4 |      23 |       29 |      7 |    44 |    +0.1% |   -2.684 |       -2.7 |      0 | instr_addr_o[28]
     216* |       4 |      26 |       29 |      7 |    44 |    +0.1% |    0.261 |        0.0 |      0 | instr_addr_o[27]
    final |       4 |      26 |       29 |      7 |    44 |    +0.1% |    0.261 |        0.0 |      0 | instr_addr_o[27]
--------------------------------------------------------------------------------------------------------------
[INFO RSZ-0059] Removed 4 buffers.
[INFO RSZ-0040] Inserted 16 buffers.
[INFO RSZ-0041] Resized 26 instances.
[INFO RSZ-0043] Swapped pins on 44 instances.
[INFO RSZ-0049] Cloned 7 instances.
[INFO RSZ-0033] No hold violations found.
Took 53 seconds: repair_timing -verbose -setup_margin 0 -hold_margin 0 -repair_tns 100
global_route -start_incremental
detailed_placement
Placement Analysis
---------------------------------
total displacement         17.2 u
average displacement        0.0 u
max displacement            0.8 u
original HPWL           93456.0 u
legalized HPWL          93466.5 u
delta HPWL                    0 %

global_route -end_incremental -congestion_report_file ./reports/asap7/ibex/base/congestion_post_repair_timing.rpt
global_route -start_incremental
global_route -end_incremental -congestion_report_file ./reports/asap7/ibex/base/congestion_post_recover_power.rpt
Repair antennas...
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Estimate parasitics...
Report metrics stage 5, global route...

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 2575 u^2 45% utilization.
[INFO FLW-0007] clock core_clock period 1260.000000
[INFO FLW-0008] Clock core_clock period 1198.017
[INFO FLW-0009] Clock core_clock slack -1.070
[INFO FLW-0011] Path endpoint path count 3763
Elapsed time: 13:58.49[h:]min:sec. CPU time: user 2081.38 sys 56.24 (254%). Peak memory: 928220KB.
