<module id="CLA_REGS" HW_revision="">
  <register id="MVECT1" width="16" page="1" offset="0x0" internal="0" description="Task Interrupt Vector">
    <bitfield id="MVECT" description="Offset of the first instruction" begin="15" end="0" width="16" rwaccess="R/W"/>
  </register>
  <register id="MVECT2" width="16" page="1" offset="0x1" internal="0" description="Task Interrupt Vector">
    <bitfield id="MVECT" description="Offset of the first instruction" begin="15" end="0" width="16" rwaccess="R/W"/>
  </register>
  <register id="MVECT3" width="16" page="1" offset="0x2" internal="0" description="Task Interrupt Vector">
    <bitfield id="MVECT" description="Offset of the first instruction" begin="15" end="0" width="16" rwaccess="R/W"/>
  </register>
  <register id="MVECT4" width="16" page="1" offset="0x3" internal="0" description="Task Interrupt Vector">
    <bitfield id="MVECT" description="Offset of the first instruction" begin="15" end="0" width="16" rwaccess="R/W"/>
  </register>
  <register id="MVECT5" width="16" page="1" offset="0x4" internal="0" description="Task Interrupt Vector">
    <bitfield id="MVECT" description="Offset of the first instruction" begin="15" end="0" width="16" rwaccess="R/W"/>
  </register>
  <register id="MVECT6" width="16" page="1" offset="0x5" internal="0" description="Task Interrupt Vector">
    <bitfield id="MVECT" description="Offset of the first instruction" begin="15" end="0" width="16" rwaccess="R/W"/>
  </register>
  <register id="MVECT7" width="16" page="1" offset="0x6" internal="0" description="Task Interrupt Vector">
    <bitfield id="MVECT" description="Offset of the first instruction" begin="15" end="0" width="16" rwaccess="R/W"/>
  </register>
  <register id="MVECT8" width="16" page="1" offset="0x7" internal="0" description="Task Interrupt Vector">
    <bitfield id="MVECT" description="Offset of the first instruction" begin="15" end="0" width="16" rwaccess="R/W"/>
  </register>
  <register id="MCTL" width="16" page="1" offset="0x10" internal="0" description="Control Register">
    <bitfield id="HARDRESET" description="Hard Reset" begin="0" end="0" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="This bit always reads back 0 and writes of 0 are ignored."/>
      <bitenum id="__1" value="1" description="Writing a 1 will cause a hard reset of the CLA"/>
    </bitfield>
    <bitfield id="SOFTRESET" description="Soft Reset" begin="1" end="1" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="This bit always reads back 0 and writes of 0 are ignored."/>
      <bitenum id="__1" value="1" description="Writing a 1 will cause a soft reset of the CLA"/>
    </bitfield>
    <bitfield id="IACKE" description="IACK enable" begin="2" end="2" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="The CLA ignores the IACK instruction. (default)"/>
      <bitenum id="__1" value="1" description="Enable the main CPU to use the IACK #16bit instruction to set M"/>
    </bitfield>
  </register>
  <register id="MIFR" width="16" page="1" offset="0x20" internal="0" description="Interrupt Flag Register">
    <bitfield id="INT1" description="Task 1 Interrupt Flag" begin="0" end="0" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="TASK_FLAG_DISABLE[[br]]Task 1 interrupt is currently not flagge"/>
      <bitenum id="__1" value="1" description="TASK_FLAG_ENABLE[[br]]Task 1 interrupt has been received and is"/>
    </bitfield>
    <bitfield id="INT2" description="Task 2 Interrupt Flag" begin="1" end="1" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="TASK_FLAG_DISABLE[[br]]Task 2 interrupt is currently not flagge"/>
      <bitenum id="__1" value="1" description="TASK_FLAG_ENABLE[[br]]Task 2 interrupt has been received and is"/>
    </bitfield>
    <bitfield id="INT3" description="Task 3 Interrupt Flag" begin="2" end="2" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="TASK_FLAG_DISABLE[[br]]Task 3 interrupt is currently not flagge"/>
      <bitenum id="__1" value="1" description="TASK_FLAG_ENABLE[[br]]Task 3 interrupt has been received and is"/>
    </bitfield>
    <bitfield id="INT4" description="Task 4 Interrupt Flag" begin="3" end="3" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="TASK_FLAG_DISABLE[[br]]Task 4 interrupt is currently not flagge"/>
      <bitenum id="__1" value="1" description="TASK_FLAG_ENABLE[[br]]Task 4 interrupt has been received and is"/>
    </bitfield>
    <bitfield id="INT5" description="Task 5 Interrupt Flag" begin="4" end="4" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="TASK_FLAG_DISABLE[[br]]Task 5 interrupt is currently not flagge"/>
      <bitenum id="__1" value="1" description="TASK_FLAG_ENABLE[[br]]Task 5 interrupt has been received and is"/>
    </bitfield>
    <bitfield id="INT6" description="Task 6 Interrupt Flag" begin="5" end="5" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="TASK_FLAG_DISABLE[[br]]Task 6 interrupt is currently not flagge"/>
      <bitenum id="__1" value="1" description="TASK_FLAG_ENABLE[[br]]Task 6 interrupt has been received and is"/>
    </bitfield>
    <bitfield id="INT7" description="Task 7 Interrupt Flag" begin="6" end="6" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="TASK_FLAG_DISABLE[[br]]Task 7 interrupt is currently not flagge"/>
      <bitenum id="__1" value="1" description="TASK_FLAG_ENABLE[[br]]Task 7 interrupt has been received and is"/>
    </bitfield>
    <bitfield id="INT8" description="Task 8 Interrupt Flag" begin="7" end="7" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="TASK_FLAG_DISABLE[[br]]Task 8 interrupt is currently not flagge"/>
      <bitenum id="__1" value="1" description="TASK_FLAG_ENABLE[[br]]Task 8 interrupt has been received and is"/>
    </bitfield>
  </register>
  <register id="MIOVF" width="16" page="1" offset="0x21" internal="0" description="Interrupt Overflow Flag Register">
    <bitfield id="INT1" description="Task 1 Interrupt Overflow Flag" begin="0" end="0" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="A task 1 interrupt overflow has not occurred (default)"/>
      <bitenum id="__1" value="1" description="A task 1 interrupt overflow has occurred"/>
    </bitfield>
    <bitfield id="INT2" description="Task 2 Interrupt Overflow Flag" begin="1" end="1" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="A task 2 interrupt overflow has not occurred (default)"/>
      <bitenum id="__1" value="1" description="A task 2 interrupt overflow has occurred"/>
    </bitfield>
    <bitfield id="INT3" description="Task 3 Interrupt Overflow Flag" begin="2" end="2" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="A task 3 interrupt overflow has not occurred (default)"/>
      <bitenum id="__1" value="1" description="A task 3 interrupt overflow has occurred"/>
    </bitfield>
    <bitfield id="INT4" description="Task 4 Interrupt Overflow Flag" begin="3" end="3" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="A task 4 interrupt overflow has not occurred (default)"/>
      <bitenum id="__1" value="1" description="A task 4 interrupt overflow has occurred"/>
    </bitfield>
    <bitfield id="INT5" description="Task 5 Interrupt Overflow Flag" begin="4" end="4" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="A task 5 interrupt overflow has not occurred (default)"/>
      <bitenum id="__1" value="1" description="A task 5 interrupt overflow has occurred"/>
    </bitfield>
    <bitfield id="INT6" description="Task 6 Interrupt Overflow Flag" begin="5" end="5" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="A task 6 interrupt overflow has not occurred (default)"/>
      <bitenum id="__1" value="1" description="A task 6 interrupt overflow has occurred"/>
    </bitfield>
    <bitfield id="INT7" description="Task 7 Interrupt Overflow Flag" begin="6" end="6" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="A task 7 interrupt overflow has not occurred (default)"/>
      <bitenum id="__1" value="1" description="A task 7 interrupt overflow has occurred"/>
    </bitfield>
    <bitfield id="INT8" description="Task 8 Interrupt Overflow Flag" begin="7" end="7" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="A task 8 interrupt overflow has not occurred (default)"/>
      <bitenum id="__1" value="1" description="A task 8 interrupt overflow has occurred"/>
    </bitfield>
  </register>
  <register id="MIFRC" width="16" page="1" offset="0x22" internal="0" description="Interrupt Force Register">
    <bitfield id="INT1" description="Task 1 Interrupt Force" begin="0" end="0" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="This bit always reads back 0 and writes of 0 have no effect"/>
      <bitenum id="__1" value="1" description="Write a 1 to force the task 1 interrupt"/>
    </bitfield>
    <bitfield id="INT2" description="Task 2 Interrupt Force" begin="1" end="1" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="This bit always reads back 0 and writes of 0 have no effect"/>
      <bitenum id="__1" value="1" description="Write a 1 to force the task 2 interrupt"/>
    </bitfield>
    <bitfield id="INT3" description="Task 3 Interrupt Force" begin="2" end="2" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="This bit always reads back 0 and writes of 0 have no effect"/>
      <bitenum id="__1" value="1" description="Write a 1 to force the task 3 interrupt"/>
    </bitfield>
    <bitfield id="INT4" description="Task 4 Interrupt Force" begin="3" end="3" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="This bit always reads back 0 and writes of 0 have no effect"/>
      <bitenum id="__1" value="1" description="Write a 1 to force the task 4 interrupt"/>
    </bitfield>
    <bitfield id="INT5" description="Task 5 Interrupt Force" begin="4" end="4" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="This bit always reads back 0 and writes of 0 have no effect"/>
      <bitenum id="__1" value="1" description="Write a 1 to force the task 5 interrupt"/>
    </bitfield>
    <bitfield id="INT6" description="Task 6 Interrupt Force" begin="5" end="5" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="This bit always reads back 0 and writes of 0 have no effect"/>
      <bitenum id="__1" value="1" description="Write a 1 to force the task 6 interrupt"/>
    </bitfield>
    <bitfield id="INT7" description="Task 7 Interrupt Force" begin="6" end="6" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="This bit always reads back 0 and writes of 0 have no effect"/>
      <bitenum id="__1" value="1" description="Write a 1 to force the task 7 interrupt"/>
    </bitfield>
    <bitfield id="INT8" description="Task 8 Interrupt Force" begin="7" end="7" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="This bit always reads back 0 and writes of 0 have no effect"/>
      <bitenum id="__1" value="1" description="Write a 1 to force the task 8 interrupt"/>
    </bitfield>
  </register>
  <register id="MICLR" width="16" page="1" offset="0x23" internal="0" description="Interrupt Flag Clear Register">
    <bitfield id="INT1" description="Task 1 Interrupt Flag Clear" begin="0" end="0" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="This bit always reads back 0 and writes of 0 have no effect"/>
      <bitenum id="__1" value="1" description="Write a 1 to clear the task 1 interrupt flag"/>
    </bitfield>
    <bitfield id="INT2" description="Task 2 Interrupt Flag Clear" begin="1" end="1" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="This bit always reads back 0 and writes of 0 have no effect"/>
      <bitenum id="__1" value="1" description="Write a 1 to clear the task 2 interrupt flag"/>
    </bitfield>
    <bitfield id="INT3" description="Task 3 Interrupt Flag Clear" begin="2" end="2" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="This bit always reads back 0 and writes of 0 have no effect"/>
      <bitenum id="__1" value="1" description="Write a 1 to clear the task 3 interrupt flag"/>
    </bitfield>
    <bitfield id="INT4" description="Task 4 Interrupt Flag Clear" begin="3" end="3" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="This bit always reads back 0 and writes of 0 have no effect"/>
      <bitenum id="__1" value="1" description="Write a 1 to clear the task 4 interrupt flag"/>
    </bitfield>
    <bitfield id="INT5" description="Task 5 Interrupt Flag Clear" begin="4" end="4" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="This bit always reads back 0 and writes of 0 have no effect"/>
      <bitenum id="__1" value="1" description="Write a 1 to clear the task 5 interrupt flag"/>
    </bitfield>
    <bitfield id="INT6" description="Task 6 Interrupt Flag Clear" begin="5" end="5" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="This bit always reads back 0 and writes of 0 have no effect"/>
      <bitenum id="__1" value="1" description="Write a 1 to clear the task 6 interrupt flag"/>
    </bitfield>
    <bitfield id="INT7" description="Task 7 Interrupt Flag Clear" begin="6" end="6" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="This bit always reads back 0 and writes of 0 have no effect"/>
      <bitenum id="__1" value="1" description="Write a 1 to clear the task 7 interrupt flag"/>
    </bitfield>
    <bitfield id="INT8" description="Task 8 Interrupt Flag Clear" begin="7" end="7" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="This bit always reads back 0 and writes of 0 have no effect"/>
      <bitenum id="__1" value="1" description="Write a 1 to clear the task 8 interrupt flag"/>
    </bitfield>
  </register>
  <register id="MICLROVF" width="16" page="1" offset="0x24" internal="0" description="Interrupt Overflow Flag Clear Register">
    <bitfield id="INT1" description="Task 1 Interrupt Overflow Flag Clear" begin="0" end="0" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="This bit always reads back 0 and writes of 0 have no effect"/>
      <bitenum id="__1" value="1" description="Write a 1 to clear the task 1 interrupt overflow flag"/>
    </bitfield>
    <bitfield id="INT2" description="Task 2 Interrupt Overflow Flag Clear" begin="1" end="1" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="This bit always reads back 0 and writes of 0 have no effect"/>
      <bitenum id="__1" value="1" description="Write a 1 to clear the task 2 interrupt overflow flag"/>
    </bitfield>
    <bitfield id="INT3" description="Task 3 Interrupt Overflow Flag Clear" begin="2" end="2" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="This bit always reads back 0 and writes of 0 have no effect"/>
      <bitenum id="__1" value="1" description="Write a 1 to clear the task 3 interrupt overflow flag"/>
    </bitfield>
    <bitfield id="INT4" description="Task 4 Interrupt Overflow Flag Clear" begin="3" end="3" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="This bit always reads back 0 and writes of 0 have no effect"/>
      <bitenum id="__1" value="1" description="Write a 1 to clear the task 4 interrupt overflow flag"/>
    </bitfield>
    <bitfield id="INT5" description="Task 5 Interrupt Overflow Flag Clear" begin="4" end="4" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="This bit always reads back 0 and writes of 0 have no effect"/>
      <bitenum id="__1" value="1" description="Write a 1 to clear the task 5 interrupt overflow flag"/>
    </bitfield>
    <bitfield id="INT6" description="Task 6 Interrupt Overflow Flag Clear" begin="5" end="5" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="This bit always reads back 0 and writes of 0 have no effect"/>
      <bitenum id="__1" value="1" description="Write a 1 to clear the task 6 interrupt overflow flag"/>
    </bitfield>
    <bitfield id="INT7" description="Task 7 Interrupt Overflow Flag Clear" begin="6" end="6" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="This bit always reads back 0 and writes of 0 have no effect"/>
      <bitenum id="__1" value="1" description="Write a 1 to clear the task 7 interrupt overflow flag"/>
    </bitfield>
    <bitfield id="INT8" description="Task 8 Interrupt Overflow Flag Clear" begin="7" end="7" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="This bit always reads back 0 and writes of 0 have no effect"/>
      <bitenum id="__1" value="1" description="Write a 1 to clear the task 8 interrupt overflow flag"/>
    </bitfield>
  </register>
  <register id="MIER" width="16" page="1" offset="0x25" internal="0" description="Interrupt Enable Register">
    <bitfield id="INT1" description="Task 1 Interrupt Enable" begin="0" end="0" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="TASK_INT_DISABLE[[br]]Task 1 interrupt is disabled (default)"/>
      <bitenum id="__1" value="1" description="TASK_INT_ENABLE[[br]]Task 1 interrupt is enabled"/>
    </bitfield>
    <bitfield id="INT2" description="Task 2 Interrupt Enable" begin="1" end="1" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="TASK_INT_DISABLE[[br]]Task 2 interrupt is disabled (default)"/>
      <bitenum id="__1" value="1" description="TASK_INT_ENABLE[[br]]Task 2 interrupt is enabled"/>
    </bitfield>
    <bitfield id="INT3" description="Task 3 Interrupt Enable" begin="2" end="2" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="TASK_INT_DISABLE[[br]]Task 3 interrupt is disabled (default)"/>
      <bitenum id="__1" value="1" description="TASK_INT_ENABLE[[br]]Task 3 interrupt is enabled"/>
    </bitfield>
    <bitfield id="INT4" description="Task 4 Interrupt Enable" begin="3" end="3" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="TASK_INT_DISABLE[[br]]Task 4 interrupt is disabled (default)"/>
      <bitenum id="__1" value="1" description="TASK_INT_ENABLE[[br]]Task 4 interrupt is enabled"/>
    </bitfield>
    <bitfield id="INT5" description="Task 5 Interrupt Enable" begin="4" end="4" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="TASK_INT_DISABLE[[br]]Task 5 interrupt is disabled (default)"/>
      <bitenum id="__1" value="1" description="TASK_INT_ENABLE[[br]]Task 5 interrupt is enabled"/>
    </bitfield>
    <bitfield id="INT6" description="Task 6 Interrupt Enable" begin="5" end="5" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="TASK_INT_DISABLE[[br]]Task 6 interrupt is disabled (default)"/>
      <bitenum id="__1" value="1" description="TASK_INT_ENABLE[[br]]Task 6 interrupt is enabled"/>
    </bitfield>
    <bitfield id="INT7" description="Task 7 Interrupt Enable" begin="6" end="6" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="TASK_INT_DISABLE[[br]]Task 7 interrupt is disabled (default)"/>
      <bitenum id="__1" value="1" description="TASK_INT_ENABLE[[br]]Task 7 interrupt is enabled"/>
    </bitfield>
    <bitfield id="INT8" description="Task 8 Interrupt Enable" begin="7" end="7" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="TASK_INT_DISABLE[[br]]Task 8 interrupt is disabled (default)"/>
      <bitenum id="__1" value="1" description="TASK_INT_ENABLE[[br]]Task 8 interrupt is enabled"/>
    </bitfield>
  </register>
  <register id="MIRUN" width="16" page="1" offset="0x26" internal="0" description="Interrupt Run Status Register">
    <bitfield id="INT1" description="Task 1 Run Status" begin="0" end="0" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Task 1 is not executing (default)"/>
      <bitenum id="__1" value="1" description="Task 1 is executing"/>
    </bitfield>
    <bitfield id="INT2" description="Task 2 Run Status" begin="1" end="1" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Task 2 is not executing (default)"/>
      <bitenum id="__1" value="1" description="Task 2 is executing"/>
    </bitfield>
    <bitfield id="INT3" description="Task 3 Run Status" begin="2" end="2" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Task 3 is not executing (default)"/>
      <bitenum id="__1" value="1" description="Task 3 is executing"/>
    </bitfield>
    <bitfield id="INT4" description="Task 4 Run Status" begin="3" end="3" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Task 4 is not executing (default)"/>
      <bitenum id="__1" value="1" description="Task 4 is executing"/>
    </bitfield>
    <bitfield id="INT5" description="Task 5 Run Status" begin="4" end="4" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Task 5 is not executing (default)"/>
      <bitenum id="__1" value="1" description="Task 5 is executing"/>
    </bitfield>
    <bitfield id="INT6" description="Task 6 Run Status" begin="5" end="5" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Task 6 is not executing (default)"/>
      <bitenum id="__1" value="1" description="Task 6 is executing"/>
    </bitfield>
    <bitfield id="INT7" description="Task 7 Run Status" begin="6" end="6" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Task 7 is not executing (default)"/>
      <bitenum id="__1" value="1" description="Task 7 is executing"/>
    </bitfield>
    <bitfield id="INT8" description="Task 8 Run Status" begin="7" end="7" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Task 8 is not executing (default)"/>
      <bitenum id="__1" value="1" description="Task 8 is executing"/>
    </bitfield>
  </register>
  <register id="_MPC" width="16" page="1" offset="0x28" internal="0" description="CLA Program Counter">
    <bitfield id="_MPC" description="Points to the instruction" begin="15" end="0" width="16" rwaccess="R/W"/>
  </register>
  <register id="_MAR0" width="16" page="1" offset="0x2a" internal="0" description="CLA Auxiliary Register 0">
    <bitfield id="_MAR0" description="CLA Auxillary Register 0" begin="15" end="0" width="16" rwaccess="R/W"/>
  </register>
  <register id="_MAR1" width="16" page="1" offset="0x2b" internal="0" description="CLA Auxiliary Register 1">
    <bitfield id="_MAR1" description="CLA Auxillary Register 1" begin="15" end="0" width="16" rwaccess="R/W"/>
  </register>
  <register id="_MSTF" width="32" page="1" offset="0x2c" internal="0" description="CLA Floating-Point Status Register">
    <bitfield id="LVF" description="Latched Overflow Flag " begin="0" end="0" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="An overflow condition has not been latched"/>
      <bitenum id="__1" value="1" description="An overflow condition has been latched"/>
    </bitfield>
    <bitfield id="LUF" description="Latched Underflow Flag " begin="1" end="1" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="An underflow condition has not been latched"/>
      <bitenum id="__1" value="1" description="An underflow condition has been latched"/>
    </bitfield>
    <bitfield id="NF" description="Negative Float Flag " begin="2" end="2" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="The value is not negative"/>
      <bitenum id="__1" value="1" description="The value is negative"/>
    </bitfield>
    <bitfield id="ZF" description="Zero Float Flag" begin="3" end="3" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="The value is not zero"/>
      <bitenum id="__1" value="1" description="The value is zero"/>
    </bitfield>
    <bitfield id="TF" description="Test Flag " begin="6" end="6" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="The condition tested with the MTESTTF instruction is false."/>
      <bitenum id="__1" value="1" description="The condition tested with the MTESTTF instruction is true."/>
    </bitfield>
    <bitfield id="RNDF32" description="Round 32-bit Floating-Point Mode" begin="9" end="9" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="If this bit is zero, the MMPYF32, MADDF32 and MSUBF32 instructi"/>
      <bitenum id="__1" value="1" description="If this bit is one, the MMPYF32, MADDF32 and MSUBF32 instructio"/>
    </bitfield>
    <bitfield id="MEALLOW" description="MEALLOW Status" begin="11" end="11" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="The CLA cannot write to EALLOW protected registers"/>
      <bitenum id="__1" value="1" description="The CLA is allowed to write to EALLOW protected registers"/>
    </bitfield>
    <bitfield id="RPC" description="Return PC" begin="27" end="12" width="16" rwaccess="R/W"/>
  </register>
  <register id="_MR0" width="32" page="1" offset="0x2e" internal="0" description="CLA Floating-Point Result Register 0">
    <bitfield id="i32" description="CLA Result Register 0" begin="31" end="0" width="32" rwaccess="R/W"/>
  </register>
  <register id="_MR1" width="32" page="1" offset="0x32" internal="0" description="CLA Floating-Point Result Register 1">
    <bitfield id="i32" description="CLA Result Register 1" begin="31" end="0" width="32" rwaccess="R/W"/>
  </register>
  <register id="_MR2" width="32" page="1" offset="0x36" internal="0" description="CLA Floating-Point Result Register 2">
    <bitfield id="i32" description="CLA Result Register 2" begin="31" end="0" width="32" rwaccess="R/W"/>
  </register>
  <register id="_MR3" width="32" page="1" offset="0x3a" internal="0" description="CLA Floating-Point Result Register 3">
    <bitfield id="i32" description="CLA Result Register 3" begin="31" end="0" width="32" rwaccess="R/W"/>
  </register>
</module>