Reading pref.tcl

# 2024.3

# vsim -c -voptargs="+acc" -wlf /home/ekon-ihc/Desktop/UNIV_BOLOGNA_TEST/hw_test/sim/log/wave.wlf top_module -do "log -r /*; run -all; quit" 
# Start time: 14:28:01 on Feb 13,2026
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  QuestaSim Pro Microchip Edition-64
# //  Version 2024.3 linux_x86_64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.fifo_package(fast)
# Loading work.top_module(fast)
# Loading work.fifo(fast)
# Loading work.sram(fast)
# Loading work.parity_check(fast)
# log -r /*
#  run -all
#  quit
# End time: 14:28:02 on Feb 13,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
