#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Tue Jan 07 12:07:36 2020
# Process ID: 5904
# Current directory: C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.runs/synth_1
# Command line: vivado.exe -log SDC_CLL_wrapper.vds -mode batch -messageDb vivado.pb -notrace -source SDC_CLL_wrapper.tcl
# Log file: C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.runs/synth_1/SDC_CLL_wrapper.vds
# Journal file: C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source SDC_CLL_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'A:/Xilinx/Vivado/2016.1/data/ip'.
Command: synth_design -top SDC_CLL_wrapper -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6432 
WARNING: [Synth 8-976] u0 has already been declared [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/lowpass_filter.sv:154]
WARNING: [Synth 8-2654] second declaration of u0 ignored [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/lowpass_filter.sv:154]
INFO: [Synth 8-994] u0 is declared here [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/lowpass_filter.sv:59]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 338.020 ; gain = 131.539
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SDC_CLL_wrapper' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/hdl/SDC_CLL_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'SDC_CLL' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/hdl/SDC_CLL.v:13]
INFO: [Synth 8-638] synthesizing module 'SDC_CLL_AD1_driver_v_0_2' [c:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_AD1_driver_v_0_2/synth/SDC_CLL_AD1_driver_v_0_2.v:57]
INFO: [Synth 8-638] synthesizing module 'AD1_driver_v' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/AD1_driver_v.v:5]
INFO: [Synth 8-638] synthesizing module 'AD_driver' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/new/AD_driver.sv:3]
INFO: [Synth 8-256] done synthesizing module 'AD_driver' (1#1) [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/new/AD_driver.sv:3]
WARNING: [Synth 8-350] instance 'AD1' of module 'AD_driver' requires 13 connections, but only 9 given [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/AD1_driver_v.v:29]
INFO: [Synth 8-256] done synthesizing module 'AD1_driver_v' (2#1) [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/AD1_driver_v.v:5]
INFO: [Synth 8-256] done synthesizing module 'SDC_CLL_AD1_driver_v_0_2' (3#1) [c:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_AD1_driver_v_0_2/synth/SDC_CLL_AD1_driver_v_0_2.v:57]
WARNING: [Synth 8-350] instance 'AD1_driver_v_0' of module 'SDC_CLL_AD1_driver_v_0_2' requires 9 connections, but only 7 given [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/hdl/SDC_CLL.v:140]
INFO: [Synth 8-638] synthesizing module 'SDC_CLL_AD1_driver_v_1_0' [c:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_AD1_driver_v_1_0/synth/SDC_CLL_AD1_driver_v_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'SDC_CLL_AD1_driver_v_1_0' (4#1) [c:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_AD1_driver_v_1_0/synth/SDC_CLL_AD1_driver_v_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'SDC_CLL_AD1_driver_v_2_0' [c:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_AD1_driver_v_2_0/synth/SDC_CLL_AD1_driver_v_2_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'SDC_CLL_AD1_driver_v_2_0' (5#1) [c:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_AD1_driver_v_2_0/synth/SDC_CLL_AD1_driver_v_2_0.v:57]
INFO: [Synth 8-638] synthesizing module 'SDC_CLL_PWM_0_0' [c:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_PWM_0_0/synth/SDC_CLL_PWM_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'PWM' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/PWM/PWM.srcs/sources_1/new/PWM.v:17]
INFO: [Synth 8-638] synthesizing module 'PWM_sv' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/PWM/PWM.srcs/sources_1/new/var_duty_clk.sv:14]
	Parameter L bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'divisor_f' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/UART/UART.srcs/sources_1/new/divisor_f.sv:14]
	Parameter div bound to: 600 - type: integer 
	Parameter div2 bound to: 10 - type: integer 
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divisor_f' (6#1) [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/UART/UART.srcs/sources_1/new/divisor_f.sv:14]
WARNING: [Synth 8-350] instance 'clk_start' of module 'divisor_f' requires 4 connections, but only 3 given [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/PWM/PWM.srcs/sources_1/new/var_duty_clk.sv:87]
INFO: [Synth 8-256] done synthesizing module 'PWM_sv' (7#1) [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/PWM/PWM.srcs/sources_1/new/var_duty_clk.sv:14]
INFO: [Synth 8-256] done synthesizing module 'PWM' (8#1) [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/PWM/PWM.srcs/sources_1/new/PWM.v:17]
INFO: [Synth 8-256] done synthesizing module 'SDC_CLL_PWM_0_0' (9#1) [c:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_PWM_0_0/synth/SDC_CLL_PWM_0_0.v:57]
WARNING: [Synth 8-350] instance 'PWM_0' of module 'SDC_CLL_PWM_0_0' requires 7 connections, but only 4 given [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/hdl/SDC_CLL.v:168]
INFO: [Synth 8-638] synthesizing module 'SDC_CLL_alarm_HT_v_0_0' [c:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_alarm_HT_v_0_0/synth/SDC_CLL_alarm_HT_v_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'alarm_HT_v' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/alarm_HT_v.v:12]
	Parameter Q bound to: 15 - type: integer 
	Parameter N bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'alarm_HT' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/alarm_HT.sv:13]
	Parameter Q bound to: 15 - type: integer 
	Parameter N bound to: 28 - type: integer 
	Parameter HT bound to: 2031616 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bits2temp1' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/bits2temp1.v:3]
	Parameter Q bound to: 15 - type: integer 
	Parameter N bound to: 28 - type: integer 
	Parameter V bound to: 163840 - type: integer 
	Parameter inv_res_V bound to: 40662109 - type: integer 
	Parameter gain bound to: 9863168 - type: integer 
	Parameter c bound to: 32932 - type: integer 
	Parameter b bound to: 6619300 - type: integer 
	Parameter betha bound to: 8511169 - type: integer 
	Parameter dos bound to: 65536 - type: integer 
INFO: [Synth 8-638] synthesizing module 'div_v' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/div_v.v:3]
	Parameter Q bound to: 15 - type: integer 
	Parameter N bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'divisor_f__parameterized0' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/UART/UART.srcs/sources_1/new/divisor_f.sv:14]
	Parameter div bound to: 53 - type: integer 
	Parameter div2 bound to: 10 - type: integer 
	Parameter N bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divisor_f__parameterized0' (9#1) [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/UART/UART.srcs/sources_1/new/divisor_f.sv:14]
WARNING: [Synth 8-350] instance 'start_clk' of module 'divisor_f' requires 4 connections, but only 3 given [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/div_v.v:28]
INFO: [Synth 8-638] synthesizing module 'qdiv' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/UART/UART.srcs/sources_1/imports/src/qdiv.v:22]
	Parameter Q bound to: 15 - type: integer 
	Parameter N bound to: 28 - type: integer 
WARNING: [Synth 8-567] referenced signal 'dividend' should be on the sensitivity list [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/UART/UART.srcs/sources_1/imports/src/qdiv.v:46]
INFO: [Synth 8-256] done synthesizing module 'qdiv' (10#1) [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/UART/UART.srcs/sources_1/imports/src/qdiv.v:22]
INFO: [Synth 8-256] done synthesizing module 'div_v' (11#1) [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/div_v.v:3]
INFO: [Synth 8-638] synthesizing module 'qmult' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/UART/UART.srcs/sources_1/imports/src/qmult.v:21]
	Parameter Q bound to: 15 - type: integer 
	Parameter N bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'qtwosComp' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/UART/UART.srcs/sources_1/imports/src/qtwosComp.v:21]
	Parameter Q bound to: 15 - type: integer 
	Parameter N bound to: 28 - type: integer 
WARNING: [Synth 8-567] referenced signal 'a' should be on the sensitivity list [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/UART/UART.srcs/sources_1/imports/src/qtwosComp.v:40]
INFO: [Synth 8-256] done synthesizing module 'qtwosComp' (12#1) [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/UART/UART.srcs/sources_1/imports/src/qtwosComp.v:21]
WARNING: [Synth 8-567] referenced signal 'a' should be on the sensitivity list [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/UART/UART.srcs/sources_1/imports/src/qmult.v:48]
WARNING: [Synth 8-567] referenced signal 'b' should be on the sensitivity list [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/UART/UART.srcs/sources_1/imports/src/qmult.v:48]
WARNING: [Synth 8-567] referenced signal 'a' should be on the sensitivity list [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/UART/UART.srcs/sources_1/imports/src/qmult.v:66]
WARNING: [Synth 8-567] referenced signal 'b' should be on the sensitivity list [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/UART/UART.srcs/sources_1/imports/src/qmult.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'result_reg' and it is trimmed from '56' to '42' bits. [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/UART/UART.srcs/sources_1/imports/src/qmult.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_mult_reg' and it is trimmed from '56' to '42' bits. [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/UART/UART.srcs/sources_1/imports/src/qmult.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_mult_reg' and it is trimmed from '56' to '42' bits. [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/UART/UART.srcs/sources_1/imports/src/qmult.v:56]
INFO: [Synth 8-256] done synthesizing module 'qmult' (13#1) [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/UART/UART.srcs/sources_1/imports/src/qmult.v:21]
INFO: [Synth 8-638] synthesizing module 'negar' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/negar.sv:23]
	Parameter Q bound to: 15 - type: integer 
	Parameter N bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'negar' (14#1) [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/negar.sv:23]
INFO: [Synth 8-638] synthesizing module 'qadd' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/UART/UART.srcs/sources_1/imports/src/qadd.v:21]
	Parameter Q bound to: 15 - type: integer 
	Parameter N bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qadd' (15#1) [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/UART/UART.srcs/sources_1/imports/src/qadd.v:21]
INFO: [Synth 8-256] done synthesizing module 'bits2temp1' (16#1) [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/bits2temp1.v:3]
INFO: [Synth 8-638] synthesizing module 'lowpass_filter' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/lowpass_filter.sv:3]
	Parameter N bound to: 28 - type: integer 
	Parameter Q bound to: 15 - type: integer 
	Parameter offset bound to: 0 - type: integer 
	Parameter neg_a1 bound to: 64567 - type: integer 
	Parameter a2 bound to: 31813 - type: integer 
	Parameter neg_a3 bound to: 0 - type: integer 
	Parameter a4 bound to: 0 - type: integer 
	Parameter neg_a5 bound to: 0 - type: integer 
	Parameter b0 bound to: 4 - type: integer 
	Parameter b1 bound to: 7 - type: integer 
	Parameter b2 bound to: 4 - type: integer 
	Parameter b3 bound to: 0 - type: integer 
	Parameter b4 bound to: 0 - type: integer 
	Parameter b5 bound to: 0 - type: integer 
WARNING: [Synth 8-689] width (27) of port connection 'c' does not match port width (28) of module 'qmult' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/lowpass_filter.sv:124]
WARNING: [Synth 8-689] width (27) of port connection 'a' does not match port width (28) of module 'qadd' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/lowpass_filter.sv:139]
INFO: [Synth 8-256] done synthesizing module 'lowpass_filter' (17#1) [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/lowpass_filter.sv:3]
INFO: [Synth 8-256] done synthesizing module 'alarm_HT' (18#1) [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/alarm_HT.sv:13]
INFO: [Synth 8-256] done synthesizing module 'alarm_HT_v' (19#1) [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/alarm_HT_v.v:12]
INFO: [Synth 8-256] done synthesizing module 'SDC_CLL_alarm_HT_v_0_0' (20#1) [c:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_alarm_HT_v_0_0/synth/SDC_CLL_alarm_HT_v_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'SDC_CLL_clk_box_0_0' [c:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_clk_box_0_0/synth/SDC_CLL_clk_box_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'clk_box' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/clk_box.v:3]
	Parameter RATE1 bound to: 6 - type: integer 
	Parameter RATE2 bound to: 204 - type: integer 
	Parameter RATE3 bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'divisor_f__parameterized1' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/UART/UART.srcs/sources_1/new/divisor_f.sv:14]
	Parameter div bound to: 6 - type: integer 
	Parameter div2 bound to: 10 - type: integer 
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divisor_f__parameterized1' (20#1) [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/UART/UART.srcs/sources_1/new/divisor_f.sv:14]
WARNING: [Synth 8-350] instance 'clk_divClk1' of module 'divisor_f' requires 4 connections, but only 3 given [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/clk_box.v:23]
INFO: [Synth 8-638] synthesizing module 'divisor_f__parameterized2' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/UART/UART.srcs/sources_1/new/divisor_f.sv:14]
	Parameter div bound to: 204 - type: integer 
	Parameter div2 bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divisor_f__parameterized2' (20#1) [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/UART/UART.srcs/sources_1/new/divisor_f.sv:14]
WARNING: [Synth 8-350] instance 'clk_divClk2' of module 'divisor_f' requires 4 connections, but only 3 given [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/clk_box.v:32]
INFO: [Synth 8-638] synthesizing module 'divisor_f__parameterized3' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/UART/UART.srcs/sources_1/new/divisor_f.sv:14]
	Parameter div bound to: 6 - type: integer 
	Parameter div2 bound to: 10 - type: integer 
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divisor_f__parameterized3' (20#1) [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/UART/UART.srcs/sources_1/new/divisor_f.sv:14]
WARNING: [Synth 8-350] instance 'clk_divClk3' of module 'divisor_f' requires 4 connections, but only 3 given [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/clk_box.v:41]
INFO: [Synth 8-256] done synthesizing module 'clk_box' (21#1) [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/clk_box.v:3]
INFO: [Synth 8-256] done synthesizing module 'SDC_CLL_clk_box_0_0' (22#1) [c:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_clk_box_0_0/synth/SDC_CLL_clk_box_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'SDC_CLL_clk_wiz_0_0' [c:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_clk_wiz_0_0/SDC_CLL_clk_wiz_0_0.v:73]
INFO: [Synth 8-638] synthesizing module 'SDC_CLL_clk_wiz_0_0_clk_wiz' [c:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_clk_wiz_0_0/SDC_CLL_clk_wiz_0_0_clk_wiz.v:71]
INFO: [Synth 8-638] synthesizing module 'IBUF' [A:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:14145]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (23#1) [A:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [A:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20396]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 51.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 17.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 17 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 17 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 102 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (24#1) [A:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-638] synthesizing module 'BUFG' [A:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (25#1) [A:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'SDC_CLL_clk_wiz_0_0_clk_wiz' (26#1) [c:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_clk_wiz_0_0/SDC_CLL_clk_wiz_0_0_clk_wiz.v:71]
INFO: [Synth 8-256] done synthesizing module 'SDC_CLL_clk_wiz_0_0' (27#1) [c:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_clk_wiz_0_0/SDC_CLL_clk_wiz_0_0.v:73]
INFO: [Synth 8-638] synthesizing module 'SDC_CLL_fixedPoint_0_0' [c:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_fixedPoint_0_0/synth/SDC_CLL_fixedPoint_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'fixedPoint' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/fixedPoint.v:3]
	Parameter Q bound to: 15 - type: integer 
	Parameter N bound to: 28 - type: integer 
	Parameter Q_out bound to: 6 - type: integer 
	Parameter N_out bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fixedPoint' (28#1) [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/fixedPoint.v:3]
INFO: [Synth 8-256] done synthesizing module 'SDC_CLL_fixedPoint_0_0' (29#1) [c:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_fixedPoint_0_0/synth/SDC_CLL_fixedPoint_0_0.v:57]
WARNING: [Synth 8-350] instance 'fixedPoint_0' of module 'SDC_CLL_fixedPoint_0_0' requires 18 connections, but only 11 given [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/hdl/SDC_CLL.v:208]
INFO: [Synth 8-638] synthesizing module 'SDC_CLL_package_ext_0_1' [c:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_package_ext_0_1/synth/SDC_CLL_package_ext_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'package_ext' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/Mod_COM_pines_A/package_ext.v:6]
	Parameter BAUD bound to: 3126 - type: integer 
	Parameter SEND_RATE bound to: 133280 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pack_ext' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/Mod_COM_pines_A/pack_ext.sv:9]
	Parameter BAUD bound to: 3126 - type: integer 
	Parameter SEND_RATE bound to: 133280 - type: integer 
	Parameter SELECT bound to: 6'b000000 
	Parameter RCV1_P1 bound to: 6'b000001 
	Parameter RCV1_P2 bound to: 6'b000010 
	Parameter RCV1_P3 bound to: 6'b000011 
	Parameter RCV2_P1 bound to: 6'b000100 
	Parameter RCV2_P2 bound to: 6'b000101 
	Parameter RCV2_P3 bound to: 6'b000110 
	Parameter RCV3_P1 bound to: 6'b000111 
	Parameter RCV3_P2 bound to: 6'b001000 
	Parameter RCV3_P3 bound to: 6'b001001 
	Parameter RCV4_P1 bound to: 6'b001010 
	Parameter RCV4_P2 bound to: 6'b001011 
	Parameter RCV4_P3 bound to: 6'b001100 
	Parameter RCV5_P1 bound to: 6'b001101 
	Parameter RCV5_P2 bound to: 6'b001110 
	Parameter RCV5_P3 bound to: 6'b001111 
	Parameter RCV6_P1 bound to: 6'b010000 
	Parameter RCV6_P2 bound to: 6'b010001 
	Parameter RCV6_P3 bound to: 6'b010010 
	Parameter RCV7_P1 bound to: 6'b010011 
	Parameter RCV7_P2 bound to: 6'b010100 
	Parameter RCV7_P3 bound to: 6'b010101 
	Parameter RCV8_P1 bound to: 6'b010110 
	Parameter RCV8_P2 bound to: 6'b010111 
	Parameter RCV8_P3 bound to: 6'b011000 
	Parameter RCV9_P1 bound to: 6'b011001 
	Parameter RCV9_P2 bound to: 6'b011010 
	Parameter RCV9_P3 bound to: 6'b011011 
	Parameter RCV10_P1 bound to: 6'b011100 
	Parameter RCV10_P2 bound to: 6'b011101 
	Parameter RCV10_P3 bound to: 6'b011110 
	Parameter RCV11_P1 bound to: 6'b011111 
	Parameter RCV11_P2 bound to: 6'b100000 
	Parameter RCV11_P3 bound to: 6'b100001 
	Parameter RCV12_P1 bound to: 6'b100010 
	Parameter RCV12_P2 bound to: 6'b100011 
	Parameter RCV12_P3 bound to: 6'b100100 
	Parameter RCV13_P1 bound to: 6'b100101 
	Parameter RCV13_P2 bound to: 6'b100110 
	Parameter RCV13_P3 bound to: 6'b100111 
	Parameter RCV14_P1 bound to: 6'b101000 
	Parameter RCV14_P2 bound to: 6'b101001 
	Parameter RCV14_P3 bound to: 6'b101010 
	Parameter RCV15_P1 bound to: 6'b101011 
	Parameter RCV15_P2 bound to: 6'b101100 
	Parameter RCV15_P3 bound to: 6'b101101 
	Parameter RCV16_P1 bound to: 6'b101110 
	Parameter RCV16_P2 bound to: 6'b101111 
	Parameter RCV16_P3 bound to: 6'b110000 
	Parameter RCV17_P1 bound to: 6'b110001 
	Parameter RCV17_P2 bound to: 6'b110010 
	Parameter RCV17_P3 bound to: 6'b110011 
	Parameter RCV18_P1 bound to: 6'b110100 
	Parameter RCV18_P2 bound to: 6'b110101 
	Parameter RCV18_P3 bound to: 6'b110110 
	Parameter RCV19_P1 bound to: 6'b110111 
	Parameter RCV19_P2 bound to: 6'b111000 
	Parameter RCV19_P3 bound to: 6'b111001 
	Parameter RCV20_P1 bound to: 6'b111010 
	Parameter RCV20_P2 bound to: 6'b111011 
	Parameter RCV20_P3 bound to: 6'b111100 
	Parameter FLAG_01_M bound to: 6'b000000 
	Parameter FLAG_01_L bound to: 6'b000001 
	Parameter FLAG_02_M bound to: 6'b000010 
	Parameter FLAG_02_L bound to: 6'b000011 
	Parameter FLAG_03_M bound to: 6'b000100 
	Parameter FLAG_03_L bound to: 6'b000101 
	Parameter FLAG_04_M bound to: 6'b000110 
	Parameter FLAG_04_L bound to: 6'b000111 
	Parameter FLAG_05_M bound to: 6'b001000 
	Parameter FLAG_05_L bound to: 6'b001001 
	Parameter FLAG_06_M bound to: 6'b001010 
	Parameter FLAG_06_L bound to: 6'b001011 
	Parameter FLAG_07_M bound to: 6'b001100 
	Parameter FLAG_07_L bound to: 6'b001101 
	Parameter FLAG_08_M bound to: 6'b001110 
	Parameter FLAG_08_L bound to: 6'b001111 
	Parameter FLAG_09_M bound to: 6'b010000 
	Parameter FLAG_09_L bound to: 6'b010001 
	Parameter FLAG_10_M bound to: 6'b010010 
	Parameter FLAG_10_L bound to: 6'b010011 
	Parameter FLAG_11_M bound to: 6'b010100 
	Parameter FLAG_11_L bound to: 6'b010101 
	Parameter FLAG_12_M bound to: 6'b010110 
	Parameter FLAG_12_L bound to: 6'b010111 
	Parameter FLAG_13_M bound to: 6'b011000 
	Parameter FLAG_13_L bound to: 6'b011001 
	Parameter IN_01_M bound to: 6'b011010 
	Parameter IN_01_L bound to: 6'b011011 
	Parameter IN_02_M bound to: 6'b011100 
	Parameter IN_02_L bound to: 6'b011101 
	Parameter IN_03_M bound to: 6'b011110 
	Parameter IN_03_L bound to: 6'b011111 
	Parameter IN_04_M bound to: 6'b100000 
	Parameter IN_04_L bound to: 6'b100001 
	Parameter IN_05_M bound to: 6'b100010 
	Parameter IN_05_L bound to: 6'b100011 
	Parameter IN_06_M bound to: 6'b100100 
	Parameter IN_06_L bound to: 6'b100101 
	Parameter IN_07_M bound to: 6'b100110 
	Parameter IN_07_L bound to: 6'b100111 
	Parameter IN_08_M bound to: 6'b101000 
	Parameter IN_08_L bound to: 6'b101001 
	Parameter IN_09_M bound to: 6'b101010 
	Parameter IN_09_L bound to: 6'b101011 
	Parameter IN_10_M bound to: 6'b101100 
	Parameter IN_10_L bound to: 6'b101101 
	Parameter IN_11_M bound to: 6'b101110 
	Parameter IN_11_L bound to: 6'b101111 
	Parameter IN_12_M bound to: 6'b110000 
	Parameter IN_12_L bound to: 6'b110001 
	Parameter IN_13_M bound to: 6'b110010 
	Parameter IN_13_L bound to: 6'b110011 
INFO: [Synth 8-638] synthesizing module 'pin_rx' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/Mod_COM_pines_A/pin_rx.sv:17]
	Parameter BAUD bound to: 3126 - type: integer 
	Parameter IDLE bound to: 1'b0 
	Parameter WAIT bound to: 1'b1 
	Parameter RCV bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'divisor_f__parameterized4' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/UART/UART.srcs/sources_1/new/divisor_f.sv:14]
	Parameter div bound to: 3126 - type: integer 
	Parameter div2 bound to: 10 - type: integer 
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divisor_f__parameterized4' (29#1) [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/UART/UART.srcs/sources_1/new/divisor_f.sv:14]
WARNING: [Synth 8-350] instance 'baudgen1' of module 'divisor_f' requires 4 connections, but only 3 given [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/Mod_COM_pines_A/pin_rx.sv:52]
INFO: [Synth 8-638] synthesizing module 'div_f_pin' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/Mod_COM_pines_A/div_f_pin.sv:16]
	Parameter div bound to: 3126 - type: integer 
	Parameter N bound to: 12 - type: integer 
	Parameter M2 bound to: 1563 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'div_f_pin' (30#1) [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/Mod_COM_pines_A/div_f_pin.sv:16]
INFO: [Synth 8-256] done synthesizing module 'pin_rx' (31#1) [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/Mod_COM_pines_A/pin_rx.sv:17]
INFO: [Synth 8-638] synthesizing module 'pin_tx' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/Mod_COM_pines_A/pin_tx.sv:19]
	Parameter BAUD bound to: 3126 - type: integer 
	Parameter SENDRATE bound to: 133280 - type: integer 
INFO: [Synth 8-638] synthesizing module 'signal_gen_pin' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/Mod_COM_pines_A/signal_gen_pin.sv:3]
	Parameter BAUD bound to: 3126 - type: integer 
	Parameter SEND_RATE bound to: 133280 - type: integer 
	Parameter N bound to: 18 - type: integer 
	Parameter B bound to: 12 - type: integer 
	Parameter INACTIVO bound to: 2'b00 
	Parameter CONTINUO bound to: 2'b01 
	Parameter EVENTO bound to: 2'b10 
WARNING: [Synth 8-87] always_comb on 'en_clk_B_reg' did not result in combinational logic [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/Mod_COM_pines_A/signal_gen_pin.sv:68]
WARNING: [Synth 8-87] always_comb on 'load_reg' did not result in combinational logic [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/Mod_COM_pines_A/signal_gen_pin.sv:69]
INFO: [Synth 8-256] done synthesizing module 'signal_gen_pin' (32#1) [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/Mod_COM_pines_A/signal_gen_pin.sv:3]
WARNING: [Synth 8-350] instance 'dut0' of module 'signal_gen_pin' requires 9 connections, but only 6 given [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/Mod_COM_pines_A/pin_tx.sv:47]
INFO: [Synth 8-256] done synthesizing module 'pin_tx' (33#1) [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/Mod_COM_pines_A/pin_tx.sv:19]
WARNING: [Synth 8-350] instance 'TX0' of module 'pin_tx' requires 6 connections, but only 5 given [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/Mod_COM_pines_A/pack_ext.sv:948]
INFO: [Synth 8-256] done synthesizing module 'pack_ext' (34#1) [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/Mod_COM_pines_A/pack_ext.sv:9]
INFO: [Synth 8-256] done synthesizing module 'package_ext' (35#1) [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/Mod_COM_pines_A/package_ext.v:6]
INFO: [Synth 8-256] done synthesizing module 'SDC_CLL_package_ext_0_1' (36#1) [c:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_package_ext_0_1/synth/SDC_CLL_package_ext_0_1.v:57]
WARNING: [Synth 8-689] width (10) of port connection 'in_10' does not match port width (14) of module 'SDC_CLL_package_ext_0_1' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/hdl/SDC_CLL.v:231]
WARNING: [Synth 8-350] instance 'package_ext_0' of module 'SDC_CLL_package_ext_0_1' requires 38 connections, but only 33 given [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/hdl/SDC_CLL.v:220]
INFO: [Synth 8-638] synthesizing module 'SDC_CLL_pre_process_0_0' [c:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_pre_process_0_0/synth/SDC_CLL_pre_process_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'pre_process' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/pre_process.v:3]
	Parameter Q bound to: 15 - type: integer 
	Parameter N bound to: 28 - type: integer 
	Parameter kcM_1 bound to: 425984 - type: integer 
	Parameter TiM_1 bound to: 2818048 - type: integer 
	Parameter TdM_1 bound to: 16384 - type: integer 
	Parameter kcM_2 bound to: 425984 - type: integer 
	Parameter TiM_2 bound to: 2818048 - type: integer 
	Parameter TdM_2 bound to: 16384 - type: integer 
	Parameter kcM_3 bound to: 425984 - type: integer 
	Parameter TiM_3 bound to: 2818048 - type: integer 
	Parameter TdM_3 bound to: 16384 - type: integer 
INFO: [Synth 8-638] synthesizing module 'm3an' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/m3an.sv:3]
	Parameter Q bound to: 15 - type: integer 
	Parameter N bound to: 28 - type: integer 
	Parameter TRES bound to: 98304 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'm3an' (37#1) [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/m3an.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/pre_process.v:235]
WARNING: [Synth 8-567] referenced signal 'auxm_1' should be on the sensitivity list [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/pre_process.v:234]
WARNING: [Synth 8-567] referenced signal 'yT1_1' should be on the sensitivity list [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/pre_process.v:234]
WARNING: [Synth 8-567] referenced signal 'yT2_1' should be on the sensitivity list [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/pre_process.v:234]
WARNING: [Synth 8-567] referenced signal 'yT3_1' should be on the sensitivity list [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/pre_process.v:234]
INFO: [Synth 8-226] default block is never used [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/pre_process.v:258]
WARNING: [Synth 8-567] referenced signal 'auxm_2' should be on the sensitivity list [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/pre_process.v:257]
WARNING: [Synth 8-567] referenced signal 'yT1_2' should be on the sensitivity list [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/pre_process.v:257]
WARNING: [Synth 8-567] referenced signal 'yT2_2' should be on the sensitivity list [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/pre_process.v:257]
WARNING: [Synth 8-567] referenced signal 'yT3_2' should be on the sensitivity list [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/pre_process.v:257]
INFO: [Synth 8-226] default block is never used [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/pre_process.v:281]
WARNING: [Synth 8-567] referenced signal 'auxm_3' should be on the sensitivity list [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/pre_process.v:280]
WARNING: [Synth 8-567] referenced signal 'yT1_3' should be on the sensitivity list [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/pre_process.v:280]
WARNING: [Synth 8-567] referenced signal 'yT2_3' should be on the sensitivity list [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/pre_process.v:280]
WARNING: [Synth 8-567] referenced signal 'yT3_3' should be on the sensitivity list [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/pre_process.v:280]
INFO: [Synth 8-256] done synthesizing module 'pre_process' (38#1) [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/pre_process.v:3]
INFO: [Synth 8-256] done synthesizing module 'SDC_CLL_pre_process_0_0' (39#1) [c:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_pre_process_0_0/synth/SDC_CLL_pre_process_0_0.v:57]
WARNING: [Synth 8-350] instance 'pre_process_0' of module 'SDC_CLL_pre_process_0_0' requires 45 connections, but only 33 given [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/hdl/SDC_CLL.v:254]
INFO: [Synth 8-638] synthesizing module 'SDC_CLL_process_v_0_0' [c:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_process_v_0_0/synth/SDC_CLL_process_v_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'process_v' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/UART/UART.srcs/sources_1/new/process_v.v:4]
	Parameter L bound to: 10 - type: integer 
	Parameter res_1 bound to: 1023 - type: integer 
	Parameter Q bound to: 15 - type: integer 
	Parameter N bound to: 28 - type: integer 
	Parameter c1 bound to: 250 - type: integer 
	Parameter c2 bound to: 625000 - type: integer 
	Parameter NB bound to: 3276 - type: integer 
	Parameter OFF bound to: 2'b00 
	Parameter MANUAL bound to: 2'b01 
	Parameter PID bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'modo_pid' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/modo_pid.sv:5]
	Parameter Q bound to: 15 - type: integer 
	Parameter N bound to: 28 - type: integer 
	Parameter tm bound to: 512000 - type: integer 
	Parameter du_max bound to: 3276800 - type: integer 
	Parameter uk_max bound to: 3276800 - type: integer 
	Parameter uk_min bound to: 0 - type: integer 
	Parameter DOS bound to: 65536 - type: integer 
	Parameter UNO bound to: 32768 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'modo_pid' (40#1) [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/modo_pid.sv:5]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/UART/UART.srcs/sources_1/new/process_v.v:146]
INFO: [Synth 8-638] synthesizing module 'Vrms_DC_lineal' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/Vrms_DC_lineal.sv:3]
	Parameter Q bound to: 15 - type: integer 
	Parameter N bound to: 28 - type: integer 
	Parameter DIEZ bound to: 327680 - type: integer 
	Parameter CIEN bound to: 3276800 - type: integer 
	Parameter a0 bound to: 30698 - type: integer 
	Parameter a1 bound to: 2120016 - type: integer 
	Parameter a2 bound to: 2924014 - type: integer 
	Parameter a3 bound to: 3225664 - type: integer 
	Parameter a4 bound to: 1663786 - type: integer 
	Parameter a5 bound to: 327619 - type: integer 
	Parameter k bound to: 72090 - type: integer 
	Parameter Vrms_max bound to: 7031490 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Vrms_DC_lineal' (41#1) [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/Vrms_DC_lineal.sv:3]
INFO: [Synth 8-638] synthesizing module 'control_value' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/modo_manual.sv:3]
	Parameter L bound to: 10 - type: integer 
	Parameter val_1 bound to: 1023 - type: integer 
	Parameter Q bound to: 15 - type: integer 
	Parameter N bound to: 28 - type: integer 
	Parameter DIEZ bound to: 327680 - type: integer 
	Parameter CIEN bound to: 3276800 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_value' (42#1) [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/modo_manual.sv:3]
INFO: [Synth 8-638] synthesizing module 'divisor_f__parameterized5' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/UART/UART.srcs/sources_1/new/divisor_f.sv:14]
	Parameter div bound to: 250 - type: integer 
	Parameter div2 bound to: 10 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divisor_f__parameterized5' (42#1) [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/UART/UART.srcs/sources_1/new/divisor_f.sv:14]
WARNING: [Synth 8-350] instance 'clk_gen' of module 'divisor_f' requires 4 connections, but only 3 given [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/UART/UART.srcs/sources_1/new/process_v.v:192]
INFO: [Synth 8-638] synthesizing module 'rediv_f' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/rediv_f.sv:3]
	Parameter div bound to: 625000 - type: integer 
	Parameter div2 bound to: 250 - type: integer 
	Parameter div3 bound to: 350 - type: integer 
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rediv_f' (43#1) [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/rediv_f.sv:3]
WARNING: [Synth 8-350] instance 'clk_ctrl' of module 'rediv_f' requires 6 connections, but only 5 given [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/UART/UART.srcs/sources_1/new/process_v.v:198]
INFO: [Synth 8-256] done synthesizing module 'process_v' (44#1) [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/UART/UART.srcs/sources_1/new/process_v.v:4]
INFO: [Synth 8-256] done synthesizing module 'SDC_CLL_process_v_0_0' (45#1) [c:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_process_v_0_0/synth/SDC_CLL_process_v_0_0.v:57]
WARNING: [Synth 8-350] instance 'process_v_0' of module 'SDC_CLL_process_v_0_0' requires 12 connections, but only 10 given [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/hdl/SDC_CLL.v:288]
INFO: [Synth 8-256] done synthesizing module 'SDC_CLL' (46#1) [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/hdl/SDC_CLL.v:13]
INFO: [Synth 8-256] done synthesizing module 'SDC_CLL_wrapper' (47#1) [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/hdl/SDC_CLL_wrapper.v:12]
WARNING: [Synth 8-3331] design control_value has unconnected port clk
WARNING: [Synth 8-3331] design pre_process has unconnected port modo[20]
WARNING: [Synth 8-3331] design pre_process has unconnected port modo[19]
WARNING: [Synth 8-3331] design pre_process has unconnected port modo[18]
WARNING: [Synth 8-3331] design pre_process has unconnected port modo[17]
WARNING: [Synth 8-3331] design pre_process has unconnected port modo[16]
WARNING: [Synth 8-3331] design pre_process has unconnected port modo[15]
WARNING: [Synth 8-3331] design pre_process has unconnected port modo[14]
WARNING: [Synth 8-3331] design pre_process has unconnected port modo[13]
WARNING: [Synth 8-3331] design pre_process has unconnected port modo[12]
WARNING: [Synth 8-3331] design pre_process has unconnected port modo[11]
WARNING: [Synth 8-3331] design pre_process has unconnected port modo[10]
WARNING: [Synth 8-3331] design pre_process has unconnected port modo[9]
WARNING: [Synth 8-3331] design pre_process has unconnected port modo[8]
WARNING: [Synth 8-3331] design pre_process has unconnected port modo[7]
WARNING: [Synth 8-3331] design pre_process has unconnected port modo[6]
WARNING: [Synth 8-3331] design pre_process has unconnected port sensor[20]
WARNING: [Synth 8-3331] design pre_process has unconnected port sensor[19]
WARNING: [Synth 8-3331] design pre_process has unconnected port sensor[18]
WARNING: [Synth 8-3331] design pre_process has unconnected port sensor[17]
WARNING: [Synth 8-3331] design pre_process has unconnected port sensor[16]
WARNING: [Synth 8-3331] design pre_process has unconnected port sensor[15]
WARNING: [Synth 8-3331] design pre_process has unconnected port sensor[14]
WARNING: [Synth 8-3331] design pre_process has unconnected port sensor[13]
WARNING: [Synth 8-3331] design pre_process has unconnected port sensor[12]
WARNING: [Synth 8-3331] design pre_process has unconnected port sensor[11]
WARNING: [Synth 8-3331] design pre_process has unconnected port sensor[10]
WARNING: [Synth 8-3331] design pre_process has unconnected port sensor[9]
WARNING: [Synth 8-3331] design pre_process has unconnected port sensor[8]
WARNING: [Synth 8-3331] design pre_process has unconnected port sensor[7]
WARNING: [Synth 8-3331] design pre_process has unconnected port sensor[6]
WARNING: [Synth 8-3331] design pre_process has unconnected port config_mode[20]
WARNING: [Synth 8-3331] design pre_process has unconnected port config_mode[19]
WARNING: [Synth 8-3331] design pre_process has unconnected port config_mode[18]
WARNING: [Synth 8-3331] design pre_process has unconnected port config_mode[17]
WARNING: [Synth 8-3331] design pre_process has unconnected port config_mode[16]
WARNING: [Synth 8-3331] design pre_process has unconnected port config_mode[15]
WARNING: [Synth 8-3331] design pre_process has unconnected port config_mode[14]
WARNING: [Synth 8-3331] design pre_process has unconnected port config_mode[13]
WARNING: [Synth 8-3331] design pre_process has unconnected port config_mode[12]
WARNING: [Synth 8-3331] design pre_process has unconnected port config_mode[11]
WARNING: [Synth 8-3331] design pre_process has unconnected port config_mode[10]
WARNING: [Synth 8-3331] design pre_process has unconnected port config_mode[9]
WARNING: [Synth 8-3331] design pre_process has unconnected port config_mode[8]
WARNING: [Synth 8-3331] design pre_process has unconnected port config_mode[7]
WARNING: [Synth 8-3331] design pre_process has unconnected port config_mode[6]
WARNING: [Synth 8-3331] design pre_process has unconnected port config_mode[5]
WARNING: [Synth 8-3331] design pre_process has unconnected port config_mode[4]
WARNING: [Synth 8-3331] design pre_process has unconnected port config_mode[3]
WARNING: [Synth 8-3331] design pre_process has unconnected port config_mode[2]
WARNING: [Synth 8-3331] design pre_process has unconnected port config_mode[1]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_1[27]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_1[26]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_1[25]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_1[24]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_1[23]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_1[8]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_1[7]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_1[6]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_1[5]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_1[4]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_1[3]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_1[2]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_1[1]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_1[0]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_2[27]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_2[26]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_2[25]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_2[24]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_2[23]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_2[8]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_2[7]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_2[6]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_2[5]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_2[4]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_2[3]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_2[2]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_2[1]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_2[0]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_3[27]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_3[26]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_3[25]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_3[24]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_3[23]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_3[8]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_3[7]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_3[6]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_3[5]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_3[4]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_3[3]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_3[2]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_3[1]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_3[0]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_4[27]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_4[26]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_4[25]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_4[24]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_4[23]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_4[8]
WARNING: [Synth 8-3331] design fixedPoint has unconnected port ent_4[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 369.738 ; gain = 163.258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin div_Vg:in1[27] to constant 0 [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/bits2temp1.v:36]
WARNING: [Synth 8-3295] tying undriven pin div_Vg:in1[14] to constant 0 [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/bits2temp1.v:36]
WARNING: [Synth 8-3295] tying undriven pin div_Vg:in1[13] to constant 0 [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/bits2temp1.v:36]
WARNING: [Synth 8-3295] tying undriven pin div_Vg:in1[12] to constant 0 [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/bits2temp1.v:36]
WARNING: [Synth 8-3295] tying undriven pin div_Vg:in1[11] to constant 0 [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/bits2temp1.v:36]
WARNING: [Synth 8-3295] tying undriven pin div_Vg:in1[10] to constant 0 [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/bits2temp1.v:36]
WARNING: [Synth 8-3295] tying undriven pin div_Vg:in1[9] to constant 0 [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/bits2temp1.v:36]
WARNING: [Synth 8-3295] tying undriven pin div_Vg:in1[8] to constant 0 [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/bits2temp1.v:36]
WARNING: [Synth 8-3295] tying undriven pin div_Vg:in1[7] to constant 0 [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/bits2temp1.v:36]
WARNING: [Synth 8-3295] tying undriven pin div_Vg:in1[6] to constant 0 [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/bits2temp1.v:36]
WARNING: [Synth 8-3295] tying undriven pin div_Vg:in1[5] to constant 0 [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/bits2temp1.v:36]
WARNING: [Synth 8-3295] tying undriven pin div_Vg:in1[4] to constant 0 [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/bits2temp1.v:36]
WARNING: [Synth 8-3295] tying undriven pin div_Vg:in1[3] to constant 0 [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/bits2temp1.v:36]
WARNING: [Synth 8-3295] tying undriven pin div_Vg:in1[2] to constant 0 [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/bits2temp1.v:36]
WARNING: [Synth 8-3295] tying undriven pin div_Vg:in1[1] to constant 0 [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/bits2temp1.v:36]
WARNING: [Synth 8-3295] tying undriven pin div_Vg:in1[0] to constant 0 [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/bits2temp1.v:36]
WARNING: [Synth 8-3295] tying undriven pin TX0:en_signal to constant 0 [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/Mod_COM_pines_A/pack_ext.sv:948]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 369.738 ; gain = 163.258
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_clk_wiz_0_0/SDC_CLL_clk_wiz_0_0_board.xdc] for cell 'SDC_CLL_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_clk_wiz_0_0/SDC_CLL_clk_wiz_0_0_board.xdc] for cell 'SDC_CLL_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_clk_wiz_0_0/SDC_CLL_clk_wiz_0_0.xdc] for cell 'SDC_CLL_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_clk_wiz_0_0/SDC_CLL_clk_wiz_0_0.xdc] for cell 'SDC_CLL_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_clk_wiz_0_0/SDC_CLL_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SDC_CLL_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SDC_CLL_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led2[2]'. [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2[1]'. [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2[0]'. [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led3[2]'. [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led3[1]'. [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led3[0]'. [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_02'. [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC_1'. [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SDC_CLL_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SDC_CLL_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SDC_CLL_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SDC_CLL_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 699.402 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 699.402 ; gain = 492.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 699.402 ; gain = 492.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for SDC_CLL_i/clk_wiz_0/inst. (constraint file  C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.runs/synth_1/dont_touch.xdc, line 43).
Applied set_property DONT_TOUCH = true for SDC_CLL_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SDC_CLL_i/AD1_driver_v_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SDC_CLL_i/AD1_driver_v_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SDC_CLL_i/AD1_driver_v_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SDC_CLL_i/PWM_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SDC_CLL_i/alarm_HT_v_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SDC_CLL_i/clk_box_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SDC_CLL_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SDC_CLL_i/fixedPoint_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SDC_CLL_i/package_ext_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SDC_CLL_i/pre_process_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SDC_CLL_i/process_v_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 699.402 ; gain = 492.922
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "CS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_read" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'yT_filt_reg[27:0]' into 'u1_reg[27:0]' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/new/lowpass_filter.sv:84]
INFO: [Synth 8-802] inferred FSM for state register 'state_rcv_reg' in module 'pack_ext'
INFO: [Synth 8-802] inferred FSM for state register 'state_send_reg' in module 'pack_ext'
INFO: [Synth 8-5546] ROM "out_20" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_19" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_18" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_17" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_15" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_14" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_09" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_08" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_07" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_06" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_05" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_04" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_03" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_02" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_01" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "capt_data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'res_reg' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/UART/UART.srcs/sources_1/imports/src/qadd.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'load_reg' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/Mod_COM_pines_A/signal_gen_pin.sv:69]
WARNING: [Synth 8-327] inferring latch for variable 'en_clk_B_reg' [C:/Users/CePIA_Instr/Desktop/Hardware/Cargas/28_11/Mod_COM_pines_A/signal_gen_pin.sv:68]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  SELECT |                           000000 |                           000000
                 RCV1_P1 |                           000001 |                           000001
                 RCV1_P2 |                           000010 |                           000010
                 RCV1_P3 |                           000011 |                           000011
                 RCV2_P1 |                           000100 |                           000100
                 RCV2_P2 |                           000101 |                           000101
                 RCV2_P3 |                           000110 |                           000110
                 RCV3_P1 |                           000111 |                           000111
                 RCV3_P2 |                           001000 |                           001000
                 RCV3_P3 |                           001001 |                           001001
                 RCV4_P1 |                           001010 |                           001010
                 RCV4_P2 |                           001011 |                           001011
                 RCV4_P3 |                           001100 |                           001100
                 RCV5_P1 |                           001101 |                           001101
                 RCV5_P2 |                           001110 |                           001110
                 RCV5_P3 |                           001111 |                           001111
                 RCV6_P1 |                           010000 |                           010000
                 RCV6_P2 |                           010001 |                           010001
                 RCV6_P3 |                           010010 |                           010010
                 RCV7_P1 |                           010011 |                           010011
                 RCV7_P2 |                           010100 |                           010100
                 RCV7_P3 |                           010101 |                           010101
                 RCV8_P1 |                           010110 |                           010110
                 RCV8_P2 |                           010111 |                           010111
                 RCV8_P3 |                           011000 |                           011000
                 RCV9_P1 |                           011001 |                           011001
                 RCV9_P2 |                           011010 |                           011010
                 RCV9_P3 |                           011011 |                           011011
                RCV10_P1 |                           011100 |                           011100
                RCV10_P2 |                           011101 |                           011101
                RCV10_P3 |                           011110 |                           011110
                RCV11_P1 |                           011111 |                           011111
                RCV11_P2 |                           100000 |                           100000
                RCV11_P3 |                           100001 |                           100001
                RCV12_P1 |                           100010 |                           100010
                RCV12_P2 |                           100011 |                           100011
                RCV12_P3 |                           100100 |                           100100
                RCV13_P1 |                           100101 |                           100101
                RCV13_P2 |                           100110 |                           100110
                RCV13_P3 |                           100111 |                           100111
                RCV14_P1 |                           101000 |                           101000
                RCV14_P2 |                           101001 |                           101001
                RCV14_P3 |                           101010 |                           101010
                RCV15_P1 |                           101011 |                           101011
                RCV15_P2 |                           101100 |                           101100
                RCV15_P3 |                           101101 |                           101101
                RCV16_P1 |                           101110 |                           101110
                RCV16_P2 |                           101111 |                           101111
                RCV16_P3 |                           110000 |                           110000
                RCV17_P1 |                           110001 |                           110001
                RCV17_P2 |                           110010 |                           110010
                RCV17_P3 |                           110011 |                           110011
                RCV18_P1 |                           110100 |                           110100
                RCV18_P2 |                           110101 |                           110101
                RCV18_P3 |                           110110 |                           110110
                RCV19_P1 |                           110111 |                           110111
                RCV19_P2 |                           111000 |                           111000
                RCV19_P3 |                           111001 |                           111001
                RCV20_P1 |                           111010 |                           111010
                RCV20_P2 |                           111011 |                           111011
                RCV20_P3 |                           111100 |                           111100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_rcv_reg' using encoding 'sequential' in module 'pack_ext'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               FLAG_01_M |                           000000 |                           000000
                 IN_01_M |                           000001 |                           011010
               FLAG_01_L |                           000010 |                           000001
                 IN_01_L |                           000011 |                           011011
               FLAG_02_M |                           000100 |                           000010
                 IN_02_M |                           000101 |                           011100
               FLAG_02_L |                           000110 |                           000011
                 IN_02_L |                           000111 |                           011101
               FLAG_03_M |                           001000 |                           000100
                 IN_03_M |                           001001 |                           011110
               FLAG_03_L |                           001010 |                           000101
                 IN_03_L |                           001011 |                           011111
               FLAG_04_M |                           001100 |                           000110
                 IN_04_M |                           001101 |                           100000
               FLAG_04_L |                           001110 |                           000111
                 IN_04_L |                           001111 |                           100001
               FLAG_05_M |                           010000 |                           001000
                 IN_05_M |                           010001 |                           100010
               FLAG_05_L |                           010010 |                           001001
                 IN_05_L |                           010011 |                           100011
               FLAG_06_M |                           010100 |                           001010
                 IN_06_M |                           010101 |                           100100
               FLAG_06_L |                           010110 |                           001011
                 IN_06_L |                           010111 |                           100101
               FLAG_07_M |                           011000 |                           001100
                 IN_07_M |                           011001 |                           100110
               FLAG_07_L |                           011010 |                           001101
                 IN_07_L |                           011011 |                           100111
               FLAG_08_M |                           011100 |                           001110
                 IN_08_M |                           011101 |                           101000
               FLAG_08_L |                           011110 |                           001111
                 IN_08_L |                           011111 |                           101001
               FLAG_09_M |                           100000 |                           010000
                 IN_09_M |                           100001 |                           101010
               FLAG_09_L |                           100010 |                           010001
                 IN_09_L |                           100011 |                           101011
               FLAG_10_M |                           100100 |                           010010
                 IN_10_M |                           100101 |                           101100
               FLAG_10_L |                           100110 |                           010011
                 IN_10_L |                           100111 |                           101101
               FLAG_11_M |                           101000 |                           010100
                 IN_11_M |                           101001 |                           101110
               FLAG_11_L |                           101010 |                           010101
                 IN_11_L |                           101011 |                           101111
               FLAG_12_M |                           101100 |                           010110
                 IN_12_M |                           101101 |                           110000
               FLAG_12_L |                           101110 |                           010111
                 IN_12_L |                           101111 |                           110001
               FLAG_13_M |                           110000 |                           011000
                 IN_13_M |                           110001 |                           110010
               FLAG_13_L |                           110010 |                           011001
                 IN_13_L |                           110011 |                           110011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_send_reg' using encoding 'sequential' in module 'pack_ext'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 699.402 ; gain = 492.922
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'SDC_CLL_i/alarm_HT_v_0/inst/alarm/filt1_1/neg1' (negar) to 'SDC_CLL_i/alarm_HT_v_0/inst/alarm/filt1_1/neg2'

Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |bits2temp1                       |           9|      7701|
|2     |alarm_HT__GC0                    |           1|     20905|
|3     |SDC_CLL_clk_wiz_0_0_clk_wiz__GC0 |           1|         6|
|4     |process_v__GB0                   |           1|     20722|
|5     |process_v__GB1                   |           1|     16412|
|6     |SDC_CLL__GC0                     |           1|     17177|
+------+---------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 33    
	   3 Input     27 Bit       Adders := 76    
	   2 Input     27 Bit       Adders := 38    
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 67    
	   2 Input      5 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               54 Bit    Registers := 33    
	               28 Bit    Registers := 122   
	               21 Bit    Registers := 20    
	               20 Bit    Registers := 3     
	               18 Bit    Registers := 1     
	               12 Bit    Registers := 9     
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 28    
	                6 Bit    Registers := 67    
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 52    
+---Multipliers : 
	                42x42  Multipliers := 48    
+---Muxes : 
	   2 Input     54 Bit        Muxes := 33    
	   2 Input     42 Bit        Muxes := 96    
	   3 Input     28 Bit        Muxes := 33    
	   2 Input     28 Bit        Muxes := 483   
	   5 Input     28 Bit        Muxes := 38    
	   4 Input     28 Bit        Muxes := 5     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 2     
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 12    
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	  52 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 33    
	  82 Input      6 Bit        Muxes := 1     
	  52 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 258   
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
	  61 Input      1 Bit        Muxes := 23    
	  52 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module divisor_f__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module qdiv__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               54 Bit    Registers := 1     
	               28 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     54 Bit        Muxes := 1     
	   3 Input     28 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module div_v__1 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module divisor_f__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module qdiv__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               54 Bit    Registers := 1     
	               28 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     54 Bit        Muxes := 1     
	   3 Input     28 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module div_v__2 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module qmult__1 
Detailed RTL Component Info : 
+---Multipliers : 
	                42x42  Multipliers := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
Module negar__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module qadd__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   5 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module negar__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module divisor_f__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module qdiv__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               54 Bit    Registers := 1     
	               28 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     54 Bit        Muxes := 1     
	   3 Input     28 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module div_v__3 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module qmult__2 
Detailed RTL Component Info : 
+---Multipliers : 
	                42x42  Multipliers := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
Module bits2temp1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module negar__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module negar__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module qmult__3 
Detailed RTL Component Info : 
+---Multipliers : 
	                42x42  Multipliers := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
Module qmult__4 
Detailed RTL Component Info : 
+---Multipliers : 
	                42x42  Multipliers := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
Module qmult__5 
Detailed RTL Component Info : 
+---Multipliers : 
	                42x42  Multipliers := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
Module qmult__6 
Detailed RTL Component Info : 
+---Multipliers : 
	                42x42  Multipliers := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
Module qmult__7 
Detailed RTL Component Info : 
+---Multipliers : 
	                42x42  Multipliers := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
Module qmult__8 
Detailed RTL Component Info : 
+---Multipliers : 
	                42x42  Multipliers := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
Module qadd__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   5 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module qadd__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   5 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module qadd__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   5 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module qadd__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   5 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module qadd__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   5 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module qmult__9 
Detailed RTL Component Info : 
+---Multipliers : 
	                42x42  Multipliers := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
Module qmult__10 
Detailed RTL Component Info : 
+---Multipliers : 
	                42x42  Multipliers := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
Module qmult__11 
Detailed RTL Component Info : 
+---Multipliers : 
	                42x42  Multipliers := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
Module qmult__12 
Detailed RTL Component Info : 
+---Multipliers : 
	                42x42  Multipliers := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
Module qmult__13 
Detailed RTL Component Info : 
+---Multipliers : 
	                42x42  Multipliers := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
Module qadd__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   5 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module qadd__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   5 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module qadd__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   5 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module qadd__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   5 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module negar__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module qadd__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   5 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module lowpass_filter 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 11    
Module alarm_HT 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module divisor_f__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module qdiv__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               54 Bit    Registers := 1     
	               28 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     54 Bit        Muxes := 1     
	   3 Input     28 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module div_v__4 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module qmult__14 
Detailed RTL Component Info : 
+---Multipliers : 
	                42x42  Multipliers := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
Module negar__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module qmult__15 
Detailed RTL Component Info : 
+---Multipliers : 
	                42x42  Multipliers := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
Module divisor_f__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module qdiv__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               54 Bit    Registers := 1     
	               28 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     54 Bit        Muxes := 1     
	   3 Input     28 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module div_v__5 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module qadd__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   5 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module negar__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module qadd__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   5 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module qmult__16 
Detailed RTL Component Info : 
+---Multipliers : 
	                42x42  Multipliers := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
Module qadd__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   5 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module qadd__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   5 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module qmult__17 
Detailed RTL Component Info : 
+---Multipliers : 
	                42x42  Multipliers := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
Module qmult__18 
Detailed RTL Component Info : 
+---Multipliers : 
	                42x42  Multipliers := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
Module qmult__19 
Detailed RTL Component Info : 
+---Multipliers : 
	                42x42  Multipliers := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
Module qmult__20 
Detailed RTL Component Info : 
+---Multipliers : 
	                42x42  Multipliers := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
Module qmult__21 
Detailed RTL Component Info : 
+---Multipliers : 
	                42x42  Multipliers := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
Module qadd__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   5 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module qadd__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   5 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module qadd__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   5 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module modo_pid 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 3     
Module divisor_f__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module qdiv__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               54 Bit    Registers := 1     
	               28 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     54 Bit        Muxes := 1     
	   3 Input     28 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module div_v__6 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module divisor_f__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module rediv_f 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module qmult 
Detailed RTL Component Info : 
+---Multipliers : 
	                42x42  Multipliers := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
Module qmult__22 
Detailed RTL Component Info : 
+---Multipliers : 
	                42x42  Multipliers := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
Module qmult__23 
Detailed RTL Component Info : 
+---Multipliers : 
	                42x42  Multipliers := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
Module qmult__24 
Detailed RTL Component Info : 
+---Multipliers : 
	                42x42  Multipliers := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
Module qmult__25 
Detailed RTL Component Info : 
+---Multipliers : 
	                42x42  Multipliers := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
Module qmult__26 
Detailed RTL Component Info : 
+---Multipliers : 
	                42x42  Multipliers := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
Module qmult__27 
Detailed RTL Component Info : 
+---Multipliers : 
	                42x42  Multipliers := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
Module qmult__28 
Detailed RTL Component Info : 
+---Multipliers : 
	                42x42  Multipliers := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
Module qmult__29 
Detailed RTL Component Info : 
+---Multipliers : 
	                42x42  Multipliers := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
Module qmult__30 
Detailed RTL Component Info : 
+---Multipliers : 
	                42x42  Multipliers := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
Module qmult__31 
Detailed RTL Component Info : 
+---Multipliers : 
	                42x42  Multipliers := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
Module negar__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module negar__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module qadd__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   5 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module qadd__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   5 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module qadd__21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   5 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module qadd__22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   5 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module qadd__23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   5 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Vrms_DC_lineal 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
Module qadd__24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   5 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module negar 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module process_v 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 10    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   4 Input     28 Bit        Muxes := 2     
Module AD_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module AD_driver__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module AD_driver__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module divisor_f 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module PWM_sv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	   3 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module divisor_f__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module divisor_f__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module divisor_f__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module divisor_f__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module div_f_pin 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module pin_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 2     
Module signal_gen_pin 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module pin_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pack_ext 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 20    
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 28    
	                1 Bit    Registers := 2     
+---Muxes : 
	  52 Input      8 Bit        Muxes := 1     
	  82 Input      6 Bit        Muxes := 1     
	  52 Input      6 Bit        Muxes := 1     
	  61 Input      1 Bit        Muxes := 23    
	  52 Input      1 Bit        Muxes := 3     
Module qadd__27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   5 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module qadd__26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   5 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module divisor_f__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module qdiv__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               54 Bit    Registers := 1     
	               28 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     54 Bit        Muxes := 1     
	   3 Input     28 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module div_v__7 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module qadd__29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   5 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module qadd__28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   5 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module divisor_f__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module qdiv__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               54 Bit    Registers := 1     
	               28 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     54 Bit        Muxes := 1     
	   3 Input     28 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module div_v__8 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module qadd__25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   5 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module qadd 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     27 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   5 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module divisor_f__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module qdiv 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               54 Bit    Registers := 1     
	               28 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     54 Bit        Muxes := 1     
	   3 Input     28 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module div_v 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module pre_process 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 9     
	   4 Input     28 Bit        Muxes := 3     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 699.402 ; gain = 492.922
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is: PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP out_ctrl/mult1/a0, operation Mode is: A*B.
DSP Report: operator out_ctrl/mult1/a0 is absorbed into DSP out_ctrl/mult1/a0.
DSP Report: operator out_ctrl/mult1/a0 is absorbed into DSP out_ctrl/mult1/a0.
DSP Report: Generating DSP out_ctrl/mult1/a0, operation Mode is: PCIN+A*B.
DSP Report: operator out_ctrl/mult1/a0 is absorbed into DSP out_ctrl/mult1/a0.
DSP Report: operator out_ctrl/mult1/a0 is absorbed into DSP out_ctrl/mult1/a0.
DSP Report: Generating DSP out_ctrl/mult1/a0, operation Mode is: A*B.
DSP Report: operator out_ctrl/mult1/a0 is absorbed into DSP out_ctrl/mult1/a0.
DSP Report: operator out_ctrl/mult1/a0 is absorbed into DSP out_ctrl/mult1/a0.
DSP Report: Generating DSP out_ctrl/mult1/a0, operation Mode is: PCIN+A*B.
DSP Report: operator out_ctrl/mult1/a0 is absorbed into DSP out_ctrl/mult1/a0.
DSP Report: operator out_ctrl/mult1/a0 is absorbed into DSP out_ctrl/mult1/a0.
DSP Report: Generating DSP out_ctrl/mult1/a0, operation Mode is: PCIN+A*B.
DSP Report: operator out_ctrl/mult1/a0 is absorbed into DSP out_ctrl/mult1/a0.
DSP Report: operator out_ctrl/mult1/a0 is absorbed into DSP out_ctrl/mult1/a0.
DSP Report: Generating DSP out_ctrl/mult1/a0, operation Mode is: A*B.
DSP Report: operator out_ctrl/mult1/a0 is absorbed into DSP out_ctrl/mult1/a0.
DSP Report: operator out_ctrl/mult1/a0 is absorbed into DSP out_ctrl/mult1/a0.
DSP Report: Generating DSP out_ctrl/mult1/a0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out_ctrl/mult1/a0 is absorbed into DSP out_ctrl/mult1/a0.
DSP Report: operator out_ctrl/mult1/a0 is absorbed into DSP out_ctrl/mult1/a0.
DSP Report: Generating DSP out_ctrl/mult1/a0, operation Mode is: PCIN+A*B.
DSP Report: operator out_ctrl/mult1/a0 is absorbed into DSP out_ctrl/mult1/a0.
DSP Report: operator out_ctrl/mult1/a0 is absorbed into DSP out_ctrl/mult1/a0.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 699.402 ; gain = 492.922
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 699.402 ; gain = 492.922

Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |bits2temp1                       |           9|     10820|
|2     |alarm_HT__GC0                    |           1|     36828|
|3     |SDC_CLL_clk_wiz_0_0_clk_wiz__GC0 |           1|         6|
|4     |process_v__GB0                   |           1|     32503|
|5     |process_v__GB1                   |           1|     30590|
|6     |SDC_CLL__GC0                     |           1|     18106|
+------+---------------------------------+------------+----------+
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 384, Available = 90. Use report_utilization command for details.
DSP Report: Generating DSP mult1/a0, operation Mode is (post resource management): A*B.
DSP Report: operator mult1/a0 is absorbed into DSP mult1/a0.
DSP Report: operator mult1/a0 is absorbed into DSP mult1/a0.
DSP Report: Generating DSP mult1/a0, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator mult1/a0 is absorbed into DSP mult1/a0.
DSP Report: operator mult1/a0 is absorbed into DSP mult1/a0.
DSP Report: Generating DSP mult1/a0, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator mult1/a0 is absorbed into DSP mult1/a0.
DSP Report: operator mult1/a0 is absorbed into DSP mult1/a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP a0, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: operator a0 is absorbed into DSP a0.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name           | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qmult                 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|SDC_CLL_process_v_0_0 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|SDC_CLL_process_v_0_0 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|SDC_CLL_process_v_0_0 | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|SDC_CLL_process_v_0_0 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|SDC_CLL_process_v_0_0 | PCIN+A*B       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|SDC_CLL_process_v_0_0 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|SDC_CLL_process_v_0_0 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|SDC_CLL_process_v_0_0 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bits2temp1:/\div_Vg/uut/divider_copy_reg[52] )
WARNING: [Synth 8-3332] Sequential element (div_Vg/uut/divider_copy_reg[52]) is unused and will be removed from module bits2temp1.
WARNING: [Synth 8-3332] Sequential element (sum1/res_reg[27]) is unused and will be removed from module bits2temp1.
WARNING: [Synth 8-3332] Sequential element (sum1/res_reg[26]) is unused and will be removed from module bits2temp1.
WARNING: [Synth 8-3332] Sequential element (sum1/res_reg[25]) is unused and will be removed from module bits2temp1.
WARNING: [Synth 8-3332] Sequential element (sum1/res_reg[24]) is unused and will be removed from module bits2temp1.
WARNING: [Synth 8-3332] Sequential element (sum1/res_reg[23]) is unused and will be removed from module bits2temp1.
WARNING: [Synth 8-3332] Sequential element (sum1/res_reg[22]) is unused and will be removed from module bits2temp1.
WARNING: [Synth 8-3332] Sequential element (sum1/res_reg[21]) is unused and will be removed from module bits2temp1.
WARNING: [Synth 8-3332] Sequential element (sum1/res_reg[20]) is unused and will be removed from module bits2temp1.
WARNING: [Synth 8-3332] Sequential element (sum1/res_reg[19]) is unused and will be removed from module bits2temp1.
WARNING: [Synth 8-3332] Sequential element (sum1/res_reg[18]) is unused and will be removed from module bits2temp1.
WARNING: [Synth 8-3332] Sequential element (sum1/res_reg[17]) is unused and will be removed from module bits2temp1.
WARNING: [Synth 8-3332] Sequential element (sum1/res_reg[16]) is unused and will be removed from module bits2temp1.
WARNING: [Synth 8-3332] Sequential element (sum1/res_reg[15]) is unused and will be removed from module bits2temp1.
WARNING: [Synth 8-3332] Sequential element (sum1/res_reg[14]) is unused and will be removed from module bits2temp1.
WARNING: [Synth 8-3332] Sequential element (sum1/res_reg[13]) is unused and will be removed from module bits2temp1.
WARNING: [Synth 8-3332] Sequential element (sum1/res_reg[12]) is unused and will be removed from module bits2temp1.
WARNING: [Synth 8-3332] Sequential element (sum1/res_reg[11]) is unused and will be removed from module bits2temp1.
WARNING: [Synth 8-3332] Sequential element (sum1/res_reg[10]) is unused and will be removed from module bits2temp1.
WARNING: [Synth 8-3332] Sequential element (sum1/res_reg[9]) is unused and will be removed from module bits2temp1.
WARNING: [Synth 8-3332] Sequential element (sum1/res_reg[8]) is unused and will be removed from module bits2temp1.
WARNING: [Synth 8-3332] Sequential element (sum1/res_reg[7]) is unused and will be removed from module bits2temp1.
WARNING: [Synth 8-3332] Sequential element (sum1/res_reg[6]) is unused and will be removed from module bits2temp1.
WARNING: [Synth 8-3332] Sequential element (sum1/res_reg[5]) is unused and will be removed from module bits2temp1.
WARNING: [Synth 8-3332] Sequential element (sum1/res_reg[4]) is unused and will be removed from module bits2temp1.
WARNING: [Synth 8-3332] Sequential element (sum1/res_reg[3]) is unused and will be removed from module bits2temp1.
WARNING: [Synth 8-3332] Sequential element (sum1/res_reg[2]) is unused and will be removed from module bits2temp1.
WARNING: [Synth 8-3332] Sequential element (sum1/res_reg[1]) is unused and will be removed from module bits2temp1.
WARNING: [Synth 8-3332] Sequential element (sum1/res_reg[0]) is unused and will be removed from module bits2temp1.
WARNING: [Synth 8-3332] Sequential element (res_reg[26]) is unused and will be removed from module qadd__7.
WARNING: [Synth 8-3332] Sequential element (res_reg[25]) is unused and will be removed from module qadd__7.
WARNING: [Synth 8-3332] Sequential element (res_reg[24]) is unused and will be removed from module qadd__7.
WARNING: [Synth 8-3332] Sequential element (res_reg[23]) is unused and will be removed from module qadd__7.
WARNING: [Synth 8-3332] Sequential element (res_reg[22]) is unused and will be removed from module qadd__7.
WARNING: [Synth 8-3332] Sequential element (res_reg[21]) is unused and will be removed from module qadd__7.
WARNING: [Synth 8-3332] Sequential element (res_reg[20]) is unused and will be removed from module qadd__7.
WARNING: [Synth 8-3332] Sequential element (res_reg[19]) is unused and will be removed from module qadd__7.
WARNING: [Synth 8-3332] Sequential element (res_reg[18]) is unused and will be removed from module qadd__7.
WARNING: [Synth 8-3332] Sequential element (res_reg[17]) is unused and will be removed from module qadd__7.
WARNING: [Synth 8-3332] Sequential element (res_reg[16]) is unused and will be removed from module qadd__7.
WARNING: [Synth 8-3332] Sequential element (res_reg[15]) is unused and will be removed from module qadd__7.
WARNING: [Synth 8-3332] Sequential element (res_reg[14]) is unused and will be removed from module qadd__7.
WARNING: [Synth 8-3332] Sequential element (res_reg[13]) is unused and will be removed from module qadd__7.
WARNING: [Synth 8-3332] Sequential element (res_reg[12]) is unused and will be removed from module qadd__7.
WARNING: [Synth 8-3332] Sequential element (res_reg[11]) is unused and will be removed from module qadd__7.
WARNING: [Synth 8-3332] Sequential element (res_reg[10]) is unused and will be removed from module qadd__7.
WARNING: [Synth 8-3332] Sequential element (res_reg[9]) is unused and will be removed from module qadd__7.
WARNING: [Synth 8-3332] Sequential element (res_reg[8]) is unused and will be removed from module qadd__7.
WARNING: [Synth 8-3332] Sequential element (res_reg[7]) is unused and will be removed from module qadd__7.
WARNING: [Synth 8-3332] Sequential element (res_reg[6]) is unused and will be removed from module qadd__7.
WARNING: [Synth 8-3332] Sequential element (res_reg[5]) is unused and will be removed from module qadd__7.
WARNING: [Synth 8-3332] Sequential element (res_reg[4]) is unused and will be removed from module qadd__7.
WARNING: [Synth 8-3332] Sequential element (res_reg[3]) is unused and will be removed from module qadd__7.
WARNING: [Synth 8-3332] Sequential element (res_reg[2]) is unused and will be removed from module qadd__7.
WARNING: [Synth 8-3332] Sequential element (res_reg[1]) is unused and will be removed from module qadd__7.
WARNING: [Synth 8-3332] Sequential element (res_reg[0]) is unused and will be removed from module qadd__7.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/process_v_0/insti_0/pid2/div0/\uut/divider_copy_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/process_v_0/insti_0/\div0/uut/divider_copy_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/process_v_0/insti_0/\out_pid_reg[27] )
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/process_v_0/insti_0/pid2/div0/uut/divider_copy_reg[52]' (FDE) to 'SDC_CLL_i/process_v_0/insti_0/pid2/div0/uut/divider_copy_reg[51]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/process_v_0/insti_0/pid2/div0/\uut/divider_copy_reg[51] )
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/process_v_0/insti_0/div0/uut/divider_copy_reg[52]' (FDE) to 'SDC_CLL_i/process_v_0/insti_0/div0/uut/divider_copy_reg[51]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/process_v_0/insti_0/\div0/uut/divider_copy_reg[51] )
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/process_v_0/insti_0/pid2/div0/uut/divider_copy_reg[51]' (FDE) to 'SDC_CLL_i/process_v_0/insti_0/pid2/div0/uut/divider_copy_reg[50]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/process_v_0/insti_0/pid2/div0/\uut/divider_copy_reg[50] )
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/process_v_0/insti_0/div0/uut/divider_copy_reg[51]' (FDE) to 'SDC_CLL_i/process_v_0/insti_0/div0/uut/divider_copy_reg[50]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/process_v_0/insti_0/\div0/uut/divider_copy_reg[50] )
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/process_v_0/insti_0/pid2/div0/uut/divider_copy_reg[50]' (FDE) to 'SDC_CLL_i/process_v_0/insti_0/pid2/div0/uut/divider_copy_reg[49]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/process_v_0/insti_0/pid2/div0/\uut/divider_copy_reg[49] )
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/process_v_0/insti_0/div0/uut/divider_copy_reg[50]' (FDE) to 'SDC_CLL_i/process_v_0/insti_0/div0/uut/divider_copy_reg[49]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/process_v_0/insti_0/\div0/uut/divider_copy_reg[49] )
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/process_v_0/insti_0/pid2/div0/uut/divider_copy_reg[49]' (FDE) to 'SDC_CLL_i/process_v_0/insti_0/pid2/div0/uut/divider_copy_reg[48]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/process_v_0/insti_0/pid2/div0/\uut/divider_copy_reg[48] )
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/process_v_0/insti_0/div0/uut/divider_copy_reg[49]' (FDE) to 'SDC_CLL_i/process_v_0/insti_0/div0/uut/divider_copy_reg[48]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/process_v_0/insti_0/\div0/uut/divider_copy_reg[48] )
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/process_v_0/insti_0/pid2/div0/uut/divider_copy_reg[48]' (FDE) to 'SDC_CLL_i/process_v_0/insti_0/pid2/div0/uut/divider_copy_reg[47]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/process_v_0/insti_0/pid2/div0/\uut/divider_copy_reg[47] )
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/process_v_0/insti_0/pid2/div0/uut/divider_copy_reg[47]' (FDE) to 'SDC_CLL_i/process_v_0/insti_0/pid2/div0/uut/divider_copy_reg[46]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/process_v_0/insti_0/pid2/div0/\uut/divider_copy_reg[46] )
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/process_v_0/insti_0/pid2/div0/uut/divider_copy_reg[46]' (FDE) to 'SDC_CLL_i/process_v_0/insti_0/pid2/div0/uut/divider_copy_reg[45]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/process_v_0/insti_0/pid2/div0/\uut/divider_copy_reg[45] )
WARNING: [Synth 8-3332] Sequential element (uut/divider_copy_reg[52]) is unused and will be removed from module div_v__4.
WARNING: [Synth 8-3332] Sequential element (uut/divider_copy_reg[51]) is unused and will be removed from module div_v__4.
WARNING: [Synth 8-3332] Sequential element (uut/divider_copy_reg[50]) is unused and will be removed from module div_v__4.
WARNING: [Synth 8-3332] Sequential element (uut/divider_copy_reg[49]) is unused and will be removed from module div_v__4.
WARNING: [Synth 8-3332] Sequential element (uut/divider_copy_reg[48]) is unused and will be removed from module div_v__4.
WARNING: [Synth 8-3332] Sequential element (uut/divider_copy_reg[47]) is unused and will be removed from module div_v__4.
WARNING: [Synth 8-3332] Sequential element (uut/divider_copy_reg[46]) is unused and will be removed from module div_v__4.
WARNING: [Synth 8-3332] Sequential element (uut/divider_copy_reg[45]) is unused and will be removed from module div_v__4.
WARNING: [Synth 8-3332] Sequential element (res_reg[26]) is unused and will be removed from module qadd__13.
WARNING: [Synth 8-3332] Sequential element (res_reg[25]) is unused and will be removed from module qadd__13.
WARNING: [Synth 8-3332] Sequential element (res_reg[24]) is unused and will be removed from module qadd__13.
WARNING: [Synth 8-3332] Sequential element (res_reg[23]) is unused and will be removed from module qadd__13.
WARNING: [Synth 8-3332] Sequential element (res_reg[22]) is unused and will be removed from module qadd__13.
WARNING: [Synth 8-3332] Sequential element (res_reg[21]) is unused and will be removed from module qadd__13.
WARNING: [Synth 8-3332] Sequential element (res_reg[20]) is unused and will be removed from module qadd__13.
WARNING: [Synth 8-3332] Sequential element (res_reg[19]) is unused and will be removed from module qadd__13.
WARNING: [Synth 8-3332] Sequential element (res_reg[18]) is unused and will be removed from module qadd__13.
WARNING: [Synth 8-3332] Sequential element (res_reg[17]) is unused and will be removed from module qadd__13.
WARNING: [Synth 8-3332] Sequential element (res_reg[16]) is unused and will be removed from module qadd__13.
WARNING: [Synth 8-3332] Sequential element (res_reg[15]) is unused and will be removed from module qadd__13.
WARNING: [Synth 8-3332] Sequential element (res_reg[14]) is unused and will be removed from module qadd__13.
WARNING: [Synth 8-3332] Sequential element (res_reg[13]) is unused and will be removed from module qadd__13.
WARNING: [Synth 8-3332] Sequential element (res_reg[12]) is unused and will be removed from module qadd__13.
WARNING: [Synth 8-3332] Sequential element (res_reg[11]) is unused and will be removed from module qadd__13.
WARNING: [Synth 8-3332] Sequential element (res_reg[10]) is unused and will be removed from module qadd__13.
WARNING: [Synth 8-3332] Sequential element (res_reg[9]) is unused and will be removed from module qadd__13.
WARNING: [Synth 8-3332] Sequential element (res_reg[8]) is unused and will be removed from module qadd__13.
WARNING: [Synth 8-3332] Sequential element (res_reg[7]) is unused and will be removed from module qadd__13.
WARNING: [Synth 8-3332] Sequential element (res_reg[6]) is unused and will be removed from module qadd__13.
WARNING: [Synth 8-3332] Sequential element (res_reg[5]) is unused and will be removed from module qadd__13.
WARNING: [Synth 8-3332] Sequential element (res_reg[4]) is unused and will be removed from module qadd__13.
WARNING: [Synth 8-3332] Sequential element (res_reg[3]) is unused and will be removed from module qadd__13.
WARNING: [Synth 8-3332] Sequential element (res_reg[2]) is unused and will be removed from module qadd__13.
WARNING: [Synth 8-3332] Sequential element (res_reg[1]) is unused and will be removed from module qadd__13.
WARNING: [Synth 8-3332] Sequential element (res_reg[0]) is unused and will be removed from module qadd__13.
WARNING: [Synth 8-3332] Sequential element (res_reg[26]) is unused and will be removed from module qadd__15.
WARNING: [Synth 8-3332] Sequential element (res_reg[25]) is unused and will be removed from module qadd__15.
WARNING: [Synth 8-3332] Sequential element (res_reg[24]) is unused and will be removed from module qadd__15.
WARNING: [Synth 8-3332] Sequential element (res_reg[23]) is unused and will be removed from module qadd__15.
WARNING: [Synth 8-3332] Sequential element (res_reg[22]) is unused and will be removed from module qadd__15.
WARNING: [Synth 8-3332] Sequential element (res_reg[21]) is unused and will be removed from module qadd__15.
WARNING: [Synth 8-3332] Sequential element (res_reg[20]) is unused and will be removed from module qadd__15.
WARNING: [Synth 8-3332] Sequential element (res_reg[19]) is unused and will be removed from module qadd__15.
WARNING: [Synth 8-3332] Sequential element (res_reg[18]) is unused and will be removed from module qadd__15.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/i_0/PWM_0/\inst/inst_pwm/max_cont_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/i_0/package_ext_0/\inst/pack1_ext/TX0/dut0/aux1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/i_0/pre_process_0/inst/mean3/\div1/uut/divider_copy_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/i_0/pre_process_0/inst/mean2/\div1/uut/divider_copy_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/i_0/pre_process_0/inst/mean1/\div1/uut/divider_copy_reg[52] )
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/i_0/pre_process_0/inst/mean3/div1/uut/divider_copy_reg[52]' (FDE) to 'SDC_CLL_i/i_0/pre_process_0/inst/mean3/div1/uut/divider_copy_reg[51]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/i_0/pre_process_0/inst/mean3/\div1/uut/divider_copy_reg[51] )
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/i_0/pre_process_0/inst/mean2/div1/uut/divider_copy_reg[52]' (FDE) to 'SDC_CLL_i/i_0/pre_process_0/inst/mean2/div1/uut/divider_copy_reg[51]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/i_0/pre_process_0/inst/mean2/\div1/uut/divider_copy_reg[51] )
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/i_0/pre_process_0/inst/mean1/div1/uut/divider_copy_reg[52]' (FDE) to 'SDC_CLL_i/i_0/pre_process_0/inst/mean1/div1/uut/divider_copy_reg[51]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/i_0/pre_process_0/inst/mean1/\div1/uut/divider_copy_reg[51] )
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/i_0/pre_process_0/inst/mean3/div1/uut/divider_copy_reg[51]' (FDE) to 'SDC_CLL_i/i_0/pre_process_0/inst/mean3/div1/uut/divider_copy_reg[50]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/i_0/pre_process_0/inst/mean3/\div1/uut/divider_copy_reg[50] )
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/i_0/pre_process_0/inst/mean2/div1/uut/divider_copy_reg[51]' (FDE) to 'SDC_CLL_i/i_0/pre_process_0/inst/mean2/div1/uut/divider_copy_reg[50]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/i_0/pre_process_0/inst/mean2/\div1/uut/divider_copy_reg[50] )
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/i_0/pre_process_0/inst/mean1/div1/uut/divider_copy_reg[51]' (FDE) to 'SDC_CLL_i/i_0/pre_process_0/inst/mean1/div1/uut/divider_copy_reg[50]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/i_0/pre_process_0/inst/mean1/\div1/uut/divider_copy_reg[50] )
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/i_0/pre_process_0/inst/mean3/div1/uut/divider_copy_reg[50]' (FDE) to 'SDC_CLL_i/i_0/pre_process_0/inst/mean3/div1/uut/divider_copy_reg[49]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/i_0/pre_process_0/inst/mean3/\div1/uut/divider_copy_reg[49] )
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/i_0/pre_process_0/inst/mean2/div1/uut/divider_copy_reg[50]' (FDE) to 'SDC_CLL_i/i_0/pre_process_0/inst/mean2/div1/uut/divider_copy_reg[49]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/i_0/pre_process_0/inst/mean2/\div1/uut/divider_copy_reg[49] )
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/i_0/pre_process_0/inst/mean1/div1/uut/divider_copy_reg[50]' (FDE) to 'SDC_CLL_i/i_0/pre_process_0/inst/mean1/div1/uut/divider_copy_reg[49]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/i_0/pre_process_0/inst/mean1/\div1/uut/divider_copy_reg[49] )
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/i_0/pre_process_0/inst/mean3/div1/uut/divider_copy_reg[49]' (FDE) to 'SDC_CLL_i/i_0/pre_process_0/inst/mean3/div1/uut/divider_copy_reg[48]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/i_0/pre_process_0/inst/mean3/\div1/uut/divider_copy_reg[48] )
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/i_0/pre_process_0/inst/mean2/div1/uut/divider_copy_reg[49]' (FDE) to 'SDC_CLL_i/i_0/pre_process_0/inst/mean2/div1/uut/divider_copy_reg[48]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/i_0/pre_process_0/inst/mean2/\div1/uut/divider_copy_reg[48] )
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/i_0/pre_process_0/inst/mean1/div1/uut/divider_copy_reg[49]' (FDE) to 'SDC_CLL_i/i_0/pre_process_0/inst/mean1/div1/uut/divider_copy_reg[48]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/i_0/pre_process_0/inst/mean1/\div1/uut/divider_copy_reg[48] )
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/i_0/pre_process_0/inst/mean3/div1/uut/divider_copy_reg[48]' (FDE) to 'SDC_CLL_i/i_0/pre_process_0/inst/mean3/div1/uut/divider_copy_reg[47]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/i_0/pre_process_0/inst/mean3/\div1/uut/divider_copy_reg[47] )
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/i_0/pre_process_0/inst/mean2/div1/uut/divider_copy_reg[48]' (FDE) to 'SDC_CLL_i/i_0/pre_process_0/inst/mean2/div1/uut/divider_copy_reg[47]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/i_0/pre_process_0/inst/mean2/\div1/uut/divider_copy_reg[47] )
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/i_0/pre_process_0/inst/mean1/div1/uut/divider_copy_reg[48]' (FDE) to 'SDC_CLL_i/i_0/pre_process_0/inst/mean1/div1/uut/divider_copy_reg[47]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/i_0/pre_process_0/inst/mean1/\div1/uut/divider_copy_reg[47] )
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/i_0/pre_process_0/inst/mean3/div1/uut/divider_copy_reg[47]' (FDE) to 'SDC_CLL_i/i_0/pre_process_0/inst/mean3/div1/uut/divider_copy_reg[46]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/i_0/pre_process_0/inst/mean3/\div1/uut/divider_copy_reg[46] )
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/i_0/pre_process_0/inst/mean2/div1/uut/divider_copy_reg[47]' (FDE) to 'SDC_CLL_i/i_0/pre_process_0/inst/mean2/div1/uut/divider_copy_reg[46]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/i_0/pre_process_0/inst/mean2/\div1/uut/divider_copy_reg[46] )
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/i_0/pre_process_0/inst/mean1/div1/uut/divider_copy_reg[47]' (FDE) to 'SDC_CLL_i/i_0/pre_process_0/inst/mean1/div1/uut/divider_copy_reg[46]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/i_0/pre_process_0/inst/mean1/\div1/uut/divider_copy_reg[46] )
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/i_0/pre_process_0/inst/mean3/div1/uut/divider_copy_reg[46]' (FDE) to 'SDC_CLL_i/i_0/pre_process_0/inst/mean3/div1/uut/divider_copy_reg[45]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/i_0/pre_process_0/inst/mean3/\div1/uut/divider_copy_reg[45] )
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/i_0/pre_process_0/inst/mean2/div1/uut/divider_copy_reg[46]' (FDE) to 'SDC_CLL_i/i_0/pre_process_0/inst/mean2/div1/uut/divider_copy_reg[45]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/i_0/pre_process_0/inst/mean2/\div1/uut/divider_copy_reg[45] )
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/i_0/pre_process_0/inst/mean1/div1/uut/divider_copy_reg[46]' (FDE) to 'SDC_CLL_i/i_0/pre_process_0/inst/mean1/div1/uut/divider_copy_reg[45]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/i_0/pre_process_0/inst/mean1/\div1/uut/divider_copy_reg[45] )
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/i_0/pre_process_0/inst/mean3/div1/uut/divider_copy_reg[45]' (FDE) to 'SDC_CLL_i/i_0/pre_process_0/inst/mean3/div1/uut/divider_copy_reg[44]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/i_0/pre_process_0/inst/mean3/\div1/uut/divider_copy_reg[44] )
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/i_0/pre_process_0/inst/mean2/div1/uut/divider_copy_reg[45]' (FDE) to 'SDC_CLL_i/i_0/pre_process_0/inst/mean2/div1/uut/divider_copy_reg[44]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/i_0/pre_process_0/inst/mean2/\div1/uut/divider_copy_reg[44] )
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/i_0/pre_process_0/inst/mean1/div1/uut/divider_copy_reg[45]' (FDE) to 'SDC_CLL_i/i_0/pre_process_0/inst/mean1/div1/uut/divider_copy_reg[44]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/i_0/pre_process_0/inst/mean1/\div1/uut/divider_copy_reg[44] )
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/i_0/pre_process_0/inst/mean3/div1/uut/divider_copy_reg[44]' (FDE) to 'SDC_CLL_i/i_0/pre_process_0/inst/mean3/div1/uut/divider_copy_reg[43]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/i_0/pre_process_0/inst/mean3/\div1/uut/divider_copy_reg[43] )
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/i_0/pre_process_0/inst/mean2/div1/uut/divider_copy_reg[44]' (FDE) to 'SDC_CLL_i/i_0/pre_process_0/inst/mean2/div1/uut/divider_copy_reg[43]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/i_0/pre_process_0/inst/mean2/\div1/uut/divider_copy_reg[43] )
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/i_0/pre_process_0/inst/mean1/div1/uut/divider_copy_reg[44]' (FDE) to 'SDC_CLL_i/i_0/pre_process_0/inst/mean1/div1/uut/divider_copy_reg[43]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/i_0/pre_process_0/inst/mean1/\div1/uut/divider_copy_reg[43] )
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/process_v_0/insti_0/pid2/uk_reg[22]' (FD) to 'SDC_CLL_i/process_v_0/insti_0/pid2/uk_reg[23]'
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/process_v_0/insti_0/pid2/uk_reg[23]' (FD) to 'SDC_CLL_i/process_v_0/insti_0/pid2/uk_reg[24]'
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/process_v_0/insti_0/pid2/uk_reg[24]' (FD) to 'SDC_CLL_i/process_v_0/insti_0/pid2/uk_reg[25]'
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/process_v_0/insti_0/pid2/uk_reg[25]' (FD) to 'SDC_CLL_i/process_v_0/insti_0/pid2/uk_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/process_v_0/insti_0/pid2/\uk_reg[26] )
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/process_v_0/insti_0/out_pid_reg[22]' (FDE) to 'SDC_CLL_i/process_v_0/insti_0/out_pid_reg[23]'
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/process_v_0/insti_0/out_pid_reg[23]' (FDE) to 'SDC_CLL_i/process_v_0/insti_0/out_pid_reg[24]'
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/process_v_0/insti_0/out_pid_reg[24]' (FDE) to 'SDC_CLL_i/process_v_0/insti_0/out_pid_reg[25]'
INFO: [Synth 8-3886] merging instance 'SDC_CLL_i/process_v_0/insti_0/out_pid_reg[25]' (FDE) to 'SDC_CLL_i/process_v_0/insti_0/out_pid_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SDC_CLL_i/process_v_0/insti_0/\out_pid_reg[26] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:01:40 . Memory (MB): peak = 699.402 ; gain = 492.922
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:32 ; elapsed = 00:01:40 . Memory (MB): peak = 699.402 ; gain = 492.922

Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |bits2temp1                       |           8|      3674|
|2     |alarm_HT__GC0                    |           1|      7841|
|3     |SDC_CLL_clk_wiz_0_0_clk_wiz__GC0 |           1|         6|
|4     |process_v__GB0                   |           1|      9242|
|5     |process_v__GB1                   |           1|     12988|
|6     |SDC_CLL__GC0                     |           1|      7739|
+------+---------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:47 ; elapsed = 00:01:56 . Memory (MB): peak = 813.605 ; gain = 607.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:57 ; elapsed = 00:02:06 . Memory (MB): peak = 894.250 ; gain = 687.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |bits2temp1                       |           8|      3674|
|2     |alarm_HT__GC0                    |           1|      7841|
|3     |SDC_CLL_clk_wiz_0_0_clk_wiz__GC0 |           1|         6|
|4     |process_v__GB0                   |           1|      9242|
|5     |process_v__GB1                   |           1|     12988|
|6     |SDC_CLL__GC0                     |           1|      7739|
+------+---------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:24 ; elapsed = 00:02:33 . Memory (MB): peak = 916.961 ; gain = 710.480
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:02:24 ; elapsed = 00:02:33 . Memory (MB): peak = 916.961 ; gain = 710.480

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:02:24 ; elapsed = 00:02:33 . Memory (MB): peak = 916.961 ; gain = 710.480
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:27 ; elapsed = 00:02:36 . Memory (MB): peak = 916.961 ; gain = 710.480
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:27 ; elapsed = 00:02:36 . Memory (MB): peak = 916.961 ; gain = 710.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:37 ; elapsed = 00:02:46 . Memory (MB): peak = 916.961 ; gain = 710.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:44 ; elapsed = 00:02:53 . Memory (MB): peak = 916.961 ; gain = 710.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:45 ; elapsed = 00:02:54 . Memory (MB): peak = 916.961 ; gain = 710.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:45 ; elapsed = 00:02:54 . Memory (MB): peak = 916.961 ; gain = 710.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------+---------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name             | RTL Name                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------+---------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|SDC_CLL_package_ext_0_1 | inst/pack1_ext/TX0/data_shift_reg[10] | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------------------+---------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     5|
|2     |CARRY4     |  3926|
|3     |DSP48E1    |    87|
|4     |LUT1       |  3108|
|5     |LUT2       |  5049|
|6     |LUT3       |  5676|
|7     |LUT4       |  3874|
|8     |LUT5       |  3006|
|9     |LUT6       |  4838|
|10    |MMCME2_ADV |     1|
|11    |MUXF7      |    42|
|12    |MUXF8      |    21|
|13    |SRL16E     |     1|
|14    |FDRE       |  5819|
|15    |FDSE       |   319|
|16    |LDP        |    28|
|17    |IBUF       |     8|
|18    |OBUF       |    15|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------+------------------------------+------+
|      |Instance                |Module                        |Cells |
+------+------------------------+------------------------------+------+
|1     |top                     |                              | 35823|
|2     |  SDC_CLL_i             |SDC_CLL                       | 35801|
|3     |    alarm_HT_v_0        |SDC_CLL_alarm_HT_v_0_0        | 20131|
|4     |      inst              |alarm_HT_v                    | 20006|
|5     |        alarm           |alarm_HT                      | 20006|
|6     |          filt1_1       |lowpass_filter                |  3835|
|7     |            sumb        |qadd_226                      |     7|
|8     |            multa1      |qmult_210                     |   254|
|9     |              comp_b    |qtwosComp_251                 |    94|
|10    |              comp_r    |qtwosComp_252                 |   127|
|11    |            multa2      |qmult_211                     |   214|
|12    |              comp_b    |qtwosComp_249                 |    34|
|13    |              comp_r    |qtwosComp_250                 |    82|
|14    |            multa3      |qmult_212                     |   206|
|15    |              comp_b    |qtwosComp_247                 |    34|
|16    |              comp_r    |qtwosComp_248                 |   103|
|17    |            multa4      |qmult_213                     |   215|
|18    |              comp_b    |qtwosComp_245                 |    34|
|19    |              comp_r    |qtwosComp_246                 |    99|
|20    |            multa5      |qmult_214                     |   251|
|21    |              comp_b    |qtwosComp_243                 |    34|
|22    |              comp_r    |qtwosComp_244                 |   106|
|23    |            multb0      |qmult_215                     |   197|
|24    |              comp_b    |qtwosComp_241                 |   120|
|25    |              comp_r    |qtwosComp_242                 |    77|
|26    |            multb1      |qmult_216                     |   295|
|27    |              comp_b    |qtwosComp_239                 |   163|
|28    |              comp_r    |qtwosComp_240                 |   132|
|29    |            multb2      |qmult_217                     |   206|
|30    |              comp_b    |qtwosComp_237                 |    34|
|31    |              comp_r    |qtwosComp_238                 |   103|
|32    |            multb3      |qmult_218                     |   215|
|33    |              comp_b    |qtwosComp_235                 |    34|
|34    |              comp_r    |qtwosComp_236                 |    99|
|35    |            multb4      |qmult_219                     |   206|
|36    |              comp_b    |qtwosComp_233                 |    34|
|37    |              comp_r    |qtwosComp_234                 |   103|
|38    |            multb5      |qmult_220                     |   215|
|39    |              comp_b    |qtwosComp_231                 |    34|
|40    |              comp_r    |qtwosComp_232                 |    99|
|41    |            sum_ab      |qadd_221                      |   224|
|42    |            suma        |qadd_222                      |    62|
|43    |            suma1       |qadd_223                      |   154|
|44    |            suma2       |qadd_224                      |    10|
|45    |            suma3       |qadd_225                      |     7|
|46    |            sumb0       |qadd_227                      |   329|
|47    |            sumb1       |qadd_228                      |    10|
|48    |            sumb2       |qadd_229                      |    12|
|49    |            sumb3       |qadd_230                      |     8|
|50    |          y1_1          |bits2temp1                    |  1565|
|51    |            div1        |div_v_196                     |   339|
|52    |              start_clk |divisor_f__parameterized0_208 |    16|
|53    |              uut       |qdiv_209                      |   233|
|54    |            div2        |div_v_197                     |   489|
|55    |              start_clk |divisor_f__parameterized0_206 |    17|
|56    |              uut       |qdiv_207                      |   239|
|57    |            div_Vg      |div_v_198                     |   265|
|58    |              start_clk |divisor_f__parameterized0_204 |    16|
|59    |              uut       |qdiv_205                      |   221|
|60    |            mult1       |qmult_199                     |   208|
|61    |              comp_r    |qtwosComp_203                 |   184|
|62    |            mult2       |qmult_200                     |   219|
|63    |              comp_r    |qtwosComp_202                 |    68|
|64    |            sum1        |qadd_201                      |    31|
|65    |          y1_2          |bits2temp1_91                 |  1556|
|66    |            div1        |div_v_182                     |   339|
|67    |              start_clk |divisor_f__parameterized0_194 |    16|
|68    |              uut       |qdiv_195                      |   233|
|69    |            div2        |div_v_183                     |   488|
|70    |              start_clk |divisor_f__parameterized0_192 |    17|
|71    |              uut       |qdiv_193                      |   239|
|72    |            div_Vg      |div_v_184                     |   265|
|73    |              start_clk |divisor_f__parameterized0_190 |    16|
|74    |              uut       |qdiv_191                      |   221|
|75    |            mult1       |qmult_185                     |   208|
|76    |              comp_r    |qtwosComp_189                 |   184|
|77    |            mult2       |qmult_186                     |   211|
|78    |              comp_r    |qtwosComp_188                 |    60|
|79    |            sum1        |qadd_187                      |    31|
|80    |          y1_3          |bits2temp1_92                 |  1556|
|81    |            div1        |div_v_168                     |   339|
|82    |              start_clk |divisor_f__parameterized0_180 |    16|
|83    |              uut       |qdiv_181                      |   233|
|84    |            div2        |div_v_169                     |   488|
|85    |              start_clk |divisor_f__parameterized0_178 |    17|
|86    |              uut       |qdiv_179                      |   239|
|87    |            div_Vg      |div_v_170                     |   265|
|88    |              start_clk |divisor_f__parameterized0_176 |    16|
|89    |              uut       |qdiv_177                      |   221|
|90    |            mult1       |qmult_171                     |   208|
|91    |              comp_r    |qtwosComp_175                 |   184|
|92    |            mult2       |qmult_172                     |   211|
|93    |              comp_r    |qtwosComp_174                 |    60|
|94    |            sum1        |qadd_173                      |    31|
|95    |          y2_2          |bits2temp1_93                 |  1556|
|96    |            div1        |div_v_154                     |   339|
|97    |              start_clk |divisor_f__parameterized0_166 |    16|
|98    |              uut       |qdiv_167                      |   233|
|99    |            div2        |div_v_155                     |   488|
|100   |              start_clk |divisor_f__parameterized0_164 |    17|
|101   |              uut       |qdiv_165                      |   239|
|102   |            div_Vg      |div_v_156                     |   265|
|103   |              start_clk |divisor_f__parameterized0_162 |    16|
|104   |              uut       |qdiv_163                      |   221|
|105   |            mult1       |qmult_157                     |   208|
|106   |              comp_r    |qtwosComp_161                 |   184|
|107   |            mult2       |qmult_158                     |   211|
|108   |              comp_r    |qtwosComp_160                 |    60|
|109   |            sum1        |qadd_159                      |    31|
|110   |          y2_3          |bits2temp1_94                 |  1556|
|111   |            div1        |div_v_140                     |   339|
|112   |              start_clk |divisor_f__parameterized0_152 |    16|
|113   |              uut       |qdiv_153                      |   233|
|114   |            div2        |div_v_141                     |   488|
|115   |              start_clk |divisor_f__parameterized0_150 |    17|
|116   |              uut       |qdiv_151                      |   239|
|117   |            div_Vg      |div_v_142                     |   265|
|118   |              start_clk |divisor_f__parameterized0_148 |    16|
|119   |              uut       |qdiv_149                      |   221|
|120   |            mult1       |qmult_143                     |   208|
|121   |              comp_r    |qtwosComp_147                 |   184|
|122   |            mult2       |qmult_144                     |   211|
|123   |              comp_r    |qtwosComp_146                 |    60|
|124   |            sum1        |qadd_145                      |    31|
|125   |          y3_1          |bits2temp1_95                 |  1556|
|126   |            div1        |div_v_126                     |   339|
|127   |              start_clk |divisor_f__parameterized0_138 |    16|
|128   |              uut       |qdiv_139                      |   233|
|129   |            div2        |div_v_127                     |   488|
|130   |              start_clk |divisor_f__parameterized0_136 |    17|
|131   |              uut       |qdiv_137                      |   239|
|132   |            div_Vg      |div_v_128                     |   265|
|133   |              start_clk |divisor_f__parameterized0_134 |    16|
|134   |              uut       |qdiv_135                      |   221|
|135   |            mult1       |qmult_129                     |   208|
|136   |              comp_r    |qtwosComp_133                 |   184|
|137   |            mult2       |qmult_130                     |   211|
|138   |              comp_r    |qtwosComp_132                 |    60|
|139   |            sum1        |qadd_131                      |    31|
|140   |          y3_2          |bits2temp1_96                 |  1556|
|141   |            div1        |div_v_112                     |   339|
|142   |              start_clk |divisor_f__parameterized0_124 |    16|
|143   |              uut       |qdiv_125                      |   233|
|144   |            div2        |div_v_113                     |   488|
|145   |              start_clk |divisor_f__parameterized0_122 |    17|
|146   |              uut       |qdiv_123                      |   239|
|147   |            div_Vg      |div_v_114                     |   265|
|148   |              start_clk |divisor_f__parameterized0_120 |    16|
|149   |              uut       |qdiv_121                      |   221|
|150   |            mult1       |qmult_115                     |   208|
|151   |              comp_r    |qtwosComp_119                 |   184|
|152   |            mult2       |qmult_116                     |   211|
|153   |              comp_r    |qtwosComp_118                 |    60|
|154   |            sum1        |qadd_117                      |    31|
|155   |          y3_3          |bits2temp1_97                 |  1556|
|156   |            div1        |div_v_98                      |   339|
|157   |              start_clk |divisor_f__parameterized0_110 |    16|
|158   |              uut       |qdiv_111                      |   233|
|159   |            div2        |div_v_99                      |   488|
|160   |              start_clk |divisor_f__parameterized0_108 |    17|
|161   |              uut       |qdiv_109                      |   239|
|162   |            div_Vg      |div_v_100                     |   265|
|163   |              start_clk |divisor_f__parameterized0_106 |    16|
|164   |              uut       |qdiv_107                      |   221|
|165   |            mult1       |qmult_101                     |   208|
|166   |              comp_r    |qtwosComp_105                 |   184|
|167   |            mult2       |qmult_102                     |   211|
|168   |              comp_r    |qtwosComp_104                 |    60|
|169   |            sum1        |qadd_103                      |    31|
|170   |    clk_wiz_0           |SDC_CLL_clk_wiz_0_0           |     7|
|171   |      inst              |SDC_CLL_clk_wiz_0_0_clk_wiz   |     7|
|172   |    process_v_0         |SDC_CLL_process_v_0_0         | 11758|
|173   |      inst              |process_v                     | 10334|
|174   |        clk_ctrl        |rediv_f                       |    62|
|175   |        clk_gen         |divisor_f__parameterized5     |    21|
|176   |        div0            |div_v_17                      |  1322|
|177   |          start_clk     |divisor_f__parameterized0_89  |    18|
|178   |          uut           |qdiv_90                       |   271|
|179   |        lineal_1        |Vrms_DC_lineal                |  4366|
|180   |          mult0         |qmult_63                      |   231|
|181   |            comp_a      |qtwosComp_87                  |     7|
|182   |            comp_r      |qtwosComp_88                  |   135|
|183   |          mult1         |qmult_64                      |   985|
|184   |            comp_a      |qtwosComp_85                  |    85|
|185   |            comp_b      |qtwosComp_86                  |    48|
|186   |          mult2         |qmult_65                      |   251|
|187   |            comp_b      |qtwosComp_83                  |    59|
|188   |            comp_r      |qtwosComp_84                  |    91|
|189   |          mult3         |qmult_66                      |   391|
|190   |          mult4         |qmult_67                      |   663|
|191   |            comp_b      |qtwosComp_81                  |   546|
|192   |            comp_r      |qtwosComp_82                  |   117|
|193   |          mult5         |qmult_68                      |   439|
|194   |            comp_b      |qtwosComp_79                  |   277|
|195   |            comp_r      |qtwosComp_80                  |   162|
|196   |          mult7         |qmult_69                      |   440|
|197   |            comp_b      |qtwosComp_77                  |   291|
|198   |            comp_r      |qtwosComp_78                  |   149|
|199   |          mult9         |qmult_70                      |   684|
|200   |            comp_b      |qtwosComp_75                  |   485|
|201   |            comp_r      |qtwosComp_76                  |   199|
|202   |          sum1          |qadd_71                       |   144|
|203   |          sum2          |qadd_72                       |    44|
|204   |          sum3          |qadd_73                       |     8|
|205   |          sum4          |qadd_74                       |    34|
|206   |        out_ctrl        |control_value                 |    50|
|207   |          mult1         |qmult_60                      |    50|
|208   |            comp_a      |qtwosComp_61                  |     6|
|209   |            comp_r      |qtwosComp_62                  |     6|
|210   |        pid2            |modo_pid                      |  4058|
|211   |          div0          |div_v_19                      |   835|
|212   |            start_clk   |divisor_f__parameterized0_58  |    18|
|213   |            uut         |qdiv_59                       |   263|
|214   |          div1          |div_v_20                      |  1265|
|215   |            start_clk   |divisor_f__parameterized0_56  |    19|
|216   |            uut         |qdiv_57                       |   271|
|217   |          mult0         |qmult                         |   186|
|218   |            comp_a      |qtwosComp_54                  |     7|
|219   |            comp_r      |qtwosComp_55                  |    95|
|220   |          mult1         |qmult_21                      |   112|
|221   |            comp_a      |qtwosComp_52                  |    34|
|222   |            comp_r      |qtwosComp_53                  |    35|
|223   |          mult2         |qmult_22                      |   261|
|224   |            comp_a      |qtwosComp_49                  |     7|
|225   |            comp_b      |qtwosComp_50                  |     7|
|226   |            comp_r      |qtwosComp_51                  |     7|
|227   |          mult3         |qmult_23                      |   288|
|228   |            comp_a      |qtwosComp_46                  |     7|
|229   |            comp_b      |qtwosComp_47                  |    63|
|230   |            comp_r      |qtwosComp_48                  |     7|
|231   |          mult4         |qmult_24                      |   177|
|232   |            comp_a      |qtwosComp_43                  |     7|
|233   |            comp_b      |qtwosComp_44                  |    47|
|234   |            comp_r      |qtwosComp_45                  |    61|
|235   |          mult5         |qmult_25                      |   243|
|236   |            comp_a      |qtwosComp_40                  |     7|
|237   |            comp_b      |qtwosComp_41                  |    53|
|238   |            comp_r      |qtwosComp_42                  |    44|
|239   |          mult6         |qmult_26                      |   239|
|240   |            comp_a      |qtwosComp_37                  |     7|
|241   |            comp_b      |qtwosComp_38                  |    53|
|242   |            comp_r      |qtwosComp_39                  |    44|
|243   |          mult7         |qmult_27                      |   344|
|244   |            comp_a      |qtwosComp                     |    77|
|245   |            comp_b      |qtwosComp_35                  |    44|
|246   |            comp_r      |qtwosComp_36                  |    44|
|247   |          sum0          |qadd_28                       |     9|
|248   |          sum1          |qadd_29                       |     1|
|249   |          sum2          |qadd_30                       |     8|
|250   |          sum3          |qadd_31                       |     1|
|251   |          sum4          |qadd_32                       |     8|
|252   |          sum5          |qadd_33                       |     8|
|253   |          sum6          |qadd_34                       |    14|
|254   |        sum0            |qadd_18                       |    83|
|255   |    AD1_driver_v_0      |SDC_CLL_AD1_driver_v_0_2      |    67|
|256   |      inst              |AD1_driver_v_15               |    67|
|257   |        AD1             |AD_driver_16                  |    67|
|258   |    AD1_driver_v_1      |SDC_CLL_AD1_driver_v_1_0      |    67|
|259   |      inst              |AD1_driver_v_13               |    67|
|260   |        AD1             |AD_driver_14                  |    67|
|261   |    AD1_driver_v_2      |SDC_CLL_AD1_driver_v_2_0      |    67|
|262   |      inst              |AD1_driver_v                  |    67|
|263   |        AD1             |AD_driver                     |    67|
|264   |    PWM_0               |SDC_CLL_PWM_0_0               |   186|
|265   |      inst              |PWM                           |   183|
|266   |        inst_pwm        |PWM_sv                        |   183|
|267   |          clk_start     |divisor_f                     |    25|
|268   |    clk_box_0           |SDC_CLL_clk_box_0_0           |    34|
|269   |      inst              |clk_box                       |    34|
|270   |        clk_divClk1     |divisor_f__parameterized1     |     7|
|271   |        clk_divClk2     |divisor_f__parameterized2     |    20|
|272   |        clk_divClk3     |divisor_f__parameterized3     |     7|
|273   |    fixedPoint_0        |SDC_CLL_fixedPoint_0_0        |     0|
|274   |    package_ext_0       |SDC_CLL_package_ext_0_1       |  1151|
|275   |      inst              |package_ext                   |  1151|
|276   |        pack1_ext       |pack_ext                      |  1151|
|277   |          RX0           |pin_rx                        |   165|
|278   |            baudgen0    |div_f_pin                     |    34|
|279   |            baudgen1    |divisor_f__parameterized4     |    33|
|280   |          TX0           |pin_tx                        |   152|
|281   |            dut0        |signal_gen_pin                |   116|
|282   |    pre_process_0       |SDC_CLL_pre_process_0_0       |  2333|
|283   |      inst              |pre_process                   |  2082|
|284   |        mean1           |m3an                          |   666|
|285   |          div1          |div_v_8                       |   413|
|286   |            start_clk   |divisor_f__parameterized0_11  |    18|
|287   |            uut         |qdiv_12                       |   367|
|288   |          sum0          |qadd_9                        |   209|
|289   |          sum1          |qadd_10                       |    44|
|290   |        mean2           |m3an_0                        |   666|
|291   |          div1          |div_v_3                       |   413|
|292   |            start_clk   |divisor_f__parameterized0_6   |    18|
|293   |            uut         |qdiv_7                        |   367|
|294   |          sum0          |qadd_4                        |   209|
|295   |          sum1          |qadd_5                        |    44|
|296   |        mean3           |m3an_1                        |   666|
|297   |          div1          |div_v                         |   413|
|298   |            start_clk   |divisor_f__parameterized0     |    18|
|299   |            uut         |qdiv                          |   367|
|300   |          sum0          |qadd                          |   209|
|301   |          sum1          |qadd_2                        |    44|
+------+------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:45 ; elapsed = 00:02:54 . Memory (MB): peak = 916.961 ; gain = 710.480
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 343 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:28 ; elapsed = 00:02:36 . Memory (MB): peak = 916.961 ; gain = 338.191
Synthesis Optimization Complete : Time (s): cpu = 00:02:45 ; elapsed = 00:02:54 . Memory (MB): peak = 916.961 ; gain = 710.480
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4050 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  LDP => LDPE: 28 instances

INFO: [Common 17-83] Releasing license: Synthesis
261 Infos, 275 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:57 ; elapsed = 00:02:59 . Memory (MB): peak = 916.961 ; gain = 668.129
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 916.961 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.196 . Memory (MB): peak = 916.961 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jan 07 12:10:52 2020...
