Running maxjc ...
Using maxj batch compiler.
jar: /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/ecj.jar
MAXAPPJCP=.:/mnt/ccnas2/bdp/rz3515/projects/deacon/src:/mnt/ccnas2/bdp/rz3515/projects/deacon/test:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar \
	MAXAPPPKG=single_conv_par MAXSOURCEDIRS=../../src:/mnt/ccnas2/bdp/rz3515/projects/deacon/src \
	maxJavaRun -v -m 8192 SingleConvParManager \
	DFEModel=MAIA maxFileName=SingleConvPar target='DFE' enableMPCX=false \
	FREQ=200 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/single_conv_par/data/data-single-conv-par.txt 
]0; maxJavaRun: SingleConvParManager DFEModel=MAIA maxFileName=SingleConvPar target=DFE enableMPCX=false FREQ=200 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/single_conv_par/data/data-single-conv-par.txt maxJavaRun : Execute Java program with Maxeler environment

Input classpath     : 
MaxCompiler JAR     : /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/MaxCompiler.jar
                      (from MAXCOMPILERDIR)
MAXAPPJCP           : .:/mnt/ccnas2/bdp/rz3515/projects/deacon/src:/mnt/ccnas2/bdp/rz3515/projects/deacon/test:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar
MAXSOURCEDIRS       : ../../src:/mnt/ccnas2/bdp/rz3515/projects/deacon/src

.maxJavaRun present : No
Custom Param file   : None
MAXAPPPKG           : single_conv_par
MAXJVMMEM           : 
MAXEMMAJCP          : 
MAXEMMARUN          : 
JACOCO_AGENT        : 
JACOCO_AGENT_OPTIONS: 

----------------------------------------------------------
Java class to run   : single_conv_par.SingleConvParManager
Class arguments     : DFEModel=MAIA maxFileName=SingleConvPar target=DFE enableMPCX=false FREQ=200 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/single_conv_par/data/data-single-conv-par.txt
Execution classpath : /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/MaxCompiler.jar:
                      .:
                      /mnt/ccnas2/bdp/rz3515/projects/deacon/src:
                      /mnt/ccnas2/bdp/rz3515/projects/deacon/test:
                      /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:
                      /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar
JVM memory limit    : 8192 MB
----------------------------------------------------------

Thu 19:30: MaxCompiler version: 2021.1
Thu 19:30: Build "SingleConvPar" start time: Thu Dec 23 19:30:36 GMT 2021
Thu 19:30: Main build process running as user rz3515 on host cccad5.doc.ic.ac.uk
Thu 19:30: Build location: /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/SingleConvPar_MAIA_DFE_FREQ_200
Thu 19:30: Detailed build log available in "_build.log"
Thu 19:30: 
Thu 19:30: ENGINE BUILD PARAMETERS
Thu 19:30: 	              Build name: SingleConvPar_MAIA_DFE_FREQ_200                                                                           
Thu 19:30: 	             maxFileName: SingleConvPar                                                                                             
Thu 19:30: 	                  target: DFE                                                                                                       
Thu 19:30: 	                DFEModel: MAIA                                                                                                      
Thu 19:30: 	              enableMPCX: false                                                                                                     
Thu 19:30: 	                bitWidth: 32                                                                                                        
Thu 19:30: 	                     WBW: 32                                                                                                        
Thu 19:30: 	                   DTYPE: fixed                                                                                                     
Thu 19:30: 	           NUM_FRAC_BITS: 8                                                                                                         
Thu 19:30: 	                      PF: 1                                                                                                         
Thu 19:30: 	                      PC: 1                                                                                                         
Thu 19:30: 	                      PK: 1                                                                                                         
Thu 19:30: 	                       H: 1                                                                                                         
Thu 19:30: 	                       W: 1                                                                                                         
Thu 19:30: 	                       C: 1                                                                                                         
Thu 19:30: 	                       F: 1                                                                                                         
Thu 19:30: 	                       K: 1                                                                                                         
Thu 19:30: 	                     PAD: 0                                                                                                         
Thu 19:30: 	                       S: 1                                                                                                         
Thu 19:30: 	                     SEQ: 0                                                                                                         
Thu 19:30: 	                    FREQ: 200                                                                                                       
Thu 19:30: 	                USE_DRAM: false                                                                                                     
Thu 19:30: 	                 USE_BNN: false                                                                                                     
Thu 19:30: 	            USE_WINOGRAD: false                                                                                                     
Thu 19:30: 	WINOGRAD_WEIGHTS_OFFLINE: false                                                                                                     
Thu 19:30: 	   NUM_COEFF_FIFO_SPLITS: 1                                                                                                         
Thu 19:30: 	                   DEBUG: false                                                                                                     
Thu 19:30: 	           COEFF_ON_CHIP: false                                                                                                     
Thu 19:30: 	              INIT_COEFF: false                                                                                                     
Thu 19:30: 	              COEFF_FILE: /mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/single_conv_par/data/data-single-conv-par.txt
Thu 19:31: Generating kernel conv0 ...
Thu 19:31: Instantiating kernel "conv0"
Thu 19:31: T = dfeFix(12, 4, TWOSCOMPLEMENT)
Thu 19:31: WT = dfeFix(12, 4, TWOSCOMPLEMENT)
Thu 19:31: WT = dfeFix(12, 4, TWOSCOMPLEMENT)
Thu 19:31: coeffOnChip = true
Thu 19:31: Input height = 32, output height = 32, pad = 1
Thu 19:31: Counter H = 34 W = 34
Thu 19:31: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 19:31: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Thu 19:31: Read for key = conv0 depth = 4
Thu 19:31: ROM created for conv0 of depth 4 and type {DFEVectorType: 2304 x dfeFix(12, 4, TWOSCOMPLEMENT)}: com.maxeler.maxcompiler.v2.kernelcompiler.stdlib.memory.Memory@1e66f1f5
Thu 19:31: Ifmap buffer configuration 4096 x 16
Thu 19:31: loop = false
Thu 19:31: Building line buffer for "conv0" ...
Thu 19:31: Line buffer shape 3 x 32, produces 1 number of 3 x 3 tiles per cycle
Thu 19:31: Line buffer input vector size: 16, output vector size: 144.
Thu 19:31: Number of separated line buffers: 16
Thu 19:31: Initialising line buffer kernel with 3 x 34 x 1
Thu 19:31: Size of line buffer output: 3
Thu 19:31: Number of line buffer output chunks: 3
Thu 19:31: Connecting outputs from chunk (#000) ...
Thu 19:31: Connecting outputs from chunk (#001) ...
Thu 19:31: Connecting outputs from chunk (#002) ...
Thu 19:31: Initialising line buffer kernel with 3 x 34 x 1
Thu 19:31: Size of line buffer output: 3
Thu 19:31: Number of line buffer output chunks: 3
Thu 19:31: Connecting outputs from chunk (#000) ...
Thu 19:31: Connecting outputs from chunk (#001) ...
Thu 19:31: Connecting outputs from chunk (#002) ...
Thu 19:31: Initialising line buffer kernel with 3 x 34 x 1
Thu 19:31: Size of line buffer output: 3
Thu 19:31: Number of line buffer output chunks: 3
Thu 19:31: Connecting outputs from chunk (#000) ...
Thu 19:31: Connecting outputs from chunk (#001) ...
Thu 19:31: Connecting outputs from chunk (#002) ...
Thu 19:31: Initialising line buffer kernel with 3 x 34 x 1
Thu 19:31: Size of line buffer output: 3
Thu 19:31: Number of line buffer output chunks: 3
Thu 19:31: Connecting outputs from chunk (#000) ...
Thu 19:31: Connecting outputs from chunk (#001) ...
Thu 19:31: Connecting outputs from chunk (#002) ...
Thu 19:31: Initialising line buffer kernel with 3 x 34 x 1
Thu 19:31: Size of line buffer output: 3
Thu 19:31: Number of line buffer output chunks: 3
Thu 19:31: Connecting outputs from chunk (#000) ...
Thu 19:31: Connecting outputs from chunk (#001) ...
Thu 19:31: Connecting outputs from chunk (#002) ...
Thu 19:31: Initialising line buffer kernel with 3 x 34 x 1
Thu 19:31: Size of line buffer output: 3
Thu 19:31: Number of line buffer output chunks: 3
Thu 19:31: Connecting outputs from chunk (#000) ...
Thu 19:31: Connecting outputs from chunk (#001) ...
Thu 19:31: Connecting outputs from chunk (#002) ...
Thu 19:31: Initialising line buffer kernel with 3 x 34 x 1
Thu 19:31: Size of line buffer output: 3
Thu 19:31: Number of line buffer output chunks: 3
Thu 19:31: Connecting outputs from chunk (#000) ...
Thu 19:31: Connecting outputs from chunk (#001) ...
Thu 19:31: Connecting outputs from chunk (#002) ...
Thu 19:31: Initialising line buffer kernel with 3 x 34 x 1
Thu 19:31: Size of line buffer output: 3
Thu 19:31: Number of line buffer output chunks: 3
Thu 19:31: Connecting outputs from chunk (#000) ...
Thu 19:31: Connecting outputs from chunk (#001) ...
Thu 19:31: Connecting outputs from chunk (#002) ...
Thu 19:31: Initialising line buffer kernel with 3 x 34 x 1
Thu 19:31: Size of line buffer output: 3
Thu 19:31: Number of line buffer output chunks: 3
Thu 19:31: Connecting outputs from chunk (#000) ...
Thu 19:31: Connecting outputs from chunk (#001) ...
Thu 19:31: Connecting outputs from chunk (#002) ...
Thu 19:31: Initialising line buffer kernel with 3 x 34 x 1
Thu 19:31: Size of line buffer output: 3
Thu 19:31: Number of line buffer output chunks: 3
Thu 19:31: Connecting outputs from chunk (#000) ...
Thu 19:31: Connecting outputs from chunk (#001) ...
Thu 19:31: Connecting outputs from chunk (#002) ...
Thu 19:31: Initialising line buffer kernel with 3 x 34 x 1
Thu 19:31: Size of line buffer output: 3
Thu 19:31: Number of line buffer output chunks: 3
Thu 19:31: Connecting outputs from chunk (#000) ...
Thu 19:31: Connecting outputs from chunk (#001) ...
Thu 19:31: Connecting outputs from chunk (#002) ...
Thu 19:31: Initialising line buffer kernel with 3 x 34 x 1
Thu 19:31: Size of line buffer output: 3
Thu 19:31: Number of line buffer output chunks: 3
Thu 19:31: Connecting outputs from chunk (#000) ...
Thu 19:31: Connecting outputs from chunk (#001) ...
Thu 19:31: Connecting outputs from chunk (#002) ...
Thu 19:31: Initialising line buffer kernel with 3 x 34 x 1
Thu 19:31: Size of line buffer output: 3
Thu 19:31: Number of line buffer output chunks: 3
Thu 19:31: Connecting outputs from chunk (#000) ...
Thu 19:31: Connecting outputs from chunk (#001) ...
Thu 19:31: Connecting outputs from chunk (#002) ...
Thu 19:31: Initialising line buffer kernel with 3 x 34 x 1
Thu 19:31: Size of line buffer output: 3
Thu 19:31: Number of line buffer output chunks: 3
Thu 19:31: Connecting outputs from chunk (#000) ...
Thu 19:31: Connecting outputs from chunk (#001) ...
Thu 19:31: Connecting outputs from chunk (#002) ...
Thu 19:31: Initialising line buffer kernel with 3 x 34 x 1
Thu 19:31: Size of line buffer output: 3
Thu 19:31: Number of line buffer output chunks: 3
Thu 19:31: Connecting outputs from chunk (#000) ...
Thu 19:31: Connecting outputs from chunk (#001) ...
Thu 19:31: Connecting outputs from chunk (#002) ...
Thu 19:31: Initialising line buffer kernel with 3 x 34 x 1
Thu 19:31: Size of line buffer output: 3
Thu 19:31: Number of line buffer output chunks: 3
Thu 19:31: Connecting outputs from chunk (#000) ...
Thu 19:31: Connecting outputs from chunk (#001) ...
Thu 19:31: Connecting outputs from chunk (#002) ...
Thu 19:31: Building the CORE arithmetic unit for "conv0" ...
Thu 19:31: WT = dfeFix(12, 4, TWOSCOMPLEMENT)
Thu 19:31: CORE ifmap vector size: 144
Thu 19:31: CORE coefficient vector size: 2304
Thu 19:31: CORE ofmap vector size: 16
Thu 19:31: [ConvLayerOfmapBuffer] depth =  1024 addr_bits =    10
Thu 19:31: Connecting to output: ofmap
Thu 19:31: Compiling kernel "conv0"
Thu 19:31: 
Thu 19:31: Generating padding kernels for DRAM access
Thu 19:31: Instantiating kernel "ifmap_unpad"
Thu 19:31: Compiling kernel "ifmap_unpad"
Thu 19:31: 
Thu 19:31: Instantiating kernel "ofmap_pad"
Thu 19:31: Compiling kernel "ofmap_pad"
Thu 19:31: 
Thu 19:31: Setting up stream connections for conv0
Thu 19:31: DRAM will be used to build the design
Thu 19:31: Setup streams for kernel "conv0"
Thu 19:31: # cycles:       4624
Thu 19:31: # ifmap stream: 32768
Thu 19:31: # coeff stream: 9216
Thu 19:31: # ofmap stream: 32768
Thu 19:31: coeff vec size: 2304
Thu 19:31: coeff stream bit width: 36864
Thu 19:31: coeff stream chunk size: 9
Thu 19:32: Generating input files (VHDL, netlists, vendor specific IP cores)
Thu 21:08: Running back-end  build (15 phases)
Thu 21:08: (1/15) - Prepare MaxFile Data (GenerateMaxFileDataFile)
Thu 21:08: (2/15) - Synthesize DFE Modules (VivadoSynth)
Thu 21:08: Executing Synthesis Strategy VIVADO_DEFAULT
Fri 23:05: (3/15) - Generate Resource Report (VivadoResourceUsage)
Fri 23:05: (4/15) - Generate Annotated Source Code (VivadoResourceAnnotation)
Fri 23:07: (5/15) - Analyse Resource Usage (VivadoResourceCounter)
Fri 23:07: 
Fri 23:07: About to start chip vendor Map/Place/Route toolflow. This will take some time.
Fri 23:07: For this compile, we estimate this process may take longer than 1 hour.
Fri 23:07: We recommend running in simulation to verify correctness before building hardware.
Fri 23:07: 
Fri 23:07: PRELIMINARY RESOURCE USAGE
Fri 23:07: FPGA: xcVU9P-FLGB2104-2-E
Fri 23:07: Logic utilization:     3183806 / 3546720 (89.77%)
Fri 23:07:   LUTs:                 141438 / 1182240 (11.96%)
Fri 23:07:   Primary FFs:         3042368 / 2364480 (128.67%)
Fri 23:07: DSP blocks:               2313 / 6840    (33.82%)
Fri 23:07: Block memory (BRAM18):     565 / 4320    (13.08%)
Fri 23:07: Block memory (URAM):        21 / 960     (2.19%)
Fri 23:07: 
Fri 23:07: (6/15) - Analyse Power Usage (PreliminaryVivadoReportPower)
Fri 23:07: 
Fri 23:07: PRELIMINARY POWER REPORT
Fri 23:07: Total On-Chip Power (W) 20.08 (budget: 91.80) 
Fri 23:07: Dynamic Power (W)       17.22 
Fri 23:07: Device Static Power(W)   2.86 
Fri 23:07: 
Fri 23:07: (7/15) - Place DFE (VivadoImplementation)
Fri 23:07: Executing the following 10 Implementation Strategies in 10 threads:
Fri 23:07:  - VIVADO_DEFAULT
Fri 23:07:  - MAXELER1
Fri 23:07:  - MAXELER2
Fri 23:07:  - MAXELER3
Fri 23:07:  - MAXELER4
Fri 23:07:  - PERFORMANCE_EARLY_BLOCK_PLACEMENT
Fri 23:07:  - PERFORMANCE_EXPLORE
Fri 23:07:  - PERFORMANCE_EXTRA_TIMING_OPT
Fri 23:07:  - PERFORMANCE_NET_DELAY_HIGH
Fri 23:07:  - PERFORMANCE_REFINE_PLACEMENT
Sat 02:06: Implementation: Strategy "MAXELER3" failed (no timing score) Output log file created
Sat 02:07: Implementation: Strategy "MAXELER1" failed (no timing score) Output log file created
Sat 02:10: Implementation: Strategy "MAXELER4" failed (no timing score) Output log file created
Sat 02:35: Implementation: Strategy "PERFORMANCE_NET_DELAY_HIGH" failed (no timing score) Output log file created
