-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Sun Oct 12 15:04:30 2025
-- Host        : DESKTOP-MOONGRT running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top sys_Apb3Periph_0_0 -prefix
--               sys_Apb3Periph_0_0_ sys_Apb3Periph_0_0_sim_netlist.vhdl
-- Design      : sys_Apb3Periph_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010iclg225-1L
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_Apb3Afio is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \selIndex_reg[0]\ : out STD_LOGIC;
    \selIndex_reg[0]_0\ : out STD_LOGIC;
    \selIndex_reg[0]_1\ : out STD_LOGIC;
    \selIndex_reg[0]_2\ : out STD_LOGIC;
    \selIndex_reg[0]_3\ : out STD_LOGIC;
    \selIndex_reg[0]_4\ : out STD_LOGIC;
    \selIndex_reg[0]_5\ : out STD_LOGIC;
    \selIndex_reg[0]_6\ : out STD_LOGIC;
    \selIndex_reg[0]_7\ : out STD_LOGIC;
    \selIndex_reg[0]_8\ : out STD_LOGIC;
    \selIndex_reg[0]_9\ : out STD_LOGIC;
    \selIndex_reg[0]_10\ : out STD_LOGIC;
    \selIndex_reg[0]_11\ : out STD_LOGIC;
    \selIndex_reg[0]_12\ : out STD_LOGIC;
    \selIndex_reg[0]_13\ : out STD_LOGIC;
    \selIndex_reg[0]_14\ : out STD_LOGIC;
    \selIndex_reg[0]_15\ : out STD_LOGIC;
    \selIndex_reg[0]_16\ : out STD_LOGIC;
    \selIndex_reg[0]_17\ : out STD_LOGIC;
    \selIndex_reg[0]_18\ : out STD_LOGIC;
    \selIndex_reg[0]_19\ : out STD_LOGIC;
    \selIndex_reg[0]_20\ : out STD_LOGIC;
    \selIndex_reg[0]_21\ : out STD_LOGIC;
    \selIndex_reg[0]_22\ : out STD_LOGIC;
    \selIndex_reg[0]_23\ : out STD_LOGIC;
    \selIndex_reg[0]_24\ : out STD_LOGIC;
    \selIndex_reg[0]_25\ : out STD_LOGIC;
    \selIndex_reg[0]_26\ : out STD_LOGIC;
    \selIndex_reg[0]_27\ : out STD_LOGIC;
    \selIndex_reg[0]_28\ : out STD_LOGIC;
    \selIndex_reg[0]_29\ : out STD_LOGIC;
    \selIndex_reg[0]_30\ : out STD_LOGIC;
    io_apb_PADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    io_apb_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EXTICR_3_reg[0]_0\ : in STD_LOGIC;
    \io_apb_PRDATA[31]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[31]_INST_0_i_3_1\ : in STD_LOGIC;
    io_gpio_read : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \io_apb_PRDATA[16]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \io_apb_PRDATA[31]\ : in STD_LOGIC;
    \io_apb_PRDATA[30]\ : in STD_LOGIC;
    \io_apb_PRDATA[29]\ : in STD_LOGIC;
    \io_apb_PRDATA[28]\ : in STD_LOGIC;
    \io_apb_PRDATA[27]\ : in STD_LOGIC;
    \io_apb_PRDATA[26]\ : in STD_LOGIC;
    \io_apb_PRDATA[25]\ : in STD_LOGIC;
    \io_apb_PRDATA[24]\ : in STD_LOGIC;
    \io_apb_PRDATA[23]\ : in STD_LOGIC;
    \io_apb_PRDATA[22]\ : in STD_LOGIC;
    \io_apb_PRDATA[21]\ : in STD_LOGIC;
    \io_apb_PRDATA[20]\ : in STD_LOGIC;
    \io_apb_PRDATA[19]\ : in STD_LOGIC;
    \io_apb_PRDATA[18]\ : in STD_LOGIC;
    \io_apb_PRDATA[17]\ : in STD_LOGIC;
    \io_apb_PRDATA[16]_0\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_2\ : in STD_LOGIC;
    \io_apb_PRDATA[14]_INST_0_i_2\ : in STD_LOGIC;
    \io_apb_PRDATA[13]_INST_0_i_2\ : in STD_LOGIC;
    \io_apb_PRDATA[12]_INST_0_i_2\ : in STD_LOGIC;
    \io_apb_PRDATA[11]_INST_0_i_2\ : in STD_LOGIC;
    \io_apb_PRDATA[10]_INST_0_i_2\ : in STD_LOGIC;
    \io_apb_PRDATA[9]_INST_0_i_2\ : in STD_LOGIC;
    \io_apb_PRDATA[8]_INST_0_i_2\ : in STD_LOGIC;
    \io_apb_PRDATA[7]_INST_0_i_2\ : in STD_LOGIC;
    \io_apb_PRDATA[6]_INST_0_i_2\ : in STD_LOGIC;
    \io_apb_PRDATA[5]_INST_0_i_2\ : in STD_LOGIC;
    \io_apb_PRDATA[4]_INST_0_i_2\ : in STD_LOGIC;
    \io_apb_PRDATA[3]_INST_0_i_2\ : in STD_LOGIC;
    \io_apb_PRDATA[2]_INST_0_i_2\ : in STD_LOGIC;
    \io_apb_PRDATA[1]_INST_0_i_2\ : in STD_LOGIC;
    \io_apb_PRDATA[0]_INST_0_i_2\ : in STD_LOGIC;
    io_apb_PWDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC
  );
end sys_Apb3Periph_0_0_Apb3Afio;

architecture STRUCTURE of sys_Apb3Periph_0_0_Apb3Afio is
  signal EVCR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \EVCR[31]_i_1_n_0\ : STD_LOGIC;
  signal \EXTICR_0[31]_i_1_n_0\ : STD_LOGIC;
  signal \EXTICR_0_reg_n_0_[0]\ : STD_LOGIC;
  signal \EXTICR_0_reg_n_0_[10]\ : STD_LOGIC;
  signal \EXTICR_0_reg_n_0_[11]\ : STD_LOGIC;
  signal \EXTICR_0_reg_n_0_[12]\ : STD_LOGIC;
  signal \EXTICR_0_reg_n_0_[13]\ : STD_LOGIC;
  signal \EXTICR_0_reg_n_0_[14]\ : STD_LOGIC;
  signal \EXTICR_0_reg_n_0_[15]\ : STD_LOGIC;
  signal \EXTICR_0_reg_n_0_[16]\ : STD_LOGIC;
  signal \EXTICR_0_reg_n_0_[17]\ : STD_LOGIC;
  signal \EXTICR_0_reg_n_0_[18]\ : STD_LOGIC;
  signal \EXTICR_0_reg_n_0_[19]\ : STD_LOGIC;
  signal \EXTICR_0_reg_n_0_[1]\ : STD_LOGIC;
  signal \EXTICR_0_reg_n_0_[20]\ : STD_LOGIC;
  signal \EXTICR_0_reg_n_0_[21]\ : STD_LOGIC;
  signal \EXTICR_0_reg_n_0_[22]\ : STD_LOGIC;
  signal \EXTICR_0_reg_n_0_[23]\ : STD_LOGIC;
  signal \EXTICR_0_reg_n_0_[24]\ : STD_LOGIC;
  signal \EXTICR_0_reg_n_0_[25]\ : STD_LOGIC;
  signal \EXTICR_0_reg_n_0_[26]\ : STD_LOGIC;
  signal \EXTICR_0_reg_n_0_[27]\ : STD_LOGIC;
  signal \EXTICR_0_reg_n_0_[28]\ : STD_LOGIC;
  signal \EXTICR_0_reg_n_0_[29]\ : STD_LOGIC;
  signal \EXTICR_0_reg_n_0_[2]\ : STD_LOGIC;
  signal \EXTICR_0_reg_n_0_[30]\ : STD_LOGIC;
  signal \EXTICR_0_reg_n_0_[31]\ : STD_LOGIC;
  signal \EXTICR_0_reg_n_0_[3]\ : STD_LOGIC;
  signal \EXTICR_0_reg_n_0_[4]\ : STD_LOGIC;
  signal \EXTICR_0_reg_n_0_[5]\ : STD_LOGIC;
  signal \EXTICR_0_reg_n_0_[6]\ : STD_LOGIC;
  signal \EXTICR_0_reg_n_0_[7]\ : STD_LOGIC;
  signal \EXTICR_0_reg_n_0_[8]\ : STD_LOGIC;
  signal \EXTICR_0_reg_n_0_[9]\ : STD_LOGIC;
  signal \EXTICR_1[31]_i_1_n_0\ : STD_LOGIC;
  signal \EXTICR_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \EXTICR_1_reg_n_0_[10]\ : STD_LOGIC;
  signal \EXTICR_1_reg_n_0_[11]\ : STD_LOGIC;
  signal \EXTICR_1_reg_n_0_[12]\ : STD_LOGIC;
  signal \EXTICR_1_reg_n_0_[13]\ : STD_LOGIC;
  signal \EXTICR_1_reg_n_0_[14]\ : STD_LOGIC;
  signal \EXTICR_1_reg_n_0_[15]\ : STD_LOGIC;
  signal \EXTICR_1_reg_n_0_[16]\ : STD_LOGIC;
  signal \EXTICR_1_reg_n_0_[17]\ : STD_LOGIC;
  signal \EXTICR_1_reg_n_0_[18]\ : STD_LOGIC;
  signal \EXTICR_1_reg_n_0_[19]\ : STD_LOGIC;
  signal \EXTICR_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \EXTICR_1_reg_n_0_[20]\ : STD_LOGIC;
  signal \EXTICR_1_reg_n_0_[21]\ : STD_LOGIC;
  signal \EXTICR_1_reg_n_0_[22]\ : STD_LOGIC;
  signal \EXTICR_1_reg_n_0_[23]\ : STD_LOGIC;
  signal \EXTICR_1_reg_n_0_[24]\ : STD_LOGIC;
  signal \EXTICR_1_reg_n_0_[25]\ : STD_LOGIC;
  signal \EXTICR_1_reg_n_0_[26]\ : STD_LOGIC;
  signal \EXTICR_1_reg_n_0_[27]\ : STD_LOGIC;
  signal \EXTICR_1_reg_n_0_[28]\ : STD_LOGIC;
  signal \EXTICR_1_reg_n_0_[29]\ : STD_LOGIC;
  signal \EXTICR_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \EXTICR_1_reg_n_0_[30]\ : STD_LOGIC;
  signal \EXTICR_1_reg_n_0_[31]\ : STD_LOGIC;
  signal \EXTICR_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \EXTICR_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \EXTICR_1_reg_n_0_[5]\ : STD_LOGIC;
  signal \EXTICR_1_reg_n_0_[6]\ : STD_LOGIC;
  signal \EXTICR_1_reg_n_0_[7]\ : STD_LOGIC;
  signal \EXTICR_1_reg_n_0_[8]\ : STD_LOGIC;
  signal \EXTICR_1_reg_n_0_[9]\ : STD_LOGIC;
  signal \EXTICR_2[31]_i_1_n_0\ : STD_LOGIC;
  signal \EXTICR_2_reg_n_0_[0]\ : STD_LOGIC;
  signal \EXTICR_2_reg_n_0_[10]\ : STD_LOGIC;
  signal \EXTICR_2_reg_n_0_[11]\ : STD_LOGIC;
  signal \EXTICR_2_reg_n_0_[12]\ : STD_LOGIC;
  signal \EXTICR_2_reg_n_0_[13]\ : STD_LOGIC;
  signal \EXTICR_2_reg_n_0_[14]\ : STD_LOGIC;
  signal \EXTICR_2_reg_n_0_[15]\ : STD_LOGIC;
  signal \EXTICR_2_reg_n_0_[16]\ : STD_LOGIC;
  signal \EXTICR_2_reg_n_0_[17]\ : STD_LOGIC;
  signal \EXTICR_2_reg_n_0_[18]\ : STD_LOGIC;
  signal \EXTICR_2_reg_n_0_[19]\ : STD_LOGIC;
  signal \EXTICR_2_reg_n_0_[1]\ : STD_LOGIC;
  signal \EXTICR_2_reg_n_0_[20]\ : STD_LOGIC;
  signal \EXTICR_2_reg_n_0_[21]\ : STD_LOGIC;
  signal \EXTICR_2_reg_n_0_[22]\ : STD_LOGIC;
  signal \EXTICR_2_reg_n_0_[23]\ : STD_LOGIC;
  signal \EXTICR_2_reg_n_0_[24]\ : STD_LOGIC;
  signal \EXTICR_2_reg_n_0_[25]\ : STD_LOGIC;
  signal \EXTICR_2_reg_n_0_[26]\ : STD_LOGIC;
  signal \EXTICR_2_reg_n_0_[27]\ : STD_LOGIC;
  signal \EXTICR_2_reg_n_0_[28]\ : STD_LOGIC;
  signal \EXTICR_2_reg_n_0_[29]\ : STD_LOGIC;
  signal \EXTICR_2_reg_n_0_[2]\ : STD_LOGIC;
  signal \EXTICR_2_reg_n_0_[30]\ : STD_LOGIC;
  signal \EXTICR_2_reg_n_0_[31]\ : STD_LOGIC;
  signal \EXTICR_2_reg_n_0_[3]\ : STD_LOGIC;
  signal \EXTICR_2_reg_n_0_[4]\ : STD_LOGIC;
  signal \EXTICR_2_reg_n_0_[5]\ : STD_LOGIC;
  signal \EXTICR_2_reg_n_0_[6]\ : STD_LOGIC;
  signal \EXTICR_2_reg_n_0_[7]\ : STD_LOGIC;
  signal \EXTICR_2_reg_n_0_[8]\ : STD_LOGIC;
  signal \EXTICR_2_reg_n_0_[9]\ : STD_LOGIC;
  signal \EXTICR_3[31]_i_1_n_0\ : STD_LOGIC;
  signal \EXTICR_3_reg_n_0_[0]\ : STD_LOGIC;
  signal \EXTICR_3_reg_n_0_[10]\ : STD_LOGIC;
  signal \EXTICR_3_reg_n_0_[11]\ : STD_LOGIC;
  signal \EXTICR_3_reg_n_0_[12]\ : STD_LOGIC;
  signal \EXTICR_3_reg_n_0_[13]\ : STD_LOGIC;
  signal \EXTICR_3_reg_n_0_[14]\ : STD_LOGIC;
  signal \EXTICR_3_reg_n_0_[15]\ : STD_LOGIC;
  signal \EXTICR_3_reg_n_0_[16]\ : STD_LOGIC;
  signal \EXTICR_3_reg_n_0_[17]\ : STD_LOGIC;
  signal \EXTICR_3_reg_n_0_[18]\ : STD_LOGIC;
  signal \EXTICR_3_reg_n_0_[19]\ : STD_LOGIC;
  signal \EXTICR_3_reg_n_0_[1]\ : STD_LOGIC;
  signal \EXTICR_3_reg_n_0_[20]\ : STD_LOGIC;
  signal \EXTICR_3_reg_n_0_[21]\ : STD_LOGIC;
  signal \EXTICR_3_reg_n_0_[22]\ : STD_LOGIC;
  signal \EXTICR_3_reg_n_0_[23]\ : STD_LOGIC;
  signal \EXTICR_3_reg_n_0_[24]\ : STD_LOGIC;
  signal \EXTICR_3_reg_n_0_[25]\ : STD_LOGIC;
  signal \EXTICR_3_reg_n_0_[26]\ : STD_LOGIC;
  signal \EXTICR_3_reg_n_0_[27]\ : STD_LOGIC;
  signal \EXTICR_3_reg_n_0_[28]\ : STD_LOGIC;
  signal \EXTICR_3_reg_n_0_[29]\ : STD_LOGIC;
  signal \EXTICR_3_reg_n_0_[2]\ : STD_LOGIC;
  signal \EXTICR_3_reg_n_0_[30]\ : STD_LOGIC;
  signal \EXTICR_3_reg_n_0_[31]\ : STD_LOGIC;
  signal \EXTICR_3_reg_n_0_[3]\ : STD_LOGIC;
  signal \EXTICR_3_reg_n_0_[4]\ : STD_LOGIC;
  signal \EXTICR_3_reg_n_0_[5]\ : STD_LOGIC;
  signal \EXTICR_3_reg_n_0_[6]\ : STD_LOGIC;
  signal \EXTICR_3_reg_n_0_[7]\ : STD_LOGIC;
  signal \EXTICR_3_reg_n_0_[8]\ : STD_LOGIC;
  signal \EXTICR_3_reg_n_0_[9]\ : STD_LOGIC;
  signal MAPR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal MAPR2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \MAPR2[31]_i_1_n_0\ : STD_LOGIC;
  signal \MAPR[31]_i_1_n_0\ : STD_LOGIC;
  signal ctrl_doWrite : STD_LOGIC;
  signal \io_apb_PRDATA[0]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[0]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[10]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[10]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[11]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[11]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[12]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[12]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[13]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[13]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[14]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[14]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[16]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[16]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[17]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[17]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[18]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[18]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[19]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[19]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[1]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[1]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[20]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[20]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[21]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[21]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[22]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[22]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[23]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[23]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[24]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[24]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[25]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[25]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[26]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[26]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[27]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[27]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[28]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[28]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[29]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[29]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[2]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[2]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[30]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[30]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[31]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[31]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[3]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[3]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[4]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[4]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[5]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[5]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[6]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[6]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[7]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[7]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[9]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[9]_INST_0_i_15_n_0\ : STD_LOGIC;
begin
\EVCR[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => io_apb_PADDR(4),
      I2 => io_apb_PADDR(1),
      I3 => ctrl_doWrite,
      I4 => io_apb_PADDR(3),
      I5 => io_apb_PADDR(2),
      O => \EVCR[31]_i_1_n_0\
    );
\EVCR[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => io_apb_PSEL(0),
      I1 => io_apb_PADDR(7),
      I2 => io_apb_PADDR(6),
      I3 => io_apb_PADDR(5),
      I4 => io_apb_PADDR(8),
      I5 => \EXTICR_3_reg[0]_0\,
      O => ctrl_doWrite
    );
\EVCR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EVCR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => EVCR(0)
    );
\EVCR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EVCR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => EVCR(10)
    );
\EVCR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EVCR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => EVCR(11)
    );
\EVCR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EVCR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => EVCR(12)
    );
\EVCR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EVCR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => EVCR(13)
    );
\EVCR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EVCR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => EVCR(14)
    );
\EVCR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EVCR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => EVCR(15)
    );
\EVCR_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EVCR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(16),
      Q => EVCR(16)
    );
\EVCR_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EVCR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(17),
      Q => EVCR(17)
    );
\EVCR_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EVCR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(18),
      Q => EVCR(18)
    );
\EVCR_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EVCR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(19),
      Q => EVCR(19)
    );
\EVCR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EVCR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => EVCR(1)
    );
\EVCR_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EVCR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(20),
      Q => EVCR(20)
    );
\EVCR_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EVCR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(21),
      Q => EVCR(21)
    );
\EVCR_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EVCR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(22),
      Q => EVCR(22)
    );
\EVCR_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EVCR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(23),
      Q => EVCR(23)
    );
\EVCR_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EVCR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(24),
      Q => EVCR(24)
    );
\EVCR_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EVCR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(25),
      Q => EVCR(25)
    );
\EVCR_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EVCR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(26),
      Q => EVCR(26)
    );
\EVCR_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EVCR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(27),
      Q => EVCR(27)
    );
\EVCR_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EVCR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(28),
      Q => EVCR(28)
    );
\EVCR_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EVCR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(29),
      Q => EVCR(29)
    );
\EVCR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EVCR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => EVCR(2)
    );
\EVCR_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EVCR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(30),
      Q => EVCR(30)
    );
\EVCR_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EVCR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(31),
      Q => EVCR(31)
    );
\EVCR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EVCR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => EVCR(3)
    );
\EVCR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EVCR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => EVCR(4)
    );
\EVCR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EVCR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => EVCR(5)
    );
\EVCR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EVCR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => EVCR(6)
    );
\EVCR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EVCR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => EVCR(7)
    );
\EVCR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EVCR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => EVCR(8)
    );
\EVCR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EVCR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => EVCR(9)
    );
\EXTICR_0[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => io_apb_PADDR(1),
      I1 => io_apb_PADDR(4),
      I2 => ctrl_doWrite,
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PADDR(0),
      I5 => io_apb_PADDR(2),
      O => \EXTICR_0[31]_i_1_n_0\
    );
\EXTICR_0_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_0[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \EXTICR_0_reg_n_0_[0]\
    );
\EXTICR_0_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_0[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \EXTICR_0_reg_n_0_[10]\
    );
\EXTICR_0_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_0[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \EXTICR_0_reg_n_0_[11]\
    );
\EXTICR_0_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_0[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \EXTICR_0_reg_n_0_[12]\
    );
\EXTICR_0_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_0[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \EXTICR_0_reg_n_0_[13]\
    );
\EXTICR_0_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_0[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \EXTICR_0_reg_n_0_[14]\
    );
\EXTICR_0_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_0[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \EXTICR_0_reg_n_0_[15]\
    );
\EXTICR_0_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_0[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(16),
      Q => \EXTICR_0_reg_n_0_[16]\
    );
\EXTICR_0_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_0[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(17),
      Q => \EXTICR_0_reg_n_0_[17]\
    );
\EXTICR_0_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_0[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(18),
      Q => \EXTICR_0_reg_n_0_[18]\
    );
\EXTICR_0_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_0[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(19),
      Q => \EXTICR_0_reg_n_0_[19]\
    );
\EXTICR_0_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_0[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \EXTICR_0_reg_n_0_[1]\
    );
\EXTICR_0_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_0[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(20),
      Q => \EXTICR_0_reg_n_0_[20]\
    );
\EXTICR_0_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_0[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(21),
      Q => \EXTICR_0_reg_n_0_[21]\
    );
\EXTICR_0_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_0[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(22),
      Q => \EXTICR_0_reg_n_0_[22]\
    );
\EXTICR_0_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_0[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(23),
      Q => \EXTICR_0_reg_n_0_[23]\
    );
\EXTICR_0_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_0[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(24),
      Q => \EXTICR_0_reg_n_0_[24]\
    );
\EXTICR_0_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_0[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(25),
      Q => \EXTICR_0_reg_n_0_[25]\
    );
\EXTICR_0_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_0[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(26),
      Q => \EXTICR_0_reg_n_0_[26]\
    );
\EXTICR_0_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_0[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(27),
      Q => \EXTICR_0_reg_n_0_[27]\
    );
\EXTICR_0_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_0[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(28),
      Q => \EXTICR_0_reg_n_0_[28]\
    );
\EXTICR_0_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_0[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(29),
      Q => \EXTICR_0_reg_n_0_[29]\
    );
\EXTICR_0_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_0[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \EXTICR_0_reg_n_0_[2]\
    );
\EXTICR_0_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_0[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(30),
      Q => \EXTICR_0_reg_n_0_[30]\
    );
\EXTICR_0_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_0[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(31),
      Q => \EXTICR_0_reg_n_0_[31]\
    );
\EXTICR_0_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_0[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \EXTICR_0_reg_n_0_[3]\
    );
\EXTICR_0_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_0[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \EXTICR_0_reg_n_0_[4]\
    );
\EXTICR_0_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_0[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \EXTICR_0_reg_n_0_[5]\
    );
\EXTICR_0_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_0[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \EXTICR_0_reg_n_0_[6]\
    );
\EXTICR_0_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_0[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \EXTICR_0_reg_n_0_[7]\
    );
\EXTICR_0_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_0[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \EXTICR_0_reg_n_0_[8]\
    );
\EXTICR_0_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_0[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \EXTICR_0_reg_n_0_[9]\
    );
\EXTICR_1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => io_apb_PADDR(1),
      I1 => io_apb_PADDR(4),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => io_apb_PADDR(0),
      I5 => ctrl_doWrite,
      O => \EXTICR_1[31]_i_1_n_0\
    );
\EXTICR_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_1[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \EXTICR_1_reg_n_0_[0]\
    );
\EXTICR_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_1[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \EXTICR_1_reg_n_0_[10]\
    );
\EXTICR_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_1[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \EXTICR_1_reg_n_0_[11]\
    );
\EXTICR_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_1[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \EXTICR_1_reg_n_0_[12]\
    );
\EXTICR_1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_1[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \EXTICR_1_reg_n_0_[13]\
    );
\EXTICR_1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_1[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \EXTICR_1_reg_n_0_[14]\
    );
\EXTICR_1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_1[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \EXTICR_1_reg_n_0_[15]\
    );
\EXTICR_1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_1[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(16),
      Q => \EXTICR_1_reg_n_0_[16]\
    );
\EXTICR_1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_1[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(17),
      Q => \EXTICR_1_reg_n_0_[17]\
    );
\EXTICR_1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_1[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(18),
      Q => \EXTICR_1_reg_n_0_[18]\
    );
\EXTICR_1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_1[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(19),
      Q => \EXTICR_1_reg_n_0_[19]\
    );
\EXTICR_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_1[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \EXTICR_1_reg_n_0_[1]\
    );
\EXTICR_1_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_1[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(20),
      Q => \EXTICR_1_reg_n_0_[20]\
    );
\EXTICR_1_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_1[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(21),
      Q => \EXTICR_1_reg_n_0_[21]\
    );
\EXTICR_1_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_1[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(22),
      Q => \EXTICR_1_reg_n_0_[22]\
    );
\EXTICR_1_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_1[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(23),
      Q => \EXTICR_1_reg_n_0_[23]\
    );
\EXTICR_1_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_1[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(24),
      Q => \EXTICR_1_reg_n_0_[24]\
    );
\EXTICR_1_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_1[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(25),
      Q => \EXTICR_1_reg_n_0_[25]\
    );
\EXTICR_1_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_1[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(26),
      Q => \EXTICR_1_reg_n_0_[26]\
    );
\EXTICR_1_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_1[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(27),
      Q => \EXTICR_1_reg_n_0_[27]\
    );
\EXTICR_1_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_1[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(28),
      Q => \EXTICR_1_reg_n_0_[28]\
    );
\EXTICR_1_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_1[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(29),
      Q => \EXTICR_1_reg_n_0_[29]\
    );
\EXTICR_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_1[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \EXTICR_1_reg_n_0_[2]\
    );
\EXTICR_1_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_1[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(30),
      Q => \EXTICR_1_reg_n_0_[30]\
    );
\EXTICR_1_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_1[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(31),
      Q => \EXTICR_1_reg_n_0_[31]\
    );
\EXTICR_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_1[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \EXTICR_1_reg_n_0_[3]\
    );
\EXTICR_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_1[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \EXTICR_1_reg_n_0_[4]\
    );
\EXTICR_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_1[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \EXTICR_1_reg_n_0_[5]\
    );
\EXTICR_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_1[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \EXTICR_1_reg_n_0_[6]\
    );
\EXTICR_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_1[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \EXTICR_1_reg_n_0_[7]\
    );
\EXTICR_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_1[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \EXTICR_1_reg_n_0_[8]\
    );
\EXTICR_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_1[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \EXTICR_1_reg_n_0_[9]\
    );
\EXTICR_2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => io_apb_PADDR(1),
      I2 => io_apb_PADDR(4),
      I3 => ctrl_doWrite,
      I4 => io_apb_PADDR(3),
      I5 => io_apb_PADDR(2),
      O => \EXTICR_2[31]_i_1_n_0\
    );
\EXTICR_2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \EXTICR_2_reg_n_0_[0]\
    );
\EXTICR_2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \EXTICR_2_reg_n_0_[10]\
    );
\EXTICR_2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \EXTICR_2_reg_n_0_[11]\
    );
\EXTICR_2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \EXTICR_2_reg_n_0_[12]\
    );
\EXTICR_2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \EXTICR_2_reg_n_0_[13]\
    );
\EXTICR_2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \EXTICR_2_reg_n_0_[14]\
    );
\EXTICR_2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \EXTICR_2_reg_n_0_[15]\
    );
\EXTICR_2_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(16),
      Q => \EXTICR_2_reg_n_0_[16]\
    );
\EXTICR_2_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(17),
      Q => \EXTICR_2_reg_n_0_[17]\
    );
\EXTICR_2_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(18),
      Q => \EXTICR_2_reg_n_0_[18]\
    );
\EXTICR_2_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(19),
      Q => \EXTICR_2_reg_n_0_[19]\
    );
\EXTICR_2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \EXTICR_2_reg_n_0_[1]\
    );
\EXTICR_2_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(20),
      Q => \EXTICR_2_reg_n_0_[20]\
    );
\EXTICR_2_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(21),
      Q => \EXTICR_2_reg_n_0_[21]\
    );
\EXTICR_2_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(22),
      Q => \EXTICR_2_reg_n_0_[22]\
    );
\EXTICR_2_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(23),
      Q => \EXTICR_2_reg_n_0_[23]\
    );
\EXTICR_2_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(24),
      Q => \EXTICR_2_reg_n_0_[24]\
    );
\EXTICR_2_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(25),
      Q => \EXTICR_2_reg_n_0_[25]\
    );
\EXTICR_2_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(26),
      Q => \EXTICR_2_reg_n_0_[26]\
    );
\EXTICR_2_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(27),
      Q => \EXTICR_2_reg_n_0_[27]\
    );
\EXTICR_2_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(28),
      Q => \EXTICR_2_reg_n_0_[28]\
    );
\EXTICR_2_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(29),
      Q => \EXTICR_2_reg_n_0_[29]\
    );
\EXTICR_2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \EXTICR_2_reg_n_0_[2]\
    );
\EXTICR_2_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(30),
      Q => \EXTICR_2_reg_n_0_[30]\
    );
\EXTICR_2_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(31),
      Q => \EXTICR_2_reg_n_0_[31]\
    );
\EXTICR_2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \EXTICR_2_reg_n_0_[3]\
    );
\EXTICR_2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \EXTICR_2_reg_n_0_[4]\
    );
\EXTICR_2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \EXTICR_2_reg_n_0_[5]\
    );
\EXTICR_2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \EXTICR_2_reg_n_0_[6]\
    );
\EXTICR_2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \EXTICR_2_reg_n_0_[7]\
    );
\EXTICR_2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \EXTICR_2_reg_n_0_[8]\
    );
\EXTICR_2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \EXTICR_2_reg_n_0_[9]\
    );
\EXTICR_3[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => io_apb_PADDR(1),
      I2 => io_apb_PADDR(2),
      I3 => ctrl_doWrite,
      I4 => io_apb_PADDR(3),
      I5 => io_apb_PADDR(4),
      O => \EXTICR_3[31]_i_1_n_0\
    );
\EXTICR_3_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_3[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \EXTICR_3_reg_n_0_[0]\
    );
\EXTICR_3_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_3[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \EXTICR_3_reg_n_0_[10]\
    );
\EXTICR_3_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_3[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \EXTICR_3_reg_n_0_[11]\
    );
\EXTICR_3_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_3[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \EXTICR_3_reg_n_0_[12]\
    );
\EXTICR_3_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_3[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \EXTICR_3_reg_n_0_[13]\
    );
\EXTICR_3_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_3[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \EXTICR_3_reg_n_0_[14]\
    );
\EXTICR_3_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_3[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \EXTICR_3_reg_n_0_[15]\
    );
\EXTICR_3_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_3[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(16),
      Q => \EXTICR_3_reg_n_0_[16]\
    );
\EXTICR_3_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_3[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(17),
      Q => \EXTICR_3_reg_n_0_[17]\
    );
\EXTICR_3_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_3[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(18),
      Q => \EXTICR_3_reg_n_0_[18]\
    );
\EXTICR_3_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_3[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(19),
      Q => \EXTICR_3_reg_n_0_[19]\
    );
\EXTICR_3_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_3[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \EXTICR_3_reg_n_0_[1]\
    );
\EXTICR_3_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_3[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(20),
      Q => \EXTICR_3_reg_n_0_[20]\
    );
\EXTICR_3_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_3[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(21),
      Q => \EXTICR_3_reg_n_0_[21]\
    );
\EXTICR_3_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_3[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(22),
      Q => \EXTICR_3_reg_n_0_[22]\
    );
\EXTICR_3_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_3[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(23),
      Q => \EXTICR_3_reg_n_0_[23]\
    );
\EXTICR_3_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_3[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(24),
      Q => \EXTICR_3_reg_n_0_[24]\
    );
\EXTICR_3_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_3[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(25),
      Q => \EXTICR_3_reg_n_0_[25]\
    );
\EXTICR_3_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_3[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(26),
      Q => \EXTICR_3_reg_n_0_[26]\
    );
\EXTICR_3_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_3[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(27),
      Q => \EXTICR_3_reg_n_0_[27]\
    );
\EXTICR_3_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_3[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(28),
      Q => \EXTICR_3_reg_n_0_[28]\
    );
\EXTICR_3_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_3[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(29),
      Q => \EXTICR_3_reg_n_0_[29]\
    );
\EXTICR_3_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_3[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \EXTICR_3_reg_n_0_[2]\
    );
\EXTICR_3_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_3[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(30),
      Q => \EXTICR_3_reg_n_0_[30]\
    );
\EXTICR_3_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_3[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(31),
      Q => \EXTICR_3_reg_n_0_[31]\
    );
\EXTICR_3_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_3[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \EXTICR_3_reg_n_0_[3]\
    );
\EXTICR_3_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_3[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \EXTICR_3_reg_n_0_[4]\
    );
\EXTICR_3_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_3[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \EXTICR_3_reg_n_0_[5]\
    );
\EXTICR_3_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_3[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \EXTICR_3_reg_n_0_[6]\
    );
\EXTICR_3_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_3[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \EXTICR_3_reg_n_0_[7]\
    );
\EXTICR_3_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_3[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \EXTICR_3_reg_n_0_[8]\
    );
\EXTICR_3_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EXTICR_3[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \EXTICR_3_reg_n_0_[9]\
    );
\MAPR2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => io_apb_PADDR(1),
      I2 => io_apb_PADDR(3),
      I3 => ctrl_doWrite,
      I4 => io_apb_PADDR(4),
      I5 => io_apb_PADDR(2),
      O => \MAPR2[31]_i_1_n_0\
    );
\MAPR2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => MAPR2(0)
    );
\MAPR2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => MAPR2(10)
    );
\MAPR2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => MAPR2(11)
    );
\MAPR2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => MAPR2(12)
    );
\MAPR2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => MAPR2(13)
    );
\MAPR2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => MAPR2(14)
    );
\MAPR2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => MAPR2(15)
    );
\MAPR2_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(16),
      Q => MAPR2(16)
    );
\MAPR2_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(17),
      Q => MAPR2(17)
    );
\MAPR2_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(18),
      Q => MAPR2(18)
    );
\MAPR2_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(19),
      Q => MAPR2(19)
    );
\MAPR2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => MAPR2(1)
    );
\MAPR2_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(20),
      Q => MAPR2(20)
    );
\MAPR2_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(21),
      Q => MAPR2(21)
    );
\MAPR2_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(22),
      Q => MAPR2(22)
    );
\MAPR2_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(23),
      Q => MAPR2(23)
    );
\MAPR2_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(24),
      Q => MAPR2(24)
    );
\MAPR2_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(25),
      Q => MAPR2(25)
    );
\MAPR2_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(26),
      Q => MAPR2(26)
    );
\MAPR2_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(27),
      Q => MAPR2(27)
    );
\MAPR2_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(28),
      Q => MAPR2(28)
    );
\MAPR2_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(29),
      Q => MAPR2(29)
    );
\MAPR2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => MAPR2(2)
    );
\MAPR2_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(30),
      Q => MAPR2(30)
    );
\MAPR2_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(31),
      Q => MAPR2(31)
    );
\MAPR2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => MAPR2(3)
    );
\MAPR2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => MAPR2(4)
    );
\MAPR2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => MAPR2(5)
    );
\MAPR2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => MAPR2(6)
    );
\MAPR2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => MAPR2(7)
    );
\MAPR2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => MAPR2(8)
    );
\MAPR2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR2[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => MAPR2(9)
    );
\MAPR[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => io_apb_PADDR(1),
      I1 => io_apb_PADDR(4),
      I2 => ctrl_doWrite,
      I3 => io_apb_PADDR(2),
      I4 => io_apb_PADDR(3),
      I5 => io_apb_PADDR(0),
      O => \MAPR[31]_i_1_n_0\
    );
\MAPR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => MAPR(0)
    );
\MAPR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => MAPR(10)
    );
\MAPR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => MAPR(11)
    );
\MAPR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => MAPR(12)
    );
\MAPR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => MAPR(13)
    );
\MAPR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => MAPR(14)
    );
\MAPR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => MAPR(15)
    );
\MAPR_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(16),
      Q => MAPR(16)
    );
\MAPR_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(17),
      Q => MAPR(17)
    );
\MAPR_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(18),
      Q => MAPR(18)
    );
\MAPR_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(19),
      Q => MAPR(19)
    );
\MAPR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => MAPR(1)
    );
\MAPR_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(20),
      Q => MAPR(20)
    );
\MAPR_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(21),
      Q => MAPR(21)
    );
\MAPR_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(22),
      Q => MAPR(22)
    );
\MAPR_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(23),
      Q => MAPR(23)
    );
\MAPR_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(24),
      Q => MAPR(24)
    );
\MAPR_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(25),
      Q => MAPR(25)
    );
\MAPR_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(26),
      Q => MAPR(26)
    );
\MAPR_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(27),
      Q => MAPR(27)
    );
\MAPR_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(28),
      Q => MAPR(28)
    );
\MAPR_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(29),
      Q => MAPR(29)
    );
\MAPR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => MAPR(2)
    );
\MAPR_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(30),
      Q => MAPR(30)
    );
\MAPR_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(31),
      Q => MAPR(31)
    );
\MAPR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => MAPR(3)
    );
\MAPR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => MAPR(4)
    );
\MAPR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => MAPR(5)
    );
\MAPR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => MAPR(6)
    );
\MAPR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => MAPR(7)
    );
\MAPR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => MAPR(8)
    );
\MAPR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \MAPR[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => MAPR(9)
    );
\extiReg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => io_gpio_read(16),
      I1 => \EXTICR_0_reg_n_0_[0]\,
      I2 => io_gpio_read(0),
      O => D(0)
    );
\extiReg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => io_gpio_read(26),
      I1 => \EXTICR_2_reg_n_0_[8]\,
      I2 => io_gpio_read(10),
      O => D(10)
    );
\extiReg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => io_gpio_read(27),
      I1 => \EXTICR_2_reg_n_0_[12]\,
      I2 => io_gpio_read(11),
      O => D(11)
    );
\extiReg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => io_gpio_read(28),
      I1 => \EXTICR_3_reg_n_0_[0]\,
      I2 => io_gpio_read(12),
      O => D(12)
    );
\extiReg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => io_gpio_read(29),
      I1 => \EXTICR_3_reg_n_0_[4]\,
      I2 => io_gpio_read(13),
      O => D(13)
    );
\extiReg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => io_gpio_read(30),
      I1 => \EXTICR_3_reg_n_0_[8]\,
      I2 => io_gpio_read(14),
      O => D(14)
    );
\extiReg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => io_gpio_read(31),
      I1 => \EXTICR_3_reg_n_0_[12]\,
      I2 => io_gpio_read(15),
      O => D(15)
    );
\extiReg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => io_gpio_read(17),
      I1 => \EXTICR_0_reg_n_0_[4]\,
      I2 => io_gpio_read(1),
      O => D(1)
    );
\extiReg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => io_gpio_read(18),
      I1 => \EXTICR_0_reg_n_0_[8]\,
      I2 => io_gpio_read(2),
      O => D(2)
    );
\extiReg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => io_gpio_read(19),
      I1 => \EXTICR_0_reg_n_0_[12]\,
      I2 => io_gpio_read(3),
      O => D(3)
    );
\extiReg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => io_gpio_read(20),
      I1 => \EXTICR_1_reg_n_0_[0]\,
      I2 => io_gpio_read(4),
      O => D(4)
    );
\extiReg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => io_gpio_read(21),
      I1 => \EXTICR_1_reg_n_0_[4]\,
      I2 => io_gpio_read(5),
      O => D(5)
    );
\extiReg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => io_gpio_read(22),
      I1 => \EXTICR_1_reg_n_0_[8]\,
      I2 => io_gpio_read(6),
      O => D(6)
    );
\extiReg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => io_gpio_read(23),
      I1 => \EXTICR_1_reg_n_0_[12]\,
      I2 => io_gpio_read(7),
      O => D(7)
    );
\extiReg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => io_gpio_read(24),
      I1 => \EXTICR_2_reg_n_0_[0]\,
      I2 => io_gpio_read(8),
      O => D(8)
    );
\extiReg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => io_gpio_read(25),
      I1 => \EXTICR_2_reg_n_0_[4]\,
      I2 => io_gpio_read(9),
      O => D(9)
    );
\io_apb_PRDATA[0]_INST_0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => MAPR2(0),
      I1 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I2 => \EXTICR_3_reg_n_0_[0]\,
      I3 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I4 => \EXTICR_2_reg_n_0_[0]\,
      O => \io_apb_PRDATA[0]_INST_0_i_14_n_0\
    );
\io_apb_PRDATA[0]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \EXTICR_1_reg_n_0_[0]\,
      I1 => \EXTICR_0_reg_n_0_[0]\,
      I2 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I3 => MAPR(0),
      I4 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I5 => EVCR(0),
      O => \io_apb_PRDATA[0]_INST_0_i_15_n_0\
    );
\io_apb_PRDATA[0]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \io_apb_PRDATA[0]_INST_0_i_14_n_0\,
      I1 => \io_apb_PRDATA[16]\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_15_n_0\,
      I3 => Q(0),
      I4 => io_apb_PADDR(1),
      I5 => \io_apb_PRDATA[0]_INST_0_i_2\,
      O => \selIndex_reg[0]_30\
    );
\io_apb_PRDATA[10]_INST_0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => MAPR2(10),
      I1 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I2 => \EXTICR_3_reg_n_0_[10]\,
      I3 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I4 => \EXTICR_2_reg_n_0_[10]\,
      O => \io_apb_PRDATA[10]_INST_0_i_14_n_0\
    );
\io_apb_PRDATA[10]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \EXTICR_1_reg_n_0_[10]\,
      I1 => \EXTICR_0_reg_n_0_[10]\,
      I2 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I3 => MAPR(10),
      I4 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I5 => EVCR(10),
      O => \io_apb_PRDATA[10]_INST_0_i_15_n_0\
    );
\io_apb_PRDATA[10]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \io_apb_PRDATA[10]_INST_0_i_14_n_0\,
      I1 => \io_apb_PRDATA[16]\,
      I2 => \io_apb_PRDATA[10]_INST_0_i_15_n_0\,
      I3 => Q(0),
      I4 => io_apb_PADDR(1),
      I5 => \io_apb_PRDATA[10]_INST_0_i_2\,
      O => \selIndex_reg[0]_20\
    );
\io_apb_PRDATA[11]_INST_0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => MAPR2(11),
      I1 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I2 => \EXTICR_3_reg_n_0_[11]\,
      I3 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I4 => \EXTICR_2_reg_n_0_[11]\,
      O => \io_apb_PRDATA[11]_INST_0_i_14_n_0\
    );
\io_apb_PRDATA[11]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \EXTICR_1_reg_n_0_[11]\,
      I1 => \EXTICR_0_reg_n_0_[11]\,
      I2 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I3 => MAPR(11),
      I4 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I5 => EVCR(11),
      O => \io_apb_PRDATA[11]_INST_0_i_15_n_0\
    );
\io_apb_PRDATA[11]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \io_apb_PRDATA[11]_INST_0_i_14_n_0\,
      I1 => \io_apb_PRDATA[16]\,
      I2 => \io_apb_PRDATA[11]_INST_0_i_15_n_0\,
      I3 => Q(0),
      I4 => io_apb_PADDR(1),
      I5 => \io_apb_PRDATA[11]_INST_0_i_2\,
      O => \selIndex_reg[0]_19\
    );
\io_apb_PRDATA[12]_INST_0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => MAPR2(12),
      I1 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I2 => \EXTICR_3_reg_n_0_[12]\,
      I3 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I4 => \EXTICR_2_reg_n_0_[12]\,
      O => \io_apb_PRDATA[12]_INST_0_i_12_n_0\
    );
\io_apb_PRDATA[12]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \EXTICR_1_reg_n_0_[12]\,
      I1 => \EXTICR_0_reg_n_0_[12]\,
      I2 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I3 => MAPR(12),
      I4 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I5 => EVCR(12),
      O => \io_apb_PRDATA[12]_INST_0_i_13_n_0\
    );
\io_apb_PRDATA[12]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \io_apb_PRDATA[12]_INST_0_i_12_n_0\,
      I1 => \io_apb_PRDATA[16]\,
      I2 => \io_apb_PRDATA[12]_INST_0_i_13_n_0\,
      I3 => Q(0),
      I4 => io_apb_PADDR(1),
      I5 => \io_apb_PRDATA[12]_INST_0_i_2\,
      O => \selIndex_reg[0]_18\
    );
\io_apb_PRDATA[13]_INST_0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => MAPR2(13),
      I1 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I2 => \EXTICR_3_reg_n_0_[13]\,
      I3 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I4 => \EXTICR_2_reg_n_0_[13]\,
      O => \io_apb_PRDATA[13]_INST_0_i_12_n_0\
    );
\io_apb_PRDATA[13]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \EXTICR_1_reg_n_0_[13]\,
      I1 => \EXTICR_0_reg_n_0_[13]\,
      I2 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I3 => MAPR(13),
      I4 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I5 => EVCR(13),
      O => \io_apb_PRDATA[13]_INST_0_i_13_n_0\
    );
\io_apb_PRDATA[13]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \io_apb_PRDATA[13]_INST_0_i_12_n_0\,
      I1 => \io_apb_PRDATA[16]\,
      I2 => \io_apb_PRDATA[13]_INST_0_i_13_n_0\,
      I3 => Q(0),
      I4 => io_apb_PADDR(1),
      I5 => \io_apb_PRDATA[13]_INST_0_i_2\,
      O => \selIndex_reg[0]_17\
    );
\io_apb_PRDATA[14]_INST_0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => MAPR2(14),
      I1 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I2 => \EXTICR_3_reg_n_0_[14]\,
      I3 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I4 => \EXTICR_2_reg_n_0_[14]\,
      O => \io_apb_PRDATA[14]_INST_0_i_12_n_0\
    );
\io_apb_PRDATA[14]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \EXTICR_1_reg_n_0_[14]\,
      I1 => \EXTICR_0_reg_n_0_[14]\,
      I2 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I3 => MAPR(14),
      I4 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I5 => EVCR(14),
      O => \io_apb_PRDATA[14]_INST_0_i_13_n_0\
    );
\io_apb_PRDATA[14]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \io_apb_PRDATA[14]_INST_0_i_12_n_0\,
      I1 => \io_apb_PRDATA[16]\,
      I2 => \io_apb_PRDATA[14]_INST_0_i_13_n_0\,
      I3 => Q(0),
      I4 => io_apb_PADDR(1),
      I5 => \io_apb_PRDATA[14]_INST_0_i_2\,
      O => \selIndex_reg[0]_16\
    );
\io_apb_PRDATA[15]_INST_0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => MAPR2(15),
      I1 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I2 => \EXTICR_3_reg_n_0_[15]\,
      I3 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I4 => \EXTICR_2_reg_n_0_[15]\,
      O => \io_apb_PRDATA[15]_INST_0_i_17_n_0\
    );
\io_apb_PRDATA[15]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \EXTICR_1_reg_n_0_[15]\,
      I1 => \EXTICR_0_reg_n_0_[15]\,
      I2 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I3 => MAPR(15),
      I4 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I5 => EVCR(15),
      O => \io_apb_PRDATA[15]_INST_0_i_18_n_0\
    );
\io_apb_PRDATA[15]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_17_n_0\,
      I1 => \io_apb_PRDATA[16]\,
      I2 => \io_apb_PRDATA[15]_INST_0_i_18_n_0\,
      I3 => Q(0),
      I4 => io_apb_PADDR(1),
      I5 => \io_apb_PRDATA[15]_INST_0_i_2\,
      O => \selIndex_reg[0]_15\
    );
\io_apb_PRDATA[16]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \io_apb_PRDATA[16]_INST_0_i_5_n_0\,
      I1 => \io_apb_PRDATA[16]\,
      I2 => \io_apb_PRDATA[16]_INST_0_i_6_n_0\,
      I3 => Q(0),
      I4 => io_apb_PADDR(1),
      I5 => \io_apb_PRDATA[16]_0\,
      O => \selIndex_reg[0]_14\
    );
\io_apb_PRDATA[16]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => MAPR2(16),
      I1 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I2 => \EXTICR_3_reg_n_0_[16]\,
      I3 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I4 => \EXTICR_2_reg_n_0_[16]\,
      O => \io_apb_PRDATA[16]_INST_0_i_5_n_0\
    );
\io_apb_PRDATA[16]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \EXTICR_1_reg_n_0_[16]\,
      I1 => \EXTICR_0_reg_n_0_[16]\,
      I2 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I3 => MAPR(16),
      I4 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I5 => EVCR(16),
      O => \io_apb_PRDATA[16]_INST_0_i_6_n_0\
    );
\io_apb_PRDATA[17]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \io_apb_PRDATA[17]_INST_0_i_5_n_0\,
      I1 => \io_apb_PRDATA[16]\,
      I2 => \io_apb_PRDATA[17]_INST_0_i_6_n_0\,
      I3 => Q(0),
      I4 => io_apb_PADDR(1),
      I5 => \io_apb_PRDATA[17]\,
      O => \selIndex_reg[0]_13\
    );
\io_apb_PRDATA[17]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => MAPR2(17),
      I1 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I2 => \EXTICR_3_reg_n_0_[17]\,
      I3 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I4 => \EXTICR_2_reg_n_0_[17]\,
      O => \io_apb_PRDATA[17]_INST_0_i_5_n_0\
    );
\io_apb_PRDATA[17]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \EXTICR_1_reg_n_0_[17]\,
      I1 => \EXTICR_0_reg_n_0_[17]\,
      I2 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I3 => MAPR(17),
      I4 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I5 => EVCR(17),
      O => \io_apb_PRDATA[17]_INST_0_i_6_n_0\
    );
\io_apb_PRDATA[18]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \io_apb_PRDATA[18]_INST_0_i_5_n_0\,
      I1 => \io_apb_PRDATA[16]\,
      I2 => \io_apb_PRDATA[18]_INST_0_i_6_n_0\,
      I3 => Q(0),
      I4 => io_apb_PADDR(1),
      I5 => \io_apb_PRDATA[18]\,
      O => \selIndex_reg[0]_12\
    );
\io_apb_PRDATA[18]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => MAPR2(18),
      I1 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I2 => \EXTICR_3_reg_n_0_[18]\,
      I3 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I4 => \EXTICR_2_reg_n_0_[18]\,
      O => \io_apb_PRDATA[18]_INST_0_i_5_n_0\
    );
\io_apb_PRDATA[18]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \EXTICR_1_reg_n_0_[18]\,
      I1 => \EXTICR_0_reg_n_0_[18]\,
      I2 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I3 => MAPR(18),
      I4 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I5 => EVCR(18),
      O => \io_apb_PRDATA[18]_INST_0_i_6_n_0\
    );
\io_apb_PRDATA[19]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \io_apb_PRDATA[19]_INST_0_i_5_n_0\,
      I1 => \io_apb_PRDATA[16]\,
      I2 => \io_apb_PRDATA[19]_INST_0_i_6_n_0\,
      I3 => Q(0),
      I4 => io_apb_PADDR(1),
      I5 => \io_apb_PRDATA[19]\,
      O => \selIndex_reg[0]_11\
    );
\io_apb_PRDATA[19]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => MAPR2(19),
      I1 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I2 => \EXTICR_3_reg_n_0_[19]\,
      I3 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I4 => \EXTICR_2_reg_n_0_[19]\,
      O => \io_apb_PRDATA[19]_INST_0_i_5_n_0\
    );
\io_apb_PRDATA[19]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \EXTICR_1_reg_n_0_[19]\,
      I1 => \EXTICR_0_reg_n_0_[19]\,
      I2 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I3 => MAPR(19),
      I4 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I5 => EVCR(19),
      O => \io_apb_PRDATA[19]_INST_0_i_6_n_0\
    );
\io_apb_PRDATA[1]_INST_0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => MAPR2(1),
      I1 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I2 => \EXTICR_3_reg_n_0_[1]\,
      I3 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I4 => \EXTICR_2_reg_n_0_[1]\,
      O => \io_apb_PRDATA[1]_INST_0_i_14_n_0\
    );
\io_apb_PRDATA[1]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \EXTICR_1_reg_n_0_[1]\,
      I1 => \EXTICR_0_reg_n_0_[1]\,
      I2 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I3 => MAPR(1),
      I4 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I5 => EVCR(1),
      O => \io_apb_PRDATA[1]_INST_0_i_15_n_0\
    );
\io_apb_PRDATA[1]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \io_apb_PRDATA[1]_INST_0_i_14_n_0\,
      I1 => \io_apb_PRDATA[16]\,
      I2 => \io_apb_PRDATA[1]_INST_0_i_15_n_0\,
      I3 => Q(0),
      I4 => io_apb_PADDR(1),
      I5 => \io_apb_PRDATA[1]_INST_0_i_2\,
      O => \selIndex_reg[0]_29\
    );
\io_apb_PRDATA[20]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \io_apb_PRDATA[20]_INST_0_i_5_n_0\,
      I1 => \io_apb_PRDATA[16]\,
      I2 => \io_apb_PRDATA[20]_INST_0_i_6_n_0\,
      I3 => Q(0),
      I4 => io_apb_PADDR(1),
      I5 => \io_apb_PRDATA[20]\,
      O => \selIndex_reg[0]_10\
    );
\io_apb_PRDATA[20]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => MAPR2(20),
      I1 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I2 => \EXTICR_3_reg_n_0_[20]\,
      I3 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I4 => \EXTICR_2_reg_n_0_[20]\,
      O => \io_apb_PRDATA[20]_INST_0_i_5_n_0\
    );
\io_apb_PRDATA[20]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \EXTICR_1_reg_n_0_[20]\,
      I1 => \EXTICR_0_reg_n_0_[20]\,
      I2 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I3 => MAPR(20),
      I4 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I5 => EVCR(20),
      O => \io_apb_PRDATA[20]_INST_0_i_6_n_0\
    );
\io_apb_PRDATA[21]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \io_apb_PRDATA[21]_INST_0_i_5_n_0\,
      I1 => \io_apb_PRDATA[16]\,
      I2 => \io_apb_PRDATA[21]_INST_0_i_6_n_0\,
      I3 => Q(0),
      I4 => io_apb_PADDR(1),
      I5 => \io_apb_PRDATA[21]\,
      O => \selIndex_reg[0]_9\
    );
\io_apb_PRDATA[21]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => MAPR2(21),
      I1 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I2 => \EXTICR_3_reg_n_0_[21]\,
      I3 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I4 => \EXTICR_2_reg_n_0_[21]\,
      O => \io_apb_PRDATA[21]_INST_0_i_5_n_0\
    );
\io_apb_PRDATA[21]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \EXTICR_1_reg_n_0_[21]\,
      I1 => \EXTICR_0_reg_n_0_[21]\,
      I2 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I3 => MAPR(21),
      I4 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I5 => EVCR(21),
      O => \io_apb_PRDATA[21]_INST_0_i_6_n_0\
    );
\io_apb_PRDATA[22]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \io_apb_PRDATA[22]_INST_0_i_5_n_0\,
      I1 => \io_apb_PRDATA[16]\,
      I2 => \io_apb_PRDATA[22]_INST_0_i_6_n_0\,
      I3 => Q(0),
      I4 => io_apb_PADDR(1),
      I5 => \io_apb_PRDATA[22]\,
      O => \selIndex_reg[0]_8\
    );
\io_apb_PRDATA[22]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => MAPR2(22),
      I1 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I2 => \EXTICR_3_reg_n_0_[22]\,
      I3 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I4 => \EXTICR_2_reg_n_0_[22]\,
      O => \io_apb_PRDATA[22]_INST_0_i_5_n_0\
    );
\io_apb_PRDATA[22]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \EXTICR_1_reg_n_0_[22]\,
      I1 => \EXTICR_0_reg_n_0_[22]\,
      I2 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I3 => MAPR(22),
      I4 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I5 => EVCR(22),
      O => \io_apb_PRDATA[22]_INST_0_i_6_n_0\
    );
\io_apb_PRDATA[23]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \io_apb_PRDATA[23]_INST_0_i_5_n_0\,
      I1 => \io_apb_PRDATA[16]\,
      I2 => \io_apb_PRDATA[23]_INST_0_i_6_n_0\,
      I3 => Q(0),
      I4 => io_apb_PADDR(1),
      I5 => \io_apb_PRDATA[23]\,
      O => \selIndex_reg[0]_7\
    );
\io_apb_PRDATA[23]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => MAPR2(23),
      I1 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I2 => \EXTICR_3_reg_n_0_[23]\,
      I3 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I4 => \EXTICR_2_reg_n_0_[23]\,
      O => \io_apb_PRDATA[23]_INST_0_i_5_n_0\
    );
\io_apb_PRDATA[23]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \EXTICR_1_reg_n_0_[23]\,
      I1 => \EXTICR_0_reg_n_0_[23]\,
      I2 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I3 => MAPR(23),
      I4 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I5 => EVCR(23),
      O => \io_apb_PRDATA[23]_INST_0_i_6_n_0\
    );
\io_apb_PRDATA[24]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \io_apb_PRDATA[24]_INST_0_i_5_n_0\,
      I1 => \io_apb_PRDATA[16]\,
      I2 => \io_apb_PRDATA[24]_INST_0_i_6_n_0\,
      I3 => Q(0),
      I4 => io_apb_PADDR(1),
      I5 => \io_apb_PRDATA[24]\,
      O => \selIndex_reg[0]_6\
    );
\io_apb_PRDATA[24]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => MAPR2(24),
      I1 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I2 => \EXTICR_3_reg_n_0_[24]\,
      I3 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I4 => \EXTICR_2_reg_n_0_[24]\,
      O => \io_apb_PRDATA[24]_INST_0_i_5_n_0\
    );
\io_apb_PRDATA[24]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \EXTICR_1_reg_n_0_[24]\,
      I1 => \EXTICR_0_reg_n_0_[24]\,
      I2 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I3 => MAPR(24),
      I4 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I5 => EVCR(24),
      O => \io_apb_PRDATA[24]_INST_0_i_6_n_0\
    );
\io_apb_PRDATA[25]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \io_apb_PRDATA[25]_INST_0_i_5_n_0\,
      I1 => \io_apb_PRDATA[16]\,
      I2 => \io_apb_PRDATA[25]_INST_0_i_6_n_0\,
      I3 => Q(0),
      I4 => io_apb_PADDR(1),
      I5 => \io_apb_PRDATA[25]\,
      O => \selIndex_reg[0]_5\
    );
\io_apb_PRDATA[25]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => MAPR2(25),
      I1 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I2 => \EXTICR_3_reg_n_0_[25]\,
      I3 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I4 => \EXTICR_2_reg_n_0_[25]\,
      O => \io_apb_PRDATA[25]_INST_0_i_5_n_0\
    );
\io_apb_PRDATA[25]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \EXTICR_1_reg_n_0_[25]\,
      I1 => \EXTICR_0_reg_n_0_[25]\,
      I2 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I3 => MAPR(25),
      I4 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I5 => EVCR(25),
      O => \io_apb_PRDATA[25]_INST_0_i_6_n_0\
    );
\io_apb_PRDATA[26]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \io_apb_PRDATA[26]_INST_0_i_5_n_0\,
      I1 => \io_apb_PRDATA[16]\,
      I2 => \io_apb_PRDATA[26]_INST_0_i_6_n_0\,
      I3 => Q(0),
      I4 => io_apb_PADDR(1),
      I5 => \io_apb_PRDATA[26]\,
      O => \selIndex_reg[0]_4\
    );
\io_apb_PRDATA[26]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => MAPR2(26),
      I1 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I2 => \EXTICR_3_reg_n_0_[26]\,
      I3 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I4 => \EXTICR_2_reg_n_0_[26]\,
      O => \io_apb_PRDATA[26]_INST_0_i_5_n_0\
    );
\io_apb_PRDATA[26]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \EXTICR_1_reg_n_0_[26]\,
      I1 => \EXTICR_0_reg_n_0_[26]\,
      I2 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I3 => MAPR(26),
      I4 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I5 => EVCR(26),
      O => \io_apb_PRDATA[26]_INST_0_i_6_n_0\
    );
\io_apb_PRDATA[27]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \io_apb_PRDATA[27]_INST_0_i_5_n_0\,
      I1 => \io_apb_PRDATA[16]\,
      I2 => \io_apb_PRDATA[27]_INST_0_i_6_n_0\,
      I3 => Q(0),
      I4 => io_apb_PADDR(1),
      I5 => \io_apb_PRDATA[27]\,
      O => \selIndex_reg[0]_3\
    );
\io_apb_PRDATA[27]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => MAPR2(27),
      I1 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I2 => \EXTICR_3_reg_n_0_[27]\,
      I3 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I4 => \EXTICR_2_reg_n_0_[27]\,
      O => \io_apb_PRDATA[27]_INST_0_i_5_n_0\
    );
\io_apb_PRDATA[27]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \EXTICR_1_reg_n_0_[27]\,
      I1 => \EXTICR_0_reg_n_0_[27]\,
      I2 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I3 => MAPR(27),
      I4 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I5 => EVCR(27),
      O => \io_apb_PRDATA[27]_INST_0_i_6_n_0\
    );
\io_apb_PRDATA[28]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \io_apb_PRDATA[28]_INST_0_i_5_n_0\,
      I1 => \io_apb_PRDATA[16]\,
      I2 => \io_apb_PRDATA[28]_INST_0_i_6_n_0\,
      I3 => Q(0),
      I4 => io_apb_PADDR(1),
      I5 => \io_apb_PRDATA[28]\,
      O => \selIndex_reg[0]_2\
    );
\io_apb_PRDATA[28]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => MAPR2(28),
      I1 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I2 => \EXTICR_3_reg_n_0_[28]\,
      I3 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I4 => \EXTICR_2_reg_n_0_[28]\,
      O => \io_apb_PRDATA[28]_INST_0_i_5_n_0\
    );
\io_apb_PRDATA[28]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \EXTICR_1_reg_n_0_[28]\,
      I1 => \EXTICR_0_reg_n_0_[28]\,
      I2 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I3 => MAPR(28),
      I4 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I5 => EVCR(28),
      O => \io_apb_PRDATA[28]_INST_0_i_6_n_0\
    );
\io_apb_PRDATA[29]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \io_apb_PRDATA[29]_INST_0_i_5_n_0\,
      I1 => \io_apb_PRDATA[16]\,
      I2 => \io_apb_PRDATA[29]_INST_0_i_6_n_0\,
      I3 => Q(0),
      I4 => io_apb_PADDR(1),
      I5 => \io_apb_PRDATA[29]\,
      O => \selIndex_reg[0]_1\
    );
\io_apb_PRDATA[29]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => MAPR2(29),
      I1 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I2 => \EXTICR_3_reg_n_0_[29]\,
      I3 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I4 => \EXTICR_2_reg_n_0_[29]\,
      O => \io_apb_PRDATA[29]_INST_0_i_5_n_0\
    );
\io_apb_PRDATA[29]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \EXTICR_1_reg_n_0_[29]\,
      I1 => \EXTICR_0_reg_n_0_[29]\,
      I2 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I3 => MAPR(29),
      I4 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I5 => EVCR(29),
      O => \io_apb_PRDATA[29]_INST_0_i_6_n_0\
    );
\io_apb_PRDATA[2]_INST_0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => MAPR2(2),
      I1 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I2 => \EXTICR_3_reg_n_0_[2]\,
      I3 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I4 => \EXTICR_2_reg_n_0_[2]\,
      O => \io_apb_PRDATA[2]_INST_0_i_14_n_0\
    );
\io_apb_PRDATA[2]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \EXTICR_1_reg_n_0_[2]\,
      I1 => \EXTICR_0_reg_n_0_[2]\,
      I2 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I3 => MAPR(2),
      I4 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I5 => EVCR(2),
      O => \io_apb_PRDATA[2]_INST_0_i_15_n_0\
    );
\io_apb_PRDATA[2]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \io_apb_PRDATA[2]_INST_0_i_14_n_0\,
      I1 => \io_apb_PRDATA[16]\,
      I2 => \io_apb_PRDATA[2]_INST_0_i_15_n_0\,
      I3 => Q(0),
      I4 => io_apb_PADDR(1),
      I5 => \io_apb_PRDATA[2]_INST_0_i_2\,
      O => \selIndex_reg[0]_28\
    );
\io_apb_PRDATA[30]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \io_apb_PRDATA[30]_INST_0_i_5_n_0\,
      I1 => \io_apb_PRDATA[16]\,
      I2 => \io_apb_PRDATA[30]_INST_0_i_6_n_0\,
      I3 => Q(0),
      I4 => io_apb_PADDR(1),
      I5 => \io_apb_PRDATA[30]\,
      O => \selIndex_reg[0]_0\
    );
\io_apb_PRDATA[30]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => MAPR2(30),
      I1 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I2 => \EXTICR_3_reg_n_0_[30]\,
      I3 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I4 => \EXTICR_2_reg_n_0_[30]\,
      O => \io_apb_PRDATA[30]_INST_0_i_5_n_0\
    );
\io_apb_PRDATA[30]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \EXTICR_1_reg_n_0_[30]\,
      I1 => \EXTICR_0_reg_n_0_[30]\,
      I2 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I3 => MAPR(30),
      I4 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I5 => EVCR(30),
      O => \io_apb_PRDATA[30]_INST_0_i_6_n_0\
    );
\io_apb_PRDATA[31]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \EXTICR_1_reg_n_0_[31]\,
      I1 => \EXTICR_0_reg_n_0_[31]\,
      I2 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I3 => MAPR(31),
      I4 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I5 => EVCR(31),
      O => \io_apb_PRDATA[31]_INST_0_i_11_n_0\
    );
\io_apb_PRDATA[31]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \io_apb_PRDATA[31]_INST_0_i_9_n_0\,
      I1 => \io_apb_PRDATA[16]\,
      I2 => \io_apb_PRDATA[31]_INST_0_i_11_n_0\,
      I3 => Q(0),
      I4 => io_apb_PADDR(1),
      I5 => \io_apb_PRDATA[31]\,
      O => \selIndex_reg[0]\
    );
\io_apb_PRDATA[31]_INST_0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => MAPR2(31),
      I1 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I2 => \EXTICR_3_reg_n_0_[31]\,
      I3 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I4 => \EXTICR_2_reg_n_0_[31]\,
      O => \io_apb_PRDATA[31]_INST_0_i_9_n_0\
    );
\io_apb_PRDATA[3]_INST_0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => MAPR2(3),
      I1 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I2 => \EXTICR_3_reg_n_0_[3]\,
      I3 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I4 => \EXTICR_2_reg_n_0_[3]\,
      O => \io_apb_PRDATA[3]_INST_0_i_14_n_0\
    );
\io_apb_PRDATA[3]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \EXTICR_1_reg_n_0_[3]\,
      I1 => \EXTICR_0_reg_n_0_[3]\,
      I2 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I3 => MAPR(3),
      I4 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I5 => EVCR(3),
      O => \io_apb_PRDATA[3]_INST_0_i_15_n_0\
    );
\io_apb_PRDATA[3]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \io_apb_PRDATA[3]_INST_0_i_14_n_0\,
      I1 => \io_apb_PRDATA[16]\,
      I2 => \io_apb_PRDATA[3]_INST_0_i_15_n_0\,
      I3 => Q(0),
      I4 => io_apb_PADDR(1),
      I5 => \io_apb_PRDATA[3]_INST_0_i_2\,
      O => \selIndex_reg[0]_27\
    );
\io_apb_PRDATA[4]_INST_0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => MAPR2(4),
      I1 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I2 => \EXTICR_3_reg_n_0_[4]\,
      I3 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I4 => \EXTICR_2_reg_n_0_[4]\,
      O => \io_apb_PRDATA[4]_INST_0_i_14_n_0\
    );
\io_apb_PRDATA[4]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \EXTICR_1_reg_n_0_[4]\,
      I1 => \EXTICR_0_reg_n_0_[4]\,
      I2 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I3 => MAPR(4),
      I4 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I5 => EVCR(4),
      O => \io_apb_PRDATA[4]_INST_0_i_15_n_0\
    );
\io_apb_PRDATA[4]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \io_apb_PRDATA[4]_INST_0_i_14_n_0\,
      I1 => \io_apb_PRDATA[16]\,
      I2 => \io_apb_PRDATA[4]_INST_0_i_15_n_0\,
      I3 => Q(0),
      I4 => io_apb_PADDR(1),
      I5 => \io_apb_PRDATA[4]_INST_0_i_2\,
      O => \selIndex_reg[0]_26\
    );
\io_apb_PRDATA[5]_INST_0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => MAPR2(5),
      I1 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I2 => \EXTICR_3_reg_n_0_[5]\,
      I3 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I4 => \EXTICR_2_reg_n_0_[5]\,
      O => \io_apb_PRDATA[5]_INST_0_i_14_n_0\
    );
\io_apb_PRDATA[5]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \EXTICR_1_reg_n_0_[5]\,
      I1 => \EXTICR_0_reg_n_0_[5]\,
      I2 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I3 => MAPR(5),
      I4 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I5 => EVCR(5),
      O => \io_apb_PRDATA[5]_INST_0_i_15_n_0\
    );
\io_apb_PRDATA[5]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \io_apb_PRDATA[5]_INST_0_i_14_n_0\,
      I1 => \io_apb_PRDATA[16]\,
      I2 => \io_apb_PRDATA[5]_INST_0_i_15_n_0\,
      I3 => Q(0),
      I4 => io_apb_PADDR(1),
      I5 => \io_apb_PRDATA[5]_INST_0_i_2\,
      O => \selIndex_reg[0]_25\
    );
\io_apb_PRDATA[6]_INST_0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => MAPR2(6),
      I1 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I2 => \EXTICR_3_reg_n_0_[6]\,
      I3 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I4 => \EXTICR_2_reg_n_0_[6]\,
      O => \io_apb_PRDATA[6]_INST_0_i_14_n_0\
    );
\io_apb_PRDATA[6]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \EXTICR_1_reg_n_0_[6]\,
      I1 => \EXTICR_0_reg_n_0_[6]\,
      I2 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I3 => MAPR(6),
      I4 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I5 => EVCR(6),
      O => \io_apb_PRDATA[6]_INST_0_i_15_n_0\
    );
\io_apb_PRDATA[6]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \io_apb_PRDATA[6]_INST_0_i_14_n_0\,
      I1 => \io_apb_PRDATA[16]\,
      I2 => \io_apb_PRDATA[6]_INST_0_i_15_n_0\,
      I3 => Q(0),
      I4 => io_apb_PADDR(1),
      I5 => \io_apb_PRDATA[6]_INST_0_i_2\,
      O => \selIndex_reg[0]_24\
    );
\io_apb_PRDATA[7]_INST_0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => MAPR2(7),
      I1 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I2 => \EXTICR_3_reg_n_0_[7]\,
      I3 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I4 => \EXTICR_2_reg_n_0_[7]\,
      O => \io_apb_PRDATA[7]_INST_0_i_14_n_0\
    );
\io_apb_PRDATA[7]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \EXTICR_1_reg_n_0_[7]\,
      I1 => \EXTICR_0_reg_n_0_[7]\,
      I2 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I3 => MAPR(7),
      I4 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I5 => EVCR(7),
      O => \io_apb_PRDATA[7]_INST_0_i_15_n_0\
    );
\io_apb_PRDATA[7]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \io_apb_PRDATA[7]_INST_0_i_14_n_0\,
      I1 => \io_apb_PRDATA[16]\,
      I2 => \io_apb_PRDATA[7]_INST_0_i_15_n_0\,
      I3 => Q(0),
      I4 => io_apb_PADDR(1),
      I5 => \io_apb_PRDATA[7]_INST_0_i_2\,
      O => \selIndex_reg[0]_23\
    );
\io_apb_PRDATA[8]_INST_0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => MAPR2(8),
      I1 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I2 => \EXTICR_3_reg_n_0_[8]\,
      I3 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I4 => \EXTICR_2_reg_n_0_[8]\,
      O => \io_apb_PRDATA[8]_INST_0_i_14_n_0\
    );
\io_apb_PRDATA[8]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \EXTICR_1_reg_n_0_[8]\,
      I1 => \EXTICR_0_reg_n_0_[8]\,
      I2 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I3 => MAPR(8),
      I4 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I5 => EVCR(8),
      O => \io_apb_PRDATA[8]_INST_0_i_15_n_0\
    );
\io_apb_PRDATA[8]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \io_apb_PRDATA[8]_INST_0_i_14_n_0\,
      I1 => \io_apb_PRDATA[16]\,
      I2 => \io_apb_PRDATA[8]_INST_0_i_15_n_0\,
      I3 => Q(0),
      I4 => io_apb_PADDR(1),
      I5 => \io_apb_PRDATA[8]_INST_0_i_2\,
      O => \selIndex_reg[0]_22\
    );
\io_apb_PRDATA[9]_INST_0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => MAPR2(9),
      I1 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I2 => \EXTICR_3_reg_n_0_[9]\,
      I3 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I4 => \EXTICR_2_reg_n_0_[9]\,
      O => \io_apb_PRDATA[9]_INST_0_i_14_n_0\
    );
\io_apb_PRDATA[9]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \EXTICR_1_reg_n_0_[9]\,
      I1 => \EXTICR_0_reg_n_0_[9]\,
      I2 => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      I3 => MAPR(9),
      I4 => \io_apb_PRDATA[31]_INST_0_i_3_1\,
      I5 => EVCR(9),
      O => \io_apb_PRDATA[9]_INST_0_i_15_n_0\
    );
\io_apb_PRDATA[9]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B800B8FF"
    )
        port map (
      I0 => \io_apb_PRDATA[9]_INST_0_i_14_n_0\,
      I1 => \io_apb_PRDATA[16]\,
      I2 => \io_apb_PRDATA[9]_INST_0_i_15_n_0\,
      I3 => Q(0),
      I4 => io_apb_PADDR(1),
      I5 => \io_apb_PRDATA[9]_INST_0_i_2\,
      O => \selIndex_reg[0]_21\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_Apb3Exti is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    extiCtrl_io_apb_PRDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \IMR_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    io_apb_decoder_io_output_PSEL : out STD_LOGIC_VECTOR ( 0 to 0 );
    io_apb_PWDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \io_apb_PRDATA[15]\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_0\ : in STD_LOGIC;
    io_apb_PADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \SWIER_reg[0]_0\ : in STD_LOGIC;
    io_apb_PENABLE : in STD_LOGIC;
    io_apb_PWRITE : in STD_LOGIC;
    io_apb_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC
  );
end sys_Apb3Periph_0_0_Apb3Exti;

architecture STRUCTURE of sys_Apb3Periph_0_0_Apb3Exti is
  signal EMR : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \EMR[15]_i_1_n_0\ : STD_LOGIC;
  signal \FTSR[15]_i_1_n_0\ : STD_LOGIC;
  signal \IMR[15]_i_1_n_0\ : STD_LOGIC;
  signal \IMR[15]_i_2_n_0\ : STD_LOGIC;
  signal \^imr_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal PR : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal PR0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \PR[15]_i_3_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \RTSR[15]_i_1_n_0\ : STD_LOGIC;
  signal SWIER0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SWIER[15]_i_1_n_0\ : STD_LOGIC;
  signal \SWIER[15]_i_3_n_0\ : STD_LOGIC;
  signal extiReg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \io_apb_PRDATA[0]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[10]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[11]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[12]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[13]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[14]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[1]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[2]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[3]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[4]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[5]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[6]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[7]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[9]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \^io_apb_decoder_io_output_psel\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_3_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SWIER[15]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \io_apb_PRDATA[15]_INST_0_i_5\ : label is "soft_lutpair1";
begin
  \IMR_reg[15]_0\(15 downto 0) <= \^imr_reg[15]_0\(15 downto 0);
  Q(15 downto 0) <= \^q\(15 downto 0);
  io_apb_decoder_io_output_PSEL(0) <= \^io_apb_decoder_io_output_psel\(0);
\EMR[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \IMR[15]_i_2_n_0\,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(2),
      O => \EMR[15]_i_1_n_0\
    );
\EMR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EMR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => EMR(0)
    );
\EMR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EMR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => EMR(10)
    );
\EMR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EMR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => EMR(11)
    );
\EMR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EMR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => EMR(12)
    );
\EMR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EMR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => EMR(13)
    );
\EMR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EMR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => EMR(14)
    );
\EMR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EMR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => EMR(15)
    );
\EMR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EMR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => EMR(1)
    );
\EMR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EMR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => EMR(2)
    );
\EMR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EMR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => EMR(3)
    );
\EMR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EMR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => EMR(4)
    );
\EMR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EMR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => EMR(5)
    );
\EMR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EMR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => EMR(6)
    );
\EMR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EMR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => EMR(7)
    );
\EMR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EMR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => EMR(8)
    );
\EMR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \EMR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => EMR(9)
    );
\FTSR[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \IMR[15]_i_2_n_0\,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(3),
      O => \FTSR[15]_i_1_n_0\
    );
\FTSR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FTSR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => p_2_in(0)
    );
\FTSR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FTSR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => p_2_in(10)
    );
\FTSR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FTSR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => p_2_in(11)
    );
\FTSR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FTSR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => p_2_in(12)
    );
\FTSR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FTSR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => p_2_in(13)
    );
\FTSR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FTSR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => p_2_in(14)
    );
\FTSR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FTSR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => p_2_in(15)
    );
\FTSR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FTSR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => p_2_in(1)
    );
\FTSR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FTSR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => p_2_in(2)
    );
\FTSR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FTSR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => p_2_in(3)
    );
\FTSR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FTSR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => p_2_in(4)
    );
\FTSR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FTSR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => p_2_in(5)
    );
\FTSR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FTSR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => p_2_in(6)
    );
\FTSR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FTSR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => p_2_in(7)
    );
\FTSR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FTSR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => p_2_in(8)
    );
\FTSR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FTSR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => p_2_in(9)
    );
\IMR[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \IMR[15]_i_2_n_0\,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(3),
      O => \IMR[15]_i_1_n_0\
    );
\IMR[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => io_apb_PADDR(1),
      I1 => io_apb_PADDR(0),
      I2 => io_apb_PENABLE,
      I3 => io_apb_PWRITE,
      I4 => \^io_apb_decoder_io_output_psel\(0),
      I5 => io_apb_PADDR(4),
      O => \IMR[15]_i_2_n_0\
    );
\IMR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \IMR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \^imr_reg[15]_0\(0)
    );
\IMR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \IMR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \^imr_reg[15]_0\(10)
    );
\IMR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \IMR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \^imr_reg[15]_0\(11)
    );
\IMR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \IMR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \^imr_reg[15]_0\(12)
    );
\IMR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \IMR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \^imr_reg[15]_0\(13)
    );
\IMR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \IMR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \^imr_reg[15]_0\(14)
    );
\IMR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \IMR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \^imr_reg[15]_0\(15)
    );
\IMR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \IMR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \^imr_reg[15]_0\(1)
    );
\IMR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \IMR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \^imr_reg[15]_0\(2)
    );
\IMR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \IMR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \^imr_reg[15]_0\(3)
    );
\IMR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \IMR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \^imr_reg[15]_0\(4)
    );
\IMR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \IMR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \^imr_reg[15]_0\(5)
    );
\IMR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \IMR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \^imr_reg[15]_0\(6)
    );
\IMR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \IMR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \^imr_reg[15]_0\(7)
    );
\IMR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \IMR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \^imr_reg[15]_0\(8)
    );
\IMR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \IMR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \^imr_reg[15]_0\(9)
    );
\PR[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F022"
    )
        port map (
      I0 => \^q\(0),
      I1 => io_apb_PWDATA(0),
      I2 => PR0(0),
      I3 => \PR[15]_i_3_n_0\,
      O => PR(0)
    );
\PR[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFEAAAEA"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_3_in(0),
      I2 => D(0),
      I3 => extiReg(0),
      I4 => p_2_in(0),
      O => PR0(0)
    );
\PR[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F022"
    )
        port map (
      I0 => \^q\(10),
      I1 => io_apb_PWDATA(10),
      I2 => PR0(10),
      I3 => \PR[15]_i_3_n_0\,
      O => PR(10)
    );
\PR[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFEAAAEA"
    )
        port map (
      I0 => \^q\(10),
      I1 => p_3_in(10),
      I2 => D(10),
      I3 => extiReg(10),
      I4 => p_2_in(10),
      O => PR0(10)
    );
\PR[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F022"
    )
        port map (
      I0 => \^q\(11),
      I1 => io_apb_PWDATA(11),
      I2 => PR0(11),
      I3 => \PR[15]_i_3_n_0\,
      O => PR(11)
    );
\PR[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFEAAAEA"
    )
        port map (
      I0 => \^q\(11),
      I1 => p_3_in(11),
      I2 => D(11),
      I3 => extiReg(11),
      I4 => p_2_in(11),
      O => PR0(11)
    );
\PR[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F022"
    )
        port map (
      I0 => \^q\(12),
      I1 => io_apb_PWDATA(12),
      I2 => PR0(12),
      I3 => \PR[15]_i_3_n_0\,
      O => PR(12)
    );
\PR[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFEAAAEA"
    )
        port map (
      I0 => \^q\(12),
      I1 => p_3_in(12),
      I2 => D(12),
      I3 => extiReg(12),
      I4 => p_2_in(12),
      O => PR0(12)
    );
\PR[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F022"
    )
        port map (
      I0 => \^q\(13),
      I1 => io_apb_PWDATA(13),
      I2 => PR0(13),
      I3 => \PR[15]_i_3_n_0\,
      O => PR(13)
    );
\PR[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFEAAAEA"
    )
        port map (
      I0 => \^q\(13),
      I1 => p_3_in(13),
      I2 => D(13),
      I3 => extiReg(13),
      I4 => p_2_in(13),
      O => PR0(13)
    );
\PR[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F022"
    )
        port map (
      I0 => \^q\(14),
      I1 => io_apb_PWDATA(14),
      I2 => PR0(14),
      I3 => \PR[15]_i_3_n_0\,
      O => PR(14)
    );
\PR[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFEAAAEA"
    )
        port map (
      I0 => \^q\(14),
      I1 => p_3_in(14),
      I2 => D(14),
      I3 => extiReg(14),
      I4 => p_2_in(14),
      O => PR0(14)
    );
\PR[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F022"
    )
        port map (
      I0 => \^q\(15),
      I1 => io_apb_PWDATA(15),
      I2 => PR0(15),
      I3 => \PR[15]_i_3_n_0\,
      O => PR(15)
    );
\PR[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFEAAAEA"
    )
        port map (
      I0 => \^q\(15),
      I1 => p_3_in(15),
      I2 => D(15),
      I3 => extiReg(15),
      I4 => p_2_in(15),
      O => PR0(15)
    );
\PR[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_5_n_0\,
      I1 => \^io_apb_decoder_io_output_psel\(0),
      I2 => io_apb_PWRITE,
      I3 => io_apb_PENABLE,
      O => \PR[15]_i_3_n_0\
    );
\PR[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F022"
    )
        port map (
      I0 => \^q\(1),
      I1 => io_apb_PWDATA(1),
      I2 => PR0(1),
      I3 => \PR[15]_i_3_n_0\,
      O => PR(1)
    );
\PR[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFEAAAEA"
    )
        port map (
      I0 => \^q\(1),
      I1 => p_3_in(1),
      I2 => D(1),
      I3 => extiReg(1),
      I4 => p_2_in(1),
      O => PR0(1)
    );
\PR[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F022"
    )
        port map (
      I0 => \^q\(2),
      I1 => io_apb_PWDATA(2),
      I2 => PR0(2),
      I3 => \PR[15]_i_3_n_0\,
      O => PR(2)
    );
\PR[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFEAAAEA"
    )
        port map (
      I0 => \^q\(2),
      I1 => p_3_in(2),
      I2 => D(2),
      I3 => extiReg(2),
      I4 => p_2_in(2),
      O => PR0(2)
    );
\PR[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F022"
    )
        port map (
      I0 => \^q\(3),
      I1 => io_apb_PWDATA(3),
      I2 => PR0(3),
      I3 => \PR[15]_i_3_n_0\,
      O => PR(3)
    );
\PR[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFEAAAEA"
    )
        port map (
      I0 => \^q\(3),
      I1 => p_3_in(3),
      I2 => D(3),
      I3 => extiReg(3),
      I4 => p_2_in(3),
      O => PR0(3)
    );
\PR[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F022"
    )
        port map (
      I0 => \^q\(4),
      I1 => io_apb_PWDATA(4),
      I2 => PR0(4),
      I3 => \PR[15]_i_3_n_0\,
      O => PR(4)
    );
\PR[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFEAAAEA"
    )
        port map (
      I0 => \^q\(4),
      I1 => p_3_in(4),
      I2 => D(4),
      I3 => extiReg(4),
      I4 => p_2_in(4),
      O => PR0(4)
    );
\PR[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F022"
    )
        port map (
      I0 => \^q\(5),
      I1 => io_apb_PWDATA(5),
      I2 => PR0(5),
      I3 => \PR[15]_i_3_n_0\,
      O => PR(5)
    );
\PR[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFEAAAEA"
    )
        port map (
      I0 => \^q\(5),
      I1 => p_3_in(5),
      I2 => D(5),
      I3 => extiReg(5),
      I4 => p_2_in(5),
      O => PR0(5)
    );
\PR[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F022"
    )
        port map (
      I0 => \^q\(6),
      I1 => io_apb_PWDATA(6),
      I2 => PR0(6),
      I3 => \PR[15]_i_3_n_0\,
      O => PR(6)
    );
\PR[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFEAAAEA"
    )
        port map (
      I0 => \^q\(6),
      I1 => p_3_in(6),
      I2 => D(6),
      I3 => extiReg(6),
      I4 => p_2_in(6),
      O => PR0(6)
    );
\PR[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F022"
    )
        port map (
      I0 => \^q\(7),
      I1 => io_apb_PWDATA(7),
      I2 => PR0(7),
      I3 => \PR[15]_i_3_n_0\,
      O => PR(7)
    );
\PR[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFEAAAEA"
    )
        port map (
      I0 => \^q\(7),
      I1 => p_3_in(7),
      I2 => D(7),
      I3 => extiReg(7),
      I4 => p_2_in(7),
      O => PR0(7)
    );
\PR[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F022"
    )
        port map (
      I0 => \^q\(8),
      I1 => io_apb_PWDATA(8),
      I2 => PR0(8),
      I3 => \PR[15]_i_3_n_0\,
      O => PR(8)
    );
\PR[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFEAAAEA"
    )
        port map (
      I0 => \^q\(8),
      I1 => p_3_in(8),
      I2 => D(8),
      I3 => extiReg(8),
      I4 => p_2_in(8),
      O => PR0(8)
    );
\PR[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F022"
    )
        port map (
      I0 => \^q\(9),
      I1 => io_apb_PWDATA(9),
      I2 => PR0(9),
      I3 => \PR[15]_i_3_n_0\,
      O => PR(9)
    );
\PR[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFEAAAEA"
    )
        port map (
      I0 => \^q\(9),
      I1 => p_3_in(9),
      I2 => D(9),
      I3 => extiReg(9),
      I4 => p_2_in(9),
      O => PR0(9)
    );
\PR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => PR(0),
      Q => \^q\(0)
    );
\PR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => PR(10),
      Q => \^q\(10)
    );
\PR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => PR(11),
      Q => \^q\(11)
    );
\PR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => PR(12),
      Q => \^q\(12)
    );
\PR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => PR(13),
      Q => \^q\(13)
    );
\PR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => PR(14),
      Q => \^q\(14)
    );
\PR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => PR(15),
      Q => \^q\(15)
    );
\PR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => PR(1),
      Q => \^q\(1)
    );
\PR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => PR(2),
      Q => \^q\(2)
    );
\PR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => PR(3),
      Q => \^q\(3)
    );
\PR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => PR(4),
      Q => \^q\(4)
    );
\PR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => PR(5),
      Q => \^q\(5)
    );
\PR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => PR(6),
      Q => \^q\(6)
    );
\PR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => PR(7),
      Q => \^q\(7)
    );
\PR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => PR(8),
      Q => \^q\(8)
    );
\PR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => PR(9),
      Q => \^q\(9)
    );
\RTSR[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \IMR[15]_i_2_n_0\,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(3),
      O => \RTSR[15]_i_1_n_0\
    );
\RTSR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \RTSR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => p_3_in(0)
    );
\RTSR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \RTSR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => p_3_in(10)
    );
\RTSR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \RTSR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => p_3_in(11)
    );
\RTSR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \RTSR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => p_3_in(12)
    );
\RTSR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \RTSR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => p_3_in(13)
    );
\RTSR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \RTSR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => p_3_in(14)
    );
\RTSR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \RTSR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => p_3_in(15)
    );
\RTSR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \RTSR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => p_3_in(1)
    );
\RTSR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \RTSR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => p_3_in(2)
    );
\RTSR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \RTSR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => p_3_in(3)
    );
\RTSR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \RTSR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => p_3_in(4)
    );
\RTSR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \RTSR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => p_3_in(5)
    );
\RTSR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \RTSR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => p_3_in(6)
    );
\RTSR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \RTSR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => p_3_in(7)
    );
\RTSR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \RTSR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => p_3_in(8)
    );
\RTSR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \RTSR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => p_3_in(9)
    );
\SWIER[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in(0),
      I1 => io_apb_PWDATA(0),
      O => SWIER0(0)
    );
\SWIER[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in(10),
      I1 => io_apb_PWDATA(10),
      O => SWIER0(10)
    );
\SWIER[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in(11),
      I1 => io_apb_PWDATA(11),
      O => SWIER0(11)
    );
\SWIER[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in(12),
      I1 => io_apb_PWDATA(12),
      O => SWIER0(12)
    );
\SWIER[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in(13),
      I1 => io_apb_PWDATA(13),
      O => SWIER0(13)
    );
\SWIER[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in(14),
      I1 => io_apb_PWDATA(14),
      O => SWIER0(14)
    );
\SWIER[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => \SWIER[15]_i_3_n_0\,
      I2 => \SWIER_reg[0]_0\,
      I3 => io_apb_PENABLE,
      I4 => io_apb_PWRITE,
      I5 => \^io_apb_decoder_io_output_psel\(0),
      O => \SWIER[15]_i_1_n_0\
    );
\SWIER[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in(15),
      I1 => io_apb_PWDATA(15),
      O => SWIER0(15)
    );
\SWIER[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => io_apb_PADDR(2),
      O => \SWIER[15]_i_3_n_0\
    );
\SWIER[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in(1),
      I1 => io_apb_PWDATA(1),
      O => SWIER0(1)
    );
\SWIER[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in(2),
      I1 => io_apb_PWDATA(2),
      O => SWIER0(2)
    );
\SWIER[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in(3),
      I1 => io_apb_PWDATA(3),
      O => SWIER0(3)
    );
\SWIER[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in(4),
      I1 => io_apb_PWDATA(4),
      O => SWIER0(4)
    );
\SWIER[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in(5),
      I1 => io_apb_PWDATA(5),
      O => SWIER0(5)
    );
\SWIER[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in(6),
      I1 => io_apb_PWDATA(6),
      O => SWIER0(6)
    );
\SWIER[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in(7),
      I1 => io_apb_PWDATA(7),
      O => SWIER0(7)
    );
\SWIER[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in(8),
      I1 => io_apb_PWDATA(8),
      O => SWIER0(8)
    );
\SWIER[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in(9),
      I1 => io_apb_PWDATA(9),
      O => SWIER0(9)
    );
\SWIER_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SWIER[15]_i_1_n_0\,
      CLR => reset,
      D => SWIER0(0),
      Q => p_1_in(0)
    );
\SWIER_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SWIER[15]_i_1_n_0\,
      CLR => reset,
      D => SWIER0(10),
      Q => p_1_in(10)
    );
\SWIER_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SWIER[15]_i_1_n_0\,
      CLR => reset,
      D => SWIER0(11),
      Q => p_1_in(11)
    );
\SWIER_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SWIER[15]_i_1_n_0\,
      CLR => reset,
      D => SWIER0(12),
      Q => p_1_in(12)
    );
\SWIER_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SWIER[15]_i_1_n_0\,
      CLR => reset,
      D => SWIER0(13),
      Q => p_1_in(13)
    );
\SWIER_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SWIER[15]_i_1_n_0\,
      CLR => reset,
      D => SWIER0(14),
      Q => p_1_in(14)
    );
\SWIER_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SWIER[15]_i_1_n_0\,
      CLR => reset,
      D => SWIER0(15),
      Q => p_1_in(15)
    );
\SWIER_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SWIER[15]_i_1_n_0\,
      CLR => reset,
      D => SWIER0(1),
      Q => p_1_in(1)
    );
\SWIER_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SWIER[15]_i_1_n_0\,
      CLR => reset,
      D => SWIER0(2),
      Q => p_1_in(2)
    );
\SWIER_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SWIER[15]_i_1_n_0\,
      CLR => reset,
      D => SWIER0(3),
      Q => p_1_in(3)
    );
\SWIER_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SWIER[15]_i_1_n_0\,
      CLR => reset,
      D => SWIER0(4),
      Q => p_1_in(4)
    );
\SWIER_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SWIER[15]_i_1_n_0\,
      CLR => reset,
      D => SWIER0(5),
      Q => p_1_in(5)
    );
\SWIER_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SWIER[15]_i_1_n_0\,
      CLR => reset,
      D => SWIER0(6),
      Q => p_1_in(6)
    );
\SWIER_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SWIER[15]_i_1_n_0\,
      CLR => reset,
      D => SWIER0(7),
      Q => p_1_in(7)
    );
\SWIER_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SWIER[15]_i_1_n_0\,
      CLR => reset,
      D => SWIER0(8),
      Q => p_1_in(8)
    );
\SWIER_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SWIER[15]_i_1_n_0\,
      CLR => reset,
      D => SWIER0(9),
      Q => p_1_in(9)
    );
\extiReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(0),
      Q => extiReg(0)
    );
\extiReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(10),
      Q => extiReg(10)
    );
\extiReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(11),
      Q => extiReg(11)
    );
\extiReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(12),
      Q => extiReg(12)
    );
\extiReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(13),
      Q => extiReg(13)
    );
\extiReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(14),
      Q => extiReg(14)
    );
\extiReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(15),
      Q => extiReg(15)
    );
\extiReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(1),
      Q => extiReg(1)
    );
\extiReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(2),
      Q => extiReg(2)
    );
\extiReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(3),
      Q => extiReg(3)
    );
\extiReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(4),
      Q => extiReg(4)
    );
\extiReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(5),
      Q => extiReg(5)
    );
\extiReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(6),
      Q => extiReg(6)
    );
\extiReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(7),
      Q => extiReg(7)
    );
\extiReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(8),
      Q => extiReg(8)
    );
\extiReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => D(9),
      Q => extiReg(9)
    );
\io_apb_PRDATA[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => \io_apb_PRDATA[15]\,
      I1 => p_1_in(0),
      I2 => \^q\(0),
      I3 => \io_apb_PRDATA[15]_INST_0_i_5_n_0\,
      I4 => \io_apb_PRDATA[0]_INST_0_i_4_n_0\,
      I5 => \io_apb_PRDATA[15]_0\,
      O => extiCtrl_io_apb_PRDATA(0)
    );
\io_apb_PRDATA[0]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => EMR(0),
      I1 => p_2_in(0),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      I4 => \^imr_reg[15]_0\(0),
      I5 => p_3_in(0),
      O => \io_apb_PRDATA[0]_INST_0_i_4_n_0\
    );
\io_apb_PRDATA[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => \io_apb_PRDATA[15]\,
      I1 => p_1_in(10),
      I2 => \^q\(10),
      I3 => \io_apb_PRDATA[15]_INST_0_i_5_n_0\,
      I4 => \io_apb_PRDATA[10]_INST_0_i_4_n_0\,
      I5 => \io_apb_PRDATA[15]_0\,
      O => extiCtrl_io_apb_PRDATA(10)
    );
\io_apb_PRDATA[10]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => EMR(10),
      I1 => p_2_in(10),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      I4 => \^imr_reg[15]_0\(10),
      I5 => p_3_in(10),
      O => \io_apb_PRDATA[10]_INST_0_i_4_n_0\
    );
\io_apb_PRDATA[11]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => \io_apb_PRDATA[15]\,
      I1 => p_1_in(11),
      I2 => \^q\(11),
      I3 => \io_apb_PRDATA[15]_INST_0_i_5_n_0\,
      I4 => \io_apb_PRDATA[11]_INST_0_i_4_n_0\,
      I5 => \io_apb_PRDATA[15]_0\,
      O => extiCtrl_io_apb_PRDATA(11)
    );
\io_apb_PRDATA[11]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => EMR(11),
      I1 => p_2_in(11),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      I4 => \^imr_reg[15]_0\(11),
      I5 => p_3_in(11),
      O => \io_apb_PRDATA[11]_INST_0_i_4_n_0\
    );
\io_apb_PRDATA[12]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => \io_apb_PRDATA[15]\,
      I1 => p_1_in(12),
      I2 => \^q\(12),
      I3 => \io_apb_PRDATA[15]_INST_0_i_5_n_0\,
      I4 => \io_apb_PRDATA[12]_INST_0_i_4_n_0\,
      I5 => \io_apb_PRDATA[15]_0\,
      O => extiCtrl_io_apb_PRDATA(12)
    );
\io_apb_PRDATA[12]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => EMR(12),
      I1 => p_2_in(12),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      I4 => \^imr_reg[15]_0\(12),
      I5 => p_3_in(12),
      O => \io_apb_PRDATA[12]_INST_0_i_4_n_0\
    );
\io_apb_PRDATA[13]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => \io_apb_PRDATA[15]\,
      I1 => p_1_in(13),
      I2 => \^q\(13),
      I3 => \io_apb_PRDATA[15]_INST_0_i_5_n_0\,
      I4 => \io_apb_PRDATA[13]_INST_0_i_4_n_0\,
      I5 => \io_apb_PRDATA[15]_0\,
      O => extiCtrl_io_apb_PRDATA(13)
    );
\io_apb_PRDATA[13]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => EMR(13),
      I1 => p_2_in(13),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      I4 => \^imr_reg[15]_0\(13),
      I5 => p_3_in(13),
      O => \io_apb_PRDATA[13]_INST_0_i_4_n_0\
    );
\io_apb_PRDATA[14]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => \io_apb_PRDATA[15]\,
      I1 => p_1_in(14),
      I2 => \^q\(14),
      I3 => \io_apb_PRDATA[15]_INST_0_i_5_n_0\,
      I4 => \io_apb_PRDATA[14]_INST_0_i_4_n_0\,
      I5 => \io_apb_PRDATA[15]_0\,
      O => extiCtrl_io_apb_PRDATA(14)
    );
\io_apb_PRDATA[14]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => EMR(14),
      I1 => p_2_in(14),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      I4 => \^imr_reg[15]_0\(14),
      I5 => p_3_in(14),
      O => \io_apb_PRDATA[14]_INST_0_i_4_n_0\
    );
\io_apb_PRDATA[15]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => \io_apb_PRDATA[15]\,
      I1 => p_1_in(15),
      I2 => \^q\(15),
      I3 => \io_apb_PRDATA[15]_INST_0_i_5_n_0\,
      I4 => \io_apb_PRDATA[15]_INST_0_i_6_n_0\,
      I5 => \io_apb_PRDATA[15]_0\,
      O => extiCtrl_io_apb_PRDATA(15)
    );
\io_apb_PRDATA[15]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => io_apb_PADDR(2),
      I1 => io_apb_PADDR(1),
      I2 => io_apb_PADDR(0),
      I3 => io_apb_PADDR(4),
      I4 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[15]_INST_0_i_5_n_0\
    );
\io_apb_PRDATA[15]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => EMR(15),
      I1 => p_2_in(15),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      I4 => \^imr_reg[15]_0\(15),
      I5 => p_3_in(15),
      O => \io_apb_PRDATA[15]_INST_0_i_6_n_0\
    );
\io_apb_PRDATA[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => \io_apb_PRDATA[15]\,
      I1 => p_1_in(1),
      I2 => \^q\(1),
      I3 => \io_apb_PRDATA[15]_INST_0_i_5_n_0\,
      I4 => \io_apb_PRDATA[1]_INST_0_i_4_n_0\,
      I5 => \io_apb_PRDATA[15]_0\,
      O => extiCtrl_io_apb_PRDATA(1)
    );
\io_apb_PRDATA[1]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => EMR(1),
      I1 => p_2_in(1),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      I4 => \^imr_reg[15]_0\(1),
      I5 => p_3_in(1),
      O => \io_apb_PRDATA[1]_INST_0_i_4_n_0\
    );
\io_apb_PRDATA[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => \io_apb_PRDATA[15]\,
      I1 => p_1_in(2),
      I2 => \^q\(2),
      I3 => \io_apb_PRDATA[15]_INST_0_i_5_n_0\,
      I4 => \io_apb_PRDATA[2]_INST_0_i_4_n_0\,
      I5 => \io_apb_PRDATA[15]_0\,
      O => extiCtrl_io_apb_PRDATA(2)
    );
\io_apb_PRDATA[2]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => EMR(2),
      I1 => p_2_in(2),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      I4 => \^imr_reg[15]_0\(2),
      I5 => p_3_in(2),
      O => \io_apb_PRDATA[2]_INST_0_i_4_n_0\
    );
\io_apb_PRDATA[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => \io_apb_PRDATA[15]\,
      I1 => p_1_in(3),
      I2 => \^q\(3),
      I3 => \io_apb_PRDATA[15]_INST_0_i_5_n_0\,
      I4 => \io_apb_PRDATA[3]_INST_0_i_4_n_0\,
      I5 => \io_apb_PRDATA[15]_0\,
      O => extiCtrl_io_apb_PRDATA(3)
    );
\io_apb_PRDATA[3]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => EMR(3),
      I1 => p_2_in(3),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      I4 => \^imr_reg[15]_0\(3),
      I5 => p_3_in(3),
      O => \io_apb_PRDATA[3]_INST_0_i_4_n_0\
    );
\io_apb_PRDATA[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => \io_apb_PRDATA[15]\,
      I1 => p_1_in(4),
      I2 => \^q\(4),
      I3 => \io_apb_PRDATA[15]_INST_0_i_5_n_0\,
      I4 => \io_apb_PRDATA[4]_INST_0_i_4_n_0\,
      I5 => \io_apb_PRDATA[15]_0\,
      O => extiCtrl_io_apb_PRDATA(4)
    );
\io_apb_PRDATA[4]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => EMR(4),
      I1 => p_2_in(4),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      I4 => \^imr_reg[15]_0\(4),
      I5 => p_3_in(4),
      O => \io_apb_PRDATA[4]_INST_0_i_4_n_0\
    );
\io_apb_PRDATA[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => \io_apb_PRDATA[15]\,
      I1 => p_1_in(5),
      I2 => \^q\(5),
      I3 => \io_apb_PRDATA[15]_INST_0_i_5_n_0\,
      I4 => \io_apb_PRDATA[5]_INST_0_i_4_n_0\,
      I5 => \io_apb_PRDATA[15]_0\,
      O => extiCtrl_io_apb_PRDATA(5)
    );
\io_apb_PRDATA[5]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => EMR(5),
      I1 => p_2_in(5),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      I4 => \^imr_reg[15]_0\(5),
      I5 => p_3_in(5),
      O => \io_apb_PRDATA[5]_INST_0_i_4_n_0\
    );
\io_apb_PRDATA[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => \io_apb_PRDATA[15]\,
      I1 => p_1_in(6),
      I2 => \^q\(6),
      I3 => \io_apb_PRDATA[15]_INST_0_i_5_n_0\,
      I4 => \io_apb_PRDATA[6]_INST_0_i_4_n_0\,
      I5 => \io_apb_PRDATA[15]_0\,
      O => extiCtrl_io_apb_PRDATA(6)
    );
\io_apb_PRDATA[6]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => EMR(6),
      I1 => p_2_in(6),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      I4 => \^imr_reg[15]_0\(6),
      I5 => p_3_in(6),
      O => \io_apb_PRDATA[6]_INST_0_i_4_n_0\
    );
\io_apb_PRDATA[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => \io_apb_PRDATA[15]\,
      I1 => p_1_in(7),
      I2 => \^q\(7),
      I3 => \io_apb_PRDATA[15]_INST_0_i_5_n_0\,
      I4 => \io_apb_PRDATA[7]_INST_0_i_4_n_0\,
      I5 => \io_apb_PRDATA[15]_0\,
      O => extiCtrl_io_apb_PRDATA(7)
    );
\io_apb_PRDATA[7]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => EMR(7),
      I1 => p_2_in(7),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      I4 => \^imr_reg[15]_0\(7),
      I5 => p_3_in(7),
      O => \io_apb_PRDATA[7]_INST_0_i_4_n_0\
    );
\io_apb_PRDATA[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => \io_apb_PRDATA[15]\,
      I1 => p_1_in(8),
      I2 => \^q\(8),
      I3 => \io_apb_PRDATA[15]_INST_0_i_5_n_0\,
      I4 => \io_apb_PRDATA[8]_INST_0_i_4_n_0\,
      I5 => \io_apb_PRDATA[15]_0\,
      O => extiCtrl_io_apb_PRDATA(8)
    );
\io_apb_PRDATA[8]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => EMR(8),
      I1 => p_2_in(8),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      I4 => \^imr_reg[15]_0\(8),
      I5 => p_3_in(8),
      O => \io_apb_PRDATA[8]_INST_0_i_4_n_0\
    );
\io_apb_PRDATA[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => \io_apb_PRDATA[15]\,
      I1 => p_1_in(9),
      I2 => \^q\(9),
      I3 => \io_apb_PRDATA[15]_INST_0_i_5_n_0\,
      I4 => \io_apb_PRDATA[9]_INST_0_i_4_n_0\,
      I5 => \io_apb_PRDATA[15]_0\,
      O => extiCtrl_io_apb_PRDATA(9)
    );
\io_apb_PRDATA[9]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => EMR(9),
      I1 => p_2_in(9),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      I4 => \^imr_reg[15]_0\(9),
      I5 => p_3_in(9),
      O => \io_apb_PRDATA[9]_INST_0_i_4_n_0\
    );
\selIndex[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => io_apb_PADDR(6),
      I1 => io_apb_PADDR(8),
      I2 => io_apb_PADDR(5),
      I3 => io_apb_PADDR(7),
      I4 => io_apb_PSEL(0),
      O => \^io_apb_decoder_io_output_psel\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_Apb3Iwdg is
  port (
    io_apb_PADDR_1_sp_1 : out STD_LOGIC;
    \RLR_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \RLR_reg[1]_0\ : out STD_LOGIC;
    \RLR_reg[2]_0\ : out STD_LOGIC;
    io_apb_PADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    io_apb_PWDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    io_apb_PWRITE : in STD_LOGIC;
    io_apb_decoder_io_output_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_apb_PENABLE : in STD_LOGIC;
    \io_apb_PRDATA[1]_INST_0_i_11\ : in STD_LOGIC;
    selIndex : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC
  );
end sys_Apb3Periph_0_0_Apb3Iwdg;

architecture STRUCTURE of sys_Apb3Periph_0_0_Apb3Iwdg is
  signal PR : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \PR[0]_i_1_n_0\ : STD_LOGIC;
  signal \PR[1]_i_1_n_0\ : STD_LOGIC;
  signal \PR[2]_i_1_n_0\ : STD_LOGIC;
  signal \PR[2]_i_2__0_n_0\ : STD_LOGIC;
  signal RLR : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \RLR[11]_i_1_n_0\ : STD_LOGIC;
  signal \SR[0]_i_1_n_0\ : STD_LOGIC;
  signal \SR[1]_i_10_n_0\ : STD_LOGIC;
  signal \SR[1]_i_11_n_0\ : STD_LOGIC;
  signal \SR[1]_i_12_n_0\ : STD_LOGIC;
  signal \SR[1]_i_1_n_0\ : STD_LOGIC;
  signal \SR[1]_i_3_n_0\ : STD_LOGIC;
  signal \SR[1]_i_5_n_0\ : STD_LOGIC;
  signal \SR[1]_i_6_n_0\ : STD_LOGIC;
  signal \SR[1]_i_7_n_0\ : STD_LOGIC;
  signal \SR[1]_i_8_n_0\ : STD_LOGIC;
  signal \SR[1]_i_9_n_0\ : STD_LOGIC;
  signal \ctrl_doWrite__0\ : STD_LOGIC;
  signal io_apb_PADDR_1_sn_1 : STD_LOGIC;
  signal when_apb3wdg_l44 : STD_LOGIC;
  signal when_apb3wdg_l53 : STD_LOGIC;
begin
  io_apb_PADDR_1_sp_1 <= io_apb_PADDR_1_sn_1;
\PR[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => io_apb_PWDATA(0),
      I1 => \PR[2]_i_2__0_n_0\,
      I2 => io_apb_PADDR_1_sn_1,
      I3 => when_apb3wdg_l44,
      I4 => \ctrl_doWrite__0\,
      I5 => PR(0),
      O => \PR[0]_i_1_n_0\
    );
\PR[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => io_apb_PWDATA(1),
      I1 => \PR[2]_i_2__0_n_0\,
      I2 => io_apb_PADDR_1_sn_1,
      I3 => when_apb3wdg_l44,
      I4 => \ctrl_doWrite__0\,
      I5 => PR(1),
      O => \PR[1]_i_1_n_0\
    );
\PR[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => io_apb_PWDATA(2),
      I1 => \PR[2]_i_2__0_n_0\,
      I2 => io_apb_PADDR_1_sn_1,
      I3 => when_apb3wdg_l44,
      I4 => \ctrl_doWrite__0\,
      I5 => PR(2),
      O => \PR[2]_i_1_n_0\
    );
\PR[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => io_apb_PADDR(2),
      O => \PR[2]_i_2__0_n_0\
    );
\PR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \PR[0]_i_1_n_0\,
      Q => PR(0)
    );
\PR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \PR[1]_i_1_n_0\,
      Q => PR(1)
    );
\PR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \PR[2]_i_1_n_0\,
      Q => PR(2)
    );
\RLR[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \ctrl_doWrite__0\,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(3),
      I3 => when_apb3wdg_l53,
      I4 => io_apb_PADDR(1),
      I5 => io_apb_PADDR(0),
      O => \RLR[11]_i_1_n_0\
    );
\RLR_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \RLR[11]_i_1_n_0\,
      D => io_apb_PWDATA(0),
      PRE => reset,
      Q => RLR(0)
    );
\RLR_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \RLR[11]_i_1_n_0\,
      D => io_apb_PWDATA(10),
      PRE => reset,
      Q => Q(7)
    );
\RLR_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \RLR[11]_i_1_n_0\,
      D => io_apb_PWDATA(11),
      PRE => reset,
      Q => Q(8)
    );
\RLR_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \RLR[11]_i_1_n_0\,
      D => io_apb_PWDATA(1),
      PRE => reset,
      Q => RLR(1)
    );
\RLR_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \RLR[11]_i_1_n_0\,
      D => io_apb_PWDATA(2),
      PRE => reset,
      Q => RLR(2)
    );
\RLR_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \RLR[11]_i_1_n_0\,
      D => io_apb_PWDATA(3),
      PRE => reset,
      Q => Q(0)
    );
\RLR_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \RLR[11]_i_1_n_0\,
      D => io_apb_PWDATA(4),
      PRE => reset,
      Q => Q(1)
    );
\RLR_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \RLR[11]_i_1_n_0\,
      D => io_apb_PWDATA(5),
      PRE => reset,
      Q => Q(2)
    );
\RLR_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \RLR[11]_i_1_n_0\,
      D => io_apb_PWDATA(6),
      PRE => reset,
      Q => Q(3)
    );
\RLR_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \RLR[11]_i_1_n_0\,
      D => io_apb_PWDATA(7),
      PRE => reset,
      Q => Q(4)
    );
\RLR_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \RLR[11]_i_1_n_0\,
      D => io_apb_PWDATA(8),
      PRE => reset,
      Q => Q(5)
    );
\RLR_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => \RLR[11]_i_1_n_0\,
      D => io_apb_PWDATA(9),
      PRE => reset,
      Q => Q(6)
    );
\SR[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0FCCCCCC4C"
    )
        port map (
      I0 => \ctrl_doWrite__0\,
      I1 => when_apb3wdg_l44,
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PADDR_1_sn_1,
      I5 => \SR[1]_i_3_n_0\,
      O => \SR[0]_i_1_n_0\
    );
\SR[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0FCCCCCC4C"
    )
        port map (
      I0 => \ctrl_doWrite__0\,
      I1 => when_apb3wdg_l53,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => io_apb_PADDR_1_sn_1,
      I5 => \SR[1]_i_3_n_0\,
      O => \SR[1]_i_1_n_0\
    );
\SR[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => io_apb_PWDATA(11),
      I1 => io_apb_PWDATA(10),
      I2 => io_apb_PWDATA(9),
      I3 => io_apb_PWDATA(8),
      O => \SR[1]_i_10_n_0\
    );
\SR[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => io_apb_PWDATA(27),
      I1 => io_apb_PWDATA(26),
      I2 => io_apb_PWDATA(25),
      I3 => io_apb_PWDATA(24),
      O => \SR[1]_i_11_n_0\
    );
\SR[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => io_apb_PWDATA(7),
      I1 => io_apb_PWDATA(6),
      I2 => io_apb_PWDATA(5),
      I3 => io_apb_PWDATA(4),
      O => \SR[1]_i_12_n_0\
    );
\SR[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => io_apb_PWRITE,
      I1 => io_apb_decoder_io_output_PSEL(0),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PENABLE,
      O => \ctrl_doWrite__0\
    );
\SR[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => io_apb_PADDR(1),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      I4 => \SR[1]_i_5_n_0\,
      I5 => \SR[1]_i_6_n_0\,
      O => \SR[1]_i_3_n_0\
    );
\SR[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \SR[1]_i_7_n_0\,
      I1 => io_apb_PWDATA(17),
      I2 => io_apb_PWDATA(16),
      I3 => io_apb_PWDATA(19),
      I4 => io_apb_PWDATA(18),
      I5 => \SR[1]_i_8_n_0\,
      O => \SR[1]_i_5_n_0\
    );
\SR[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \SR[1]_i_9_n_0\,
      I1 => \SR[1]_i_10_n_0\,
      I2 => io_apb_PWDATA(15),
      I3 => io_apb_PWDATA(14),
      I4 => io_apb_PWDATA(13),
      I5 => io_apb_PWDATA(12),
      O => \SR[1]_i_6_n_0\
    );
\SR[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => io_apb_PWDATA(23),
      I1 => io_apb_PWDATA(22),
      I2 => io_apb_PWDATA(21),
      I3 => io_apb_PWDATA(20),
      O => \SR[1]_i_7_n_0\
    );
\SR[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => io_apb_PWDATA(28),
      I1 => io_apb_PWDATA(29),
      I2 => io_apb_PWDATA(30),
      I3 => io_apb_PWDATA(31),
      I4 => \SR[1]_i_11_n_0\,
      O => \SR[1]_i_8_n_0\
    );
\SR[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \SR[1]_i_12_n_0\,
      I1 => io_apb_PWDATA(1),
      I2 => io_apb_PWDATA(0),
      I3 => io_apb_PWDATA(3),
      I4 => io_apb_PWDATA(2),
      I5 => \ctrl_doWrite__0\,
      O => \SR[1]_i_9_n_0\
    );
\SR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR[0]_i_1_n_0\,
      Q => when_apb3wdg_l44
    );
\SR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR[1]_i_1_n_0\,
      Q => when_apb3wdg_l53
    );
\io_apb_PRDATA[0]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000C0C0A0A00000"
    )
        port map (
      I0 => RLR(0),
      I1 => PR(0),
      I2 => \io_apb_PRDATA[1]_INST_0_i_11\,
      I3 => when_apb3wdg_l44,
      I4 => io_apb_PADDR(3),
      I5 => io_apb_PADDR(2),
      O => \RLR_reg[0]_0\
    );
\io_apb_PRDATA[1]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000C0C0A0A00000"
    )
        port map (
      I0 => RLR(1),
      I1 => PR(1),
      I2 => \io_apb_PRDATA[1]_INST_0_i_11\,
      I3 => when_apb3wdg_l53,
      I4 => io_apb_PADDR(3),
      I5 => io_apb_PADDR(2),
      O => \RLR_reg[1]_0\
    );
\io_apb_PRDATA[2]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003020000000200"
    )
        port map (
      I0 => RLR(2),
      I1 => io_apb_PADDR_1_sn_1,
      I2 => selIndex,
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PADDR(2),
      I5 => PR(2),
      O => \RLR_reg[2]_0\
    );
\io_apb_PRDATA[31]_INST_0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => io_apb_PADDR(1),
      I1 => io_apb_PADDR(0),
      O => io_apb_PADDR_1_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_Apb3Router is
  port (
    selIndex : out STD_LOGIC;
    wdgCtrl_io_apb_PRDATA : out STD_LOGIC_VECTOR ( 11 downto 0 );
    io_apb_PADDR_0_sp_1 : out STD_LOGIC;
    io_apb_PADDR_3_sp_1 : out STD_LOGIC;
    io_apb_PADDR_1_sp_1 : out STD_LOGIC;
    clk : in STD_LOGIC;
    io_apb_PADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    io_apb_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    \io_apb_PRDATA[0]_INST_0_i_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \io_apb_PRDATA[11]_INST_0_i_5\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \io_apb_PRDATA[1]_INST_0_i_5\ : in STD_LOGIC;
    \io_apb_PRDATA[2]_INST_0_i_5\ : in STD_LOGIC;
    \io_apb_PRDATA[11]_INST_0_i_5_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end sys_Apb3Periph_0_0_Apb3Router;

architecture STRUCTURE of sys_Apb3Periph_0_0_Apb3Router is
  signal io_apb_PADDR_0_sn_1 : STD_LOGIC;
  signal io_apb_PADDR_1_sn_1 : STD_LOGIC;
  signal io_apb_PADDR_3_sn_1 : STD_LOGIC;
  signal \io_apb_PRDATA[11]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal io_apb_decoder_io_output_PSEL_0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^selindex\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \io_apb_PRDATA[11]_INST_0_i_24\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \io_apb_PRDATA[1]_INST_0_i_43\ : label is "soft_lutpair280";
begin
  io_apb_PADDR_0_sp_1 <= io_apb_PADDR_0_sn_1;
  io_apb_PADDR_1_sp_1 <= io_apb_PADDR_1_sn_1;
  io_apb_PADDR_3_sp_1 <= io_apb_PADDR_3_sn_1;
  selIndex <= \^selindex\;
\io_apb_PRDATA[0]_INST_0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \io_apb_PRDATA[0]_INST_0_i_5\,
      I1 => io_apb_PADDR_0_sn_1,
      I2 => Q(0),
      I3 => io_apb_PADDR_3_sn_1,
      I4 => \io_apb_PRDATA[11]_INST_0_i_5\(0),
      O => wdgCtrl_io_apb_PRDATA(0)
    );
\io_apb_PRDATA[10]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => io_apb_PADDR_3_sn_1,
      I1 => \io_apb_PRDATA[11]_INST_0_i_5\(10),
      I2 => \io_apb_PRDATA[11]_INST_0_i_24_n_0\,
      I3 => \io_apb_PRDATA[11]_INST_0_i_5_0\(7),
      I4 => Q(10),
      I5 => io_apb_PADDR_0_sn_1,
      O => wdgCtrl_io_apb_PRDATA(10)
    );
\io_apb_PRDATA[11]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => io_apb_PADDR_3_sn_1,
      I1 => \io_apb_PRDATA[11]_INST_0_i_5\(11),
      I2 => \io_apb_PRDATA[11]_INST_0_i_24_n_0\,
      I3 => \io_apb_PRDATA[11]_INST_0_i_5_0\(8),
      I4 => Q(11),
      I5 => io_apb_PADDR_0_sn_1,
      O => wdgCtrl_io_apb_PRDATA(11)
    );
\io_apb_PRDATA[11]_INST_0_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^selindex\,
      I1 => io_apb_PADDR(0),
      I2 => io_apb_PADDR(1),
      I3 => io_apb_PADDR(2),
      I4 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[11]_INST_0_i_24_n_0\
    );
\io_apb_PRDATA[15]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => io_apb_PADDR(1),
      I2 => \^selindex\,
      I3 => io_apb_PADDR(4),
      I4 => io_apb_PADDR(2),
      I5 => io_apb_PADDR(3),
      O => io_apb_PADDR_0_sn_1
    );
\io_apb_PRDATA[15]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(0),
      I3 => io_apb_PADDR(1),
      I4 => \^selindex\,
      I5 => io_apb_PADDR(4),
      O => io_apb_PADDR_3_sn_1
    );
\io_apb_PRDATA[1]_INST_0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \io_apb_PRDATA[1]_INST_0_i_5\,
      I1 => io_apb_PADDR_0_sn_1,
      I2 => Q(1),
      I3 => io_apb_PADDR_3_sn_1,
      I4 => \io_apb_PRDATA[11]_INST_0_i_5\(1),
      O => wdgCtrl_io_apb_PRDATA(1)
    );
\io_apb_PRDATA[1]_INST_0_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => io_apb_PADDR(1),
      I1 => io_apb_PADDR(0),
      I2 => \^selindex\,
      O => io_apb_PADDR_1_sn_1
    );
\io_apb_PRDATA[2]_INST_0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => io_apb_PADDR_3_sn_1,
      I1 => \io_apb_PRDATA[11]_INST_0_i_5\(2),
      I2 => io_apb_PADDR_0_sn_1,
      I3 => Q(2),
      I4 => \io_apb_PRDATA[2]_INST_0_i_5\,
      O => wdgCtrl_io_apb_PRDATA(2)
    );
\io_apb_PRDATA[3]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => io_apb_PADDR_3_sn_1,
      I1 => \io_apb_PRDATA[11]_INST_0_i_5\(3),
      I2 => \io_apb_PRDATA[11]_INST_0_i_24_n_0\,
      I3 => \io_apb_PRDATA[11]_INST_0_i_5_0\(0),
      I4 => Q(3),
      I5 => io_apb_PADDR_0_sn_1,
      O => wdgCtrl_io_apb_PRDATA(3)
    );
\io_apb_PRDATA[4]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => io_apb_PADDR_3_sn_1,
      I1 => \io_apb_PRDATA[11]_INST_0_i_5\(4),
      I2 => \io_apb_PRDATA[11]_INST_0_i_24_n_0\,
      I3 => \io_apb_PRDATA[11]_INST_0_i_5_0\(1),
      I4 => Q(4),
      I5 => io_apb_PADDR_0_sn_1,
      O => wdgCtrl_io_apb_PRDATA(4)
    );
\io_apb_PRDATA[5]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => io_apb_PADDR_3_sn_1,
      I1 => \io_apb_PRDATA[11]_INST_0_i_5\(5),
      I2 => \io_apb_PRDATA[11]_INST_0_i_24_n_0\,
      I3 => \io_apb_PRDATA[11]_INST_0_i_5_0\(2),
      I4 => Q(5),
      I5 => io_apb_PADDR_0_sn_1,
      O => wdgCtrl_io_apb_PRDATA(5)
    );
\io_apb_PRDATA[6]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => io_apb_PADDR_3_sn_1,
      I1 => \io_apb_PRDATA[11]_INST_0_i_5\(6),
      I2 => \io_apb_PRDATA[11]_INST_0_i_24_n_0\,
      I3 => \io_apb_PRDATA[11]_INST_0_i_5_0\(3),
      I4 => Q(6),
      I5 => io_apb_PADDR_0_sn_1,
      O => wdgCtrl_io_apb_PRDATA(6)
    );
\io_apb_PRDATA[7]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => io_apb_PADDR_3_sn_1,
      I1 => \io_apb_PRDATA[11]_INST_0_i_5\(7),
      I2 => \io_apb_PRDATA[11]_INST_0_i_24_n_0\,
      I3 => \io_apb_PRDATA[11]_INST_0_i_5_0\(4),
      I4 => Q(7),
      I5 => io_apb_PADDR_0_sn_1,
      O => wdgCtrl_io_apb_PRDATA(7)
    );
\io_apb_PRDATA[8]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => io_apb_PADDR_3_sn_1,
      I1 => \io_apb_PRDATA[11]_INST_0_i_5\(8),
      I2 => \io_apb_PRDATA[11]_INST_0_i_24_n_0\,
      I3 => \io_apb_PRDATA[11]_INST_0_i_5_0\(5),
      I4 => Q(8),
      I5 => io_apb_PADDR_0_sn_1,
      O => wdgCtrl_io_apb_PRDATA(8)
    );
\io_apb_PRDATA[9]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => io_apb_PADDR_3_sn_1,
      I1 => \io_apb_PRDATA[11]_INST_0_i_5\(9),
      I2 => \io_apb_PRDATA[11]_INST_0_i_24_n_0\,
      I3 => \io_apb_PRDATA[11]_INST_0_i_5_0\(6),
      I4 => Q(9),
      I5 => io_apb_PADDR_0_sn_1,
      O => wdgCtrl_io_apb_PRDATA(9)
    );
\selIndex[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => io_apb_PADDR(5),
      I1 => io_apb_PSEL(0),
      I2 => io_apb_PADDR(9),
      I3 => io_apb_PADDR(7),
      I4 => io_apb_PADDR(6),
      I5 => io_apb_PADDR(8),
      O => io_apb_decoder_io_output_PSEL_0(1)
    );
\selIndex_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_apb_decoder_io_output_PSEL_0(1),
      Q => \^selindex\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_Apb3Router_1 is
  port (
    selIndex : out STD_LOGIC;
    io_apb_decoder_io_output_PSEL_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_Apb3Periph_0_0_Apb3Router_1 : entity is "Apb3Router";
end sys_Apb3Periph_0_0_Apb3Router_1;

architecture STRUCTURE of sys_Apb3Periph_0_0_Apb3Router_1 is
begin
\selIndex_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_apb_decoder_io_output_PSEL_0(0),
      Q => selIndex,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_Apb3Router_10 is
  port (
    selIndex : out STD_LOGIC;
    io_apb_decoder_io_output_PSEL_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_Apb3Periph_0_0_Apb3Router_10 : entity is "Apb3Router";
end sys_Apb3Periph_0_0_Apb3Router_10;

architecture STRUCTURE of sys_Apb3Periph_0_0_Apb3Router_10 is
begin
\selIndex_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_apb_decoder_io_output_PSEL_0(0),
      Q => selIndex,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_Apb3Router_16 is
  port (
    selIndex : out STD_LOGIC;
    io_apb_decoder_io_output_PSEL_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_Apb3Periph_0_0_Apb3Router_16 : entity is "Apb3Router";
end sys_Apb3Periph_0_0_Apb3Router_16;

architecture STRUCTURE of sys_Apb3Periph_0_0_Apb3Router_16 is
begin
\selIndex_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_apb_decoder_io_output_PSEL_0(0),
      Q => selIndex,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_Apb3Router_22 is
  port (
    gpioCtrl_io_apb_PRDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    io_apb_PADDR_4_sp_1 : out STD_LOGIC;
    \io_apb_PADDR[4]_0\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    \io_apb_PRDATA[0]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[0]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_27_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \io_apb_PRDATA[1]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[1]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[2]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[2]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[3]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[3]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[4]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[4]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[5]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[5]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[6]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[6]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[7]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[7]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[8]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[8]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[9]_INST_0_i_10\ : in STD_LOGIC;
    \io_apb_PRDATA[9]_INST_0_i_10_0\ : in STD_LOGIC;
    \io_apb_PRDATA[10]_INST_0_i_10\ : in STD_LOGIC;
    \io_apb_PRDATA[10]_INST_0_i_10_0\ : in STD_LOGIC;
    \io_apb_PRDATA[11]_INST_0_i_10\ : in STD_LOGIC;
    \io_apb_PRDATA[11]_INST_0_i_10_0\ : in STD_LOGIC;
    \io_apb_PRDATA[12]_INST_0_i_10\ : in STD_LOGIC;
    \io_apb_PRDATA[12]_INST_0_i_10_0\ : in STD_LOGIC;
    \io_apb_PRDATA[13]_INST_0_i_10\ : in STD_LOGIC;
    \io_apb_PRDATA[13]_INST_0_i_10_0\ : in STD_LOGIC;
    \io_apb_PRDATA[14]_INST_0_i_10\ : in STD_LOGIC;
    \io_apb_PRDATA[14]_INST_0_i_10_0\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_13\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_13_0\ : in STD_LOGIC;
    io_apb_PADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    io_apb_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_Apb3Periph_0_0_Apb3Router_22 : entity is "Apb3Router";
end sys_Apb3Periph_0_0_Apb3Router_22;

architecture STRUCTURE of sys_Apb3Periph_0_0_Apb3Router_22 is
  signal io_apb_PADDR_4_sn_1 : STD_LOGIC;
  signal \io_apb_PRDATA[0]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[10]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[11]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[12]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[13]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[14]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[1]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[2]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[3]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[4]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[5]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[6]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[7]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[9]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal io_apb_decoder_io_output_PSEL_0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal selIndex : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \io_apb_PRDATA[31]_INST_0_i_13\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \io_apb_PRDATA[31]_INST_0_i_5\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \io_apb_PRDATA[8]_INST_0_i_28\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \io_apb_PRDATA[8]_INST_0_i_30\ : label is "soft_lutpair79";
begin
  io_apb_PADDR_4_sp_1 <= io_apb_PADDR_4_sn_1;
\io_apb_PRDATA[0]_INST_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \io_apb_PRDATA[8]_INST_0_i_28_n_0\,
      I1 => \io_apb_PRDATA[0]_INST_0_i_3\,
      I2 => \io_apb_PRDATA[8]_INST_0_i_30_n_0\,
      I3 => \io_apb_PRDATA[0]_INST_0_i_3_0\,
      I4 => \io_apb_PRDATA[0]_INST_0_i_29_n_0\,
      O => gpioCtrl_io_apb_PRDATA(0)
    );
\io_apb_PRDATA[0]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_27_0\(0),
      I1 => \io_apb_PRDATA[8]_INST_0_i_49_n_0\,
      I2 => Q(0),
      I3 => \io_apb_PRDATA[8]_INST_0_i_50_n_0\,
      O => \io_apb_PRDATA[0]_INST_0_i_29_n_0\
    );
\io_apb_PRDATA[10]_INST_0_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \io_apb_PRDATA[8]_INST_0_i_28_n_0\,
      I1 => \io_apb_PRDATA[10]_INST_0_i_10\,
      I2 => \io_apb_PRDATA[8]_INST_0_i_30_n_0\,
      I3 => \io_apb_PRDATA[10]_INST_0_i_10_0\,
      I4 => \io_apb_PRDATA[10]_INST_0_i_39_n_0\,
      O => gpioCtrl_io_apb_PRDATA(10)
    );
\io_apb_PRDATA[10]_INST_0_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_27_0\(10),
      I1 => \io_apb_PRDATA[8]_INST_0_i_49_n_0\,
      I2 => Q(10),
      I3 => \io_apb_PRDATA[8]_INST_0_i_50_n_0\,
      O => \io_apb_PRDATA[10]_INST_0_i_39_n_0\
    );
\io_apb_PRDATA[11]_INST_0_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \io_apb_PRDATA[8]_INST_0_i_28_n_0\,
      I1 => \io_apb_PRDATA[11]_INST_0_i_10\,
      I2 => \io_apb_PRDATA[8]_INST_0_i_30_n_0\,
      I3 => \io_apb_PRDATA[11]_INST_0_i_10_0\,
      I4 => \io_apb_PRDATA[11]_INST_0_i_36_n_0\,
      O => gpioCtrl_io_apb_PRDATA(11)
    );
\io_apb_PRDATA[11]_INST_0_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_27_0\(11),
      I1 => \io_apb_PRDATA[8]_INST_0_i_49_n_0\,
      I2 => Q(11),
      I3 => \io_apb_PRDATA[8]_INST_0_i_50_n_0\,
      O => \io_apb_PRDATA[11]_INST_0_i_36_n_0\
    );
\io_apb_PRDATA[12]_INST_0_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \io_apb_PRDATA[8]_INST_0_i_28_n_0\,
      I1 => \io_apb_PRDATA[12]_INST_0_i_10\,
      I2 => \io_apb_PRDATA[8]_INST_0_i_30_n_0\,
      I3 => \io_apb_PRDATA[12]_INST_0_i_10_0\,
      I4 => \io_apb_PRDATA[12]_INST_0_i_31_n_0\,
      O => gpioCtrl_io_apb_PRDATA(12)
    );
\io_apb_PRDATA[12]_INST_0_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_27_0\(12),
      I1 => \io_apb_PRDATA[8]_INST_0_i_49_n_0\,
      I2 => Q(12),
      I3 => \io_apb_PRDATA[8]_INST_0_i_50_n_0\,
      O => \io_apb_PRDATA[12]_INST_0_i_31_n_0\
    );
\io_apb_PRDATA[13]_INST_0_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \io_apb_PRDATA[8]_INST_0_i_28_n_0\,
      I1 => \io_apb_PRDATA[13]_INST_0_i_10\,
      I2 => \io_apb_PRDATA[8]_INST_0_i_30_n_0\,
      I3 => \io_apb_PRDATA[13]_INST_0_i_10_0\,
      I4 => \io_apb_PRDATA[13]_INST_0_i_31_n_0\,
      O => gpioCtrl_io_apb_PRDATA(13)
    );
\io_apb_PRDATA[13]_INST_0_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_27_0\(13),
      I1 => \io_apb_PRDATA[8]_INST_0_i_49_n_0\,
      I2 => Q(13),
      I3 => \io_apb_PRDATA[8]_INST_0_i_50_n_0\,
      O => \io_apb_PRDATA[13]_INST_0_i_31_n_0\
    );
\io_apb_PRDATA[14]_INST_0_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \io_apb_PRDATA[8]_INST_0_i_28_n_0\,
      I1 => \io_apb_PRDATA[14]_INST_0_i_10\,
      I2 => \io_apb_PRDATA[8]_INST_0_i_30_n_0\,
      I3 => \io_apb_PRDATA[14]_INST_0_i_10_0\,
      I4 => \io_apb_PRDATA[14]_INST_0_i_31_n_0\,
      O => gpioCtrl_io_apb_PRDATA(14)
    );
\io_apb_PRDATA[14]_INST_0_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_27_0\(14),
      I1 => \io_apb_PRDATA[8]_INST_0_i_49_n_0\,
      I2 => Q(14),
      I3 => \io_apb_PRDATA[8]_INST_0_i_50_n_0\,
      O => \io_apb_PRDATA[14]_INST_0_i_31_n_0\
    );
\io_apb_PRDATA[15]_INST_0_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \io_apb_PRDATA[8]_INST_0_i_28_n_0\,
      I1 => \io_apb_PRDATA[15]_INST_0_i_13\,
      I2 => \io_apb_PRDATA[8]_INST_0_i_30_n_0\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_13_0\,
      I4 => \io_apb_PRDATA[15]_INST_0_i_43_n_0\,
      O => gpioCtrl_io_apb_PRDATA(15)
    );
\io_apb_PRDATA[15]_INST_0_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_27_0\(15),
      I1 => \io_apb_PRDATA[8]_INST_0_i_49_n_0\,
      I2 => Q(15),
      I3 => \io_apb_PRDATA[8]_INST_0_i_50_n_0\,
      O => \io_apb_PRDATA[15]_INST_0_i_43_n_0\
    );
\io_apb_PRDATA[1]_INST_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \io_apb_PRDATA[8]_INST_0_i_28_n_0\,
      I1 => \io_apb_PRDATA[1]_INST_0_i_3\,
      I2 => \io_apb_PRDATA[8]_INST_0_i_30_n_0\,
      I3 => \io_apb_PRDATA[1]_INST_0_i_3_0\,
      I4 => \io_apb_PRDATA[1]_INST_0_i_30_n_0\,
      O => gpioCtrl_io_apb_PRDATA(1)
    );
\io_apb_PRDATA[1]_INST_0_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_27_0\(1),
      I1 => \io_apb_PRDATA[8]_INST_0_i_49_n_0\,
      I2 => Q(1),
      I3 => \io_apb_PRDATA[8]_INST_0_i_50_n_0\,
      O => \io_apb_PRDATA[1]_INST_0_i_30_n_0\
    );
\io_apb_PRDATA[2]_INST_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \io_apb_PRDATA[8]_INST_0_i_28_n_0\,
      I1 => \io_apb_PRDATA[2]_INST_0_i_3\,
      I2 => \io_apb_PRDATA[8]_INST_0_i_30_n_0\,
      I3 => \io_apb_PRDATA[2]_INST_0_i_3_0\,
      I4 => \io_apb_PRDATA[2]_INST_0_i_29_n_0\,
      O => gpioCtrl_io_apb_PRDATA(2)
    );
\io_apb_PRDATA[2]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_27_0\(2),
      I1 => \io_apb_PRDATA[8]_INST_0_i_49_n_0\,
      I2 => Q(2),
      I3 => \io_apb_PRDATA[8]_INST_0_i_50_n_0\,
      O => \io_apb_PRDATA[2]_INST_0_i_29_n_0\
    );
\io_apb_PRDATA[31]_INST_0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(0),
      I3 => io_apb_PADDR(1),
      I4 => selIndex,
      O => \io_apb_PADDR[4]_0\
    );
\io_apb_PRDATA[31]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(0),
      I3 => io_apb_PADDR(1),
      I4 => selIndex,
      O => io_apb_PADDR_4_sn_1
    );
\io_apb_PRDATA[3]_INST_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \io_apb_PRDATA[8]_INST_0_i_28_n_0\,
      I1 => \io_apb_PRDATA[3]_INST_0_i_3\,
      I2 => \io_apb_PRDATA[8]_INST_0_i_30_n_0\,
      I3 => \io_apb_PRDATA[3]_INST_0_i_3_0\,
      I4 => \io_apb_PRDATA[3]_INST_0_i_29_n_0\,
      O => gpioCtrl_io_apb_PRDATA(3)
    );
\io_apb_PRDATA[3]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_27_0\(3),
      I1 => \io_apb_PRDATA[8]_INST_0_i_49_n_0\,
      I2 => Q(3),
      I3 => \io_apb_PRDATA[8]_INST_0_i_50_n_0\,
      O => \io_apb_PRDATA[3]_INST_0_i_29_n_0\
    );
\io_apb_PRDATA[4]_INST_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \io_apb_PRDATA[8]_INST_0_i_28_n_0\,
      I1 => \io_apb_PRDATA[4]_INST_0_i_3\,
      I2 => \io_apb_PRDATA[8]_INST_0_i_30_n_0\,
      I3 => \io_apb_PRDATA[4]_INST_0_i_3_0\,
      I4 => \io_apb_PRDATA[4]_INST_0_i_29_n_0\,
      O => gpioCtrl_io_apb_PRDATA(4)
    );
\io_apb_PRDATA[4]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_27_0\(4),
      I1 => \io_apb_PRDATA[8]_INST_0_i_49_n_0\,
      I2 => Q(4),
      I3 => \io_apb_PRDATA[8]_INST_0_i_50_n_0\,
      O => \io_apb_PRDATA[4]_INST_0_i_29_n_0\
    );
\io_apb_PRDATA[5]_INST_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \io_apb_PRDATA[8]_INST_0_i_28_n_0\,
      I1 => \io_apb_PRDATA[5]_INST_0_i_3\,
      I2 => \io_apb_PRDATA[8]_INST_0_i_30_n_0\,
      I3 => \io_apb_PRDATA[5]_INST_0_i_3_0\,
      I4 => \io_apb_PRDATA[5]_INST_0_i_29_n_0\,
      O => gpioCtrl_io_apb_PRDATA(5)
    );
\io_apb_PRDATA[5]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_27_0\(5),
      I1 => \io_apb_PRDATA[8]_INST_0_i_49_n_0\,
      I2 => Q(5),
      I3 => \io_apb_PRDATA[8]_INST_0_i_50_n_0\,
      O => \io_apb_PRDATA[5]_INST_0_i_29_n_0\
    );
\io_apb_PRDATA[6]_INST_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \io_apb_PRDATA[8]_INST_0_i_28_n_0\,
      I1 => \io_apb_PRDATA[6]_INST_0_i_3\,
      I2 => \io_apb_PRDATA[8]_INST_0_i_30_n_0\,
      I3 => \io_apb_PRDATA[6]_INST_0_i_3_0\,
      I4 => \io_apb_PRDATA[6]_INST_0_i_29_n_0\,
      O => gpioCtrl_io_apb_PRDATA(6)
    );
\io_apb_PRDATA[6]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_27_0\(6),
      I1 => \io_apb_PRDATA[8]_INST_0_i_49_n_0\,
      I2 => Q(6),
      I3 => \io_apb_PRDATA[8]_INST_0_i_50_n_0\,
      O => \io_apb_PRDATA[6]_INST_0_i_29_n_0\
    );
\io_apb_PRDATA[7]_INST_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \io_apb_PRDATA[8]_INST_0_i_28_n_0\,
      I1 => \io_apb_PRDATA[7]_INST_0_i_3\,
      I2 => \io_apb_PRDATA[8]_INST_0_i_30_n_0\,
      I3 => \io_apb_PRDATA[7]_INST_0_i_3_0\,
      I4 => \io_apb_PRDATA[7]_INST_0_i_29_n_0\,
      O => gpioCtrl_io_apb_PRDATA(7)
    );
\io_apb_PRDATA[7]_INST_0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_27_0\(7),
      I1 => \io_apb_PRDATA[8]_INST_0_i_49_n_0\,
      I2 => Q(7),
      I3 => \io_apb_PRDATA[8]_INST_0_i_50_n_0\,
      O => \io_apb_PRDATA[7]_INST_0_i_29_n_0\
    );
\io_apb_PRDATA[8]_INST_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \io_apb_PRDATA[8]_INST_0_i_28_n_0\,
      I1 => \io_apb_PRDATA[8]_INST_0_i_3\,
      I2 => \io_apb_PRDATA[8]_INST_0_i_30_n_0\,
      I3 => \io_apb_PRDATA[8]_INST_0_i_3_0\,
      I4 => \io_apb_PRDATA[8]_INST_0_i_32_n_0\,
      O => gpioCtrl_io_apb_PRDATA(8)
    );
\io_apb_PRDATA[8]_INST_0_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => io_apb_PADDR(0),
      I2 => io_apb_PADDR(1),
      I3 => selIndex,
      O => \io_apb_PRDATA[8]_INST_0_i_28_n_0\
    );
\io_apb_PRDATA[8]_INST_0_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => selIndex,
      I1 => io_apb_PADDR(4),
      I2 => io_apb_PADDR(0),
      I3 => io_apb_PADDR(1),
      O => \io_apb_PRDATA[8]_INST_0_i_30_n_0\
    );
\io_apb_PRDATA[8]_INST_0_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_27_0\(8),
      I1 => \io_apb_PRDATA[8]_INST_0_i_49_n_0\,
      I2 => Q(8),
      I3 => \io_apb_PRDATA[8]_INST_0_i_50_n_0\,
      O => \io_apb_PRDATA[8]_INST_0_i_32_n_0\
    );
\io_apb_PRDATA[8]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(0),
      I3 => io_apb_PADDR(1),
      I4 => io_apb_PADDR(2),
      I5 => selIndex,
      O => \io_apb_PRDATA[8]_INST_0_i_49_n_0\
    );
\io_apb_PRDATA[8]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(0),
      I3 => io_apb_PADDR(1),
      I4 => io_apb_PADDR(2),
      I5 => selIndex,
      O => \io_apb_PRDATA[8]_INST_0_i_50_n_0\
    );
\io_apb_PRDATA[9]_INST_0_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \io_apb_PRDATA[8]_INST_0_i_28_n_0\,
      I1 => \io_apb_PRDATA[9]_INST_0_i_10\,
      I2 => \io_apb_PRDATA[8]_INST_0_i_30_n_0\,
      I3 => \io_apb_PRDATA[9]_INST_0_i_10_0\,
      I4 => \io_apb_PRDATA[9]_INST_0_i_35_n_0\,
      O => gpioCtrl_io_apb_PRDATA(9)
    );
\io_apb_PRDATA[9]_INST_0_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_27_0\(9),
      I1 => \io_apb_PRDATA[8]_INST_0_i_49_n_0\,
      I2 => Q(9),
      I3 => \io_apb_PRDATA[8]_INST_0_i_50_n_0\,
      O => \io_apb_PRDATA[9]_INST_0_i_35_n_0\
    );
\selIndex[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => io_apb_PADDR(5),
      I1 => io_apb_PSEL(0),
      I2 => io_apb_PADDR(9),
      I3 => io_apb_PADDR(8),
      I4 => io_apb_PADDR(6),
      I5 => io_apb_PADDR(7),
      O => io_apb_decoder_io_output_PSEL_0(1)
    );
\selIndex_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_apb_decoder_io_output_PSEL_0(1),
      Q => selIndex,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_Apb3Router_6 is
  port (
    io_apb_PRDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    io_apb_PRDATA_31_sp_1 : in STD_LOGIC;
    \io_apb_PRDATA[31]_0\ : in STD_LOGIC;
    \io_apb_PRDATA[31]_1\ : in STD_LOGIC;
    io_apb_PRDATA_30_sp_1 : in STD_LOGIC;
    \io_apb_PRDATA[30]_0\ : in STD_LOGIC;
    \io_apb_PRDATA[30]_1\ : in STD_LOGIC;
    io_apb_PRDATA_29_sp_1 : in STD_LOGIC;
    \io_apb_PRDATA[29]_0\ : in STD_LOGIC;
    \io_apb_PRDATA[29]_1\ : in STD_LOGIC;
    io_apb_PRDATA_28_sp_1 : in STD_LOGIC;
    \io_apb_PRDATA[28]_0\ : in STD_LOGIC;
    \io_apb_PRDATA[28]_1\ : in STD_LOGIC;
    io_apb_PRDATA_27_sp_1 : in STD_LOGIC;
    \io_apb_PRDATA[27]_0\ : in STD_LOGIC;
    \io_apb_PRDATA[27]_1\ : in STD_LOGIC;
    io_apb_PRDATA_26_sp_1 : in STD_LOGIC;
    \io_apb_PRDATA[26]_0\ : in STD_LOGIC;
    \io_apb_PRDATA[26]_1\ : in STD_LOGIC;
    io_apb_PRDATA_25_sp_1 : in STD_LOGIC;
    \io_apb_PRDATA[25]_0\ : in STD_LOGIC;
    \io_apb_PRDATA[25]_1\ : in STD_LOGIC;
    io_apb_PRDATA_24_sp_1 : in STD_LOGIC;
    \io_apb_PRDATA[24]_0\ : in STD_LOGIC;
    \io_apb_PRDATA[24]_1\ : in STD_LOGIC;
    io_apb_PRDATA_23_sp_1 : in STD_LOGIC;
    \io_apb_PRDATA[23]_0\ : in STD_LOGIC;
    \io_apb_PRDATA[23]_1\ : in STD_LOGIC;
    io_apb_PRDATA_22_sp_1 : in STD_LOGIC;
    \io_apb_PRDATA[22]_0\ : in STD_LOGIC;
    \io_apb_PRDATA[22]_1\ : in STD_LOGIC;
    io_apb_PRDATA_21_sp_1 : in STD_LOGIC;
    \io_apb_PRDATA[21]_0\ : in STD_LOGIC;
    \io_apb_PRDATA[21]_1\ : in STD_LOGIC;
    io_apb_PRDATA_20_sp_1 : in STD_LOGIC;
    \io_apb_PRDATA[20]_0\ : in STD_LOGIC;
    \io_apb_PRDATA[20]_1\ : in STD_LOGIC;
    io_apb_PRDATA_19_sp_1 : in STD_LOGIC;
    \io_apb_PRDATA[19]_0\ : in STD_LOGIC;
    \io_apb_PRDATA[19]_1\ : in STD_LOGIC;
    io_apb_PRDATA_18_sp_1 : in STD_LOGIC;
    \io_apb_PRDATA[18]_0\ : in STD_LOGIC;
    \io_apb_PRDATA[18]_1\ : in STD_LOGIC;
    io_apb_PRDATA_17_sp_1 : in STD_LOGIC;
    \io_apb_PRDATA[17]_0\ : in STD_LOGIC;
    \io_apb_PRDATA[17]_1\ : in STD_LOGIC;
    io_apb_PRDATA_16_sp_1 : in STD_LOGIC;
    \io_apb_PRDATA[16]_0\ : in STD_LOGIC;
    \io_apb_PRDATA[16]_1\ : in STD_LOGIC;
    extiCtrl_io_apb_PRDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    io_apb_PRDATA_15_sp_1 : in STD_LOGIC;
    \io_apb_PRDATA[15]_0\ : in STD_LOGIC;
    io_apb_PRDATA_14_sp_1 : in STD_LOGIC;
    \io_apb_PRDATA[14]_0\ : in STD_LOGIC;
    io_apb_PRDATA_13_sp_1 : in STD_LOGIC;
    \io_apb_PRDATA[13]_0\ : in STD_LOGIC;
    io_apb_PRDATA_12_sp_1 : in STD_LOGIC;
    \io_apb_PRDATA[12]_0\ : in STD_LOGIC;
    io_apb_PRDATA_11_sp_1 : in STD_LOGIC;
    \io_apb_PRDATA[11]_0\ : in STD_LOGIC;
    io_apb_PRDATA_10_sp_1 : in STD_LOGIC;
    \io_apb_PRDATA[10]_0\ : in STD_LOGIC;
    io_apb_PRDATA_9_sp_1 : in STD_LOGIC;
    \io_apb_PRDATA[9]_0\ : in STD_LOGIC;
    io_apb_PRDATA_8_sp_1 : in STD_LOGIC;
    \io_apb_PRDATA[8]_0\ : in STD_LOGIC;
    io_apb_PRDATA_7_sp_1 : in STD_LOGIC;
    \io_apb_PRDATA[7]_0\ : in STD_LOGIC;
    io_apb_PRDATA_6_sp_1 : in STD_LOGIC;
    \io_apb_PRDATA[6]_0\ : in STD_LOGIC;
    io_apb_PRDATA_5_sp_1 : in STD_LOGIC;
    \io_apb_PRDATA[5]_0\ : in STD_LOGIC;
    io_apb_PRDATA_4_sp_1 : in STD_LOGIC;
    \io_apb_PRDATA[4]_0\ : in STD_LOGIC;
    io_apb_PRDATA_3_sp_1 : in STD_LOGIC;
    \io_apb_PRDATA[3]_0\ : in STD_LOGIC;
    io_apb_PRDATA_2_sp_1 : in STD_LOGIC;
    \io_apb_PRDATA[2]_0\ : in STD_LOGIC;
    io_apb_PRDATA_1_sp_1 : in STD_LOGIC;
    \io_apb_PRDATA[1]_0\ : in STD_LOGIC;
    io_apb_PRDATA_0_sp_1 : in STD_LOGIC;
    \io_apb_PRDATA[0]_0\ : in STD_LOGIC;
    spiCtrl_io_apb_PRDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    i2cCtrl_io_apb_PRDATA : in STD_LOGIC_VECTOR ( 8 downto 0 );
    uartCtrl_io_apb_PRDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gpioCtrl_io_apb_PRDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \io_apb_PRDATA[9]_1\ : in STD_LOGIC;
    \io_apb_PRDATA[9]_2\ : in STD_LOGIC;
    \io_apb_PRDATA[10]_1\ : in STD_LOGIC;
    \io_apb_PRDATA[10]_2\ : in STD_LOGIC;
    \io_apb_PRDATA[11]_1\ : in STD_LOGIC;
    \io_apb_PRDATA[11]_2\ : in STD_LOGIC;
    \io_apb_PRDATA[12]_1\ : in STD_LOGIC;
    \io_apb_PRDATA[12]_2\ : in STD_LOGIC;
    \io_apb_PRDATA[13]_1\ : in STD_LOGIC;
    \io_apb_PRDATA[13]_2\ : in STD_LOGIC;
    \io_apb_PRDATA[14]_1\ : in STD_LOGIC;
    \io_apb_PRDATA[14]_2\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_1\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_2\ : in STD_LOGIC;
    io_apb_PADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    io_apb_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_apb_decoder_io_output_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
end sys_Apb3Periph_0_0_Apb3Router_6;

architecture STRUCTURE of sys_Apb3Periph_0_0_Apb3Router_6 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \io_apb_PRDATA[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[10]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[10]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[10]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[11]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[11]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[11]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[12]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[12]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[12]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[13]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[13]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[13]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[14]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[14]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[14]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[2]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[3]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[5]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[6]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[9]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[9]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[9]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal io_apb_PRDATA_0_sn_1 : STD_LOGIC;
  signal io_apb_PRDATA_10_sn_1 : STD_LOGIC;
  signal io_apb_PRDATA_11_sn_1 : STD_LOGIC;
  signal io_apb_PRDATA_12_sn_1 : STD_LOGIC;
  signal io_apb_PRDATA_13_sn_1 : STD_LOGIC;
  signal io_apb_PRDATA_14_sn_1 : STD_LOGIC;
  signal io_apb_PRDATA_15_sn_1 : STD_LOGIC;
  signal io_apb_PRDATA_16_sn_1 : STD_LOGIC;
  signal io_apb_PRDATA_17_sn_1 : STD_LOGIC;
  signal io_apb_PRDATA_18_sn_1 : STD_LOGIC;
  signal io_apb_PRDATA_19_sn_1 : STD_LOGIC;
  signal io_apb_PRDATA_1_sn_1 : STD_LOGIC;
  signal io_apb_PRDATA_20_sn_1 : STD_LOGIC;
  signal io_apb_PRDATA_21_sn_1 : STD_LOGIC;
  signal io_apb_PRDATA_22_sn_1 : STD_LOGIC;
  signal io_apb_PRDATA_23_sn_1 : STD_LOGIC;
  signal io_apb_PRDATA_24_sn_1 : STD_LOGIC;
  signal io_apb_PRDATA_25_sn_1 : STD_LOGIC;
  signal io_apb_PRDATA_26_sn_1 : STD_LOGIC;
  signal io_apb_PRDATA_27_sn_1 : STD_LOGIC;
  signal io_apb_PRDATA_28_sn_1 : STD_LOGIC;
  signal io_apb_PRDATA_29_sn_1 : STD_LOGIC;
  signal io_apb_PRDATA_2_sn_1 : STD_LOGIC;
  signal io_apb_PRDATA_30_sn_1 : STD_LOGIC;
  signal io_apb_PRDATA_31_sn_1 : STD_LOGIC;
  signal io_apb_PRDATA_3_sn_1 : STD_LOGIC;
  signal io_apb_PRDATA_4_sn_1 : STD_LOGIC;
  signal io_apb_PRDATA_5_sn_1 : STD_LOGIC;
  signal io_apb_PRDATA_6_sn_1 : STD_LOGIC;
  signal io_apb_PRDATA_7_sn_1 : STD_LOGIC;
  signal io_apb_PRDATA_8_sn_1 : STD_LOGIC;
  signal io_apb_PRDATA_9_sn_1 : STD_LOGIC;
  signal p_3_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal selIndex : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \selIndex__0\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \selIndex[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \selIndex[1]_i_1\ : label is "soft_lutpair0";
begin
  Q(0) <= \^q\(0);
  io_apb_PRDATA_0_sn_1 <= io_apb_PRDATA_0_sp_1;
  io_apb_PRDATA_10_sn_1 <= io_apb_PRDATA_10_sp_1;
  io_apb_PRDATA_11_sn_1 <= io_apb_PRDATA_11_sp_1;
  io_apb_PRDATA_12_sn_1 <= io_apb_PRDATA_12_sp_1;
  io_apb_PRDATA_13_sn_1 <= io_apb_PRDATA_13_sp_1;
  io_apb_PRDATA_14_sn_1 <= io_apb_PRDATA_14_sp_1;
  io_apb_PRDATA_15_sn_1 <= io_apb_PRDATA_15_sp_1;
  io_apb_PRDATA_16_sn_1 <= io_apb_PRDATA_16_sp_1;
  io_apb_PRDATA_17_sn_1 <= io_apb_PRDATA_17_sp_1;
  io_apb_PRDATA_18_sn_1 <= io_apb_PRDATA_18_sp_1;
  io_apb_PRDATA_19_sn_1 <= io_apb_PRDATA_19_sp_1;
  io_apb_PRDATA_1_sn_1 <= io_apb_PRDATA_1_sp_1;
  io_apb_PRDATA_20_sn_1 <= io_apb_PRDATA_20_sp_1;
  io_apb_PRDATA_21_sn_1 <= io_apb_PRDATA_21_sp_1;
  io_apb_PRDATA_22_sn_1 <= io_apb_PRDATA_22_sp_1;
  io_apb_PRDATA_23_sn_1 <= io_apb_PRDATA_23_sp_1;
  io_apb_PRDATA_24_sn_1 <= io_apb_PRDATA_24_sp_1;
  io_apb_PRDATA_25_sn_1 <= io_apb_PRDATA_25_sp_1;
  io_apb_PRDATA_26_sn_1 <= io_apb_PRDATA_26_sp_1;
  io_apb_PRDATA_27_sn_1 <= io_apb_PRDATA_27_sp_1;
  io_apb_PRDATA_28_sn_1 <= io_apb_PRDATA_28_sp_1;
  io_apb_PRDATA_29_sn_1 <= io_apb_PRDATA_29_sp_1;
  io_apb_PRDATA_2_sn_1 <= io_apb_PRDATA_2_sp_1;
  io_apb_PRDATA_30_sn_1 <= io_apb_PRDATA_30_sp_1;
  io_apb_PRDATA_31_sn_1 <= io_apb_PRDATA_31_sp_1;
  io_apb_PRDATA_3_sn_1 <= io_apb_PRDATA_3_sp_1;
  io_apb_PRDATA_4_sn_1 <= io_apb_PRDATA_4_sp_1;
  io_apb_PRDATA_5_sn_1 <= io_apb_PRDATA_5_sp_1;
  io_apb_PRDATA_6_sn_1 <= io_apb_PRDATA_6_sp_1;
  io_apb_PRDATA_7_sn_1 <= io_apb_PRDATA_7_sp_1;
  io_apb_PRDATA_8_sn_1 <= io_apb_PRDATA_8_sp_1;
  io_apb_PRDATA_9_sn_1 <= io_apb_PRDATA_9_sp_1;
\io_apb_PRDATA[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => extiCtrl_io_apb_PRDATA(0),
      I1 => \io_apb_PRDATA[0]_INST_0_i_2_n_0\,
      I2 => \selIndex__0\(2),
      I3 => \io_apb_PRDATA[0]_INST_0_i_3_n_0\,
      I4 => selIndex(3),
      O => io_apb_PRDATA(0)
    );
\io_apb_PRDATA[0]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => io_apb_PRDATA_0_sn_1,
      I1 => \io_apb_PRDATA[0]_0\,
      O => \io_apb_PRDATA[0]_INST_0_i_2_n_0\,
      S => \selIndex__0\(1)
    );
\io_apb_PRDATA[0]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => spiCtrl_io_apb_PRDATA(0),
      I1 => i2cCtrl_io_apb_PRDATA(0),
      I2 => \selIndex__0\(1),
      I3 => uartCtrl_io_apb_PRDATA(0),
      I4 => \^q\(0),
      I5 => gpioCtrl_io_apb_PRDATA(0),
      O => \io_apb_PRDATA[0]_INST_0_i_3_n_0\
    );
\io_apb_PRDATA[10]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => extiCtrl_io_apb_PRDATA(10),
      I1 => \io_apb_PRDATA[10]_INST_0_i_2_n_0\,
      I2 => \selIndex__0\(2),
      I3 => \io_apb_PRDATA[10]_INST_0_i_3_n_0\,
      I4 => selIndex(3),
      O => io_apb_PRDATA(10)
    );
\io_apb_PRDATA[10]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => gpioCtrl_io_apb_PRDATA(10),
      I1 => uartCtrl_io_apb_PRDATA(10),
      O => \io_apb_PRDATA[10]_INST_0_i_10_n_0\,
      S => \^q\(0)
    );
\io_apb_PRDATA[10]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => io_apb_PRDATA_10_sn_1,
      I1 => \io_apb_PRDATA[10]_0\,
      O => \io_apb_PRDATA[10]_INST_0_i_2_n_0\,
      S => \selIndex__0\(1)
    );
\io_apb_PRDATA[10]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFFBBB80000"
    )
        port map (
      I0 => spiCtrl_io_apb_PRDATA(10),
      I1 => \^q\(0),
      I2 => \io_apb_PRDATA[10]_1\,
      I3 => \io_apb_PRDATA[10]_2\,
      I4 => \selIndex__0\(1),
      I5 => \io_apb_PRDATA[10]_INST_0_i_10_n_0\,
      O => \io_apb_PRDATA[10]_INST_0_i_3_n_0\
    );
\io_apb_PRDATA[11]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => extiCtrl_io_apb_PRDATA(11),
      I1 => \io_apb_PRDATA[11]_INST_0_i_2_n_0\,
      I2 => \selIndex__0\(2),
      I3 => \io_apb_PRDATA[11]_INST_0_i_3_n_0\,
      I4 => selIndex(3),
      O => io_apb_PRDATA(11)
    );
\io_apb_PRDATA[11]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => gpioCtrl_io_apb_PRDATA(11),
      I1 => uartCtrl_io_apb_PRDATA(11),
      O => \io_apb_PRDATA[11]_INST_0_i_10_n_0\,
      S => \^q\(0)
    );
\io_apb_PRDATA[11]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => io_apb_PRDATA_11_sn_1,
      I1 => \io_apb_PRDATA[11]_0\,
      O => \io_apb_PRDATA[11]_INST_0_i_2_n_0\,
      S => \selIndex__0\(1)
    );
\io_apb_PRDATA[11]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFFBBB80000"
    )
        port map (
      I0 => spiCtrl_io_apb_PRDATA(11),
      I1 => \^q\(0),
      I2 => \io_apb_PRDATA[11]_1\,
      I3 => \io_apb_PRDATA[11]_2\,
      I4 => \selIndex__0\(1),
      I5 => \io_apb_PRDATA[11]_INST_0_i_10_n_0\,
      O => \io_apb_PRDATA[11]_INST_0_i_3_n_0\
    );
\io_apb_PRDATA[12]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => extiCtrl_io_apb_PRDATA(12),
      I1 => \io_apb_PRDATA[12]_INST_0_i_2_n_0\,
      I2 => \selIndex__0\(2),
      I3 => \io_apb_PRDATA[12]_INST_0_i_3_n_0\,
      I4 => selIndex(3),
      O => io_apb_PRDATA(12)
    );
\io_apb_PRDATA[12]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => gpioCtrl_io_apb_PRDATA(12),
      I1 => uartCtrl_io_apb_PRDATA(12),
      O => \io_apb_PRDATA[12]_INST_0_i_10_n_0\,
      S => \^q\(0)
    );
\io_apb_PRDATA[12]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => io_apb_PRDATA_12_sn_1,
      I1 => \io_apb_PRDATA[12]_0\,
      O => \io_apb_PRDATA[12]_INST_0_i_2_n_0\,
      S => \selIndex__0\(1)
    );
\io_apb_PRDATA[12]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFFBBB80000"
    )
        port map (
      I0 => spiCtrl_io_apb_PRDATA(12),
      I1 => \^q\(0),
      I2 => \io_apb_PRDATA[12]_1\,
      I3 => \io_apb_PRDATA[12]_2\,
      I4 => \selIndex__0\(1),
      I5 => \io_apb_PRDATA[12]_INST_0_i_10_n_0\,
      O => \io_apb_PRDATA[12]_INST_0_i_3_n_0\
    );
\io_apb_PRDATA[13]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => extiCtrl_io_apb_PRDATA(13),
      I1 => \io_apb_PRDATA[13]_INST_0_i_2_n_0\,
      I2 => \selIndex__0\(2),
      I3 => \io_apb_PRDATA[13]_INST_0_i_3_n_0\,
      I4 => selIndex(3),
      O => io_apb_PRDATA(13)
    );
\io_apb_PRDATA[13]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => gpioCtrl_io_apb_PRDATA(13),
      I1 => uartCtrl_io_apb_PRDATA(13),
      O => \io_apb_PRDATA[13]_INST_0_i_10_n_0\,
      S => \^q\(0)
    );
\io_apb_PRDATA[13]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => io_apb_PRDATA_13_sn_1,
      I1 => \io_apb_PRDATA[13]_0\,
      O => \io_apb_PRDATA[13]_INST_0_i_2_n_0\,
      S => \selIndex__0\(1)
    );
\io_apb_PRDATA[13]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFFBBB80000"
    )
        port map (
      I0 => spiCtrl_io_apb_PRDATA(13),
      I1 => \^q\(0),
      I2 => \io_apb_PRDATA[13]_1\,
      I3 => \io_apb_PRDATA[13]_2\,
      I4 => \selIndex__0\(1),
      I5 => \io_apb_PRDATA[13]_INST_0_i_10_n_0\,
      O => \io_apb_PRDATA[13]_INST_0_i_3_n_0\
    );
\io_apb_PRDATA[14]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => extiCtrl_io_apb_PRDATA(14),
      I1 => \io_apb_PRDATA[14]_INST_0_i_2_n_0\,
      I2 => \selIndex__0\(2),
      I3 => \io_apb_PRDATA[14]_INST_0_i_3_n_0\,
      I4 => selIndex(3),
      O => io_apb_PRDATA(14)
    );
\io_apb_PRDATA[14]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => gpioCtrl_io_apb_PRDATA(14),
      I1 => uartCtrl_io_apb_PRDATA(14),
      O => \io_apb_PRDATA[14]_INST_0_i_10_n_0\,
      S => \^q\(0)
    );
\io_apb_PRDATA[14]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => io_apb_PRDATA_14_sn_1,
      I1 => \io_apb_PRDATA[14]_0\,
      O => \io_apb_PRDATA[14]_INST_0_i_2_n_0\,
      S => \selIndex__0\(1)
    );
\io_apb_PRDATA[14]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFFBBB80000"
    )
        port map (
      I0 => spiCtrl_io_apb_PRDATA(14),
      I1 => \^q\(0),
      I2 => \io_apb_PRDATA[14]_1\,
      I3 => \io_apb_PRDATA[14]_2\,
      I4 => \selIndex__0\(1),
      I5 => \io_apb_PRDATA[14]_INST_0_i_10_n_0\,
      O => \io_apb_PRDATA[14]_INST_0_i_3_n_0\
    );
\io_apb_PRDATA[15]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => extiCtrl_io_apb_PRDATA(15),
      I1 => \io_apb_PRDATA[15]_INST_0_i_2_n_0\,
      I2 => \selIndex__0\(2),
      I3 => \io_apb_PRDATA[15]_INST_0_i_3_n_0\,
      I4 => selIndex(3),
      O => io_apb_PRDATA(15)
    );
\io_apb_PRDATA[15]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => gpioCtrl_io_apb_PRDATA(15),
      I1 => uartCtrl_io_apb_PRDATA(15),
      O => \io_apb_PRDATA[15]_INST_0_i_13_n_0\,
      S => \^q\(0)
    );
\io_apb_PRDATA[15]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => io_apb_PRDATA_15_sn_1,
      I1 => \io_apb_PRDATA[15]_0\,
      O => \io_apb_PRDATA[15]_INST_0_i_2_n_0\,
      S => \selIndex__0\(1)
    );
\io_apb_PRDATA[15]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFFBBB80000"
    )
        port map (
      I0 => spiCtrl_io_apb_PRDATA(15),
      I1 => \^q\(0),
      I2 => \io_apb_PRDATA[15]_1\,
      I3 => \io_apb_PRDATA[15]_2\,
      I4 => \selIndex__0\(1),
      I5 => \io_apb_PRDATA[15]_INST_0_i_13_n_0\,
      O => \io_apb_PRDATA[15]_INST_0_i_3_n_0\
    );
\io_apb_PRDATA[16]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \selIndex__0\(1),
      I1 => io_apb_PRDATA_16_sn_1,
      I2 => \selIndex__0\(2),
      I3 => \io_apb_PRDATA[16]_0\,
      I4 => \io_apb_PRDATA[16]_1\,
      I5 => selIndex(3),
      O => io_apb_PRDATA(16)
    );
\io_apb_PRDATA[17]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \selIndex__0\(1),
      I1 => io_apb_PRDATA_17_sn_1,
      I2 => \selIndex__0\(2),
      I3 => \io_apb_PRDATA[17]_0\,
      I4 => \io_apb_PRDATA[17]_1\,
      I5 => selIndex(3),
      O => io_apb_PRDATA(17)
    );
\io_apb_PRDATA[18]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \selIndex__0\(1),
      I1 => io_apb_PRDATA_18_sn_1,
      I2 => \selIndex__0\(2),
      I3 => \io_apb_PRDATA[18]_0\,
      I4 => \io_apb_PRDATA[18]_1\,
      I5 => selIndex(3),
      O => io_apb_PRDATA(18)
    );
\io_apb_PRDATA[19]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \selIndex__0\(1),
      I1 => io_apb_PRDATA_19_sn_1,
      I2 => \selIndex__0\(2),
      I3 => \io_apb_PRDATA[19]_0\,
      I4 => \io_apb_PRDATA[19]_1\,
      I5 => selIndex(3),
      O => io_apb_PRDATA(19)
    );
\io_apb_PRDATA[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => extiCtrl_io_apb_PRDATA(1),
      I1 => \io_apb_PRDATA[1]_INST_0_i_2_n_0\,
      I2 => \selIndex__0\(2),
      I3 => \io_apb_PRDATA[1]_INST_0_i_3_n_0\,
      I4 => selIndex(3),
      O => io_apb_PRDATA(1)
    );
\io_apb_PRDATA[1]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => io_apb_PRDATA_1_sn_1,
      I1 => \io_apb_PRDATA[1]_0\,
      O => \io_apb_PRDATA[1]_INST_0_i_2_n_0\,
      S => \selIndex__0\(1)
    );
\io_apb_PRDATA[1]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => spiCtrl_io_apb_PRDATA(1),
      I1 => i2cCtrl_io_apb_PRDATA(1),
      I2 => \selIndex__0\(1),
      I3 => uartCtrl_io_apb_PRDATA(1),
      I4 => \^q\(0),
      I5 => gpioCtrl_io_apb_PRDATA(1),
      O => \io_apb_PRDATA[1]_INST_0_i_3_n_0\
    );
\io_apb_PRDATA[20]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \selIndex__0\(1),
      I1 => io_apb_PRDATA_20_sn_1,
      I2 => \selIndex__0\(2),
      I3 => \io_apb_PRDATA[20]_0\,
      I4 => \io_apb_PRDATA[20]_1\,
      I5 => selIndex(3),
      O => io_apb_PRDATA(20)
    );
\io_apb_PRDATA[21]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \selIndex__0\(1),
      I1 => io_apb_PRDATA_21_sn_1,
      I2 => \selIndex__0\(2),
      I3 => \io_apb_PRDATA[21]_0\,
      I4 => \io_apb_PRDATA[21]_1\,
      I5 => selIndex(3),
      O => io_apb_PRDATA(21)
    );
\io_apb_PRDATA[22]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \selIndex__0\(1),
      I1 => io_apb_PRDATA_22_sn_1,
      I2 => \selIndex__0\(2),
      I3 => \io_apb_PRDATA[22]_0\,
      I4 => \io_apb_PRDATA[22]_1\,
      I5 => selIndex(3),
      O => io_apb_PRDATA(22)
    );
\io_apb_PRDATA[23]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \selIndex__0\(1),
      I1 => io_apb_PRDATA_23_sn_1,
      I2 => \selIndex__0\(2),
      I3 => \io_apb_PRDATA[23]_0\,
      I4 => \io_apb_PRDATA[23]_1\,
      I5 => selIndex(3),
      O => io_apb_PRDATA(23)
    );
\io_apb_PRDATA[24]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \selIndex__0\(1),
      I1 => io_apb_PRDATA_24_sn_1,
      I2 => \selIndex__0\(2),
      I3 => \io_apb_PRDATA[24]_0\,
      I4 => \io_apb_PRDATA[24]_1\,
      I5 => selIndex(3),
      O => io_apb_PRDATA(24)
    );
\io_apb_PRDATA[25]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \selIndex__0\(1),
      I1 => io_apb_PRDATA_25_sn_1,
      I2 => \selIndex__0\(2),
      I3 => \io_apb_PRDATA[25]_0\,
      I4 => \io_apb_PRDATA[25]_1\,
      I5 => selIndex(3),
      O => io_apb_PRDATA(25)
    );
\io_apb_PRDATA[26]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \selIndex__0\(1),
      I1 => io_apb_PRDATA_26_sn_1,
      I2 => \selIndex__0\(2),
      I3 => \io_apb_PRDATA[26]_0\,
      I4 => \io_apb_PRDATA[26]_1\,
      I5 => selIndex(3),
      O => io_apb_PRDATA(26)
    );
\io_apb_PRDATA[27]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \selIndex__0\(1),
      I1 => io_apb_PRDATA_27_sn_1,
      I2 => \selIndex__0\(2),
      I3 => \io_apb_PRDATA[27]_0\,
      I4 => \io_apb_PRDATA[27]_1\,
      I5 => selIndex(3),
      O => io_apb_PRDATA(27)
    );
\io_apb_PRDATA[28]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \selIndex__0\(1),
      I1 => io_apb_PRDATA_28_sn_1,
      I2 => \selIndex__0\(2),
      I3 => \io_apb_PRDATA[28]_0\,
      I4 => \io_apb_PRDATA[28]_1\,
      I5 => selIndex(3),
      O => io_apb_PRDATA(28)
    );
\io_apb_PRDATA[29]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \selIndex__0\(1),
      I1 => io_apb_PRDATA_29_sn_1,
      I2 => \selIndex__0\(2),
      I3 => \io_apb_PRDATA[29]_0\,
      I4 => \io_apb_PRDATA[29]_1\,
      I5 => selIndex(3),
      O => io_apb_PRDATA(29)
    );
\io_apb_PRDATA[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => extiCtrl_io_apb_PRDATA(2),
      I1 => \io_apb_PRDATA[2]_INST_0_i_2_n_0\,
      I2 => \selIndex__0\(2),
      I3 => \io_apb_PRDATA[2]_INST_0_i_3_n_0\,
      I4 => selIndex(3),
      O => io_apb_PRDATA(2)
    );
\io_apb_PRDATA[2]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => io_apb_PRDATA_2_sn_1,
      I1 => \io_apb_PRDATA[2]_0\,
      O => \io_apb_PRDATA[2]_INST_0_i_2_n_0\,
      S => \selIndex__0\(1)
    );
\io_apb_PRDATA[2]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => spiCtrl_io_apb_PRDATA(2),
      I1 => i2cCtrl_io_apb_PRDATA(2),
      I2 => \selIndex__0\(1),
      I3 => uartCtrl_io_apb_PRDATA(2),
      I4 => \^q\(0),
      I5 => gpioCtrl_io_apb_PRDATA(2),
      O => \io_apb_PRDATA[2]_INST_0_i_3_n_0\
    );
\io_apb_PRDATA[30]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \selIndex__0\(1),
      I1 => io_apb_PRDATA_30_sn_1,
      I2 => \selIndex__0\(2),
      I3 => \io_apb_PRDATA[30]_0\,
      I4 => \io_apb_PRDATA[30]_1\,
      I5 => selIndex(3),
      O => io_apb_PRDATA(30)
    );
\io_apb_PRDATA[31]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \selIndex__0\(1),
      I1 => io_apb_PRDATA_31_sn_1,
      I2 => \selIndex__0\(2),
      I3 => \io_apb_PRDATA[31]_0\,
      I4 => \io_apb_PRDATA[31]_1\,
      I5 => selIndex(3),
      O => io_apb_PRDATA(31)
    );
\io_apb_PRDATA[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => extiCtrl_io_apb_PRDATA(3),
      I1 => \io_apb_PRDATA[3]_INST_0_i_2_n_0\,
      I2 => \selIndex__0\(2),
      I3 => \io_apb_PRDATA[3]_INST_0_i_3_n_0\,
      I4 => selIndex(3),
      O => io_apb_PRDATA(3)
    );
\io_apb_PRDATA[3]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => io_apb_PRDATA_3_sn_1,
      I1 => \io_apb_PRDATA[3]_0\,
      O => \io_apb_PRDATA[3]_INST_0_i_2_n_0\,
      S => \selIndex__0\(1)
    );
\io_apb_PRDATA[3]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => spiCtrl_io_apb_PRDATA(3),
      I1 => i2cCtrl_io_apb_PRDATA(3),
      I2 => \selIndex__0\(1),
      I3 => uartCtrl_io_apb_PRDATA(3),
      I4 => \^q\(0),
      I5 => gpioCtrl_io_apb_PRDATA(3),
      O => \io_apb_PRDATA[3]_INST_0_i_3_n_0\
    );
\io_apb_PRDATA[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => extiCtrl_io_apb_PRDATA(4),
      I1 => \io_apb_PRDATA[4]_INST_0_i_2_n_0\,
      I2 => \selIndex__0\(2),
      I3 => \io_apb_PRDATA[4]_INST_0_i_3_n_0\,
      I4 => selIndex(3),
      O => io_apb_PRDATA(4)
    );
\io_apb_PRDATA[4]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => io_apb_PRDATA_4_sn_1,
      I1 => \io_apb_PRDATA[4]_0\,
      O => \io_apb_PRDATA[4]_INST_0_i_2_n_0\,
      S => \selIndex__0\(1)
    );
\io_apb_PRDATA[4]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => spiCtrl_io_apb_PRDATA(4),
      I1 => i2cCtrl_io_apb_PRDATA(4),
      I2 => \selIndex__0\(1),
      I3 => uartCtrl_io_apb_PRDATA(4),
      I4 => \^q\(0),
      I5 => gpioCtrl_io_apb_PRDATA(4),
      O => \io_apb_PRDATA[4]_INST_0_i_3_n_0\
    );
\io_apb_PRDATA[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => extiCtrl_io_apb_PRDATA(5),
      I1 => \io_apb_PRDATA[5]_INST_0_i_2_n_0\,
      I2 => \selIndex__0\(2),
      I3 => \io_apb_PRDATA[5]_INST_0_i_3_n_0\,
      I4 => selIndex(3),
      O => io_apb_PRDATA(5)
    );
\io_apb_PRDATA[5]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => io_apb_PRDATA_5_sn_1,
      I1 => \io_apb_PRDATA[5]_0\,
      O => \io_apb_PRDATA[5]_INST_0_i_2_n_0\,
      S => \selIndex__0\(1)
    );
\io_apb_PRDATA[5]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => spiCtrl_io_apb_PRDATA(5),
      I1 => i2cCtrl_io_apb_PRDATA(5),
      I2 => \selIndex__0\(1),
      I3 => uartCtrl_io_apb_PRDATA(5),
      I4 => \^q\(0),
      I5 => gpioCtrl_io_apb_PRDATA(5),
      O => \io_apb_PRDATA[5]_INST_0_i_3_n_0\
    );
\io_apb_PRDATA[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => extiCtrl_io_apb_PRDATA(6),
      I1 => \io_apb_PRDATA[6]_INST_0_i_2_n_0\,
      I2 => \selIndex__0\(2),
      I3 => \io_apb_PRDATA[6]_INST_0_i_3_n_0\,
      I4 => selIndex(3),
      O => io_apb_PRDATA(6)
    );
\io_apb_PRDATA[6]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => io_apb_PRDATA_6_sn_1,
      I1 => \io_apb_PRDATA[6]_0\,
      O => \io_apb_PRDATA[6]_INST_0_i_2_n_0\,
      S => \selIndex__0\(1)
    );
\io_apb_PRDATA[6]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => spiCtrl_io_apb_PRDATA(6),
      I1 => i2cCtrl_io_apb_PRDATA(6),
      I2 => \selIndex__0\(1),
      I3 => uartCtrl_io_apb_PRDATA(6),
      I4 => \^q\(0),
      I5 => gpioCtrl_io_apb_PRDATA(6),
      O => \io_apb_PRDATA[6]_INST_0_i_3_n_0\
    );
\io_apb_PRDATA[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => extiCtrl_io_apb_PRDATA(7),
      I1 => \io_apb_PRDATA[7]_INST_0_i_2_n_0\,
      I2 => \selIndex__0\(2),
      I3 => \io_apb_PRDATA[7]_INST_0_i_3_n_0\,
      I4 => selIndex(3),
      O => io_apb_PRDATA(7)
    );
\io_apb_PRDATA[7]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => io_apb_PRDATA_7_sn_1,
      I1 => \io_apb_PRDATA[7]_0\,
      O => \io_apb_PRDATA[7]_INST_0_i_2_n_0\,
      S => \selIndex__0\(1)
    );
\io_apb_PRDATA[7]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => spiCtrl_io_apb_PRDATA(7),
      I1 => i2cCtrl_io_apb_PRDATA(7),
      I2 => \selIndex__0\(1),
      I3 => uartCtrl_io_apb_PRDATA(7),
      I4 => \^q\(0),
      I5 => gpioCtrl_io_apb_PRDATA(7),
      O => \io_apb_PRDATA[7]_INST_0_i_3_n_0\
    );
\io_apb_PRDATA[8]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => extiCtrl_io_apb_PRDATA(8),
      I1 => \io_apb_PRDATA[8]_INST_0_i_2_n_0\,
      I2 => \selIndex__0\(2),
      I3 => \io_apb_PRDATA[8]_INST_0_i_3_n_0\,
      I4 => selIndex(3),
      O => io_apb_PRDATA(8)
    );
\io_apb_PRDATA[8]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => io_apb_PRDATA_8_sn_1,
      I1 => \io_apb_PRDATA[8]_0\,
      O => \io_apb_PRDATA[8]_INST_0_i_2_n_0\,
      S => \selIndex__0\(1)
    );
\io_apb_PRDATA[8]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => spiCtrl_io_apb_PRDATA(8),
      I1 => i2cCtrl_io_apb_PRDATA(8),
      I2 => \selIndex__0\(1),
      I3 => uartCtrl_io_apb_PRDATA(8),
      I4 => \^q\(0),
      I5 => gpioCtrl_io_apb_PRDATA(8),
      O => \io_apb_PRDATA[8]_INST_0_i_3_n_0\
    );
\io_apb_PRDATA[9]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => extiCtrl_io_apb_PRDATA(9),
      I1 => \io_apb_PRDATA[9]_INST_0_i_2_n_0\,
      I2 => \selIndex__0\(2),
      I3 => \io_apb_PRDATA[9]_INST_0_i_3_n_0\,
      I4 => selIndex(3),
      O => io_apb_PRDATA(9)
    );
\io_apb_PRDATA[9]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => gpioCtrl_io_apb_PRDATA(9),
      I1 => uartCtrl_io_apb_PRDATA(9),
      O => \io_apb_PRDATA[9]_INST_0_i_10_n_0\,
      S => \^q\(0)
    );
\io_apb_PRDATA[9]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => io_apb_PRDATA_9_sn_1,
      I1 => \io_apb_PRDATA[9]_0\,
      O => \io_apb_PRDATA[9]_INST_0_i_2_n_0\,
      S => \selIndex__0\(1)
    );
\io_apb_PRDATA[9]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFFBBB80000"
    )
        port map (
      I0 => spiCtrl_io_apb_PRDATA(9),
      I1 => \^q\(0),
      I2 => \io_apb_PRDATA[9]_1\,
      I3 => \io_apb_PRDATA[9]_2\,
      I4 => \selIndex__0\(1),
      I5 => \io_apb_PRDATA[9]_INST_0_i_10_n_0\,
      O => \io_apb_PRDATA[9]_INST_0_i_3_n_0\
    );
\selIndex[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"404C0000"
    )
        port map (
      I0 => io_apb_PADDR(1),
      I1 => io_apb_PADDR(0),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PSEL(0),
      O => p_3_out(0)
    );
\selIndex[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"402A0000"
    )
        port map (
      I0 => io_apb_PADDR(1),
      I1 => io_apb_PADDR(0),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PSEL(0),
      O => p_3_out(1)
    );
\selIndex[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"082A0000"
    )
        port map (
      I0 => io_apb_PADDR(2),
      I1 => io_apb_PADDR(0),
      I2 => io_apb_PADDR(1),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PSEL(0),
      O => p_3_out(2)
    );
\selIndex_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_3_out(0),
      Q => \^q\(0),
      R => '0'
    );
\selIndex_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_3_out(1),
      Q => \selIndex__0\(1),
      R => '0'
    );
\selIndex_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_3_out(2),
      Q => \selIndex__0\(2),
      R => '0'
    );
\selIndex_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_apb_decoder_io_output_PSEL(0),
      Q => selIndex(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_Apb3Router_8 is
  port (
    selIndex : out STD_LOGIC;
    clk : in STD_LOGIC;
    io_apb_PADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    io_apb_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_Apb3Periph_0_0_Apb3Router_8 : entity is "Apb3Router";
end sys_Apb3Periph_0_0_Apb3Router_8;

architecture STRUCTURE of sys_Apb3Periph_0_0_Apb3Router_8 is
  signal io_apb_decoder_io_output_PSEL_0 : STD_LOGIC_VECTOR ( 1 to 1 );
begin
\selIndex[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => io_apb_PSEL(0),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(1),
      I4 => io_apb_PADDR(3),
      I5 => io_apb_PADDR(2),
      O => io_apb_decoder_io_output_PSEL_0(1)
    );
\selIndex_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_apb_decoder_io_output_PSEL_0(1),
      Q => selIndex,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_Apb3SysTick is
  port (
    io_apb_PWRITE_0 : out STD_LOGIC;
    io_apb_PADDR_0_sp_1 : out STD_LOGIC;
    \io_apb_PADDR[0]_0\ : out STD_LOGIC;
    \io_apb_PADDR[0]_1\ : out STD_LOGIC;
    \io_apb_PADDR[0]_2\ : out STD_LOGIC;
    \io_apb_PADDR[0]_3\ : out STD_LOGIC;
    \io_apb_PADDR[0]_4\ : out STD_LOGIC;
    \io_apb_PADDR[0]_5\ : out STD_LOGIC;
    \io_apb_PADDR[0]_6\ : out STD_LOGIC;
    \io_apb_PADDR[0]_7\ : out STD_LOGIC;
    \io_apb_PADDR[0]_8\ : out STD_LOGIC;
    \io_apb_PADDR[0]_9\ : out STD_LOGIC;
    \io_apb_PADDR[0]_10\ : out STD_LOGIC;
    \io_apb_PADDR[0]_11\ : out STD_LOGIC;
    \io_apb_PADDR[0]_12\ : out STD_LOGIC;
    \io_apb_PADDR[0]_13\ : out STD_LOGIC;
    \io_apb_PADDR[0]_14\ : out STD_LOGIC;
    \io_apb_PADDR[0]_15\ : out STD_LOGIC;
    \io_apb_PADDR[0]_16\ : out STD_LOGIC;
    \io_apb_PADDR[0]_17\ : out STD_LOGIC;
    \io_apb_PADDR[0]_18\ : out STD_LOGIC;
    \io_apb_PADDR[0]_19\ : out STD_LOGIC;
    \io_apb_PADDR[0]_20\ : out STD_LOGIC;
    \io_apb_PADDR[0]_21\ : out STD_LOGIC;
    \io_apb_PADDR[0]_22\ : out STD_LOGIC;
    \io_apb_PADDR[0]_23\ : out STD_LOGIC;
    \io_apb_PADDR[0]_24\ : out STD_LOGIC;
    \io_apb_PADDR[0]_25\ : out STD_LOGIC;
    \io_apb_PADDR[0]_26\ : out STD_LOGIC;
    \io_apb_PADDR[0]_27\ : out STD_LOGIC;
    \io_apb_PADDR[0]_28\ : out STD_LOGIC;
    \io_apb_PADDR[0]_29\ : out STD_LOGIC;
    io_interrupt : out STD_LOGIC_VECTOR ( 0 to 0 );
    \VAL_reg[31]_0\ : out STD_LOGIC;
    io_apb_PADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    io_apb_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_apb_PWRITE : in STD_LOGIC;
    io_apb_PENABLE : in STD_LOGIC;
    io_apb_PWDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC
  );
end sys_Apb3Periph_0_0_Apb3SysTick;

architecture STRUCTURE of sys_Apb3Periph_0_0_Apb3SysTick is
  signal COUNTFLAG : STD_LOGIC;
  signal \CTRL[16]_i_1_n_0\ : STD_LOGIC;
  signal \CTRL[16]_i_2_n_0\ : STD_LOGIC;
  signal \CTRL_reg_n_0_[10]\ : STD_LOGIC;
  signal \CTRL_reg_n_0_[11]\ : STD_LOGIC;
  signal \CTRL_reg_n_0_[12]\ : STD_LOGIC;
  signal \CTRL_reg_n_0_[13]\ : STD_LOGIC;
  signal \CTRL_reg_n_0_[14]\ : STD_LOGIC;
  signal \CTRL_reg_n_0_[15]\ : STD_LOGIC;
  signal \CTRL_reg_n_0_[17]\ : STD_LOGIC;
  signal \CTRL_reg_n_0_[18]\ : STD_LOGIC;
  signal \CTRL_reg_n_0_[19]\ : STD_LOGIC;
  signal \CTRL_reg_n_0_[1]\ : STD_LOGIC;
  signal \CTRL_reg_n_0_[20]\ : STD_LOGIC;
  signal \CTRL_reg_n_0_[21]\ : STD_LOGIC;
  signal \CTRL_reg_n_0_[22]\ : STD_LOGIC;
  signal \CTRL_reg_n_0_[23]\ : STD_LOGIC;
  signal \CTRL_reg_n_0_[24]\ : STD_LOGIC;
  signal \CTRL_reg_n_0_[25]\ : STD_LOGIC;
  signal \CTRL_reg_n_0_[26]\ : STD_LOGIC;
  signal \CTRL_reg_n_0_[27]\ : STD_LOGIC;
  signal \CTRL_reg_n_0_[28]\ : STD_LOGIC;
  signal \CTRL_reg_n_0_[29]\ : STD_LOGIC;
  signal \CTRL_reg_n_0_[2]\ : STD_LOGIC;
  signal \CTRL_reg_n_0_[30]\ : STD_LOGIC;
  signal \CTRL_reg_n_0_[31]\ : STD_LOGIC;
  signal \CTRL_reg_n_0_[3]\ : STD_LOGIC;
  signal \CTRL_reg_n_0_[4]\ : STD_LOGIC;
  signal \CTRL_reg_n_0_[5]\ : STD_LOGIC;
  signal \CTRL_reg_n_0_[6]\ : STD_LOGIC;
  signal \CTRL_reg_n_0_[7]\ : STD_LOGIC;
  signal \CTRL_reg_n_0_[8]\ : STD_LOGIC;
  signal \CTRL_reg_n_0_[9]\ : STD_LOGIC;
  signal ENABLE : STD_LOGIC;
  signal LOAD : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \LOAD[31]_i_1_n_0\ : STD_LOGIC;
  signal VAL : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal VAL0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \VAL[12]_i_3_n_0\ : STD_LOGIC;
  signal \VAL[12]_i_4_n_0\ : STD_LOGIC;
  signal \VAL[12]_i_5_n_0\ : STD_LOGIC;
  signal \VAL[12]_i_6_n_0\ : STD_LOGIC;
  signal \VAL[16]_i_3_n_0\ : STD_LOGIC;
  signal \VAL[16]_i_4_n_0\ : STD_LOGIC;
  signal \VAL[16]_i_5_n_0\ : STD_LOGIC;
  signal \VAL[16]_i_6_n_0\ : STD_LOGIC;
  signal \VAL[20]_i_3_n_0\ : STD_LOGIC;
  signal \VAL[20]_i_4_n_0\ : STD_LOGIC;
  signal \VAL[20]_i_5_n_0\ : STD_LOGIC;
  signal \VAL[20]_i_6_n_0\ : STD_LOGIC;
  signal \VAL[24]_i_3_n_0\ : STD_LOGIC;
  signal \VAL[24]_i_4_n_0\ : STD_LOGIC;
  signal \VAL[24]_i_5_n_0\ : STD_LOGIC;
  signal \VAL[24]_i_6_n_0\ : STD_LOGIC;
  signal \VAL[28]_i_3_n_0\ : STD_LOGIC;
  signal \VAL[28]_i_4_n_0\ : STD_LOGIC;
  signal \VAL[28]_i_5_n_0\ : STD_LOGIC;
  signal \VAL[28]_i_6_n_0\ : STD_LOGIC;
  signal \VAL[31]_i_10_n_0\ : STD_LOGIC;
  signal \VAL[31]_i_11_n_0\ : STD_LOGIC;
  signal \VAL[31]_i_12_n_0\ : STD_LOGIC;
  signal \VAL[31]_i_13_n_0\ : STD_LOGIC;
  signal \VAL[31]_i_14_n_0\ : STD_LOGIC;
  signal \VAL[31]_i_15_n_0\ : STD_LOGIC;
  signal \VAL[31]_i_16_n_0\ : STD_LOGIC;
  signal \VAL[31]_i_1_n_0\ : STD_LOGIC;
  signal \VAL[31]_i_3_n_0\ : STD_LOGIC;
  signal \VAL[31]_i_4_n_0\ : STD_LOGIC;
  signal \VAL[31]_i_6_n_0\ : STD_LOGIC;
  signal \VAL[31]_i_7_n_0\ : STD_LOGIC;
  signal \VAL[31]_i_8_n_0\ : STD_LOGIC;
  signal \VAL[31]_i_9_n_0\ : STD_LOGIC;
  signal \VAL[4]_i_3_n_0\ : STD_LOGIC;
  signal \VAL[4]_i_4_n_0\ : STD_LOGIC;
  signal \VAL[4]_i_5_n_0\ : STD_LOGIC;
  signal \VAL[4]_i_6_n_0\ : STD_LOGIC;
  signal \VAL[8]_i_3_n_0\ : STD_LOGIC;
  signal \VAL[8]_i_4_n_0\ : STD_LOGIC;
  signal \VAL[8]_i_5_n_0\ : STD_LOGIC;
  signal \VAL[8]_i_6_n_0\ : STD_LOGIC;
  signal \VAL_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \VAL_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \VAL_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \VAL_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \VAL_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \VAL_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \VAL_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \VAL_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \VAL_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \VAL_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \VAL_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \VAL_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \VAL_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \VAL_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \VAL_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \VAL_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \VAL_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \VAL_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \VAL_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \VAL_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \VAL_reg[31]_i_5_n_2\ : STD_LOGIC;
  signal \VAL_reg[31]_i_5_n_3\ : STD_LOGIC;
  signal \VAL_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \VAL_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \VAL_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \VAL_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \VAL_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \VAL_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \VAL_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \VAL_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal io_apb_PADDR_0_sn_1 : STD_LOGIC;
  signal \^io_apb_pwrite_0\ : STD_LOGIC;
  signal io_apb_decoder_io_output_PSEL : STD_LOGIC_VECTOR ( 6 to 6 );
  signal p_0_in : STD_LOGIC_VECTOR ( 31 to 31 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_VAL_reg[31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_VAL_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  io_apb_PADDR_0_sp_1 <= io_apb_PADDR_0_sn_1;
  io_apb_PWRITE_0 <= \^io_apb_pwrite_0\;
\CTRL[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF0AAC0"
    )
        port map (
      I0 => io_apb_PWDATA(16),
      I1 => \CTRL[16]_i_2_n_0\,
      I2 => ENABLE,
      I3 => p_0_in(31),
      I4 => COUNTFLAG,
      O => \CTRL[16]_i_1_n_0\
    );
\CTRL[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \VAL[31]_i_6_n_0\,
      I1 => \VAL[31]_i_7_n_0\,
      I2 => VAL(1),
      I3 => VAL(0),
      I4 => \VAL[31]_i_8_n_0\,
      I5 => \VAL[31]_i_9_n_0\,
      O => \CTRL[16]_i_2_n_0\
    );
\CTRL[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^io_apb_pwrite_0\,
      I1 => io_apb_decoder_io_output_PSEL(6),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(2),
      I5 => io_apb_PADDR(1),
      O => p_0_in(31)
    );
\CTRL_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in(31),
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => ENABLE
    );
\CTRL_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in(31),
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \CTRL_reg_n_0_[10]\
    );
\CTRL_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in(31),
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \CTRL_reg_n_0_[11]\
    );
\CTRL_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in(31),
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \CTRL_reg_n_0_[12]\
    );
\CTRL_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in(31),
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \CTRL_reg_n_0_[13]\
    );
\CTRL_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in(31),
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \CTRL_reg_n_0_[14]\
    );
\CTRL_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in(31),
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \CTRL_reg_n_0_[15]\
    );
\CTRL_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \CTRL[16]_i_1_n_0\,
      Q => COUNTFLAG
    );
\CTRL_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in(31),
      CLR => reset,
      D => io_apb_PWDATA(17),
      Q => \CTRL_reg_n_0_[17]\
    );
\CTRL_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in(31),
      CLR => reset,
      D => io_apb_PWDATA(18),
      Q => \CTRL_reg_n_0_[18]\
    );
\CTRL_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in(31),
      CLR => reset,
      D => io_apb_PWDATA(19),
      Q => \CTRL_reg_n_0_[19]\
    );
\CTRL_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in(31),
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \CTRL_reg_n_0_[1]\
    );
\CTRL_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in(31),
      CLR => reset,
      D => io_apb_PWDATA(20),
      Q => \CTRL_reg_n_0_[20]\
    );
\CTRL_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in(31),
      CLR => reset,
      D => io_apb_PWDATA(21),
      Q => \CTRL_reg_n_0_[21]\
    );
\CTRL_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in(31),
      CLR => reset,
      D => io_apb_PWDATA(22),
      Q => \CTRL_reg_n_0_[22]\
    );
\CTRL_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in(31),
      CLR => reset,
      D => io_apb_PWDATA(23),
      Q => \CTRL_reg_n_0_[23]\
    );
\CTRL_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in(31),
      CLR => reset,
      D => io_apb_PWDATA(24),
      Q => \CTRL_reg_n_0_[24]\
    );
\CTRL_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in(31),
      CLR => reset,
      D => io_apb_PWDATA(25),
      Q => \CTRL_reg_n_0_[25]\
    );
\CTRL_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in(31),
      CLR => reset,
      D => io_apb_PWDATA(26),
      Q => \CTRL_reg_n_0_[26]\
    );
\CTRL_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in(31),
      CLR => reset,
      D => io_apb_PWDATA(27),
      Q => \CTRL_reg_n_0_[27]\
    );
\CTRL_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in(31),
      CLR => reset,
      D => io_apb_PWDATA(28),
      Q => \CTRL_reg_n_0_[28]\
    );
\CTRL_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in(31),
      CLR => reset,
      D => io_apb_PWDATA(29),
      Q => \CTRL_reg_n_0_[29]\
    );
\CTRL_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in(31),
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \CTRL_reg_n_0_[2]\
    );
\CTRL_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in(31),
      CLR => reset,
      D => io_apb_PWDATA(30),
      Q => \CTRL_reg_n_0_[30]\
    );
\CTRL_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in(31),
      CLR => reset,
      D => io_apb_PWDATA(31),
      Q => \CTRL_reg_n_0_[31]\
    );
\CTRL_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in(31),
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \CTRL_reg_n_0_[3]\
    );
\CTRL_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in(31),
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \CTRL_reg_n_0_[4]\
    );
\CTRL_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in(31),
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \CTRL_reg_n_0_[5]\
    );
\CTRL_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in(31),
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \CTRL_reg_n_0_[6]\
    );
\CTRL_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in(31),
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \CTRL_reg_n_0_[7]\
    );
\CTRL_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in(31),
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \CTRL_reg_n_0_[8]\
    );
\CTRL_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in(31),
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \CTRL_reg_n_0_[9]\
    );
\LOAD[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \^io_apb_pwrite_0\,
      I1 => io_apb_decoder_io_output_PSEL(6),
      I2 => io_apb_PADDR(1),
      I3 => io_apb_PADDR(2),
      I4 => io_apb_PADDR(3),
      I5 => io_apb_PADDR(0),
      O => \LOAD[31]_i_1_n_0\
    );
\LOAD[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => io_apb_PWRITE,
      I1 => io_apb_PENABLE,
      O => \^io_apb_pwrite_0\
    );
\LOAD[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => io_apb_PADDR(6),
      I1 => io_apb_PADDR(5),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(7),
      I4 => io_apb_PSEL(0),
      O => io_apb_decoder_io_output_PSEL(6)
    );
\LOAD_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LOAD[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => LOAD(0)
    );
\LOAD_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LOAD[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => LOAD(10)
    );
\LOAD_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LOAD[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => LOAD(11)
    );
\LOAD_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LOAD[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => LOAD(12)
    );
\LOAD_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LOAD[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => LOAD(13)
    );
\LOAD_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LOAD[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => LOAD(14)
    );
\LOAD_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LOAD[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => LOAD(15)
    );
\LOAD_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LOAD[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(16),
      Q => LOAD(16)
    );
\LOAD_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LOAD[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(17),
      Q => LOAD(17)
    );
\LOAD_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LOAD[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(18),
      Q => LOAD(18)
    );
\LOAD_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LOAD[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(19),
      Q => LOAD(19)
    );
\LOAD_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LOAD[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => LOAD(1)
    );
\LOAD_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LOAD[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(20),
      Q => LOAD(20)
    );
\LOAD_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LOAD[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(21),
      Q => LOAD(21)
    );
\LOAD_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LOAD[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(22),
      Q => LOAD(22)
    );
\LOAD_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LOAD[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(23),
      Q => LOAD(23)
    );
\LOAD_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LOAD[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(24),
      Q => LOAD(24)
    );
\LOAD_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LOAD[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(25),
      Q => LOAD(25)
    );
\LOAD_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LOAD[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(26),
      Q => LOAD(26)
    );
\LOAD_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LOAD[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(27),
      Q => LOAD(27)
    );
\LOAD_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LOAD[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(28),
      Q => LOAD(28)
    );
\LOAD_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LOAD[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(29),
      Q => LOAD(29)
    );
\LOAD_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LOAD[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => LOAD(2)
    );
\LOAD_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LOAD[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(30),
      Q => LOAD(30)
    );
\LOAD_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LOAD[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(31),
      Q => LOAD(31)
    );
\LOAD_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LOAD[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => LOAD(3)
    );
\LOAD_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LOAD[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => LOAD(4)
    );
\LOAD_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LOAD[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => LOAD(5)
    );
\LOAD_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LOAD[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => LOAD(6)
    );
\LOAD_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LOAD[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => LOAD(7)
    );
\LOAD_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LOAD[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => LOAD(8)
    );
\LOAD_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LOAD[31]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => LOAD(9)
    );
\VAL[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BB888B"
    )
        port map (
      I0 => io_apb_PWDATA(0),
      I1 => \VAL[31]_i_3_n_0\,
      I2 => \VAL[31]_i_4_n_0\,
      I3 => VAL(0),
      I4 => LOAD(0),
      O => p_1_in(0)
    );
\VAL[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88B88"
    )
        port map (
      I0 => io_apb_PWDATA(10),
      I1 => \VAL[31]_i_3_n_0\,
      I2 => \VAL[31]_i_4_n_0\,
      I3 => VAL0(10),
      I4 => LOAD(10),
      O => p_1_in(10)
    );
\VAL[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88B88"
    )
        port map (
      I0 => io_apb_PWDATA(11),
      I1 => \VAL[31]_i_3_n_0\,
      I2 => \VAL[31]_i_4_n_0\,
      I3 => VAL0(11),
      I4 => LOAD(11),
      O => p_1_in(11)
    );
\VAL[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88B88"
    )
        port map (
      I0 => io_apb_PWDATA(12),
      I1 => \VAL[31]_i_3_n_0\,
      I2 => \VAL[31]_i_4_n_0\,
      I3 => VAL0(12),
      I4 => LOAD(12),
      O => p_1_in(12)
    );
\VAL[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => VAL(12),
      O => \VAL[12]_i_3_n_0\
    );
\VAL[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => VAL(11),
      O => \VAL[12]_i_4_n_0\
    );
\VAL[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => VAL(10),
      O => \VAL[12]_i_5_n_0\
    );
\VAL[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => VAL(9),
      O => \VAL[12]_i_6_n_0\
    );
\VAL[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88B88"
    )
        port map (
      I0 => io_apb_PWDATA(13),
      I1 => \VAL[31]_i_3_n_0\,
      I2 => \VAL[31]_i_4_n_0\,
      I3 => VAL0(13),
      I4 => LOAD(13),
      O => p_1_in(13)
    );
\VAL[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88B88"
    )
        port map (
      I0 => io_apb_PWDATA(14),
      I1 => \VAL[31]_i_3_n_0\,
      I2 => \VAL[31]_i_4_n_0\,
      I3 => VAL0(14),
      I4 => LOAD(14),
      O => p_1_in(14)
    );
\VAL[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88B88"
    )
        port map (
      I0 => io_apb_PWDATA(15),
      I1 => \VAL[31]_i_3_n_0\,
      I2 => \VAL[31]_i_4_n_0\,
      I3 => VAL0(15),
      I4 => LOAD(15),
      O => p_1_in(15)
    );
\VAL[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88B88"
    )
        port map (
      I0 => io_apb_PWDATA(16),
      I1 => \VAL[31]_i_3_n_0\,
      I2 => \VAL[31]_i_4_n_0\,
      I3 => VAL0(16),
      I4 => LOAD(16),
      O => p_1_in(16)
    );
\VAL[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => VAL(16),
      O => \VAL[16]_i_3_n_0\
    );
\VAL[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => VAL(15),
      O => \VAL[16]_i_4_n_0\
    );
\VAL[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => VAL(14),
      O => \VAL[16]_i_5_n_0\
    );
\VAL[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => VAL(13),
      O => \VAL[16]_i_6_n_0\
    );
\VAL[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88B88"
    )
        port map (
      I0 => io_apb_PWDATA(17),
      I1 => \VAL[31]_i_3_n_0\,
      I2 => \VAL[31]_i_4_n_0\,
      I3 => VAL0(17),
      I4 => LOAD(17),
      O => p_1_in(17)
    );
\VAL[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88B88"
    )
        port map (
      I0 => io_apb_PWDATA(18),
      I1 => \VAL[31]_i_3_n_0\,
      I2 => \VAL[31]_i_4_n_0\,
      I3 => VAL0(18),
      I4 => LOAD(18),
      O => p_1_in(18)
    );
\VAL[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88B88"
    )
        port map (
      I0 => io_apb_PWDATA(19),
      I1 => \VAL[31]_i_3_n_0\,
      I2 => \VAL[31]_i_4_n_0\,
      I3 => VAL0(19),
      I4 => LOAD(19),
      O => p_1_in(19)
    );
\VAL[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88B88"
    )
        port map (
      I0 => io_apb_PWDATA(1),
      I1 => \VAL[31]_i_3_n_0\,
      I2 => \VAL[31]_i_4_n_0\,
      I3 => VAL0(1),
      I4 => LOAD(1),
      O => p_1_in(1)
    );
\VAL[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88B88"
    )
        port map (
      I0 => io_apb_PWDATA(20),
      I1 => \VAL[31]_i_3_n_0\,
      I2 => \VAL[31]_i_4_n_0\,
      I3 => VAL0(20),
      I4 => LOAD(20),
      O => p_1_in(20)
    );
\VAL[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => VAL(20),
      O => \VAL[20]_i_3_n_0\
    );
\VAL[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => VAL(19),
      O => \VAL[20]_i_4_n_0\
    );
\VAL[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => VAL(18),
      O => \VAL[20]_i_5_n_0\
    );
\VAL[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => VAL(17),
      O => \VAL[20]_i_6_n_0\
    );
\VAL[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88B88"
    )
        port map (
      I0 => io_apb_PWDATA(21),
      I1 => \VAL[31]_i_3_n_0\,
      I2 => \VAL[31]_i_4_n_0\,
      I3 => VAL0(21),
      I4 => LOAD(21),
      O => p_1_in(21)
    );
\VAL[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88B88"
    )
        port map (
      I0 => io_apb_PWDATA(22),
      I1 => \VAL[31]_i_3_n_0\,
      I2 => \VAL[31]_i_4_n_0\,
      I3 => VAL0(22),
      I4 => LOAD(22),
      O => p_1_in(22)
    );
\VAL[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88B88"
    )
        port map (
      I0 => io_apb_PWDATA(23),
      I1 => \VAL[31]_i_3_n_0\,
      I2 => \VAL[31]_i_4_n_0\,
      I3 => VAL0(23),
      I4 => LOAD(23),
      O => p_1_in(23)
    );
\VAL[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88B88"
    )
        port map (
      I0 => io_apb_PWDATA(24),
      I1 => \VAL[31]_i_3_n_0\,
      I2 => \VAL[31]_i_4_n_0\,
      I3 => VAL0(24),
      I4 => LOAD(24),
      O => p_1_in(24)
    );
\VAL[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => VAL(24),
      O => \VAL[24]_i_3_n_0\
    );
\VAL[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => VAL(23),
      O => \VAL[24]_i_4_n_0\
    );
\VAL[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => VAL(22),
      O => \VAL[24]_i_5_n_0\
    );
\VAL[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => VAL(21),
      O => \VAL[24]_i_6_n_0\
    );
\VAL[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88B88"
    )
        port map (
      I0 => io_apb_PWDATA(25),
      I1 => \VAL[31]_i_3_n_0\,
      I2 => \VAL[31]_i_4_n_0\,
      I3 => VAL0(25),
      I4 => LOAD(25),
      O => p_1_in(25)
    );
\VAL[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88B88"
    )
        port map (
      I0 => io_apb_PWDATA(26),
      I1 => \VAL[31]_i_3_n_0\,
      I2 => \VAL[31]_i_4_n_0\,
      I3 => VAL0(26),
      I4 => LOAD(26),
      O => p_1_in(26)
    );
\VAL[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88B88"
    )
        port map (
      I0 => io_apb_PWDATA(27),
      I1 => \VAL[31]_i_3_n_0\,
      I2 => \VAL[31]_i_4_n_0\,
      I3 => VAL0(27),
      I4 => LOAD(27),
      O => p_1_in(27)
    );
\VAL[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88B88"
    )
        port map (
      I0 => io_apb_PWDATA(28),
      I1 => \VAL[31]_i_3_n_0\,
      I2 => \VAL[31]_i_4_n_0\,
      I3 => VAL0(28),
      I4 => LOAD(28),
      O => p_1_in(28)
    );
\VAL[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => VAL(28),
      O => \VAL[28]_i_3_n_0\
    );
\VAL[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => VAL(27),
      O => \VAL[28]_i_4_n_0\
    );
\VAL[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => VAL(26),
      O => \VAL[28]_i_5_n_0\
    );
\VAL[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => VAL(25),
      O => \VAL[28]_i_6_n_0\
    );
\VAL[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88B88"
    )
        port map (
      I0 => io_apb_PWDATA(29),
      I1 => \VAL[31]_i_3_n_0\,
      I2 => \VAL[31]_i_4_n_0\,
      I3 => VAL0(29),
      I4 => LOAD(29),
      O => p_1_in(29)
    );
\VAL[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88B88"
    )
        port map (
      I0 => io_apb_PWDATA(2),
      I1 => \VAL[31]_i_3_n_0\,
      I2 => \VAL[31]_i_4_n_0\,
      I3 => VAL0(2),
      I4 => LOAD(2),
      O => p_1_in(2)
    );
\VAL[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88B88"
    )
        port map (
      I0 => io_apb_PWDATA(30),
      I1 => \VAL[31]_i_3_n_0\,
      I2 => \VAL[31]_i_4_n_0\,
      I3 => VAL0(30),
      I4 => LOAD(30),
      O => p_1_in(30)
    );
\VAL[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ENABLE,
      I1 => \VAL[31]_i_3_n_0\,
      O => \VAL[31]_i_1_n_0\
    );
\VAL[31]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => VAL(31),
      O => \VAL[31]_i_10_n_0\
    );
\VAL[31]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => VAL(30),
      O => \VAL[31]_i_11_n_0\
    );
\VAL[31]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => VAL(29),
      O => \VAL[31]_i_12_n_0\
    );
\VAL[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => VAL(20),
      I1 => VAL(23),
      I2 => VAL(21),
      I3 => VAL(22),
      O => \VAL[31]_i_13_n_0\
    );
\VAL[31]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => VAL(26),
      I1 => VAL(25),
      I2 => VAL(27),
      I3 => VAL(24),
      I4 => \VAL[31]_i_16_n_0\,
      O => \VAL[31]_i_14_n_0\
    );
\VAL[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => VAL(12),
      I1 => VAL(15),
      I2 => VAL(13),
      I3 => VAL(14),
      O => \VAL[31]_i_15_n_0\
    );
\VAL[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => VAL(28),
      I1 => VAL(31),
      I2 => VAL(29),
      I3 => VAL(30),
      O => \VAL[31]_i_16_n_0\
    );
\VAL[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88B88"
    )
        port map (
      I0 => io_apb_PWDATA(31),
      I1 => \VAL[31]_i_3_n_0\,
      I2 => \VAL[31]_i_4_n_0\,
      I3 => VAL0(31),
      I4 => LOAD(31),
      O => p_1_in(31)
    );
\VAL[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^io_apb_pwrite_0\,
      I1 => io_apb_decoder_io_output_PSEL(6),
      I2 => io_apb_PADDR(1),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(3),
      I5 => io_apb_PADDR(2),
      O => \VAL[31]_i_3_n_0\
    );
\VAL[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \VAL[31]_i_6_n_0\,
      I1 => \VAL[31]_i_7_n_0\,
      I2 => VAL(1),
      I3 => VAL(0),
      I4 => \VAL[31]_i_8_n_0\,
      I5 => \VAL[31]_i_9_n_0\,
      O => \VAL[31]_i_4_n_0\
    );
\VAL[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \VAL[31]_i_13_n_0\,
      I1 => VAL(16),
      I2 => VAL(19),
      I3 => VAL(17),
      I4 => VAL(18),
      I5 => \VAL[31]_i_14_n_0\,
      O => \VAL[31]_i_6_n_0\
    );
\VAL[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => VAL(4),
      I1 => VAL(7),
      I2 => VAL(5),
      I3 => VAL(6),
      O => \VAL[31]_i_7_n_0\
    );
\VAL[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => VAL(3),
      I1 => VAL(2),
      O => \VAL[31]_i_8_n_0\
    );
\VAL[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => VAL(10),
      I1 => VAL(9),
      I2 => VAL(11),
      I3 => VAL(8),
      I4 => \VAL[31]_i_15_n_0\,
      O => \VAL[31]_i_9_n_0\
    );
\VAL[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88B88"
    )
        port map (
      I0 => io_apb_PWDATA(3),
      I1 => \VAL[31]_i_3_n_0\,
      I2 => \VAL[31]_i_4_n_0\,
      I3 => VAL0(3),
      I4 => LOAD(3),
      O => p_1_in(3)
    );
\VAL[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88B88"
    )
        port map (
      I0 => io_apb_PWDATA(4),
      I1 => \VAL[31]_i_3_n_0\,
      I2 => \VAL[31]_i_4_n_0\,
      I3 => VAL0(4),
      I4 => LOAD(4),
      O => p_1_in(4)
    );
\VAL[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => VAL(4),
      O => \VAL[4]_i_3_n_0\
    );
\VAL[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => VAL(3),
      O => \VAL[4]_i_4_n_0\
    );
\VAL[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => VAL(2),
      O => \VAL[4]_i_5_n_0\
    );
\VAL[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => VAL(1),
      O => \VAL[4]_i_6_n_0\
    );
\VAL[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88B88"
    )
        port map (
      I0 => io_apb_PWDATA(5),
      I1 => \VAL[31]_i_3_n_0\,
      I2 => \VAL[31]_i_4_n_0\,
      I3 => VAL0(5),
      I4 => LOAD(5),
      O => p_1_in(5)
    );
\VAL[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88B88"
    )
        port map (
      I0 => io_apb_PWDATA(6),
      I1 => \VAL[31]_i_3_n_0\,
      I2 => \VAL[31]_i_4_n_0\,
      I3 => VAL0(6),
      I4 => LOAD(6),
      O => p_1_in(6)
    );
\VAL[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88B88"
    )
        port map (
      I0 => io_apb_PWDATA(7),
      I1 => \VAL[31]_i_3_n_0\,
      I2 => \VAL[31]_i_4_n_0\,
      I3 => VAL0(7),
      I4 => LOAD(7),
      O => p_1_in(7)
    );
\VAL[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88B88"
    )
        port map (
      I0 => io_apb_PWDATA(8),
      I1 => \VAL[31]_i_3_n_0\,
      I2 => \VAL[31]_i_4_n_0\,
      I3 => VAL0(8),
      I4 => LOAD(8),
      O => p_1_in(8)
    );
\VAL[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => VAL(8),
      O => \VAL[8]_i_3_n_0\
    );
\VAL[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => VAL(7),
      O => \VAL[8]_i_4_n_0\
    );
\VAL[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => VAL(6),
      O => \VAL[8]_i_5_n_0\
    );
\VAL[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => VAL(5),
      O => \VAL[8]_i_6_n_0\
    );
\VAL[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88B88"
    )
        port map (
      I0 => io_apb_PWDATA(9),
      I1 => \VAL[31]_i_3_n_0\,
      I2 => \VAL[31]_i_4_n_0\,
      I3 => VAL0(9),
      I4 => LOAD(9),
      O => p_1_in(9)
    );
\VAL_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \VAL[31]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(0),
      Q => VAL(0)
    );
\VAL_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \VAL[31]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(10),
      Q => VAL(10)
    );
\VAL_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \VAL[31]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(11),
      Q => VAL(11)
    );
\VAL_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \VAL[31]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(12),
      Q => VAL(12)
    );
\VAL_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \VAL_reg[8]_i_2_n_0\,
      CO(3) => \VAL_reg[12]_i_2_n_0\,
      CO(2) => \VAL_reg[12]_i_2_n_1\,
      CO(1) => \VAL_reg[12]_i_2_n_2\,
      CO(0) => \VAL_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => VAL(12 downto 9),
      O(3 downto 0) => VAL0(12 downto 9),
      S(3) => \VAL[12]_i_3_n_0\,
      S(2) => \VAL[12]_i_4_n_0\,
      S(1) => \VAL[12]_i_5_n_0\,
      S(0) => \VAL[12]_i_6_n_0\
    );
\VAL_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \VAL[31]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(13),
      Q => VAL(13)
    );
\VAL_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \VAL[31]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(14),
      Q => VAL(14)
    );
\VAL_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \VAL[31]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(15),
      Q => VAL(15)
    );
\VAL_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \VAL[31]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(16),
      Q => VAL(16)
    );
\VAL_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \VAL_reg[12]_i_2_n_0\,
      CO(3) => \VAL_reg[16]_i_2_n_0\,
      CO(2) => \VAL_reg[16]_i_2_n_1\,
      CO(1) => \VAL_reg[16]_i_2_n_2\,
      CO(0) => \VAL_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => VAL(16 downto 13),
      O(3 downto 0) => VAL0(16 downto 13),
      S(3) => \VAL[16]_i_3_n_0\,
      S(2) => \VAL[16]_i_4_n_0\,
      S(1) => \VAL[16]_i_5_n_0\,
      S(0) => \VAL[16]_i_6_n_0\
    );
\VAL_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \VAL[31]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(17),
      Q => VAL(17)
    );
\VAL_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \VAL[31]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(18),
      Q => VAL(18)
    );
\VAL_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \VAL[31]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(19),
      Q => VAL(19)
    );
\VAL_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \VAL[31]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(1),
      Q => VAL(1)
    );
\VAL_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \VAL[31]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(20),
      Q => VAL(20)
    );
\VAL_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \VAL_reg[16]_i_2_n_0\,
      CO(3) => \VAL_reg[20]_i_2_n_0\,
      CO(2) => \VAL_reg[20]_i_2_n_1\,
      CO(1) => \VAL_reg[20]_i_2_n_2\,
      CO(0) => \VAL_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => VAL(20 downto 17),
      O(3 downto 0) => VAL0(20 downto 17),
      S(3) => \VAL[20]_i_3_n_0\,
      S(2) => \VAL[20]_i_4_n_0\,
      S(1) => \VAL[20]_i_5_n_0\,
      S(0) => \VAL[20]_i_6_n_0\
    );
\VAL_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \VAL[31]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(21),
      Q => VAL(21)
    );
\VAL_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \VAL[31]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(22),
      Q => VAL(22)
    );
\VAL_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \VAL[31]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(23),
      Q => VAL(23)
    );
\VAL_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \VAL[31]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(24),
      Q => VAL(24)
    );
\VAL_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \VAL_reg[20]_i_2_n_0\,
      CO(3) => \VAL_reg[24]_i_2_n_0\,
      CO(2) => \VAL_reg[24]_i_2_n_1\,
      CO(1) => \VAL_reg[24]_i_2_n_2\,
      CO(0) => \VAL_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => VAL(24 downto 21),
      O(3 downto 0) => VAL0(24 downto 21),
      S(3) => \VAL[24]_i_3_n_0\,
      S(2) => \VAL[24]_i_4_n_0\,
      S(1) => \VAL[24]_i_5_n_0\,
      S(0) => \VAL[24]_i_6_n_0\
    );
\VAL_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \VAL[31]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(25),
      Q => VAL(25)
    );
\VAL_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \VAL[31]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(26),
      Q => VAL(26)
    );
\VAL_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \VAL[31]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(27),
      Q => VAL(27)
    );
\VAL_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \VAL[31]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(28),
      Q => VAL(28)
    );
\VAL_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \VAL_reg[24]_i_2_n_0\,
      CO(3) => \VAL_reg[28]_i_2_n_0\,
      CO(2) => \VAL_reg[28]_i_2_n_1\,
      CO(1) => \VAL_reg[28]_i_2_n_2\,
      CO(0) => \VAL_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => VAL(28 downto 25),
      O(3 downto 0) => VAL0(28 downto 25),
      S(3) => \VAL[28]_i_3_n_0\,
      S(2) => \VAL[28]_i_4_n_0\,
      S(1) => \VAL[28]_i_5_n_0\,
      S(0) => \VAL[28]_i_6_n_0\
    );
\VAL_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \VAL[31]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(29),
      Q => VAL(29)
    );
\VAL_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \VAL[31]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(2),
      Q => VAL(2)
    );
\VAL_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \VAL[31]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(30),
      Q => VAL(30)
    );
\VAL_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \VAL[31]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(31),
      Q => VAL(31)
    );
\VAL_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \VAL_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_VAL_reg[31]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \VAL_reg[31]_i_5_n_2\,
      CO(0) => \VAL_reg[31]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => VAL(30 downto 29),
      O(3) => \NLW_VAL_reg[31]_i_5_O_UNCONNECTED\(3),
      O(2 downto 0) => VAL0(31 downto 29),
      S(3) => '0',
      S(2) => \VAL[31]_i_10_n_0\,
      S(1) => \VAL[31]_i_11_n_0\,
      S(0) => \VAL[31]_i_12_n_0\
    );
\VAL_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \VAL[31]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(3),
      Q => VAL(3)
    );
\VAL_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \VAL[31]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(4),
      Q => VAL(4)
    );
\VAL_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \VAL_reg[4]_i_2_n_0\,
      CO(2) => \VAL_reg[4]_i_2_n_1\,
      CO(1) => \VAL_reg[4]_i_2_n_2\,
      CO(0) => \VAL_reg[4]_i_2_n_3\,
      CYINIT => VAL(0),
      DI(3 downto 0) => VAL(4 downto 1),
      O(3 downto 0) => VAL0(4 downto 1),
      S(3) => \VAL[4]_i_3_n_0\,
      S(2) => \VAL[4]_i_4_n_0\,
      S(1) => \VAL[4]_i_5_n_0\,
      S(0) => \VAL[4]_i_6_n_0\
    );
\VAL_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \VAL[31]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(5),
      Q => VAL(5)
    );
\VAL_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \VAL[31]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(6),
      Q => VAL(6)
    );
\VAL_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \VAL[31]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(7),
      Q => VAL(7)
    );
\VAL_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \VAL[31]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(8),
      Q => VAL(8)
    );
\VAL_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \VAL_reg[4]_i_2_n_0\,
      CO(3) => \VAL_reg[8]_i_2_n_0\,
      CO(2) => \VAL_reg[8]_i_2_n_1\,
      CO(1) => \VAL_reg[8]_i_2_n_2\,
      CO(0) => \VAL_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => VAL(8 downto 5),
      O(3 downto 0) => VAL0(8 downto 5),
      S(3) => \VAL[8]_i_3_n_0\,
      S(2) => \VAL[8]_i_4_n_0\,
      S(1) => \VAL[8]_i_5_n_0\,
      S(0) => \VAL[8]_i_6_n_0\
    );
\VAL_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \VAL[31]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(9),
      Q => VAL(9)
    );
\io_apb_PRDATA[0]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => ENABLE,
      I2 => io_apb_PADDR(2),
      I3 => LOAD(0),
      I4 => io_apb_PADDR(3),
      I5 => VAL(0),
      O => \io_apb_PADDR[0]_29\
    );
\io_apb_PRDATA[10]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => \CTRL_reg_n_0_[10]\,
      I2 => io_apb_PADDR(2),
      I3 => LOAD(10),
      I4 => io_apb_PADDR(3),
      I5 => VAL(10),
      O => \io_apb_PADDR[0]_19\
    );
\io_apb_PRDATA[11]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => \CTRL_reg_n_0_[11]\,
      I2 => io_apb_PADDR(2),
      I3 => LOAD(11),
      I4 => io_apb_PADDR(3),
      I5 => VAL(11),
      O => \io_apb_PADDR[0]_18\
    );
\io_apb_PRDATA[12]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => \CTRL_reg_n_0_[12]\,
      I2 => io_apb_PADDR(2),
      I3 => LOAD(12),
      I4 => io_apb_PADDR(3),
      I5 => VAL(12),
      O => \io_apb_PADDR[0]_17\
    );
\io_apb_PRDATA[13]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => \CTRL_reg_n_0_[13]\,
      I2 => io_apb_PADDR(2),
      I3 => LOAD(13),
      I4 => io_apb_PADDR(3),
      I5 => VAL(13),
      O => \io_apb_PADDR[0]_16\
    );
\io_apb_PRDATA[14]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => \CTRL_reg_n_0_[14]\,
      I2 => io_apb_PADDR(2),
      I3 => LOAD(14),
      I4 => io_apb_PADDR(3),
      I5 => VAL(14),
      O => \io_apb_PADDR[0]_15\
    );
\io_apb_PRDATA[15]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => \CTRL_reg_n_0_[15]\,
      I2 => io_apb_PADDR(2),
      I3 => LOAD(15),
      I4 => io_apb_PADDR(3),
      I5 => VAL(15),
      O => \io_apb_PADDR[0]_14\
    );
\io_apb_PRDATA[16]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => COUNTFLAG,
      I2 => io_apb_PADDR(2),
      I3 => LOAD(16),
      I4 => io_apb_PADDR(3),
      I5 => VAL(16),
      O => \io_apb_PADDR[0]_13\
    );
\io_apb_PRDATA[17]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => \CTRL_reg_n_0_[17]\,
      I2 => io_apb_PADDR(2),
      I3 => LOAD(17),
      I4 => io_apb_PADDR(3),
      I5 => VAL(17),
      O => \io_apb_PADDR[0]_12\
    );
\io_apb_PRDATA[18]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => \CTRL_reg_n_0_[18]\,
      I2 => io_apb_PADDR(2),
      I3 => LOAD(18),
      I4 => io_apb_PADDR(3),
      I5 => VAL(18),
      O => \io_apb_PADDR[0]_11\
    );
\io_apb_PRDATA[19]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => \CTRL_reg_n_0_[19]\,
      I2 => io_apb_PADDR(2),
      I3 => LOAD(19),
      I4 => io_apb_PADDR(3),
      I5 => VAL(19),
      O => \io_apb_PADDR[0]_10\
    );
\io_apb_PRDATA[1]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => \CTRL_reg_n_0_[1]\,
      I2 => io_apb_PADDR(2),
      I3 => LOAD(1),
      I4 => io_apb_PADDR(3),
      I5 => VAL(1),
      O => \io_apb_PADDR[0]_28\
    );
\io_apb_PRDATA[20]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => \CTRL_reg_n_0_[20]\,
      I2 => io_apb_PADDR(2),
      I3 => LOAD(20),
      I4 => io_apb_PADDR(3),
      I5 => VAL(20),
      O => \io_apb_PADDR[0]_9\
    );
\io_apb_PRDATA[21]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => \CTRL_reg_n_0_[21]\,
      I2 => io_apb_PADDR(2),
      I3 => LOAD(21),
      I4 => io_apb_PADDR(3),
      I5 => VAL(21),
      O => \io_apb_PADDR[0]_8\
    );
\io_apb_PRDATA[22]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => \CTRL_reg_n_0_[22]\,
      I2 => io_apb_PADDR(2),
      I3 => LOAD(22),
      I4 => io_apb_PADDR(3),
      I5 => VAL(22),
      O => \io_apb_PADDR[0]_7\
    );
\io_apb_PRDATA[23]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => \CTRL_reg_n_0_[23]\,
      I2 => io_apb_PADDR(2),
      I3 => LOAD(23),
      I4 => io_apb_PADDR(3),
      I5 => VAL(23),
      O => \io_apb_PADDR[0]_6\
    );
\io_apb_PRDATA[24]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => \CTRL_reg_n_0_[24]\,
      I2 => io_apb_PADDR(2),
      I3 => LOAD(24),
      I4 => io_apb_PADDR(3),
      I5 => VAL(24),
      O => \io_apb_PADDR[0]_5\
    );
\io_apb_PRDATA[25]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => \CTRL_reg_n_0_[25]\,
      I2 => io_apb_PADDR(2),
      I3 => LOAD(25),
      I4 => io_apb_PADDR(3),
      I5 => VAL(25),
      O => \io_apb_PADDR[0]_4\
    );
\io_apb_PRDATA[26]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => \CTRL_reg_n_0_[26]\,
      I2 => io_apb_PADDR(2),
      I3 => LOAD(26),
      I4 => io_apb_PADDR(3),
      I5 => VAL(26),
      O => \io_apb_PADDR[0]_3\
    );
\io_apb_PRDATA[27]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => \CTRL_reg_n_0_[27]\,
      I2 => io_apb_PADDR(2),
      I3 => LOAD(27),
      I4 => io_apb_PADDR(3),
      I5 => VAL(27),
      O => \io_apb_PADDR[0]_2\
    );
\io_apb_PRDATA[28]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => \CTRL_reg_n_0_[28]\,
      I2 => io_apb_PADDR(2),
      I3 => LOAD(28),
      I4 => io_apb_PADDR(3),
      I5 => VAL(28),
      O => \io_apb_PADDR[0]_1\
    );
\io_apb_PRDATA[29]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => \CTRL_reg_n_0_[29]\,
      I2 => io_apb_PADDR(2),
      I3 => LOAD(29),
      I4 => io_apb_PADDR(3),
      I5 => VAL(29),
      O => \io_apb_PADDR[0]_0\
    );
\io_apb_PRDATA[2]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => \CTRL_reg_n_0_[2]\,
      I2 => io_apb_PADDR(2),
      I3 => LOAD(2),
      I4 => io_apb_PADDR(3),
      I5 => VAL(2),
      O => \io_apb_PADDR[0]_27\
    );
\io_apb_PRDATA[30]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => \CTRL_reg_n_0_[30]\,
      I2 => io_apb_PADDR(2),
      I3 => LOAD(30),
      I4 => io_apb_PADDR(3),
      I5 => VAL(30),
      O => io_apb_PADDR_0_sn_1
    );
\io_apb_PRDATA[31]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCDCDFFFFFDCDF"
    )
        port map (
      I0 => VAL(31),
      I1 => io_apb_PADDR(0),
      I2 => io_apb_PADDR(3),
      I3 => \CTRL_reg_n_0_[31]\,
      I4 => io_apb_PADDR(2),
      I5 => LOAD(31),
      O => \VAL_reg[31]_0\
    );
\io_apb_PRDATA[3]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBAFAFABFB"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => \CTRL_reg_n_0_[3]\,
      I2 => io_apb_PADDR(2),
      I3 => LOAD(3),
      I4 => io_apb_PADDR(3),
      I5 => VAL(3),
      O => \io_apb_PADDR[0]_26\
    );
\io_apb_PRDATA[4]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => \CTRL_reg_n_0_[4]\,
      I2 => io_apb_PADDR(2),
      I3 => LOAD(4),
      I4 => io_apb_PADDR(3),
      I5 => VAL(4),
      O => \io_apb_PADDR[0]_25\
    );
\io_apb_PRDATA[5]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBAFAFABFB"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => \CTRL_reg_n_0_[5]\,
      I2 => io_apb_PADDR(2),
      I3 => LOAD(5),
      I4 => io_apb_PADDR(3),
      I5 => VAL(5),
      O => \io_apb_PADDR[0]_24\
    );
\io_apb_PRDATA[6]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBAFAFABFB"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => \CTRL_reg_n_0_[6]\,
      I2 => io_apb_PADDR(2),
      I3 => LOAD(6),
      I4 => io_apb_PADDR(3),
      I5 => VAL(6),
      O => \io_apb_PADDR[0]_23\
    );
\io_apb_PRDATA[7]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBAFAFABFB"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => \CTRL_reg_n_0_[7]\,
      I2 => io_apb_PADDR(2),
      I3 => LOAD(7),
      I4 => io_apb_PADDR(3),
      I5 => VAL(7),
      O => \io_apb_PADDR[0]_22\
    );
\io_apb_PRDATA[8]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBAFAFABFB"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => \CTRL_reg_n_0_[8]\,
      I2 => io_apb_PADDR(2),
      I3 => LOAD(8),
      I4 => io_apb_PADDR(3),
      I5 => VAL(8),
      O => \io_apb_PADDR[0]_21\
    );
\io_apb_PRDATA[9]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBAFAFABFB"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => \CTRL_reg_n_0_[9]\,
      I2 => io_apb_PADDR(2),
      I3 => LOAD(9),
      I4 => io_apb_PADDR(3),
      I5 => VAL(9),
      O => \io_apb_PADDR[0]_20\
    );
\io_interrupt[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => COUNTFLAG,
      I1 => \CTRL_reg_n_0_[1]\,
      O => io_interrupt(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_Apb3Tim is
  port (
    io_ch : out STD_LOGIC_VECTOR ( 3 downto 0 );
    io_apb_PADDR_4_sp_1 : out STD_LOGIC;
    \io_apb_PADDR[4]_0\ : out STD_LOGIC;
    \io_apb_PADDR[4]_1\ : out STD_LOGIC;
    \io_apb_PADDR[4]_2\ : out STD_LOGIC;
    \io_apb_PADDR[4]_3\ : out STD_LOGIC;
    \io_apb_PADDR[4]_4\ : out STD_LOGIC;
    \io_apb_PADDR[4]_5\ : out STD_LOGIC;
    \io_apb_PADDR[4]_6\ : out STD_LOGIC;
    \io_apb_PADDR[4]_7\ : out STD_LOGIC;
    \io_apb_PADDR[4]_8\ : out STD_LOGIC;
    \io_apb_PADDR[4]_9\ : out STD_LOGIC;
    \io_apb_PADDR[4]_10\ : out STD_LOGIC;
    \io_apb_PADDR[4]_11\ : out STD_LOGIC;
    io_apb_PADDR_5_sp_1 : out STD_LOGIC;
    io_apb_PADDR_6_sp_1 : out STD_LOGIC;
    io_interrupt : out STD_LOGIC_VECTOR ( 0 to 0 );
    \io_apb_PADDR[5]_0\ : out STD_LOGIC;
    \io_apb_PADDR[5]_1\ : out STD_LOGIC;
    \io_apb_PADDR[5]_2\ : out STD_LOGIC;
    \io_apb_PADDR[5]_3\ : out STD_LOGIC;
    io_apb_PADDR_0_sp_1 : out STD_LOGIC;
    \io_apb_PADDR[0]_0\ : out STD_LOGIC;
    io_apb_PADDR_1_sp_1 : out STD_LOGIC;
    \io_apb_PADDR[1]_0\ : out STD_LOGIC;
    io_apb_PADDR_2_sp_1 : out STD_LOGIC;
    \io_apb_PADDR[2]_0\ : out STD_LOGIC;
    \io_apb_PADDR[2]_1\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    io_apb_PADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_15_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \CCR_3_reg[0]_0\ : in STD_LOGIC;
    \CCER_reg[0]_0\ : in STD_LOGIC;
    io_apb_PWDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ARR_reg[0]_0\ : in STD_LOGIC;
    \CCR_2_reg[0]_0\ : in STD_LOGIC;
    io_apb_decoder_io_output_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_apb_PENABLE : in STD_LOGIC;
    io_apb_PWRITE : in STD_LOGIC;
    \SR_reg[0]_0\ : in STD_LOGIC
  );
end sys_Apb3Periph_0_0_Apb3Tim;

architecture STRUCTURE of sys_Apb3Periph_0_0_Apb3Tim is
  signal ARR : STD_LOGIC;
  signal \ARR_reg_n_0_[0]\ : STD_LOGIC;
  signal \ARR_reg_n_0_[10]\ : STD_LOGIC;
  signal \ARR_reg_n_0_[11]\ : STD_LOGIC;
  signal \ARR_reg_n_0_[12]\ : STD_LOGIC;
  signal \ARR_reg_n_0_[13]\ : STD_LOGIC;
  signal \ARR_reg_n_0_[14]\ : STD_LOGIC;
  signal \ARR_reg_n_0_[15]\ : STD_LOGIC;
  signal \ARR_reg_n_0_[1]\ : STD_LOGIC;
  signal \ARR_reg_n_0_[2]\ : STD_LOGIC;
  signal \ARR_reg_n_0_[3]\ : STD_LOGIC;
  signal \ARR_reg_n_0_[4]\ : STD_LOGIC;
  signal \ARR_reg_n_0_[5]\ : STD_LOGIC;
  signal \ARR_reg_n_0_[6]\ : STD_LOGIC;
  signal \ARR_reg_n_0_[7]\ : STD_LOGIC;
  signal \ARR_reg_n_0_[8]\ : STD_LOGIC;
  signal \ARR_reg_n_0_[9]\ : STD_LOGIC;
  signal BDTR : STD_LOGIC;
  signal \BDTR_reg_n_0_[0]\ : STD_LOGIC;
  signal \BDTR_reg_n_0_[10]\ : STD_LOGIC;
  signal \BDTR_reg_n_0_[11]\ : STD_LOGIC;
  signal \BDTR_reg_n_0_[12]\ : STD_LOGIC;
  signal \BDTR_reg_n_0_[13]\ : STD_LOGIC;
  signal \BDTR_reg_n_0_[14]\ : STD_LOGIC;
  signal \BDTR_reg_n_0_[15]\ : STD_LOGIC;
  signal \BDTR_reg_n_0_[1]\ : STD_LOGIC;
  signal \BDTR_reg_n_0_[2]\ : STD_LOGIC;
  signal \BDTR_reg_n_0_[3]\ : STD_LOGIC;
  signal \BDTR_reg_n_0_[4]\ : STD_LOGIC;
  signal \BDTR_reg_n_0_[5]\ : STD_LOGIC;
  signal \BDTR_reg_n_0_[6]\ : STD_LOGIC;
  signal \BDTR_reg_n_0_[7]\ : STD_LOGIC;
  signal \BDTR_reg_n_0_[8]\ : STD_LOGIC;
  signal \BDTR_reg_n_0_[9]\ : STD_LOGIC;
  signal CCER : STD_LOGIC;
  signal \CCER_reg_n_0_[10]\ : STD_LOGIC;
  signal \CCER_reg_n_0_[11]\ : STD_LOGIC;
  signal \CCER_reg_n_0_[12]\ : STD_LOGIC;
  signal \CCER_reg_n_0_[13]\ : STD_LOGIC;
  signal \CCER_reg_n_0_[14]\ : STD_LOGIC;
  signal \CCER_reg_n_0_[15]\ : STD_LOGIC;
  signal \CCER_reg_n_0_[4]\ : STD_LOGIC;
  signal \CCER_reg_n_0_[5]\ : STD_LOGIC;
  signal \CCER_reg_n_0_[6]\ : STD_LOGIC;
  signal \CCER_reg_n_0_[7]\ : STD_LOGIC;
  signal \CCER_reg_n_0_[8]\ : STD_LOGIC;
  signal \CCER_reg_n_0_[9]\ : STD_LOGIC;
  signal CCMR1 : STD_LOGIC;
  signal \CCMR1_reg_n_0_[0]\ : STD_LOGIC;
  signal \CCMR1_reg_n_0_[10]\ : STD_LOGIC;
  signal \CCMR1_reg_n_0_[11]\ : STD_LOGIC;
  signal \CCMR1_reg_n_0_[12]\ : STD_LOGIC;
  signal \CCMR1_reg_n_0_[13]\ : STD_LOGIC;
  signal \CCMR1_reg_n_0_[14]\ : STD_LOGIC;
  signal \CCMR1_reg_n_0_[15]\ : STD_LOGIC;
  signal \CCMR1_reg_n_0_[1]\ : STD_LOGIC;
  signal \CCMR1_reg_n_0_[2]\ : STD_LOGIC;
  signal \CCMR1_reg_n_0_[3]\ : STD_LOGIC;
  signal \CCMR1_reg_n_0_[4]\ : STD_LOGIC;
  signal \CCMR1_reg_n_0_[5]\ : STD_LOGIC;
  signal \CCMR1_reg_n_0_[6]\ : STD_LOGIC;
  signal \CCMR1_reg_n_0_[7]\ : STD_LOGIC;
  signal \CCMR1_reg_n_0_[8]\ : STD_LOGIC;
  signal \CCMR1_reg_n_0_[9]\ : STD_LOGIC;
  signal CCMR2 : STD_LOGIC;
  signal \CCMR2_reg_n_0_[0]\ : STD_LOGIC;
  signal \CCMR2_reg_n_0_[10]\ : STD_LOGIC;
  signal \CCMR2_reg_n_0_[11]\ : STD_LOGIC;
  signal \CCMR2_reg_n_0_[12]\ : STD_LOGIC;
  signal \CCMR2_reg_n_0_[13]\ : STD_LOGIC;
  signal \CCMR2_reg_n_0_[14]\ : STD_LOGIC;
  signal \CCMR2_reg_n_0_[15]\ : STD_LOGIC;
  signal \CCMR2_reg_n_0_[1]\ : STD_LOGIC;
  signal \CCMR2_reg_n_0_[2]\ : STD_LOGIC;
  signal \CCMR2_reg_n_0_[3]\ : STD_LOGIC;
  signal \CCMR2_reg_n_0_[4]\ : STD_LOGIC;
  signal \CCMR2_reg_n_0_[5]\ : STD_LOGIC;
  signal \CCMR2_reg_n_0_[6]\ : STD_LOGIC;
  signal \CCMR2_reg_n_0_[7]\ : STD_LOGIC;
  signal \CCMR2_reg_n_0_[8]\ : STD_LOGIC;
  signal \CCMR2_reg_n_0_[9]\ : STD_LOGIC;
  signal CCR_0 : STD_LOGIC;
  signal \CCR_0[15]_i_3_n_0\ : STD_LOGIC;
  signal \CCR_0_reg_n_0_[0]\ : STD_LOGIC;
  signal \CCR_0_reg_n_0_[10]\ : STD_LOGIC;
  signal \CCR_0_reg_n_0_[11]\ : STD_LOGIC;
  signal \CCR_0_reg_n_0_[12]\ : STD_LOGIC;
  signal \CCR_0_reg_n_0_[13]\ : STD_LOGIC;
  signal \CCR_0_reg_n_0_[14]\ : STD_LOGIC;
  signal \CCR_0_reg_n_0_[15]\ : STD_LOGIC;
  signal \CCR_0_reg_n_0_[1]\ : STD_LOGIC;
  signal \CCR_0_reg_n_0_[2]\ : STD_LOGIC;
  signal \CCR_0_reg_n_0_[3]\ : STD_LOGIC;
  signal \CCR_0_reg_n_0_[4]\ : STD_LOGIC;
  signal \CCR_0_reg_n_0_[5]\ : STD_LOGIC;
  signal \CCR_0_reg_n_0_[6]\ : STD_LOGIC;
  signal \CCR_0_reg_n_0_[7]\ : STD_LOGIC;
  signal \CCR_0_reg_n_0_[8]\ : STD_LOGIC;
  signal \CCR_0_reg_n_0_[9]\ : STD_LOGIC;
  signal CCR_1 : STD_LOGIC;
  signal \CCR_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \CCR_1_reg_n_0_[10]\ : STD_LOGIC;
  signal \CCR_1_reg_n_0_[11]\ : STD_LOGIC;
  signal \CCR_1_reg_n_0_[12]\ : STD_LOGIC;
  signal \CCR_1_reg_n_0_[13]\ : STD_LOGIC;
  signal \CCR_1_reg_n_0_[14]\ : STD_LOGIC;
  signal \CCR_1_reg_n_0_[15]\ : STD_LOGIC;
  signal \CCR_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \CCR_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \CCR_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \CCR_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \CCR_1_reg_n_0_[5]\ : STD_LOGIC;
  signal \CCR_1_reg_n_0_[6]\ : STD_LOGIC;
  signal \CCR_1_reg_n_0_[7]\ : STD_LOGIC;
  signal \CCR_1_reg_n_0_[8]\ : STD_LOGIC;
  signal \CCR_1_reg_n_0_[9]\ : STD_LOGIC;
  signal CCR_2 : STD_LOGIC;
  signal \CCR_2_reg_n_0_[0]\ : STD_LOGIC;
  signal \CCR_2_reg_n_0_[10]\ : STD_LOGIC;
  signal \CCR_2_reg_n_0_[11]\ : STD_LOGIC;
  signal \CCR_2_reg_n_0_[12]\ : STD_LOGIC;
  signal \CCR_2_reg_n_0_[13]\ : STD_LOGIC;
  signal \CCR_2_reg_n_0_[14]\ : STD_LOGIC;
  signal \CCR_2_reg_n_0_[15]\ : STD_LOGIC;
  signal \CCR_2_reg_n_0_[1]\ : STD_LOGIC;
  signal \CCR_2_reg_n_0_[2]\ : STD_LOGIC;
  signal \CCR_2_reg_n_0_[3]\ : STD_LOGIC;
  signal \CCR_2_reg_n_0_[4]\ : STD_LOGIC;
  signal \CCR_2_reg_n_0_[5]\ : STD_LOGIC;
  signal \CCR_2_reg_n_0_[6]\ : STD_LOGIC;
  signal \CCR_2_reg_n_0_[7]\ : STD_LOGIC;
  signal \CCR_2_reg_n_0_[8]\ : STD_LOGIC;
  signal \CCR_2_reg_n_0_[9]\ : STD_LOGIC;
  signal CCR_3 : STD_LOGIC;
  signal \CCR_3_reg_n_0_[0]\ : STD_LOGIC;
  signal \CCR_3_reg_n_0_[10]\ : STD_LOGIC;
  signal \CCR_3_reg_n_0_[11]\ : STD_LOGIC;
  signal \CCR_3_reg_n_0_[12]\ : STD_LOGIC;
  signal \CCR_3_reg_n_0_[13]\ : STD_LOGIC;
  signal \CCR_3_reg_n_0_[14]\ : STD_LOGIC;
  signal \CCR_3_reg_n_0_[15]\ : STD_LOGIC;
  signal \CCR_3_reg_n_0_[1]\ : STD_LOGIC;
  signal \CCR_3_reg_n_0_[2]\ : STD_LOGIC;
  signal \CCR_3_reg_n_0_[3]\ : STD_LOGIC;
  signal \CCR_3_reg_n_0_[4]\ : STD_LOGIC;
  signal \CCR_3_reg_n_0_[5]\ : STD_LOGIC;
  signal \CCR_3_reg_n_0_[6]\ : STD_LOGIC;
  signal \CCR_3_reg_n_0_[7]\ : STD_LOGIC;
  signal \CCR_3_reg_n_0_[8]\ : STD_LOGIC;
  signal \CCR_3_reg_n_0_[9]\ : STD_LOGIC;
  signal CNT0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal CNT00_in : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \CNT[10]_i_2_n_0\ : STD_LOGIC;
  signal \CNT[11]_i_2_n_0\ : STD_LOGIC;
  signal \CNT[12]_i_2_n_0\ : STD_LOGIC;
  signal \CNT[12]_i_5_n_0\ : STD_LOGIC;
  signal \CNT[12]_i_6_n_0\ : STD_LOGIC;
  signal \CNT[12]_i_7_n_0\ : STD_LOGIC;
  signal \CNT[12]_i_8_n_0\ : STD_LOGIC;
  signal \CNT[13]_i_2_n_0\ : STD_LOGIC;
  signal \CNT[14]_i_2_n_0\ : STD_LOGIC;
  signal \CNT[15]_i_10_n_0\ : STD_LOGIC;
  signal \CNT[15]_i_11_n_0\ : STD_LOGIC;
  signal \CNT[15]_i_12_n_0\ : STD_LOGIC;
  signal \CNT[15]_i_1_n_0\ : STD_LOGIC;
  signal \CNT[15]_i_3_n_0\ : STD_LOGIC;
  signal \CNT[15]_i_7_n_0\ : STD_LOGIC;
  signal \CNT[15]_i_8_n_0\ : STD_LOGIC;
  signal \CNT[15]_i_9_n_0\ : STD_LOGIC;
  signal \CNT[1]_i_2_n_0\ : STD_LOGIC;
  signal \CNT[2]_i_2_n_0\ : STD_LOGIC;
  signal \CNT[3]_i_2_n_0\ : STD_LOGIC;
  signal \CNT[4]_i_2_n_0\ : STD_LOGIC;
  signal \CNT[4]_i_5_n_0\ : STD_LOGIC;
  signal \CNT[4]_i_6_n_0\ : STD_LOGIC;
  signal \CNT[4]_i_7_n_0\ : STD_LOGIC;
  signal \CNT[4]_i_8_n_0\ : STD_LOGIC;
  signal \CNT[5]_i_2_n_0\ : STD_LOGIC;
  signal \CNT[6]_i_2_n_0\ : STD_LOGIC;
  signal \CNT[7]_i_2_n_0\ : STD_LOGIC;
  signal \CNT[8]_i_2_n_0\ : STD_LOGIC;
  signal \CNT[8]_i_5_n_0\ : STD_LOGIC;
  signal \CNT[8]_i_6_n_0\ : STD_LOGIC;
  signal \CNT[8]_i_7_n_0\ : STD_LOGIC;
  signal \CNT[8]_i_8_n_0\ : STD_LOGIC;
  signal \CNT[9]_i_2_n_0\ : STD_LOGIC;
  signal \CNT__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \CNT_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \CNT_reg[12]_i_3_n_1\ : STD_LOGIC;
  signal \CNT_reg[12]_i_3_n_2\ : STD_LOGIC;
  signal \CNT_reg[12]_i_3_n_3\ : STD_LOGIC;
  signal \CNT_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \CNT_reg[12]_i_4_n_1\ : STD_LOGIC;
  signal \CNT_reg[12]_i_4_n_2\ : STD_LOGIC;
  signal \CNT_reg[12]_i_4_n_3\ : STD_LOGIC;
  signal \CNT_reg[15]_i_4_n_2\ : STD_LOGIC;
  signal \CNT_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \CNT_reg[15]_i_6_n_2\ : STD_LOGIC;
  signal \CNT_reg[15]_i_6_n_3\ : STD_LOGIC;
  signal \CNT_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \CNT_reg[4]_i_3_n_1\ : STD_LOGIC;
  signal \CNT_reg[4]_i_3_n_2\ : STD_LOGIC;
  signal \CNT_reg[4]_i_3_n_3\ : STD_LOGIC;
  signal \CNT_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \CNT_reg[4]_i_4_n_1\ : STD_LOGIC;
  signal \CNT_reg[4]_i_4_n_2\ : STD_LOGIC;
  signal \CNT_reg[4]_i_4_n_3\ : STD_LOGIC;
  signal \CNT_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \CNT_reg[8]_i_3_n_1\ : STD_LOGIC;
  signal \CNT_reg[8]_i_3_n_2\ : STD_LOGIC;
  signal \CNT_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \CNT_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \CNT_reg[8]_i_4_n_1\ : STD_LOGIC;
  signal \CNT_reg[8]_i_4_n_2\ : STD_LOGIC;
  signal \CNT_reg[8]_i_4_n_3\ : STD_LOGIC;
  signal CR1 : STD_LOGIC;
  signal \CR1_reg_n_0_[10]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[11]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[12]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[13]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[14]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[15]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[1]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[2]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[3]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[4]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[5]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[6]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[7]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[8]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[9]\ : STD_LOGIC;
  signal CR2 : STD_LOGIC;
  signal \CR2_reg_n_0_[0]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[10]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[11]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[12]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[13]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[14]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[15]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[1]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[2]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[3]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[4]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[5]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[6]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[7]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[8]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[9]\ : STD_LOGIC;
  signal DCR : STD_LOGIC;
  signal \DCR_reg_n_0_[0]\ : STD_LOGIC;
  signal \DCR_reg_n_0_[10]\ : STD_LOGIC;
  signal \DCR_reg_n_0_[11]\ : STD_LOGIC;
  signal \DCR_reg_n_0_[12]\ : STD_LOGIC;
  signal \DCR_reg_n_0_[13]\ : STD_LOGIC;
  signal \DCR_reg_n_0_[14]\ : STD_LOGIC;
  signal \DCR_reg_n_0_[15]\ : STD_LOGIC;
  signal \DCR_reg_n_0_[1]\ : STD_LOGIC;
  signal \DCR_reg_n_0_[2]\ : STD_LOGIC;
  signal \DCR_reg_n_0_[3]\ : STD_LOGIC;
  signal \DCR_reg_n_0_[4]\ : STD_LOGIC;
  signal \DCR_reg_n_0_[5]\ : STD_LOGIC;
  signal \DCR_reg_n_0_[6]\ : STD_LOGIC;
  signal \DCR_reg_n_0_[7]\ : STD_LOGIC;
  signal \DCR_reg_n_0_[8]\ : STD_LOGIC;
  signal \DCR_reg_n_0_[9]\ : STD_LOGIC;
  signal DIER : STD_LOGIC;
  signal \DIER_reg_n_0_[10]\ : STD_LOGIC;
  signal \DIER_reg_n_0_[11]\ : STD_LOGIC;
  signal \DIER_reg_n_0_[12]\ : STD_LOGIC;
  signal \DIER_reg_n_0_[13]\ : STD_LOGIC;
  signal \DIER_reg_n_0_[14]\ : STD_LOGIC;
  signal \DIER_reg_n_0_[15]\ : STD_LOGIC;
  signal \DIER_reg_n_0_[1]\ : STD_LOGIC;
  signal \DIER_reg_n_0_[2]\ : STD_LOGIC;
  signal \DIER_reg_n_0_[3]\ : STD_LOGIC;
  signal \DIER_reg_n_0_[4]\ : STD_LOGIC;
  signal \DIER_reg_n_0_[5]\ : STD_LOGIC;
  signal \DIER_reg_n_0_[6]\ : STD_LOGIC;
  signal \DIER_reg_n_0_[7]\ : STD_LOGIC;
  signal \DIER_reg_n_0_[8]\ : STD_LOGIC;
  signal \DIER_reg_n_0_[9]\ : STD_LOGIC;
  signal DMAR : STD_LOGIC;
  signal \DMAR_reg_n_0_[0]\ : STD_LOGIC;
  signal \DMAR_reg_n_0_[10]\ : STD_LOGIC;
  signal \DMAR_reg_n_0_[11]\ : STD_LOGIC;
  signal \DMAR_reg_n_0_[12]\ : STD_LOGIC;
  signal \DMAR_reg_n_0_[13]\ : STD_LOGIC;
  signal \DMAR_reg_n_0_[14]\ : STD_LOGIC;
  signal \DMAR_reg_n_0_[15]\ : STD_LOGIC;
  signal \DMAR_reg_n_0_[1]\ : STD_LOGIC;
  signal \DMAR_reg_n_0_[2]\ : STD_LOGIC;
  signal \DMAR_reg_n_0_[3]\ : STD_LOGIC;
  signal \DMAR_reg_n_0_[4]\ : STD_LOGIC;
  signal \DMAR_reg_n_0_[5]\ : STD_LOGIC;
  signal \DMAR_reg_n_0_[6]\ : STD_LOGIC;
  signal \DMAR_reg_n_0_[7]\ : STD_LOGIC;
  signal \DMAR_reg_n_0_[8]\ : STD_LOGIC;
  signal \DMAR_reg_n_0_[9]\ : STD_LOGIC;
  signal EGR : STD_LOGIC;
  signal \EGR[0]_i_1_n_0\ : STD_LOGIC;
  signal \EGR[10]_i_1_n_0\ : STD_LOGIC;
  signal \EGR[11]_i_1_n_0\ : STD_LOGIC;
  signal \EGR[12]_i_1_n_0\ : STD_LOGIC;
  signal \EGR[13]_i_1_n_0\ : STD_LOGIC;
  signal \EGR[14]_i_1_n_0\ : STD_LOGIC;
  signal \EGR[15]_i_2_n_0\ : STD_LOGIC;
  signal \EGR[15]_i_3_n_0\ : STD_LOGIC;
  signal \EGR[15]_i_4_n_0\ : STD_LOGIC;
  signal \EGR[1]_i_1_n_0\ : STD_LOGIC;
  signal \EGR[2]_i_1_n_0\ : STD_LOGIC;
  signal \EGR[3]_i_1_n_0\ : STD_LOGIC;
  signal \EGR[4]_i_1_n_0\ : STD_LOGIC;
  signal \EGR[5]_i_1_n_0\ : STD_LOGIC;
  signal \EGR[6]_i_1_n_0\ : STD_LOGIC;
  signal \EGR[7]_i_1_n_0\ : STD_LOGIC;
  signal \EGR[8]_i_1_n_0\ : STD_LOGIC;
  signal \EGR[9]_i_1_n_0\ : STD_LOGIC;
  signal \EGR_reg_n_0_[10]\ : STD_LOGIC;
  signal \EGR_reg_n_0_[11]\ : STD_LOGIC;
  signal \EGR_reg_n_0_[12]\ : STD_LOGIC;
  signal \EGR_reg_n_0_[13]\ : STD_LOGIC;
  signal \EGR_reg_n_0_[14]\ : STD_LOGIC;
  signal \EGR_reg_n_0_[15]\ : STD_LOGIC;
  signal \EGR_reg_n_0_[7]\ : STD_LOGIC;
  signal \EGR_reg_n_0_[8]\ : STD_LOGIC;
  signal \EGR_reg_n_0_[9]\ : STD_LOGIC;
  signal PSC : STD_LOGIC;
  signal \PSC_reg_n_0_[0]\ : STD_LOGIC;
  signal \PSC_reg_n_0_[10]\ : STD_LOGIC;
  signal \PSC_reg_n_0_[11]\ : STD_LOGIC;
  signal \PSC_reg_n_0_[12]\ : STD_LOGIC;
  signal \PSC_reg_n_0_[13]\ : STD_LOGIC;
  signal \PSC_reg_n_0_[14]\ : STD_LOGIC;
  signal \PSC_reg_n_0_[15]\ : STD_LOGIC;
  signal \PSC_reg_n_0_[1]\ : STD_LOGIC;
  signal \PSC_reg_n_0_[2]\ : STD_LOGIC;
  signal \PSC_reg_n_0_[3]\ : STD_LOGIC;
  signal \PSC_reg_n_0_[4]\ : STD_LOGIC;
  signal \PSC_reg_n_0_[5]\ : STD_LOGIC;
  signal \PSC_reg_n_0_[6]\ : STD_LOGIC;
  signal \PSC_reg_n_0_[7]\ : STD_LOGIC;
  signal \PSC_reg_n_0_[8]\ : STD_LOGIC;
  signal \PSC_reg_n_0_[9]\ : STD_LOGIC;
  signal RCR : STD_LOGIC;
  signal \RCR_reg_n_0_[0]\ : STD_LOGIC;
  signal \RCR_reg_n_0_[10]\ : STD_LOGIC;
  signal \RCR_reg_n_0_[11]\ : STD_LOGIC;
  signal \RCR_reg_n_0_[12]\ : STD_LOGIC;
  signal \RCR_reg_n_0_[13]\ : STD_LOGIC;
  signal \RCR_reg_n_0_[14]\ : STD_LOGIC;
  signal \RCR_reg_n_0_[15]\ : STD_LOGIC;
  signal \RCR_reg_n_0_[1]\ : STD_LOGIC;
  signal \RCR_reg_n_0_[2]\ : STD_LOGIC;
  signal \RCR_reg_n_0_[3]\ : STD_LOGIC;
  signal \RCR_reg_n_0_[4]\ : STD_LOGIC;
  signal \RCR_reg_n_0_[5]\ : STD_LOGIC;
  signal \RCR_reg_n_0_[6]\ : STD_LOGIC;
  signal \RCR_reg_n_0_[7]\ : STD_LOGIC;
  signal \RCR_reg_n_0_[8]\ : STD_LOGIC;
  signal \RCR_reg_n_0_[9]\ : STD_LOGIC;
  signal SMCR : STD_LOGIC;
  signal \SMCR_reg_n_0_[0]\ : STD_LOGIC;
  signal \SMCR_reg_n_0_[10]\ : STD_LOGIC;
  signal \SMCR_reg_n_0_[11]\ : STD_LOGIC;
  signal \SMCR_reg_n_0_[12]\ : STD_LOGIC;
  signal \SMCR_reg_n_0_[13]\ : STD_LOGIC;
  signal \SMCR_reg_n_0_[14]\ : STD_LOGIC;
  signal \SMCR_reg_n_0_[15]\ : STD_LOGIC;
  signal \SMCR_reg_n_0_[1]\ : STD_LOGIC;
  signal \SMCR_reg_n_0_[2]\ : STD_LOGIC;
  signal \SMCR_reg_n_0_[3]\ : STD_LOGIC;
  signal \SMCR_reg_n_0_[4]\ : STD_LOGIC;
  signal \SMCR_reg_n_0_[5]\ : STD_LOGIC;
  signal \SMCR_reg_n_0_[6]\ : STD_LOGIC;
  signal \SMCR_reg_n_0_[7]\ : STD_LOGIC;
  signal \SMCR_reg_n_0_[8]\ : STD_LOGIC;
  signal \SMCR_reg_n_0_[9]\ : STD_LOGIC;
  signal \SR[0]_i_1_n_0\ : STD_LOGIC;
  signal \SR[0]_i_4_n_0\ : STD_LOGIC;
  signal \SR[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \SR__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SR_reg_n_0_[10]\ : STD_LOGIC;
  signal \SR_reg_n_0_[11]\ : STD_LOGIC;
  signal \SR_reg_n_0_[12]\ : STD_LOGIC;
  signal \SR_reg_n_0_[13]\ : STD_LOGIC;
  signal \SR_reg_n_0_[14]\ : STD_LOGIC;
  signal \SR_reg_n_0_[15]\ : STD_LOGIC;
  signal \SR_reg_n_0_[1]\ : STD_LOGIC;
  signal \SR_reg_n_0_[2]\ : STD_LOGIC;
  signal \SR_reg_n_0_[3]\ : STD_LOGIC;
  signal \SR_reg_n_0_[4]\ : STD_LOGIC;
  signal \SR_reg_n_0_[5]\ : STD_LOGIC;
  signal \SR_reg_n_0_[6]\ : STD_LOGIC;
  signal \SR_reg_n_0_[7]\ : STD_LOGIC;
  signal \SR_reg_n_0_[8]\ : STD_LOGIC;
  signal \SR_reg_n_0_[9]\ : STD_LOGIC;
  signal \_zz_io_ch0\ : STD_LOGIC;
  signal \_zz_io_ch1\ : STD_LOGIC;
  signal \_zz_io_ch1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \_zz_io_ch1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \_zz_io_ch1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \_zz_io_ch1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \_zz_io_ch1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \_zz_io_ch1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \_zz_io_ch1_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \_zz_io_ch1_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \_zz_io_ch1_carry__0_n_1\ : STD_LOGIC;
  signal \_zz_io_ch1_carry__0_n_2\ : STD_LOGIC;
  signal \_zz_io_ch1_carry__0_n_3\ : STD_LOGIC;
  signal \_zz_io_ch1_carry_i_1_n_0\ : STD_LOGIC;
  signal \_zz_io_ch1_carry_i_2_n_0\ : STD_LOGIC;
  signal \_zz_io_ch1_carry_i_3_n_0\ : STD_LOGIC;
  signal \_zz_io_ch1_carry_i_4_n_0\ : STD_LOGIC;
  signal \_zz_io_ch1_carry_i_5_n_0\ : STD_LOGIC;
  signal \_zz_io_ch1_carry_i_6_n_0\ : STD_LOGIC;
  signal \_zz_io_ch1_carry_i_7_n_0\ : STD_LOGIC;
  signal \_zz_io_ch1_carry_i_8_n_0\ : STD_LOGIC;
  signal \_zz_io_ch1_carry_n_0\ : STD_LOGIC;
  signal \_zz_io_ch1_carry_n_1\ : STD_LOGIC;
  signal \_zz_io_ch1_carry_n_2\ : STD_LOGIC;
  signal \_zz_io_ch1_carry_n_3\ : STD_LOGIC;
  signal \_zz_io_ch_10\ : STD_LOGIC;
  signal \_zz_io_ch_11\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry__0_n_1\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry__0_n_2\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry__0_n_3\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry_i_1_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry_i_2_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry_i_3_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry_i_4_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry_i_5_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry_i_6_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry_i_7_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry_i_8_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry_n_1\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry_n_2\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry_n_3\ : STD_LOGIC;
  signal \_zz_io_ch_20\ : STD_LOGIC;
  signal \_zz_io_ch_21\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry__0_n_1\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry__0_n_2\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry__0_n_3\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry_i_1_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry_i_2_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry_i_3_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry_i_4_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry_i_5_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry_i_6_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry_i_7_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry_i_8_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry_n_1\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry_n_2\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry_n_3\ : STD_LOGIC;
  signal \_zz_io_ch_30\ : STD_LOGIC;
  signal \_zz_io_ch_31\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry__0_n_1\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry__0_n_2\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry__0_n_3\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry_i_1_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry_i_2_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry_i_3_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry_i_4_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry_i_5_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry_i_6_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry_i_7_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry_i_8_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry_n_1\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry_n_2\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry_n_3\ : STD_LOGIC;
  signal \ctrl_doWrite__0\ : STD_LOGIC;
  signal \^io_apb_paddr[0]_0\ : STD_LOGIC;
  signal \^io_apb_paddr[1]_0\ : STD_LOGIC;
  signal \^io_apb_paddr[2]_0\ : STD_LOGIC;
  signal \^io_apb_paddr[2]_1\ : STD_LOGIC;
  signal \^io_apb_paddr[4]_11\ : STD_LOGIC;
  signal io_apb_PADDR_0_sn_1 : STD_LOGIC;
  signal io_apb_PADDR_1_sn_1 : STD_LOGIC;
  signal io_apb_PADDR_2_sn_1 : STD_LOGIC;
  signal io_apb_PADDR_4_sn_1 : STD_LOGIC;
  signal io_apb_PADDR_5_sn_1 : STD_LOGIC;
  signal io_apb_PADDR_6_sn_1 : STD_LOGIC;
  signal \io_apb_PRDATA[0]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[0]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[0]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[0]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[0]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[0]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[0]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[0]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[10]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[10]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[10]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[10]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[10]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[10]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[10]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[10]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[11]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[11]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[11]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[11]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[11]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[11]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[11]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[11]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[12]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[12]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[12]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[12]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[12]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[12]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[12]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[13]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[13]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[13]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[13]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[13]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[13]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[13]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[14]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[14]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[14]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[14]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[14]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[14]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[14]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[1]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[1]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[1]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[1]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[1]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[1]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[1]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[1]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[2]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[2]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[2]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[2]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[2]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[2]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[2]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[2]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[3]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[3]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[3]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[3]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[3]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[3]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[3]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[3]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[4]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[4]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[4]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[4]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[4]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[4]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[4]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[4]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[5]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[5]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[5]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[5]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[5]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[5]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[5]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[5]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[6]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[6]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[6]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[6]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[6]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[6]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[6]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[6]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[7]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[7]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[7]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[7]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[7]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[7]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[7]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[7]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[9]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[9]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[9]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[9]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[9]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[9]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[9]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[9]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal p_11_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_14_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_15_in_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_16_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \prescaler[0]_i_2_n_0\ : STD_LOGIC;
  signal \prescaler[0]_i_3_n_0\ : STD_LOGIC;
  signal \prescaler[0]_i_4_n_0\ : STD_LOGIC;
  signal \prescaler[0]_i_5_n_0\ : STD_LOGIC;
  signal \prescaler[0]_i_6_n_0\ : STD_LOGIC;
  signal \prescaler[12]_i_2_n_0\ : STD_LOGIC;
  signal \prescaler[12]_i_3_n_0\ : STD_LOGIC;
  signal \prescaler[12]_i_4_n_0\ : STD_LOGIC;
  signal \prescaler[12]_i_5_n_0\ : STD_LOGIC;
  signal \prescaler[4]_i_2_n_0\ : STD_LOGIC;
  signal \prescaler[4]_i_3_n_0\ : STD_LOGIC;
  signal \prescaler[4]_i_4_n_0\ : STD_LOGIC;
  signal \prescaler[4]_i_5_n_0\ : STD_LOGIC;
  signal \prescaler[8]_i_2_n_0\ : STD_LOGIC;
  signal \prescaler[8]_i_3_n_0\ : STD_LOGIC;
  signal \prescaler[8]_i_4_n_0\ : STD_LOGIC;
  signal \prescaler[8]_i_5_n_0\ : STD_LOGIC;
  signal prescaler_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \prescaler_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \prescaler_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \prescaler_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \prescaler_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \prescaler_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \prescaler_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \prescaler_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \prescaler_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \prescaler_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \prescaler_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \prescaler_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \prescaler_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \prescaler_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \prescaler_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \prescaler_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \prescaler_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \prescaler_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \prescaler_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \prescaler_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \prescaler_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \prescaler_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \prescaler_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \prescaler_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \prescaler_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \prescaler_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \prescaler_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \prescaler_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \prescaler_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \prescaler_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \prescaler_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \prescaler_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal when_apb3tim_l87 : STD_LOGIC;
  signal when_apb3tim_l89 : STD_LOGIC;
  signal \when_apb3tim_l89_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \when_apb3tim_l89_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \when_apb3tim_l89_carry__0_n_3\ : STD_LOGIC;
  signal when_apb3tim_l89_carry_i_1_n_0 : STD_LOGIC;
  signal when_apb3tim_l89_carry_i_2_n_0 : STD_LOGIC;
  signal when_apb3tim_l89_carry_i_3_n_0 : STD_LOGIC;
  signal when_apb3tim_l89_carry_i_4_n_0 : STD_LOGIC;
  signal when_apb3tim_l89_carry_n_0 : STD_LOGIC;
  signal when_apb3tim_l89_carry_n_1 : STD_LOGIC;
  signal when_apb3tim_l89_carry_n_2 : STD_LOGIC;
  signal when_apb3tim_l89_carry_n_3 : STD_LOGIC;
  signal when_apb3tim_l93 : STD_LOGIC;
  signal \when_apb3tim_l93_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \when_apb3tim_l93_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \when_apb3tim_l93_carry__0_n_3\ : STD_LOGIC;
  signal when_apb3tim_l93_carry_i_1_n_0 : STD_LOGIC;
  signal when_apb3tim_l93_carry_i_2_n_0 : STD_LOGIC;
  signal when_apb3tim_l93_carry_i_3_n_0 : STD_LOGIC;
  signal when_apb3tim_l93_carry_i_4_n_0 : STD_LOGIC;
  signal when_apb3tim_l93_carry_n_0 : STD_LOGIC;
  signal when_apb3tim_l93_carry_n_1 : STD_LOGIC;
  signal when_apb3tim_l93_carry_n_2 : STD_LOGIC;
  signal when_apb3tim_l93_carry_n_3 : STD_LOGIC;
  signal \when_apb3tim_l99__14\ : STD_LOGIC;
  signal \NLW_CNT_reg[15]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_CNT_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_CNT_reg[15]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_CNT_reg[15]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__zz_io_ch1_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__zz_io_ch1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__zz_io_ch_11_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__zz_io_ch_11_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__zz_io_ch_21_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__zz_io_ch_21_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__zz_io_ch_31_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__zz_io_ch_31_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_prescaler_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_when_apb3tim_l89_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_when_apb3tim_l89_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_when_apb3tim_l89_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_when_apb3tim_l93_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_when_apb3tim_l93_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_when_apb3tim_l93_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BDTR[15]_i_2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \CCER[15]_i_2\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \CCMR1[15]_i_2\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \CCR_0[15]_i_2__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \CCR_0[15]_i_3\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \CNT[10]_i_2\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \CNT[11]_i_2\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \CNT[12]_i_2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \CNT[13]_i_2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \CNT[14]_i_2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \CNT[15]_i_3\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \CNT[1]_i_2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \CNT[2]_i_2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \CNT[3]_i_2\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \CNT[4]_i_2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \CNT[6]_i_2\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \CNT[7]_i_2\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \CNT[8]_i_2\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \CNT[9]_i_2\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \CR1[15]_i_2__4\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \DCR[15]_i_2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \DIER[15]_i_2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \EGR[15]_i_4\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \EGR[15]_i_5\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \PSC[15]_i_2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \RCR[15]_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \SR[0]_i_2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \SR[0]_i_4\ : label is "soft_lutpair192";
begin
  \io_apb_PADDR[0]_0\ <= \^io_apb_paddr[0]_0\;
  \io_apb_PADDR[1]_0\ <= \^io_apb_paddr[1]_0\;
  \io_apb_PADDR[2]_0\ <= \^io_apb_paddr[2]_0\;
  \io_apb_PADDR[2]_1\ <= \^io_apb_paddr[2]_1\;
  \io_apb_PADDR[4]_11\ <= \^io_apb_paddr[4]_11\;
  io_apb_PADDR_0_sp_1 <= io_apb_PADDR_0_sn_1;
  io_apb_PADDR_1_sp_1 <= io_apb_PADDR_1_sn_1;
  io_apb_PADDR_2_sp_1 <= io_apb_PADDR_2_sn_1;
  io_apb_PADDR_4_sp_1 <= io_apb_PADDR_4_sn_1;
  io_apb_PADDR_5_sp_1 <= io_apb_PADDR_5_sn_1;
  io_apb_PADDR_6_sp_1 <= io_apb_PADDR_6_sn_1;
\ARR[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \ARR_reg[0]_0\,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(5),
      I3 => \ctrl_doWrite__0\,
      I4 => io_apb_PADDR(2),
      O => ARR
    );
\ARR_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => ARR,
      D => io_apb_PWDATA(0),
      PRE => reset,
      Q => \ARR_reg_n_0_[0]\
    );
\ARR_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => ARR,
      D => io_apb_PWDATA(10),
      PRE => reset,
      Q => \ARR_reg_n_0_[10]\
    );
\ARR_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => ARR,
      D => io_apb_PWDATA(11),
      PRE => reset,
      Q => \ARR_reg_n_0_[11]\
    );
\ARR_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => ARR,
      D => io_apb_PWDATA(12),
      PRE => reset,
      Q => \ARR_reg_n_0_[12]\
    );
\ARR_reg[13]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => ARR,
      D => io_apb_PWDATA(13),
      PRE => reset,
      Q => \ARR_reg_n_0_[13]\
    );
\ARR_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => ARR,
      D => io_apb_PWDATA(14),
      PRE => reset,
      Q => \ARR_reg_n_0_[14]\
    );
\ARR_reg[15]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => ARR,
      D => io_apb_PWDATA(15),
      PRE => reset,
      Q => \ARR_reg_n_0_[15]\
    );
\ARR_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => ARR,
      D => io_apb_PWDATA(1),
      PRE => reset,
      Q => \ARR_reg_n_0_[1]\
    );
\ARR_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => ARR,
      D => io_apb_PWDATA(2),
      PRE => reset,
      Q => \ARR_reg_n_0_[2]\
    );
\ARR_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => ARR,
      D => io_apb_PWDATA(3),
      PRE => reset,
      Q => \ARR_reg_n_0_[3]\
    );
\ARR_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => ARR,
      D => io_apb_PWDATA(4),
      PRE => reset,
      Q => \ARR_reg_n_0_[4]\
    );
\ARR_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => ARR,
      D => io_apb_PWDATA(5),
      PRE => reset,
      Q => \ARR_reg_n_0_[5]\
    );
\ARR_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => ARR,
      D => io_apb_PWDATA(6),
      PRE => reset,
      Q => \ARR_reg_n_0_[6]\
    );
\ARR_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => ARR,
      D => io_apb_PWDATA(7),
      PRE => reset,
      Q => \ARR_reg_n_0_[7]\
    );
\ARR_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => ARR,
      D => io_apb_PWDATA(8),
      PRE => reset,
      Q => \ARR_reg_n_0_[8]\
    );
\ARR_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => ARR,
      D => io_apb_PWDATA(9),
      PRE => reset,
      Q => \ARR_reg_n_0_[9]\
    );
\BDTR[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => io_apb_PADDR_0_sn_1,
      I1 => io_apb_PADDR(2),
      I2 => \ctrl_doWrite__0\,
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PADDR(6),
      O => BDTR
    );
\BDTR[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => io_apb_PADDR(1),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(5),
      O => io_apb_PADDR_0_sn_1
    );
\BDTR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => BDTR,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \BDTR_reg_n_0_[0]\
    );
\BDTR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => BDTR,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \BDTR_reg_n_0_[10]\
    );
\BDTR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => BDTR,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \BDTR_reg_n_0_[11]\
    );
\BDTR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => BDTR,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \BDTR_reg_n_0_[12]\
    );
\BDTR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => BDTR,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \BDTR_reg_n_0_[13]\
    );
\BDTR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => BDTR,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \BDTR_reg_n_0_[14]\
    );
\BDTR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => BDTR,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \BDTR_reg_n_0_[15]\
    );
\BDTR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => BDTR,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \BDTR_reg_n_0_[1]\
    );
\BDTR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => BDTR,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \BDTR_reg_n_0_[2]\
    );
\BDTR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => BDTR,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \BDTR_reg_n_0_[3]\
    );
\BDTR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => BDTR,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \BDTR_reg_n_0_[4]\
    );
\BDTR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => BDTR,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \BDTR_reg_n_0_[5]\
    );
\BDTR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => BDTR,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \BDTR_reg_n_0_[6]\
    );
\BDTR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => BDTR,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \BDTR_reg_n_0_[7]\
    );
\BDTR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => BDTR,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \BDTR_reg_n_0_[8]\
    );
\BDTR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => BDTR,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \BDTR_reg_n_0_[9]\
    );
\CCER[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => io_apb_PADDR(4),
      I2 => io_apb_PADDR_6_sn_1,
      I3 => \ctrl_doWrite__0\,
      I4 => io_apb_PADDR(5),
      I5 => \CCER_reg[0]_0\,
      O => CCER
    );
\CCER[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => io_apb_PADDR(6),
      I1 => io_apb_PADDR(1),
      O => io_apb_PADDR_6_sn_1
    );
\CCER_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCER,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => p_11_in(0)
    );
\CCER_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCER,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \CCER_reg_n_0_[10]\
    );
\CCER_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCER,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \CCER_reg_n_0_[11]\
    );
\CCER_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCER,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \CCER_reg_n_0_[12]\
    );
\CCER_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCER,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \CCER_reg_n_0_[13]\
    );
\CCER_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCER,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \CCER_reg_n_0_[14]\
    );
\CCER_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCER,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \CCER_reg_n_0_[15]\
    );
\CCER_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCER,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => p_11_in(1)
    );
\CCER_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCER,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => p_11_in(2)
    );
\CCER_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCER,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => p_11_in(3)
    );
\CCER_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCER,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \CCER_reg_n_0_[4]\
    );
\CCER_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCER,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \CCER_reg_n_0_[5]\
    );
\CCER_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCER,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \CCER_reg_n_0_[6]\
    );
\CCER_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCER,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \CCER_reg_n_0_[7]\
    );
\CCER_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCER,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \CCER_reg_n_0_[8]\
    );
\CCER_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCER,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \CCER_reg_n_0_[9]\
    );
\CCMR1[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => io_apb_PADDR_2_sn_1,
      I1 => io_apb_PADDR(4),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(1),
      I4 => \ctrl_doWrite__0\,
      O => CCMR1
    );
\CCMR1[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => io_apb_PADDR(2),
      I1 => io_apb_PADDR(6),
      I2 => io_apb_PADDR(0),
      I3 => io_apb_PADDR(5),
      O => io_apb_PADDR_2_sn_1
    );
\CCMR1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR1,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \CCMR1_reg_n_0_[0]\
    );
\CCMR1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR1,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \CCMR1_reg_n_0_[10]\
    );
\CCMR1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR1,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \CCMR1_reg_n_0_[11]\
    );
\CCMR1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR1,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \CCMR1_reg_n_0_[12]\
    );
\CCMR1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR1,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \CCMR1_reg_n_0_[13]\
    );
\CCMR1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR1,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \CCMR1_reg_n_0_[14]\
    );
\CCMR1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR1,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \CCMR1_reg_n_0_[15]\
    );
\CCMR1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR1,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \CCMR1_reg_n_0_[1]\
    );
\CCMR1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR1,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \CCMR1_reg_n_0_[2]\
    );
\CCMR1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR1,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \CCMR1_reg_n_0_[3]\
    );
\CCMR1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR1,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \CCMR1_reg_n_0_[4]\
    );
\CCMR1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR1,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \CCMR1_reg_n_0_[5]\
    );
\CCMR1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR1,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \CCMR1_reg_n_0_[6]\
    );
\CCMR1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR1,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \CCMR1_reg_n_0_[7]\
    );
\CCMR1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR1,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \CCMR1_reg_n_0_[8]\
    );
\CCMR1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR1,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \CCMR1_reg_n_0_[9]\
    );
\CCMR2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^io_apb_paddr[1]_0\,
      I1 => io_apb_PADDR(4),
      I2 => io_apb_PADDR(3),
      I3 => \ctrl_doWrite__0\,
      I4 => io_apb_PADDR(2),
      O => CCMR2
    );
\CCMR2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR2,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \CCMR2_reg_n_0_[0]\
    );
\CCMR2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR2,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \CCMR2_reg_n_0_[10]\
    );
\CCMR2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR2,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \CCMR2_reg_n_0_[11]\
    );
\CCMR2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR2,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \CCMR2_reg_n_0_[12]\
    );
\CCMR2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR2,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \CCMR2_reg_n_0_[13]\
    );
\CCMR2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR2,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \CCMR2_reg_n_0_[14]\
    );
\CCMR2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR2,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \CCMR2_reg_n_0_[15]\
    );
\CCMR2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR2,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \CCMR2_reg_n_0_[1]\
    );
\CCMR2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR2,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \CCMR2_reg_n_0_[2]\
    );
\CCMR2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR2,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \CCMR2_reg_n_0_[3]\
    );
\CCMR2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR2,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \CCMR2_reg_n_0_[4]\
    );
\CCMR2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR2,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \CCMR2_reg_n_0_[5]\
    );
\CCMR2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR2,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \CCMR2_reg_n_0_[6]\
    );
\CCMR2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR2,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \CCMR2_reg_n_0_[7]\
    );
\CCMR2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR2,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \CCMR2_reg_n_0_[8]\
    );
\CCMR2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR2,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \CCMR2_reg_n_0_[9]\
    );
\CCR_0[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => io_apb_PADDR(1),
      I2 => io_apb_PADDR(6),
      I3 => io_apb_PADDR(3),
      I4 => \^io_apb_paddr[4]_11\,
      I5 => \CCR_0[15]_i_3_n_0\,
      O => CCR_0
    );
\CCR_0[15]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => io_apb_PADDR(5),
      O => \^io_apb_paddr[4]_11\
    );
\CCR_0[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \ctrl_doWrite__0\,
      I1 => io_apb_PADDR(2),
      O => \CCR_0[15]_i_3_n_0\
    );
\CCR_0_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_0,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \CCR_0_reg_n_0_[0]\
    );
\CCR_0_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_0,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \CCR_0_reg_n_0_[10]\
    );
\CCR_0_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_0,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \CCR_0_reg_n_0_[11]\
    );
\CCR_0_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_0,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \CCR_0_reg_n_0_[12]\
    );
\CCR_0_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_0,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \CCR_0_reg_n_0_[13]\
    );
\CCR_0_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_0,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \CCR_0_reg_n_0_[14]\
    );
\CCR_0_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_0,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \CCR_0_reg_n_0_[15]\
    );
\CCR_0_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_0,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \CCR_0_reg_n_0_[1]\
    );
\CCR_0_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_0,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \CCR_0_reg_n_0_[2]\
    );
\CCR_0_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_0,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \CCR_0_reg_n_0_[3]\
    );
\CCR_0_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_0,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \CCR_0_reg_n_0_[4]\
    );
\CCR_0_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_0,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \CCR_0_reg_n_0_[5]\
    );
\CCR_0_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_0,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \CCR_0_reg_n_0_[6]\
    );
\CCR_0_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_0,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \CCR_0_reg_n_0_[7]\
    );
\CCR_0_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_0,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \CCR_0_reg_n_0_[8]\
    );
\CCR_0_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_0,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \CCR_0_reg_n_0_[9]\
    );
\CCR_1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^io_apb_paddr[2]_1\,
      I1 => io_apb_PADDR(4),
      I2 => io_apb_PADDR(5),
      I3 => \ctrl_doWrite__0\,
      I4 => io_apb_PADDR(3),
      O => CCR_1
    );
\CCR_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_1,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \CCR_1_reg_n_0_[0]\
    );
\CCR_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_1,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \CCR_1_reg_n_0_[10]\
    );
\CCR_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_1,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \CCR_1_reg_n_0_[11]\
    );
\CCR_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_1,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \CCR_1_reg_n_0_[12]\
    );
\CCR_1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_1,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \CCR_1_reg_n_0_[13]\
    );
\CCR_1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_1,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \CCR_1_reg_n_0_[14]\
    );
\CCR_1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_1,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \CCR_1_reg_n_0_[15]\
    );
\CCR_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_1,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \CCR_1_reg_n_0_[1]\
    );
\CCR_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_1,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \CCR_1_reg_n_0_[2]\
    );
\CCR_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_1,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \CCR_1_reg_n_0_[3]\
    );
\CCR_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_1,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \CCR_1_reg_n_0_[4]\
    );
\CCR_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_1,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \CCR_1_reg_n_0_[5]\
    );
\CCR_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_1,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \CCR_1_reg_n_0_[6]\
    );
\CCR_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_1,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \CCR_1_reg_n_0_[7]\
    );
\CCR_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_1,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \CCR_1_reg_n_0_[8]\
    );
\CCR_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_1,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \CCR_1_reg_n_0_[9]\
    );
\CCR_2[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => \ctrl_doWrite__0\,
      I2 => io_apb_PADDR(6),
      I3 => io_apb_PADDR(1),
      I4 => \^io_apb_paddr[4]_11\,
      I5 => \CCR_2_reg[0]_0\,
      O => CCR_2
    );
\CCR_2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_2,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \CCR_2_reg_n_0_[0]\
    );
\CCR_2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_2,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \CCR_2_reg_n_0_[10]\
    );
\CCR_2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_2,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \CCR_2_reg_n_0_[11]\
    );
\CCR_2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_2,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \CCR_2_reg_n_0_[12]\
    );
\CCR_2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_2,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \CCR_2_reg_n_0_[13]\
    );
\CCR_2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_2,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \CCR_2_reg_n_0_[14]\
    );
\CCR_2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_2,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \CCR_2_reg_n_0_[15]\
    );
\CCR_2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_2,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \CCR_2_reg_n_0_[1]\
    );
\CCR_2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_2,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \CCR_2_reg_n_0_[2]\
    );
\CCR_2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_2,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \CCR_2_reg_n_0_[3]\
    );
\CCR_2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_2,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \CCR_2_reg_n_0_[4]\
    );
\CCR_2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_2,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \CCR_2_reg_n_0_[5]\
    );
\CCR_2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_2,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \CCR_2_reg_n_0_[6]\
    );
\CCR_2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_2,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \CCR_2_reg_n_0_[7]\
    );
\CCR_2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_2,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \CCR_2_reg_n_0_[8]\
    );
\CCR_2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_2,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \CCR_2_reg_n_0_[9]\
    );
\CCR_3[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => io_apb_PADDR(5),
      I1 => io_apb_PADDR(4),
      I2 => \CCR_3_reg[0]_0\,
      I3 => io_apb_PADDR(6),
      I4 => \ctrl_doWrite__0\,
      I5 => \CCER_reg[0]_0\,
      O => CCR_3
    );
\CCR_3_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \CCR_3_reg_n_0_[0]\
    );
\CCR_3_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \CCR_3_reg_n_0_[10]\
    );
\CCR_3_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \CCR_3_reg_n_0_[11]\
    );
\CCR_3_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \CCR_3_reg_n_0_[12]\
    );
\CCR_3_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \CCR_3_reg_n_0_[13]\
    );
\CCR_3_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \CCR_3_reg_n_0_[14]\
    );
\CCR_3_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \CCR_3_reg_n_0_[15]\
    );
\CCR_3_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \CCR_3_reg_n_0_[1]\
    );
\CCR_3_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \CCR_3_reg_n_0_[2]\
    );
\CCR_3_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \CCR_3_reg_n_0_[3]\
    );
\CCR_3_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \CCR_3_reg_n_0_[4]\
    );
\CCR_3_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \CCR_3_reg_n_0_[5]\
    );
\CCR_3_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \CCR_3_reg_n_0_[6]\
    );
\CCR_3_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \CCR_3_reg_n_0_[7]\
    );
\CCR_3_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \CCR_3_reg_n_0_[8]\
    );
\CCR_3_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \CCR_3_reg_n_0_[9]\
    );
\CNT[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F1310131"
    )
        port map (
      I0 => when_apb3tim_l93,
      I1 => \CNT__0\(0),
      I2 => \CR1_reg_n_0_[4]\,
      I3 => \when_apb3tim_l99__14\,
      I4 => \ARR_reg_n_0_[0]\,
      I5 => p_14_in(0),
      O => p_1_in(0)
    );
\CNT[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \CNT[10]_i_2_n_0\,
      I1 => \CR1_reg_n_0_[4]\,
      I2 => CNT0(10),
      I3 => \when_apb3tim_l99__14\,
      I4 => \ARR_reg_n_0_[10]\,
      I5 => p_14_in(0),
      O => p_1_in(10)
    );
\CNT[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CNT00_in(10),
      I1 => when_apb3tim_l93,
      O => \CNT[10]_i_2_n_0\
    );
\CNT[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \CNT[11]_i_2_n_0\,
      I1 => \CR1_reg_n_0_[4]\,
      I2 => CNT0(11),
      I3 => \when_apb3tim_l99__14\,
      I4 => \ARR_reg_n_0_[11]\,
      I5 => p_14_in(0),
      O => p_1_in(11)
    );
\CNT[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CNT00_in(11),
      I1 => when_apb3tim_l93,
      O => \CNT[11]_i_2_n_0\
    );
\CNT[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \CNT[12]_i_2_n_0\,
      I1 => \CR1_reg_n_0_[4]\,
      I2 => CNT0(12),
      I3 => \when_apb3tim_l99__14\,
      I4 => \ARR_reg_n_0_[12]\,
      I5 => p_14_in(0),
      O => p_1_in(12)
    );
\CNT[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CNT00_in(12),
      I1 => when_apb3tim_l93,
      O => \CNT[12]_i_2_n_0\
    );
\CNT[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \CNT__0\(12),
      O => \CNT[12]_i_5_n_0\
    );
\CNT[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \CNT__0\(11),
      O => \CNT[12]_i_6_n_0\
    );
\CNT[12]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \CNT__0\(10),
      O => \CNT[12]_i_7_n_0\
    );
\CNT[12]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \CNT__0\(9),
      O => \CNT[12]_i_8_n_0\
    );
\CNT[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \CNT[13]_i_2_n_0\,
      I1 => \CR1_reg_n_0_[4]\,
      I2 => CNT0(13),
      I3 => \when_apb3tim_l99__14\,
      I4 => \ARR_reg_n_0_[13]\,
      I5 => p_14_in(0),
      O => p_1_in(13)
    );
\CNT[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CNT00_in(13),
      I1 => when_apb3tim_l93,
      O => \CNT[13]_i_2_n_0\
    );
\CNT[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \CNT[14]_i_2_n_0\,
      I1 => \CR1_reg_n_0_[4]\,
      I2 => CNT0(14),
      I3 => \when_apb3tim_l99__14\,
      I4 => \ARR_reg_n_0_[14]\,
      I5 => p_14_in(0),
      O => p_1_in(14)
    );
\CNT[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CNT00_in(14),
      I1 => when_apb3tim_l93,
      O => \CNT[14]_i_2_n_0\
    );
\CNT[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => p_14_in(0),
      I1 => when_apb3tim_l89,
      I2 => when_apb3tim_l87,
      O => \CNT[15]_i_1_n_0\
    );
\CNT[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \CNT__0\(9),
      I1 => \CNT__0\(8),
      I2 => \CNT__0\(11),
      I3 => \CNT__0\(10),
      O => \CNT[15]_i_10_n_0\
    );
\CNT[15]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \CNT__0\(0),
      I1 => \CNT__0\(1),
      I2 => \CNT__0\(2),
      I3 => \CNT__0\(3),
      I4 => \CNT[15]_i_12_n_0\,
      O => \CNT[15]_i_11_n_0\
    );
\CNT[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \CNT__0\(7),
      I1 => \CNT__0\(6),
      I2 => \CNT__0\(5),
      I3 => \CNT__0\(4),
      O => \CNT[15]_i_12_n_0\
    );
\CNT[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \CNT[15]_i_3_n_0\,
      I1 => \CR1_reg_n_0_[4]\,
      I2 => CNT0(15),
      I3 => \when_apb3tim_l99__14\,
      I4 => \ARR_reg_n_0_[15]\,
      I5 => p_14_in(0),
      O => p_1_in(15)
    );
\CNT[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CNT00_in(15),
      I1 => when_apb3tim_l93,
      O => \CNT[15]_i_3_n_0\
    );
\CNT[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \CNT[15]_i_10_n_0\,
      I1 => \CNT__0\(14),
      I2 => \CNT__0\(15),
      I3 => \CNT__0\(13),
      I4 => \CNT__0\(12),
      I5 => \CNT[15]_i_11_n_0\,
      O => \when_apb3tim_l99__14\
    );
\CNT[15]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \CNT__0\(15),
      O => \CNT[15]_i_7_n_0\
    );
\CNT[15]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \CNT__0\(14),
      O => \CNT[15]_i_8_n_0\
    );
\CNT[15]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \CNT__0\(13),
      O => \CNT[15]_i_9_n_0\
    );
\CNT[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \CNT[1]_i_2_n_0\,
      I1 => \CR1_reg_n_0_[4]\,
      I2 => CNT0(1),
      I3 => \when_apb3tim_l99__14\,
      I4 => \ARR_reg_n_0_[1]\,
      I5 => p_14_in(0),
      O => p_1_in(1)
    );
\CNT[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CNT00_in(1),
      I1 => when_apb3tim_l93,
      O => \CNT[1]_i_2_n_0\
    );
\CNT[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \CNT[2]_i_2_n_0\,
      I1 => \CR1_reg_n_0_[4]\,
      I2 => CNT0(2),
      I3 => \when_apb3tim_l99__14\,
      I4 => \ARR_reg_n_0_[2]\,
      I5 => p_14_in(0),
      O => p_1_in(2)
    );
\CNT[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CNT00_in(2),
      I1 => when_apb3tim_l93,
      O => \CNT[2]_i_2_n_0\
    );
\CNT[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \CNT[3]_i_2_n_0\,
      I1 => \CR1_reg_n_0_[4]\,
      I2 => CNT0(3),
      I3 => \when_apb3tim_l99__14\,
      I4 => \ARR_reg_n_0_[3]\,
      I5 => p_14_in(0),
      O => p_1_in(3)
    );
\CNT[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CNT00_in(3),
      I1 => when_apb3tim_l93,
      O => \CNT[3]_i_2_n_0\
    );
\CNT[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \CNT[4]_i_2_n_0\,
      I1 => \CR1_reg_n_0_[4]\,
      I2 => CNT0(4),
      I3 => \when_apb3tim_l99__14\,
      I4 => \ARR_reg_n_0_[4]\,
      I5 => p_14_in(0),
      O => p_1_in(4)
    );
\CNT[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CNT00_in(4),
      I1 => when_apb3tim_l93,
      O => \CNT[4]_i_2_n_0\
    );
\CNT[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \CNT__0\(4),
      O => \CNT[4]_i_5_n_0\
    );
\CNT[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \CNT__0\(3),
      O => \CNT[4]_i_6_n_0\
    );
\CNT[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \CNT__0\(2),
      O => \CNT[4]_i_7_n_0\
    );
\CNT[4]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \CNT__0\(1),
      O => \CNT[4]_i_8_n_0\
    );
\CNT[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \CNT[5]_i_2_n_0\,
      I1 => \CR1_reg_n_0_[4]\,
      I2 => CNT0(5),
      I3 => \when_apb3tim_l99__14\,
      I4 => \ARR_reg_n_0_[5]\,
      I5 => p_14_in(0),
      O => p_1_in(5)
    );
\CNT[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CNT00_in(5),
      I1 => when_apb3tim_l93,
      O => \CNT[5]_i_2_n_0\
    );
\CNT[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \CNT[6]_i_2_n_0\,
      I1 => \CR1_reg_n_0_[4]\,
      I2 => CNT0(6),
      I3 => \when_apb3tim_l99__14\,
      I4 => \ARR_reg_n_0_[6]\,
      I5 => p_14_in(0),
      O => p_1_in(6)
    );
\CNT[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CNT00_in(6),
      I1 => when_apb3tim_l93,
      O => \CNT[6]_i_2_n_0\
    );
\CNT[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \CNT[7]_i_2_n_0\,
      I1 => \CR1_reg_n_0_[4]\,
      I2 => CNT0(7),
      I3 => \when_apb3tim_l99__14\,
      I4 => \ARR_reg_n_0_[7]\,
      I5 => p_14_in(0),
      O => p_1_in(7)
    );
\CNT[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CNT00_in(7),
      I1 => when_apb3tim_l93,
      O => \CNT[7]_i_2_n_0\
    );
\CNT[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \CNT[8]_i_2_n_0\,
      I1 => \CR1_reg_n_0_[4]\,
      I2 => CNT0(8),
      I3 => \when_apb3tim_l99__14\,
      I4 => \ARR_reg_n_0_[8]\,
      I5 => p_14_in(0),
      O => p_1_in(8)
    );
\CNT[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CNT00_in(8),
      I1 => when_apb3tim_l93,
      O => \CNT[8]_i_2_n_0\
    );
\CNT[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \CNT__0\(8),
      O => \CNT[8]_i_5_n_0\
    );
\CNT[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \CNT__0\(7),
      O => \CNT[8]_i_6_n_0\
    );
\CNT[8]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \CNT__0\(6),
      O => \CNT[8]_i_7_n_0\
    );
\CNT[8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \CNT__0\(5),
      O => \CNT[8]_i_8_n_0\
    );
\CNT[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \CNT[9]_i_2_n_0\,
      I1 => \CR1_reg_n_0_[4]\,
      I2 => CNT0(9),
      I3 => \when_apb3tim_l99__14\,
      I4 => \ARR_reg_n_0_[9]\,
      I5 => p_14_in(0),
      O => p_1_in(9)
    );
\CNT[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CNT00_in(9),
      I1 => when_apb3tim_l93,
      O => \CNT[9]_i_2_n_0\
    );
\CNT_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CNT[15]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(0),
      Q => \CNT__0\(0)
    );
\CNT_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CNT[15]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(10),
      Q => \CNT__0\(10)
    );
\CNT_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CNT[15]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(11),
      Q => \CNT__0\(11)
    );
\CNT_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CNT[15]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(12),
      Q => \CNT__0\(12)
    );
\CNT_reg[12]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \CNT_reg[8]_i_3_n_0\,
      CO(3) => \CNT_reg[12]_i_3_n_0\,
      CO(2) => \CNT_reg[12]_i_3_n_1\,
      CO(1) => \CNT_reg[12]_i_3_n_2\,
      CO(0) => \CNT_reg[12]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \CNT__0\(12 downto 9),
      O(3 downto 0) => CNT0(12 downto 9),
      S(3) => \CNT[12]_i_5_n_0\,
      S(2) => \CNT[12]_i_6_n_0\,
      S(1) => \CNT[12]_i_7_n_0\,
      S(0) => \CNT[12]_i_8_n_0\
    );
\CNT_reg[12]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \CNT_reg[8]_i_4_n_0\,
      CO(3) => \CNT_reg[12]_i_4_n_0\,
      CO(2) => \CNT_reg[12]_i_4_n_1\,
      CO(1) => \CNT_reg[12]_i_4_n_2\,
      CO(0) => \CNT_reg[12]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => CNT00_in(12 downto 9),
      S(3 downto 0) => \CNT__0\(12 downto 9)
    );
\CNT_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CNT[15]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(13),
      Q => \CNT__0\(13)
    );
\CNT_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CNT[15]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(14),
      Q => \CNT__0\(14)
    );
\CNT_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CNT[15]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(15),
      Q => \CNT__0\(15)
    );
\CNT_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \CNT_reg[12]_i_3_n_0\,
      CO(3 downto 2) => \NLW_CNT_reg[15]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \CNT_reg[15]_i_4_n_2\,
      CO(0) => \CNT_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \CNT__0\(14 downto 13),
      O(3) => \NLW_CNT_reg[15]_i_4_O_UNCONNECTED\(3),
      O(2 downto 0) => CNT0(15 downto 13),
      S(3) => '0',
      S(2) => \CNT[15]_i_7_n_0\,
      S(1) => \CNT[15]_i_8_n_0\,
      S(0) => \CNT[15]_i_9_n_0\
    );
\CNT_reg[15]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \CNT_reg[12]_i_4_n_0\,
      CO(3 downto 2) => \NLW_CNT_reg[15]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \CNT_reg[15]_i_6_n_2\,
      CO(0) => \CNT_reg[15]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_CNT_reg[15]_i_6_O_UNCONNECTED\(3),
      O(2 downto 0) => CNT00_in(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => \CNT__0\(15 downto 13)
    );
\CNT_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CNT[15]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(1),
      Q => \CNT__0\(1)
    );
\CNT_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CNT[15]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(2),
      Q => \CNT__0\(2)
    );
\CNT_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CNT[15]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(3),
      Q => \CNT__0\(3)
    );
\CNT_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CNT[15]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(4),
      Q => \CNT__0\(4)
    );
\CNT_reg[4]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \CNT_reg[4]_i_3_n_0\,
      CO(2) => \CNT_reg[4]_i_3_n_1\,
      CO(1) => \CNT_reg[4]_i_3_n_2\,
      CO(0) => \CNT_reg[4]_i_3_n_3\,
      CYINIT => \CNT__0\(0),
      DI(3 downto 0) => \CNT__0\(4 downto 1),
      O(3 downto 0) => CNT0(4 downto 1),
      S(3) => \CNT[4]_i_5_n_0\,
      S(2) => \CNT[4]_i_6_n_0\,
      S(1) => \CNT[4]_i_7_n_0\,
      S(0) => \CNT[4]_i_8_n_0\
    );
\CNT_reg[4]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \CNT_reg[4]_i_4_n_0\,
      CO(2) => \CNT_reg[4]_i_4_n_1\,
      CO(1) => \CNT_reg[4]_i_4_n_2\,
      CO(0) => \CNT_reg[4]_i_4_n_3\,
      CYINIT => \CNT__0\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => CNT00_in(4 downto 1),
      S(3 downto 0) => \CNT__0\(4 downto 1)
    );
\CNT_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CNT[15]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(5),
      Q => \CNT__0\(5)
    );
\CNT_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CNT[15]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(6),
      Q => \CNT__0\(6)
    );
\CNT_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CNT[15]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(7),
      Q => \CNT__0\(7)
    );
\CNT_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CNT[15]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(8),
      Q => \CNT__0\(8)
    );
\CNT_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \CNT_reg[4]_i_3_n_0\,
      CO(3) => \CNT_reg[8]_i_3_n_0\,
      CO(2) => \CNT_reg[8]_i_3_n_1\,
      CO(1) => \CNT_reg[8]_i_3_n_2\,
      CO(0) => \CNT_reg[8]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \CNT__0\(8 downto 5),
      O(3 downto 0) => CNT0(8 downto 5),
      S(3) => \CNT[8]_i_5_n_0\,
      S(2) => \CNT[8]_i_6_n_0\,
      S(1) => \CNT[8]_i_7_n_0\,
      S(0) => \CNT[8]_i_8_n_0\
    );
\CNT_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \CNT_reg[4]_i_4_n_0\,
      CO(3) => \CNT_reg[8]_i_4_n_0\,
      CO(2) => \CNT_reg[8]_i_4_n_1\,
      CO(1) => \CNT_reg[8]_i_4_n_2\,
      CO(0) => \CNT_reg[8]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => CNT00_in(8 downto 5),
      S(3 downto 0) => \CNT__0\(8 downto 5)
    );
\CNT_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CNT[15]_i_1_n_0\,
      CLR => reset,
      D => p_1_in(9),
      Q => \CNT__0\(9)
    );
\CR1[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => io_apb_PADDR_5_sn_1,
      I1 => io_apb_PADDR(6),
      I2 => io_apb_PADDR(0),
      I3 => io_apb_PADDR(1),
      I4 => \ctrl_doWrite__0\,
      I5 => \CCER_reg[0]_0\,
      O => CR1
    );
\CR1[15]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => io_apb_PADDR(5),
      I1 => io_apb_PADDR(4),
      O => io_apb_PADDR_5_sn_1
    );
\CR1[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => io_apb_PADDR(7),
      I1 => io_apb_decoder_io_output_PSEL(0),
      I2 => io_apb_PENABLE,
      I3 => io_apb_PWRITE,
      O => \ctrl_doWrite__0\
    );
\CR1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => when_apb3tim_l87
    );
\CR1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \CR1_reg_n_0_[10]\
    );
\CR1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \CR1_reg_n_0_[11]\
    );
\CR1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \CR1_reg_n_0_[12]\
    );
\CR1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \CR1_reg_n_0_[13]\
    );
\CR1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \CR1_reg_n_0_[14]\
    );
\CR1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \CR1_reg_n_0_[15]\
    );
\CR1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \CR1_reg_n_0_[1]\
    );
\CR1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \CR1_reg_n_0_[2]\
    );
\CR1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \CR1_reg_n_0_[3]\
    );
\CR1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \CR1_reg_n_0_[4]\
    );
\CR1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \CR1_reg_n_0_[5]\
    );
\CR1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \CR1_reg_n_0_[6]\
    );
\CR1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \CR1_reg_n_0_[7]\
    );
\CR1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \CR1_reg_n_0_[8]\
    );
\CR1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \CR1_reg_n_0_[9]\
    );
\CR2[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => io_apb_PADDR_1_sn_1,
      I1 => \ctrl_doWrite__0\,
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PADDR(0),
      O => CR2
    );
\CR2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \CR2_reg_n_0_[0]\
    );
\CR2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \CR2_reg_n_0_[10]\
    );
\CR2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \CR2_reg_n_0_[11]\
    );
\CR2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \CR2_reg_n_0_[12]\
    );
\CR2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \CR2_reg_n_0_[13]\
    );
\CR2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \CR2_reg_n_0_[14]\
    );
\CR2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \CR2_reg_n_0_[15]\
    );
\CR2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \CR2_reg_n_0_[1]\
    );
\CR2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \CR2_reg_n_0_[2]\
    );
\CR2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \CR2_reg_n_0_[3]\
    );
\CR2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \CR2_reg_n_0_[4]\
    );
\CR2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \CR2_reg_n_0_[5]\
    );
\CR2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \CR2_reg_n_0_[6]\
    );
\CR2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \CR2_reg_n_0_[7]\
    );
\CR2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \CR2_reg_n_0_[8]\
    );
\CR2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \CR2_reg_n_0_[9]\
    );
\DCR[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^io_apb_paddr[0]_0\,
      I1 => io_apb_PADDR(3),
      I2 => \ctrl_doWrite__0\,
      I3 => io_apb_PADDR(1),
      I4 => io_apb_PADDR(6),
      O => DCR
    );
\DCR[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(5),
      O => \^io_apb_paddr[0]_0\
    );
\DCR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DCR,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \DCR_reg_n_0_[0]\
    );
\DCR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DCR,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \DCR_reg_n_0_[10]\
    );
\DCR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DCR,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \DCR_reg_n_0_[11]\
    );
\DCR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DCR,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \DCR_reg_n_0_[12]\
    );
\DCR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DCR,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \DCR_reg_n_0_[13]\
    );
\DCR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DCR,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \DCR_reg_n_0_[14]\
    );
\DCR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DCR,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \DCR_reg_n_0_[15]\
    );
\DCR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DCR,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \DCR_reg_n_0_[1]\
    );
\DCR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DCR,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \DCR_reg_n_0_[2]\
    );
\DCR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DCR,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \DCR_reg_n_0_[3]\
    );
\DCR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DCR,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \DCR_reg_n_0_[4]\
    );
\DCR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DCR,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \DCR_reg_n_0_[5]\
    );
\DCR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DCR,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \DCR_reg_n_0_[6]\
    );
\DCR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DCR,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \DCR_reg_n_0_[7]\
    );
\DCR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DCR,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \DCR_reg_n_0_[8]\
    );
\DCR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DCR,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \DCR_reg_n_0_[9]\
    );
\DIER[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => io_apb_PADDR_1_sn_1,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(0),
      I4 => \ctrl_doWrite__0\,
      O => DIER
    );
\DIER[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => io_apb_PADDR(1),
      I1 => io_apb_PADDR(6),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(5),
      O => io_apb_PADDR_1_sn_1
    );
\DIER_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DIER,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => p_16_in(0)
    );
\DIER_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DIER,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \DIER_reg_n_0_[10]\
    );
\DIER_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DIER,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \DIER_reg_n_0_[11]\
    );
\DIER_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DIER,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \DIER_reg_n_0_[12]\
    );
\DIER_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DIER,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \DIER_reg_n_0_[13]\
    );
\DIER_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DIER,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \DIER_reg_n_0_[14]\
    );
\DIER_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DIER,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \DIER_reg_n_0_[15]\
    );
\DIER_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DIER,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \DIER_reg_n_0_[1]\
    );
\DIER_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DIER,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \DIER_reg_n_0_[2]\
    );
\DIER_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DIER,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \DIER_reg_n_0_[3]\
    );
\DIER_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DIER,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \DIER_reg_n_0_[4]\
    );
\DIER_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DIER,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \DIER_reg_n_0_[5]\
    );
\DIER_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DIER,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \DIER_reg_n_0_[6]\
    );
\DIER_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DIER,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \DIER_reg_n_0_[7]\
    );
\DIER_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DIER,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \DIER_reg_n_0_[8]\
    );
\DIER_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DIER,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \DIER_reg_n_0_[9]\
    );
\DMAR[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => io_apb_PADDR_0_sn_1,
      I1 => io_apb_PADDR(3),
      I2 => \ctrl_doWrite__0\,
      I3 => io_apb_PADDR(6),
      I4 => io_apb_PADDR(2),
      O => DMAR
    );
\DMAR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DMAR,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \DMAR_reg_n_0_[0]\
    );
\DMAR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DMAR,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \DMAR_reg_n_0_[10]\
    );
\DMAR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DMAR,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \DMAR_reg_n_0_[11]\
    );
\DMAR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DMAR,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \DMAR_reg_n_0_[12]\
    );
\DMAR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DMAR,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \DMAR_reg_n_0_[13]\
    );
\DMAR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DMAR,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \DMAR_reg_n_0_[14]\
    );
\DMAR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DMAR,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \DMAR_reg_n_0_[15]\
    );
\DMAR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DMAR,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \DMAR_reg_n_0_[1]\
    );
\DMAR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DMAR,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \DMAR_reg_n_0_[2]\
    );
\DMAR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DMAR,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \DMAR_reg_n_0_[3]\
    );
\DMAR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DMAR,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \DMAR_reg_n_0_[4]\
    );
\DMAR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DMAR,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \DMAR_reg_n_0_[5]\
    );
\DMAR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DMAR,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \DMAR_reg_n_0_[6]\
    );
\DMAR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DMAR,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \DMAR_reg_n_0_[7]\
    );
\DMAR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DMAR,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \DMAR_reg_n_0_[8]\
    );
\DMAR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DMAR,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \DMAR_reg_n_0_[9]\
    );
\EGR[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \^io_apb_paddr[1]_0\,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PWDATA(0),
      I5 => \ctrl_doWrite__0\,
      O => \EGR[0]_i_1_n_0\
    );
\EGR[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \^io_apb_paddr[1]_0\,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PWDATA(10),
      I5 => \ctrl_doWrite__0\,
      O => \EGR[10]_i_1_n_0\
    );
\EGR[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \^io_apb_paddr[1]_0\,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PWDATA(11),
      I5 => \ctrl_doWrite__0\,
      O => \EGR[11]_i_1_n_0\
    );
\EGR[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \^io_apb_paddr[1]_0\,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PWDATA(12),
      I5 => \ctrl_doWrite__0\,
      O => \EGR[12]_i_1_n_0\
    );
\EGR[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \^io_apb_paddr[1]_0\,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PWDATA(13),
      I5 => \ctrl_doWrite__0\,
      O => \EGR[13]_i_1_n_0\
    );
\EGR[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \^io_apb_paddr[1]_0\,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PWDATA(14),
      I5 => \ctrl_doWrite__0\,
      O => \EGR[14]_i_1_n_0\
    );
\EGR[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF01FF00FE00"
    )
        port map (
      I0 => io_apb_PADDR(1),
      I1 => io_apb_PADDR(0),
      I2 => io_apb_PADDR(6),
      I3 => \EGR[15]_i_3_n_0\,
      I4 => io_apb_PADDR(5),
      I5 => \EGR[15]_i_4_n_0\,
      O => EGR
    );
\EGR[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \^io_apb_paddr[1]_0\,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PWDATA(15),
      I5 => \ctrl_doWrite__0\,
      O => \EGR[15]_i_2_n_0\
    );
\EGR[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_14_in(0),
      I1 => p_14_in(6),
      I2 => p_14_in(2),
      I3 => p_14_in(1),
      I4 => p_14_in(4),
      I5 => p_14_in(3),
      O => \EGR[15]_i_3_n_0\
    );
\EGR[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => io_apb_PADDR(4),
      I2 => \ctrl_doWrite__0\,
      I3 => io_apb_PADDR(2),
      I4 => \EGR[15]_i_3_n_0\,
      O => \EGR[15]_i_4_n_0\
    );
\EGR[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => io_apb_PADDR(1),
      I1 => io_apb_PADDR(6),
      I2 => io_apb_PADDR(0),
      I3 => io_apb_PADDR(5),
      O => \^io_apb_paddr[1]_0\
    );
\EGR[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \^io_apb_paddr[1]_0\,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PWDATA(1),
      I5 => \ctrl_doWrite__0\,
      O => \EGR[1]_i_1_n_0\
    );
\EGR[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \^io_apb_paddr[1]_0\,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PWDATA(2),
      I5 => \ctrl_doWrite__0\,
      O => \EGR[2]_i_1_n_0\
    );
\EGR[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \^io_apb_paddr[1]_0\,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PWDATA(3),
      I5 => \ctrl_doWrite__0\,
      O => \EGR[3]_i_1_n_0\
    );
\EGR[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \^io_apb_paddr[1]_0\,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PWDATA(4),
      I5 => \ctrl_doWrite__0\,
      O => \EGR[4]_i_1_n_0\
    );
\EGR[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \^io_apb_paddr[1]_0\,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PWDATA(5),
      I5 => \ctrl_doWrite__0\,
      O => \EGR[5]_i_1_n_0\
    );
\EGR[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \^io_apb_paddr[1]_0\,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PWDATA(6),
      I5 => \ctrl_doWrite__0\,
      O => \EGR[6]_i_1_n_0\
    );
\EGR[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \^io_apb_paddr[1]_0\,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PWDATA(7),
      I5 => \ctrl_doWrite__0\,
      O => \EGR[7]_i_1_n_0\
    );
\EGR[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \^io_apb_paddr[1]_0\,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PWDATA(8),
      I5 => \ctrl_doWrite__0\,
      O => \EGR[8]_i_1_n_0\
    );
\EGR[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \^io_apb_paddr[1]_0\,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PWDATA(9),
      I5 => \ctrl_doWrite__0\,
      O => \EGR[9]_i_1_n_0\
    );
\EGR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EGR,
      CLR => reset,
      D => \EGR[0]_i_1_n_0\,
      Q => p_14_in(0)
    );
\EGR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EGR,
      CLR => reset,
      D => \EGR[10]_i_1_n_0\,
      Q => \EGR_reg_n_0_[10]\
    );
\EGR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EGR,
      CLR => reset,
      D => \EGR[11]_i_1_n_0\,
      Q => \EGR_reg_n_0_[11]\
    );
\EGR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EGR,
      CLR => reset,
      D => \EGR[12]_i_1_n_0\,
      Q => \EGR_reg_n_0_[12]\
    );
\EGR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EGR,
      CLR => reset,
      D => \EGR[13]_i_1_n_0\,
      Q => \EGR_reg_n_0_[13]\
    );
\EGR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EGR,
      CLR => reset,
      D => \EGR[14]_i_1_n_0\,
      Q => \EGR_reg_n_0_[14]\
    );
\EGR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EGR,
      CLR => reset,
      D => \EGR[15]_i_2_n_0\,
      Q => \EGR_reg_n_0_[15]\
    );
\EGR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EGR,
      CLR => reset,
      D => \EGR[1]_i_1_n_0\,
      Q => p_14_in(1)
    );
\EGR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EGR,
      CLR => reset,
      D => \EGR[2]_i_1_n_0\,
      Q => p_14_in(2)
    );
\EGR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EGR,
      CLR => reset,
      D => \EGR[3]_i_1_n_0\,
      Q => p_14_in(3)
    );
\EGR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EGR,
      CLR => reset,
      D => \EGR[4]_i_1_n_0\,
      Q => p_14_in(4)
    );
\EGR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EGR,
      CLR => reset,
      D => \EGR[5]_i_1_n_0\,
      Q => p_14_in(5)
    );
\EGR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EGR,
      CLR => reset,
      D => \EGR[6]_i_1_n_0\,
      Q => p_14_in(6)
    );
\EGR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EGR,
      CLR => reset,
      D => \EGR[7]_i_1_n_0\,
      Q => \EGR_reg_n_0_[7]\
    );
\EGR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EGR,
      CLR => reset,
      D => \EGR[8]_i_1_n_0\,
      Q => \EGR_reg_n_0_[8]\
    );
\EGR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EGR,
      CLR => reset,
      D => \EGR[9]_i_1_n_0\,
      Q => \EGR_reg_n_0_[9]\
    );
\PSC[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^io_apb_paddr[2]_0\,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(5),
      I3 => io_apb_PADDR(1),
      I4 => \ctrl_doWrite__0\,
      O => PSC
    );
\PSC[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => io_apb_PADDR(2),
      I1 => io_apb_PADDR(6),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(0),
      O => \^io_apb_paddr[2]_0\
    );
\PSC_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PSC,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \PSC_reg_n_0_[0]\
    );
\PSC_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PSC,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \PSC_reg_n_0_[10]\
    );
\PSC_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PSC,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \PSC_reg_n_0_[11]\
    );
\PSC_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PSC,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \PSC_reg_n_0_[12]\
    );
\PSC_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PSC,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \PSC_reg_n_0_[13]\
    );
\PSC_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PSC,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \PSC_reg_n_0_[14]\
    );
\PSC_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PSC,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \PSC_reg_n_0_[15]\
    );
\PSC_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PSC,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \PSC_reg_n_0_[1]\
    );
\PSC_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PSC,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \PSC_reg_n_0_[2]\
    );
\PSC_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PSC,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \PSC_reg_n_0_[3]\
    );
\PSC_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PSC,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \PSC_reg_n_0_[4]\
    );
\PSC_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PSC,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \PSC_reg_n_0_[5]\
    );
\PSC_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PSC,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \PSC_reg_n_0_[6]\
    );
\PSC_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PSC,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \PSC_reg_n_0_[7]\
    );
\PSC_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PSC,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \PSC_reg_n_0_[8]\
    );
\PSC_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PSC,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \PSC_reg_n_0_[9]\
    );
\RCR[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^io_apb_paddr[2]_1\,
      I1 => io_apb_PADDR(4),
      I2 => io_apb_PADDR(5),
      I3 => io_apb_PADDR(3),
      I4 => \ctrl_doWrite__0\,
      O => RCR
    );
\RCR[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => io_apb_PADDR(2),
      I1 => io_apb_PADDR(6),
      I2 => io_apb_PADDR(1),
      I3 => io_apb_PADDR(0),
      O => \^io_apb_paddr[2]_1\
    );
\RCR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RCR,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \RCR_reg_n_0_[0]\
    );
\RCR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RCR,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \RCR_reg_n_0_[10]\
    );
\RCR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RCR,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \RCR_reg_n_0_[11]\
    );
\RCR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RCR,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \RCR_reg_n_0_[12]\
    );
\RCR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RCR,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \RCR_reg_n_0_[13]\
    );
\RCR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RCR,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \RCR_reg_n_0_[14]\
    );
\RCR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RCR,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \RCR_reg_n_0_[15]\
    );
\RCR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RCR,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \RCR_reg_n_0_[1]\
    );
\RCR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RCR,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \RCR_reg_n_0_[2]\
    );
\RCR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RCR,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \RCR_reg_n_0_[3]\
    );
\RCR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RCR,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \RCR_reg_n_0_[4]\
    );
\RCR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RCR,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \RCR_reg_n_0_[5]\
    );
\RCR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RCR,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \RCR_reg_n_0_[6]\
    );
\RCR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RCR,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \RCR_reg_n_0_[7]\
    );
\RCR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RCR,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \RCR_reg_n_0_[8]\
    );
\RCR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RCR,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \RCR_reg_n_0_[9]\
    );
\SMCR[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => io_apb_PADDR_1_sn_1,
      I1 => \ctrl_doWrite__0\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(2),
      O => SMCR
    );
\SMCR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SMCR,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \SMCR_reg_n_0_[0]\
    );
\SMCR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SMCR,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \SMCR_reg_n_0_[10]\
    );
\SMCR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SMCR,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \SMCR_reg_n_0_[11]\
    );
\SMCR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SMCR,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \SMCR_reg_n_0_[12]\
    );
\SMCR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SMCR,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \SMCR_reg_n_0_[13]\
    );
\SMCR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SMCR,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \SMCR_reg_n_0_[14]\
    );
\SMCR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SMCR,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \SMCR_reg_n_0_[15]\
    );
\SMCR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SMCR,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \SMCR_reg_n_0_[1]\
    );
\SMCR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SMCR,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \SMCR_reg_n_0_[2]\
    );
\SMCR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SMCR,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \SMCR_reg_n_0_[3]\
    );
\SMCR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SMCR,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \SMCR_reg_n_0_[4]\
    );
\SMCR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SMCR,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \SMCR_reg_n_0_[5]\
    );
\SMCR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SMCR,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \SMCR_reg_n_0_[6]\
    );
\SMCR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SMCR,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \SMCR_reg_n_0_[7]\
    );
\SMCR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SMCR,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \SMCR_reg_n_0_[8]\
    );
\SMCR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SMCR,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \SMCR_reg_n_0_[9]\
    );
\SR[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFACCFFCA0ACC00"
    )
        port map (
      I0 => io_apb_PWDATA(0),
      I1 => \SR__0\(0),
      I2 => \SR_reg[0]_0\,
      I3 => \SR[0]_i_4_n_0\,
      I4 => \ctrl_doWrite__0\,
      I5 => p_15_in_0(0),
      O => \SR[0]_i_1_n_0\
    );
\SR[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \when_apb3tim_l99__14\,
      I1 => \CR1_reg_n_0_[4]\,
      I2 => when_apb3tim_l93,
      O => \SR__0\(0)
    );
\SR[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => when_apb3tim_l87,
      I1 => \when_apb3tim_l99__14\,
      I2 => \CR1_reg_n_0_[4]\,
      I3 => when_apb3tim_l93,
      I4 => when_apb3tim_l89,
      O => \SR[0]_i_4_n_0\
    );
\SR[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^io_apb_paddr[1]_0\,
      I1 => \ctrl_doWrite__0\,
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PADDR(2),
      O => \SR[15]_i_1__0_n_0\
    );
\SR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR[0]_i_1_n_0\,
      Q => p_15_in_0(0)
    );
\SR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \SR_reg_n_0_[10]\
    );
\SR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \SR_reg_n_0_[11]\
    );
\SR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \SR_reg_n_0_[12]\
    );
\SR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \SR_reg_n_0_[13]\
    );
\SR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \SR_reg_n_0_[14]\
    );
\SR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \SR_reg_n_0_[15]\
    );
\SR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \SR_reg_n_0_[1]\
    );
\SR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \SR_reg_n_0_[2]\
    );
\SR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \SR_reg_n_0_[3]\
    );
\SR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \SR_reg_n_0_[4]\
    );
\SR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \SR_reg_n_0_[5]\
    );
\SR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \SR_reg_n_0_[6]\
    );
\SR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \SR_reg_n_0_[7]\
    );
\SR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \SR_reg_n_0_[8]\
    );
\SR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \SR_reg_n_0_[9]\
    );
\_zz_io_ch1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_zz_io_ch1_carry_n_0\,
      CO(2) => \_zz_io_ch1_carry_n_1\,
      CO(1) => \_zz_io_ch1_carry_n_2\,
      CO(0) => \_zz_io_ch1_carry_n_3\,
      CYINIT => '0',
      DI(3) => \_zz_io_ch1_carry_i_1_n_0\,
      DI(2) => \_zz_io_ch1_carry_i_2_n_0\,
      DI(1) => \_zz_io_ch1_carry_i_3_n_0\,
      DI(0) => \_zz_io_ch1_carry_i_4_n_0\,
      O(3 downto 0) => \NLW__zz_io_ch1_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \_zz_io_ch1_carry_i_5_n_0\,
      S(2) => \_zz_io_ch1_carry_i_6_n_0\,
      S(1) => \_zz_io_ch1_carry_i_7_n_0\,
      S(0) => \_zz_io_ch1_carry_i_8_n_0\
    );
\_zz_io_ch1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_zz_io_ch1_carry_n_0\,
      CO(3) => \_zz_io_ch1\,
      CO(2) => \_zz_io_ch1_carry__0_n_1\,
      CO(1) => \_zz_io_ch1_carry__0_n_2\,
      CO(0) => \_zz_io_ch1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \_zz_io_ch1_carry__0_i_1_n_0\,
      DI(2) => \_zz_io_ch1_carry__0_i_2_n_0\,
      DI(1) => \_zz_io_ch1_carry__0_i_3_n_0\,
      DI(0) => \_zz_io_ch1_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW__zz_io_ch1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_zz_io_ch1_carry__0_i_5_n_0\,
      S(2) => \_zz_io_ch1_carry__0_i_6_n_0\,
      S(1) => \_zz_io_ch1_carry__0_i_7_n_0\,
      S(0) => \_zz_io_ch1_carry__0_i_8_n_0\
    );
\_zz_io_ch1_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_0_reg_n_0_[14]\,
      I1 => \CNT__0\(14),
      I2 => \CNT__0\(15),
      I3 => \CCR_0_reg_n_0_[15]\,
      O => \_zz_io_ch1_carry__0_i_1_n_0\
    );
\_zz_io_ch1_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_0_reg_n_0_[12]\,
      I1 => \CNT__0\(12),
      I2 => \CNT__0\(13),
      I3 => \CCR_0_reg_n_0_[13]\,
      O => \_zz_io_ch1_carry__0_i_2_n_0\
    );
\_zz_io_ch1_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_0_reg_n_0_[10]\,
      I1 => \CNT__0\(10),
      I2 => \CNT__0\(11),
      I3 => \CCR_0_reg_n_0_[11]\,
      O => \_zz_io_ch1_carry__0_i_3_n_0\
    );
\_zz_io_ch1_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_0_reg_n_0_[8]\,
      I1 => \CNT__0\(8),
      I2 => \CNT__0\(9),
      I3 => \CCR_0_reg_n_0_[9]\,
      O => \_zz_io_ch1_carry__0_i_4_n_0\
    );
\_zz_io_ch1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_0_reg_n_0_[14]\,
      I1 => \CNT__0\(14),
      I2 => \CCR_0_reg_n_0_[15]\,
      I3 => \CNT__0\(15),
      O => \_zz_io_ch1_carry__0_i_5_n_0\
    );
\_zz_io_ch1_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_0_reg_n_0_[12]\,
      I1 => \CNT__0\(12),
      I2 => \CCR_0_reg_n_0_[13]\,
      I3 => \CNT__0\(13),
      O => \_zz_io_ch1_carry__0_i_6_n_0\
    );
\_zz_io_ch1_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_0_reg_n_0_[10]\,
      I1 => \CNT__0\(10),
      I2 => \CCR_0_reg_n_0_[11]\,
      I3 => \CNT__0\(11),
      O => \_zz_io_ch1_carry__0_i_7_n_0\
    );
\_zz_io_ch1_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_0_reg_n_0_[8]\,
      I1 => \CNT__0\(8),
      I2 => \CCR_0_reg_n_0_[9]\,
      I3 => \CNT__0\(9),
      O => \_zz_io_ch1_carry__0_i_8_n_0\
    );
\_zz_io_ch1_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_0_reg_n_0_[6]\,
      I1 => \CNT__0\(6),
      I2 => \CNT__0\(7),
      I3 => \CCR_0_reg_n_0_[7]\,
      O => \_zz_io_ch1_carry_i_1_n_0\
    );
\_zz_io_ch1_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_0_reg_n_0_[4]\,
      I1 => \CNT__0\(4),
      I2 => \CNT__0\(5),
      I3 => \CCR_0_reg_n_0_[5]\,
      O => \_zz_io_ch1_carry_i_2_n_0\
    );
\_zz_io_ch1_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_0_reg_n_0_[2]\,
      I1 => \CNT__0\(2),
      I2 => \CNT__0\(3),
      I3 => \CCR_0_reg_n_0_[3]\,
      O => \_zz_io_ch1_carry_i_3_n_0\
    );
\_zz_io_ch1_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_0_reg_n_0_[0]\,
      I1 => \CNT__0\(0),
      I2 => \CNT__0\(1),
      I3 => \CCR_0_reg_n_0_[1]\,
      O => \_zz_io_ch1_carry_i_4_n_0\
    );
\_zz_io_ch1_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_0_reg_n_0_[6]\,
      I1 => \CNT__0\(6),
      I2 => \CCR_0_reg_n_0_[7]\,
      I3 => \CNT__0\(7),
      O => \_zz_io_ch1_carry_i_5_n_0\
    );
\_zz_io_ch1_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_0_reg_n_0_[4]\,
      I1 => \CNT__0\(4),
      I2 => \CCR_0_reg_n_0_[5]\,
      I3 => \CNT__0\(5),
      O => \_zz_io_ch1_carry_i_6_n_0\
    );
\_zz_io_ch1_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_0_reg_n_0_[2]\,
      I1 => \CNT__0\(2),
      I2 => \CCR_0_reg_n_0_[3]\,
      I3 => \CNT__0\(3),
      O => \_zz_io_ch1_carry_i_7_n_0\
    );
\_zz_io_ch1_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_0_reg_n_0_[0]\,
      I1 => \CNT__0\(0),
      I2 => \CCR_0_reg_n_0_[1]\,
      I3 => \CNT__0\(1),
      O => \_zz_io_ch1_carry_i_8_n_0\
    );
\_zz_io_ch_11_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_zz_io_ch_11_carry_n_0\,
      CO(2) => \_zz_io_ch_11_carry_n_1\,
      CO(1) => \_zz_io_ch_11_carry_n_2\,
      CO(0) => \_zz_io_ch_11_carry_n_3\,
      CYINIT => '0',
      DI(3) => \_zz_io_ch_11_carry_i_1_n_0\,
      DI(2) => \_zz_io_ch_11_carry_i_2_n_0\,
      DI(1) => \_zz_io_ch_11_carry_i_3_n_0\,
      DI(0) => \_zz_io_ch_11_carry_i_4_n_0\,
      O(3 downto 0) => \NLW__zz_io_ch_11_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \_zz_io_ch_11_carry_i_5_n_0\,
      S(2) => \_zz_io_ch_11_carry_i_6_n_0\,
      S(1) => \_zz_io_ch_11_carry_i_7_n_0\,
      S(0) => \_zz_io_ch_11_carry_i_8_n_0\
    );
\_zz_io_ch_11_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_zz_io_ch_11_carry_n_0\,
      CO(3) => \_zz_io_ch_11\,
      CO(2) => \_zz_io_ch_11_carry__0_n_1\,
      CO(1) => \_zz_io_ch_11_carry__0_n_2\,
      CO(0) => \_zz_io_ch_11_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \_zz_io_ch_11_carry__0_i_1_n_0\,
      DI(2) => \_zz_io_ch_11_carry__0_i_2_n_0\,
      DI(1) => \_zz_io_ch_11_carry__0_i_3_n_0\,
      DI(0) => \_zz_io_ch_11_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW__zz_io_ch_11_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_zz_io_ch_11_carry__0_i_5_n_0\,
      S(2) => \_zz_io_ch_11_carry__0_i_6_n_0\,
      S(1) => \_zz_io_ch_11_carry__0_i_7_n_0\,
      S(0) => \_zz_io_ch_11_carry__0_i_8_n_0\
    );
\_zz_io_ch_11_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_1_reg_n_0_[14]\,
      I1 => \CNT__0\(14),
      I2 => \CNT__0\(15),
      I3 => \CCR_1_reg_n_0_[15]\,
      O => \_zz_io_ch_11_carry__0_i_1_n_0\
    );
\_zz_io_ch_11_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_1_reg_n_0_[12]\,
      I1 => \CNT__0\(12),
      I2 => \CNT__0\(13),
      I3 => \CCR_1_reg_n_0_[13]\,
      O => \_zz_io_ch_11_carry__0_i_2_n_0\
    );
\_zz_io_ch_11_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_1_reg_n_0_[10]\,
      I1 => \CNT__0\(10),
      I2 => \CNT__0\(11),
      I3 => \CCR_1_reg_n_0_[11]\,
      O => \_zz_io_ch_11_carry__0_i_3_n_0\
    );
\_zz_io_ch_11_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_1_reg_n_0_[8]\,
      I1 => \CNT__0\(8),
      I2 => \CNT__0\(9),
      I3 => \CCR_1_reg_n_0_[9]\,
      O => \_zz_io_ch_11_carry__0_i_4_n_0\
    );
\_zz_io_ch_11_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_1_reg_n_0_[14]\,
      I1 => \CNT__0\(14),
      I2 => \CCR_1_reg_n_0_[15]\,
      I3 => \CNT__0\(15),
      O => \_zz_io_ch_11_carry__0_i_5_n_0\
    );
\_zz_io_ch_11_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_1_reg_n_0_[12]\,
      I1 => \CNT__0\(12),
      I2 => \CCR_1_reg_n_0_[13]\,
      I3 => \CNT__0\(13),
      O => \_zz_io_ch_11_carry__0_i_6_n_0\
    );
\_zz_io_ch_11_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_1_reg_n_0_[10]\,
      I1 => \CNT__0\(10),
      I2 => \CCR_1_reg_n_0_[11]\,
      I3 => \CNT__0\(11),
      O => \_zz_io_ch_11_carry__0_i_7_n_0\
    );
\_zz_io_ch_11_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_1_reg_n_0_[8]\,
      I1 => \CNT__0\(8),
      I2 => \CCR_1_reg_n_0_[9]\,
      I3 => \CNT__0\(9),
      O => \_zz_io_ch_11_carry__0_i_8_n_0\
    );
\_zz_io_ch_11_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_1_reg_n_0_[6]\,
      I1 => \CNT__0\(6),
      I2 => \CNT__0\(7),
      I3 => \CCR_1_reg_n_0_[7]\,
      O => \_zz_io_ch_11_carry_i_1_n_0\
    );
\_zz_io_ch_11_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_1_reg_n_0_[4]\,
      I1 => \CNT__0\(4),
      I2 => \CNT__0\(5),
      I3 => \CCR_1_reg_n_0_[5]\,
      O => \_zz_io_ch_11_carry_i_2_n_0\
    );
\_zz_io_ch_11_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_1_reg_n_0_[2]\,
      I1 => \CNT__0\(2),
      I2 => \CNT__0\(3),
      I3 => \CCR_1_reg_n_0_[3]\,
      O => \_zz_io_ch_11_carry_i_3_n_0\
    );
\_zz_io_ch_11_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_1_reg_n_0_[0]\,
      I1 => \CNT__0\(0),
      I2 => \CNT__0\(1),
      I3 => \CCR_1_reg_n_0_[1]\,
      O => \_zz_io_ch_11_carry_i_4_n_0\
    );
\_zz_io_ch_11_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_1_reg_n_0_[6]\,
      I1 => \CNT__0\(6),
      I2 => \CCR_1_reg_n_0_[7]\,
      I3 => \CNT__0\(7),
      O => \_zz_io_ch_11_carry_i_5_n_0\
    );
\_zz_io_ch_11_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_1_reg_n_0_[4]\,
      I1 => \CNT__0\(4),
      I2 => \CCR_1_reg_n_0_[5]\,
      I3 => \CNT__0\(5),
      O => \_zz_io_ch_11_carry_i_6_n_0\
    );
\_zz_io_ch_11_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_1_reg_n_0_[2]\,
      I1 => \CNT__0\(2),
      I2 => \CCR_1_reg_n_0_[3]\,
      I3 => \CNT__0\(3),
      O => \_zz_io_ch_11_carry_i_7_n_0\
    );
\_zz_io_ch_11_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_1_reg_n_0_[0]\,
      I1 => \CNT__0\(0),
      I2 => \CCR_1_reg_n_0_[1]\,
      I3 => \CNT__0\(1),
      O => \_zz_io_ch_11_carry_i_8_n_0\
    );
\_zz_io_ch_1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \_zz_io_ch_11\,
      I1 => p_11_in(1),
      O => \_zz_io_ch_10\
    );
\_zz_io_ch_1_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \_zz_io_ch_10\,
      Q => io_ch(1)
    );
\_zz_io_ch_21_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_zz_io_ch_21_carry_n_0\,
      CO(2) => \_zz_io_ch_21_carry_n_1\,
      CO(1) => \_zz_io_ch_21_carry_n_2\,
      CO(0) => \_zz_io_ch_21_carry_n_3\,
      CYINIT => '0',
      DI(3) => \_zz_io_ch_21_carry_i_1_n_0\,
      DI(2) => \_zz_io_ch_21_carry_i_2_n_0\,
      DI(1) => \_zz_io_ch_21_carry_i_3_n_0\,
      DI(0) => \_zz_io_ch_21_carry_i_4_n_0\,
      O(3 downto 0) => \NLW__zz_io_ch_21_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \_zz_io_ch_21_carry_i_5_n_0\,
      S(2) => \_zz_io_ch_21_carry_i_6_n_0\,
      S(1) => \_zz_io_ch_21_carry_i_7_n_0\,
      S(0) => \_zz_io_ch_21_carry_i_8_n_0\
    );
\_zz_io_ch_21_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_zz_io_ch_21_carry_n_0\,
      CO(3) => \_zz_io_ch_21\,
      CO(2) => \_zz_io_ch_21_carry__0_n_1\,
      CO(1) => \_zz_io_ch_21_carry__0_n_2\,
      CO(0) => \_zz_io_ch_21_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \_zz_io_ch_21_carry__0_i_1_n_0\,
      DI(2) => \_zz_io_ch_21_carry__0_i_2_n_0\,
      DI(1) => \_zz_io_ch_21_carry__0_i_3_n_0\,
      DI(0) => \_zz_io_ch_21_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW__zz_io_ch_21_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_zz_io_ch_21_carry__0_i_5_n_0\,
      S(2) => \_zz_io_ch_21_carry__0_i_6_n_0\,
      S(1) => \_zz_io_ch_21_carry__0_i_7_n_0\,
      S(0) => \_zz_io_ch_21_carry__0_i_8_n_0\
    );
\_zz_io_ch_21_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[14]\,
      I1 => \CNT__0\(14),
      I2 => \CNT__0\(15),
      I3 => \CCR_2_reg_n_0_[15]\,
      O => \_zz_io_ch_21_carry__0_i_1_n_0\
    );
\_zz_io_ch_21_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[12]\,
      I1 => \CNT__0\(12),
      I2 => \CNT__0\(13),
      I3 => \CCR_2_reg_n_0_[13]\,
      O => \_zz_io_ch_21_carry__0_i_2_n_0\
    );
\_zz_io_ch_21_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[10]\,
      I1 => \CNT__0\(10),
      I2 => \CNT__0\(11),
      I3 => \CCR_2_reg_n_0_[11]\,
      O => \_zz_io_ch_21_carry__0_i_3_n_0\
    );
\_zz_io_ch_21_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[8]\,
      I1 => \CNT__0\(8),
      I2 => \CNT__0\(9),
      I3 => \CCR_2_reg_n_0_[9]\,
      O => \_zz_io_ch_21_carry__0_i_4_n_0\
    );
\_zz_io_ch_21_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[14]\,
      I1 => \CNT__0\(14),
      I2 => \CCR_2_reg_n_0_[15]\,
      I3 => \CNT__0\(15),
      O => \_zz_io_ch_21_carry__0_i_5_n_0\
    );
\_zz_io_ch_21_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[12]\,
      I1 => \CNT__0\(12),
      I2 => \CCR_2_reg_n_0_[13]\,
      I3 => \CNT__0\(13),
      O => \_zz_io_ch_21_carry__0_i_6_n_0\
    );
\_zz_io_ch_21_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[10]\,
      I1 => \CNT__0\(10),
      I2 => \CCR_2_reg_n_0_[11]\,
      I3 => \CNT__0\(11),
      O => \_zz_io_ch_21_carry__0_i_7_n_0\
    );
\_zz_io_ch_21_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[8]\,
      I1 => \CNT__0\(8),
      I2 => \CCR_2_reg_n_0_[9]\,
      I3 => \CNT__0\(9),
      O => \_zz_io_ch_21_carry__0_i_8_n_0\
    );
\_zz_io_ch_21_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[6]\,
      I1 => \CNT__0\(6),
      I2 => \CNT__0\(7),
      I3 => \CCR_2_reg_n_0_[7]\,
      O => \_zz_io_ch_21_carry_i_1_n_0\
    );
\_zz_io_ch_21_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[4]\,
      I1 => \CNT__0\(4),
      I2 => \CNT__0\(5),
      I3 => \CCR_2_reg_n_0_[5]\,
      O => \_zz_io_ch_21_carry_i_2_n_0\
    );
\_zz_io_ch_21_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[2]\,
      I1 => \CNT__0\(2),
      I2 => \CNT__0\(3),
      I3 => \CCR_2_reg_n_0_[3]\,
      O => \_zz_io_ch_21_carry_i_3_n_0\
    );
\_zz_io_ch_21_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[0]\,
      I1 => \CNT__0\(0),
      I2 => \CNT__0\(1),
      I3 => \CCR_2_reg_n_0_[1]\,
      O => \_zz_io_ch_21_carry_i_4_n_0\
    );
\_zz_io_ch_21_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[6]\,
      I1 => \CNT__0\(6),
      I2 => \CCR_2_reg_n_0_[7]\,
      I3 => \CNT__0\(7),
      O => \_zz_io_ch_21_carry_i_5_n_0\
    );
\_zz_io_ch_21_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[4]\,
      I1 => \CNT__0\(4),
      I2 => \CCR_2_reg_n_0_[5]\,
      I3 => \CNT__0\(5),
      O => \_zz_io_ch_21_carry_i_6_n_0\
    );
\_zz_io_ch_21_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[2]\,
      I1 => \CNT__0\(2),
      I2 => \CCR_2_reg_n_0_[3]\,
      I3 => \CNT__0\(3),
      O => \_zz_io_ch_21_carry_i_7_n_0\
    );
\_zz_io_ch_21_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[0]\,
      I1 => \CNT__0\(0),
      I2 => \CCR_2_reg_n_0_[1]\,
      I3 => \CNT__0\(1),
      O => \_zz_io_ch_21_carry_i_8_n_0\
    );
\_zz_io_ch_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \_zz_io_ch_21\,
      I1 => p_11_in(2),
      O => \_zz_io_ch_20\
    );
\_zz_io_ch_2_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \_zz_io_ch_20\,
      Q => io_ch(2)
    );
\_zz_io_ch_31_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_zz_io_ch_31_carry_n_0\,
      CO(2) => \_zz_io_ch_31_carry_n_1\,
      CO(1) => \_zz_io_ch_31_carry_n_2\,
      CO(0) => \_zz_io_ch_31_carry_n_3\,
      CYINIT => '0',
      DI(3) => \_zz_io_ch_31_carry_i_1_n_0\,
      DI(2) => \_zz_io_ch_31_carry_i_2_n_0\,
      DI(1) => \_zz_io_ch_31_carry_i_3_n_0\,
      DI(0) => \_zz_io_ch_31_carry_i_4_n_0\,
      O(3 downto 0) => \NLW__zz_io_ch_31_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \_zz_io_ch_31_carry_i_5_n_0\,
      S(2) => \_zz_io_ch_31_carry_i_6_n_0\,
      S(1) => \_zz_io_ch_31_carry_i_7_n_0\,
      S(0) => \_zz_io_ch_31_carry_i_8_n_0\
    );
\_zz_io_ch_31_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_zz_io_ch_31_carry_n_0\,
      CO(3) => \_zz_io_ch_31\,
      CO(2) => \_zz_io_ch_31_carry__0_n_1\,
      CO(1) => \_zz_io_ch_31_carry__0_n_2\,
      CO(0) => \_zz_io_ch_31_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \_zz_io_ch_31_carry__0_i_1_n_0\,
      DI(2) => \_zz_io_ch_31_carry__0_i_2_n_0\,
      DI(1) => \_zz_io_ch_31_carry__0_i_3_n_0\,
      DI(0) => \_zz_io_ch_31_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW__zz_io_ch_31_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_zz_io_ch_31_carry__0_i_5_n_0\,
      S(2) => \_zz_io_ch_31_carry__0_i_6_n_0\,
      S(1) => \_zz_io_ch_31_carry__0_i_7_n_0\,
      S(0) => \_zz_io_ch_31_carry__0_i_8_n_0\
    );
\_zz_io_ch_31_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_3_reg_n_0_[14]\,
      I1 => \CNT__0\(14),
      I2 => \CNT__0\(15),
      I3 => \CCR_3_reg_n_0_[15]\,
      O => \_zz_io_ch_31_carry__0_i_1_n_0\
    );
\_zz_io_ch_31_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_3_reg_n_0_[12]\,
      I1 => \CNT__0\(12),
      I2 => \CNT__0\(13),
      I3 => \CCR_3_reg_n_0_[13]\,
      O => \_zz_io_ch_31_carry__0_i_2_n_0\
    );
\_zz_io_ch_31_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_3_reg_n_0_[10]\,
      I1 => \CNT__0\(10),
      I2 => \CNT__0\(11),
      I3 => \CCR_3_reg_n_0_[11]\,
      O => \_zz_io_ch_31_carry__0_i_3_n_0\
    );
\_zz_io_ch_31_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_3_reg_n_0_[8]\,
      I1 => \CNT__0\(8),
      I2 => \CNT__0\(9),
      I3 => \CCR_3_reg_n_0_[9]\,
      O => \_zz_io_ch_31_carry__0_i_4_n_0\
    );
\_zz_io_ch_31_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_3_reg_n_0_[14]\,
      I1 => \CNT__0\(14),
      I2 => \CCR_3_reg_n_0_[15]\,
      I3 => \CNT__0\(15),
      O => \_zz_io_ch_31_carry__0_i_5_n_0\
    );
\_zz_io_ch_31_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_3_reg_n_0_[12]\,
      I1 => \CNT__0\(12),
      I2 => \CCR_3_reg_n_0_[13]\,
      I3 => \CNT__0\(13),
      O => \_zz_io_ch_31_carry__0_i_6_n_0\
    );
\_zz_io_ch_31_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_3_reg_n_0_[10]\,
      I1 => \CNT__0\(10),
      I2 => \CCR_3_reg_n_0_[11]\,
      I3 => \CNT__0\(11),
      O => \_zz_io_ch_31_carry__0_i_7_n_0\
    );
\_zz_io_ch_31_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_3_reg_n_0_[8]\,
      I1 => \CNT__0\(8),
      I2 => \CCR_3_reg_n_0_[9]\,
      I3 => \CNT__0\(9),
      O => \_zz_io_ch_31_carry__0_i_8_n_0\
    );
\_zz_io_ch_31_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_3_reg_n_0_[6]\,
      I1 => \CNT__0\(6),
      I2 => \CNT__0\(7),
      I3 => \CCR_3_reg_n_0_[7]\,
      O => \_zz_io_ch_31_carry_i_1_n_0\
    );
\_zz_io_ch_31_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_3_reg_n_0_[4]\,
      I1 => \CNT__0\(4),
      I2 => \CNT__0\(5),
      I3 => \CCR_3_reg_n_0_[5]\,
      O => \_zz_io_ch_31_carry_i_2_n_0\
    );
\_zz_io_ch_31_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_3_reg_n_0_[2]\,
      I1 => \CNT__0\(2),
      I2 => \CNT__0\(3),
      I3 => \CCR_3_reg_n_0_[3]\,
      O => \_zz_io_ch_31_carry_i_3_n_0\
    );
\_zz_io_ch_31_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_3_reg_n_0_[0]\,
      I1 => \CNT__0\(0),
      I2 => \CNT__0\(1),
      I3 => \CCR_3_reg_n_0_[1]\,
      O => \_zz_io_ch_31_carry_i_4_n_0\
    );
\_zz_io_ch_31_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_3_reg_n_0_[6]\,
      I1 => \CNT__0\(6),
      I2 => \CCR_3_reg_n_0_[7]\,
      I3 => \CNT__0\(7),
      O => \_zz_io_ch_31_carry_i_5_n_0\
    );
\_zz_io_ch_31_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_3_reg_n_0_[4]\,
      I1 => \CNT__0\(4),
      I2 => \CCR_3_reg_n_0_[5]\,
      I3 => \CNT__0\(5),
      O => \_zz_io_ch_31_carry_i_6_n_0\
    );
\_zz_io_ch_31_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_3_reg_n_0_[2]\,
      I1 => \CNT__0\(2),
      I2 => \CCR_3_reg_n_0_[3]\,
      I3 => \CNT__0\(3),
      O => \_zz_io_ch_31_carry_i_7_n_0\
    );
\_zz_io_ch_31_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_3_reg_n_0_[0]\,
      I1 => \CNT__0\(0),
      I2 => \CCR_3_reg_n_0_[1]\,
      I3 => \CNT__0\(1),
      O => \_zz_io_ch_31_carry_i_8_n_0\
    );
\_zz_io_ch_3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \_zz_io_ch_31\,
      I1 => p_11_in(3),
      O => \_zz_io_ch_30\
    );
\_zz_io_ch_3_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \_zz_io_ch_30\,
      Q => io_ch(3)
    );
\_zz_io_ch_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \_zz_io_ch1\,
      I1 => p_11_in(0),
      O => \_zz_io_ch0\
    );
\_zz_io_ch_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \_zz_io_ch0\,
      Q => io_ch(0)
    );
\io_apb_PRDATA[0]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => \io_apb_PRDATA[0]_INST_0_i_33_n_0\,
      I2 => io_apb_PADDR(6),
      I3 => io_apb_PADDR(5),
      I4 => \io_apb_PRDATA[0]_INST_0_i_34_n_0\,
      I5 => io_apb_PADDR(0),
      O => \io_apb_PADDR[4]_10\
    );
\io_apb_PRDATA[0]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DMAR_reg_n_0_[0]\,
      I1 => \DCR_reg_n_0_[0]\,
      I2 => io_apb_PADDR(3),
      I3 => \BDTR_reg_n_0_[0]\,
      I4 => io_apb_PADDR(2),
      I5 => \CCR_3_reg_n_0_[0]\,
      O => \io_apb_PRDATA[0]_INST_0_i_33_n_0\
    );
\io_apb_PRDATA[0]_INST_0_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \io_apb_PRDATA[0]_INST_0_i_45_n_0\,
      I1 => \io_apb_PRDATA[0]_INST_0_i_46_n_0\,
      O => \io_apb_PRDATA[0]_INST_0_i_34_n_0\,
      S => io_apb_PADDR(5)
    );
\io_apb_PRDATA[0]_INST_0_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[0]_INST_0_i_53_n_0\,
      I1 => \io_apb_PRDATA[0]_INST_0_i_54_n_0\,
      O => \io_apb_PRDATA[0]_INST_0_i_45_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[0]_INST_0_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[0]_INST_0_i_55_n_0\,
      I1 => \io_apb_PRDATA[0]_INST_0_i_56_n_0\,
      O => \io_apb_PRDATA[0]_INST_0_i_46_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[0]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_16_in(0),
      I1 => \SMCR_reg_n_0_[0]\,
      I2 => io_apb_PADDR(3),
      I3 => \CR2_reg_n_0_[0]\,
      I4 => io_apb_PADDR(2),
      I5 => when_apb3tim_l87,
      O => \io_apb_PRDATA[0]_INST_0_i_53_n_0\
    );
\io_apb_PRDATA[0]_INST_0_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCMR2_reg_n_0_[0]\,
      I1 => \CCMR1_reg_n_0_[0]\,
      I2 => io_apb_PADDR(3),
      I3 => p_14_in(0),
      I4 => io_apb_PADDR(2),
      I5 => p_15_in_0(0),
      O => \io_apb_PRDATA[0]_INST_0_i_54_n_0\
    );
\io_apb_PRDATA[0]_INST_0_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ARR_reg_n_0_[0]\,
      I1 => \PSC_reg_n_0_[0]\,
      I2 => io_apb_PADDR(3),
      I3 => \CNT__0\(0),
      I4 => io_apb_PADDR(2),
      I5 => p_11_in(0),
      O => \io_apb_PRDATA[0]_INST_0_i_55_n_0\
    );
\io_apb_PRDATA[0]_INST_0_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[0]\,
      I1 => \CCR_1_reg_n_0_[0]\,
      I2 => io_apb_PADDR(3),
      I3 => \CCR_0_reg_n_0_[0]\,
      I4 => io_apb_PADDR(2),
      I5 => \RCR_reg_n_0_[0]\,
      O => \io_apb_PRDATA[0]_INST_0_i_56_n_0\
    );
\io_apb_PRDATA[10]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => \io_apb_PRDATA[10]_INST_0_i_28_n_0\,
      I2 => io_apb_PADDR(6),
      I3 => io_apb_PADDR(5),
      I4 => \io_apb_PRDATA[10]_INST_0_i_29_n_0\,
      I5 => io_apb_PADDR(0),
      O => \io_apb_PADDR[4]_0\
    );
\io_apb_PRDATA[10]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DMAR_reg_n_0_[10]\,
      I1 => \DCR_reg_n_0_[10]\,
      I2 => io_apb_PADDR(3),
      I3 => \BDTR_reg_n_0_[10]\,
      I4 => io_apb_PADDR(2),
      I5 => \CCR_3_reg_n_0_[10]\,
      O => \io_apb_PRDATA[10]_INST_0_i_28_n_0\
    );
\io_apb_PRDATA[10]_INST_0_i_29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \io_apb_PRDATA[10]_INST_0_i_46_n_0\,
      I1 => \io_apb_PRDATA[10]_INST_0_i_47_n_0\,
      O => \io_apb_PRDATA[10]_INST_0_i_29_n_0\,
      S => io_apb_PADDR(5)
    );
\io_apb_PRDATA[10]_INST_0_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[10]_INST_0_i_53_n_0\,
      I1 => \io_apb_PRDATA[10]_INST_0_i_54_n_0\,
      O => \io_apb_PRDATA[10]_INST_0_i_46_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[10]_INST_0_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[10]_INST_0_i_55_n_0\,
      I1 => \io_apb_PRDATA[10]_INST_0_i_56_n_0\,
      O => \io_apb_PRDATA[10]_INST_0_i_47_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[10]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DIER_reg_n_0_[10]\,
      I1 => \SMCR_reg_n_0_[10]\,
      I2 => io_apb_PADDR(3),
      I3 => \CR2_reg_n_0_[10]\,
      I4 => io_apb_PADDR(2),
      I5 => \CR1_reg_n_0_[10]\,
      O => \io_apb_PRDATA[10]_INST_0_i_53_n_0\
    );
\io_apb_PRDATA[10]_INST_0_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCMR2_reg_n_0_[10]\,
      I1 => \CCMR1_reg_n_0_[10]\,
      I2 => io_apb_PADDR(3),
      I3 => \EGR_reg_n_0_[10]\,
      I4 => io_apb_PADDR(2),
      I5 => \SR_reg_n_0_[10]\,
      O => \io_apb_PRDATA[10]_INST_0_i_54_n_0\
    );
\io_apb_PRDATA[10]_INST_0_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ARR_reg_n_0_[10]\,
      I1 => \PSC_reg_n_0_[10]\,
      I2 => io_apb_PADDR(3),
      I3 => \CNT__0\(10),
      I4 => io_apb_PADDR(2),
      I5 => \CCER_reg_n_0_[10]\,
      O => \io_apb_PRDATA[10]_INST_0_i_55_n_0\
    );
\io_apb_PRDATA[10]_INST_0_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[10]\,
      I1 => \CCR_1_reg_n_0_[10]\,
      I2 => io_apb_PADDR(3),
      I3 => \CCR_0_reg_n_0_[10]\,
      I4 => io_apb_PADDR(2),
      I5 => \RCR_reg_n_0_[10]\,
      O => \io_apb_PRDATA[10]_INST_0_i_56_n_0\
    );
\io_apb_PRDATA[11]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => \io_apb_PRDATA[11]_INST_0_i_27_n_0\,
      I2 => io_apb_PADDR(6),
      I3 => io_apb_PADDR(5),
      I4 => \io_apb_PRDATA[11]_INST_0_i_28_n_0\,
      I5 => io_apb_PADDR(0),
      O => io_apb_PADDR_4_sn_1
    );
\io_apb_PRDATA[11]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DMAR_reg_n_0_[11]\,
      I1 => \DCR_reg_n_0_[11]\,
      I2 => io_apb_PADDR(3),
      I3 => \BDTR_reg_n_0_[11]\,
      I4 => io_apb_PADDR(2),
      I5 => \CCR_3_reg_n_0_[11]\,
      O => \io_apb_PRDATA[11]_INST_0_i_27_n_0\
    );
\io_apb_PRDATA[11]_INST_0_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \io_apb_PRDATA[11]_INST_0_i_43_n_0\,
      I1 => \io_apb_PRDATA[11]_INST_0_i_44_n_0\,
      O => \io_apb_PRDATA[11]_INST_0_i_28_n_0\,
      S => io_apb_PADDR(5)
    );
\io_apb_PRDATA[11]_INST_0_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[11]_INST_0_i_50_n_0\,
      I1 => \io_apb_PRDATA[11]_INST_0_i_51_n_0\,
      O => \io_apb_PRDATA[11]_INST_0_i_43_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[11]_INST_0_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[11]_INST_0_i_52_n_0\,
      I1 => \io_apb_PRDATA[11]_INST_0_i_53_n_0\,
      O => \io_apb_PRDATA[11]_INST_0_i_44_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[11]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DIER_reg_n_0_[11]\,
      I1 => \SMCR_reg_n_0_[11]\,
      I2 => io_apb_PADDR(3),
      I3 => \CR2_reg_n_0_[11]\,
      I4 => io_apb_PADDR(2),
      I5 => \CR1_reg_n_0_[11]\,
      O => \io_apb_PRDATA[11]_INST_0_i_50_n_0\
    );
\io_apb_PRDATA[11]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCMR2_reg_n_0_[11]\,
      I1 => \CCMR1_reg_n_0_[11]\,
      I2 => io_apb_PADDR(3),
      I3 => \EGR_reg_n_0_[11]\,
      I4 => io_apb_PADDR(2),
      I5 => \SR_reg_n_0_[11]\,
      O => \io_apb_PRDATA[11]_INST_0_i_51_n_0\
    );
\io_apb_PRDATA[11]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ARR_reg_n_0_[11]\,
      I1 => \PSC_reg_n_0_[11]\,
      I2 => io_apb_PADDR(3),
      I3 => \CNT__0\(11),
      I4 => io_apb_PADDR(2),
      I5 => \CCER_reg_n_0_[11]\,
      O => \io_apb_PRDATA[11]_INST_0_i_52_n_0\
    );
\io_apb_PRDATA[11]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[11]\,
      I1 => \CCR_1_reg_n_0_[11]\,
      I2 => io_apb_PADDR(3),
      I3 => \CCR_0_reg_n_0_[11]\,
      I4 => io_apb_PADDR(2),
      I5 => \RCR_reg_n_0_[11]\,
      O => \io_apb_PRDATA[11]_INST_0_i_53_n_0\
    );
\io_apb_PRDATA[12]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \io_apb_PRDATA[12]_INST_0_i_39_n_0\,
      I1 => \io_apb_PRDATA[12]_INST_0_i_40_n_0\,
      I2 => io_apb_PADDR(5),
      I3 => io_apb_PADDR(6),
      I4 => \io_apb_PRDATA[12]_INST_0_i_41_n_0\,
      I5 => io_apb_PADDR(4),
      O => \io_apb_PADDR[5]_3\
    );
\io_apb_PRDATA[12]_INST_0_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[12]_INST_0_i_47_n_0\,
      I1 => \io_apb_PRDATA[12]_INST_0_i_48_n_0\,
      O => \io_apb_PRDATA[12]_INST_0_i_39_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[12]_INST_0_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[12]_INST_0_i_49_n_0\,
      I1 => \io_apb_PRDATA[12]_INST_0_i_50_n_0\,
      O => \io_apb_PRDATA[12]_INST_0_i_40_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[12]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DMAR_reg_n_0_[12]\,
      I1 => \DCR_reg_n_0_[12]\,
      I2 => io_apb_PADDR(3),
      I3 => \BDTR_reg_n_0_[12]\,
      I4 => io_apb_PADDR(2),
      I5 => \CCR_3_reg_n_0_[12]\,
      O => \io_apb_PRDATA[12]_INST_0_i_41_n_0\
    );
\io_apb_PRDATA[12]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DIER_reg_n_0_[12]\,
      I1 => \SMCR_reg_n_0_[12]\,
      I2 => io_apb_PADDR(3),
      I3 => \CR2_reg_n_0_[12]\,
      I4 => io_apb_PADDR(2),
      I5 => \CR1_reg_n_0_[12]\,
      O => \io_apb_PRDATA[12]_INST_0_i_47_n_0\
    );
\io_apb_PRDATA[12]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCMR2_reg_n_0_[12]\,
      I1 => \CCMR1_reg_n_0_[12]\,
      I2 => io_apb_PADDR(3),
      I3 => \EGR_reg_n_0_[12]\,
      I4 => io_apb_PADDR(2),
      I5 => \SR_reg_n_0_[12]\,
      O => \io_apb_PRDATA[12]_INST_0_i_48_n_0\
    );
\io_apb_PRDATA[12]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ARR_reg_n_0_[12]\,
      I1 => \PSC_reg_n_0_[12]\,
      I2 => io_apb_PADDR(3),
      I3 => \CNT__0\(12),
      I4 => io_apb_PADDR(2),
      I5 => \CCER_reg_n_0_[12]\,
      O => \io_apb_PRDATA[12]_INST_0_i_49_n_0\
    );
\io_apb_PRDATA[12]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[12]\,
      I1 => \CCR_1_reg_n_0_[12]\,
      I2 => io_apb_PADDR(3),
      I3 => \CCR_0_reg_n_0_[12]\,
      I4 => io_apb_PADDR(2),
      I5 => \RCR_reg_n_0_[12]\,
      O => \io_apb_PRDATA[12]_INST_0_i_50_n_0\
    );
\io_apb_PRDATA[13]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \io_apb_PRDATA[13]_INST_0_i_39_n_0\,
      I1 => \io_apb_PRDATA[13]_INST_0_i_40_n_0\,
      I2 => io_apb_PADDR(5),
      I3 => io_apb_PADDR(6),
      I4 => \io_apb_PRDATA[13]_INST_0_i_41_n_0\,
      I5 => io_apb_PADDR(4),
      O => \io_apb_PADDR[5]_2\
    );
\io_apb_PRDATA[13]_INST_0_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[13]_INST_0_i_47_n_0\,
      I1 => \io_apb_PRDATA[13]_INST_0_i_48_n_0\,
      O => \io_apb_PRDATA[13]_INST_0_i_39_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[13]_INST_0_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[13]_INST_0_i_49_n_0\,
      I1 => \io_apb_PRDATA[13]_INST_0_i_50_n_0\,
      O => \io_apb_PRDATA[13]_INST_0_i_40_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[13]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DMAR_reg_n_0_[13]\,
      I1 => \DCR_reg_n_0_[13]\,
      I2 => io_apb_PADDR(3),
      I3 => \BDTR_reg_n_0_[13]\,
      I4 => io_apb_PADDR(2),
      I5 => \CCR_3_reg_n_0_[13]\,
      O => \io_apb_PRDATA[13]_INST_0_i_41_n_0\
    );
\io_apb_PRDATA[13]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DIER_reg_n_0_[13]\,
      I1 => \SMCR_reg_n_0_[13]\,
      I2 => io_apb_PADDR(3),
      I3 => \CR2_reg_n_0_[13]\,
      I4 => io_apb_PADDR(2),
      I5 => \CR1_reg_n_0_[13]\,
      O => \io_apb_PRDATA[13]_INST_0_i_47_n_0\
    );
\io_apb_PRDATA[13]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCMR2_reg_n_0_[13]\,
      I1 => \CCMR1_reg_n_0_[13]\,
      I2 => io_apb_PADDR(3),
      I3 => \EGR_reg_n_0_[13]\,
      I4 => io_apb_PADDR(2),
      I5 => \SR_reg_n_0_[13]\,
      O => \io_apb_PRDATA[13]_INST_0_i_48_n_0\
    );
\io_apb_PRDATA[13]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ARR_reg_n_0_[13]\,
      I1 => \PSC_reg_n_0_[13]\,
      I2 => io_apb_PADDR(3),
      I3 => \CNT__0\(13),
      I4 => io_apb_PADDR(2),
      I5 => \CCER_reg_n_0_[13]\,
      O => \io_apb_PRDATA[13]_INST_0_i_49_n_0\
    );
\io_apb_PRDATA[13]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[13]\,
      I1 => \CCR_1_reg_n_0_[13]\,
      I2 => io_apb_PADDR(3),
      I3 => \CCR_0_reg_n_0_[13]\,
      I4 => io_apb_PADDR(2),
      I5 => \RCR_reg_n_0_[13]\,
      O => \io_apb_PRDATA[13]_INST_0_i_50_n_0\
    );
\io_apb_PRDATA[14]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \io_apb_PRDATA[14]_INST_0_i_39_n_0\,
      I1 => \io_apb_PRDATA[14]_INST_0_i_40_n_0\,
      I2 => io_apb_PADDR(5),
      I3 => io_apb_PADDR(6),
      I4 => \io_apb_PRDATA[14]_INST_0_i_41_n_0\,
      I5 => io_apb_PADDR(4),
      O => \io_apb_PADDR[5]_1\
    );
\io_apb_PRDATA[14]_INST_0_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[14]_INST_0_i_47_n_0\,
      I1 => \io_apb_PRDATA[14]_INST_0_i_48_n_0\,
      O => \io_apb_PRDATA[14]_INST_0_i_39_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[14]_INST_0_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[14]_INST_0_i_49_n_0\,
      I1 => \io_apb_PRDATA[14]_INST_0_i_50_n_0\,
      O => \io_apb_PRDATA[14]_INST_0_i_40_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[14]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DMAR_reg_n_0_[14]\,
      I1 => \DCR_reg_n_0_[14]\,
      I2 => io_apb_PADDR(3),
      I3 => \BDTR_reg_n_0_[14]\,
      I4 => io_apb_PADDR(2),
      I5 => \CCR_3_reg_n_0_[14]\,
      O => \io_apb_PRDATA[14]_INST_0_i_41_n_0\
    );
\io_apb_PRDATA[14]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DIER_reg_n_0_[14]\,
      I1 => \SMCR_reg_n_0_[14]\,
      I2 => io_apb_PADDR(3),
      I3 => \CR2_reg_n_0_[14]\,
      I4 => io_apb_PADDR(2),
      I5 => \CR1_reg_n_0_[14]\,
      O => \io_apb_PRDATA[14]_INST_0_i_47_n_0\
    );
\io_apb_PRDATA[14]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCMR2_reg_n_0_[14]\,
      I1 => \CCMR1_reg_n_0_[14]\,
      I2 => io_apb_PADDR(3),
      I3 => \EGR_reg_n_0_[14]\,
      I4 => io_apb_PADDR(2),
      I5 => \SR_reg_n_0_[14]\,
      O => \io_apb_PRDATA[14]_INST_0_i_48_n_0\
    );
\io_apb_PRDATA[14]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ARR_reg_n_0_[14]\,
      I1 => \PSC_reg_n_0_[14]\,
      I2 => io_apb_PADDR(3),
      I3 => \CNT__0\(14),
      I4 => io_apb_PADDR(2),
      I5 => \CCER_reg_n_0_[14]\,
      O => \io_apb_PRDATA[14]_INST_0_i_49_n_0\
    );
\io_apb_PRDATA[14]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[14]\,
      I1 => \CCR_1_reg_n_0_[14]\,
      I2 => io_apb_PADDR(3),
      I3 => \CCR_0_reg_n_0_[14]\,
      I4 => io_apb_PADDR(2),
      I5 => \RCR_reg_n_0_[14]\,
      O => \io_apb_PRDATA[14]_INST_0_i_50_n_0\
    );
\io_apb_PRDATA[15]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_51_n_0\,
      I1 => \io_apb_PRDATA[15]_INST_0_i_52_n_0\,
      I2 => io_apb_PADDR(5),
      I3 => io_apb_PADDR(6),
      I4 => \io_apb_PRDATA[15]_INST_0_i_53_n_0\,
      I5 => io_apb_PADDR(4),
      O => \io_apb_PADDR[5]_0\
    );
\io_apb_PRDATA[15]_INST_0_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_61_n_0\,
      I1 => \io_apb_PRDATA[15]_INST_0_i_62_n_0\,
      O => \io_apb_PRDATA[15]_INST_0_i_51_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[15]_INST_0_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_63_n_0\,
      I1 => \io_apb_PRDATA[15]_INST_0_i_64_n_0\,
      O => \io_apb_PRDATA[15]_INST_0_i_52_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[15]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DMAR_reg_n_0_[15]\,
      I1 => \DCR_reg_n_0_[15]\,
      I2 => io_apb_PADDR(3),
      I3 => \BDTR_reg_n_0_[15]\,
      I4 => io_apb_PADDR(2),
      I5 => \CCR_3_reg_n_0_[15]\,
      O => \io_apb_PRDATA[15]_INST_0_i_53_n_0\
    );
\io_apb_PRDATA[15]_INST_0_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DIER_reg_n_0_[15]\,
      I1 => \SMCR_reg_n_0_[15]\,
      I2 => io_apb_PADDR(3),
      I3 => \CR2_reg_n_0_[15]\,
      I4 => io_apb_PADDR(2),
      I5 => \CR1_reg_n_0_[15]\,
      O => \io_apb_PRDATA[15]_INST_0_i_61_n_0\
    );
\io_apb_PRDATA[15]_INST_0_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCMR2_reg_n_0_[15]\,
      I1 => \CCMR1_reg_n_0_[15]\,
      I2 => io_apb_PADDR(3),
      I3 => \EGR_reg_n_0_[15]\,
      I4 => io_apb_PADDR(2),
      I5 => \SR_reg_n_0_[15]\,
      O => \io_apb_PRDATA[15]_INST_0_i_62_n_0\
    );
\io_apb_PRDATA[15]_INST_0_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ARR_reg_n_0_[15]\,
      I1 => \PSC_reg_n_0_[15]\,
      I2 => io_apb_PADDR(3),
      I3 => \CNT__0\(15),
      I4 => io_apb_PADDR(2),
      I5 => \CCER_reg_n_0_[15]\,
      O => \io_apb_PRDATA[15]_INST_0_i_63_n_0\
    );
\io_apb_PRDATA[15]_INST_0_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[15]\,
      I1 => \CCR_1_reg_n_0_[15]\,
      I2 => io_apb_PADDR(3),
      I3 => \CCR_0_reg_n_0_[15]\,
      I4 => io_apb_PADDR(2),
      I5 => \RCR_reg_n_0_[15]\,
      O => \io_apb_PRDATA[15]_INST_0_i_64_n_0\
    );
\io_apb_PRDATA[1]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => \io_apb_PRDATA[1]_INST_0_i_34_n_0\,
      I2 => io_apb_PADDR(6),
      I3 => io_apb_PADDR(5),
      I4 => \io_apb_PRDATA[1]_INST_0_i_35_n_0\,
      I5 => io_apb_PADDR(0),
      O => \io_apb_PADDR[4]_9\
    );
\io_apb_PRDATA[1]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DMAR_reg_n_0_[1]\,
      I1 => \DCR_reg_n_0_[1]\,
      I2 => io_apb_PADDR(3),
      I3 => \BDTR_reg_n_0_[1]\,
      I4 => io_apb_PADDR(2),
      I5 => \CCR_3_reg_n_0_[1]\,
      O => \io_apb_PRDATA[1]_INST_0_i_34_n_0\
    );
\io_apb_PRDATA[1]_INST_0_i_35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \io_apb_PRDATA[1]_INST_0_i_46_n_0\,
      I1 => \io_apb_PRDATA[1]_INST_0_i_47_n_0\,
      O => \io_apb_PRDATA[1]_INST_0_i_35_n_0\,
      S => io_apb_PADDR(5)
    );
\io_apb_PRDATA[1]_INST_0_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[1]_INST_0_i_53_n_0\,
      I1 => \io_apb_PRDATA[1]_INST_0_i_54_n_0\,
      O => \io_apb_PRDATA[1]_INST_0_i_46_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[1]_INST_0_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[1]_INST_0_i_55_n_0\,
      I1 => \io_apb_PRDATA[1]_INST_0_i_56_n_0\,
      O => \io_apb_PRDATA[1]_INST_0_i_47_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[1]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DIER_reg_n_0_[1]\,
      I1 => \SMCR_reg_n_0_[1]\,
      I2 => io_apb_PADDR(3),
      I3 => \CR2_reg_n_0_[1]\,
      I4 => io_apb_PADDR(2),
      I5 => \CR1_reg_n_0_[1]\,
      O => \io_apb_PRDATA[1]_INST_0_i_53_n_0\
    );
\io_apb_PRDATA[1]_INST_0_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCMR2_reg_n_0_[1]\,
      I1 => \CCMR1_reg_n_0_[1]\,
      I2 => io_apb_PADDR(3),
      I3 => p_14_in(1),
      I4 => io_apb_PADDR(2),
      I5 => \SR_reg_n_0_[1]\,
      O => \io_apb_PRDATA[1]_INST_0_i_54_n_0\
    );
\io_apb_PRDATA[1]_INST_0_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ARR_reg_n_0_[1]\,
      I1 => \PSC_reg_n_0_[1]\,
      I2 => io_apb_PADDR(3),
      I3 => \CNT__0\(1),
      I4 => io_apb_PADDR(2),
      I5 => p_11_in(1),
      O => \io_apb_PRDATA[1]_INST_0_i_55_n_0\
    );
\io_apb_PRDATA[1]_INST_0_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[1]\,
      I1 => \CCR_1_reg_n_0_[1]\,
      I2 => io_apb_PADDR(3),
      I3 => \CCR_0_reg_n_0_[1]\,
      I4 => io_apb_PADDR(2),
      I5 => \RCR_reg_n_0_[1]\,
      O => \io_apb_PRDATA[1]_INST_0_i_56_n_0\
    );
\io_apb_PRDATA[2]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => \io_apb_PRDATA[2]_INST_0_i_33_n_0\,
      I2 => io_apb_PADDR(6),
      I3 => io_apb_PADDR(5),
      I4 => \io_apb_PRDATA[2]_INST_0_i_34_n_0\,
      I5 => io_apb_PADDR(0),
      O => \io_apb_PADDR[4]_8\
    );
\io_apb_PRDATA[2]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DMAR_reg_n_0_[2]\,
      I1 => \DCR_reg_n_0_[2]\,
      I2 => io_apb_PADDR(3),
      I3 => \BDTR_reg_n_0_[2]\,
      I4 => io_apb_PADDR(2),
      I5 => \CCR_3_reg_n_0_[2]\,
      O => \io_apb_PRDATA[2]_INST_0_i_33_n_0\
    );
\io_apb_PRDATA[2]_INST_0_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \io_apb_PRDATA[2]_INST_0_i_44_n_0\,
      I1 => \io_apb_PRDATA[2]_INST_0_i_45_n_0\,
      O => \io_apb_PRDATA[2]_INST_0_i_34_n_0\,
      S => io_apb_PADDR(5)
    );
\io_apb_PRDATA[2]_INST_0_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[2]_INST_0_i_52_n_0\,
      I1 => \io_apb_PRDATA[2]_INST_0_i_53_n_0\,
      O => \io_apb_PRDATA[2]_INST_0_i_44_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[2]_INST_0_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[2]_INST_0_i_54_n_0\,
      I1 => \io_apb_PRDATA[2]_INST_0_i_55_n_0\,
      O => \io_apb_PRDATA[2]_INST_0_i_45_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[2]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DIER_reg_n_0_[2]\,
      I1 => \SMCR_reg_n_0_[2]\,
      I2 => io_apb_PADDR(3),
      I3 => \CR2_reg_n_0_[2]\,
      I4 => io_apb_PADDR(2),
      I5 => \CR1_reg_n_0_[2]\,
      O => \io_apb_PRDATA[2]_INST_0_i_52_n_0\
    );
\io_apb_PRDATA[2]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCMR2_reg_n_0_[2]\,
      I1 => \CCMR1_reg_n_0_[2]\,
      I2 => io_apb_PADDR(3),
      I3 => p_14_in(2),
      I4 => io_apb_PADDR(2),
      I5 => \SR_reg_n_0_[2]\,
      O => \io_apb_PRDATA[2]_INST_0_i_53_n_0\
    );
\io_apb_PRDATA[2]_INST_0_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ARR_reg_n_0_[2]\,
      I1 => \PSC_reg_n_0_[2]\,
      I2 => io_apb_PADDR(3),
      I3 => \CNT__0\(2),
      I4 => io_apb_PADDR(2),
      I5 => p_11_in(2),
      O => \io_apb_PRDATA[2]_INST_0_i_54_n_0\
    );
\io_apb_PRDATA[2]_INST_0_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[2]\,
      I1 => \CCR_1_reg_n_0_[2]\,
      I2 => io_apb_PADDR(3),
      I3 => \CCR_0_reg_n_0_[2]\,
      I4 => io_apb_PADDR(2),
      I5 => \RCR_reg_n_0_[2]\,
      O => \io_apb_PRDATA[2]_INST_0_i_55_n_0\
    );
\io_apb_PRDATA[3]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => \io_apb_PRDATA[3]_INST_0_i_32_n_0\,
      I2 => io_apb_PADDR(6),
      I3 => io_apb_PADDR(5),
      I4 => \io_apb_PRDATA[3]_INST_0_i_33_n_0\,
      I5 => io_apb_PADDR(0),
      O => \io_apb_PADDR[4]_7\
    );
\io_apb_PRDATA[3]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DMAR_reg_n_0_[3]\,
      I1 => \DCR_reg_n_0_[3]\,
      I2 => io_apb_PADDR(3),
      I3 => \BDTR_reg_n_0_[3]\,
      I4 => io_apb_PADDR(2),
      I5 => \CCR_3_reg_n_0_[3]\,
      O => \io_apb_PRDATA[3]_INST_0_i_32_n_0\
    );
\io_apb_PRDATA[3]_INST_0_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \io_apb_PRDATA[3]_INST_0_i_43_n_0\,
      I1 => \io_apb_PRDATA[3]_INST_0_i_44_n_0\,
      O => \io_apb_PRDATA[3]_INST_0_i_33_n_0\,
      S => io_apb_PADDR(5)
    );
\io_apb_PRDATA[3]_INST_0_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[3]_INST_0_i_50_n_0\,
      I1 => \io_apb_PRDATA[3]_INST_0_i_51_n_0\,
      O => \io_apb_PRDATA[3]_INST_0_i_43_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[3]_INST_0_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[3]_INST_0_i_52_n_0\,
      I1 => \io_apb_PRDATA[3]_INST_0_i_53_n_0\,
      O => \io_apb_PRDATA[3]_INST_0_i_44_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[3]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DIER_reg_n_0_[3]\,
      I1 => \SMCR_reg_n_0_[3]\,
      I2 => io_apb_PADDR(3),
      I3 => \CR2_reg_n_0_[3]\,
      I4 => io_apb_PADDR(2),
      I5 => \CR1_reg_n_0_[3]\,
      O => \io_apb_PRDATA[3]_INST_0_i_50_n_0\
    );
\io_apb_PRDATA[3]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCMR2_reg_n_0_[3]\,
      I1 => \CCMR1_reg_n_0_[3]\,
      I2 => io_apb_PADDR(3),
      I3 => p_14_in(3),
      I4 => io_apb_PADDR(2),
      I5 => \SR_reg_n_0_[3]\,
      O => \io_apb_PRDATA[3]_INST_0_i_51_n_0\
    );
\io_apb_PRDATA[3]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ARR_reg_n_0_[3]\,
      I1 => \PSC_reg_n_0_[3]\,
      I2 => io_apb_PADDR(3),
      I3 => \CNT__0\(3),
      I4 => io_apb_PADDR(2),
      I5 => p_11_in(3),
      O => \io_apb_PRDATA[3]_INST_0_i_52_n_0\
    );
\io_apb_PRDATA[3]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[3]\,
      I1 => \CCR_1_reg_n_0_[3]\,
      I2 => io_apb_PADDR(3),
      I3 => \CCR_0_reg_n_0_[3]\,
      I4 => io_apb_PADDR(2),
      I5 => \RCR_reg_n_0_[3]\,
      O => \io_apb_PRDATA[3]_INST_0_i_53_n_0\
    );
\io_apb_PRDATA[4]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => \io_apb_PRDATA[4]_INST_0_i_32_n_0\,
      I2 => io_apb_PADDR(6),
      I3 => io_apb_PADDR(5),
      I4 => \io_apb_PRDATA[4]_INST_0_i_33_n_0\,
      I5 => io_apb_PADDR(0),
      O => \io_apb_PADDR[4]_6\
    );
\io_apb_PRDATA[4]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DMAR_reg_n_0_[4]\,
      I1 => \DCR_reg_n_0_[4]\,
      I2 => io_apb_PADDR(3),
      I3 => \BDTR_reg_n_0_[4]\,
      I4 => io_apb_PADDR(2),
      I5 => \CCR_3_reg_n_0_[4]\,
      O => \io_apb_PRDATA[4]_INST_0_i_32_n_0\
    );
\io_apb_PRDATA[4]_INST_0_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \io_apb_PRDATA[4]_INST_0_i_43_n_0\,
      I1 => \io_apb_PRDATA[4]_INST_0_i_44_n_0\,
      O => \io_apb_PRDATA[4]_INST_0_i_33_n_0\,
      S => io_apb_PADDR(5)
    );
\io_apb_PRDATA[4]_INST_0_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[4]_INST_0_i_51_n_0\,
      I1 => \io_apb_PRDATA[4]_INST_0_i_52_n_0\,
      O => \io_apb_PRDATA[4]_INST_0_i_43_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[4]_INST_0_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[4]_INST_0_i_53_n_0\,
      I1 => \io_apb_PRDATA[4]_INST_0_i_54_n_0\,
      O => \io_apb_PRDATA[4]_INST_0_i_44_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[4]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DIER_reg_n_0_[4]\,
      I1 => \SMCR_reg_n_0_[4]\,
      I2 => io_apb_PADDR(3),
      I3 => \CR2_reg_n_0_[4]\,
      I4 => io_apb_PADDR(2),
      I5 => \CR1_reg_n_0_[4]\,
      O => \io_apb_PRDATA[4]_INST_0_i_51_n_0\
    );
\io_apb_PRDATA[4]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCMR2_reg_n_0_[4]\,
      I1 => \CCMR1_reg_n_0_[4]\,
      I2 => io_apb_PADDR(3),
      I3 => p_14_in(4),
      I4 => io_apb_PADDR(2),
      I5 => \SR_reg_n_0_[4]\,
      O => \io_apb_PRDATA[4]_INST_0_i_52_n_0\
    );
\io_apb_PRDATA[4]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ARR_reg_n_0_[4]\,
      I1 => \PSC_reg_n_0_[4]\,
      I2 => io_apb_PADDR(3),
      I3 => \CNT__0\(4),
      I4 => io_apb_PADDR(2),
      I5 => \CCER_reg_n_0_[4]\,
      O => \io_apb_PRDATA[4]_INST_0_i_53_n_0\
    );
\io_apb_PRDATA[4]_INST_0_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[4]\,
      I1 => \CCR_1_reg_n_0_[4]\,
      I2 => io_apb_PADDR(3),
      I3 => \CCR_0_reg_n_0_[4]\,
      I4 => io_apb_PADDR(2),
      I5 => \RCR_reg_n_0_[4]\,
      O => \io_apb_PRDATA[4]_INST_0_i_54_n_0\
    );
\io_apb_PRDATA[5]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => \io_apb_PRDATA[5]_INST_0_i_32_n_0\,
      I2 => io_apb_PADDR(6),
      I3 => io_apb_PADDR(5),
      I4 => \io_apb_PRDATA[5]_INST_0_i_33_n_0\,
      I5 => io_apb_PADDR(0),
      O => \io_apb_PADDR[4]_5\
    );
\io_apb_PRDATA[5]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DMAR_reg_n_0_[5]\,
      I1 => \DCR_reg_n_0_[5]\,
      I2 => io_apb_PADDR(3),
      I3 => \BDTR_reg_n_0_[5]\,
      I4 => io_apb_PADDR(2),
      I5 => \CCR_3_reg_n_0_[5]\,
      O => \io_apb_PRDATA[5]_INST_0_i_32_n_0\
    );
\io_apb_PRDATA[5]_INST_0_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \io_apb_PRDATA[5]_INST_0_i_43_n_0\,
      I1 => \io_apb_PRDATA[5]_INST_0_i_44_n_0\,
      O => \io_apb_PRDATA[5]_INST_0_i_33_n_0\,
      S => io_apb_PADDR(5)
    );
\io_apb_PRDATA[5]_INST_0_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[5]_INST_0_i_50_n_0\,
      I1 => \io_apb_PRDATA[5]_INST_0_i_51_n_0\,
      O => \io_apb_PRDATA[5]_INST_0_i_43_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[5]_INST_0_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[5]_INST_0_i_52_n_0\,
      I1 => \io_apb_PRDATA[5]_INST_0_i_53_n_0\,
      O => \io_apb_PRDATA[5]_INST_0_i_44_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[5]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DIER_reg_n_0_[5]\,
      I1 => \SMCR_reg_n_0_[5]\,
      I2 => io_apb_PADDR(3),
      I3 => \CR2_reg_n_0_[5]\,
      I4 => io_apb_PADDR(2),
      I5 => \CR1_reg_n_0_[5]\,
      O => \io_apb_PRDATA[5]_INST_0_i_50_n_0\
    );
\io_apb_PRDATA[5]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCMR2_reg_n_0_[5]\,
      I1 => \CCMR1_reg_n_0_[5]\,
      I2 => io_apb_PADDR(3),
      I3 => p_14_in(5),
      I4 => io_apb_PADDR(2),
      I5 => \SR_reg_n_0_[5]\,
      O => \io_apb_PRDATA[5]_INST_0_i_51_n_0\
    );
\io_apb_PRDATA[5]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ARR_reg_n_0_[5]\,
      I1 => \PSC_reg_n_0_[5]\,
      I2 => io_apb_PADDR(3),
      I3 => \CNT__0\(5),
      I4 => io_apb_PADDR(2),
      I5 => \CCER_reg_n_0_[5]\,
      O => \io_apb_PRDATA[5]_INST_0_i_52_n_0\
    );
\io_apb_PRDATA[5]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[5]\,
      I1 => \CCR_1_reg_n_0_[5]\,
      I2 => io_apb_PADDR(3),
      I3 => \CCR_0_reg_n_0_[5]\,
      I4 => io_apb_PADDR(2),
      I5 => \RCR_reg_n_0_[5]\,
      O => \io_apb_PRDATA[5]_INST_0_i_53_n_0\
    );
\io_apb_PRDATA[6]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => \io_apb_PRDATA[6]_INST_0_i_32_n_0\,
      I2 => io_apb_PADDR(6),
      I3 => io_apb_PADDR(5),
      I4 => \io_apb_PRDATA[6]_INST_0_i_33_n_0\,
      I5 => io_apb_PADDR(0),
      O => \io_apb_PADDR[4]_4\
    );
\io_apb_PRDATA[6]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DMAR_reg_n_0_[6]\,
      I1 => \DCR_reg_n_0_[6]\,
      I2 => io_apb_PADDR(3),
      I3 => \BDTR_reg_n_0_[6]\,
      I4 => io_apb_PADDR(2),
      I5 => \CCR_3_reg_n_0_[6]\,
      O => \io_apb_PRDATA[6]_INST_0_i_32_n_0\
    );
\io_apb_PRDATA[6]_INST_0_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \io_apb_PRDATA[6]_INST_0_i_44_n_0\,
      I1 => \io_apb_PRDATA[6]_INST_0_i_45_n_0\,
      O => \io_apb_PRDATA[6]_INST_0_i_33_n_0\,
      S => io_apb_PADDR(5)
    );
\io_apb_PRDATA[6]_INST_0_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[6]_INST_0_i_52_n_0\,
      I1 => \io_apb_PRDATA[6]_INST_0_i_53_n_0\,
      O => \io_apb_PRDATA[6]_INST_0_i_44_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[6]_INST_0_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[6]_INST_0_i_54_n_0\,
      I1 => \io_apb_PRDATA[6]_INST_0_i_55_n_0\,
      O => \io_apb_PRDATA[6]_INST_0_i_45_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[6]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DIER_reg_n_0_[6]\,
      I1 => \SMCR_reg_n_0_[6]\,
      I2 => io_apb_PADDR(3),
      I3 => \CR2_reg_n_0_[6]\,
      I4 => io_apb_PADDR(2),
      I5 => \CR1_reg_n_0_[6]\,
      O => \io_apb_PRDATA[6]_INST_0_i_52_n_0\
    );
\io_apb_PRDATA[6]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCMR2_reg_n_0_[6]\,
      I1 => \CCMR1_reg_n_0_[6]\,
      I2 => io_apb_PADDR(3),
      I3 => p_14_in(6),
      I4 => io_apb_PADDR(2),
      I5 => \SR_reg_n_0_[6]\,
      O => \io_apb_PRDATA[6]_INST_0_i_53_n_0\
    );
\io_apb_PRDATA[6]_INST_0_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ARR_reg_n_0_[6]\,
      I1 => \PSC_reg_n_0_[6]\,
      I2 => io_apb_PADDR(3),
      I3 => \CNT__0\(6),
      I4 => io_apb_PADDR(2),
      I5 => \CCER_reg_n_0_[6]\,
      O => \io_apb_PRDATA[6]_INST_0_i_54_n_0\
    );
\io_apb_PRDATA[6]_INST_0_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[6]\,
      I1 => \CCR_1_reg_n_0_[6]\,
      I2 => io_apb_PADDR(3),
      I3 => \CCR_0_reg_n_0_[6]\,
      I4 => io_apb_PADDR(2),
      I5 => \RCR_reg_n_0_[6]\,
      O => \io_apb_PRDATA[6]_INST_0_i_55_n_0\
    );
\io_apb_PRDATA[7]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => \io_apb_PRDATA[7]_INST_0_i_32_n_0\,
      I2 => io_apb_PADDR(6),
      I3 => io_apb_PADDR(5),
      I4 => \io_apb_PRDATA[7]_INST_0_i_33_n_0\,
      I5 => io_apb_PADDR(0),
      O => \io_apb_PADDR[4]_3\
    );
\io_apb_PRDATA[7]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DMAR_reg_n_0_[7]\,
      I1 => \DCR_reg_n_0_[7]\,
      I2 => io_apb_PADDR(3),
      I3 => \BDTR_reg_n_0_[7]\,
      I4 => io_apb_PADDR(2),
      I5 => \CCR_3_reg_n_0_[7]\,
      O => \io_apb_PRDATA[7]_INST_0_i_32_n_0\
    );
\io_apb_PRDATA[7]_INST_0_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \io_apb_PRDATA[7]_INST_0_i_45_n_0\,
      I1 => \io_apb_PRDATA[7]_INST_0_i_46_n_0\,
      O => \io_apb_PRDATA[7]_INST_0_i_33_n_0\,
      S => io_apb_PADDR(5)
    );
\io_apb_PRDATA[7]_INST_0_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[7]_INST_0_i_53_n_0\,
      I1 => \io_apb_PRDATA[7]_INST_0_i_54_n_0\,
      O => \io_apb_PRDATA[7]_INST_0_i_45_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[7]_INST_0_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[7]_INST_0_i_55_n_0\,
      I1 => \io_apb_PRDATA[7]_INST_0_i_56_n_0\,
      O => \io_apb_PRDATA[7]_INST_0_i_46_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[7]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DIER_reg_n_0_[7]\,
      I1 => \SMCR_reg_n_0_[7]\,
      I2 => io_apb_PADDR(3),
      I3 => \CR2_reg_n_0_[7]\,
      I4 => io_apb_PADDR(2),
      I5 => \CR1_reg_n_0_[7]\,
      O => \io_apb_PRDATA[7]_INST_0_i_53_n_0\
    );
\io_apb_PRDATA[7]_INST_0_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCMR2_reg_n_0_[7]\,
      I1 => \CCMR1_reg_n_0_[7]\,
      I2 => io_apb_PADDR(3),
      I3 => \EGR_reg_n_0_[7]\,
      I4 => io_apb_PADDR(2),
      I5 => \SR_reg_n_0_[7]\,
      O => \io_apb_PRDATA[7]_INST_0_i_54_n_0\
    );
\io_apb_PRDATA[7]_INST_0_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ARR_reg_n_0_[7]\,
      I1 => \PSC_reg_n_0_[7]\,
      I2 => io_apb_PADDR(3),
      I3 => \CNT__0\(7),
      I4 => io_apb_PADDR(2),
      I5 => \CCER_reg_n_0_[7]\,
      O => \io_apb_PRDATA[7]_INST_0_i_55_n_0\
    );
\io_apb_PRDATA[7]_INST_0_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[7]\,
      I1 => \CCR_1_reg_n_0_[7]\,
      I2 => io_apb_PADDR(3),
      I3 => \CCR_0_reg_n_0_[7]\,
      I4 => io_apb_PADDR(2),
      I5 => \RCR_reg_n_0_[7]\,
      O => \io_apb_PRDATA[7]_INST_0_i_56_n_0\
    );
\io_apb_PRDATA[8]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => \io_apb_PRDATA[8]_INST_0_i_35_n_0\,
      I2 => io_apb_PADDR(6),
      I3 => io_apb_PADDR(5),
      I4 => \io_apb_PRDATA[8]_INST_0_i_36_n_0\,
      I5 => io_apb_PADDR(0),
      O => \io_apb_PADDR[4]_2\
    );
\io_apb_PRDATA[8]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DMAR_reg_n_0_[8]\,
      I1 => \DCR_reg_n_0_[8]\,
      I2 => io_apb_PADDR(3),
      I3 => \BDTR_reg_n_0_[8]\,
      I4 => io_apb_PADDR(2),
      I5 => \CCR_3_reg_n_0_[8]\,
      O => \io_apb_PRDATA[8]_INST_0_i_35_n_0\
    );
\io_apb_PRDATA[8]_INST_0_i_36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \io_apb_PRDATA[8]_INST_0_i_53_n_0\,
      I1 => \io_apb_PRDATA[8]_INST_0_i_54_n_0\,
      O => \io_apb_PRDATA[8]_INST_0_i_36_n_0\,
      S => io_apb_PADDR(5)
    );
\io_apb_PRDATA[8]_INST_0_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[8]_INST_0_i_60_n_0\,
      I1 => \io_apb_PRDATA[8]_INST_0_i_61_n_0\,
      O => \io_apb_PRDATA[8]_INST_0_i_53_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[8]_INST_0_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[8]_INST_0_i_62_n_0\,
      I1 => \io_apb_PRDATA[8]_INST_0_i_63_n_0\,
      O => \io_apb_PRDATA[8]_INST_0_i_54_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[8]_INST_0_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DIER_reg_n_0_[8]\,
      I1 => \SMCR_reg_n_0_[8]\,
      I2 => io_apb_PADDR(3),
      I3 => \CR2_reg_n_0_[8]\,
      I4 => io_apb_PADDR(2),
      I5 => \CR1_reg_n_0_[8]\,
      O => \io_apb_PRDATA[8]_INST_0_i_60_n_0\
    );
\io_apb_PRDATA[8]_INST_0_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCMR2_reg_n_0_[8]\,
      I1 => \CCMR1_reg_n_0_[8]\,
      I2 => io_apb_PADDR(3),
      I3 => \EGR_reg_n_0_[8]\,
      I4 => io_apb_PADDR(2),
      I5 => \SR_reg_n_0_[8]\,
      O => \io_apb_PRDATA[8]_INST_0_i_61_n_0\
    );
\io_apb_PRDATA[8]_INST_0_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ARR_reg_n_0_[8]\,
      I1 => \PSC_reg_n_0_[8]\,
      I2 => io_apb_PADDR(3),
      I3 => \CNT__0\(8),
      I4 => io_apb_PADDR(2),
      I5 => \CCER_reg_n_0_[8]\,
      O => \io_apb_PRDATA[8]_INST_0_i_62_n_0\
    );
\io_apb_PRDATA[8]_INST_0_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[8]\,
      I1 => \CCR_1_reg_n_0_[8]\,
      I2 => io_apb_PADDR(3),
      I3 => \CCR_0_reg_n_0_[8]\,
      I4 => io_apb_PADDR(2),
      I5 => \RCR_reg_n_0_[8]\,
      O => \io_apb_PRDATA[8]_INST_0_i_63_n_0\
    );
\io_apb_PRDATA[9]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => \io_apb_PRDATA[9]_INST_0_i_26_n_0\,
      I2 => io_apb_PADDR(6),
      I3 => io_apb_PADDR(5),
      I4 => \io_apb_PRDATA[9]_INST_0_i_27_n_0\,
      I5 => io_apb_PADDR(0),
      O => \io_apb_PADDR[4]_1\
    );
\io_apb_PRDATA[9]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DMAR_reg_n_0_[9]\,
      I1 => \DCR_reg_n_0_[9]\,
      I2 => io_apb_PADDR(3),
      I3 => \BDTR_reg_n_0_[9]\,
      I4 => io_apb_PADDR(2),
      I5 => \CCR_3_reg_n_0_[9]\,
      O => \io_apb_PRDATA[9]_INST_0_i_26_n_0\
    );
\io_apb_PRDATA[9]_INST_0_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \io_apb_PRDATA[9]_INST_0_i_42_n_0\,
      I1 => \io_apb_PRDATA[9]_INST_0_i_43_n_0\,
      O => \io_apb_PRDATA[9]_INST_0_i_27_n_0\,
      S => io_apb_PADDR(5)
    );
\io_apb_PRDATA[9]_INST_0_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[9]_INST_0_i_49_n_0\,
      I1 => \io_apb_PRDATA[9]_INST_0_i_50_n_0\,
      O => \io_apb_PRDATA[9]_INST_0_i_42_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[9]_INST_0_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[9]_INST_0_i_51_n_0\,
      I1 => \io_apb_PRDATA[9]_INST_0_i_52_n_0\,
      O => \io_apb_PRDATA[9]_INST_0_i_43_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[9]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DIER_reg_n_0_[9]\,
      I1 => \SMCR_reg_n_0_[9]\,
      I2 => io_apb_PADDR(3),
      I3 => \CR2_reg_n_0_[9]\,
      I4 => io_apb_PADDR(2),
      I5 => \CR1_reg_n_0_[9]\,
      O => \io_apb_PRDATA[9]_INST_0_i_49_n_0\
    );
\io_apb_PRDATA[9]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCMR2_reg_n_0_[9]\,
      I1 => \CCMR1_reg_n_0_[9]\,
      I2 => io_apb_PADDR(3),
      I3 => \EGR_reg_n_0_[9]\,
      I4 => io_apb_PADDR(2),
      I5 => \SR_reg_n_0_[9]\,
      O => \io_apb_PRDATA[9]_INST_0_i_50_n_0\
    );
\io_apb_PRDATA[9]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ARR_reg_n_0_[9]\,
      I1 => \PSC_reg_n_0_[9]\,
      I2 => io_apb_PADDR(3),
      I3 => \CNT__0\(9),
      I4 => io_apb_PADDR(2),
      I5 => \CCER_reg_n_0_[9]\,
      O => \io_apb_PRDATA[9]_INST_0_i_51_n_0\
    );
\io_apb_PRDATA[9]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[9]\,
      I1 => \CCR_1_reg_n_0_[9]\,
      I2 => io_apb_PADDR(3),
      I3 => \CCR_0_reg_n_0_[9]\,
      I4 => io_apb_PADDR(2),
      I5 => \RCR_reg_n_0_[9]\,
      O => \io_apb_PRDATA[9]_INST_0_i_52_n_0\
    );
\io_interrupt[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_16_in(0),
      I1 => p_15_in_0(0),
      I2 => Q(0),
      I3 => p_15_in(0),
      O => io_interrupt(0)
    );
\prescaler[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => prescaler_reg(0),
      I1 => when_apb3tim_l89,
      O => \prescaler[0]_i_2_n_0\
    );
\prescaler[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => prescaler_reg(3),
      I1 => when_apb3tim_l89,
      O => \prescaler[0]_i_3_n_0\
    );
\prescaler[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => prescaler_reg(2),
      I1 => when_apb3tim_l89,
      O => \prescaler[0]_i_4_n_0\
    );
\prescaler[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => prescaler_reg(1),
      I1 => when_apb3tim_l89,
      O => \prescaler[0]_i_5_n_0\
    );
\prescaler[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => prescaler_reg(0),
      I1 => when_apb3tim_l89,
      O => \prescaler[0]_i_6_n_0\
    );
\prescaler[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => prescaler_reg(15),
      I1 => when_apb3tim_l89,
      O => \prescaler[12]_i_2_n_0\
    );
\prescaler[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => prescaler_reg(14),
      I1 => when_apb3tim_l89,
      O => \prescaler[12]_i_3_n_0\
    );
\prescaler[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => prescaler_reg(13),
      I1 => when_apb3tim_l89,
      O => \prescaler[12]_i_4_n_0\
    );
\prescaler[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => prescaler_reg(12),
      I1 => when_apb3tim_l89,
      O => \prescaler[12]_i_5_n_0\
    );
\prescaler[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => prescaler_reg(7),
      I1 => when_apb3tim_l89,
      O => \prescaler[4]_i_2_n_0\
    );
\prescaler[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => prescaler_reg(6),
      I1 => when_apb3tim_l89,
      O => \prescaler[4]_i_3_n_0\
    );
\prescaler[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => prescaler_reg(5),
      I1 => when_apb3tim_l89,
      O => \prescaler[4]_i_4_n_0\
    );
\prescaler[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => prescaler_reg(4),
      I1 => when_apb3tim_l89,
      O => \prescaler[4]_i_5_n_0\
    );
\prescaler[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => prescaler_reg(11),
      I1 => when_apb3tim_l89,
      O => \prescaler[8]_i_2_n_0\
    );
\prescaler[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => prescaler_reg(10),
      I1 => when_apb3tim_l89,
      O => \prescaler[8]_i_3_n_0\
    );
\prescaler[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => prescaler_reg(9),
      I1 => when_apb3tim_l89,
      O => \prescaler[8]_i_4_n_0\
    );
\prescaler[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => prescaler_reg(8),
      I1 => when_apb3tim_l89,
      O => \prescaler[8]_i_5_n_0\
    );
\prescaler_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => when_apb3tim_l87,
      CLR => reset,
      D => \prescaler_reg[0]_i_1_n_7\,
      Q => prescaler_reg(0)
    );
\prescaler_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \prescaler_reg[0]_i_1_n_0\,
      CO(2) => \prescaler_reg[0]_i_1_n_1\,
      CO(1) => \prescaler_reg[0]_i_1_n_2\,
      CO(0) => \prescaler_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \prescaler[0]_i_2_n_0\,
      O(3) => \prescaler_reg[0]_i_1_n_4\,
      O(2) => \prescaler_reg[0]_i_1_n_5\,
      O(1) => \prescaler_reg[0]_i_1_n_6\,
      O(0) => \prescaler_reg[0]_i_1_n_7\,
      S(3) => \prescaler[0]_i_3_n_0\,
      S(2) => \prescaler[0]_i_4_n_0\,
      S(1) => \prescaler[0]_i_5_n_0\,
      S(0) => \prescaler[0]_i_6_n_0\
    );
\prescaler_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => when_apb3tim_l87,
      CLR => reset,
      D => \prescaler_reg[8]_i_1_n_5\,
      Q => prescaler_reg(10)
    );
\prescaler_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => when_apb3tim_l87,
      CLR => reset,
      D => \prescaler_reg[8]_i_1_n_4\,
      Q => prescaler_reg(11)
    );
\prescaler_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => when_apb3tim_l87,
      CLR => reset,
      D => \prescaler_reg[12]_i_1_n_7\,
      Q => prescaler_reg(12)
    );
\prescaler_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \prescaler_reg[8]_i_1_n_0\,
      CO(3) => \NLW_prescaler_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \prescaler_reg[12]_i_1_n_1\,
      CO(1) => \prescaler_reg[12]_i_1_n_2\,
      CO(0) => \prescaler_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \prescaler_reg[12]_i_1_n_4\,
      O(2) => \prescaler_reg[12]_i_1_n_5\,
      O(1) => \prescaler_reg[12]_i_1_n_6\,
      O(0) => \prescaler_reg[12]_i_1_n_7\,
      S(3) => \prescaler[12]_i_2_n_0\,
      S(2) => \prescaler[12]_i_3_n_0\,
      S(1) => \prescaler[12]_i_4_n_0\,
      S(0) => \prescaler[12]_i_5_n_0\
    );
\prescaler_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => when_apb3tim_l87,
      CLR => reset,
      D => \prescaler_reg[12]_i_1_n_6\,
      Q => prescaler_reg(13)
    );
\prescaler_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => when_apb3tim_l87,
      CLR => reset,
      D => \prescaler_reg[12]_i_1_n_5\,
      Q => prescaler_reg(14)
    );
\prescaler_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => when_apb3tim_l87,
      CLR => reset,
      D => \prescaler_reg[12]_i_1_n_4\,
      Q => prescaler_reg(15)
    );
\prescaler_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => when_apb3tim_l87,
      CLR => reset,
      D => \prescaler_reg[0]_i_1_n_6\,
      Q => prescaler_reg(1)
    );
\prescaler_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => when_apb3tim_l87,
      CLR => reset,
      D => \prescaler_reg[0]_i_1_n_5\,
      Q => prescaler_reg(2)
    );
\prescaler_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => when_apb3tim_l87,
      CLR => reset,
      D => \prescaler_reg[0]_i_1_n_4\,
      Q => prescaler_reg(3)
    );
\prescaler_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => when_apb3tim_l87,
      CLR => reset,
      D => \prescaler_reg[4]_i_1_n_7\,
      Q => prescaler_reg(4)
    );
\prescaler_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \prescaler_reg[0]_i_1_n_0\,
      CO(3) => \prescaler_reg[4]_i_1_n_0\,
      CO(2) => \prescaler_reg[4]_i_1_n_1\,
      CO(1) => \prescaler_reg[4]_i_1_n_2\,
      CO(0) => \prescaler_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \prescaler_reg[4]_i_1_n_4\,
      O(2) => \prescaler_reg[4]_i_1_n_5\,
      O(1) => \prescaler_reg[4]_i_1_n_6\,
      O(0) => \prescaler_reg[4]_i_1_n_7\,
      S(3) => \prescaler[4]_i_2_n_0\,
      S(2) => \prescaler[4]_i_3_n_0\,
      S(1) => \prescaler[4]_i_4_n_0\,
      S(0) => \prescaler[4]_i_5_n_0\
    );
\prescaler_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => when_apb3tim_l87,
      CLR => reset,
      D => \prescaler_reg[4]_i_1_n_6\,
      Q => prescaler_reg(5)
    );
\prescaler_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => when_apb3tim_l87,
      CLR => reset,
      D => \prescaler_reg[4]_i_1_n_5\,
      Q => prescaler_reg(6)
    );
\prescaler_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => when_apb3tim_l87,
      CLR => reset,
      D => \prescaler_reg[4]_i_1_n_4\,
      Q => prescaler_reg(7)
    );
\prescaler_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => when_apb3tim_l87,
      CLR => reset,
      D => \prescaler_reg[8]_i_1_n_7\,
      Q => prescaler_reg(8)
    );
\prescaler_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \prescaler_reg[4]_i_1_n_0\,
      CO(3) => \prescaler_reg[8]_i_1_n_0\,
      CO(2) => \prescaler_reg[8]_i_1_n_1\,
      CO(1) => \prescaler_reg[8]_i_1_n_2\,
      CO(0) => \prescaler_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \prescaler_reg[8]_i_1_n_4\,
      O(2) => \prescaler_reg[8]_i_1_n_5\,
      O(1) => \prescaler_reg[8]_i_1_n_6\,
      O(0) => \prescaler_reg[8]_i_1_n_7\,
      S(3) => \prescaler[8]_i_2_n_0\,
      S(2) => \prescaler[8]_i_3_n_0\,
      S(1) => \prescaler[8]_i_4_n_0\,
      S(0) => \prescaler[8]_i_5_n_0\
    );
\prescaler_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => when_apb3tim_l87,
      CLR => reset,
      D => \prescaler_reg[8]_i_1_n_6\,
      Q => prescaler_reg(9)
    );
when_apb3tim_l89_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => when_apb3tim_l89_carry_n_0,
      CO(2) => when_apb3tim_l89_carry_n_1,
      CO(1) => when_apb3tim_l89_carry_n_2,
      CO(0) => when_apb3tim_l89_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_when_apb3tim_l89_carry_O_UNCONNECTED(3 downto 0),
      S(3) => when_apb3tim_l89_carry_i_1_n_0,
      S(2) => when_apb3tim_l89_carry_i_2_n_0,
      S(1) => when_apb3tim_l89_carry_i_3_n_0,
      S(0) => when_apb3tim_l89_carry_i_4_n_0
    );
\when_apb3tim_l89_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => when_apb3tim_l89_carry_n_0,
      CO(3 downto 2) => \NLW_when_apb3tim_l89_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => when_apb3tim_l89,
      CO(0) => \when_apb3tim_l89_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_when_apb3tim_l89_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \when_apb3tim_l89_carry__0_i_1_n_0\,
      S(0) => \when_apb3tim_l89_carry__0_i_2_n_0\
    );
\when_apb3tim_l89_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PSC_reg_n_0_[15]\,
      I1 => prescaler_reg(15),
      O => \when_apb3tim_l89_carry__0_i_1_n_0\
    );
\when_apb3tim_l89_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => prescaler_reg(12),
      I1 => \PSC_reg_n_0_[12]\,
      I2 => \PSC_reg_n_0_[14]\,
      I3 => prescaler_reg(14),
      I4 => \PSC_reg_n_0_[13]\,
      I5 => prescaler_reg(13),
      O => \when_apb3tim_l89_carry__0_i_2_n_0\
    );
when_apb3tim_l89_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => prescaler_reg(9),
      I1 => \PSC_reg_n_0_[9]\,
      I2 => \PSC_reg_n_0_[11]\,
      I3 => prescaler_reg(11),
      I4 => \PSC_reg_n_0_[10]\,
      I5 => prescaler_reg(10),
      O => when_apb3tim_l89_carry_i_1_n_0
    );
when_apb3tim_l89_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => prescaler_reg(6),
      I1 => \PSC_reg_n_0_[6]\,
      I2 => \PSC_reg_n_0_[8]\,
      I3 => prescaler_reg(8),
      I4 => \PSC_reg_n_0_[7]\,
      I5 => prescaler_reg(7),
      O => when_apb3tim_l89_carry_i_2_n_0
    );
when_apb3tim_l89_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => prescaler_reg(3),
      I1 => \PSC_reg_n_0_[3]\,
      I2 => \PSC_reg_n_0_[5]\,
      I3 => prescaler_reg(5),
      I4 => \PSC_reg_n_0_[4]\,
      I5 => prescaler_reg(4),
      O => when_apb3tim_l89_carry_i_3_n_0
    );
when_apb3tim_l89_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => prescaler_reg(0),
      I1 => \PSC_reg_n_0_[0]\,
      I2 => \PSC_reg_n_0_[2]\,
      I3 => prescaler_reg(2),
      I4 => \PSC_reg_n_0_[1]\,
      I5 => prescaler_reg(1),
      O => when_apb3tim_l89_carry_i_4_n_0
    );
when_apb3tim_l93_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => when_apb3tim_l93_carry_n_0,
      CO(2) => when_apb3tim_l93_carry_n_1,
      CO(1) => when_apb3tim_l93_carry_n_2,
      CO(0) => when_apb3tim_l93_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_when_apb3tim_l93_carry_O_UNCONNECTED(3 downto 0),
      S(3) => when_apb3tim_l93_carry_i_1_n_0,
      S(2) => when_apb3tim_l93_carry_i_2_n_0,
      S(1) => when_apb3tim_l93_carry_i_3_n_0,
      S(0) => when_apb3tim_l93_carry_i_4_n_0
    );
\when_apb3tim_l93_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => when_apb3tim_l93_carry_n_0,
      CO(3 downto 2) => \NLW_when_apb3tim_l93_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => when_apb3tim_l93,
      CO(0) => \when_apb3tim_l93_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_when_apb3tim_l93_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \when_apb3tim_l93_carry__0_i_1_n_0\,
      S(0) => \when_apb3tim_l93_carry__0_i_2_n_0\
    );
\when_apb3tim_l93_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ARR_reg_n_0_[15]\,
      I1 => \CNT__0\(15),
      O => \when_apb3tim_l93_carry__0_i_1_n_0\
    );
\when_apb3tim_l93_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \CNT__0\(12),
      I1 => \ARR_reg_n_0_[12]\,
      I2 => \ARR_reg_n_0_[14]\,
      I3 => \CNT__0\(14),
      I4 => \ARR_reg_n_0_[13]\,
      I5 => \CNT__0\(13),
      O => \when_apb3tim_l93_carry__0_i_2_n_0\
    );
when_apb3tim_l93_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \CNT__0\(9),
      I1 => \ARR_reg_n_0_[9]\,
      I2 => \ARR_reg_n_0_[11]\,
      I3 => \CNT__0\(11),
      I4 => \ARR_reg_n_0_[10]\,
      I5 => \CNT__0\(10),
      O => when_apb3tim_l93_carry_i_1_n_0
    );
when_apb3tim_l93_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \CNT__0\(6),
      I1 => \ARR_reg_n_0_[6]\,
      I2 => \ARR_reg_n_0_[8]\,
      I3 => \CNT__0\(8),
      I4 => \ARR_reg_n_0_[7]\,
      I5 => \CNT__0\(7),
      O => when_apb3tim_l93_carry_i_2_n_0
    );
when_apb3tim_l93_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \CNT__0\(3),
      I1 => \ARR_reg_n_0_[3]\,
      I2 => \ARR_reg_n_0_[5]\,
      I3 => \CNT__0\(5),
      I4 => \ARR_reg_n_0_[4]\,
      I5 => \CNT__0\(4),
      O => when_apb3tim_l93_carry_i_3_n_0
    );
when_apb3tim_l93_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \CNT__0\(0),
      I1 => \ARR_reg_n_0_[0]\,
      I2 => \ARR_reg_n_0_[2]\,
      I3 => \CNT__0\(2),
      I4 => \ARR_reg_n_0_[1]\,
      I5 => \CNT__0\(1),
      O => when_apb3tim_l93_carry_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_Apb3Tim_7 is
  port (
    io_ch : out STD_LOGIC_VECTOR ( 3 downto 0 );
    io_apb_decoder_io_output_PSEL : out STD_LOGIC_VECTOR ( 0 to 0 );
    io_apb_PADDR_2_sp_1 : out STD_LOGIC;
    \selIndex_reg[0]\ : out STD_LOGIC;
    \selIndex_reg[0]_0\ : out STD_LOGIC;
    \selIndex_reg[0]_1\ : out STD_LOGIC;
    \selIndex_reg[0]_2\ : out STD_LOGIC;
    \selIndex_reg[0]_3\ : out STD_LOGIC;
    \selIndex_reg[0]_4\ : out STD_LOGIC;
    \selIndex_reg[0]_5\ : out STD_LOGIC;
    \selIndex_reg[0]_6\ : out STD_LOGIC;
    \selIndex_reg[0]_7\ : out STD_LOGIC;
    \selIndex_reg[0]_8\ : out STD_LOGIC;
    \selIndex_reg[0]_9\ : out STD_LOGIC;
    \selIndex_reg[0]_10\ : out STD_LOGIC;
    timCtrl_io_apb_PRDATA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    io_apb_PADDR_1_sp_1 : out STD_LOGIC;
    io_apb_PADDR_5_sp_1 : out STD_LOGIC;
    \DIER_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_15_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    io_apb_PADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    io_apb_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    wdgCtrl_io_apb_PRDATA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \io_apb_PRDATA[11]_INST_0_i_2\ : in STD_LOGIC;
    selIndex : in STD_LOGIC;
    \io_apb_PRDATA[10]_INST_0_i_2\ : in STD_LOGIC;
    \io_apb_PRDATA[9]_INST_0_i_2\ : in STD_LOGIC;
    \io_apb_PRDATA[8]_INST_0_i_2\ : in STD_LOGIC;
    \io_apb_PRDATA[7]_INST_0_i_2\ : in STD_LOGIC;
    \io_apb_PRDATA[6]_INST_0_i_2\ : in STD_LOGIC;
    \io_apb_PRDATA[5]_INST_0_i_2\ : in STD_LOGIC;
    \io_apb_PRDATA[4]_INST_0_i_2\ : in STD_LOGIC;
    \io_apb_PRDATA[3]_INST_0_i_2\ : in STD_LOGIC;
    \io_apb_PRDATA[2]_INST_0_i_2\ : in STD_LOGIC;
    \io_apb_PRDATA[1]_INST_0_i_2\ : in STD_LOGIC;
    \io_apb_PRDATA[0]_INST_0_i_2\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_8\ : in STD_LOGIC;
    \io_apb_PRDATA[14]_INST_0_i_5\ : in STD_LOGIC;
    \io_apb_PRDATA[13]_INST_0_i_5\ : in STD_LOGIC;
    \io_apb_PRDATA[12]_INST_0_i_5\ : in STD_LOGIC;
    \DMAR_reg[0]_0\ : in STD_LOGIC;
    \CCR_3_reg[0]_0\ : in STD_LOGIC;
    \DCR_reg[0]_0\ : in STD_LOGIC;
    \CR1_reg[0]_0\ : in STD_LOGIC;
    \SMCR_reg[0]_0\ : in STD_LOGIC;
    \CCMR2_reg[0]_0\ : in STD_LOGIC;
    io_apb_PWDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \CCMR1_reg[0]_0\ : in STD_LOGIC;
    \CCER_reg[0]_0\ : in STD_LOGIC;
    \PSC_reg[0]_0\ : in STD_LOGIC;
    \CCR_1_reg[0]_0\ : in STD_LOGIC;
    \CCR_0_reg[0]_0\ : in STD_LOGIC;
    \CCR_2_reg[0]_0\ : in STD_LOGIC;
    io_apb_PENABLE : in STD_LOGIC;
    io_apb_PWRITE : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_Apb3Periph_0_0_Apb3Tim_7 : entity is "Apb3Tim";
end sys_Apb3Periph_0_0_Apb3Tim_7;

architecture STRUCTURE of sys_Apb3Periph_0_0_Apb3Tim_7 is
  signal ARR : STD_LOGIC;
  signal \ARR_reg_n_0_[0]\ : STD_LOGIC;
  signal \ARR_reg_n_0_[10]\ : STD_LOGIC;
  signal \ARR_reg_n_0_[11]\ : STD_LOGIC;
  signal \ARR_reg_n_0_[12]\ : STD_LOGIC;
  signal \ARR_reg_n_0_[13]\ : STD_LOGIC;
  signal \ARR_reg_n_0_[14]\ : STD_LOGIC;
  signal \ARR_reg_n_0_[15]\ : STD_LOGIC;
  signal \ARR_reg_n_0_[1]\ : STD_LOGIC;
  signal \ARR_reg_n_0_[2]\ : STD_LOGIC;
  signal \ARR_reg_n_0_[3]\ : STD_LOGIC;
  signal \ARR_reg_n_0_[4]\ : STD_LOGIC;
  signal \ARR_reg_n_0_[5]\ : STD_LOGIC;
  signal \ARR_reg_n_0_[6]\ : STD_LOGIC;
  signal \ARR_reg_n_0_[7]\ : STD_LOGIC;
  signal \ARR_reg_n_0_[8]\ : STD_LOGIC;
  signal \ARR_reg_n_0_[9]\ : STD_LOGIC;
  signal BDTR : STD_LOGIC;
  signal \BDTR_reg_n_0_[0]\ : STD_LOGIC;
  signal \BDTR_reg_n_0_[10]\ : STD_LOGIC;
  signal \BDTR_reg_n_0_[11]\ : STD_LOGIC;
  signal \BDTR_reg_n_0_[12]\ : STD_LOGIC;
  signal \BDTR_reg_n_0_[13]\ : STD_LOGIC;
  signal \BDTR_reg_n_0_[14]\ : STD_LOGIC;
  signal \BDTR_reg_n_0_[15]\ : STD_LOGIC;
  signal \BDTR_reg_n_0_[1]\ : STD_LOGIC;
  signal \BDTR_reg_n_0_[2]\ : STD_LOGIC;
  signal \BDTR_reg_n_0_[3]\ : STD_LOGIC;
  signal \BDTR_reg_n_0_[4]\ : STD_LOGIC;
  signal \BDTR_reg_n_0_[5]\ : STD_LOGIC;
  signal \BDTR_reg_n_0_[6]\ : STD_LOGIC;
  signal \BDTR_reg_n_0_[7]\ : STD_LOGIC;
  signal \BDTR_reg_n_0_[8]\ : STD_LOGIC;
  signal \BDTR_reg_n_0_[9]\ : STD_LOGIC;
  signal CCER : STD_LOGIC;
  signal \CCER_reg_n_0_[10]\ : STD_LOGIC;
  signal \CCER_reg_n_0_[11]\ : STD_LOGIC;
  signal \CCER_reg_n_0_[12]\ : STD_LOGIC;
  signal \CCER_reg_n_0_[13]\ : STD_LOGIC;
  signal \CCER_reg_n_0_[14]\ : STD_LOGIC;
  signal \CCER_reg_n_0_[15]\ : STD_LOGIC;
  signal \CCER_reg_n_0_[4]\ : STD_LOGIC;
  signal \CCER_reg_n_0_[5]\ : STD_LOGIC;
  signal \CCER_reg_n_0_[6]\ : STD_LOGIC;
  signal \CCER_reg_n_0_[7]\ : STD_LOGIC;
  signal \CCER_reg_n_0_[8]\ : STD_LOGIC;
  signal \CCER_reg_n_0_[9]\ : STD_LOGIC;
  signal CCMR1 : STD_LOGIC;
  signal \CCMR1_reg_n_0_[0]\ : STD_LOGIC;
  signal \CCMR1_reg_n_0_[10]\ : STD_LOGIC;
  signal \CCMR1_reg_n_0_[11]\ : STD_LOGIC;
  signal \CCMR1_reg_n_0_[12]\ : STD_LOGIC;
  signal \CCMR1_reg_n_0_[13]\ : STD_LOGIC;
  signal \CCMR1_reg_n_0_[14]\ : STD_LOGIC;
  signal \CCMR1_reg_n_0_[15]\ : STD_LOGIC;
  signal \CCMR1_reg_n_0_[1]\ : STD_LOGIC;
  signal \CCMR1_reg_n_0_[2]\ : STD_LOGIC;
  signal \CCMR1_reg_n_0_[3]\ : STD_LOGIC;
  signal \CCMR1_reg_n_0_[4]\ : STD_LOGIC;
  signal \CCMR1_reg_n_0_[5]\ : STD_LOGIC;
  signal \CCMR1_reg_n_0_[6]\ : STD_LOGIC;
  signal \CCMR1_reg_n_0_[7]\ : STD_LOGIC;
  signal \CCMR1_reg_n_0_[8]\ : STD_LOGIC;
  signal \CCMR1_reg_n_0_[9]\ : STD_LOGIC;
  signal CCMR2 : STD_LOGIC;
  signal \CCMR2_reg_n_0_[0]\ : STD_LOGIC;
  signal \CCMR2_reg_n_0_[10]\ : STD_LOGIC;
  signal \CCMR2_reg_n_0_[11]\ : STD_LOGIC;
  signal \CCMR2_reg_n_0_[12]\ : STD_LOGIC;
  signal \CCMR2_reg_n_0_[13]\ : STD_LOGIC;
  signal \CCMR2_reg_n_0_[14]\ : STD_LOGIC;
  signal \CCMR2_reg_n_0_[15]\ : STD_LOGIC;
  signal \CCMR2_reg_n_0_[1]\ : STD_LOGIC;
  signal \CCMR2_reg_n_0_[2]\ : STD_LOGIC;
  signal \CCMR2_reg_n_0_[3]\ : STD_LOGIC;
  signal \CCMR2_reg_n_0_[4]\ : STD_LOGIC;
  signal \CCMR2_reg_n_0_[5]\ : STD_LOGIC;
  signal \CCMR2_reg_n_0_[6]\ : STD_LOGIC;
  signal \CCMR2_reg_n_0_[7]\ : STD_LOGIC;
  signal \CCMR2_reg_n_0_[8]\ : STD_LOGIC;
  signal \CCMR2_reg_n_0_[9]\ : STD_LOGIC;
  signal CCR_0 : STD_LOGIC;
  signal \CCR_0[15]_i_2_n_0\ : STD_LOGIC;
  signal \CCR_0_reg_n_0_[0]\ : STD_LOGIC;
  signal \CCR_0_reg_n_0_[10]\ : STD_LOGIC;
  signal \CCR_0_reg_n_0_[11]\ : STD_LOGIC;
  signal \CCR_0_reg_n_0_[12]\ : STD_LOGIC;
  signal \CCR_0_reg_n_0_[13]\ : STD_LOGIC;
  signal \CCR_0_reg_n_0_[14]\ : STD_LOGIC;
  signal \CCR_0_reg_n_0_[15]\ : STD_LOGIC;
  signal \CCR_0_reg_n_0_[1]\ : STD_LOGIC;
  signal \CCR_0_reg_n_0_[2]\ : STD_LOGIC;
  signal \CCR_0_reg_n_0_[3]\ : STD_LOGIC;
  signal \CCR_0_reg_n_0_[4]\ : STD_LOGIC;
  signal \CCR_0_reg_n_0_[5]\ : STD_LOGIC;
  signal \CCR_0_reg_n_0_[6]\ : STD_LOGIC;
  signal \CCR_0_reg_n_0_[7]\ : STD_LOGIC;
  signal \CCR_0_reg_n_0_[8]\ : STD_LOGIC;
  signal \CCR_0_reg_n_0_[9]\ : STD_LOGIC;
  signal CCR_1 : STD_LOGIC;
  signal \CCR_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \CCR_1_reg_n_0_[10]\ : STD_LOGIC;
  signal \CCR_1_reg_n_0_[11]\ : STD_LOGIC;
  signal \CCR_1_reg_n_0_[12]\ : STD_LOGIC;
  signal \CCR_1_reg_n_0_[13]\ : STD_LOGIC;
  signal \CCR_1_reg_n_0_[14]\ : STD_LOGIC;
  signal \CCR_1_reg_n_0_[15]\ : STD_LOGIC;
  signal \CCR_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \CCR_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \CCR_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \CCR_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \CCR_1_reg_n_0_[5]\ : STD_LOGIC;
  signal \CCR_1_reg_n_0_[6]\ : STD_LOGIC;
  signal \CCR_1_reg_n_0_[7]\ : STD_LOGIC;
  signal \CCR_1_reg_n_0_[8]\ : STD_LOGIC;
  signal \CCR_1_reg_n_0_[9]\ : STD_LOGIC;
  signal CCR_2 : STD_LOGIC;
  signal \CCR_2_reg_n_0_[0]\ : STD_LOGIC;
  signal \CCR_2_reg_n_0_[10]\ : STD_LOGIC;
  signal \CCR_2_reg_n_0_[11]\ : STD_LOGIC;
  signal \CCR_2_reg_n_0_[12]\ : STD_LOGIC;
  signal \CCR_2_reg_n_0_[13]\ : STD_LOGIC;
  signal \CCR_2_reg_n_0_[14]\ : STD_LOGIC;
  signal \CCR_2_reg_n_0_[15]\ : STD_LOGIC;
  signal \CCR_2_reg_n_0_[1]\ : STD_LOGIC;
  signal \CCR_2_reg_n_0_[2]\ : STD_LOGIC;
  signal \CCR_2_reg_n_0_[3]\ : STD_LOGIC;
  signal \CCR_2_reg_n_0_[4]\ : STD_LOGIC;
  signal \CCR_2_reg_n_0_[5]\ : STD_LOGIC;
  signal \CCR_2_reg_n_0_[6]\ : STD_LOGIC;
  signal \CCR_2_reg_n_0_[7]\ : STD_LOGIC;
  signal \CCR_2_reg_n_0_[8]\ : STD_LOGIC;
  signal \CCR_2_reg_n_0_[9]\ : STD_LOGIC;
  signal CCR_3 : STD_LOGIC;
  signal \CCR_3_reg_n_0_[0]\ : STD_LOGIC;
  signal \CCR_3_reg_n_0_[10]\ : STD_LOGIC;
  signal \CCR_3_reg_n_0_[11]\ : STD_LOGIC;
  signal \CCR_3_reg_n_0_[12]\ : STD_LOGIC;
  signal \CCR_3_reg_n_0_[13]\ : STD_LOGIC;
  signal \CCR_3_reg_n_0_[14]\ : STD_LOGIC;
  signal \CCR_3_reg_n_0_[15]\ : STD_LOGIC;
  signal \CCR_3_reg_n_0_[1]\ : STD_LOGIC;
  signal \CCR_3_reg_n_0_[2]\ : STD_LOGIC;
  signal \CCR_3_reg_n_0_[3]\ : STD_LOGIC;
  signal \CCR_3_reg_n_0_[4]\ : STD_LOGIC;
  signal \CCR_3_reg_n_0_[5]\ : STD_LOGIC;
  signal \CCR_3_reg_n_0_[6]\ : STD_LOGIC;
  signal \CCR_3_reg_n_0_[7]\ : STD_LOGIC;
  signal \CCR_3_reg_n_0_[8]\ : STD_LOGIC;
  signal \CCR_3_reg_n_0_[9]\ : STD_LOGIC;
  signal CNT0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal CNT00_in : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \CNT[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \CNT[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \CNT[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \CNT[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \CNT[12]_i_6__0_n_0\ : STD_LOGIC;
  signal \CNT[12]_i_7__0_n_0\ : STD_LOGIC;
  signal \CNT[12]_i_8__0_n_0\ : STD_LOGIC;
  signal \CNT[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \CNT[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \CNT[15]_i_10__0_n_0\ : STD_LOGIC;
  signal \CNT[15]_i_11__0_n_0\ : STD_LOGIC;
  signal \CNT[15]_i_12__0_n_0\ : STD_LOGIC;
  signal \CNT[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \CNT[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \CNT[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \CNT[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \CNT[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \CNT[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \CNT[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \CNT[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \CNT[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \CNT[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \CNT[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \CNT[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \CNT[4]_i_8__0_n_0\ : STD_LOGIC;
  signal \CNT[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \CNT[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \CNT[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \CNT[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \CNT[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \CNT[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \CNT[8]_i_7__0_n_0\ : STD_LOGIC;
  signal \CNT[8]_i_8__0_n_0\ : STD_LOGIC;
  signal \CNT[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \CNT__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \CNT_reg[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \CNT_reg[12]_i_3__0_n_1\ : STD_LOGIC;
  signal \CNT_reg[12]_i_3__0_n_2\ : STD_LOGIC;
  signal \CNT_reg[12]_i_3__0_n_3\ : STD_LOGIC;
  signal \CNT_reg[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \CNT_reg[12]_i_4__0_n_1\ : STD_LOGIC;
  signal \CNT_reg[12]_i_4__0_n_2\ : STD_LOGIC;
  signal \CNT_reg[12]_i_4__0_n_3\ : STD_LOGIC;
  signal \CNT_reg[15]_i_4__0_n_2\ : STD_LOGIC;
  signal \CNT_reg[15]_i_4__0_n_3\ : STD_LOGIC;
  signal \CNT_reg[15]_i_6__0_n_2\ : STD_LOGIC;
  signal \CNT_reg[15]_i_6__0_n_3\ : STD_LOGIC;
  signal \CNT_reg[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \CNT_reg[4]_i_3__0_n_1\ : STD_LOGIC;
  signal \CNT_reg[4]_i_3__0_n_2\ : STD_LOGIC;
  signal \CNT_reg[4]_i_3__0_n_3\ : STD_LOGIC;
  signal \CNT_reg[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \CNT_reg[4]_i_4__0_n_1\ : STD_LOGIC;
  signal \CNT_reg[4]_i_4__0_n_2\ : STD_LOGIC;
  signal \CNT_reg[4]_i_4__0_n_3\ : STD_LOGIC;
  signal \CNT_reg[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \CNT_reg[8]_i_3__0_n_1\ : STD_LOGIC;
  signal \CNT_reg[8]_i_3__0_n_2\ : STD_LOGIC;
  signal \CNT_reg[8]_i_3__0_n_3\ : STD_LOGIC;
  signal \CNT_reg[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \CNT_reg[8]_i_4__0_n_1\ : STD_LOGIC;
  signal \CNT_reg[8]_i_4__0_n_2\ : STD_LOGIC;
  signal \CNT_reg[8]_i_4__0_n_3\ : STD_LOGIC;
  signal CR1 : STD_LOGIC;
  signal \CR1_reg_n_0_[10]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[11]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[12]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[13]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[14]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[15]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[1]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[2]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[3]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[4]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[5]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[6]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[7]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[8]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[9]\ : STD_LOGIC;
  signal CR2 : STD_LOGIC;
  signal \CR2_reg_n_0_[0]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[10]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[11]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[12]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[13]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[14]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[15]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[1]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[2]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[3]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[4]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[5]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[6]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[7]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[8]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[9]\ : STD_LOGIC;
  signal DCR : STD_LOGIC;
  signal \DCR_reg_n_0_[0]\ : STD_LOGIC;
  signal \DCR_reg_n_0_[10]\ : STD_LOGIC;
  signal \DCR_reg_n_0_[11]\ : STD_LOGIC;
  signal \DCR_reg_n_0_[12]\ : STD_LOGIC;
  signal \DCR_reg_n_0_[13]\ : STD_LOGIC;
  signal \DCR_reg_n_0_[14]\ : STD_LOGIC;
  signal \DCR_reg_n_0_[15]\ : STD_LOGIC;
  signal \DCR_reg_n_0_[1]\ : STD_LOGIC;
  signal \DCR_reg_n_0_[2]\ : STD_LOGIC;
  signal \DCR_reg_n_0_[3]\ : STD_LOGIC;
  signal \DCR_reg_n_0_[4]\ : STD_LOGIC;
  signal \DCR_reg_n_0_[5]\ : STD_LOGIC;
  signal \DCR_reg_n_0_[6]\ : STD_LOGIC;
  signal \DCR_reg_n_0_[7]\ : STD_LOGIC;
  signal \DCR_reg_n_0_[8]\ : STD_LOGIC;
  signal \DCR_reg_n_0_[9]\ : STD_LOGIC;
  signal DIER : STD_LOGIC;
  signal \^dier_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \DIER_reg_n_0_[10]\ : STD_LOGIC;
  signal \DIER_reg_n_0_[11]\ : STD_LOGIC;
  signal \DIER_reg_n_0_[12]\ : STD_LOGIC;
  signal \DIER_reg_n_0_[13]\ : STD_LOGIC;
  signal \DIER_reg_n_0_[14]\ : STD_LOGIC;
  signal \DIER_reg_n_0_[15]\ : STD_LOGIC;
  signal \DIER_reg_n_0_[1]\ : STD_LOGIC;
  signal \DIER_reg_n_0_[2]\ : STD_LOGIC;
  signal \DIER_reg_n_0_[3]\ : STD_LOGIC;
  signal \DIER_reg_n_0_[4]\ : STD_LOGIC;
  signal \DIER_reg_n_0_[5]\ : STD_LOGIC;
  signal \DIER_reg_n_0_[6]\ : STD_LOGIC;
  signal \DIER_reg_n_0_[7]\ : STD_LOGIC;
  signal \DIER_reg_n_0_[8]\ : STD_LOGIC;
  signal \DIER_reg_n_0_[9]\ : STD_LOGIC;
  signal DMAR : STD_LOGIC;
  signal \DMAR_reg_n_0_[0]\ : STD_LOGIC;
  signal \DMAR_reg_n_0_[10]\ : STD_LOGIC;
  signal \DMAR_reg_n_0_[11]\ : STD_LOGIC;
  signal \DMAR_reg_n_0_[12]\ : STD_LOGIC;
  signal \DMAR_reg_n_0_[13]\ : STD_LOGIC;
  signal \DMAR_reg_n_0_[14]\ : STD_LOGIC;
  signal \DMAR_reg_n_0_[15]\ : STD_LOGIC;
  signal \DMAR_reg_n_0_[1]\ : STD_LOGIC;
  signal \DMAR_reg_n_0_[2]\ : STD_LOGIC;
  signal \DMAR_reg_n_0_[3]\ : STD_LOGIC;
  signal \DMAR_reg_n_0_[4]\ : STD_LOGIC;
  signal \DMAR_reg_n_0_[5]\ : STD_LOGIC;
  signal \DMAR_reg_n_0_[6]\ : STD_LOGIC;
  signal \DMAR_reg_n_0_[7]\ : STD_LOGIC;
  signal \DMAR_reg_n_0_[8]\ : STD_LOGIC;
  signal \DMAR_reg_n_0_[9]\ : STD_LOGIC;
  signal EGR : STD_LOGIC;
  signal \EGR[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \EGR[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \EGR[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \EGR[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \EGR[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \EGR[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \EGR[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \EGR[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \EGR[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \EGR[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \EGR[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \EGR[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \EGR[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \EGR[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \EGR[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \EGR[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \EGR[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \EGR[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \EGR_reg_n_0_[10]\ : STD_LOGIC;
  signal \EGR_reg_n_0_[11]\ : STD_LOGIC;
  signal \EGR_reg_n_0_[12]\ : STD_LOGIC;
  signal \EGR_reg_n_0_[13]\ : STD_LOGIC;
  signal \EGR_reg_n_0_[14]\ : STD_LOGIC;
  signal \EGR_reg_n_0_[15]\ : STD_LOGIC;
  signal \EGR_reg_n_0_[7]\ : STD_LOGIC;
  signal \EGR_reg_n_0_[8]\ : STD_LOGIC;
  signal \EGR_reg_n_0_[9]\ : STD_LOGIC;
  signal PSC : STD_LOGIC;
  signal \PSC_reg_n_0_[0]\ : STD_LOGIC;
  signal \PSC_reg_n_0_[10]\ : STD_LOGIC;
  signal \PSC_reg_n_0_[11]\ : STD_LOGIC;
  signal \PSC_reg_n_0_[12]\ : STD_LOGIC;
  signal \PSC_reg_n_0_[13]\ : STD_LOGIC;
  signal \PSC_reg_n_0_[14]\ : STD_LOGIC;
  signal \PSC_reg_n_0_[15]\ : STD_LOGIC;
  signal \PSC_reg_n_0_[1]\ : STD_LOGIC;
  signal \PSC_reg_n_0_[2]\ : STD_LOGIC;
  signal \PSC_reg_n_0_[3]\ : STD_LOGIC;
  signal \PSC_reg_n_0_[4]\ : STD_LOGIC;
  signal \PSC_reg_n_0_[5]\ : STD_LOGIC;
  signal \PSC_reg_n_0_[6]\ : STD_LOGIC;
  signal \PSC_reg_n_0_[7]\ : STD_LOGIC;
  signal \PSC_reg_n_0_[8]\ : STD_LOGIC;
  signal \PSC_reg_n_0_[9]\ : STD_LOGIC;
  signal RCR : STD_LOGIC;
  signal \RCR_reg_n_0_[0]\ : STD_LOGIC;
  signal \RCR_reg_n_0_[10]\ : STD_LOGIC;
  signal \RCR_reg_n_0_[11]\ : STD_LOGIC;
  signal \RCR_reg_n_0_[12]\ : STD_LOGIC;
  signal \RCR_reg_n_0_[13]\ : STD_LOGIC;
  signal \RCR_reg_n_0_[14]\ : STD_LOGIC;
  signal \RCR_reg_n_0_[15]\ : STD_LOGIC;
  signal \RCR_reg_n_0_[1]\ : STD_LOGIC;
  signal \RCR_reg_n_0_[2]\ : STD_LOGIC;
  signal \RCR_reg_n_0_[3]\ : STD_LOGIC;
  signal \RCR_reg_n_0_[4]\ : STD_LOGIC;
  signal \RCR_reg_n_0_[5]\ : STD_LOGIC;
  signal \RCR_reg_n_0_[6]\ : STD_LOGIC;
  signal \RCR_reg_n_0_[7]\ : STD_LOGIC;
  signal \RCR_reg_n_0_[8]\ : STD_LOGIC;
  signal \RCR_reg_n_0_[9]\ : STD_LOGIC;
  signal SMCR : STD_LOGIC;
  signal \SMCR_reg_n_0_[0]\ : STD_LOGIC;
  signal \SMCR_reg_n_0_[10]\ : STD_LOGIC;
  signal \SMCR_reg_n_0_[11]\ : STD_LOGIC;
  signal \SMCR_reg_n_0_[12]\ : STD_LOGIC;
  signal \SMCR_reg_n_0_[13]\ : STD_LOGIC;
  signal \SMCR_reg_n_0_[14]\ : STD_LOGIC;
  signal \SMCR_reg_n_0_[15]\ : STD_LOGIC;
  signal \SMCR_reg_n_0_[1]\ : STD_LOGIC;
  signal \SMCR_reg_n_0_[2]\ : STD_LOGIC;
  signal \SMCR_reg_n_0_[3]\ : STD_LOGIC;
  signal \SMCR_reg_n_0_[4]\ : STD_LOGIC;
  signal \SMCR_reg_n_0_[5]\ : STD_LOGIC;
  signal \SMCR_reg_n_0_[6]\ : STD_LOGIC;
  signal \SMCR_reg_n_0_[7]\ : STD_LOGIC;
  signal \SMCR_reg_n_0_[8]\ : STD_LOGIC;
  signal \SMCR_reg_n_0_[9]\ : STD_LOGIC;
  signal \SR[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \SR[0]_i_3_n_0\ : STD_LOGIC;
  signal \SR[15]_i_1_n_0\ : STD_LOGIC;
  signal \SR__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SR_reg_n_0_[10]\ : STD_LOGIC;
  signal \SR_reg_n_0_[11]\ : STD_LOGIC;
  signal \SR_reg_n_0_[12]\ : STD_LOGIC;
  signal \SR_reg_n_0_[13]\ : STD_LOGIC;
  signal \SR_reg_n_0_[14]\ : STD_LOGIC;
  signal \SR_reg_n_0_[15]\ : STD_LOGIC;
  signal \SR_reg_n_0_[1]\ : STD_LOGIC;
  signal \SR_reg_n_0_[2]\ : STD_LOGIC;
  signal \SR_reg_n_0_[3]\ : STD_LOGIC;
  signal \SR_reg_n_0_[4]\ : STD_LOGIC;
  signal \SR_reg_n_0_[5]\ : STD_LOGIC;
  signal \SR_reg_n_0_[6]\ : STD_LOGIC;
  signal \SR_reg_n_0_[7]\ : STD_LOGIC;
  signal \SR_reg_n_0_[8]\ : STD_LOGIC;
  signal \SR_reg_n_0_[9]\ : STD_LOGIC;
  signal \_zz_io_ch0\ : STD_LOGIC;
  signal \_zz_io_ch1\ : STD_LOGIC;
  signal \_zz_io_ch1_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch1_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch1_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch1_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch1_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch1_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch1_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch1_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch1_carry__0_n_1\ : STD_LOGIC;
  signal \_zz_io_ch1_carry__0_n_2\ : STD_LOGIC;
  signal \_zz_io_ch1_carry__0_n_3\ : STD_LOGIC;
  signal \_zz_io_ch1_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch1_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch1_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch1_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch1_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch1_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch1_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch1_carry_i_8__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch1_carry_n_0\ : STD_LOGIC;
  signal \_zz_io_ch1_carry_n_1\ : STD_LOGIC;
  signal \_zz_io_ch1_carry_n_2\ : STD_LOGIC;
  signal \_zz_io_ch1_carry_n_3\ : STD_LOGIC;
  signal \_zz_io_ch_10\ : STD_LOGIC;
  signal \_zz_io_ch_11\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry__0_n_1\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry__0_n_2\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry__0_n_3\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry_i_8__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry_n_1\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry_n_2\ : STD_LOGIC;
  signal \_zz_io_ch_11_carry_n_3\ : STD_LOGIC;
  signal \_zz_io_ch_20\ : STD_LOGIC;
  signal \_zz_io_ch_21\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry__0_n_1\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry__0_n_2\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry__0_n_3\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry_i_8__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry_n_1\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry_n_2\ : STD_LOGIC;
  signal \_zz_io_ch_21_carry_n_3\ : STD_LOGIC;
  signal \_zz_io_ch_30\ : STD_LOGIC;
  signal \_zz_io_ch_31\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry__0_n_1\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry__0_n_2\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry__0_n_3\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry_i_8__0_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry_n_0\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry_n_1\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry_n_2\ : STD_LOGIC;
  signal \_zz_io_ch_31_carry_n_3\ : STD_LOGIC;
  signal \ctrl_doWrite__0\ : STD_LOGIC;
  signal io_apb_PADDR_1_sn_1 : STD_LOGIC;
  signal io_apb_PADDR_2_sn_1 : STD_LOGIC;
  signal io_apb_PADDR_5_sn_1 : STD_LOGIC;
  signal \io_apb_PRDATA[0]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[0]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[0]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[0]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[0]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[0]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[0]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[0]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[0]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[10]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[10]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[10]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[10]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[10]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[10]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[10]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[10]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[10]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[11]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[11]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[11]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[11]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[11]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[11]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[11]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[11]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[11]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[12]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[12]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[12]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[12]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[12]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[12]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[12]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[12]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[13]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[13]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[13]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[13]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[13]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[13]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[13]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[13]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[14]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[14]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[14]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[14]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[14]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[14]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[14]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[14]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[1]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[1]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[1]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[1]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[1]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[1]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[1]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[1]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[1]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[2]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[2]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[2]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[2]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[2]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[2]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[2]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[2]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[2]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[3]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[3]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[3]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[3]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[3]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[3]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[3]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[3]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[3]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[4]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[4]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[4]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[4]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[4]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[4]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[4]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[4]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[4]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[5]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[5]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[5]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[5]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[5]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[5]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[5]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[5]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[5]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[6]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[6]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[6]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[6]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[6]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[6]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[6]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[6]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[6]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[7]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[7]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[7]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[7]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[7]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[7]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[7]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[7]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[7]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[9]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[9]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[9]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[9]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[9]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[9]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[9]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[9]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[9]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \^io_apb_decoder_io_output_psel\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_11_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_14_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^p_15_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \prescaler[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \prescaler[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \prescaler[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \prescaler[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \prescaler[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \prescaler[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \prescaler[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \prescaler[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \prescaler[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \prescaler[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \prescaler[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \prescaler[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \prescaler[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \prescaler[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \prescaler[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \prescaler[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \prescaler[8]_i_5__0_n_0\ : STD_LOGIC;
  signal prescaler_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \prescaler_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \prescaler_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \prescaler_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \prescaler_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \prescaler_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \prescaler_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \prescaler_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \prescaler_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \prescaler_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \prescaler_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \prescaler_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \prescaler_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \prescaler_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \prescaler_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \prescaler_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \prescaler_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \prescaler_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \prescaler_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \prescaler_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \prescaler_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \prescaler_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \prescaler_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \prescaler_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \prescaler_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \prescaler_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \prescaler_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \prescaler_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \prescaler_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \prescaler_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \prescaler_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \prescaler_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal when_apb3tim_l87 : STD_LOGIC;
  signal when_apb3tim_l89 : STD_LOGIC;
  signal \when_apb3tim_l89_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \when_apb3tim_l89_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \when_apb3tim_l89_carry__0_n_3\ : STD_LOGIC;
  signal \when_apb3tim_l89_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \when_apb3tim_l89_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \when_apb3tim_l89_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \when_apb3tim_l89_carry_i_4__0_n_0\ : STD_LOGIC;
  signal when_apb3tim_l89_carry_n_0 : STD_LOGIC;
  signal when_apb3tim_l89_carry_n_1 : STD_LOGIC;
  signal when_apb3tim_l89_carry_n_2 : STD_LOGIC;
  signal when_apb3tim_l89_carry_n_3 : STD_LOGIC;
  signal when_apb3tim_l93 : STD_LOGIC;
  signal \when_apb3tim_l93_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \when_apb3tim_l93_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \when_apb3tim_l93_carry__0_n_3\ : STD_LOGIC;
  signal \when_apb3tim_l93_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \when_apb3tim_l93_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \when_apb3tim_l93_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \when_apb3tim_l93_carry_i_4__0_n_0\ : STD_LOGIC;
  signal when_apb3tim_l93_carry_n_0 : STD_LOGIC;
  signal when_apb3tim_l93_carry_n_1 : STD_LOGIC;
  signal when_apb3tim_l93_carry_n_2 : STD_LOGIC;
  signal when_apb3tim_l93_carry_n_3 : STD_LOGIC;
  signal \when_apb3tim_l99__14\ : STD_LOGIC;
  signal \NLW_CNT_reg[15]_i_4__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_CNT_reg[15]_i_4__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_CNT_reg[15]_i_6__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_CNT_reg[15]_i_6__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__zz_io_ch1_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__zz_io_ch1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__zz_io_ch_11_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__zz_io_ch_11_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__zz_io_ch_21_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__zz_io_ch_21_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__zz_io_ch_31_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__zz_io_ch_31_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_prescaler_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_when_apb3tim_l89_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_when_apb3tim_l89_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_when_apb3tim_l89_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_when_apb3tim_l93_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_when_apb3tim_l93_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_when_apb3tim_l93_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CNT[10]_i_2__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \CNT[11]_i_2__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \CNT[12]_i_2__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \CNT[13]_i_2__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \CNT[14]_i_2__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \CNT[15]_i_3__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \CNT[1]_i_2__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \CNT[2]_i_2__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \CNT[3]_i_2__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \CNT[4]_i_2__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \CNT[6]_i_2__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \CNT[7]_i_2__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \CNT[8]_i_2__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \CNT[9]_i_2__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \CR1[15]_i_4\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \EGR[15]_i_4__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \SR[0]_i_2__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \SR[0]_i_3\ : label is "soft_lutpair206";
begin
  \DIER_reg[0]_0\(0) <= \^dier_reg[0]_0\(0);
  io_apb_PADDR_1_sp_1 <= io_apb_PADDR_1_sn_1;
  io_apb_PADDR_2_sp_1 <= io_apb_PADDR_2_sn_1;
  io_apb_PADDR_5_sp_1 <= io_apb_PADDR_5_sn_1;
  io_apb_decoder_io_output_PSEL(0) <= \^io_apb_decoder_io_output_psel\(0);
  p_15_in(0) <= \^p_15_in\(0);
\ARR[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => io_apb_PADDR_1_sn_1,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(5),
      I3 => \ctrl_doWrite__0\,
      I4 => io_apb_PADDR(2),
      O => ARR
    );
\ARR[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => io_apb_PADDR(1),
      I1 => io_apb_PADDR(6),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(0),
      O => io_apb_PADDR_1_sn_1
    );
\ARR_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => ARR,
      D => io_apb_PWDATA(0),
      PRE => reset,
      Q => \ARR_reg_n_0_[0]\
    );
\ARR_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => ARR,
      D => io_apb_PWDATA(10),
      PRE => reset,
      Q => \ARR_reg_n_0_[10]\
    );
\ARR_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => ARR,
      D => io_apb_PWDATA(11),
      PRE => reset,
      Q => \ARR_reg_n_0_[11]\
    );
\ARR_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => ARR,
      D => io_apb_PWDATA(12),
      PRE => reset,
      Q => \ARR_reg_n_0_[12]\
    );
\ARR_reg[13]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => ARR,
      D => io_apb_PWDATA(13),
      PRE => reset,
      Q => \ARR_reg_n_0_[13]\
    );
\ARR_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => ARR,
      D => io_apb_PWDATA(14),
      PRE => reset,
      Q => \ARR_reg_n_0_[14]\
    );
\ARR_reg[15]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => ARR,
      D => io_apb_PWDATA(15),
      PRE => reset,
      Q => \ARR_reg_n_0_[15]\
    );
\ARR_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => ARR,
      D => io_apb_PWDATA(1),
      PRE => reset,
      Q => \ARR_reg_n_0_[1]\
    );
\ARR_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => ARR,
      D => io_apb_PWDATA(2),
      PRE => reset,
      Q => \ARR_reg_n_0_[2]\
    );
\ARR_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => ARR,
      D => io_apb_PWDATA(3),
      PRE => reset,
      Q => \ARR_reg_n_0_[3]\
    );
\ARR_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => ARR,
      D => io_apb_PWDATA(4),
      PRE => reset,
      Q => \ARR_reg_n_0_[4]\
    );
\ARR_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => ARR,
      D => io_apb_PWDATA(5),
      PRE => reset,
      Q => \ARR_reg_n_0_[5]\
    );
\ARR_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => ARR,
      D => io_apb_PWDATA(6),
      PRE => reset,
      Q => \ARR_reg_n_0_[6]\
    );
\ARR_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => ARR,
      D => io_apb_PWDATA(7),
      PRE => reset,
      Q => \ARR_reg_n_0_[7]\
    );
\ARR_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => ARR,
      D => io_apb_PWDATA(8),
      PRE => reset,
      Q => \ARR_reg_n_0_[8]\
    );
\ARR_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => ARR,
      D => io_apb_PWDATA(9),
      PRE => reset,
      Q => \ARR_reg_n_0_[9]\
    );
\BDTR[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \DMAR_reg[0]_0\,
      I1 => io_apb_PADDR(2),
      I2 => \ctrl_doWrite__0\,
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PADDR(6),
      O => BDTR
    );
\BDTR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => BDTR,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \BDTR_reg_n_0_[0]\
    );
\BDTR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => BDTR,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \BDTR_reg_n_0_[10]\
    );
\BDTR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => BDTR,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \BDTR_reg_n_0_[11]\
    );
\BDTR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => BDTR,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \BDTR_reg_n_0_[12]\
    );
\BDTR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => BDTR,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \BDTR_reg_n_0_[13]\
    );
\BDTR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => BDTR,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \BDTR_reg_n_0_[14]\
    );
\BDTR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => BDTR,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \BDTR_reg_n_0_[15]\
    );
\BDTR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => BDTR,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \BDTR_reg_n_0_[1]\
    );
\BDTR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => BDTR,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \BDTR_reg_n_0_[2]\
    );
\BDTR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => BDTR,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \BDTR_reg_n_0_[3]\
    );
\BDTR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => BDTR,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \BDTR_reg_n_0_[4]\
    );
\BDTR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => BDTR,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \BDTR_reg_n_0_[5]\
    );
\BDTR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => BDTR,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \BDTR_reg_n_0_[6]\
    );
\BDTR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => BDTR,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \BDTR_reg_n_0_[7]\
    );
\BDTR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => BDTR,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \BDTR_reg_n_0_[8]\
    );
\BDTR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => BDTR,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \BDTR_reg_n_0_[9]\
    );
\CCER[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => io_apb_PADDR(4),
      I2 => \CCER_reg[0]_0\,
      I3 => \ctrl_doWrite__0\,
      I4 => io_apb_PADDR(5),
      I5 => io_apb_PADDR_2_sn_1,
      O => CCER
    );
\CCER_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCER,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => p_11_in(0)
    );
\CCER_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCER,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \CCER_reg_n_0_[10]\
    );
\CCER_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCER,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \CCER_reg_n_0_[11]\
    );
\CCER_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCER,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \CCER_reg_n_0_[12]\
    );
\CCER_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCER,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \CCER_reg_n_0_[13]\
    );
\CCER_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCER,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \CCER_reg_n_0_[14]\
    );
\CCER_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCER,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \CCER_reg_n_0_[15]\
    );
\CCER_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCER,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => p_11_in(1)
    );
\CCER_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCER,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => p_11_in(2)
    );
\CCER_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCER,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => p_11_in(3)
    );
\CCER_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCER,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \CCER_reg_n_0_[4]\
    );
\CCER_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCER,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \CCER_reg_n_0_[5]\
    );
\CCER_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCER,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \CCER_reg_n_0_[6]\
    );
\CCER_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCER,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \CCER_reg_n_0_[7]\
    );
\CCER_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCER,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \CCER_reg_n_0_[8]\
    );
\CCER_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCER,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \CCER_reg_n_0_[9]\
    );
\CCMR1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \CCMR1_reg[0]_0\,
      I1 => io_apb_PADDR(4),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(1),
      I4 => \ctrl_doWrite__0\,
      O => CCMR1
    );
\CCMR1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR1,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \CCMR1_reg_n_0_[0]\
    );
\CCMR1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR1,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \CCMR1_reg_n_0_[10]\
    );
\CCMR1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR1,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \CCMR1_reg_n_0_[11]\
    );
\CCMR1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR1,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \CCMR1_reg_n_0_[12]\
    );
\CCMR1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR1,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \CCMR1_reg_n_0_[13]\
    );
\CCMR1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR1,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \CCMR1_reg_n_0_[14]\
    );
\CCMR1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR1,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \CCMR1_reg_n_0_[15]\
    );
\CCMR1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR1,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \CCMR1_reg_n_0_[1]\
    );
\CCMR1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR1,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \CCMR1_reg_n_0_[2]\
    );
\CCMR1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR1,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \CCMR1_reg_n_0_[3]\
    );
\CCMR1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR1,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \CCMR1_reg_n_0_[4]\
    );
\CCMR1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR1,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \CCMR1_reg_n_0_[5]\
    );
\CCMR1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR1,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \CCMR1_reg_n_0_[6]\
    );
\CCMR1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR1,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \CCMR1_reg_n_0_[7]\
    );
\CCMR1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR1,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \CCMR1_reg_n_0_[8]\
    );
\CCMR1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR1,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \CCMR1_reg_n_0_[9]\
    );
\CCMR2[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \CCMR2_reg[0]_0\,
      I1 => io_apb_PADDR(4),
      I2 => io_apb_PADDR(3),
      I3 => \ctrl_doWrite__0\,
      I4 => io_apb_PADDR(2),
      O => CCMR2
    );
\CCMR2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR2,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \CCMR2_reg_n_0_[0]\
    );
\CCMR2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR2,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \CCMR2_reg_n_0_[10]\
    );
\CCMR2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR2,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \CCMR2_reg_n_0_[11]\
    );
\CCMR2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR2,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \CCMR2_reg_n_0_[12]\
    );
\CCMR2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR2,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \CCMR2_reg_n_0_[13]\
    );
\CCMR2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR2,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \CCMR2_reg_n_0_[14]\
    );
\CCMR2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR2,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \CCMR2_reg_n_0_[15]\
    );
\CCMR2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR2,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \CCMR2_reg_n_0_[1]\
    );
\CCMR2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR2,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \CCMR2_reg_n_0_[2]\
    );
\CCMR2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR2,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \CCMR2_reg_n_0_[3]\
    );
\CCMR2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR2,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \CCMR2_reg_n_0_[4]\
    );
\CCMR2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR2,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \CCMR2_reg_n_0_[5]\
    );
\CCMR2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR2,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \CCMR2_reg_n_0_[6]\
    );
\CCMR2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR2,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \CCMR2_reg_n_0_[7]\
    );
\CCMR2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR2,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \CCMR2_reg_n_0_[8]\
    );
\CCMR2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCMR2,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \CCMR2_reg_n_0_[9]\
    );
\CCR_0[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => io_apb_PADDR(1),
      I2 => io_apb_PADDR(6),
      I3 => io_apb_PADDR(3),
      I4 => \CCR_0_reg[0]_0\,
      I5 => \CCR_0[15]_i_2_n_0\,
      O => CCR_0
    );
\CCR_0[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \ctrl_doWrite__0\,
      I1 => io_apb_PADDR(2),
      O => \CCR_0[15]_i_2_n_0\
    );
\CCR_0_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_0,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \CCR_0_reg_n_0_[0]\
    );
\CCR_0_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_0,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \CCR_0_reg_n_0_[10]\
    );
\CCR_0_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_0,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \CCR_0_reg_n_0_[11]\
    );
\CCR_0_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_0,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \CCR_0_reg_n_0_[12]\
    );
\CCR_0_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_0,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \CCR_0_reg_n_0_[13]\
    );
\CCR_0_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_0,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \CCR_0_reg_n_0_[14]\
    );
\CCR_0_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_0,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \CCR_0_reg_n_0_[15]\
    );
\CCR_0_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_0,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \CCR_0_reg_n_0_[1]\
    );
\CCR_0_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_0,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \CCR_0_reg_n_0_[2]\
    );
\CCR_0_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_0,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \CCR_0_reg_n_0_[3]\
    );
\CCR_0_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_0,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \CCR_0_reg_n_0_[4]\
    );
\CCR_0_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_0,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \CCR_0_reg_n_0_[5]\
    );
\CCR_0_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_0,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \CCR_0_reg_n_0_[6]\
    );
\CCR_0_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_0,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \CCR_0_reg_n_0_[7]\
    );
\CCR_0_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_0,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \CCR_0_reg_n_0_[8]\
    );
\CCR_0_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_0,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \CCR_0_reg_n_0_[9]\
    );
\CCR_1[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \CCR_1_reg[0]_0\,
      I1 => io_apb_PADDR(4),
      I2 => io_apb_PADDR(5),
      I3 => \ctrl_doWrite__0\,
      I4 => io_apb_PADDR(3),
      O => CCR_1
    );
\CCR_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_1,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \CCR_1_reg_n_0_[0]\
    );
\CCR_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_1,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \CCR_1_reg_n_0_[10]\
    );
\CCR_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_1,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \CCR_1_reg_n_0_[11]\
    );
\CCR_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_1,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \CCR_1_reg_n_0_[12]\
    );
\CCR_1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_1,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \CCR_1_reg_n_0_[13]\
    );
\CCR_1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_1,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \CCR_1_reg_n_0_[14]\
    );
\CCR_1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_1,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \CCR_1_reg_n_0_[15]\
    );
\CCR_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_1,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \CCR_1_reg_n_0_[1]\
    );
\CCR_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_1,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \CCR_1_reg_n_0_[2]\
    );
\CCR_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_1,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \CCR_1_reg_n_0_[3]\
    );
\CCR_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_1,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \CCR_1_reg_n_0_[4]\
    );
\CCR_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_1,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \CCR_1_reg_n_0_[5]\
    );
\CCR_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_1,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \CCR_1_reg_n_0_[6]\
    );
\CCR_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_1,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \CCR_1_reg_n_0_[7]\
    );
\CCR_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_1,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \CCR_1_reg_n_0_[8]\
    );
\CCR_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_1,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \CCR_1_reg_n_0_[9]\
    );
\CCR_2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => \ctrl_doWrite__0\,
      I2 => io_apb_PADDR(6),
      I3 => io_apb_PADDR(1),
      I4 => \CCR_0_reg[0]_0\,
      I5 => \CCR_2_reg[0]_0\,
      O => CCR_2
    );
\CCR_2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_2,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \CCR_2_reg_n_0_[0]\
    );
\CCR_2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_2,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \CCR_2_reg_n_0_[10]\
    );
\CCR_2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_2,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \CCR_2_reg_n_0_[11]\
    );
\CCR_2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_2,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \CCR_2_reg_n_0_[12]\
    );
\CCR_2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_2,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \CCR_2_reg_n_0_[13]\
    );
\CCR_2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_2,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \CCR_2_reg_n_0_[14]\
    );
\CCR_2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_2,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \CCR_2_reg_n_0_[15]\
    );
\CCR_2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_2,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \CCR_2_reg_n_0_[1]\
    );
\CCR_2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_2,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \CCR_2_reg_n_0_[2]\
    );
\CCR_2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_2,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \CCR_2_reg_n_0_[3]\
    );
\CCR_2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_2,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \CCR_2_reg_n_0_[4]\
    );
\CCR_2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_2,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \CCR_2_reg_n_0_[5]\
    );
\CCR_2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_2,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \CCR_2_reg_n_0_[6]\
    );
\CCR_2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_2,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \CCR_2_reg_n_0_[7]\
    );
\CCR_2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_2,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \CCR_2_reg_n_0_[8]\
    );
\CCR_2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_2,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \CCR_2_reg_n_0_[9]\
    );
\CCR_3[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => io_apb_PADDR(5),
      I1 => io_apb_PADDR(4),
      I2 => \CCR_3_reg[0]_0\,
      I3 => io_apb_PADDR(6),
      I4 => \ctrl_doWrite__0\,
      I5 => io_apb_PADDR_2_sn_1,
      O => CCR_3
    );
\CCR_3_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \CCR_3_reg_n_0_[0]\
    );
\CCR_3_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \CCR_3_reg_n_0_[10]\
    );
\CCR_3_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \CCR_3_reg_n_0_[11]\
    );
\CCR_3_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \CCR_3_reg_n_0_[12]\
    );
\CCR_3_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \CCR_3_reg_n_0_[13]\
    );
\CCR_3_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \CCR_3_reg_n_0_[14]\
    );
\CCR_3_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \CCR_3_reg_n_0_[15]\
    );
\CCR_3_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \CCR_3_reg_n_0_[1]\
    );
\CCR_3_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \CCR_3_reg_n_0_[2]\
    );
\CCR_3_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \CCR_3_reg_n_0_[3]\
    );
\CCR_3_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \CCR_3_reg_n_0_[4]\
    );
\CCR_3_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \CCR_3_reg_n_0_[5]\
    );
\CCR_3_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \CCR_3_reg_n_0_[6]\
    );
\CCR_3_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \CCR_3_reg_n_0_[7]\
    );
\CCR_3_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \CCR_3_reg_n_0_[8]\
    );
\CCR_3_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \CCR_3_reg_n_0_[9]\
    );
\CNT[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F1310131"
    )
        port map (
      I0 => when_apb3tim_l93,
      I1 => \CNT__0\(0),
      I2 => \CR1_reg_n_0_[4]\,
      I3 => \when_apb3tim_l99__14\,
      I4 => \ARR_reg_n_0_[0]\,
      I5 => p_14_in(0),
      O => p_1_in(0)
    );
\CNT[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \CNT[10]_i_2__0_n_0\,
      I1 => \CR1_reg_n_0_[4]\,
      I2 => CNT0(10),
      I3 => \when_apb3tim_l99__14\,
      I4 => \ARR_reg_n_0_[10]\,
      I5 => p_14_in(0),
      O => p_1_in(10)
    );
\CNT[10]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CNT00_in(10),
      I1 => when_apb3tim_l93,
      O => \CNT[10]_i_2__0_n_0\
    );
\CNT[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \CNT[11]_i_2__0_n_0\,
      I1 => \CR1_reg_n_0_[4]\,
      I2 => CNT0(11),
      I3 => \when_apb3tim_l99__14\,
      I4 => \ARR_reg_n_0_[11]\,
      I5 => p_14_in(0),
      O => p_1_in(11)
    );
\CNT[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CNT00_in(11),
      I1 => when_apb3tim_l93,
      O => \CNT[11]_i_2__0_n_0\
    );
\CNT[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \CNT[12]_i_2__0_n_0\,
      I1 => \CR1_reg_n_0_[4]\,
      I2 => CNT0(12),
      I3 => \when_apb3tim_l99__14\,
      I4 => \ARR_reg_n_0_[12]\,
      I5 => p_14_in(0),
      O => p_1_in(12)
    );
\CNT[12]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CNT00_in(12),
      I1 => when_apb3tim_l93,
      O => \CNT[12]_i_2__0_n_0\
    );
\CNT[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \CNT__0\(12),
      O => \CNT[12]_i_5__0_n_0\
    );
\CNT[12]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \CNT__0\(11),
      O => \CNT[12]_i_6__0_n_0\
    );
\CNT[12]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \CNT__0\(10),
      O => \CNT[12]_i_7__0_n_0\
    );
\CNT[12]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \CNT__0\(9),
      O => \CNT[12]_i_8__0_n_0\
    );
\CNT[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \CNT[13]_i_2__0_n_0\,
      I1 => \CR1_reg_n_0_[4]\,
      I2 => CNT0(13),
      I3 => \when_apb3tim_l99__14\,
      I4 => \ARR_reg_n_0_[13]\,
      I5 => p_14_in(0),
      O => p_1_in(13)
    );
\CNT[13]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CNT00_in(13),
      I1 => when_apb3tim_l93,
      O => \CNT[13]_i_2__0_n_0\
    );
\CNT[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \CNT[14]_i_2__0_n_0\,
      I1 => \CR1_reg_n_0_[4]\,
      I2 => CNT0(14),
      I3 => \when_apb3tim_l99__14\,
      I4 => \ARR_reg_n_0_[14]\,
      I5 => p_14_in(0),
      O => p_1_in(14)
    );
\CNT[14]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CNT00_in(14),
      I1 => when_apb3tim_l93,
      O => \CNT[14]_i_2__0_n_0\
    );
\CNT[15]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \CNT__0\(9),
      I1 => \CNT__0\(8),
      I2 => \CNT__0\(11),
      I3 => \CNT__0\(10),
      O => \CNT[15]_i_10__0_n_0\
    );
\CNT[15]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \CNT__0\(0),
      I1 => \CNT__0\(1),
      I2 => \CNT__0\(2),
      I3 => \CNT__0\(3),
      I4 => \CNT[15]_i_12__0_n_0\,
      O => \CNT[15]_i_11__0_n_0\
    );
\CNT[15]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \CNT__0\(7),
      I1 => \CNT__0\(6),
      I2 => \CNT__0\(5),
      I3 => \CNT__0\(4),
      O => \CNT[15]_i_12__0_n_0\
    );
\CNT[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => p_14_in(0),
      I1 => when_apb3tim_l89,
      I2 => when_apb3tim_l87,
      O => \CNT[15]_i_1__0_n_0\
    );
\CNT[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \CNT[15]_i_3__0_n_0\,
      I1 => \CR1_reg_n_0_[4]\,
      I2 => CNT0(15),
      I3 => \when_apb3tim_l99__14\,
      I4 => \ARR_reg_n_0_[15]\,
      I5 => p_14_in(0),
      O => p_1_in(15)
    );
\CNT[15]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CNT00_in(15),
      I1 => when_apb3tim_l93,
      O => \CNT[15]_i_3__0_n_0\
    );
\CNT[15]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \CNT[15]_i_10__0_n_0\,
      I1 => \CNT__0\(14),
      I2 => \CNT__0\(15),
      I3 => \CNT__0\(13),
      I4 => \CNT__0\(12),
      I5 => \CNT[15]_i_11__0_n_0\,
      O => \when_apb3tim_l99__14\
    );
\CNT[15]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \CNT__0\(15),
      O => \CNT[15]_i_7__0_n_0\
    );
\CNT[15]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \CNT__0\(14),
      O => \CNT[15]_i_8__0_n_0\
    );
\CNT[15]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \CNT__0\(13),
      O => \CNT[15]_i_9__0_n_0\
    );
\CNT[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \CNT[1]_i_2__0_n_0\,
      I1 => \CR1_reg_n_0_[4]\,
      I2 => CNT0(1),
      I3 => \when_apb3tim_l99__14\,
      I4 => \ARR_reg_n_0_[1]\,
      I5 => p_14_in(0),
      O => p_1_in(1)
    );
\CNT[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CNT00_in(1),
      I1 => when_apb3tim_l93,
      O => \CNT[1]_i_2__0_n_0\
    );
\CNT[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \CNT[2]_i_2__0_n_0\,
      I1 => \CR1_reg_n_0_[4]\,
      I2 => CNT0(2),
      I3 => \when_apb3tim_l99__14\,
      I4 => \ARR_reg_n_0_[2]\,
      I5 => p_14_in(0),
      O => p_1_in(2)
    );
\CNT[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CNT00_in(2),
      I1 => when_apb3tim_l93,
      O => \CNT[2]_i_2__0_n_0\
    );
\CNT[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \CNT[3]_i_2__0_n_0\,
      I1 => \CR1_reg_n_0_[4]\,
      I2 => CNT0(3),
      I3 => \when_apb3tim_l99__14\,
      I4 => \ARR_reg_n_0_[3]\,
      I5 => p_14_in(0),
      O => p_1_in(3)
    );
\CNT[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CNT00_in(3),
      I1 => when_apb3tim_l93,
      O => \CNT[3]_i_2__0_n_0\
    );
\CNT[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \CNT[4]_i_2__0_n_0\,
      I1 => \CR1_reg_n_0_[4]\,
      I2 => CNT0(4),
      I3 => \when_apb3tim_l99__14\,
      I4 => \ARR_reg_n_0_[4]\,
      I5 => p_14_in(0),
      O => p_1_in(4)
    );
\CNT[4]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CNT00_in(4),
      I1 => when_apb3tim_l93,
      O => \CNT[4]_i_2__0_n_0\
    );
\CNT[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \CNT__0\(4),
      O => \CNT[4]_i_5__0_n_0\
    );
\CNT[4]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \CNT__0\(3),
      O => \CNT[4]_i_6__0_n_0\
    );
\CNT[4]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \CNT__0\(2),
      O => \CNT[4]_i_7__0_n_0\
    );
\CNT[4]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \CNT__0\(1),
      O => \CNT[4]_i_8__0_n_0\
    );
\CNT[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \CNT[5]_i_2__0_n_0\,
      I1 => \CR1_reg_n_0_[4]\,
      I2 => CNT0(5),
      I3 => \when_apb3tim_l99__14\,
      I4 => \ARR_reg_n_0_[5]\,
      I5 => p_14_in(0),
      O => p_1_in(5)
    );
\CNT[5]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CNT00_in(5),
      I1 => when_apb3tim_l93,
      O => \CNT[5]_i_2__0_n_0\
    );
\CNT[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \CNT[6]_i_2__0_n_0\,
      I1 => \CR1_reg_n_0_[4]\,
      I2 => CNT0(6),
      I3 => \when_apb3tim_l99__14\,
      I4 => \ARR_reg_n_0_[6]\,
      I5 => p_14_in(0),
      O => p_1_in(6)
    );
\CNT[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CNT00_in(6),
      I1 => when_apb3tim_l93,
      O => \CNT[6]_i_2__0_n_0\
    );
\CNT[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \CNT[7]_i_2__0_n_0\,
      I1 => \CR1_reg_n_0_[4]\,
      I2 => CNT0(7),
      I3 => \when_apb3tim_l99__14\,
      I4 => \ARR_reg_n_0_[7]\,
      I5 => p_14_in(0),
      O => p_1_in(7)
    );
\CNT[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CNT00_in(7),
      I1 => when_apb3tim_l93,
      O => \CNT[7]_i_2__0_n_0\
    );
\CNT[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \CNT[8]_i_2__0_n_0\,
      I1 => \CR1_reg_n_0_[4]\,
      I2 => CNT0(8),
      I3 => \when_apb3tim_l99__14\,
      I4 => \ARR_reg_n_0_[8]\,
      I5 => p_14_in(0),
      O => p_1_in(8)
    );
\CNT[8]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CNT00_in(8),
      I1 => when_apb3tim_l93,
      O => \CNT[8]_i_2__0_n_0\
    );
\CNT[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \CNT__0\(8),
      O => \CNT[8]_i_5__0_n_0\
    );
\CNT[8]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \CNT__0\(7),
      O => \CNT[8]_i_6__0_n_0\
    );
\CNT[8]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \CNT__0\(6),
      O => \CNT[8]_i_7__0_n_0\
    );
\CNT[8]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \CNT__0\(5),
      O => \CNT[8]_i_8__0_n_0\
    );
\CNT[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \CNT[9]_i_2__0_n_0\,
      I1 => \CR1_reg_n_0_[4]\,
      I2 => CNT0(9),
      I3 => \when_apb3tim_l99__14\,
      I4 => \ARR_reg_n_0_[9]\,
      I5 => p_14_in(0),
      O => p_1_in(9)
    );
\CNT[9]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CNT00_in(9),
      I1 => when_apb3tim_l93,
      O => \CNT[9]_i_2__0_n_0\
    );
\CNT_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CNT[15]_i_1__0_n_0\,
      CLR => reset,
      D => p_1_in(0),
      Q => \CNT__0\(0)
    );
\CNT_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CNT[15]_i_1__0_n_0\,
      CLR => reset,
      D => p_1_in(10),
      Q => \CNT__0\(10)
    );
\CNT_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CNT[15]_i_1__0_n_0\,
      CLR => reset,
      D => p_1_in(11),
      Q => \CNT__0\(11)
    );
\CNT_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CNT[15]_i_1__0_n_0\,
      CLR => reset,
      D => p_1_in(12),
      Q => \CNT__0\(12)
    );
\CNT_reg[12]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \CNT_reg[8]_i_3__0_n_0\,
      CO(3) => \CNT_reg[12]_i_3__0_n_0\,
      CO(2) => \CNT_reg[12]_i_3__0_n_1\,
      CO(1) => \CNT_reg[12]_i_3__0_n_2\,
      CO(0) => \CNT_reg[12]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \CNT__0\(12 downto 9),
      O(3 downto 0) => CNT0(12 downto 9),
      S(3) => \CNT[12]_i_5__0_n_0\,
      S(2) => \CNT[12]_i_6__0_n_0\,
      S(1) => \CNT[12]_i_7__0_n_0\,
      S(0) => \CNT[12]_i_8__0_n_0\
    );
\CNT_reg[12]_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \CNT_reg[8]_i_4__0_n_0\,
      CO(3) => \CNT_reg[12]_i_4__0_n_0\,
      CO(2) => \CNT_reg[12]_i_4__0_n_1\,
      CO(1) => \CNT_reg[12]_i_4__0_n_2\,
      CO(0) => \CNT_reg[12]_i_4__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => CNT00_in(12 downto 9),
      S(3 downto 0) => \CNT__0\(12 downto 9)
    );
\CNT_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CNT[15]_i_1__0_n_0\,
      CLR => reset,
      D => p_1_in(13),
      Q => \CNT__0\(13)
    );
\CNT_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CNT[15]_i_1__0_n_0\,
      CLR => reset,
      D => p_1_in(14),
      Q => \CNT__0\(14)
    );
\CNT_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CNT[15]_i_1__0_n_0\,
      CLR => reset,
      D => p_1_in(15),
      Q => \CNT__0\(15)
    );
\CNT_reg[15]_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \CNT_reg[12]_i_3__0_n_0\,
      CO(3 downto 2) => \NLW_CNT_reg[15]_i_4__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \CNT_reg[15]_i_4__0_n_2\,
      CO(0) => \CNT_reg[15]_i_4__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \CNT__0\(14 downto 13),
      O(3) => \NLW_CNT_reg[15]_i_4__0_O_UNCONNECTED\(3),
      O(2 downto 0) => CNT0(15 downto 13),
      S(3) => '0',
      S(2) => \CNT[15]_i_7__0_n_0\,
      S(1) => \CNT[15]_i_8__0_n_0\,
      S(0) => \CNT[15]_i_9__0_n_0\
    );
\CNT_reg[15]_i_6__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \CNT_reg[12]_i_4__0_n_0\,
      CO(3 downto 2) => \NLW_CNT_reg[15]_i_6__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \CNT_reg[15]_i_6__0_n_2\,
      CO(0) => \CNT_reg[15]_i_6__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_CNT_reg[15]_i_6__0_O_UNCONNECTED\(3),
      O(2 downto 0) => CNT00_in(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => \CNT__0\(15 downto 13)
    );
\CNT_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CNT[15]_i_1__0_n_0\,
      CLR => reset,
      D => p_1_in(1),
      Q => \CNT__0\(1)
    );
\CNT_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CNT[15]_i_1__0_n_0\,
      CLR => reset,
      D => p_1_in(2),
      Q => \CNT__0\(2)
    );
\CNT_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CNT[15]_i_1__0_n_0\,
      CLR => reset,
      D => p_1_in(3),
      Q => \CNT__0\(3)
    );
\CNT_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CNT[15]_i_1__0_n_0\,
      CLR => reset,
      D => p_1_in(4),
      Q => \CNT__0\(4)
    );
\CNT_reg[4]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \CNT_reg[4]_i_3__0_n_0\,
      CO(2) => \CNT_reg[4]_i_3__0_n_1\,
      CO(1) => \CNT_reg[4]_i_3__0_n_2\,
      CO(0) => \CNT_reg[4]_i_3__0_n_3\,
      CYINIT => \CNT__0\(0),
      DI(3 downto 0) => \CNT__0\(4 downto 1),
      O(3 downto 0) => CNT0(4 downto 1),
      S(3) => \CNT[4]_i_5__0_n_0\,
      S(2) => \CNT[4]_i_6__0_n_0\,
      S(1) => \CNT[4]_i_7__0_n_0\,
      S(0) => \CNT[4]_i_8__0_n_0\
    );
\CNT_reg[4]_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \CNT_reg[4]_i_4__0_n_0\,
      CO(2) => \CNT_reg[4]_i_4__0_n_1\,
      CO(1) => \CNT_reg[4]_i_4__0_n_2\,
      CO(0) => \CNT_reg[4]_i_4__0_n_3\,
      CYINIT => \CNT__0\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => CNT00_in(4 downto 1),
      S(3 downto 0) => \CNT__0\(4 downto 1)
    );
\CNT_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CNT[15]_i_1__0_n_0\,
      CLR => reset,
      D => p_1_in(5),
      Q => \CNT__0\(5)
    );
\CNT_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CNT[15]_i_1__0_n_0\,
      CLR => reset,
      D => p_1_in(6),
      Q => \CNT__0\(6)
    );
\CNT_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CNT[15]_i_1__0_n_0\,
      CLR => reset,
      D => p_1_in(7),
      Q => \CNT__0\(7)
    );
\CNT_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CNT[15]_i_1__0_n_0\,
      CLR => reset,
      D => p_1_in(8),
      Q => \CNT__0\(8)
    );
\CNT_reg[8]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \CNT_reg[4]_i_3__0_n_0\,
      CO(3) => \CNT_reg[8]_i_3__0_n_0\,
      CO(2) => \CNT_reg[8]_i_3__0_n_1\,
      CO(1) => \CNT_reg[8]_i_3__0_n_2\,
      CO(0) => \CNT_reg[8]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \CNT__0\(8 downto 5),
      O(3 downto 0) => CNT0(8 downto 5),
      S(3) => \CNT[8]_i_5__0_n_0\,
      S(2) => \CNT[8]_i_6__0_n_0\,
      S(1) => \CNT[8]_i_7__0_n_0\,
      S(0) => \CNT[8]_i_8__0_n_0\
    );
\CNT_reg[8]_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \CNT_reg[4]_i_4__0_n_0\,
      CO(3) => \CNT_reg[8]_i_4__0_n_0\,
      CO(2) => \CNT_reg[8]_i_4__0_n_1\,
      CO(1) => \CNT_reg[8]_i_4__0_n_2\,
      CO(0) => \CNT_reg[8]_i_4__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => CNT00_in(8 downto 5),
      S(3 downto 0) => \CNT__0\(8 downto 5)
    );
\CNT_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CNT[15]_i_1__0_n_0\,
      CLR => reset,
      D => p_1_in(9),
      Q => \CNT__0\(9)
    );
\CR1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \CR1_reg[0]_0\,
      I1 => io_apb_PADDR(6),
      I2 => io_apb_PADDR(0),
      I3 => io_apb_PADDR(1),
      I4 => \ctrl_doWrite__0\,
      I5 => io_apb_PADDR_2_sn_1,
      O => CR1
    );
\CR1[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^io_apb_decoder_io_output_psel\(0),
      I1 => io_apb_PADDR(7),
      I2 => io_apb_PENABLE,
      I3 => io_apb_PWRITE,
      O => \ctrl_doWrite__0\
    );
\CR1[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => io_apb_PADDR(2),
      I1 => io_apb_PADDR(3),
      O => io_apb_PADDR_2_sn_1
    );
\CR1[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => io_apb_PADDR(9),
      I1 => io_apb_PADDR(10),
      I2 => io_apb_PADDR(8),
      I3 => io_apb_PADDR(11),
      I4 => io_apb_PSEL(0),
      O => \^io_apb_decoder_io_output_psel\(0)
    );
\CR1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => when_apb3tim_l87
    );
\CR1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \CR1_reg_n_0_[10]\
    );
\CR1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \CR1_reg_n_0_[11]\
    );
\CR1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \CR1_reg_n_0_[12]\
    );
\CR1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \CR1_reg_n_0_[13]\
    );
\CR1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \CR1_reg_n_0_[14]\
    );
\CR1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \CR1_reg_n_0_[15]\
    );
\CR1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \CR1_reg_n_0_[1]\
    );
\CR1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \CR1_reg_n_0_[2]\
    );
\CR1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \CR1_reg_n_0_[3]\
    );
\CR1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \CR1_reg_n_0_[4]\
    );
\CR1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \CR1_reg_n_0_[5]\
    );
\CR1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \CR1_reg_n_0_[6]\
    );
\CR1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \CR1_reg_n_0_[7]\
    );
\CR1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \CR1_reg_n_0_[8]\
    );
\CR1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \CR1_reg_n_0_[9]\
    );
\CR2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \SMCR_reg[0]_0\,
      I1 => \ctrl_doWrite__0\,
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PADDR(0),
      O => CR2
    );
\CR2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \CR2_reg_n_0_[0]\
    );
\CR2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \CR2_reg_n_0_[10]\
    );
\CR2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \CR2_reg_n_0_[11]\
    );
\CR2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \CR2_reg_n_0_[12]\
    );
\CR2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \CR2_reg_n_0_[13]\
    );
\CR2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \CR2_reg_n_0_[14]\
    );
\CR2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \CR2_reg_n_0_[15]\
    );
\CR2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \CR2_reg_n_0_[1]\
    );
\CR2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \CR2_reg_n_0_[2]\
    );
\CR2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \CR2_reg_n_0_[3]\
    );
\CR2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \CR2_reg_n_0_[4]\
    );
\CR2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \CR2_reg_n_0_[5]\
    );
\CR2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \CR2_reg_n_0_[6]\
    );
\CR2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \CR2_reg_n_0_[7]\
    );
\CR2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \CR2_reg_n_0_[8]\
    );
\CR2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \CR2_reg_n_0_[9]\
    );
\DCR[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \DCR_reg[0]_0\,
      I1 => io_apb_PADDR(3),
      I2 => \ctrl_doWrite__0\,
      I3 => io_apb_PADDR(1),
      I4 => io_apb_PADDR(6),
      O => DCR
    );
\DCR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DCR,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \DCR_reg_n_0_[0]\
    );
\DCR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DCR,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \DCR_reg_n_0_[10]\
    );
\DCR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DCR,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \DCR_reg_n_0_[11]\
    );
\DCR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DCR,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \DCR_reg_n_0_[12]\
    );
\DCR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DCR,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \DCR_reg_n_0_[13]\
    );
\DCR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DCR,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \DCR_reg_n_0_[14]\
    );
\DCR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DCR,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \DCR_reg_n_0_[15]\
    );
\DCR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DCR,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \DCR_reg_n_0_[1]\
    );
\DCR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DCR,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \DCR_reg_n_0_[2]\
    );
\DCR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DCR,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \DCR_reg_n_0_[3]\
    );
\DCR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DCR,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \DCR_reg_n_0_[4]\
    );
\DCR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DCR,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \DCR_reg_n_0_[5]\
    );
\DCR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DCR,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \DCR_reg_n_0_[6]\
    );
\DCR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DCR,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \DCR_reg_n_0_[7]\
    );
\DCR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DCR,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \DCR_reg_n_0_[8]\
    );
\DCR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DCR,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \DCR_reg_n_0_[9]\
    );
\DIER[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \SMCR_reg[0]_0\,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(0),
      I4 => \ctrl_doWrite__0\,
      O => DIER
    );
\DIER_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DIER,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \^dier_reg[0]_0\(0)
    );
\DIER_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DIER,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \DIER_reg_n_0_[10]\
    );
\DIER_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DIER,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \DIER_reg_n_0_[11]\
    );
\DIER_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DIER,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \DIER_reg_n_0_[12]\
    );
\DIER_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DIER,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \DIER_reg_n_0_[13]\
    );
\DIER_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DIER,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \DIER_reg_n_0_[14]\
    );
\DIER_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DIER,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \DIER_reg_n_0_[15]\
    );
\DIER_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DIER,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \DIER_reg_n_0_[1]\
    );
\DIER_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DIER,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \DIER_reg_n_0_[2]\
    );
\DIER_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DIER,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \DIER_reg_n_0_[3]\
    );
\DIER_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DIER,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \DIER_reg_n_0_[4]\
    );
\DIER_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DIER,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \DIER_reg_n_0_[5]\
    );
\DIER_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DIER,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \DIER_reg_n_0_[6]\
    );
\DIER_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DIER,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \DIER_reg_n_0_[7]\
    );
\DIER_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DIER,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \DIER_reg_n_0_[8]\
    );
\DIER_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DIER,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \DIER_reg_n_0_[9]\
    );
\DMAR[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \DMAR_reg[0]_0\,
      I1 => io_apb_PADDR(3),
      I2 => \ctrl_doWrite__0\,
      I3 => io_apb_PADDR(6),
      I4 => io_apb_PADDR(2),
      O => DMAR
    );
\DMAR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DMAR,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \DMAR_reg_n_0_[0]\
    );
\DMAR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DMAR,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \DMAR_reg_n_0_[10]\
    );
\DMAR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DMAR,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \DMAR_reg_n_0_[11]\
    );
\DMAR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DMAR,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \DMAR_reg_n_0_[12]\
    );
\DMAR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DMAR,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \DMAR_reg_n_0_[13]\
    );
\DMAR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DMAR,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \DMAR_reg_n_0_[14]\
    );
\DMAR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DMAR,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \DMAR_reg_n_0_[15]\
    );
\DMAR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DMAR,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \DMAR_reg_n_0_[1]\
    );
\DMAR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DMAR,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \DMAR_reg_n_0_[2]\
    );
\DMAR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DMAR,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \DMAR_reg_n_0_[3]\
    );
\DMAR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DMAR,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \DMAR_reg_n_0_[4]\
    );
\DMAR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DMAR,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \DMAR_reg_n_0_[5]\
    );
\DMAR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DMAR,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \DMAR_reg_n_0_[6]\
    );
\DMAR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DMAR,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \DMAR_reg_n_0_[7]\
    );
\DMAR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DMAR,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \DMAR_reg_n_0_[8]\
    );
\DMAR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => DMAR,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \DMAR_reg_n_0_[9]\
    );
\EGR[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \CCMR2_reg[0]_0\,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PWDATA(0),
      I5 => \ctrl_doWrite__0\,
      O => \EGR[0]_i_1__0_n_0\
    );
\EGR[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \CCMR2_reg[0]_0\,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PWDATA(10),
      I5 => \ctrl_doWrite__0\,
      O => \EGR[10]_i_1__0_n_0\
    );
\EGR[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \CCMR2_reg[0]_0\,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PWDATA(11),
      I5 => \ctrl_doWrite__0\,
      O => \EGR[11]_i_1__0_n_0\
    );
\EGR[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \CCMR2_reg[0]_0\,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PWDATA(12),
      I5 => \ctrl_doWrite__0\,
      O => \EGR[12]_i_1__0_n_0\
    );
\EGR[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \CCMR2_reg[0]_0\,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PWDATA(13),
      I5 => \ctrl_doWrite__0\,
      O => \EGR[13]_i_1__0_n_0\
    );
\EGR[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \CCMR2_reg[0]_0\,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PWDATA(14),
      I5 => \ctrl_doWrite__0\,
      O => \EGR[14]_i_1__0_n_0\
    );
\EGR[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF01FF00FE00"
    )
        port map (
      I0 => io_apb_PADDR(1),
      I1 => io_apb_PADDR(0),
      I2 => io_apb_PADDR(6),
      I3 => \EGR[15]_i_3__0_n_0\,
      I4 => io_apb_PADDR(5),
      I5 => \EGR[15]_i_4__0_n_0\,
      O => EGR
    );
\EGR[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \CCMR2_reg[0]_0\,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PWDATA(15),
      I5 => \ctrl_doWrite__0\,
      O => \EGR[15]_i_2__0_n_0\
    );
\EGR[15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_14_in(0),
      I1 => p_14_in(6),
      I2 => p_14_in(2),
      I3 => p_14_in(1),
      I4 => p_14_in(4),
      I5 => p_14_in(3),
      O => \EGR[15]_i_3__0_n_0\
    );
\EGR[15]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => io_apb_PADDR(4),
      I2 => \ctrl_doWrite__0\,
      I3 => io_apb_PADDR(2),
      I4 => \EGR[15]_i_3__0_n_0\,
      O => \EGR[15]_i_4__0_n_0\
    );
\EGR[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \CCMR2_reg[0]_0\,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PWDATA(1),
      I5 => \ctrl_doWrite__0\,
      O => \EGR[1]_i_1__0_n_0\
    );
\EGR[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \CCMR2_reg[0]_0\,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PWDATA(2),
      I5 => \ctrl_doWrite__0\,
      O => \EGR[2]_i_1__0_n_0\
    );
\EGR[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \CCMR2_reg[0]_0\,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PWDATA(3),
      I5 => \ctrl_doWrite__0\,
      O => \EGR[3]_i_1__0_n_0\
    );
\EGR[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \CCMR2_reg[0]_0\,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PWDATA(4),
      I5 => \ctrl_doWrite__0\,
      O => \EGR[4]_i_1__0_n_0\
    );
\EGR[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \CCMR2_reg[0]_0\,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PWDATA(5),
      I5 => \ctrl_doWrite__0\,
      O => \EGR[5]_i_1__0_n_0\
    );
\EGR[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \CCMR2_reg[0]_0\,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PWDATA(6),
      I5 => \ctrl_doWrite__0\,
      O => \EGR[6]_i_1__0_n_0\
    );
\EGR[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \CCMR2_reg[0]_0\,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PWDATA(7),
      I5 => \ctrl_doWrite__0\,
      O => \EGR[7]_i_1__0_n_0\
    );
\EGR[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \CCMR2_reg[0]_0\,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PWDATA(8),
      I5 => \ctrl_doWrite__0\,
      O => \EGR[8]_i_1__0_n_0\
    );
\EGR[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \CCMR2_reg[0]_0\,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PWDATA(9),
      I5 => \ctrl_doWrite__0\,
      O => \EGR[9]_i_1__0_n_0\
    );
\EGR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EGR,
      CLR => reset,
      D => \EGR[0]_i_1__0_n_0\,
      Q => p_14_in(0)
    );
\EGR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EGR,
      CLR => reset,
      D => \EGR[10]_i_1__0_n_0\,
      Q => \EGR_reg_n_0_[10]\
    );
\EGR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EGR,
      CLR => reset,
      D => \EGR[11]_i_1__0_n_0\,
      Q => \EGR_reg_n_0_[11]\
    );
\EGR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EGR,
      CLR => reset,
      D => \EGR[12]_i_1__0_n_0\,
      Q => \EGR_reg_n_0_[12]\
    );
\EGR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EGR,
      CLR => reset,
      D => \EGR[13]_i_1__0_n_0\,
      Q => \EGR_reg_n_0_[13]\
    );
\EGR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EGR,
      CLR => reset,
      D => \EGR[14]_i_1__0_n_0\,
      Q => \EGR_reg_n_0_[14]\
    );
\EGR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EGR,
      CLR => reset,
      D => \EGR[15]_i_2__0_n_0\,
      Q => \EGR_reg_n_0_[15]\
    );
\EGR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EGR,
      CLR => reset,
      D => \EGR[1]_i_1__0_n_0\,
      Q => p_14_in(1)
    );
\EGR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EGR,
      CLR => reset,
      D => \EGR[2]_i_1__0_n_0\,
      Q => p_14_in(2)
    );
\EGR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EGR,
      CLR => reset,
      D => \EGR[3]_i_1__0_n_0\,
      Q => p_14_in(3)
    );
\EGR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EGR,
      CLR => reset,
      D => \EGR[4]_i_1__0_n_0\,
      Q => p_14_in(4)
    );
\EGR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EGR,
      CLR => reset,
      D => \EGR[5]_i_1__0_n_0\,
      Q => p_14_in(5)
    );
\EGR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EGR,
      CLR => reset,
      D => \EGR[6]_i_1__0_n_0\,
      Q => p_14_in(6)
    );
\EGR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EGR,
      CLR => reset,
      D => \EGR[7]_i_1__0_n_0\,
      Q => \EGR_reg_n_0_[7]\
    );
\EGR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EGR,
      CLR => reset,
      D => \EGR[8]_i_1__0_n_0\,
      Q => \EGR_reg_n_0_[8]\
    );
\EGR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => EGR,
      CLR => reset,
      D => \EGR[9]_i_1__0_n_0\,
      Q => \EGR_reg_n_0_[9]\
    );
\PSC[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \PSC_reg[0]_0\,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(5),
      I3 => io_apb_PADDR(1),
      I4 => \ctrl_doWrite__0\,
      O => PSC
    );
\PSC_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PSC,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \PSC_reg_n_0_[0]\
    );
\PSC_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PSC,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \PSC_reg_n_0_[10]\
    );
\PSC_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PSC,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \PSC_reg_n_0_[11]\
    );
\PSC_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PSC,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \PSC_reg_n_0_[12]\
    );
\PSC_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PSC,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \PSC_reg_n_0_[13]\
    );
\PSC_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PSC,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \PSC_reg_n_0_[14]\
    );
\PSC_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PSC,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \PSC_reg_n_0_[15]\
    );
\PSC_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PSC,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \PSC_reg_n_0_[1]\
    );
\PSC_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PSC,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \PSC_reg_n_0_[2]\
    );
\PSC_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PSC,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \PSC_reg_n_0_[3]\
    );
\PSC_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PSC,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \PSC_reg_n_0_[4]\
    );
\PSC_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PSC,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \PSC_reg_n_0_[5]\
    );
\PSC_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PSC,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \PSC_reg_n_0_[6]\
    );
\PSC_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PSC,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \PSC_reg_n_0_[7]\
    );
\PSC_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PSC,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \PSC_reg_n_0_[8]\
    );
\PSC_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => PSC,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \PSC_reg_n_0_[9]\
    );
\RCR[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \CCR_1_reg[0]_0\,
      I1 => io_apb_PADDR(4),
      I2 => io_apb_PADDR(5),
      I3 => io_apb_PADDR(3),
      I4 => \ctrl_doWrite__0\,
      O => RCR
    );
\RCR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RCR,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \RCR_reg_n_0_[0]\
    );
\RCR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RCR,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \RCR_reg_n_0_[10]\
    );
\RCR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RCR,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \RCR_reg_n_0_[11]\
    );
\RCR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RCR,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \RCR_reg_n_0_[12]\
    );
\RCR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RCR,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \RCR_reg_n_0_[13]\
    );
\RCR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RCR,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \RCR_reg_n_0_[14]\
    );
\RCR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RCR,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \RCR_reg_n_0_[15]\
    );
\RCR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RCR,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \RCR_reg_n_0_[1]\
    );
\RCR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RCR,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \RCR_reg_n_0_[2]\
    );
\RCR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RCR,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \RCR_reg_n_0_[3]\
    );
\RCR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RCR,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \RCR_reg_n_0_[4]\
    );
\RCR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RCR,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \RCR_reg_n_0_[5]\
    );
\RCR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RCR,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \RCR_reg_n_0_[6]\
    );
\RCR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RCR,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \RCR_reg_n_0_[7]\
    );
\RCR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RCR,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \RCR_reg_n_0_[8]\
    );
\RCR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RCR,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \RCR_reg_n_0_[9]\
    );
\SMCR[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \SMCR_reg[0]_0\,
      I1 => \ctrl_doWrite__0\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(2),
      O => SMCR
    );
\SMCR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SMCR,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \SMCR_reg_n_0_[0]\
    );
\SMCR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SMCR,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \SMCR_reg_n_0_[10]\
    );
\SMCR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SMCR,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \SMCR_reg_n_0_[11]\
    );
\SMCR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SMCR,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \SMCR_reg_n_0_[12]\
    );
\SMCR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SMCR,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \SMCR_reg_n_0_[13]\
    );
\SMCR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SMCR,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \SMCR_reg_n_0_[14]\
    );
\SMCR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SMCR,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \SMCR_reg_n_0_[15]\
    );
\SMCR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SMCR,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \SMCR_reg_n_0_[1]\
    );
\SMCR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SMCR,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \SMCR_reg_n_0_[2]\
    );
\SMCR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SMCR,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \SMCR_reg_n_0_[3]\
    );
\SMCR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SMCR,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \SMCR_reg_n_0_[4]\
    );
\SMCR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SMCR,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \SMCR_reg_n_0_[5]\
    );
\SMCR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SMCR,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \SMCR_reg_n_0_[6]\
    );
\SMCR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SMCR,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \SMCR_reg_n_0_[7]\
    );
\SMCR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SMCR,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \SMCR_reg_n_0_[8]\
    );
\SMCR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SMCR,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \SMCR_reg_n_0_[9]\
    );
\SR[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFACCFFCA0ACC00"
    )
        port map (
      I0 => io_apb_PWDATA(0),
      I1 => \SR__0\(0),
      I2 => io_apb_PADDR_5_sn_1,
      I3 => \SR[0]_i_3_n_0\,
      I4 => \ctrl_doWrite__0\,
      I5 => \^p_15_in\(0),
      O => \SR[0]_i_1__0_n_0\
    );
\SR[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \when_apb3tim_l99__14\,
      I1 => \CR1_reg_n_0_[4]\,
      I2 => when_apb3tim_l93,
      O => \SR__0\(0)
    );
\SR[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => when_apb3tim_l87,
      I1 => \when_apb3tim_l99__14\,
      I2 => \CR1_reg_n_0_[4]\,
      I3 => when_apb3tim_l93,
      I4 => when_apb3tim_l89,
      O => \SR[0]_i_3_n_0\
    );
\SR[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => io_apb_PADDR(5),
      I1 => io_apb_PADDR(6),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(1),
      I4 => io_apb_PADDR(0),
      I5 => io_apb_PADDR_2_sn_1,
      O => io_apb_PADDR_5_sn_1
    );
\SR[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \CCMR2_reg[0]_0\,
      I1 => \ctrl_doWrite__0\,
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PADDR(2),
      O => \SR[15]_i_1_n_0\
    );
\SR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR[0]_i_1__0_n_0\,
      Q => \^p_15_in\(0)
    );
\SR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \SR_reg_n_0_[10]\
    );
\SR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \SR_reg_n_0_[11]\
    );
\SR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \SR_reg_n_0_[12]\
    );
\SR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \SR_reg_n_0_[13]\
    );
\SR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \SR_reg_n_0_[14]\
    );
\SR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \SR_reg_n_0_[15]\
    );
\SR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \SR_reg_n_0_[1]\
    );
\SR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \SR_reg_n_0_[2]\
    );
\SR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \SR_reg_n_0_[3]\
    );
\SR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \SR_reg_n_0_[4]\
    );
\SR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \SR_reg_n_0_[5]\
    );
\SR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \SR_reg_n_0_[6]\
    );
\SR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \SR_reg_n_0_[7]\
    );
\SR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \SR_reg_n_0_[8]\
    );
\SR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \SR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \SR_reg_n_0_[9]\
    );
\_zz_io_ch1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_zz_io_ch1_carry_n_0\,
      CO(2) => \_zz_io_ch1_carry_n_1\,
      CO(1) => \_zz_io_ch1_carry_n_2\,
      CO(0) => \_zz_io_ch1_carry_n_3\,
      CYINIT => '0',
      DI(3) => \_zz_io_ch1_carry_i_1__0_n_0\,
      DI(2) => \_zz_io_ch1_carry_i_2__0_n_0\,
      DI(1) => \_zz_io_ch1_carry_i_3__0_n_0\,
      DI(0) => \_zz_io_ch1_carry_i_4__0_n_0\,
      O(3 downto 0) => \NLW__zz_io_ch1_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \_zz_io_ch1_carry_i_5__0_n_0\,
      S(2) => \_zz_io_ch1_carry_i_6__0_n_0\,
      S(1) => \_zz_io_ch1_carry_i_7__0_n_0\,
      S(0) => \_zz_io_ch1_carry_i_8__0_n_0\
    );
\_zz_io_ch1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_zz_io_ch1_carry_n_0\,
      CO(3) => \_zz_io_ch1\,
      CO(2) => \_zz_io_ch1_carry__0_n_1\,
      CO(1) => \_zz_io_ch1_carry__0_n_2\,
      CO(0) => \_zz_io_ch1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \_zz_io_ch1_carry__0_i_1__0_n_0\,
      DI(2) => \_zz_io_ch1_carry__0_i_2__0_n_0\,
      DI(1) => \_zz_io_ch1_carry__0_i_3__0_n_0\,
      DI(0) => \_zz_io_ch1_carry__0_i_4__0_n_0\,
      O(3 downto 0) => \NLW__zz_io_ch1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_zz_io_ch1_carry__0_i_5__0_n_0\,
      S(2) => \_zz_io_ch1_carry__0_i_6__0_n_0\,
      S(1) => \_zz_io_ch1_carry__0_i_7__0_n_0\,
      S(0) => \_zz_io_ch1_carry__0_i_8__0_n_0\
    );
\_zz_io_ch1_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_0_reg_n_0_[14]\,
      I1 => \CNT__0\(14),
      I2 => \CNT__0\(15),
      I3 => \CCR_0_reg_n_0_[15]\,
      O => \_zz_io_ch1_carry__0_i_1__0_n_0\
    );
\_zz_io_ch1_carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_0_reg_n_0_[12]\,
      I1 => \CNT__0\(12),
      I2 => \CNT__0\(13),
      I3 => \CCR_0_reg_n_0_[13]\,
      O => \_zz_io_ch1_carry__0_i_2__0_n_0\
    );
\_zz_io_ch1_carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_0_reg_n_0_[10]\,
      I1 => \CNT__0\(10),
      I2 => \CNT__0\(11),
      I3 => \CCR_0_reg_n_0_[11]\,
      O => \_zz_io_ch1_carry__0_i_3__0_n_0\
    );
\_zz_io_ch1_carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_0_reg_n_0_[8]\,
      I1 => \CNT__0\(8),
      I2 => \CNT__0\(9),
      I3 => \CCR_0_reg_n_0_[9]\,
      O => \_zz_io_ch1_carry__0_i_4__0_n_0\
    );
\_zz_io_ch1_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_0_reg_n_0_[14]\,
      I1 => \CNT__0\(14),
      I2 => \CCR_0_reg_n_0_[15]\,
      I3 => \CNT__0\(15),
      O => \_zz_io_ch1_carry__0_i_5__0_n_0\
    );
\_zz_io_ch1_carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_0_reg_n_0_[12]\,
      I1 => \CNT__0\(12),
      I2 => \CCR_0_reg_n_0_[13]\,
      I3 => \CNT__0\(13),
      O => \_zz_io_ch1_carry__0_i_6__0_n_0\
    );
\_zz_io_ch1_carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_0_reg_n_0_[10]\,
      I1 => \CNT__0\(10),
      I2 => \CCR_0_reg_n_0_[11]\,
      I3 => \CNT__0\(11),
      O => \_zz_io_ch1_carry__0_i_7__0_n_0\
    );
\_zz_io_ch1_carry__0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_0_reg_n_0_[8]\,
      I1 => \CNT__0\(8),
      I2 => \CCR_0_reg_n_0_[9]\,
      I3 => \CNT__0\(9),
      O => \_zz_io_ch1_carry__0_i_8__0_n_0\
    );
\_zz_io_ch1_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_0_reg_n_0_[6]\,
      I1 => \CNT__0\(6),
      I2 => \CNT__0\(7),
      I3 => \CCR_0_reg_n_0_[7]\,
      O => \_zz_io_ch1_carry_i_1__0_n_0\
    );
\_zz_io_ch1_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_0_reg_n_0_[4]\,
      I1 => \CNT__0\(4),
      I2 => \CNT__0\(5),
      I3 => \CCR_0_reg_n_0_[5]\,
      O => \_zz_io_ch1_carry_i_2__0_n_0\
    );
\_zz_io_ch1_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_0_reg_n_0_[2]\,
      I1 => \CNT__0\(2),
      I2 => \CNT__0\(3),
      I3 => \CCR_0_reg_n_0_[3]\,
      O => \_zz_io_ch1_carry_i_3__0_n_0\
    );
\_zz_io_ch1_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_0_reg_n_0_[0]\,
      I1 => \CNT__0\(0),
      I2 => \CNT__0\(1),
      I3 => \CCR_0_reg_n_0_[1]\,
      O => \_zz_io_ch1_carry_i_4__0_n_0\
    );
\_zz_io_ch1_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_0_reg_n_0_[6]\,
      I1 => \CNT__0\(6),
      I2 => \CCR_0_reg_n_0_[7]\,
      I3 => \CNT__0\(7),
      O => \_zz_io_ch1_carry_i_5__0_n_0\
    );
\_zz_io_ch1_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_0_reg_n_0_[4]\,
      I1 => \CNT__0\(4),
      I2 => \CCR_0_reg_n_0_[5]\,
      I3 => \CNT__0\(5),
      O => \_zz_io_ch1_carry_i_6__0_n_0\
    );
\_zz_io_ch1_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_0_reg_n_0_[2]\,
      I1 => \CNT__0\(2),
      I2 => \CCR_0_reg_n_0_[3]\,
      I3 => \CNT__0\(3),
      O => \_zz_io_ch1_carry_i_7__0_n_0\
    );
\_zz_io_ch1_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_0_reg_n_0_[0]\,
      I1 => \CNT__0\(0),
      I2 => \CCR_0_reg_n_0_[1]\,
      I3 => \CNT__0\(1),
      O => \_zz_io_ch1_carry_i_8__0_n_0\
    );
\_zz_io_ch_11_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_zz_io_ch_11_carry_n_0\,
      CO(2) => \_zz_io_ch_11_carry_n_1\,
      CO(1) => \_zz_io_ch_11_carry_n_2\,
      CO(0) => \_zz_io_ch_11_carry_n_3\,
      CYINIT => '0',
      DI(3) => \_zz_io_ch_11_carry_i_1__0_n_0\,
      DI(2) => \_zz_io_ch_11_carry_i_2__0_n_0\,
      DI(1) => \_zz_io_ch_11_carry_i_3__0_n_0\,
      DI(0) => \_zz_io_ch_11_carry_i_4__0_n_0\,
      O(3 downto 0) => \NLW__zz_io_ch_11_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \_zz_io_ch_11_carry_i_5__0_n_0\,
      S(2) => \_zz_io_ch_11_carry_i_6__0_n_0\,
      S(1) => \_zz_io_ch_11_carry_i_7__0_n_0\,
      S(0) => \_zz_io_ch_11_carry_i_8__0_n_0\
    );
\_zz_io_ch_11_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_zz_io_ch_11_carry_n_0\,
      CO(3) => \_zz_io_ch_11\,
      CO(2) => \_zz_io_ch_11_carry__0_n_1\,
      CO(1) => \_zz_io_ch_11_carry__0_n_2\,
      CO(0) => \_zz_io_ch_11_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \_zz_io_ch_11_carry__0_i_1__0_n_0\,
      DI(2) => \_zz_io_ch_11_carry__0_i_2__0_n_0\,
      DI(1) => \_zz_io_ch_11_carry__0_i_3__0_n_0\,
      DI(0) => \_zz_io_ch_11_carry__0_i_4__0_n_0\,
      O(3 downto 0) => \NLW__zz_io_ch_11_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_zz_io_ch_11_carry__0_i_5__0_n_0\,
      S(2) => \_zz_io_ch_11_carry__0_i_6__0_n_0\,
      S(1) => \_zz_io_ch_11_carry__0_i_7__0_n_0\,
      S(0) => \_zz_io_ch_11_carry__0_i_8__0_n_0\
    );
\_zz_io_ch_11_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_1_reg_n_0_[14]\,
      I1 => \CNT__0\(14),
      I2 => \CNT__0\(15),
      I3 => \CCR_1_reg_n_0_[15]\,
      O => \_zz_io_ch_11_carry__0_i_1__0_n_0\
    );
\_zz_io_ch_11_carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_1_reg_n_0_[12]\,
      I1 => \CNT__0\(12),
      I2 => \CNT__0\(13),
      I3 => \CCR_1_reg_n_0_[13]\,
      O => \_zz_io_ch_11_carry__0_i_2__0_n_0\
    );
\_zz_io_ch_11_carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_1_reg_n_0_[10]\,
      I1 => \CNT__0\(10),
      I2 => \CNT__0\(11),
      I3 => \CCR_1_reg_n_0_[11]\,
      O => \_zz_io_ch_11_carry__0_i_3__0_n_0\
    );
\_zz_io_ch_11_carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_1_reg_n_0_[8]\,
      I1 => \CNT__0\(8),
      I2 => \CNT__0\(9),
      I3 => \CCR_1_reg_n_0_[9]\,
      O => \_zz_io_ch_11_carry__0_i_4__0_n_0\
    );
\_zz_io_ch_11_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_1_reg_n_0_[14]\,
      I1 => \CNT__0\(14),
      I2 => \CCR_1_reg_n_0_[15]\,
      I3 => \CNT__0\(15),
      O => \_zz_io_ch_11_carry__0_i_5__0_n_0\
    );
\_zz_io_ch_11_carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_1_reg_n_0_[12]\,
      I1 => \CNT__0\(12),
      I2 => \CCR_1_reg_n_0_[13]\,
      I3 => \CNT__0\(13),
      O => \_zz_io_ch_11_carry__0_i_6__0_n_0\
    );
\_zz_io_ch_11_carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_1_reg_n_0_[10]\,
      I1 => \CNT__0\(10),
      I2 => \CCR_1_reg_n_0_[11]\,
      I3 => \CNT__0\(11),
      O => \_zz_io_ch_11_carry__0_i_7__0_n_0\
    );
\_zz_io_ch_11_carry__0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_1_reg_n_0_[8]\,
      I1 => \CNT__0\(8),
      I2 => \CCR_1_reg_n_0_[9]\,
      I3 => \CNT__0\(9),
      O => \_zz_io_ch_11_carry__0_i_8__0_n_0\
    );
\_zz_io_ch_11_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_1_reg_n_0_[6]\,
      I1 => \CNT__0\(6),
      I2 => \CNT__0\(7),
      I3 => \CCR_1_reg_n_0_[7]\,
      O => \_zz_io_ch_11_carry_i_1__0_n_0\
    );
\_zz_io_ch_11_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_1_reg_n_0_[4]\,
      I1 => \CNT__0\(4),
      I2 => \CNT__0\(5),
      I3 => \CCR_1_reg_n_0_[5]\,
      O => \_zz_io_ch_11_carry_i_2__0_n_0\
    );
\_zz_io_ch_11_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_1_reg_n_0_[2]\,
      I1 => \CNT__0\(2),
      I2 => \CNT__0\(3),
      I3 => \CCR_1_reg_n_0_[3]\,
      O => \_zz_io_ch_11_carry_i_3__0_n_0\
    );
\_zz_io_ch_11_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_1_reg_n_0_[0]\,
      I1 => \CNT__0\(0),
      I2 => \CNT__0\(1),
      I3 => \CCR_1_reg_n_0_[1]\,
      O => \_zz_io_ch_11_carry_i_4__0_n_0\
    );
\_zz_io_ch_11_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_1_reg_n_0_[6]\,
      I1 => \CNT__0\(6),
      I2 => \CCR_1_reg_n_0_[7]\,
      I3 => \CNT__0\(7),
      O => \_zz_io_ch_11_carry_i_5__0_n_0\
    );
\_zz_io_ch_11_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_1_reg_n_0_[4]\,
      I1 => \CNT__0\(4),
      I2 => \CCR_1_reg_n_0_[5]\,
      I3 => \CNT__0\(5),
      O => \_zz_io_ch_11_carry_i_6__0_n_0\
    );
\_zz_io_ch_11_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_1_reg_n_0_[2]\,
      I1 => \CNT__0\(2),
      I2 => \CCR_1_reg_n_0_[3]\,
      I3 => \CNT__0\(3),
      O => \_zz_io_ch_11_carry_i_7__0_n_0\
    );
\_zz_io_ch_11_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_1_reg_n_0_[0]\,
      I1 => \CNT__0\(0),
      I2 => \CCR_1_reg_n_0_[1]\,
      I3 => \CNT__0\(1),
      O => \_zz_io_ch_11_carry_i_8__0_n_0\
    );
\_zz_io_ch_1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \_zz_io_ch_11\,
      I1 => p_11_in(1),
      O => \_zz_io_ch_10\
    );
\_zz_io_ch_1_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \_zz_io_ch_10\,
      Q => io_ch(1)
    );
\_zz_io_ch_21_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_zz_io_ch_21_carry_n_0\,
      CO(2) => \_zz_io_ch_21_carry_n_1\,
      CO(1) => \_zz_io_ch_21_carry_n_2\,
      CO(0) => \_zz_io_ch_21_carry_n_3\,
      CYINIT => '0',
      DI(3) => \_zz_io_ch_21_carry_i_1__0_n_0\,
      DI(2) => \_zz_io_ch_21_carry_i_2__0_n_0\,
      DI(1) => \_zz_io_ch_21_carry_i_3__0_n_0\,
      DI(0) => \_zz_io_ch_21_carry_i_4__0_n_0\,
      O(3 downto 0) => \NLW__zz_io_ch_21_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \_zz_io_ch_21_carry_i_5__0_n_0\,
      S(2) => \_zz_io_ch_21_carry_i_6__0_n_0\,
      S(1) => \_zz_io_ch_21_carry_i_7__0_n_0\,
      S(0) => \_zz_io_ch_21_carry_i_8__0_n_0\
    );
\_zz_io_ch_21_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_zz_io_ch_21_carry_n_0\,
      CO(3) => \_zz_io_ch_21\,
      CO(2) => \_zz_io_ch_21_carry__0_n_1\,
      CO(1) => \_zz_io_ch_21_carry__0_n_2\,
      CO(0) => \_zz_io_ch_21_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \_zz_io_ch_21_carry__0_i_1__0_n_0\,
      DI(2) => \_zz_io_ch_21_carry__0_i_2__0_n_0\,
      DI(1) => \_zz_io_ch_21_carry__0_i_3__0_n_0\,
      DI(0) => \_zz_io_ch_21_carry__0_i_4__0_n_0\,
      O(3 downto 0) => \NLW__zz_io_ch_21_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_zz_io_ch_21_carry__0_i_5__0_n_0\,
      S(2) => \_zz_io_ch_21_carry__0_i_6__0_n_0\,
      S(1) => \_zz_io_ch_21_carry__0_i_7__0_n_0\,
      S(0) => \_zz_io_ch_21_carry__0_i_8__0_n_0\
    );
\_zz_io_ch_21_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[14]\,
      I1 => \CNT__0\(14),
      I2 => \CNT__0\(15),
      I3 => \CCR_2_reg_n_0_[15]\,
      O => \_zz_io_ch_21_carry__0_i_1__0_n_0\
    );
\_zz_io_ch_21_carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[12]\,
      I1 => \CNT__0\(12),
      I2 => \CNT__0\(13),
      I3 => \CCR_2_reg_n_0_[13]\,
      O => \_zz_io_ch_21_carry__0_i_2__0_n_0\
    );
\_zz_io_ch_21_carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[10]\,
      I1 => \CNT__0\(10),
      I2 => \CNT__0\(11),
      I3 => \CCR_2_reg_n_0_[11]\,
      O => \_zz_io_ch_21_carry__0_i_3__0_n_0\
    );
\_zz_io_ch_21_carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[8]\,
      I1 => \CNT__0\(8),
      I2 => \CNT__0\(9),
      I3 => \CCR_2_reg_n_0_[9]\,
      O => \_zz_io_ch_21_carry__0_i_4__0_n_0\
    );
\_zz_io_ch_21_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[14]\,
      I1 => \CNT__0\(14),
      I2 => \CCR_2_reg_n_0_[15]\,
      I3 => \CNT__0\(15),
      O => \_zz_io_ch_21_carry__0_i_5__0_n_0\
    );
\_zz_io_ch_21_carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[12]\,
      I1 => \CNT__0\(12),
      I2 => \CCR_2_reg_n_0_[13]\,
      I3 => \CNT__0\(13),
      O => \_zz_io_ch_21_carry__0_i_6__0_n_0\
    );
\_zz_io_ch_21_carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[10]\,
      I1 => \CNT__0\(10),
      I2 => \CCR_2_reg_n_0_[11]\,
      I3 => \CNT__0\(11),
      O => \_zz_io_ch_21_carry__0_i_7__0_n_0\
    );
\_zz_io_ch_21_carry__0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[8]\,
      I1 => \CNT__0\(8),
      I2 => \CCR_2_reg_n_0_[9]\,
      I3 => \CNT__0\(9),
      O => \_zz_io_ch_21_carry__0_i_8__0_n_0\
    );
\_zz_io_ch_21_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[6]\,
      I1 => \CNT__0\(6),
      I2 => \CNT__0\(7),
      I3 => \CCR_2_reg_n_0_[7]\,
      O => \_zz_io_ch_21_carry_i_1__0_n_0\
    );
\_zz_io_ch_21_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[4]\,
      I1 => \CNT__0\(4),
      I2 => \CNT__0\(5),
      I3 => \CCR_2_reg_n_0_[5]\,
      O => \_zz_io_ch_21_carry_i_2__0_n_0\
    );
\_zz_io_ch_21_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[2]\,
      I1 => \CNT__0\(2),
      I2 => \CNT__0\(3),
      I3 => \CCR_2_reg_n_0_[3]\,
      O => \_zz_io_ch_21_carry_i_3__0_n_0\
    );
\_zz_io_ch_21_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[0]\,
      I1 => \CNT__0\(0),
      I2 => \CNT__0\(1),
      I3 => \CCR_2_reg_n_0_[1]\,
      O => \_zz_io_ch_21_carry_i_4__0_n_0\
    );
\_zz_io_ch_21_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[6]\,
      I1 => \CNT__0\(6),
      I2 => \CCR_2_reg_n_0_[7]\,
      I3 => \CNT__0\(7),
      O => \_zz_io_ch_21_carry_i_5__0_n_0\
    );
\_zz_io_ch_21_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[4]\,
      I1 => \CNT__0\(4),
      I2 => \CCR_2_reg_n_0_[5]\,
      I3 => \CNT__0\(5),
      O => \_zz_io_ch_21_carry_i_6__0_n_0\
    );
\_zz_io_ch_21_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[2]\,
      I1 => \CNT__0\(2),
      I2 => \CCR_2_reg_n_0_[3]\,
      I3 => \CNT__0\(3),
      O => \_zz_io_ch_21_carry_i_7__0_n_0\
    );
\_zz_io_ch_21_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[0]\,
      I1 => \CNT__0\(0),
      I2 => \CCR_2_reg_n_0_[1]\,
      I3 => \CNT__0\(1),
      O => \_zz_io_ch_21_carry_i_8__0_n_0\
    );
\_zz_io_ch_2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \_zz_io_ch_21\,
      I1 => p_11_in(2),
      O => \_zz_io_ch_20\
    );
\_zz_io_ch_2_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \_zz_io_ch_20\,
      Q => io_ch(2)
    );
\_zz_io_ch_31_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_zz_io_ch_31_carry_n_0\,
      CO(2) => \_zz_io_ch_31_carry_n_1\,
      CO(1) => \_zz_io_ch_31_carry_n_2\,
      CO(0) => \_zz_io_ch_31_carry_n_3\,
      CYINIT => '0',
      DI(3) => \_zz_io_ch_31_carry_i_1__0_n_0\,
      DI(2) => \_zz_io_ch_31_carry_i_2__0_n_0\,
      DI(1) => \_zz_io_ch_31_carry_i_3__0_n_0\,
      DI(0) => \_zz_io_ch_31_carry_i_4__0_n_0\,
      O(3 downto 0) => \NLW__zz_io_ch_31_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \_zz_io_ch_31_carry_i_5__0_n_0\,
      S(2) => \_zz_io_ch_31_carry_i_6__0_n_0\,
      S(1) => \_zz_io_ch_31_carry_i_7__0_n_0\,
      S(0) => \_zz_io_ch_31_carry_i_8__0_n_0\
    );
\_zz_io_ch_31_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_zz_io_ch_31_carry_n_0\,
      CO(3) => \_zz_io_ch_31\,
      CO(2) => \_zz_io_ch_31_carry__0_n_1\,
      CO(1) => \_zz_io_ch_31_carry__0_n_2\,
      CO(0) => \_zz_io_ch_31_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \_zz_io_ch_31_carry__0_i_1__0_n_0\,
      DI(2) => \_zz_io_ch_31_carry__0_i_2__0_n_0\,
      DI(1) => \_zz_io_ch_31_carry__0_i_3__0_n_0\,
      DI(0) => \_zz_io_ch_31_carry__0_i_4__0_n_0\,
      O(3 downto 0) => \NLW__zz_io_ch_31_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \_zz_io_ch_31_carry__0_i_5__0_n_0\,
      S(2) => \_zz_io_ch_31_carry__0_i_6__0_n_0\,
      S(1) => \_zz_io_ch_31_carry__0_i_7__0_n_0\,
      S(0) => \_zz_io_ch_31_carry__0_i_8__0_n_0\
    );
\_zz_io_ch_31_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_3_reg_n_0_[14]\,
      I1 => \CNT__0\(14),
      I2 => \CNT__0\(15),
      I3 => \CCR_3_reg_n_0_[15]\,
      O => \_zz_io_ch_31_carry__0_i_1__0_n_0\
    );
\_zz_io_ch_31_carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_3_reg_n_0_[12]\,
      I1 => \CNT__0\(12),
      I2 => \CNT__0\(13),
      I3 => \CCR_3_reg_n_0_[13]\,
      O => \_zz_io_ch_31_carry__0_i_2__0_n_0\
    );
\_zz_io_ch_31_carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_3_reg_n_0_[10]\,
      I1 => \CNT__0\(10),
      I2 => \CNT__0\(11),
      I3 => \CCR_3_reg_n_0_[11]\,
      O => \_zz_io_ch_31_carry__0_i_3__0_n_0\
    );
\_zz_io_ch_31_carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_3_reg_n_0_[8]\,
      I1 => \CNT__0\(8),
      I2 => \CNT__0\(9),
      I3 => \CCR_3_reg_n_0_[9]\,
      O => \_zz_io_ch_31_carry__0_i_4__0_n_0\
    );
\_zz_io_ch_31_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_3_reg_n_0_[14]\,
      I1 => \CNT__0\(14),
      I2 => \CCR_3_reg_n_0_[15]\,
      I3 => \CNT__0\(15),
      O => \_zz_io_ch_31_carry__0_i_5__0_n_0\
    );
\_zz_io_ch_31_carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_3_reg_n_0_[12]\,
      I1 => \CNT__0\(12),
      I2 => \CCR_3_reg_n_0_[13]\,
      I3 => \CNT__0\(13),
      O => \_zz_io_ch_31_carry__0_i_6__0_n_0\
    );
\_zz_io_ch_31_carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_3_reg_n_0_[10]\,
      I1 => \CNT__0\(10),
      I2 => \CCR_3_reg_n_0_[11]\,
      I3 => \CNT__0\(11),
      O => \_zz_io_ch_31_carry__0_i_7__0_n_0\
    );
\_zz_io_ch_31_carry__0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_3_reg_n_0_[8]\,
      I1 => \CNT__0\(8),
      I2 => \CCR_3_reg_n_0_[9]\,
      I3 => \CNT__0\(9),
      O => \_zz_io_ch_31_carry__0_i_8__0_n_0\
    );
\_zz_io_ch_31_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_3_reg_n_0_[6]\,
      I1 => \CNT__0\(6),
      I2 => \CNT__0\(7),
      I3 => \CCR_3_reg_n_0_[7]\,
      O => \_zz_io_ch_31_carry_i_1__0_n_0\
    );
\_zz_io_ch_31_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_3_reg_n_0_[4]\,
      I1 => \CNT__0\(4),
      I2 => \CNT__0\(5),
      I3 => \CCR_3_reg_n_0_[5]\,
      O => \_zz_io_ch_31_carry_i_2__0_n_0\
    );
\_zz_io_ch_31_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_3_reg_n_0_[2]\,
      I1 => \CNT__0\(2),
      I2 => \CNT__0\(3),
      I3 => \CCR_3_reg_n_0_[3]\,
      O => \_zz_io_ch_31_carry_i_3__0_n_0\
    );
\_zz_io_ch_31_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \CCR_3_reg_n_0_[0]\,
      I1 => \CNT__0\(0),
      I2 => \CNT__0\(1),
      I3 => \CCR_3_reg_n_0_[1]\,
      O => \_zz_io_ch_31_carry_i_4__0_n_0\
    );
\_zz_io_ch_31_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_3_reg_n_0_[6]\,
      I1 => \CNT__0\(6),
      I2 => \CCR_3_reg_n_0_[7]\,
      I3 => \CNT__0\(7),
      O => \_zz_io_ch_31_carry_i_5__0_n_0\
    );
\_zz_io_ch_31_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_3_reg_n_0_[4]\,
      I1 => \CNT__0\(4),
      I2 => \CCR_3_reg_n_0_[5]\,
      I3 => \CNT__0\(5),
      O => \_zz_io_ch_31_carry_i_6__0_n_0\
    );
\_zz_io_ch_31_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_3_reg_n_0_[2]\,
      I1 => \CNT__0\(2),
      I2 => \CCR_3_reg_n_0_[3]\,
      I3 => \CNT__0\(3),
      O => \_zz_io_ch_31_carry_i_7__0_n_0\
    );
\_zz_io_ch_31_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \CCR_3_reg_n_0_[0]\,
      I1 => \CNT__0\(0),
      I2 => \CCR_3_reg_n_0_[1]\,
      I3 => \CNT__0\(1),
      O => \_zz_io_ch_31_carry_i_8__0_n_0\
    );
\_zz_io_ch_3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \_zz_io_ch_31\,
      I1 => p_11_in(3),
      O => \_zz_io_ch_30\
    );
\_zz_io_ch_3_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \_zz_io_ch_30\,
      Q => io_ch(3)
    );
\_zz_io_ch_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \_zz_io_ch1\,
      I1 => p_11_in(0),
      O => \_zz_io_ch0\
    );
\_zz_io_ch_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \_zz_io_ch0\,
      Q => io_ch(0)
    );
\io_apb_PRDATA[0]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => \io_apb_PRDATA[0]_INST_0_i_31_n_0\,
      I2 => io_apb_PADDR(6),
      I3 => io_apb_PADDR(5),
      I4 => \io_apb_PRDATA[0]_INST_0_i_32_n_0\,
      I5 => io_apb_PADDR(0),
      O => \io_apb_PRDATA[0]_INST_0_i_12_n_0\
    );
\io_apb_PRDATA[0]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DMAR_reg_n_0_[0]\,
      I1 => \DCR_reg_n_0_[0]\,
      I2 => io_apb_PADDR(3),
      I3 => \BDTR_reg_n_0_[0]\,
      I4 => io_apb_PADDR(2),
      I5 => \CCR_3_reg_n_0_[0]\,
      O => \io_apb_PRDATA[0]_INST_0_i_31_n_0\
    );
\io_apb_PRDATA[0]_INST_0_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \io_apb_PRDATA[0]_INST_0_i_43_n_0\,
      I1 => \io_apb_PRDATA[0]_INST_0_i_44_n_0\,
      O => \io_apb_PRDATA[0]_INST_0_i_32_n_0\,
      S => io_apb_PADDR(5)
    );
\io_apb_PRDATA[0]_INST_0_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[0]_INST_0_i_49_n_0\,
      I1 => \io_apb_PRDATA[0]_INST_0_i_50_n_0\,
      O => \io_apb_PRDATA[0]_INST_0_i_43_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[0]_INST_0_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[0]_INST_0_i_51_n_0\,
      I1 => \io_apb_PRDATA[0]_INST_0_i_52_n_0\,
      O => \io_apb_PRDATA[0]_INST_0_i_44_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[0]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dier_reg[0]_0\(0),
      I1 => \SMCR_reg_n_0_[0]\,
      I2 => io_apb_PADDR(3),
      I3 => \CR2_reg_n_0_[0]\,
      I4 => io_apb_PADDR(2),
      I5 => when_apb3tim_l87,
      O => \io_apb_PRDATA[0]_INST_0_i_49_n_0\
    );
\io_apb_PRDATA[0]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888B8B88888BB88"
    )
        port map (
      I0 => wdgCtrl_io_apb_PRDATA(0),
      I1 => Q(0),
      I2 => \io_apb_PRDATA[0]_INST_0_i_12_n_0\,
      I3 => \io_apb_PRDATA[0]_INST_0_i_2\,
      I4 => io_apb_PADDR(1),
      I5 => selIndex,
      O => \selIndex_reg[0]_10\
    );
\io_apb_PRDATA[0]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCMR2_reg_n_0_[0]\,
      I1 => \CCMR1_reg_n_0_[0]\,
      I2 => io_apb_PADDR(3),
      I3 => p_14_in(0),
      I4 => io_apb_PADDR(2),
      I5 => \^p_15_in\(0),
      O => \io_apb_PRDATA[0]_INST_0_i_50_n_0\
    );
\io_apb_PRDATA[0]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ARR_reg_n_0_[0]\,
      I1 => \PSC_reg_n_0_[0]\,
      I2 => io_apb_PADDR(3),
      I3 => \CNT__0\(0),
      I4 => io_apb_PADDR(2),
      I5 => p_11_in(0),
      O => \io_apb_PRDATA[0]_INST_0_i_51_n_0\
    );
\io_apb_PRDATA[0]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[0]\,
      I1 => \CCR_1_reg_n_0_[0]\,
      I2 => io_apb_PADDR(3),
      I3 => \CCR_0_reg_n_0_[0]\,
      I4 => io_apb_PADDR(2),
      I5 => \RCR_reg_n_0_[0]\,
      O => \io_apb_PRDATA[0]_INST_0_i_52_n_0\
    );
\io_apb_PRDATA[10]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => \io_apb_PRDATA[10]_INST_0_i_26_n_0\,
      I2 => io_apb_PADDR(6),
      I3 => io_apb_PADDR(5),
      I4 => \io_apb_PRDATA[10]_INST_0_i_27_n_0\,
      I5 => io_apb_PADDR(0),
      O => \io_apb_PRDATA[10]_INST_0_i_12_n_0\
    );
\io_apb_PRDATA[10]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DMAR_reg_n_0_[10]\,
      I1 => \DCR_reg_n_0_[10]\,
      I2 => io_apb_PADDR(3),
      I3 => \BDTR_reg_n_0_[10]\,
      I4 => io_apb_PADDR(2),
      I5 => \CCR_3_reg_n_0_[10]\,
      O => \io_apb_PRDATA[10]_INST_0_i_26_n_0\
    );
\io_apb_PRDATA[10]_INST_0_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \io_apb_PRDATA[10]_INST_0_i_44_n_0\,
      I1 => \io_apb_PRDATA[10]_INST_0_i_45_n_0\,
      O => \io_apb_PRDATA[10]_INST_0_i_27_n_0\,
      S => io_apb_PADDR(5)
    );
\io_apb_PRDATA[10]_INST_0_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[10]_INST_0_i_49_n_0\,
      I1 => \io_apb_PRDATA[10]_INST_0_i_50_n_0\,
      O => \io_apb_PRDATA[10]_INST_0_i_44_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[10]_INST_0_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[10]_INST_0_i_51_n_0\,
      I1 => \io_apb_PRDATA[10]_INST_0_i_52_n_0\,
      O => \io_apb_PRDATA[10]_INST_0_i_45_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[10]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DIER_reg_n_0_[10]\,
      I1 => \SMCR_reg_n_0_[10]\,
      I2 => io_apb_PADDR(3),
      I3 => \CR2_reg_n_0_[10]\,
      I4 => io_apb_PADDR(2),
      I5 => \CR1_reg_n_0_[10]\,
      O => \io_apb_PRDATA[10]_INST_0_i_49_n_0\
    );
\io_apb_PRDATA[10]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888B8B88888BB88"
    )
        port map (
      I0 => wdgCtrl_io_apb_PRDATA(10),
      I1 => Q(0),
      I2 => \io_apb_PRDATA[10]_INST_0_i_12_n_0\,
      I3 => \io_apb_PRDATA[10]_INST_0_i_2\,
      I4 => io_apb_PADDR(1),
      I5 => selIndex,
      O => \selIndex_reg[0]_0\
    );
\io_apb_PRDATA[10]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCMR2_reg_n_0_[10]\,
      I1 => \CCMR1_reg_n_0_[10]\,
      I2 => io_apb_PADDR(3),
      I3 => \EGR_reg_n_0_[10]\,
      I4 => io_apb_PADDR(2),
      I5 => \SR_reg_n_0_[10]\,
      O => \io_apb_PRDATA[10]_INST_0_i_50_n_0\
    );
\io_apb_PRDATA[10]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ARR_reg_n_0_[10]\,
      I1 => \PSC_reg_n_0_[10]\,
      I2 => io_apb_PADDR(3),
      I3 => \CNT__0\(10),
      I4 => io_apb_PADDR(2),
      I5 => \CCER_reg_n_0_[10]\,
      O => \io_apb_PRDATA[10]_INST_0_i_51_n_0\
    );
\io_apb_PRDATA[10]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[10]\,
      I1 => \CCR_1_reg_n_0_[10]\,
      I2 => io_apb_PADDR(3),
      I3 => \CCR_0_reg_n_0_[10]\,
      I4 => io_apb_PADDR(2),
      I5 => \RCR_reg_n_0_[10]\,
      O => \io_apb_PRDATA[10]_INST_0_i_52_n_0\
    );
\io_apb_PRDATA[11]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => \io_apb_PRDATA[11]_INST_0_i_25_n_0\,
      I2 => io_apb_PADDR(6),
      I3 => io_apb_PADDR(5),
      I4 => \io_apb_PRDATA[11]_INST_0_i_26_n_0\,
      I5 => io_apb_PADDR(0),
      O => \io_apb_PRDATA[11]_INST_0_i_12_n_0\
    );
\io_apb_PRDATA[11]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DMAR_reg_n_0_[11]\,
      I1 => \DCR_reg_n_0_[11]\,
      I2 => io_apb_PADDR(3),
      I3 => \BDTR_reg_n_0_[11]\,
      I4 => io_apb_PADDR(2),
      I5 => \CCR_3_reg_n_0_[11]\,
      O => \io_apb_PRDATA[11]_INST_0_i_25_n_0\
    );
\io_apb_PRDATA[11]_INST_0_i_26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \io_apb_PRDATA[11]_INST_0_i_41_n_0\,
      I1 => \io_apb_PRDATA[11]_INST_0_i_42_n_0\,
      O => \io_apb_PRDATA[11]_INST_0_i_26_n_0\,
      S => io_apb_PADDR(5)
    );
\io_apb_PRDATA[11]_INST_0_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[11]_INST_0_i_46_n_0\,
      I1 => \io_apb_PRDATA[11]_INST_0_i_47_n_0\,
      O => \io_apb_PRDATA[11]_INST_0_i_41_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[11]_INST_0_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[11]_INST_0_i_48_n_0\,
      I1 => \io_apb_PRDATA[11]_INST_0_i_49_n_0\,
      O => \io_apb_PRDATA[11]_INST_0_i_42_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[11]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DIER_reg_n_0_[11]\,
      I1 => \SMCR_reg_n_0_[11]\,
      I2 => io_apb_PADDR(3),
      I3 => \CR2_reg_n_0_[11]\,
      I4 => io_apb_PADDR(2),
      I5 => \CR1_reg_n_0_[11]\,
      O => \io_apb_PRDATA[11]_INST_0_i_46_n_0\
    );
\io_apb_PRDATA[11]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCMR2_reg_n_0_[11]\,
      I1 => \CCMR1_reg_n_0_[11]\,
      I2 => io_apb_PADDR(3),
      I3 => \EGR_reg_n_0_[11]\,
      I4 => io_apb_PADDR(2),
      I5 => \SR_reg_n_0_[11]\,
      O => \io_apb_PRDATA[11]_INST_0_i_47_n_0\
    );
\io_apb_PRDATA[11]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ARR_reg_n_0_[11]\,
      I1 => \PSC_reg_n_0_[11]\,
      I2 => io_apb_PADDR(3),
      I3 => \CNT__0\(11),
      I4 => io_apb_PADDR(2),
      I5 => \CCER_reg_n_0_[11]\,
      O => \io_apb_PRDATA[11]_INST_0_i_48_n_0\
    );
\io_apb_PRDATA[11]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[11]\,
      I1 => \CCR_1_reg_n_0_[11]\,
      I2 => io_apb_PADDR(3),
      I3 => \CCR_0_reg_n_0_[11]\,
      I4 => io_apb_PADDR(2),
      I5 => \RCR_reg_n_0_[11]\,
      O => \io_apb_PRDATA[11]_INST_0_i_49_n_0\
    );
\io_apb_PRDATA[11]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888B8B88888BB88"
    )
        port map (
      I0 => wdgCtrl_io_apb_PRDATA(11),
      I1 => Q(0),
      I2 => \io_apb_PRDATA[11]_INST_0_i_12_n_0\,
      I3 => \io_apb_PRDATA[11]_INST_0_i_2\,
      I4 => io_apb_PADDR(1),
      I5 => selIndex,
      O => \selIndex_reg[0]\
    );
\io_apb_PRDATA[12]_INST_0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00220030"
    )
        port map (
      I0 => \io_apb_PRDATA[12]_INST_0_i_22_n_0\,
      I1 => io_apb_PADDR(0),
      I2 => \io_apb_PRDATA[12]_INST_0_i_5\,
      I3 => io_apb_PADDR(1),
      I4 => selIndex,
      O => timCtrl_io_apb_PRDATA(0)
    );
\io_apb_PRDATA[12]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \io_apb_PRDATA[12]_INST_0_i_36_n_0\,
      I1 => \io_apb_PRDATA[12]_INST_0_i_37_n_0\,
      I2 => io_apb_PADDR(5),
      I3 => io_apb_PADDR(6),
      I4 => \io_apb_PRDATA[12]_INST_0_i_38_n_0\,
      I5 => io_apb_PADDR(4),
      O => \io_apb_PRDATA[12]_INST_0_i_22_n_0\
    );
\io_apb_PRDATA[12]_INST_0_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[12]_INST_0_i_43_n_0\,
      I1 => \io_apb_PRDATA[12]_INST_0_i_44_n_0\,
      O => \io_apb_PRDATA[12]_INST_0_i_36_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[12]_INST_0_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[12]_INST_0_i_45_n_0\,
      I1 => \io_apb_PRDATA[12]_INST_0_i_46_n_0\,
      O => \io_apb_PRDATA[12]_INST_0_i_37_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[12]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DMAR_reg_n_0_[12]\,
      I1 => \DCR_reg_n_0_[12]\,
      I2 => io_apb_PADDR(3),
      I3 => \BDTR_reg_n_0_[12]\,
      I4 => io_apb_PADDR(2),
      I5 => \CCR_3_reg_n_0_[12]\,
      O => \io_apb_PRDATA[12]_INST_0_i_38_n_0\
    );
\io_apb_PRDATA[12]_INST_0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DIER_reg_n_0_[12]\,
      I1 => \SMCR_reg_n_0_[12]\,
      I2 => io_apb_PADDR(3),
      I3 => \CR2_reg_n_0_[12]\,
      I4 => io_apb_PADDR(2),
      I5 => \CR1_reg_n_0_[12]\,
      O => \io_apb_PRDATA[12]_INST_0_i_43_n_0\
    );
\io_apb_PRDATA[12]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCMR2_reg_n_0_[12]\,
      I1 => \CCMR1_reg_n_0_[12]\,
      I2 => io_apb_PADDR(3),
      I3 => \EGR_reg_n_0_[12]\,
      I4 => io_apb_PADDR(2),
      I5 => \SR_reg_n_0_[12]\,
      O => \io_apb_PRDATA[12]_INST_0_i_44_n_0\
    );
\io_apb_PRDATA[12]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ARR_reg_n_0_[12]\,
      I1 => \PSC_reg_n_0_[12]\,
      I2 => io_apb_PADDR(3),
      I3 => \CNT__0\(12),
      I4 => io_apb_PADDR(2),
      I5 => \CCER_reg_n_0_[12]\,
      O => \io_apb_PRDATA[12]_INST_0_i_45_n_0\
    );
\io_apb_PRDATA[12]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[12]\,
      I1 => \CCR_1_reg_n_0_[12]\,
      I2 => io_apb_PADDR(3),
      I3 => \CCR_0_reg_n_0_[12]\,
      I4 => io_apb_PADDR(2),
      I5 => \RCR_reg_n_0_[12]\,
      O => \io_apb_PRDATA[12]_INST_0_i_46_n_0\
    );
\io_apb_PRDATA[13]_INST_0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00220030"
    )
        port map (
      I0 => \io_apb_PRDATA[13]_INST_0_i_22_n_0\,
      I1 => io_apb_PADDR(0),
      I2 => \io_apb_PRDATA[13]_INST_0_i_5\,
      I3 => io_apb_PADDR(1),
      I4 => selIndex,
      O => timCtrl_io_apb_PRDATA(1)
    );
\io_apb_PRDATA[13]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \io_apb_PRDATA[13]_INST_0_i_36_n_0\,
      I1 => \io_apb_PRDATA[13]_INST_0_i_37_n_0\,
      I2 => io_apb_PADDR(5),
      I3 => io_apb_PADDR(6),
      I4 => \io_apb_PRDATA[13]_INST_0_i_38_n_0\,
      I5 => io_apb_PADDR(4),
      O => \io_apb_PRDATA[13]_INST_0_i_22_n_0\
    );
\io_apb_PRDATA[13]_INST_0_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[13]_INST_0_i_43_n_0\,
      I1 => \io_apb_PRDATA[13]_INST_0_i_44_n_0\,
      O => \io_apb_PRDATA[13]_INST_0_i_36_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[13]_INST_0_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[13]_INST_0_i_45_n_0\,
      I1 => \io_apb_PRDATA[13]_INST_0_i_46_n_0\,
      O => \io_apb_PRDATA[13]_INST_0_i_37_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[13]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DMAR_reg_n_0_[13]\,
      I1 => \DCR_reg_n_0_[13]\,
      I2 => io_apb_PADDR(3),
      I3 => \BDTR_reg_n_0_[13]\,
      I4 => io_apb_PADDR(2),
      I5 => \CCR_3_reg_n_0_[13]\,
      O => \io_apb_PRDATA[13]_INST_0_i_38_n_0\
    );
\io_apb_PRDATA[13]_INST_0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DIER_reg_n_0_[13]\,
      I1 => \SMCR_reg_n_0_[13]\,
      I2 => io_apb_PADDR(3),
      I3 => \CR2_reg_n_0_[13]\,
      I4 => io_apb_PADDR(2),
      I5 => \CR1_reg_n_0_[13]\,
      O => \io_apb_PRDATA[13]_INST_0_i_43_n_0\
    );
\io_apb_PRDATA[13]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCMR2_reg_n_0_[13]\,
      I1 => \CCMR1_reg_n_0_[13]\,
      I2 => io_apb_PADDR(3),
      I3 => \EGR_reg_n_0_[13]\,
      I4 => io_apb_PADDR(2),
      I5 => \SR_reg_n_0_[13]\,
      O => \io_apb_PRDATA[13]_INST_0_i_44_n_0\
    );
\io_apb_PRDATA[13]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ARR_reg_n_0_[13]\,
      I1 => \PSC_reg_n_0_[13]\,
      I2 => io_apb_PADDR(3),
      I3 => \CNT__0\(13),
      I4 => io_apb_PADDR(2),
      I5 => \CCER_reg_n_0_[13]\,
      O => \io_apb_PRDATA[13]_INST_0_i_45_n_0\
    );
\io_apb_PRDATA[13]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[13]\,
      I1 => \CCR_1_reg_n_0_[13]\,
      I2 => io_apb_PADDR(3),
      I3 => \CCR_0_reg_n_0_[13]\,
      I4 => io_apb_PADDR(2),
      I5 => \RCR_reg_n_0_[13]\,
      O => \io_apb_PRDATA[13]_INST_0_i_46_n_0\
    );
\io_apb_PRDATA[14]_INST_0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00220030"
    )
        port map (
      I0 => \io_apb_PRDATA[14]_INST_0_i_22_n_0\,
      I1 => io_apb_PADDR(0),
      I2 => \io_apb_PRDATA[14]_INST_0_i_5\,
      I3 => io_apb_PADDR(1),
      I4 => selIndex,
      O => timCtrl_io_apb_PRDATA(2)
    );
\io_apb_PRDATA[14]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \io_apb_PRDATA[14]_INST_0_i_36_n_0\,
      I1 => \io_apb_PRDATA[14]_INST_0_i_37_n_0\,
      I2 => io_apb_PADDR(5),
      I3 => io_apb_PADDR(6),
      I4 => \io_apb_PRDATA[14]_INST_0_i_38_n_0\,
      I5 => io_apb_PADDR(4),
      O => \io_apb_PRDATA[14]_INST_0_i_22_n_0\
    );
\io_apb_PRDATA[14]_INST_0_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[14]_INST_0_i_43_n_0\,
      I1 => \io_apb_PRDATA[14]_INST_0_i_44_n_0\,
      O => \io_apb_PRDATA[14]_INST_0_i_36_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[14]_INST_0_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[14]_INST_0_i_45_n_0\,
      I1 => \io_apb_PRDATA[14]_INST_0_i_46_n_0\,
      O => \io_apb_PRDATA[14]_INST_0_i_37_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[14]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DMAR_reg_n_0_[14]\,
      I1 => \DCR_reg_n_0_[14]\,
      I2 => io_apb_PADDR(3),
      I3 => \BDTR_reg_n_0_[14]\,
      I4 => io_apb_PADDR(2),
      I5 => \CCR_3_reg_n_0_[14]\,
      O => \io_apb_PRDATA[14]_INST_0_i_38_n_0\
    );
\io_apb_PRDATA[14]_INST_0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DIER_reg_n_0_[14]\,
      I1 => \SMCR_reg_n_0_[14]\,
      I2 => io_apb_PADDR(3),
      I3 => \CR2_reg_n_0_[14]\,
      I4 => io_apb_PADDR(2),
      I5 => \CR1_reg_n_0_[14]\,
      O => \io_apb_PRDATA[14]_INST_0_i_43_n_0\
    );
\io_apb_PRDATA[14]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCMR2_reg_n_0_[14]\,
      I1 => \CCMR1_reg_n_0_[14]\,
      I2 => io_apb_PADDR(3),
      I3 => \EGR_reg_n_0_[14]\,
      I4 => io_apb_PADDR(2),
      I5 => \SR_reg_n_0_[14]\,
      O => \io_apb_PRDATA[14]_INST_0_i_44_n_0\
    );
\io_apb_PRDATA[14]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ARR_reg_n_0_[14]\,
      I1 => \PSC_reg_n_0_[14]\,
      I2 => io_apb_PADDR(3),
      I3 => \CNT__0\(14),
      I4 => io_apb_PADDR(2),
      I5 => \CCER_reg_n_0_[14]\,
      O => \io_apb_PRDATA[14]_INST_0_i_45_n_0\
    );
\io_apb_PRDATA[14]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[14]\,
      I1 => \CCR_1_reg_n_0_[14]\,
      I2 => io_apb_PADDR(3),
      I3 => \CCR_0_reg_n_0_[14]\,
      I4 => io_apb_PADDR(2),
      I5 => \RCR_reg_n_0_[14]\,
      O => \io_apb_PRDATA[14]_INST_0_i_46_n_0\
    );
\io_apb_PRDATA[15]_INST_0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00220030"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_29_n_0\,
      I1 => io_apb_PADDR(0),
      I2 => \io_apb_PRDATA[15]_INST_0_i_8\,
      I3 => io_apb_PADDR(1),
      I4 => selIndex,
      O => timCtrl_io_apb_PRDATA(3)
    );
\io_apb_PRDATA[15]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_48_n_0\,
      I1 => \io_apb_PRDATA[15]_INST_0_i_49_n_0\,
      I2 => io_apb_PADDR(5),
      I3 => io_apb_PADDR(6),
      I4 => \io_apb_PRDATA[15]_INST_0_i_50_n_0\,
      I5 => io_apb_PADDR(4),
      O => \io_apb_PRDATA[15]_INST_0_i_29_n_0\
    );
\io_apb_PRDATA[15]_INST_0_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_57_n_0\,
      I1 => \io_apb_PRDATA[15]_INST_0_i_58_n_0\,
      O => \io_apb_PRDATA[15]_INST_0_i_48_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[15]_INST_0_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_59_n_0\,
      I1 => \io_apb_PRDATA[15]_INST_0_i_60_n_0\,
      O => \io_apb_PRDATA[15]_INST_0_i_49_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[15]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DMAR_reg_n_0_[15]\,
      I1 => \DCR_reg_n_0_[15]\,
      I2 => io_apb_PADDR(3),
      I3 => \BDTR_reg_n_0_[15]\,
      I4 => io_apb_PADDR(2),
      I5 => \CCR_3_reg_n_0_[15]\,
      O => \io_apb_PRDATA[15]_INST_0_i_50_n_0\
    );
\io_apb_PRDATA[15]_INST_0_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DIER_reg_n_0_[15]\,
      I1 => \SMCR_reg_n_0_[15]\,
      I2 => io_apb_PADDR(3),
      I3 => \CR2_reg_n_0_[15]\,
      I4 => io_apb_PADDR(2),
      I5 => \CR1_reg_n_0_[15]\,
      O => \io_apb_PRDATA[15]_INST_0_i_57_n_0\
    );
\io_apb_PRDATA[15]_INST_0_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCMR2_reg_n_0_[15]\,
      I1 => \CCMR1_reg_n_0_[15]\,
      I2 => io_apb_PADDR(3),
      I3 => \EGR_reg_n_0_[15]\,
      I4 => io_apb_PADDR(2),
      I5 => \SR_reg_n_0_[15]\,
      O => \io_apb_PRDATA[15]_INST_0_i_58_n_0\
    );
\io_apb_PRDATA[15]_INST_0_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ARR_reg_n_0_[15]\,
      I1 => \PSC_reg_n_0_[15]\,
      I2 => io_apb_PADDR(3),
      I3 => \CNT__0\(15),
      I4 => io_apb_PADDR(2),
      I5 => \CCER_reg_n_0_[15]\,
      O => \io_apb_PRDATA[15]_INST_0_i_59_n_0\
    );
\io_apb_PRDATA[15]_INST_0_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[15]\,
      I1 => \CCR_1_reg_n_0_[15]\,
      I2 => io_apb_PADDR(3),
      I3 => \CCR_0_reg_n_0_[15]\,
      I4 => io_apb_PADDR(2),
      I5 => \RCR_reg_n_0_[15]\,
      O => \io_apb_PRDATA[15]_INST_0_i_60_n_0\
    );
\io_apb_PRDATA[1]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => \io_apb_PRDATA[1]_INST_0_i_32_n_0\,
      I2 => io_apb_PADDR(6),
      I3 => io_apb_PADDR(5),
      I4 => \io_apb_PRDATA[1]_INST_0_i_33_n_0\,
      I5 => io_apb_PADDR(0),
      O => \io_apb_PRDATA[1]_INST_0_i_12_n_0\
    );
\io_apb_PRDATA[1]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DMAR_reg_n_0_[1]\,
      I1 => \DCR_reg_n_0_[1]\,
      I2 => io_apb_PADDR(3),
      I3 => \BDTR_reg_n_0_[1]\,
      I4 => io_apb_PADDR(2),
      I5 => \CCR_3_reg_n_0_[1]\,
      O => \io_apb_PRDATA[1]_INST_0_i_32_n_0\
    );
\io_apb_PRDATA[1]_INST_0_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \io_apb_PRDATA[1]_INST_0_i_44_n_0\,
      I1 => \io_apb_PRDATA[1]_INST_0_i_45_n_0\,
      O => \io_apb_PRDATA[1]_INST_0_i_33_n_0\,
      S => io_apb_PADDR(5)
    );
\io_apb_PRDATA[1]_INST_0_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[1]_INST_0_i_49_n_0\,
      I1 => \io_apb_PRDATA[1]_INST_0_i_50_n_0\,
      O => \io_apb_PRDATA[1]_INST_0_i_44_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[1]_INST_0_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[1]_INST_0_i_51_n_0\,
      I1 => \io_apb_PRDATA[1]_INST_0_i_52_n_0\,
      O => \io_apb_PRDATA[1]_INST_0_i_45_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[1]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DIER_reg_n_0_[1]\,
      I1 => \SMCR_reg_n_0_[1]\,
      I2 => io_apb_PADDR(3),
      I3 => \CR2_reg_n_0_[1]\,
      I4 => io_apb_PADDR(2),
      I5 => \CR1_reg_n_0_[1]\,
      O => \io_apb_PRDATA[1]_INST_0_i_49_n_0\
    );
\io_apb_PRDATA[1]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888B8B88888BB88"
    )
        port map (
      I0 => wdgCtrl_io_apb_PRDATA(1),
      I1 => Q(0),
      I2 => \io_apb_PRDATA[1]_INST_0_i_12_n_0\,
      I3 => \io_apb_PRDATA[1]_INST_0_i_2\,
      I4 => io_apb_PADDR(1),
      I5 => selIndex,
      O => \selIndex_reg[0]_9\
    );
\io_apb_PRDATA[1]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCMR2_reg_n_0_[1]\,
      I1 => \CCMR1_reg_n_0_[1]\,
      I2 => io_apb_PADDR(3),
      I3 => p_14_in(1),
      I4 => io_apb_PADDR(2),
      I5 => \SR_reg_n_0_[1]\,
      O => \io_apb_PRDATA[1]_INST_0_i_50_n_0\
    );
\io_apb_PRDATA[1]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ARR_reg_n_0_[1]\,
      I1 => \PSC_reg_n_0_[1]\,
      I2 => io_apb_PADDR(3),
      I3 => \CNT__0\(1),
      I4 => io_apb_PADDR(2),
      I5 => p_11_in(1),
      O => \io_apb_PRDATA[1]_INST_0_i_51_n_0\
    );
\io_apb_PRDATA[1]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[1]\,
      I1 => \CCR_1_reg_n_0_[1]\,
      I2 => io_apb_PADDR(3),
      I3 => \CCR_0_reg_n_0_[1]\,
      I4 => io_apb_PADDR(2),
      I5 => \RCR_reg_n_0_[1]\,
      O => \io_apb_PRDATA[1]_INST_0_i_52_n_0\
    );
\io_apb_PRDATA[2]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => \io_apb_PRDATA[2]_INST_0_i_31_n_0\,
      I2 => io_apb_PADDR(6),
      I3 => io_apb_PADDR(5),
      I4 => \io_apb_PRDATA[2]_INST_0_i_32_n_0\,
      I5 => io_apb_PADDR(0),
      O => \io_apb_PRDATA[2]_INST_0_i_12_n_0\
    );
\io_apb_PRDATA[2]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DMAR_reg_n_0_[2]\,
      I1 => \DCR_reg_n_0_[2]\,
      I2 => io_apb_PADDR(3),
      I3 => \BDTR_reg_n_0_[2]\,
      I4 => io_apb_PADDR(2),
      I5 => \CCR_3_reg_n_0_[2]\,
      O => \io_apb_PRDATA[2]_INST_0_i_31_n_0\
    );
\io_apb_PRDATA[2]_INST_0_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \io_apb_PRDATA[2]_INST_0_i_42_n_0\,
      I1 => \io_apb_PRDATA[2]_INST_0_i_43_n_0\,
      O => \io_apb_PRDATA[2]_INST_0_i_32_n_0\,
      S => io_apb_PADDR(5)
    );
\io_apb_PRDATA[2]_INST_0_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[2]_INST_0_i_48_n_0\,
      I1 => \io_apb_PRDATA[2]_INST_0_i_49_n_0\,
      O => \io_apb_PRDATA[2]_INST_0_i_42_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[2]_INST_0_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[2]_INST_0_i_50_n_0\,
      I1 => \io_apb_PRDATA[2]_INST_0_i_51_n_0\,
      O => \io_apb_PRDATA[2]_INST_0_i_43_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[2]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DIER_reg_n_0_[2]\,
      I1 => \SMCR_reg_n_0_[2]\,
      I2 => io_apb_PADDR(3),
      I3 => \CR2_reg_n_0_[2]\,
      I4 => io_apb_PADDR(2),
      I5 => \CR1_reg_n_0_[2]\,
      O => \io_apb_PRDATA[2]_INST_0_i_48_n_0\
    );
\io_apb_PRDATA[2]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCMR2_reg_n_0_[2]\,
      I1 => \CCMR1_reg_n_0_[2]\,
      I2 => io_apb_PADDR(3),
      I3 => p_14_in(2),
      I4 => io_apb_PADDR(2),
      I5 => \SR_reg_n_0_[2]\,
      O => \io_apb_PRDATA[2]_INST_0_i_49_n_0\
    );
\io_apb_PRDATA[2]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888B8B88888BB88"
    )
        port map (
      I0 => wdgCtrl_io_apb_PRDATA(2),
      I1 => Q(0),
      I2 => \io_apb_PRDATA[2]_INST_0_i_12_n_0\,
      I3 => \io_apb_PRDATA[2]_INST_0_i_2\,
      I4 => io_apb_PADDR(1),
      I5 => selIndex,
      O => \selIndex_reg[0]_8\
    );
\io_apb_PRDATA[2]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ARR_reg_n_0_[2]\,
      I1 => \PSC_reg_n_0_[2]\,
      I2 => io_apb_PADDR(3),
      I3 => \CNT__0\(2),
      I4 => io_apb_PADDR(2),
      I5 => p_11_in(2),
      O => \io_apb_PRDATA[2]_INST_0_i_50_n_0\
    );
\io_apb_PRDATA[2]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[2]\,
      I1 => \CCR_1_reg_n_0_[2]\,
      I2 => io_apb_PADDR(3),
      I3 => \CCR_0_reg_n_0_[2]\,
      I4 => io_apb_PADDR(2),
      I5 => \RCR_reg_n_0_[2]\,
      O => \io_apb_PRDATA[2]_INST_0_i_51_n_0\
    );
\io_apb_PRDATA[3]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => \io_apb_PRDATA[3]_INST_0_i_30_n_0\,
      I2 => io_apb_PADDR(6),
      I3 => io_apb_PADDR(5),
      I4 => \io_apb_PRDATA[3]_INST_0_i_31_n_0\,
      I5 => io_apb_PADDR(0),
      O => \io_apb_PRDATA[3]_INST_0_i_12_n_0\
    );
\io_apb_PRDATA[3]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DMAR_reg_n_0_[3]\,
      I1 => \DCR_reg_n_0_[3]\,
      I2 => io_apb_PADDR(3),
      I3 => \BDTR_reg_n_0_[3]\,
      I4 => io_apb_PADDR(2),
      I5 => \CCR_3_reg_n_0_[3]\,
      O => \io_apb_PRDATA[3]_INST_0_i_30_n_0\
    );
\io_apb_PRDATA[3]_INST_0_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \io_apb_PRDATA[3]_INST_0_i_41_n_0\,
      I1 => \io_apb_PRDATA[3]_INST_0_i_42_n_0\,
      O => \io_apb_PRDATA[3]_INST_0_i_31_n_0\,
      S => io_apb_PADDR(5)
    );
\io_apb_PRDATA[3]_INST_0_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[3]_INST_0_i_46_n_0\,
      I1 => \io_apb_PRDATA[3]_INST_0_i_47_n_0\,
      O => \io_apb_PRDATA[3]_INST_0_i_41_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[3]_INST_0_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[3]_INST_0_i_48_n_0\,
      I1 => \io_apb_PRDATA[3]_INST_0_i_49_n_0\,
      O => \io_apb_PRDATA[3]_INST_0_i_42_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[3]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DIER_reg_n_0_[3]\,
      I1 => \SMCR_reg_n_0_[3]\,
      I2 => io_apb_PADDR(3),
      I3 => \CR2_reg_n_0_[3]\,
      I4 => io_apb_PADDR(2),
      I5 => \CR1_reg_n_0_[3]\,
      O => \io_apb_PRDATA[3]_INST_0_i_46_n_0\
    );
\io_apb_PRDATA[3]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCMR2_reg_n_0_[3]\,
      I1 => \CCMR1_reg_n_0_[3]\,
      I2 => io_apb_PADDR(3),
      I3 => p_14_in(3),
      I4 => io_apb_PADDR(2),
      I5 => \SR_reg_n_0_[3]\,
      O => \io_apb_PRDATA[3]_INST_0_i_47_n_0\
    );
\io_apb_PRDATA[3]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ARR_reg_n_0_[3]\,
      I1 => \PSC_reg_n_0_[3]\,
      I2 => io_apb_PADDR(3),
      I3 => \CNT__0\(3),
      I4 => io_apb_PADDR(2),
      I5 => p_11_in(3),
      O => \io_apb_PRDATA[3]_INST_0_i_48_n_0\
    );
\io_apb_PRDATA[3]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[3]\,
      I1 => \CCR_1_reg_n_0_[3]\,
      I2 => io_apb_PADDR(3),
      I3 => \CCR_0_reg_n_0_[3]\,
      I4 => io_apb_PADDR(2),
      I5 => \RCR_reg_n_0_[3]\,
      O => \io_apb_PRDATA[3]_INST_0_i_49_n_0\
    );
\io_apb_PRDATA[3]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888B8B88888BB88"
    )
        port map (
      I0 => wdgCtrl_io_apb_PRDATA(3),
      I1 => Q(0),
      I2 => \io_apb_PRDATA[3]_INST_0_i_12_n_0\,
      I3 => \io_apb_PRDATA[3]_INST_0_i_2\,
      I4 => io_apb_PADDR(1),
      I5 => selIndex,
      O => \selIndex_reg[0]_7\
    );
\io_apb_PRDATA[4]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => \io_apb_PRDATA[4]_INST_0_i_30_n_0\,
      I2 => io_apb_PADDR(6),
      I3 => io_apb_PADDR(5),
      I4 => \io_apb_PRDATA[4]_INST_0_i_31_n_0\,
      I5 => io_apb_PADDR(0),
      O => \io_apb_PRDATA[4]_INST_0_i_12_n_0\
    );
\io_apb_PRDATA[4]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DMAR_reg_n_0_[4]\,
      I1 => \DCR_reg_n_0_[4]\,
      I2 => io_apb_PADDR(3),
      I3 => \BDTR_reg_n_0_[4]\,
      I4 => io_apb_PADDR(2),
      I5 => \CCR_3_reg_n_0_[4]\,
      O => \io_apb_PRDATA[4]_INST_0_i_30_n_0\
    );
\io_apb_PRDATA[4]_INST_0_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \io_apb_PRDATA[4]_INST_0_i_41_n_0\,
      I1 => \io_apb_PRDATA[4]_INST_0_i_42_n_0\,
      O => \io_apb_PRDATA[4]_INST_0_i_31_n_0\,
      S => io_apb_PADDR(5)
    );
\io_apb_PRDATA[4]_INST_0_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[4]_INST_0_i_47_n_0\,
      I1 => \io_apb_PRDATA[4]_INST_0_i_48_n_0\,
      O => \io_apb_PRDATA[4]_INST_0_i_41_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[4]_INST_0_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[4]_INST_0_i_49_n_0\,
      I1 => \io_apb_PRDATA[4]_INST_0_i_50_n_0\,
      O => \io_apb_PRDATA[4]_INST_0_i_42_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[4]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DIER_reg_n_0_[4]\,
      I1 => \SMCR_reg_n_0_[4]\,
      I2 => io_apb_PADDR(3),
      I3 => \CR2_reg_n_0_[4]\,
      I4 => io_apb_PADDR(2),
      I5 => \CR1_reg_n_0_[4]\,
      O => \io_apb_PRDATA[4]_INST_0_i_47_n_0\
    );
\io_apb_PRDATA[4]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCMR2_reg_n_0_[4]\,
      I1 => \CCMR1_reg_n_0_[4]\,
      I2 => io_apb_PADDR(3),
      I3 => p_14_in(4),
      I4 => io_apb_PADDR(2),
      I5 => \SR_reg_n_0_[4]\,
      O => \io_apb_PRDATA[4]_INST_0_i_48_n_0\
    );
\io_apb_PRDATA[4]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ARR_reg_n_0_[4]\,
      I1 => \PSC_reg_n_0_[4]\,
      I2 => io_apb_PADDR(3),
      I3 => \CNT__0\(4),
      I4 => io_apb_PADDR(2),
      I5 => \CCER_reg_n_0_[4]\,
      O => \io_apb_PRDATA[4]_INST_0_i_49_n_0\
    );
\io_apb_PRDATA[4]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888B8B88888BB88"
    )
        port map (
      I0 => wdgCtrl_io_apb_PRDATA(4),
      I1 => Q(0),
      I2 => \io_apb_PRDATA[4]_INST_0_i_12_n_0\,
      I3 => \io_apb_PRDATA[4]_INST_0_i_2\,
      I4 => io_apb_PADDR(1),
      I5 => selIndex,
      O => \selIndex_reg[0]_6\
    );
\io_apb_PRDATA[4]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[4]\,
      I1 => \CCR_1_reg_n_0_[4]\,
      I2 => io_apb_PADDR(3),
      I3 => \CCR_0_reg_n_0_[4]\,
      I4 => io_apb_PADDR(2),
      I5 => \RCR_reg_n_0_[4]\,
      O => \io_apb_PRDATA[4]_INST_0_i_50_n_0\
    );
\io_apb_PRDATA[5]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => \io_apb_PRDATA[5]_INST_0_i_30_n_0\,
      I2 => io_apb_PADDR(6),
      I3 => io_apb_PADDR(5),
      I4 => \io_apb_PRDATA[5]_INST_0_i_31_n_0\,
      I5 => io_apb_PADDR(0),
      O => \io_apb_PRDATA[5]_INST_0_i_12_n_0\
    );
\io_apb_PRDATA[5]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DMAR_reg_n_0_[5]\,
      I1 => \DCR_reg_n_0_[5]\,
      I2 => io_apb_PADDR(3),
      I3 => \BDTR_reg_n_0_[5]\,
      I4 => io_apb_PADDR(2),
      I5 => \CCR_3_reg_n_0_[5]\,
      O => \io_apb_PRDATA[5]_INST_0_i_30_n_0\
    );
\io_apb_PRDATA[5]_INST_0_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \io_apb_PRDATA[5]_INST_0_i_41_n_0\,
      I1 => \io_apb_PRDATA[5]_INST_0_i_42_n_0\,
      O => \io_apb_PRDATA[5]_INST_0_i_31_n_0\,
      S => io_apb_PADDR(5)
    );
\io_apb_PRDATA[5]_INST_0_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[5]_INST_0_i_46_n_0\,
      I1 => \io_apb_PRDATA[5]_INST_0_i_47_n_0\,
      O => \io_apb_PRDATA[5]_INST_0_i_41_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[5]_INST_0_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[5]_INST_0_i_48_n_0\,
      I1 => \io_apb_PRDATA[5]_INST_0_i_49_n_0\,
      O => \io_apb_PRDATA[5]_INST_0_i_42_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[5]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DIER_reg_n_0_[5]\,
      I1 => \SMCR_reg_n_0_[5]\,
      I2 => io_apb_PADDR(3),
      I3 => \CR2_reg_n_0_[5]\,
      I4 => io_apb_PADDR(2),
      I5 => \CR1_reg_n_0_[5]\,
      O => \io_apb_PRDATA[5]_INST_0_i_46_n_0\
    );
\io_apb_PRDATA[5]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCMR2_reg_n_0_[5]\,
      I1 => \CCMR1_reg_n_0_[5]\,
      I2 => io_apb_PADDR(3),
      I3 => p_14_in(5),
      I4 => io_apb_PADDR(2),
      I5 => \SR_reg_n_0_[5]\,
      O => \io_apb_PRDATA[5]_INST_0_i_47_n_0\
    );
\io_apb_PRDATA[5]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ARR_reg_n_0_[5]\,
      I1 => \PSC_reg_n_0_[5]\,
      I2 => io_apb_PADDR(3),
      I3 => \CNT__0\(5),
      I4 => io_apb_PADDR(2),
      I5 => \CCER_reg_n_0_[5]\,
      O => \io_apb_PRDATA[5]_INST_0_i_48_n_0\
    );
\io_apb_PRDATA[5]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[5]\,
      I1 => \CCR_1_reg_n_0_[5]\,
      I2 => io_apb_PADDR(3),
      I3 => \CCR_0_reg_n_0_[5]\,
      I4 => io_apb_PADDR(2),
      I5 => \RCR_reg_n_0_[5]\,
      O => \io_apb_PRDATA[5]_INST_0_i_49_n_0\
    );
\io_apb_PRDATA[5]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888B8B88888BB88"
    )
        port map (
      I0 => wdgCtrl_io_apb_PRDATA(5),
      I1 => Q(0),
      I2 => \io_apb_PRDATA[5]_INST_0_i_12_n_0\,
      I3 => \io_apb_PRDATA[5]_INST_0_i_2\,
      I4 => io_apb_PADDR(1),
      I5 => selIndex,
      O => \selIndex_reg[0]_5\
    );
\io_apb_PRDATA[6]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => \io_apb_PRDATA[6]_INST_0_i_30_n_0\,
      I2 => io_apb_PADDR(6),
      I3 => io_apb_PADDR(5),
      I4 => \io_apb_PRDATA[6]_INST_0_i_31_n_0\,
      I5 => io_apb_PADDR(0),
      O => \io_apb_PRDATA[6]_INST_0_i_12_n_0\
    );
\io_apb_PRDATA[6]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DMAR_reg_n_0_[6]\,
      I1 => \DCR_reg_n_0_[6]\,
      I2 => io_apb_PADDR(3),
      I3 => \BDTR_reg_n_0_[6]\,
      I4 => io_apb_PADDR(2),
      I5 => \CCR_3_reg_n_0_[6]\,
      O => \io_apb_PRDATA[6]_INST_0_i_30_n_0\
    );
\io_apb_PRDATA[6]_INST_0_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \io_apb_PRDATA[6]_INST_0_i_42_n_0\,
      I1 => \io_apb_PRDATA[6]_INST_0_i_43_n_0\,
      O => \io_apb_PRDATA[6]_INST_0_i_31_n_0\,
      S => io_apb_PADDR(5)
    );
\io_apb_PRDATA[6]_INST_0_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[6]_INST_0_i_48_n_0\,
      I1 => \io_apb_PRDATA[6]_INST_0_i_49_n_0\,
      O => \io_apb_PRDATA[6]_INST_0_i_42_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[6]_INST_0_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[6]_INST_0_i_50_n_0\,
      I1 => \io_apb_PRDATA[6]_INST_0_i_51_n_0\,
      O => \io_apb_PRDATA[6]_INST_0_i_43_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[6]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DIER_reg_n_0_[6]\,
      I1 => \SMCR_reg_n_0_[6]\,
      I2 => io_apb_PADDR(3),
      I3 => \CR2_reg_n_0_[6]\,
      I4 => io_apb_PADDR(2),
      I5 => \CR1_reg_n_0_[6]\,
      O => \io_apb_PRDATA[6]_INST_0_i_48_n_0\
    );
\io_apb_PRDATA[6]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCMR2_reg_n_0_[6]\,
      I1 => \CCMR1_reg_n_0_[6]\,
      I2 => io_apb_PADDR(3),
      I3 => p_14_in(6),
      I4 => io_apb_PADDR(2),
      I5 => \SR_reg_n_0_[6]\,
      O => \io_apb_PRDATA[6]_INST_0_i_49_n_0\
    );
\io_apb_PRDATA[6]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888B8B88888BB88"
    )
        port map (
      I0 => wdgCtrl_io_apb_PRDATA(6),
      I1 => Q(0),
      I2 => \io_apb_PRDATA[6]_INST_0_i_12_n_0\,
      I3 => \io_apb_PRDATA[6]_INST_0_i_2\,
      I4 => io_apb_PADDR(1),
      I5 => selIndex,
      O => \selIndex_reg[0]_4\
    );
\io_apb_PRDATA[6]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ARR_reg_n_0_[6]\,
      I1 => \PSC_reg_n_0_[6]\,
      I2 => io_apb_PADDR(3),
      I3 => \CNT__0\(6),
      I4 => io_apb_PADDR(2),
      I5 => \CCER_reg_n_0_[6]\,
      O => \io_apb_PRDATA[6]_INST_0_i_50_n_0\
    );
\io_apb_PRDATA[6]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[6]\,
      I1 => \CCR_1_reg_n_0_[6]\,
      I2 => io_apb_PADDR(3),
      I3 => \CCR_0_reg_n_0_[6]\,
      I4 => io_apb_PADDR(2),
      I5 => \RCR_reg_n_0_[6]\,
      O => \io_apb_PRDATA[6]_INST_0_i_51_n_0\
    );
\io_apb_PRDATA[7]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => \io_apb_PRDATA[7]_INST_0_i_30_n_0\,
      I2 => io_apb_PADDR(6),
      I3 => io_apb_PADDR(5),
      I4 => \io_apb_PRDATA[7]_INST_0_i_31_n_0\,
      I5 => io_apb_PADDR(0),
      O => \io_apb_PRDATA[7]_INST_0_i_12_n_0\
    );
\io_apb_PRDATA[7]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DMAR_reg_n_0_[7]\,
      I1 => \DCR_reg_n_0_[7]\,
      I2 => io_apb_PADDR(3),
      I3 => \BDTR_reg_n_0_[7]\,
      I4 => io_apb_PADDR(2),
      I5 => \CCR_3_reg_n_0_[7]\,
      O => \io_apb_PRDATA[7]_INST_0_i_30_n_0\
    );
\io_apb_PRDATA[7]_INST_0_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \io_apb_PRDATA[7]_INST_0_i_43_n_0\,
      I1 => \io_apb_PRDATA[7]_INST_0_i_44_n_0\,
      O => \io_apb_PRDATA[7]_INST_0_i_31_n_0\,
      S => io_apb_PADDR(5)
    );
\io_apb_PRDATA[7]_INST_0_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[7]_INST_0_i_49_n_0\,
      I1 => \io_apb_PRDATA[7]_INST_0_i_50_n_0\,
      O => \io_apb_PRDATA[7]_INST_0_i_43_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[7]_INST_0_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[7]_INST_0_i_51_n_0\,
      I1 => \io_apb_PRDATA[7]_INST_0_i_52_n_0\,
      O => \io_apb_PRDATA[7]_INST_0_i_44_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[7]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DIER_reg_n_0_[7]\,
      I1 => \SMCR_reg_n_0_[7]\,
      I2 => io_apb_PADDR(3),
      I3 => \CR2_reg_n_0_[7]\,
      I4 => io_apb_PADDR(2),
      I5 => \CR1_reg_n_0_[7]\,
      O => \io_apb_PRDATA[7]_INST_0_i_49_n_0\
    );
\io_apb_PRDATA[7]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888B8B88888BB88"
    )
        port map (
      I0 => wdgCtrl_io_apb_PRDATA(7),
      I1 => Q(0),
      I2 => \io_apb_PRDATA[7]_INST_0_i_12_n_0\,
      I3 => \io_apb_PRDATA[7]_INST_0_i_2\,
      I4 => io_apb_PADDR(1),
      I5 => selIndex,
      O => \selIndex_reg[0]_3\
    );
\io_apb_PRDATA[7]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCMR2_reg_n_0_[7]\,
      I1 => \CCMR1_reg_n_0_[7]\,
      I2 => io_apb_PADDR(3),
      I3 => \EGR_reg_n_0_[7]\,
      I4 => io_apb_PADDR(2),
      I5 => \SR_reg_n_0_[7]\,
      O => \io_apb_PRDATA[7]_INST_0_i_50_n_0\
    );
\io_apb_PRDATA[7]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ARR_reg_n_0_[7]\,
      I1 => \PSC_reg_n_0_[7]\,
      I2 => io_apb_PADDR(3),
      I3 => \CNT__0\(7),
      I4 => io_apb_PADDR(2),
      I5 => \CCER_reg_n_0_[7]\,
      O => \io_apb_PRDATA[7]_INST_0_i_51_n_0\
    );
\io_apb_PRDATA[7]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[7]\,
      I1 => \CCR_1_reg_n_0_[7]\,
      I2 => io_apb_PADDR(3),
      I3 => \CCR_0_reg_n_0_[7]\,
      I4 => io_apb_PADDR(2),
      I5 => \RCR_reg_n_0_[7]\,
      O => \io_apb_PRDATA[7]_INST_0_i_52_n_0\
    );
\io_apb_PRDATA[8]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => \io_apb_PRDATA[8]_INST_0_i_33_n_0\,
      I2 => io_apb_PADDR(6),
      I3 => io_apb_PADDR(5),
      I4 => \io_apb_PRDATA[8]_INST_0_i_34_n_0\,
      I5 => io_apb_PADDR(0),
      O => \io_apb_PRDATA[8]_INST_0_i_12_n_0\
    );
\io_apb_PRDATA[8]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DMAR_reg_n_0_[8]\,
      I1 => \DCR_reg_n_0_[8]\,
      I2 => io_apb_PADDR(3),
      I3 => \BDTR_reg_n_0_[8]\,
      I4 => io_apb_PADDR(2),
      I5 => \CCR_3_reg_n_0_[8]\,
      O => \io_apb_PRDATA[8]_INST_0_i_33_n_0\
    );
\io_apb_PRDATA[8]_INST_0_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \io_apb_PRDATA[8]_INST_0_i_51_n_0\,
      I1 => \io_apb_PRDATA[8]_INST_0_i_52_n_0\,
      O => \io_apb_PRDATA[8]_INST_0_i_34_n_0\,
      S => io_apb_PADDR(5)
    );
\io_apb_PRDATA[8]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888B8B88888BB88"
    )
        port map (
      I0 => wdgCtrl_io_apb_PRDATA(8),
      I1 => Q(0),
      I2 => \io_apb_PRDATA[8]_INST_0_i_12_n_0\,
      I3 => \io_apb_PRDATA[8]_INST_0_i_2\,
      I4 => io_apb_PADDR(1),
      I5 => selIndex,
      O => \selIndex_reg[0]_2\
    );
\io_apb_PRDATA[8]_INST_0_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[8]_INST_0_i_56_n_0\,
      I1 => \io_apb_PRDATA[8]_INST_0_i_57_n_0\,
      O => \io_apb_PRDATA[8]_INST_0_i_51_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[8]_INST_0_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[8]_INST_0_i_58_n_0\,
      I1 => \io_apb_PRDATA[8]_INST_0_i_59_n_0\,
      O => \io_apb_PRDATA[8]_INST_0_i_52_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[8]_INST_0_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DIER_reg_n_0_[8]\,
      I1 => \SMCR_reg_n_0_[8]\,
      I2 => io_apb_PADDR(3),
      I3 => \CR2_reg_n_0_[8]\,
      I4 => io_apb_PADDR(2),
      I5 => \CR1_reg_n_0_[8]\,
      O => \io_apb_PRDATA[8]_INST_0_i_56_n_0\
    );
\io_apb_PRDATA[8]_INST_0_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCMR2_reg_n_0_[8]\,
      I1 => \CCMR1_reg_n_0_[8]\,
      I2 => io_apb_PADDR(3),
      I3 => \EGR_reg_n_0_[8]\,
      I4 => io_apb_PADDR(2),
      I5 => \SR_reg_n_0_[8]\,
      O => \io_apb_PRDATA[8]_INST_0_i_57_n_0\
    );
\io_apb_PRDATA[8]_INST_0_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ARR_reg_n_0_[8]\,
      I1 => \PSC_reg_n_0_[8]\,
      I2 => io_apb_PADDR(3),
      I3 => \CNT__0\(8),
      I4 => io_apb_PADDR(2),
      I5 => \CCER_reg_n_0_[8]\,
      O => \io_apb_PRDATA[8]_INST_0_i_58_n_0\
    );
\io_apb_PRDATA[8]_INST_0_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[8]\,
      I1 => \CCR_1_reg_n_0_[8]\,
      I2 => io_apb_PADDR(3),
      I3 => \CCR_0_reg_n_0_[8]\,
      I4 => io_apb_PADDR(2),
      I5 => \RCR_reg_n_0_[8]\,
      O => \io_apb_PRDATA[8]_INST_0_i_59_n_0\
    );
\io_apb_PRDATA[9]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => \io_apb_PRDATA[9]_INST_0_i_24_n_0\,
      I2 => io_apb_PADDR(6),
      I3 => io_apb_PADDR(5),
      I4 => \io_apb_PRDATA[9]_INST_0_i_25_n_0\,
      I5 => io_apb_PADDR(0),
      O => \io_apb_PRDATA[9]_INST_0_i_12_n_0\
    );
\io_apb_PRDATA[9]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DMAR_reg_n_0_[9]\,
      I1 => \DCR_reg_n_0_[9]\,
      I2 => io_apb_PADDR(3),
      I3 => \BDTR_reg_n_0_[9]\,
      I4 => io_apb_PADDR(2),
      I5 => \CCR_3_reg_n_0_[9]\,
      O => \io_apb_PRDATA[9]_INST_0_i_24_n_0\
    );
\io_apb_PRDATA[9]_INST_0_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \io_apb_PRDATA[9]_INST_0_i_40_n_0\,
      I1 => \io_apb_PRDATA[9]_INST_0_i_41_n_0\,
      O => \io_apb_PRDATA[9]_INST_0_i_25_n_0\,
      S => io_apb_PADDR(5)
    );
\io_apb_PRDATA[9]_INST_0_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[9]_INST_0_i_45_n_0\,
      I1 => \io_apb_PRDATA[9]_INST_0_i_46_n_0\,
      O => \io_apb_PRDATA[9]_INST_0_i_40_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[9]_INST_0_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \io_apb_PRDATA[9]_INST_0_i_47_n_0\,
      I1 => \io_apb_PRDATA[9]_INST_0_i_48_n_0\,
      O => \io_apb_PRDATA[9]_INST_0_i_41_n_0\,
      S => io_apb_PADDR(4)
    );
\io_apb_PRDATA[9]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DIER_reg_n_0_[9]\,
      I1 => \SMCR_reg_n_0_[9]\,
      I2 => io_apb_PADDR(3),
      I3 => \CR2_reg_n_0_[9]\,
      I4 => io_apb_PADDR(2),
      I5 => \CR1_reg_n_0_[9]\,
      O => \io_apb_PRDATA[9]_INST_0_i_45_n_0\
    );
\io_apb_PRDATA[9]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCMR2_reg_n_0_[9]\,
      I1 => \CCMR1_reg_n_0_[9]\,
      I2 => io_apb_PADDR(3),
      I3 => \EGR_reg_n_0_[9]\,
      I4 => io_apb_PADDR(2),
      I5 => \SR_reg_n_0_[9]\,
      O => \io_apb_PRDATA[9]_INST_0_i_46_n_0\
    );
\io_apb_PRDATA[9]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ARR_reg_n_0_[9]\,
      I1 => \PSC_reg_n_0_[9]\,
      I2 => io_apb_PADDR(3),
      I3 => \CNT__0\(9),
      I4 => io_apb_PADDR(2),
      I5 => \CCER_reg_n_0_[9]\,
      O => \io_apb_PRDATA[9]_INST_0_i_47_n_0\
    );
\io_apb_PRDATA[9]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \CCR_2_reg_n_0_[9]\,
      I1 => \CCR_1_reg_n_0_[9]\,
      I2 => io_apb_PADDR(3),
      I3 => \CCR_0_reg_n_0_[9]\,
      I4 => io_apb_PADDR(2),
      I5 => \RCR_reg_n_0_[9]\,
      O => \io_apb_PRDATA[9]_INST_0_i_48_n_0\
    );
\io_apb_PRDATA[9]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888B8B88888BB88"
    )
        port map (
      I0 => wdgCtrl_io_apb_PRDATA(9),
      I1 => Q(0),
      I2 => \io_apb_PRDATA[9]_INST_0_i_12_n_0\,
      I3 => \io_apb_PRDATA[9]_INST_0_i_2\,
      I4 => io_apb_PADDR(1),
      I5 => selIndex,
      O => \selIndex_reg[0]_1\
    );
\prescaler[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => prescaler_reg(0),
      I1 => when_apb3tim_l89,
      O => \prescaler[0]_i_2__0_n_0\
    );
\prescaler[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => prescaler_reg(3),
      I1 => when_apb3tim_l89,
      O => \prescaler[0]_i_3__0_n_0\
    );
\prescaler[0]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => prescaler_reg(2),
      I1 => when_apb3tim_l89,
      O => \prescaler[0]_i_4__0_n_0\
    );
\prescaler[0]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => prescaler_reg(1),
      I1 => when_apb3tim_l89,
      O => \prescaler[0]_i_5__0_n_0\
    );
\prescaler[0]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => prescaler_reg(0),
      I1 => when_apb3tim_l89,
      O => \prescaler[0]_i_6__0_n_0\
    );
\prescaler[12]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => prescaler_reg(15),
      I1 => when_apb3tim_l89,
      O => \prescaler[12]_i_2__0_n_0\
    );
\prescaler[12]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => prescaler_reg(14),
      I1 => when_apb3tim_l89,
      O => \prescaler[12]_i_3__0_n_0\
    );
\prescaler[12]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => prescaler_reg(13),
      I1 => when_apb3tim_l89,
      O => \prescaler[12]_i_4__0_n_0\
    );
\prescaler[12]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => prescaler_reg(12),
      I1 => when_apb3tim_l89,
      O => \prescaler[12]_i_5__0_n_0\
    );
\prescaler[4]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => prescaler_reg(7),
      I1 => when_apb3tim_l89,
      O => \prescaler[4]_i_2__0_n_0\
    );
\prescaler[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => prescaler_reg(6),
      I1 => when_apb3tim_l89,
      O => \prescaler[4]_i_3__0_n_0\
    );
\prescaler[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => prescaler_reg(5),
      I1 => when_apb3tim_l89,
      O => \prescaler[4]_i_4__0_n_0\
    );
\prescaler[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => prescaler_reg(4),
      I1 => when_apb3tim_l89,
      O => \prescaler[4]_i_5__0_n_0\
    );
\prescaler[8]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => prescaler_reg(11),
      I1 => when_apb3tim_l89,
      O => \prescaler[8]_i_2__0_n_0\
    );
\prescaler[8]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => prescaler_reg(10),
      I1 => when_apb3tim_l89,
      O => \prescaler[8]_i_3__0_n_0\
    );
\prescaler[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => prescaler_reg(9),
      I1 => when_apb3tim_l89,
      O => \prescaler[8]_i_4__0_n_0\
    );
\prescaler[8]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => prescaler_reg(8),
      I1 => when_apb3tim_l89,
      O => \prescaler[8]_i_5__0_n_0\
    );
\prescaler_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => when_apb3tim_l87,
      CLR => reset,
      D => \prescaler_reg[0]_i_1__0_n_7\,
      Q => prescaler_reg(0)
    );
\prescaler_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \prescaler_reg[0]_i_1__0_n_0\,
      CO(2) => \prescaler_reg[0]_i_1__0_n_1\,
      CO(1) => \prescaler_reg[0]_i_1__0_n_2\,
      CO(0) => \prescaler_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \prescaler[0]_i_2__0_n_0\,
      O(3) => \prescaler_reg[0]_i_1__0_n_4\,
      O(2) => \prescaler_reg[0]_i_1__0_n_5\,
      O(1) => \prescaler_reg[0]_i_1__0_n_6\,
      O(0) => \prescaler_reg[0]_i_1__0_n_7\,
      S(3) => \prescaler[0]_i_3__0_n_0\,
      S(2) => \prescaler[0]_i_4__0_n_0\,
      S(1) => \prescaler[0]_i_5__0_n_0\,
      S(0) => \prescaler[0]_i_6__0_n_0\
    );
\prescaler_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => when_apb3tim_l87,
      CLR => reset,
      D => \prescaler_reg[8]_i_1__0_n_5\,
      Q => prescaler_reg(10)
    );
\prescaler_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => when_apb3tim_l87,
      CLR => reset,
      D => \prescaler_reg[8]_i_1__0_n_4\,
      Q => prescaler_reg(11)
    );
\prescaler_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => when_apb3tim_l87,
      CLR => reset,
      D => \prescaler_reg[12]_i_1__0_n_7\,
      Q => prescaler_reg(12)
    );
\prescaler_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \prescaler_reg[8]_i_1__0_n_0\,
      CO(3) => \NLW_prescaler_reg[12]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \prescaler_reg[12]_i_1__0_n_1\,
      CO(1) => \prescaler_reg[12]_i_1__0_n_2\,
      CO(0) => \prescaler_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \prescaler_reg[12]_i_1__0_n_4\,
      O(2) => \prescaler_reg[12]_i_1__0_n_5\,
      O(1) => \prescaler_reg[12]_i_1__0_n_6\,
      O(0) => \prescaler_reg[12]_i_1__0_n_7\,
      S(3) => \prescaler[12]_i_2__0_n_0\,
      S(2) => \prescaler[12]_i_3__0_n_0\,
      S(1) => \prescaler[12]_i_4__0_n_0\,
      S(0) => \prescaler[12]_i_5__0_n_0\
    );
\prescaler_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => when_apb3tim_l87,
      CLR => reset,
      D => \prescaler_reg[12]_i_1__0_n_6\,
      Q => prescaler_reg(13)
    );
\prescaler_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => when_apb3tim_l87,
      CLR => reset,
      D => \prescaler_reg[12]_i_1__0_n_5\,
      Q => prescaler_reg(14)
    );
\prescaler_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => when_apb3tim_l87,
      CLR => reset,
      D => \prescaler_reg[12]_i_1__0_n_4\,
      Q => prescaler_reg(15)
    );
\prescaler_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => when_apb3tim_l87,
      CLR => reset,
      D => \prescaler_reg[0]_i_1__0_n_6\,
      Q => prescaler_reg(1)
    );
\prescaler_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => when_apb3tim_l87,
      CLR => reset,
      D => \prescaler_reg[0]_i_1__0_n_5\,
      Q => prescaler_reg(2)
    );
\prescaler_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => when_apb3tim_l87,
      CLR => reset,
      D => \prescaler_reg[0]_i_1__0_n_4\,
      Q => prescaler_reg(3)
    );
\prescaler_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => when_apb3tim_l87,
      CLR => reset,
      D => \prescaler_reg[4]_i_1__0_n_7\,
      Q => prescaler_reg(4)
    );
\prescaler_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \prescaler_reg[0]_i_1__0_n_0\,
      CO(3) => \prescaler_reg[4]_i_1__0_n_0\,
      CO(2) => \prescaler_reg[4]_i_1__0_n_1\,
      CO(1) => \prescaler_reg[4]_i_1__0_n_2\,
      CO(0) => \prescaler_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \prescaler_reg[4]_i_1__0_n_4\,
      O(2) => \prescaler_reg[4]_i_1__0_n_5\,
      O(1) => \prescaler_reg[4]_i_1__0_n_6\,
      O(0) => \prescaler_reg[4]_i_1__0_n_7\,
      S(3) => \prescaler[4]_i_2__0_n_0\,
      S(2) => \prescaler[4]_i_3__0_n_0\,
      S(1) => \prescaler[4]_i_4__0_n_0\,
      S(0) => \prescaler[4]_i_5__0_n_0\
    );
\prescaler_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => when_apb3tim_l87,
      CLR => reset,
      D => \prescaler_reg[4]_i_1__0_n_6\,
      Q => prescaler_reg(5)
    );
\prescaler_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => when_apb3tim_l87,
      CLR => reset,
      D => \prescaler_reg[4]_i_1__0_n_5\,
      Q => prescaler_reg(6)
    );
\prescaler_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => when_apb3tim_l87,
      CLR => reset,
      D => \prescaler_reg[4]_i_1__0_n_4\,
      Q => prescaler_reg(7)
    );
\prescaler_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => when_apb3tim_l87,
      CLR => reset,
      D => \prescaler_reg[8]_i_1__0_n_7\,
      Q => prescaler_reg(8)
    );
\prescaler_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \prescaler_reg[4]_i_1__0_n_0\,
      CO(3) => \prescaler_reg[8]_i_1__0_n_0\,
      CO(2) => \prescaler_reg[8]_i_1__0_n_1\,
      CO(1) => \prescaler_reg[8]_i_1__0_n_2\,
      CO(0) => \prescaler_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \prescaler_reg[8]_i_1__0_n_4\,
      O(2) => \prescaler_reg[8]_i_1__0_n_5\,
      O(1) => \prescaler_reg[8]_i_1__0_n_6\,
      O(0) => \prescaler_reg[8]_i_1__0_n_7\,
      S(3) => \prescaler[8]_i_2__0_n_0\,
      S(2) => \prescaler[8]_i_3__0_n_0\,
      S(1) => \prescaler[8]_i_4__0_n_0\,
      S(0) => \prescaler[8]_i_5__0_n_0\
    );
\prescaler_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => when_apb3tim_l87,
      CLR => reset,
      D => \prescaler_reg[8]_i_1__0_n_6\,
      Q => prescaler_reg(9)
    );
when_apb3tim_l89_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => when_apb3tim_l89_carry_n_0,
      CO(2) => when_apb3tim_l89_carry_n_1,
      CO(1) => when_apb3tim_l89_carry_n_2,
      CO(0) => when_apb3tim_l89_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_when_apb3tim_l89_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \when_apb3tim_l89_carry_i_1__0_n_0\,
      S(2) => \when_apb3tim_l89_carry_i_2__0_n_0\,
      S(1) => \when_apb3tim_l89_carry_i_3__0_n_0\,
      S(0) => \when_apb3tim_l89_carry_i_4__0_n_0\
    );
\when_apb3tim_l89_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => when_apb3tim_l89_carry_n_0,
      CO(3 downto 2) => \NLW_when_apb3tim_l89_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => when_apb3tim_l89,
      CO(0) => \when_apb3tim_l89_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_when_apb3tim_l89_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \when_apb3tim_l89_carry__0_i_1__0_n_0\,
      S(0) => \when_apb3tim_l89_carry__0_i_2__0_n_0\
    );
\when_apb3tim_l89_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PSC_reg_n_0_[15]\,
      I1 => prescaler_reg(15),
      O => \when_apb3tim_l89_carry__0_i_1__0_n_0\
    );
\when_apb3tim_l89_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => prescaler_reg(12),
      I1 => \PSC_reg_n_0_[12]\,
      I2 => \PSC_reg_n_0_[14]\,
      I3 => prescaler_reg(14),
      I4 => \PSC_reg_n_0_[13]\,
      I5 => prescaler_reg(13),
      O => \when_apb3tim_l89_carry__0_i_2__0_n_0\
    );
\when_apb3tim_l89_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => prescaler_reg(9),
      I1 => \PSC_reg_n_0_[9]\,
      I2 => \PSC_reg_n_0_[11]\,
      I3 => prescaler_reg(11),
      I4 => \PSC_reg_n_0_[10]\,
      I5 => prescaler_reg(10),
      O => \when_apb3tim_l89_carry_i_1__0_n_0\
    );
\when_apb3tim_l89_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => prescaler_reg(6),
      I1 => \PSC_reg_n_0_[6]\,
      I2 => \PSC_reg_n_0_[8]\,
      I3 => prescaler_reg(8),
      I4 => \PSC_reg_n_0_[7]\,
      I5 => prescaler_reg(7),
      O => \when_apb3tim_l89_carry_i_2__0_n_0\
    );
\when_apb3tim_l89_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => prescaler_reg(3),
      I1 => \PSC_reg_n_0_[3]\,
      I2 => \PSC_reg_n_0_[5]\,
      I3 => prescaler_reg(5),
      I4 => \PSC_reg_n_0_[4]\,
      I5 => prescaler_reg(4),
      O => \when_apb3tim_l89_carry_i_3__0_n_0\
    );
\when_apb3tim_l89_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => prescaler_reg(0),
      I1 => \PSC_reg_n_0_[0]\,
      I2 => \PSC_reg_n_0_[2]\,
      I3 => prescaler_reg(2),
      I4 => \PSC_reg_n_0_[1]\,
      I5 => prescaler_reg(1),
      O => \when_apb3tim_l89_carry_i_4__0_n_0\
    );
when_apb3tim_l93_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => when_apb3tim_l93_carry_n_0,
      CO(2) => when_apb3tim_l93_carry_n_1,
      CO(1) => when_apb3tim_l93_carry_n_2,
      CO(0) => when_apb3tim_l93_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_when_apb3tim_l93_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \when_apb3tim_l93_carry_i_1__0_n_0\,
      S(2) => \when_apb3tim_l93_carry_i_2__0_n_0\,
      S(1) => \when_apb3tim_l93_carry_i_3__0_n_0\,
      S(0) => \when_apb3tim_l93_carry_i_4__0_n_0\
    );
\when_apb3tim_l93_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => when_apb3tim_l93_carry_n_0,
      CO(3 downto 2) => \NLW_when_apb3tim_l93_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => when_apb3tim_l93,
      CO(0) => \when_apb3tim_l93_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_when_apb3tim_l93_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \when_apb3tim_l93_carry__0_i_1__0_n_0\,
      S(0) => \when_apb3tim_l93_carry__0_i_2__0_n_0\
    );
\when_apb3tim_l93_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ARR_reg_n_0_[15]\,
      I1 => \CNT__0\(15),
      O => \when_apb3tim_l93_carry__0_i_1__0_n_0\
    );
\when_apb3tim_l93_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \CNT__0\(12),
      I1 => \ARR_reg_n_0_[12]\,
      I2 => \ARR_reg_n_0_[14]\,
      I3 => \CNT__0\(14),
      I4 => \ARR_reg_n_0_[13]\,
      I5 => \CNT__0\(13),
      O => \when_apb3tim_l93_carry__0_i_2__0_n_0\
    );
\when_apb3tim_l93_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \CNT__0\(9),
      I1 => \ARR_reg_n_0_[9]\,
      I2 => \ARR_reg_n_0_[11]\,
      I3 => \CNT__0\(11),
      I4 => \ARR_reg_n_0_[10]\,
      I5 => \CNT__0\(10),
      O => \when_apb3tim_l93_carry_i_1__0_n_0\
    );
\when_apb3tim_l93_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \CNT__0\(6),
      I1 => \ARR_reg_n_0_[6]\,
      I2 => \ARR_reg_n_0_[8]\,
      I3 => \CNT__0\(8),
      I4 => \ARR_reg_n_0_[7]\,
      I5 => \CNT__0\(7),
      O => \when_apb3tim_l93_carry_i_2__0_n_0\
    );
\when_apb3tim_l93_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \CNT__0\(3),
      I1 => \ARR_reg_n_0_[3]\,
      I2 => \ARR_reg_n_0_[5]\,
      I3 => \CNT__0\(5),
      I4 => \ARR_reg_n_0_[4]\,
      I5 => \CNT__0\(4),
      O => \when_apb3tim_l93_carry_i_3__0_n_0\
    );
\when_apb3tim_l93_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \CNT__0\(0),
      I1 => \ARR_reg_n_0_[0]\,
      I2 => \ARR_reg_n_0_[2]\,
      I3 => \CNT__0\(2),
      I4 => \ARR_reg_n_0_[1]\,
      I5 => \CNT__0\(1),
      O => \when_apb3tim_l93_carry_i_4__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_Apb3Wwdg is
  port (
    io_apb_decoder_io_output_PSEL : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SR_reg[15]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \SR_reg[14]_0\ : out STD_LOGIC;
    \SR_reg[13]_0\ : out STD_LOGIC;
    \SR_reg[12]_0\ : out STD_LOGIC;
    \selIndex_reg[0]\ : out STD_LOGIC;
    \selIndex_reg[0]_0\ : out STD_LOGIC;
    \selIndex_reg[0]_1\ : out STD_LOGIC;
    \selIndex_reg[0]_2\ : out STD_LOGIC;
    \selIndex_reg[0]_3\ : out STD_LOGIC;
    \selIndex_reg[0]_4\ : out STD_LOGIC;
    \selIndex_reg[0]_5\ : out STD_LOGIC;
    \selIndex_reg[0]_6\ : out STD_LOGIC;
    \selIndex_reg[0]_7\ : out STD_LOGIC;
    \selIndex_reg[0]_8\ : out STD_LOGIC;
    \selIndex_reg[0]_9\ : out STD_LOGIC;
    \selIndex_reg[0]_10\ : out STD_LOGIC;
    \selIndex_reg[0]_11\ : out STD_LOGIC;
    \selIndex_reg[0]_12\ : out STD_LOGIC;
    \selIndex_reg[0]_13\ : out STD_LOGIC;
    \selIndex_reg[0]_14\ : out STD_LOGIC;
    \CFR_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    io_apb_PADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    io_apb_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_apb_PWDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \io_apb_PRDATA[12]_INST_0_i_2\ : in STD_LOGIC;
    \io_apb_PRDATA[12]_INST_0_i_2_0\ : in STD_LOGIC;
    \io_apb_PRDATA[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    timCtrl_io_apb_PRDATA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    selIndex : in STD_LOGIC;
    \io_apb_PRDATA[16]\ : in STD_LOGIC;
    \io_apb_PRDATA[31]_0\ : in STD_LOGIC;
    io_apb_PENABLE : in STD_LOGIC;
    io_apb_PWRITE : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC
  );
end sys_Apb3Periph_0_0_Apb3Wwdg;

architecture STRUCTURE of sys_Apb3Periph_0_0_Apb3Wwdg is
  signal \CFR[15]_i_1_n_0\ : STD_LOGIC;
  signal \CFR[15]_i_2_n_0\ : STD_LOGIC;
  signal \CFR_reg_n_0_[12]\ : STD_LOGIC;
  signal \CFR_reg_n_0_[13]\ : STD_LOGIC;
  signal \CFR_reg_n_0_[14]\ : STD_LOGIC;
  signal \CFR_reg_n_0_[15]\ : STD_LOGIC;
  signal SR : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal \SR[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \SR[10]_i_1_n_0\ : STD_LOGIC;
  signal \SR[11]_i_1_n_0\ : STD_LOGIC;
  signal \SR[12]_i_1_n_0\ : STD_LOGIC;
  signal \SR[13]_i_1_n_0\ : STD_LOGIC;
  signal \SR[14]_i_1_n_0\ : STD_LOGIC;
  signal \SR[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \SR[16]_i_1_n_0\ : STD_LOGIC;
  signal \SR[17]_i_1_n_0\ : STD_LOGIC;
  signal \SR[18]_i_1_n_0\ : STD_LOGIC;
  signal \SR[19]_i_1_n_0\ : STD_LOGIC;
  signal \SR[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \SR[20]_i_1_n_0\ : STD_LOGIC;
  signal \SR[21]_i_1_n_0\ : STD_LOGIC;
  signal \SR[22]_i_1_n_0\ : STD_LOGIC;
  signal \SR[23]_i_1_n_0\ : STD_LOGIC;
  signal \SR[24]_i_1_n_0\ : STD_LOGIC;
  signal \SR[25]_i_1_n_0\ : STD_LOGIC;
  signal \SR[26]_i_1_n_0\ : STD_LOGIC;
  signal \SR[27]_i_1_n_0\ : STD_LOGIC;
  signal \SR[28]_i_1_n_0\ : STD_LOGIC;
  signal \SR[29]_i_1_n_0\ : STD_LOGIC;
  signal \SR[2]_i_1_n_0\ : STD_LOGIC;
  signal \SR[30]_i_1_n_0\ : STD_LOGIC;
  signal \SR[31]_i_1_n_0\ : STD_LOGIC;
  signal \SR[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \SR[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \SR[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \SR[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \SR[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \SR[8]_i_1_n_0\ : STD_LOGIC;
  signal \SR[9]_i_1_n_0\ : STD_LOGIC;
  signal \^io_apb_decoder_io_output_psel\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  io_apb_decoder_io_output_PSEL(0) <= \^io_apb_decoder_io_output_psel\(0);
\CFR[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => io_apb_PADDR(1),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      I4 => \CFR[15]_i_2_n_0\,
      O => \CFR[15]_i_1_n_0\
    );
\CFR[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => io_apb_PENABLE,
      I1 => io_apb_PADDR(5),
      I2 => \^io_apb_decoder_io_output_psel\(0),
      I3 => io_apb_PWRITE,
      I4 => io_apb_PADDR(4),
      O => \CFR[15]_i_2_n_0\
    );
\CFR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CFR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \CFR_reg[11]_0\(0)
    );
\CFR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CFR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \CFR_reg[11]_0\(10)
    );
\CFR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CFR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \CFR_reg[11]_0\(11)
    );
\CFR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CFR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \CFR_reg_n_0_[12]\
    );
\CFR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CFR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \CFR_reg_n_0_[13]\
    );
\CFR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CFR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \CFR_reg_n_0_[14]\
    );
\CFR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CFR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \CFR_reg_n_0_[15]\
    );
\CFR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CFR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \CFR_reg[11]_0\(1)
    );
\CFR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CFR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \CFR_reg[11]_0\(2)
    );
\CFR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CFR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \CFR_reg[11]_0\(3)
    );
\CFR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CFR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \CFR_reg[11]_0\(4)
    );
\CFR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CFR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \CFR_reg[11]_0\(5)
    );
\CFR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CFR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \CFR_reg[11]_0\(6)
    );
\CFR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CFR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \CFR_reg[11]_0\(7)
    );
\CFR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CFR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \CFR_reg[11]_0\(8)
    );
\CFR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CFR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \CFR_reg[11]_0\(9)
    );
\SR[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \CFR[15]_i_2_n_0\,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(1),
      I5 => io_apb_PWDATA(0),
      O => \SR[0]_i_1__3_n_0\
    );
\SR[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \CFR[15]_i_2_n_0\,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(1),
      I5 => io_apb_PWDATA(10),
      O => \SR[10]_i_1_n_0\
    );
\SR[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \CFR[15]_i_2_n_0\,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(1),
      I5 => io_apb_PWDATA(11),
      O => \SR[11]_i_1_n_0\
    );
\SR[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \CFR[15]_i_2_n_0\,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(1),
      I5 => io_apb_PWDATA(12),
      O => \SR[12]_i_1_n_0\
    );
\SR[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \CFR[15]_i_2_n_0\,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(1),
      I5 => io_apb_PWDATA(13),
      O => \SR[13]_i_1_n_0\
    );
\SR[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \CFR[15]_i_2_n_0\,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(1),
      I5 => io_apb_PWDATA(14),
      O => \SR[14]_i_1_n_0\
    );
\SR[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \CFR[15]_i_2_n_0\,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(1),
      I5 => io_apb_PWDATA(15),
      O => \SR[15]_i_1__1_n_0\
    );
\SR[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \CFR[15]_i_2_n_0\,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(1),
      I5 => io_apb_PWDATA(16),
      O => \SR[16]_i_1_n_0\
    );
\SR[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \CFR[15]_i_2_n_0\,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(1),
      I5 => io_apb_PWDATA(17),
      O => \SR[17]_i_1_n_0\
    );
\SR[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \CFR[15]_i_2_n_0\,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(1),
      I5 => io_apb_PWDATA(18),
      O => \SR[18]_i_1_n_0\
    );
\SR[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \CFR[15]_i_2_n_0\,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(1),
      I5 => io_apb_PWDATA(19),
      O => \SR[19]_i_1_n_0\
    );
\SR[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \CFR[15]_i_2_n_0\,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(1),
      I5 => io_apb_PWDATA(1),
      O => \SR[1]_i_1__1_n_0\
    );
\SR[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => io_apb_PADDR(8),
      I1 => io_apb_PADDR(6),
      I2 => io_apb_PADDR(7),
      I3 => io_apb_PADDR(9),
      I4 => io_apb_PSEL(0),
      O => \^io_apb_decoder_io_output_psel\(0)
    );
\SR[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \CFR[15]_i_2_n_0\,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(1),
      I5 => io_apb_PWDATA(20),
      O => \SR[20]_i_1_n_0\
    );
\SR[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \CFR[15]_i_2_n_0\,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(1),
      I5 => io_apb_PWDATA(21),
      O => \SR[21]_i_1_n_0\
    );
\SR[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \CFR[15]_i_2_n_0\,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(1),
      I5 => io_apb_PWDATA(22),
      O => \SR[22]_i_1_n_0\
    );
\SR[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \CFR[15]_i_2_n_0\,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(1),
      I5 => io_apb_PWDATA(23),
      O => \SR[23]_i_1_n_0\
    );
\SR[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \CFR[15]_i_2_n_0\,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(1),
      I5 => io_apb_PWDATA(24),
      O => \SR[24]_i_1_n_0\
    );
\SR[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \CFR[15]_i_2_n_0\,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(1),
      I5 => io_apb_PWDATA(25),
      O => \SR[25]_i_1_n_0\
    );
\SR[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \CFR[15]_i_2_n_0\,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(1),
      I5 => io_apb_PWDATA(26),
      O => \SR[26]_i_1_n_0\
    );
\SR[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \CFR[15]_i_2_n_0\,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(1),
      I5 => io_apb_PWDATA(27),
      O => \SR[27]_i_1_n_0\
    );
\SR[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \CFR[15]_i_2_n_0\,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(1),
      I5 => io_apb_PWDATA(28),
      O => \SR[28]_i_1_n_0\
    );
\SR[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \CFR[15]_i_2_n_0\,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(1),
      I5 => io_apb_PWDATA(29),
      O => \SR[29]_i_1_n_0\
    );
\SR[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \CFR[15]_i_2_n_0\,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(1),
      I5 => io_apb_PWDATA(2),
      O => \SR[2]_i_1_n_0\
    );
\SR[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \CFR[15]_i_2_n_0\,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(1),
      I5 => io_apb_PWDATA(30),
      O => \SR[30]_i_1_n_0\
    );
\SR[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(1),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PWDATA(31),
      I5 => \CFR[15]_i_2_n_0\,
      O => \SR[31]_i_1_n_0\
    );
\SR[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \CFR[15]_i_2_n_0\,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(1),
      I5 => io_apb_PWDATA(3),
      O => \SR[3]_i_1__1_n_0\
    );
\SR[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \CFR[15]_i_2_n_0\,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(1),
      I5 => io_apb_PWDATA(4),
      O => \SR[4]_i_1__1_n_0\
    );
\SR[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \CFR[15]_i_2_n_0\,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(1),
      I5 => io_apb_PWDATA(5),
      O => \SR[5]_i_1__1_n_0\
    );
\SR[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \CFR[15]_i_2_n_0\,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(1),
      I5 => io_apb_PWDATA(6),
      O => \SR[6]_i_1__1_n_0\
    );
\SR[7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \CFR[15]_i_2_n_0\,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(1),
      I5 => io_apb_PWDATA(7),
      O => \SR[7]_i_1__3_n_0\
    );
\SR[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \CFR[15]_i_2_n_0\,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(1),
      I5 => io_apb_PWDATA(8),
      O => \SR[8]_i_1_n_0\
    );
\SR[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \CFR[15]_i_2_n_0\,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(1),
      I5 => io_apb_PWDATA(9),
      O => \SR[9]_i_1_n_0\
    );
\SR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR[0]_i_1__3_n_0\,
      Q => Q(0)
    );
\SR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR[10]_i_1_n_0\,
      Q => Q(10)
    );
\SR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR[11]_i_1_n_0\,
      Q => Q(11)
    );
\SR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR[12]_i_1_n_0\,
      Q => SR(12)
    );
\SR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR[13]_i_1_n_0\,
      Q => SR(13)
    );
\SR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR[14]_i_1_n_0\,
      Q => SR(14)
    );
\SR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR[15]_i_1__1_n_0\,
      Q => SR(15)
    );
\SR_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR[16]_i_1_n_0\,
      Q => SR(16)
    );
\SR_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR[17]_i_1_n_0\,
      Q => SR(17)
    );
\SR_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR[18]_i_1_n_0\,
      Q => SR(18)
    );
\SR_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR[19]_i_1_n_0\,
      Q => SR(19)
    );
\SR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR[1]_i_1__1_n_0\,
      Q => Q(1)
    );
\SR_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR[20]_i_1_n_0\,
      Q => SR(20)
    );
\SR_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR[21]_i_1_n_0\,
      Q => SR(21)
    );
\SR_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR[22]_i_1_n_0\,
      Q => SR(22)
    );
\SR_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR[23]_i_1_n_0\,
      Q => SR(23)
    );
\SR_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR[24]_i_1_n_0\,
      Q => SR(24)
    );
\SR_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR[25]_i_1_n_0\,
      Q => SR(25)
    );
\SR_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR[26]_i_1_n_0\,
      Q => SR(26)
    );
\SR_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR[27]_i_1_n_0\,
      Q => SR(27)
    );
\SR_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR[28]_i_1_n_0\,
      Q => SR(28)
    );
\SR_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR[29]_i_1_n_0\,
      Q => SR(29)
    );
\SR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR[2]_i_1_n_0\,
      Q => Q(2)
    );
\SR_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR[30]_i_1_n_0\,
      Q => SR(30)
    );
\SR_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR[31]_i_1_n_0\,
      Q => SR(31)
    );
\SR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR[3]_i_1__1_n_0\,
      Q => Q(3)
    );
\SR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR[4]_i_1__1_n_0\,
      Q => Q(4)
    );
\SR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR[5]_i_1__1_n_0\,
      Q => Q(5)
    );
\SR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR[6]_i_1__1_n_0\,
      Q => Q(6)
    );
\SR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR[7]_i_1__3_n_0\,
      Q => Q(7)
    );
\SR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR[8]_i_1_n_0\,
      Q => Q(8)
    );
\SR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR[9]_i_1_n_0\,
      Q => Q(9)
    );
\io_apb_PRDATA[12]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => SR(12),
      I1 => \io_apb_PRDATA[12]_INST_0_i_2\,
      I2 => \CFR_reg_n_0_[12]\,
      I3 => \io_apb_PRDATA[12]_INST_0_i_2_0\,
      I4 => \io_apb_PRDATA[31]\(0),
      I5 => timCtrl_io_apb_PRDATA(0),
      O => \SR_reg[12]_0\
    );
\io_apb_PRDATA[13]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => SR(13),
      I1 => \io_apb_PRDATA[12]_INST_0_i_2\,
      I2 => \CFR_reg_n_0_[13]\,
      I3 => \io_apb_PRDATA[12]_INST_0_i_2_0\,
      I4 => \io_apb_PRDATA[31]\(0),
      I5 => timCtrl_io_apb_PRDATA(1),
      O => \SR_reg[13]_0\
    );
\io_apb_PRDATA[14]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => SR(14),
      I1 => \io_apb_PRDATA[12]_INST_0_i_2\,
      I2 => \CFR_reg_n_0_[14]\,
      I3 => \io_apb_PRDATA[12]_INST_0_i_2_0\,
      I4 => \io_apb_PRDATA[31]\(0),
      I5 => timCtrl_io_apb_PRDATA(2),
      O => \SR_reg[14]_0\
    );
\io_apb_PRDATA[15]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => SR(15),
      I1 => \io_apb_PRDATA[12]_INST_0_i_2\,
      I2 => \CFR_reg_n_0_[15]\,
      I3 => \io_apb_PRDATA[12]_INST_0_i_2_0\,
      I4 => \io_apb_PRDATA[31]\(0),
      I5 => timCtrl_io_apb_PRDATA(3),
      O => \SR_reg[15]_0\
    );
\io_apb_PRDATA[16]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \io_apb_PRDATA[31]\(0),
      I1 => SR(16),
      I2 => io_apb_PADDR(4),
      I3 => selIndex,
      I4 => \io_apb_PRDATA[16]\,
      I5 => \io_apb_PRDATA[31]_0\,
      O => \selIndex_reg[0]\
    );
\io_apb_PRDATA[17]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \io_apb_PRDATA[31]\(0),
      I1 => SR(17),
      I2 => io_apb_PADDR(4),
      I3 => selIndex,
      I4 => \io_apb_PRDATA[16]\,
      I5 => \io_apb_PRDATA[31]_0\,
      O => \selIndex_reg[0]_0\
    );
\io_apb_PRDATA[18]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \io_apb_PRDATA[31]\(0),
      I1 => SR(18),
      I2 => io_apb_PADDR(4),
      I3 => selIndex,
      I4 => \io_apb_PRDATA[16]\,
      I5 => \io_apb_PRDATA[31]_0\,
      O => \selIndex_reg[0]_1\
    );
\io_apb_PRDATA[19]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \io_apb_PRDATA[31]\(0),
      I1 => SR(19),
      I2 => io_apb_PADDR(4),
      I3 => selIndex,
      I4 => \io_apb_PRDATA[16]\,
      I5 => \io_apb_PRDATA[31]_0\,
      O => \selIndex_reg[0]_2\
    );
\io_apb_PRDATA[20]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \io_apb_PRDATA[31]\(0),
      I1 => SR(20),
      I2 => io_apb_PADDR(4),
      I3 => selIndex,
      I4 => \io_apb_PRDATA[16]\,
      I5 => \io_apb_PRDATA[31]_0\,
      O => \selIndex_reg[0]_3\
    );
\io_apb_PRDATA[21]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \io_apb_PRDATA[31]\(0),
      I1 => SR(21),
      I2 => io_apb_PADDR(4),
      I3 => selIndex,
      I4 => \io_apb_PRDATA[16]\,
      I5 => \io_apb_PRDATA[31]_0\,
      O => \selIndex_reg[0]_4\
    );
\io_apb_PRDATA[22]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \io_apb_PRDATA[31]\(0),
      I1 => SR(22),
      I2 => io_apb_PADDR(4),
      I3 => selIndex,
      I4 => \io_apb_PRDATA[16]\,
      I5 => \io_apb_PRDATA[31]_0\,
      O => \selIndex_reg[0]_5\
    );
\io_apb_PRDATA[23]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \io_apb_PRDATA[31]\(0),
      I1 => SR(23),
      I2 => io_apb_PADDR(4),
      I3 => selIndex,
      I4 => \io_apb_PRDATA[16]\,
      I5 => \io_apb_PRDATA[31]_0\,
      O => \selIndex_reg[0]_6\
    );
\io_apb_PRDATA[24]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \io_apb_PRDATA[31]\(0),
      I1 => SR(24),
      I2 => io_apb_PADDR(4),
      I3 => selIndex,
      I4 => \io_apb_PRDATA[16]\,
      I5 => \io_apb_PRDATA[31]_0\,
      O => \selIndex_reg[0]_7\
    );
\io_apb_PRDATA[25]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \io_apb_PRDATA[31]\(0),
      I1 => SR(25),
      I2 => io_apb_PADDR(4),
      I3 => selIndex,
      I4 => \io_apb_PRDATA[16]\,
      I5 => \io_apb_PRDATA[31]_0\,
      O => \selIndex_reg[0]_8\
    );
\io_apb_PRDATA[26]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \io_apb_PRDATA[31]\(0),
      I1 => SR(26),
      I2 => io_apb_PADDR(4),
      I3 => selIndex,
      I4 => \io_apb_PRDATA[16]\,
      I5 => \io_apb_PRDATA[31]_0\,
      O => \selIndex_reg[0]_9\
    );
\io_apb_PRDATA[27]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \io_apb_PRDATA[31]\(0),
      I1 => SR(27),
      I2 => io_apb_PADDR(4),
      I3 => selIndex,
      I4 => \io_apb_PRDATA[16]\,
      I5 => \io_apb_PRDATA[31]_0\,
      O => \selIndex_reg[0]_10\
    );
\io_apb_PRDATA[28]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \io_apb_PRDATA[31]\(0),
      I1 => SR(28),
      I2 => io_apb_PADDR(4),
      I3 => selIndex,
      I4 => \io_apb_PRDATA[16]\,
      I5 => \io_apb_PRDATA[31]_0\,
      O => \selIndex_reg[0]_11\
    );
\io_apb_PRDATA[29]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \io_apb_PRDATA[31]\(0),
      I1 => SR(29),
      I2 => io_apb_PADDR(4),
      I3 => selIndex,
      I4 => \io_apb_PRDATA[16]\,
      I5 => \io_apb_PRDATA[31]_0\,
      O => \selIndex_reg[0]_12\
    );
\io_apb_PRDATA[30]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \io_apb_PRDATA[31]\(0),
      I1 => SR(30),
      I2 => io_apb_PADDR(4),
      I3 => selIndex,
      I4 => \io_apb_PRDATA[16]\,
      I5 => \io_apb_PRDATA[31]_0\,
      O => \selIndex_reg[0]_13\
    );
\io_apb_PRDATA[31]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \io_apb_PRDATA[31]\(0),
      I1 => SR(31),
      I2 => io_apb_PADDR(4),
      I3 => selIndex,
      I4 => \io_apb_PRDATA[16]\,
      I5 => \io_apb_PRDATA[31]_0\,
      O => \selIndex_reg[0]_14\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_BufferCC is
  port (
    io_dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    io_dataOut : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC
  );
end sys_Apb3Periph_0_0_BufferCC;

architecture STRUCTURE of sys_Apb3Periph_0_0_BufferCC is
  signal buffers_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg : string;
  attribute async_reg of buffers_0 : signal is "true";
  signal buffers_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of buffers_1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \buffers_0_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \buffers_0_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_0_reg[10]\ : label is std.standard.true;
  attribute KEEP of \buffers_0_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_0_reg[11]\ : label is std.standard.true;
  attribute KEEP of \buffers_0_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_0_reg[12]\ : label is std.standard.true;
  attribute KEEP of \buffers_0_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_0_reg[13]\ : label is std.standard.true;
  attribute KEEP of \buffers_0_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_0_reg[14]\ : label is std.standard.true;
  attribute KEEP of \buffers_0_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_0_reg[15]\ : label is std.standard.true;
  attribute KEEP of \buffers_0_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_0_reg[1]\ : label is std.standard.true;
  attribute KEEP of \buffers_0_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_0_reg[2]\ : label is std.standard.true;
  attribute KEEP of \buffers_0_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_0_reg[3]\ : label is std.standard.true;
  attribute KEEP of \buffers_0_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_0_reg[4]\ : label is std.standard.true;
  attribute KEEP of \buffers_0_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_0_reg[5]\ : label is std.standard.true;
  attribute KEEP of \buffers_0_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_0_reg[6]\ : label is std.standard.true;
  attribute KEEP of \buffers_0_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_0_reg[7]\ : label is std.standard.true;
  attribute KEEP of \buffers_0_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_0_reg[8]\ : label is std.standard.true;
  attribute KEEP of \buffers_0_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_0_reg[9]\ : label is std.standard.true;
  attribute KEEP of \buffers_0_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \buffers_1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \buffers_1_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_1_reg[11]\ : label is std.standard.true;
  attribute KEEP of \buffers_1_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_1_reg[12]\ : label is std.standard.true;
  attribute KEEP of \buffers_1_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_1_reg[13]\ : label is std.standard.true;
  attribute KEEP of \buffers_1_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_1_reg[14]\ : label is std.standard.true;
  attribute KEEP of \buffers_1_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_1_reg[15]\ : label is std.standard.true;
  attribute KEEP of \buffers_1_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \buffers_1_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \buffers_1_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \buffers_1_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \buffers_1_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \buffers_1_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \buffers_1_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \buffers_1_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \buffers_1_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \buffers_1_reg[9]\ : label is "yes";
begin
  io_dataOut(15 downto 0) <= buffers_1(15 downto 0);
\buffers_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_dataIn(0),
      Q => buffers_0(0),
      R => '0'
    );
\buffers_0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_dataIn(10),
      Q => buffers_0(10),
      R => '0'
    );
\buffers_0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_dataIn(11),
      Q => buffers_0(11),
      R => '0'
    );
\buffers_0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_dataIn(12),
      Q => buffers_0(12),
      R => '0'
    );
\buffers_0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_dataIn(13),
      Q => buffers_0(13),
      R => '0'
    );
\buffers_0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_dataIn(14),
      Q => buffers_0(14),
      R => '0'
    );
\buffers_0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_dataIn(15),
      Q => buffers_0(15),
      R => '0'
    );
\buffers_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_dataIn(1),
      Q => buffers_0(1),
      R => '0'
    );
\buffers_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_dataIn(2),
      Q => buffers_0(2),
      R => '0'
    );
\buffers_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_dataIn(3),
      Q => buffers_0(3),
      R => '0'
    );
\buffers_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_dataIn(4),
      Q => buffers_0(4),
      R => '0'
    );
\buffers_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_dataIn(5),
      Q => buffers_0(5),
      R => '0'
    );
\buffers_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_dataIn(6),
      Q => buffers_0(6),
      R => '0'
    );
\buffers_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_dataIn(7),
      Q => buffers_0(7),
      R => '0'
    );
\buffers_0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_dataIn(8),
      Q => buffers_0(8),
      R => '0'
    );
\buffers_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_dataIn(9),
      Q => buffers_0(9),
      R => '0'
    );
\buffers_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => buffers_0(0),
      Q => buffers_1(0),
      R => '0'
    );
\buffers_1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => buffers_0(10),
      Q => buffers_1(10),
      R => '0'
    );
\buffers_1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => buffers_0(11),
      Q => buffers_1(11),
      R => '0'
    );
\buffers_1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => buffers_0(12),
      Q => buffers_1(12),
      R => '0'
    );
\buffers_1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => buffers_0(13),
      Q => buffers_1(13),
      R => '0'
    );
\buffers_1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => buffers_0(14),
      Q => buffers_1(14),
      R => '0'
    );
\buffers_1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => buffers_0(15),
      Q => buffers_1(15),
      R => '0'
    );
\buffers_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => buffers_0(1),
      Q => buffers_1(1),
      R => '0'
    );
\buffers_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => buffers_0(2),
      Q => buffers_1(2),
      R => '0'
    );
\buffers_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => buffers_0(3),
      Q => buffers_1(3),
      R => '0'
    );
\buffers_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => buffers_0(4),
      Q => buffers_1(4),
      R => '0'
    );
\buffers_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => buffers_0(5),
      Q => buffers_1(5),
      R => '0'
    );
\buffers_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => buffers_0(6),
      Q => buffers_1(6),
      R => '0'
    );
\buffers_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => buffers_0(7),
      Q => buffers_1(7),
      R => '0'
    );
\buffers_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => buffers_0(8),
      Q => buffers_1(8),
      R => '0'
    );
\buffers_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => buffers_0(9),
      Q => buffers_1(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_BufferCC_2 is
  port (
    io_dataIn : in STD_LOGIC;
    io_dataOut : out STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC
  );
end sys_Apb3Periph_0_0_BufferCC_2;

architecture STRUCTURE of sys_Apb3Periph_0_0_BufferCC_2 is
  signal buffers_0 : STD_LOGIC;
  attribute altera_attribute : string;
  attribute altera_attribute of buffers_0 : signal is "-name ADV_NETLIST_OPT_ALLOWED NEVER_ALLOW";
  attribute async_reg : string;
  attribute async_reg of buffers_0 : signal is "true";
  signal buffers_1 : STD_LOGIC;
  attribute async_reg of buffers_1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of buffers_0_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of buffers_0_reg : label is "yes";
  attribute altera_attribute of buffers_0_reg : label is "-name ADV_NETLIST_OPT_ALLOWED NEVER_ALLOW";
  attribute ASYNC_REG_boolean of buffers_1_reg : label is std.standard.true;
  attribute KEEP of buffers_1_reg : label is "yes";
begin
  io_dataOut <= buffers_1;
buffers_0_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => io_dataIn,
      Q => buffers_0
    );
buffers_1_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => buffers_0,
      Q => buffers_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sys_Apb3Periph_0_0_BufferCC_2__1\ is
  port (
    io_dataIn : in STD_LOGIC;
    io_dataOut : out STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sys_Apb3Periph_0_0_BufferCC_2__1\ : entity is "BufferCC_2";
end \sys_Apb3Periph_0_0_BufferCC_2__1\;

architecture STRUCTURE of \sys_Apb3Periph_0_0_BufferCC_2__1\ is
  signal buffers_0 : STD_LOGIC;
  attribute altera_attribute : string;
  attribute altera_attribute of buffers_0 : signal is "-name ADV_NETLIST_OPT_ALLOWED NEVER_ALLOW";
  attribute async_reg : string;
  attribute async_reg of buffers_0 : signal is "true";
  signal buffers_1 : STD_LOGIC;
  attribute async_reg of buffers_1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of buffers_0_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of buffers_0_reg : label is "yes";
  attribute altera_attribute of buffers_0_reg : label is "-name ADV_NETLIST_OPT_ALLOWED NEVER_ALLOW";
  attribute ASYNC_REG_boolean of buffers_1_reg : label is std.standard.true;
  attribute KEEP of buffers_1_reg : label is "yes";
begin
  io_dataOut <= buffers_1;
buffers_0_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => io_dataIn,
      Q => buffers_0
    );
buffers_1_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => buffers_0,
      Q => buffers_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sys_Apb3Periph_0_0_BufferCC__1\ is
  port (
    io_dataIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    io_dataOut : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sys_Apb3Periph_0_0_BufferCC__1\ : entity is "BufferCC";
end \sys_Apb3Periph_0_0_BufferCC__1\;

architecture STRUCTURE of \sys_Apb3Periph_0_0_BufferCC__1\ is
  signal buffers_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg : string;
  attribute async_reg of buffers_0 : signal is "true";
  signal buffers_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of buffers_1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \buffers_0_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \buffers_0_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_0_reg[10]\ : label is std.standard.true;
  attribute KEEP of \buffers_0_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_0_reg[11]\ : label is std.standard.true;
  attribute KEEP of \buffers_0_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_0_reg[12]\ : label is std.standard.true;
  attribute KEEP of \buffers_0_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_0_reg[13]\ : label is std.standard.true;
  attribute KEEP of \buffers_0_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_0_reg[14]\ : label is std.standard.true;
  attribute KEEP of \buffers_0_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_0_reg[15]\ : label is std.standard.true;
  attribute KEEP of \buffers_0_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_0_reg[1]\ : label is std.standard.true;
  attribute KEEP of \buffers_0_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_0_reg[2]\ : label is std.standard.true;
  attribute KEEP of \buffers_0_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_0_reg[3]\ : label is std.standard.true;
  attribute KEEP of \buffers_0_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_0_reg[4]\ : label is std.standard.true;
  attribute KEEP of \buffers_0_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_0_reg[5]\ : label is std.standard.true;
  attribute KEEP of \buffers_0_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_0_reg[6]\ : label is std.standard.true;
  attribute KEEP of \buffers_0_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_0_reg[7]\ : label is std.standard.true;
  attribute KEEP of \buffers_0_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_0_reg[8]\ : label is std.standard.true;
  attribute KEEP of \buffers_0_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_0_reg[9]\ : label is std.standard.true;
  attribute KEEP of \buffers_0_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \buffers_1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \buffers_1_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_1_reg[11]\ : label is std.standard.true;
  attribute KEEP of \buffers_1_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_1_reg[12]\ : label is std.standard.true;
  attribute KEEP of \buffers_1_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_1_reg[13]\ : label is std.standard.true;
  attribute KEEP of \buffers_1_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_1_reg[14]\ : label is std.standard.true;
  attribute KEEP of \buffers_1_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_1_reg[15]\ : label is std.standard.true;
  attribute KEEP of \buffers_1_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \buffers_1_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \buffers_1_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \buffers_1_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \buffers_1_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \buffers_1_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \buffers_1_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \buffers_1_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \buffers_1_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \buffers_1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \buffers_1_reg[9]\ : label is "yes";
begin
  io_dataOut(15 downto 0) <= buffers_1(15 downto 0);
\buffers_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_dataIn(0),
      Q => buffers_0(0),
      R => '0'
    );
\buffers_0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_dataIn(10),
      Q => buffers_0(10),
      R => '0'
    );
\buffers_0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_dataIn(11),
      Q => buffers_0(11),
      R => '0'
    );
\buffers_0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_dataIn(12),
      Q => buffers_0(12),
      R => '0'
    );
\buffers_0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_dataIn(13),
      Q => buffers_0(13),
      R => '0'
    );
\buffers_0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_dataIn(14),
      Q => buffers_0(14),
      R => '0'
    );
\buffers_0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_dataIn(15),
      Q => buffers_0(15),
      R => '0'
    );
\buffers_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_dataIn(1),
      Q => buffers_0(1),
      R => '0'
    );
\buffers_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_dataIn(2),
      Q => buffers_0(2),
      R => '0'
    );
\buffers_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_dataIn(3),
      Q => buffers_0(3),
      R => '0'
    );
\buffers_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_dataIn(4),
      Q => buffers_0(4),
      R => '0'
    );
\buffers_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_dataIn(5),
      Q => buffers_0(5),
      R => '0'
    );
\buffers_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_dataIn(6),
      Q => buffers_0(6),
      R => '0'
    );
\buffers_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_dataIn(7),
      Q => buffers_0(7),
      R => '0'
    );
\buffers_0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_dataIn(8),
      Q => buffers_0(8),
      R => '0'
    );
\buffers_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => io_dataIn(9),
      Q => buffers_0(9),
      R => '0'
    );
\buffers_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => buffers_0(0),
      Q => buffers_1(0),
      R => '0'
    );
\buffers_1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => buffers_0(10),
      Q => buffers_1(10),
      R => '0'
    );
\buffers_1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => buffers_0(11),
      Q => buffers_1(11),
      R => '0'
    );
\buffers_1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => buffers_0(12),
      Q => buffers_1(12),
      R => '0'
    );
\buffers_1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => buffers_0(13),
      Q => buffers_1(13),
      R => '0'
    );
\buffers_1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => buffers_0(14),
      Q => buffers_1(14),
      R => '0'
    );
\buffers_1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => buffers_0(15),
      Q => buffers_1(15),
      R => '0'
    );
\buffers_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => buffers_0(1),
      Q => buffers_1(1),
      R => '0'
    );
\buffers_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => buffers_0(2),
      Q => buffers_1(2),
      R => '0'
    );
\buffers_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => buffers_0(3),
      Q => buffers_1(3),
      R => '0'
    );
\buffers_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => buffers_0(4),
      Q => buffers_1(4),
      R => '0'
    );
\buffers_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => buffers_0(5),
      Q => buffers_1(5),
      R => '0'
    );
\buffers_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => buffers_0(6),
      Q => buffers_1(6),
      R => '0'
    );
\buffers_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => buffers_0(7),
      Q => buffers_1(7),
      R => '0'
    );
\buffers_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => buffers_0(8),
      Q => buffers_1(8),
      R => '0'
    );
\buffers_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => buffers_0(9),
      Q => buffers_1(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_StreamFifo is
  port (
    io_apb_PADDR_3_sp_1 : out STD_LOGIC;
    io_apb_decoder_io_output_PSEL_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \logic_ram_spinal_port1_reg[0]_0\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[1]_0\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[2]_0\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[3]_0\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[4]_0\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[5]_0\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[6]_0\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[7]_0\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[8]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    io_apb_PWRITE : in STD_LOGIC;
    io_apb_PENABLE : in STD_LOGIC;
    io_apb_PADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \logic_pop_sync_popReg_reg[0]_0\ : in STD_LOGIC;
    \io_apb_PRDATA[0]_INST_0_i_9\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \io_apb_PRDATA[8]_INST_0_i_9\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \io_apb_PRDATA[0]_INST_0_i_9_0\ : in STD_LOGIC;
    \io_apb_PRDATA[3]_INST_0_i_9\ : in STD_LOGIC;
    \io_apb_PRDATA[5]_INST_0_i_9\ : in STD_LOGIC;
    \io_apb_PRDATA[6]_INST_0_i_9\ : in STD_LOGIC;
    \io_apb_PRDATA[7]_INST_0_i_9\ : in STD_LOGIC;
    \io_apb_PRDATA[0]_INST_0_i_26_0\ : in STD_LOGIC;
    io_apb_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_io_read_valid : in STD_LOGIC;
    stateMachine_shifter : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end sys_Apb3Periph_0_0_StreamFifo;

architecture STRUCTURE of sys_Apb3Periph_0_0_StreamFifo is
  signal \SR[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \SR[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \SR[5]_i_4__0_n_0\ : STD_LOGIC;
  signal \SR[5]_i_5__0_n_0\ : STD_LOGIC;
  signal io_apb_PADDR_3_sn_1 : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \^io_apb_decoder_io_output_psel_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \io_push_fire__1\ : STD_LOGIC;
  signal \logic_pop_addressGen_rValid_i_1__2_n_0\ : STD_LOGIC;
  signal logic_pop_addressGen_valid : STD_LOGIC;
  signal logic_pop_sync_popReg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal logic_pop_sync_readArbitation_fire : STD_LOGIC;
  signal logic_pop_sync_readPort_cmd_valid : STD_LOGIC;
  signal \logic_ptr_pop0__2\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \logic_ptr_pop[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \logic_ptr_pop[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \logic_ptr_pop[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \logic_ptr_pop[3]_i_1__2_n_0\ : STD_LOGIC;
  signal logic_ptr_pop_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \logic_ptr_push0__2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \logic_ptr_push_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \logic_ptr_push_reg__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \logic_ram_reg_0_15_0_5_i_2__0_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_3__0_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_4__0_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_5__0_n_0\ : STD_LOGIC;
  signal \logic_ram_spinal_port10__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \logic_ram_spinal_port1[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[0]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[1]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[2]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[3]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[4]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[5]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[6]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[7]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[8]\ : STD_LOGIC;
  signal rxFifo_io_pop_valid : STD_LOGIC;
  signal NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_logic_ram_reg_0_15_6_8_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_logic_ram_reg_0_15_6_8_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_logic_ram_reg_0_15_6_8_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SR[5]_i_2__0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \SR[5]_i_4__0\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \logic_ptr_pop[0]_i_1__2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \logic_ptr_pop[1]_i_1__2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \logic_ptr_pop[2]_i_1__2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \logic_ptr_pop[3]_i_1__2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \logic_ptr_pop[4]_i_1__2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \logic_ptr_push[1]_i_1__2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \logic_ptr_push[2]_i_1__2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \logic_ptr_push[3]_i_1__2\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \logic_ptr_push[4]_i_1__2\ : label is "soft_lutpair260";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of logic_ram_reg_0_15_0_5 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of logic_ram_reg_0_15_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of logic_ram_reg_0_15_0_5 : label is 15;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of logic_ram_reg_0_15_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of logic_ram_reg_0_15_0_5 : label is 5;
  attribute SOFT_HLUTNM of \logic_ram_reg_0_15_0_5_i_2__0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \logic_ram_reg_0_15_0_5_i_3__0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \logic_ram_reg_0_15_0_5_i_4__0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \logic_ram_reg_0_15_0_5_i_5__0\ : label is "soft_lutpair264";
  attribute METHODOLOGY_DRC_VIOS of logic_ram_reg_0_15_6_8 : label is "";
  attribute ram_addr_begin of logic_ram_reg_0_15_6_8 : label is 0;
  attribute ram_addr_end of logic_ram_reg_0_15_6_8 : label is 15;
  attribute ram_slice_begin of logic_ram_reg_0_15_6_8 : label is 6;
  attribute ram_slice_end of logic_ram_reg_0_15_6_8 : label is 8;
  attribute SOFT_HLUTNM of \logic_ram_spinal_port1[8]_i_2__2\ : label is "soft_lutpair261";
begin
  io_apb_PADDR_3_sp_1 <= io_apb_PADDR_3_sn_1;
  io_apb_decoder_io_output_PSEL_0(0) <= \^io_apb_decoder_io_output_psel_0\(0);
\SR[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEEFFFFB"
    )
        port map (
      I0 => \SR[5]_i_2__0_n_0\,
      I1 => logic_pop_sync_popReg(3),
      I2 => \logic_ptr_push_reg__0\(3),
      I3 => \SR[5]_i_3__0_n_0\,
      I4 => \SR[5]_i_4__0_n_0\,
      I5 => \SR[5]_i_5__0_n_0\,
      O => D(0)
    );
\SR[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(1),
      I1 => logic_pop_sync_popReg(1),
      I2 => logic_pop_sync_popReg(0),
      I3 => \logic_ptr_push_reg__0\(0),
      O => \SR[5]_i_2__0_n_0\
    );
\SR[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0FB0000FFFFB0FB"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      I1 => logic_pop_sync_popReg(0),
      I2 => \logic_ptr_push_reg__0\(1),
      I3 => logic_pop_sync_popReg(1),
      I4 => \logic_ptr_push_reg__0\(2),
      I5 => logic_pop_sync_popReg(2),
      O => \SR[5]_i_3__0_n_0\
    );
\SR[5]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \logic_ptr_push_reg__0__0\(4),
      I1 => logic_pop_sync_popReg(4),
      O => \SR[5]_i_4__0_n_0\
    );
\SR[5]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22B2DD4DDD4D22B2"
    )
        port map (
      I0 => logic_pop_sync_popReg(1),
      I1 => \logic_ptr_push_reg__0\(1),
      I2 => logic_pop_sync_popReg(0),
      I3 => \logic_ptr_push_reg__0\(0),
      I4 => logic_pop_sync_popReg(2),
      I5 => \logic_ptr_push_reg__0\(2),
      O => \SR[5]_i_5__0_n_0\
    );
\io_apb_PRDATA[0]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[8]_INST_0_i_47_n_0\,
      I1 => \logic_ram_spinal_port1_reg_n_0_[0]\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_9\,
      I3 => Q(0),
      I4 => \io_apb_PRDATA[8]_INST_0_i_9\(0),
      I5 => \io_apb_PRDATA[0]_INST_0_i_9_0\,
      O => \logic_ram_spinal_port1_reg[0]_0\
    );
\io_apb_PRDATA[1]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[8]_INST_0_i_47_n_0\,
      I1 => \logic_ram_spinal_port1_reg_n_0_[1]\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_9\,
      I3 => Q(1),
      I4 => \io_apb_PRDATA[8]_INST_0_i_9\(1),
      I5 => \io_apb_PRDATA[0]_INST_0_i_9_0\,
      O => \logic_ram_spinal_port1_reg[1]_0\
    );
\io_apb_PRDATA[2]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[8]_INST_0_i_47_n_0\,
      I1 => \logic_ram_spinal_port1_reg_n_0_[2]\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_9\,
      I3 => Q(2),
      I4 => \io_apb_PRDATA[8]_INST_0_i_9\(2),
      I5 => \io_apb_PRDATA[0]_INST_0_i_9_0\,
      O => \logic_ram_spinal_port1_reg[2]_0\
    );
\io_apb_PRDATA[3]_INST_0_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \io_apb_PRDATA[3]_INST_0_i_9\,
      I1 => \io_apb_PRDATA[8]_INST_0_i_47_n_0\,
      I2 => \logic_ram_spinal_port1_reg_n_0_[3]\,
      I3 => \io_apb_PRDATA[0]_INST_0_i_9\,
      I4 => Q(3),
      O => \logic_ram_spinal_port1_reg[3]_0\
    );
\io_apb_PRDATA[4]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[8]_INST_0_i_47_n_0\,
      I1 => \logic_ram_spinal_port1_reg_n_0_[4]\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_9\,
      I3 => Q(4),
      I4 => \io_apb_PRDATA[8]_INST_0_i_9\(3),
      I5 => \io_apb_PRDATA[0]_INST_0_i_9_0\,
      O => \logic_ram_spinal_port1_reg[4]_0\
    );
\io_apb_PRDATA[5]_INST_0_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \io_apb_PRDATA[5]_INST_0_i_9\,
      I1 => \io_apb_PRDATA[8]_INST_0_i_47_n_0\,
      I2 => \logic_ram_spinal_port1_reg_n_0_[5]\,
      I3 => \io_apb_PRDATA[0]_INST_0_i_9\,
      I4 => Q(5),
      O => \logic_ram_spinal_port1_reg[5]_0\
    );
\io_apb_PRDATA[6]_INST_0_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \io_apb_PRDATA[6]_INST_0_i_9\,
      I1 => \io_apb_PRDATA[8]_INST_0_i_47_n_0\,
      I2 => \logic_ram_spinal_port1_reg_n_0_[6]\,
      I3 => \io_apb_PRDATA[0]_INST_0_i_9\,
      I4 => Q(6),
      O => \logic_ram_spinal_port1_reg[6]_0\
    );
\io_apb_PRDATA[7]_INST_0_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \io_apb_PRDATA[7]_INST_0_i_9\,
      I1 => \io_apb_PRDATA[8]_INST_0_i_47_n_0\,
      I2 => \logic_ram_spinal_port1_reg_n_0_[7]\,
      I3 => \io_apb_PRDATA[0]_INST_0_i_9\,
      I4 => Q(7),
      O => \logic_ram_spinal_port1_reg[7]_0\
    );
\io_apb_PRDATA[8]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[8]_INST_0_i_47_n_0\,
      I1 => \logic_ram_spinal_port1_reg_n_0_[8]\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_9\,
      I3 => Q(8),
      I4 => \io_apb_PRDATA[8]_INST_0_i_9\(4),
      I5 => \io_apb_PRDATA[0]_INST_0_i_9_0\,
      O => \logic_ram_spinal_port1_reg[8]_0\
    );
\io_apb_PRDATA[8]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => rxFifo_io_pop_valid,
      I1 => io_apb_PWRITE,
      I2 => io_apb_PENABLE,
      I3 => \logic_pop_sync_popReg_reg[0]_0\,
      I4 => io_apb_PADDR(5),
      I5 => \io_apb_PRDATA[0]_INST_0_i_26_0\,
      O => \io_apb_PRDATA[8]_INST_0_i_47_n_0\
    );
\logic_pop_addressGen_rValid_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFAAAAAAAA"
    )
        port map (
      I0 => logic_pop_addressGen_valid,
      I1 => \^io_apb_decoder_io_output_psel_0\(0),
      I2 => io_apb_PENABLE,
      I3 => io_apb_PWRITE,
      I4 => io_apb_PADDR_3_sn_1,
      I5 => rxFifo_io_pop_valid,
      O => \logic_pop_addressGen_rValid_i_1__2_n_0\
    );
logic_pop_addressGen_rValid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \logic_pop_addressGen_rValid_i_1__2_n_0\,
      Q => rxFifo_io_pop_valid
    );
\logic_pop_sync_popReg[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => io_apb_PADDR(5),
      I1 => \logic_pop_sync_popReg_reg[0]_0\,
      I2 => io_apb_PENABLE,
      I3 => io_apb_PWRITE,
      I4 => rxFifo_io_pop_valid,
      I5 => io_apb_PADDR_3_sn_1,
      O => logic_pop_sync_readArbitation_fire
    );
\logic_pop_sync_popReg[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => io_apb_PADDR(0),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(1),
      I4 => io_apb_PADDR(2),
      O => io_apb_PADDR_3_sn_1
    );
\logic_pop_sync_popReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(0),
      Q => logic_pop_sync_popReg(0)
    );
\logic_pop_sync_popReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(1),
      Q => logic_pop_sync_popReg(1)
    );
\logic_pop_sync_popReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(2),
      Q => logic_pop_sync_popReg(2)
    );
\logic_pop_sync_popReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(3),
      Q => logic_pop_sync_popReg(3)
    );
\logic_pop_sync_popReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(4),
      Q => logic_pop_sync_popReg(4)
    );
\logic_ptr_pop[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => logic_ptr_pop_reg(0),
      O => \logic_ptr_pop[0]_i_1__2_n_0\
    );
\logic_ptr_pop[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => logic_ptr_pop_reg(0),
      I1 => logic_ptr_pop_reg(1),
      O => \logic_ptr_pop[1]_i_1__2_n_0\
    );
\logic_ptr_pop[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => logic_ptr_pop_reg(0),
      I1 => logic_ptr_pop_reg(1),
      I2 => logic_ptr_pop_reg(2),
      O => \logic_ptr_pop[2]_i_1__2_n_0\
    );
\logic_ptr_pop[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => logic_ptr_pop_reg(1),
      I1 => logic_ptr_pop_reg(0),
      I2 => logic_ptr_pop_reg(2),
      I3 => logic_ptr_pop_reg(3),
      O => \logic_ptr_pop[3]_i_1__2_n_0\
    );
\logic_ptr_pop[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => logic_ptr_pop_reg(2),
      I1 => logic_ptr_pop_reg(0),
      I2 => logic_ptr_pop_reg(1),
      I3 => logic_ptr_pop_reg(3),
      I4 => logic_ptr_pop_reg(4),
      O => \logic_ptr_pop0__2\(4)
    );
\logic_ptr_pop_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[0]_i_1__2_n_0\,
      Q => logic_ptr_pop_reg(0)
    );
\logic_ptr_pop_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[1]_i_1__2_n_0\,
      Q => logic_ptr_pop_reg(1)
    );
\logic_ptr_pop_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[2]_i_1__2_n_0\,
      Q => logic_ptr_pop_reg(2)
    );
\logic_ptr_pop_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[3]_i_1__2_n_0\,
      Q => logic_ptr_pop_reg(3)
    );
\logic_ptr_pop_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop0__2\(4),
      Q => logic_ptr_pop_reg(4)
    );
\logic_ptr_push[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      O => \logic_ptr_push0__2\(0)
    );
\logic_ptr_push[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      I1 => \logic_ptr_push_reg__0\(1),
      O => \logic_ptr_push0__2\(1)
    );
\logic_ptr_push[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      I1 => \logic_ptr_push_reg__0\(1),
      I2 => \logic_ptr_push_reg__0\(2),
      O => \logic_ptr_push0__2\(2)
    );
\logic_ptr_push[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(1),
      I1 => \logic_ptr_push_reg__0\(0),
      I2 => \logic_ptr_push_reg__0\(2),
      I3 => \logic_ptr_push_reg__0\(3),
      O => \logic_ptr_push0__2\(3)
    );
\logic_ptr_push[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(2),
      I1 => \logic_ptr_push_reg__0\(0),
      I2 => \logic_ptr_push_reg__0\(1),
      I3 => \logic_ptr_push_reg__0\(3),
      I4 => \logic_ptr_push_reg__0__0\(4),
      O => \logic_ptr_push0__2\(4)
    );
\logic_ptr_push_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__1\,
      CLR => reset,
      D => \logic_ptr_push0__2\(0),
      Q => \logic_ptr_push_reg__0\(0)
    );
\logic_ptr_push_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__1\,
      CLR => reset,
      D => \logic_ptr_push0__2\(1),
      Q => \logic_ptr_push_reg__0\(1)
    );
\logic_ptr_push_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__1\,
      CLR => reset,
      D => \logic_ptr_push0__2\(2),
      Q => \logic_ptr_push_reg__0\(2)
    );
\logic_ptr_push_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__1\,
      CLR => reset,
      D => \logic_ptr_push0__2\(3),
      Q => \logic_ptr_push_reg__0\(3)
    );
\logic_ptr_push_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__1\,
      CLR => reset,
      D => \logic_ptr_push0__2\(4),
      Q => \logic_ptr_push_reg__0__0\(4)
    );
logic_ram_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \logic_ptr_push_reg__0\(3 downto 0),
      DIA(1 downto 0) => stateMachine_shifter(1 downto 0),
      DIB(1 downto 0) => stateMachine_shifter(3 downto 2),
      DIC(1 downto 0) => stateMachine_shifter(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \logic_ram_spinal_port10__1\(1 downto 0),
      DOB(1 downto 0) => \logic_ram_spinal_port10__1\(3 downto 2),
      DOC(1 downto 0) => \logic_ram_spinal_port10__1\(5 downto 4),
      DOD(1 downto 0) => NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \io_push_fire__1\
    );
\logic_ram_reg_0_15_0_5_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA8A8AAA8"
    )
        port map (
      I0 => rx_io_read_valid,
      I1 => \logic_ram_reg_0_15_0_5_i_2__0_n_0\,
      I2 => \logic_ram_reg_0_15_0_5_i_3__0_n_0\,
      I3 => \logic_ptr_push_reg__0\(3),
      I4 => logic_pop_sync_popReg(3),
      I5 => \logic_ram_reg_0_15_0_5_i_4__0_n_0\,
      O => \io_push_fire__1\
    );
\logic_ram_reg_0_15_0_5_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4F44"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(2),
      I1 => logic_pop_sync_popReg(2),
      I2 => \logic_ptr_push_reg__0\(1),
      I3 => logic_pop_sync_popReg(1),
      I4 => \logic_ram_reg_0_15_0_5_i_5__0_n_0\,
      O => \logic_ram_reg_0_15_0_5_i_2__0_n_0\
    );
\logic_ram_reg_0_15_0_5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(2),
      I1 => logic_pop_sync_popReg(2),
      O => \logic_ram_reg_0_15_0_5_i_3__0_n_0\
    );
\logic_ram_reg_0_15_0_5_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FF4"
    )
        port map (
      I0 => logic_pop_sync_popReg(1),
      I1 => \logic_ptr_push_reg__0\(1),
      I2 => logic_pop_sync_popReg(0),
      I3 => \logic_ptr_push_reg__0\(0),
      O => \logic_ram_reg_0_15_0_5_i_4__0_n_0\
    );
\logic_ram_reg_0_15_0_5_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"99F9"
    )
        port map (
      I0 => logic_pop_sync_popReg(4),
      I1 => \logic_ptr_push_reg__0__0\(4),
      I2 => logic_pop_sync_popReg(3),
      I3 => \logic_ptr_push_reg__0\(3),
      O => \logic_ram_reg_0_15_0_5_i_5__0_n_0\
    );
logic_ram_reg_0_15_6_8: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \logic_ptr_push_reg__0\(3 downto 0),
      DIA(1 downto 0) => stateMachine_shifter(7 downto 6),
      DIB(1) => '0',
      DIB(0) => stateMachine_shifter(8),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \logic_ram_spinal_port10__1\(7 downto 6),
      DOB(1) => NLW_logic_ram_reg_0_15_6_8_DOB_UNCONNECTED(1),
      DOB(0) => \logic_ram_spinal_port10__1\(8),
      DOC(1 downto 0) => NLW_logic_ram_reg_0_15_6_8_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_logic_ram_reg_0_15_6_8_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \io_push_fire__1\
    );
\logic_ram_spinal_port1[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A2222222222222"
    )
        port map (
      I0 => logic_pop_addressGen_valid,
      I1 => rxFifo_io_pop_valid,
      I2 => io_apb_PADDR_3_sn_1,
      I3 => io_apb_PWRITE,
      I4 => io_apb_PENABLE,
      I5 => \^io_apb_decoder_io_output_psel_0\(0),
      O => logic_pop_sync_readPort_cmd_valid
    );
\logic_ram_spinal_port1[8]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \logic_ram_spinal_port1[8]_i_3__2_n_0\,
      I1 => logic_ptr_pop_reg(0),
      I2 => \logic_ptr_push_reg__0\(0),
      I3 => logic_ptr_pop_reg(1),
      I4 => \logic_ptr_push_reg__0\(1),
      O => logic_pop_addressGen_valid
    );
\logic_ram_spinal_port1[8]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => logic_ptr_pop_reg(3),
      I1 => \logic_ptr_push_reg__0\(3),
      I2 => logic_ptr_pop_reg(4),
      I3 => \logic_ptr_push_reg__0__0\(4),
      I4 => \logic_ptr_push_reg__0\(2),
      I5 => logic_ptr_pop_reg(2),
      O => \logic_ram_spinal_port1[8]_i_3__2_n_0\
    );
\logic_ram_spinal_port1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(0),
      Q => \logic_ram_spinal_port1_reg_n_0_[0]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(1),
      Q => \logic_ram_spinal_port1_reg_n_0_[1]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(2),
      Q => \logic_ram_spinal_port1_reg_n_0_[2]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(3),
      Q => \logic_ram_spinal_port1_reg_n_0_[3]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(4),
      Q => \logic_ram_spinal_port1_reg_n_0_[4]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(5),
      Q => \logic_ram_spinal_port1_reg_n_0_[5]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(6),
      Q => \logic_ram_spinal_port1_reg_n_0_[6]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(7),
      Q => \logic_ram_spinal_port1_reg_n_0_[7]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(8),
      Q => \logic_ram_spinal_port1_reg_n_0_[8]\,
      R => '0'
    );
\selIndex[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => io_apb_PADDR(5),
      I1 => io_apb_PSEL(0),
      I2 => io_apb_PADDR(9),
      I3 => io_apb_PADDR(8),
      I4 => io_apb_PADDR(6),
      I5 => io_apb_PADDR(7),
      O => \^io_apb_decoder_io_output_psel_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_StreamFifo_2 is
  port (
    txFifo_io_pop_valid : out STD_LOGIC;
    \ctrl_doWrite__0\ : out STD_LOGIC;
    io_apb_PADDR_3_sp_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \logic_ram_spinal_port1_reg[1]_0\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[5]_0\ : out STD_LOGIC;
    io_apb_decoder_io_output_PSEL : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    io_apb_PADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \_zz_io_txd_i_2__0\ : in STD_LOGIC;
    \_zz_io_txd_i_2__0_0\ : in STD_LOGIC;
    io_apb_PENABLE : in STD_LOGIC;
    io_apb_PWRITE : in STD_LOGIC;
    tx_io_write_ready : in STD_LOGIC;
    io_apb_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_apb_PWDATA : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_Apb3Periph_0_0_StreamFifo_2 : entity is "StreamFifo";
end sys_Apb3Periph_0_0_StreamFifo_2;

architecture STRUCTURE of sys_Apb3Periph_0_0_StreamFifo_2 is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \SR[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \SR[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \SR[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \SR[6]_i_5__0_n_0\ : STD_LOGIC;
  signal \SR[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \SR[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \SR[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \SR[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \^ctrl_dowrite__0\ : STD_LOGIC;
  signal io_apb_PADDR_3_sn_1 : STD_LOGIC;
  signal \^io_apb_decoder_io_output_psel\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \io_push_fire__0\ : STD_LOGIC;
  signal \logic_pop_addressGen_rValid_i_1__1_n_0\ : STD_LOGIC;
  signal logic_pop_addressGen_valid : STD_LOGIC;
  signal logic_pop_sync_popReg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal logic_pop_sync_readArbitation_fire : STD_LOGIC;
  signal logic_pop_sync_readPort_cmd_valid : STD_LOGIC;
  signal \logic_ptr_pop0__1\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \logic_ptr_pop[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \logic_ptr_pop[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \logic_ptr_pop[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \logic_ptr_pop[3]_i_1__1_n_0\ : STD_LOGIC;
  signal logic_ptr_pop_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \logic_ptr_push0__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \logic_ptr_push_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \logic_ptr_push_reg__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \logic_ram_spinal_port10__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \logic_ram_spinal_port1[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[0]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[1]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[2]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[3]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[4]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[5]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[6]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[7]\ : STD_LOGIC;
  signal \^txfifo_io_pop_valid\ : STD_LOGIC;
  signal NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_logic_ram_reg_0_15_6_8_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_logic_ram_reg_0_15_6_8_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_logic_ram_reg_0_15_6_8_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SR[6]_i_3__0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \SR[6]_i_4__0\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \SR[7]_i_2__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \SR[7]_i_3__0\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \SR[7]_i_4__0\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \SR[7]_i_5__0\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \logic_ptr_pop[0]_i_1__1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \logic_ptr_pop[1]_i_1__1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \logic_ptr_pop[2]_i_1__1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \logic_ptr_pop[3]_i_1__1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \logic_ptr_pop[4]_i_1__1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \logic_ptr_push[1]_i_1__1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \logic_ptr_push[2]_i_1__1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \logic_ptr_push[3]_i_1__1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \logic_ptr_push[4]_i_1__1\ : label is "soft_lutpair272";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of logic_ram_reg_0_15_0_5 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of logic_ram_reg_0_15_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of logic_ram_reg_0_15_0_5 : label is 15;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of logic_ram_reg_0_15_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of logic_ram_reg_0_15_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of logic_ram_reg_0_15_6_8 : label is "";
  attribute ram_addr_begin of logic_ram_reg_0_15_6_8 : label is 0;
  attribute ram_addr_end of logic_ram_reg_0_15_6_8 : label is 15;
  attribute ram_slice_begin of logic_ram_reg_0_15_6_8 : label is 6;
  attribute ram_slice_end of logic_ram_reg_0_15_6_8 : label is 8;
  attribute SOFT_HLUTNM of \logic_ram_spinal_port1[8]_i_2__1\ : label is "soft_lutpair274";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  \ctrl_doWrite__0\ <= \^ctrl_dowrite__0\;
  io_apb_PADDR_3_sp_1 <= io_apb_PADDR_3_sn_1;
  io_apb_decoder_io_output_PSEL(0) <= \^io_apb_decoder_io_output_psel\(0);
  txFifo_io_pop_valid <= \^txfifo_io_pop_valid\;
\BRR[15]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => io_apb_PENABLE,
      I1 => io_apb_PWRITE,
      I2 => \^io_apb_decoder_io_output_psel\(0),
      I3 => io_apb_PADDR(5),
      O => \^ctrl_dowrite__0\
    );
\SR[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFF7FFFF7F7FF"
    )
        port map (
      I0 => \SR[6]_i_2__0_n_0\,
      I1 => \SR[6]_i_3__0_n_0\,
      I2 => \SR[6]_i_4__0_n_0\,
      I3 => \SR[6]_i_5__0_n_0\,
      I4 => \logic_ptr_push_reg__0\(3),
      I5 => logic_pop_sync_popReg(3),
      O => \^d\(0)
    );
\SR[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD4D22B222B2DD4D"
    )
        port map (
      I0 => logic_pop_sync_popReg(1),
      I1 => \logic_ptr_push_reg__0\(1),
      I2 => logic_pop_sync_popReg(0),
      I3 => \logic_ptr_push_reg__0\(0),
      I4 => logic_pop_sync_popReg(2),
      I5 => \logic_ptr_push_reg__0\(2),
      O => \SR[6]_i_2__0_n_0\
    );
\SR[6]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(1),
      I1 => logic_pop_sync_popReg(1),
      I2 => \logic_ptr_push_reg__0\(0),
      I3 => logic_pop_sync_popReg(0),
      O => \SR[6]_i_3__0_n_0\
    );
\SR[6]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => logic_pop_sync_popReg(4),
      I1 => \logic_ptr_push_reg__0__0\(4),
      O => \SR[6]_i_4__0_n_0\
    );
\SR[6]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0FB0000FFFFB0FB"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      I1 => logic_pop_sync_popReg(0),
      I2 => \logic_ptr_push_reg__0\(1),
      I3 => logic_pop_sync_popReg(1),
      I4 => \logic_ptr_push_reg__0\(2),
      I5 => logic_pop_sync_popReg(2),
      O => \SR[6]_i_5__0_n_0\
    );
\SR[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \SR[7]_i_2__0_n_0\,
      I1 => \SR[7]_i_3__0_n_0\,
      I2 => \SR[7]_i_4__0_n_0\,
      I3 => logic_pop_sync_popReg(1),
      I4 => \logic_ptr_push_reg__0\(1),
      I5 => \SR[7]_i_5__0_n_0\,
      O => \^d\(1)
    );
\SR[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => logic_pop_sync_popReg(0),
      I1 => \logic_ptr_push_reg__0\(0),
      O => \SR[7]_i_2__0_n_0\
    );
\SR[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => logic_pop_sync_popReg(3),
      I1 => \logic_ptr_push_reg__0\(3),
      I2 => logic_pop_sync_popReg(2),
      I3 => \logic_ptr_push_reg__0\(2),
      O => \SR[7]_i_3__0_n_0\
    );
\SR[7]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"99F9"
    )
        port map (
      I0 => \logic_ptr_push_reg__0__0\(4),
      I1 => logic_pop_sync_popReg(4),
      I2 => logic_pop_sync_popReg(3),
      I3 => \logic_ptr_push_reg__0\(3),
      O => \SR[7]_i_4__0_n_0\
    );
\SR[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(2),
      I1 => logic_pop_sync_popReg(2),
      O => \SR[7]_i_5__0_n_0\
    );
\_zz_io_txd_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACAFFF0CACA0F00"
    )
        port map (
      I0 => \logic_ram_spinal_port1_reg_n_0_[1]\,
      I1 => \logic_ram_spinal_port1_reg_n_0_[3]\,
      I2 => \_zz_io_txd_i_2__0\,
      I3 => \logic_ram_spinal_port1_reg_n_0_[0]\,
      I4 => \_zz_io_txd_i_2__0_0\,
      I5 => \logic_ram_spinal_port1_reg_n_0_[2]\,
      O => \logic_ram_spinal_port1_reg[1]_0\
    );
\_zz_io_txd_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACAFFF0CACA0F00"
    )
        port map (
      I0 => \logic_ram_spinal_port1_reg_n_0_[5]\,
      I1 => \logic_ram_spinal_port1_reg_n_0_[7]\,
      I2 => \_zz_io_txd_i_2__0\,
      I3 => \logic_ram_spinal_port1_reg_n_0_[4]\,
      I4 => \_zz_io_txd_i_2__0_0\,
      I5 => \logic_ram_spinal_port1_reg_n_0_[6]\,
      O => \logic_ram_spinal_port1_reg[5]_0\
    );
\logic_pop_addressGen_rValid_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => logic_pop_addressGen_valid,
      I1 => tx_io_write_ready,
      I2 => \^txfifo_io_pop_valid\,
      O => \logic_pop_addressGen_rValid_i_1__1_n_0\
    );
logic_pop_addressGen_rValid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \logic_pop_addressGen_rValid_i_1__1_n_0\,
      Q => \^txfifo_io_pop_valid\
    );
\logic_pop_sync_popReg[4]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^txfifo_io_pop_valid\,
      I1 => tx_io_write_ready,
      O => logic_pop_sync_readArbitation_fire
    );
\logic_pop_sync_popReg[4]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => io_apb_PADDR(7),
      I1 => io_apb_PADDR(6),
      I2 => io_apb_PADDR(8),
      I3 => io_apb_PADDR(9),
      I4 => io_apb_PSEL(0),
      O => \^io_apb_decoder_io_output_psel\(0)
    );
\logic_pop_sync_popReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(0),
      Q => logic_pop_sync_popReg(0)
    );
\logic_pop_sync_popReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(1),
      Q => logic_pop_sync_popReg(1)
    );
\logic_pop_sync_popReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(2),
      Q => logic_pop_sync_popReg(2)
    );
\logic_pop_sync_popReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(3),
      Q => logic_pop_sync_popReg(3)
    );
\logic_pop_sync_popReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(4),
      Q => logic_pop_sync_popReg(4)
    );
\logic_ptr_pop[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => logic_ptr_pop_reg(0),
      O => \logic_ptr_pop[0]_i_1__1_n_0\
    );
\logic_ptr_pop[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => logic_ptr_pop_reg(0),
      I1 => logic_ptr_pop_reg(1),
      O => \logic_ptr_pop[1]_i_1__1_n_0\
    );
\logic_ptr_pop[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => logic_ptr_pop_reg(0),
      I1 => logic_ptr_pop_reg(1),
      I2 => logic_ptr_pop_reg(2),
      O => \logic_ptr_pop[2]_i_1__1_n_0\
    );
\logic_ptr_pop[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => logic_ptr_pop_reg(1),
      I1 => logic_ptr_pop_reg(0),
      I2 => logic_ptr_pop_reg(2),
      I3 => logic_ptr_pop_reg(3),
      O => \logic_ptr_pop[3]_i_1__1_n_0\
    );
\logic_ptr_pop[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => logic_ptr_pop_reg(2),
      I1 => logic_ptr_pop_reg(0),
      I2 => logic_ptr_pop_reg(1),
      I3 => logic_ptr_pop_reg(3),
      I4 => logic_ptr_pop_reg(4),
      O => \logic_ptr_pop0__1\(4)
    );
\logic_ptr_pop_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[0]_i_1__1_n_0\,
      Q => logic_ptr_pop_reg(0)
    );
\logic_ptr_pop_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[1]_i_1__1_n_0\,
      Q => logic_ptr_pop_reg(1)
    );
\logic_ptr_pop_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[2]_i_1__1_n_0\,
      Q => logic_ptr_pop_reg(2)
    );
\logic_ptr_pop_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[3]_i_1__1_n_0\,
      Q => logic_ptr_pop_reg(3)
    );
\logic_ptr_pop_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop0__1\(4),
      Q => logic_ptr_pop_reg(4)
    );
\logic_ptr_push[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      O => \logic_ptr_push0__1\(0)
    );
\logic_ptr_push[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      I1 => \logic_ptr_push_reg__0\(1),
      O => \logic_ptr_push0__1\(1)
    );
\logic_ptr_push[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      I1 => \logic_ptr_push_reg__0\(1),
      I2 => \logic_ptr_push_reg__0\(2),
      O => \logic_ptr_push0__1\(2)
    );
\logic_ptr_push[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(1),
      I1 => \logic_ptr_push_reg__0\(0),
      I2 => \logic_ptr_push_reg__0\(2),
      I3 => \logic_ptr_push_reg__0\(3),
      O => \logic_ptr_push0__1\(3)
    );
\logic_ptr_push[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(2),
      I1 => \logic_ptr_push_reg__0\(0),
      I2 => \logic_ptr_push_reg__0\(1),
      I3 => \logic_ptr_push_reg__0\(3),
      I4 => \logic_ptr_push_reg__0__0\(4),
      O => \logic_ptr_push0__1\(4)
    );
\logic_ptr_push_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__0\,
      CLR => reset,
      D => \logic_ptr_push0__1\(0),
      Q => \logic_ptr_push_reg__0\(0)
    );
\logic_ptr_push_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__0\,
      CLR => reset,
      D => \logic_ptr_push0__1\(1),
      Q => \logic_ptr_push_reg__0\(1)
    );
\logic_ptr_push_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__0\,
      CLR => reset,
      D => \logic_ptr_push0__1\(2),
      Q => \logic_ptr_push_reg__0\(2)
    );
\logic_ptr_push_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__0\,
      CLR => reset,
      D => \logic_ptr_push0__1\(3),
      Q => \logic_ptr_push_reg__0\(3)
    );
\logic_ptr_push_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__0\,
      CLR => reset,
      D => \logic_ptr_push0__1\(4),
      Q => \logic_ptr_push_reg__0__0\(4)
    );
logic_ram_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \logic_ptr_push_reg__0\(3 downto 0),
      DIA(1 downto 0) => io_apb_PWDATA(1 downto 0),
      DIB(1 downto 0) => io_apb_PWDATA(3 downto 2),
      DIC(1 downto 0) => io_apb_PWDATA(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \logic_ram_spinal_port10__0\(1 downto 0),
      DOB(1 downto 0) => \logic_ram_spinal_port10__0\(3 downto 2),
      DOC(1 downto 0) => \logic_ram_spinal_port10__0\(5 downto 4),
      DOD(1 downto 0) => NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \io_push_fire__0\
    );
\logic_ram_reg_0_15_0_5_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \^ctrl_dowrite__0\,
      I1 => io_apb_PADDR_3_sn_1,
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(1),
      I4 => io_apb_PADDR(2),
      I5 => \^d\(1),
      O => \io_push_fire__0\
    );
\logic_ram_reg_0_15_0_5_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => io_apb_PADDR(0),
      O => io_apb_PADDR_3_sn_1
    );
logic_ram_reg_0_15_6_8: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \logic_ptr_push_reg__0\(3 downto 0),
      DIA(1 downto 0) => io_apb_PWDATA(7 downto 6),
      DIB(1) => '0',
      DIB(0) => io_apb_PWDATA(8),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \logic_ram_spinal_port10__0\(7 downto 6),
      DOB(1) => NLW_logic_ram_reg_0_15_6_8_DOB_UNCONNECTED(1),
      DOB(0) => \logic_ram_spinal_port10__0\(8),
      DOC(1 downto 0) => NLW_logic_ram_reg_0_15_6_8_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_logic_ram_reg_0_15_6_8_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \io_push_fire__0\
    );
\logic_ram_spinal_port1[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => logic_pop_addressGen_valid,
      I1 => \^txfifo_io_pop_valid\,
      I2 => tx_io_write_ready,
      O => logic_pop_sync_readPort_cmd_valid
    );
\logic_ram_spinal_port1[8]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \logic_ram_spinal_port1[8]_i_4__1_n_0\,
      I1 => logic_ptr_pop_reg(0),
      I2 => \logic_ptr_push_reg__0\(0),
      I3 => logic_ptr_pop_reg(1),
      I4 => \logic_ptr_push_reg__0\(1),
      O => logic_pop_addressGen_valid
    );
\logic_ram_spinal_port1[8]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => logic_ptr_pop_reg(3),
      I1 => \logic_ptr_push_reg__0\(3),
      I2 => logic_ptr_pop_reg(4),
      I3 => \logic_ptr_push_reg__0__0\(4),
      I4 => \logic_ptr_push_reg__0\(2),
      I5 => logic_ptr_pop_reg(2),
      O => \logic_ram_spinal_port1[8]_i_4__1_n_0\
    );
\logic_ram_spinal_port1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(0),
      Q => \logic_ram_spinal_port1_reg_n_0_[0]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(1),
      Q => \logic_ram_spinal_port1_reg_n_0_[1]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(2),
      Q => \logic_ram_spinal_port1_reg_n_0_[2]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(3),
      Q => \logic_ram_spinal_port1_reg_n_0_[3]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(4),
      Q => \logic_ram_spinal_port1_reg_n_0_[4]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(5),
      Q => \logic_ram_spinal_port1_reg_n_0_[5]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(6),
      Q => \logic_ram_spinal_port1_reg_n_0_[6]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(7),
      Q => \logic_ram_spinal_port1_reg_n_0_[7]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(8),
      Q => Q(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_StreamFifo_4 is
  port (
    uartCtrl_io_apb_PRDATA : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    \io_apb_PRDATA[0]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[0]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[0]_INST_0_i_3_1\ : in STD_LOGIC;
    selIndex : in STD_LOGIC;
    \io_apb_PRDATA[0]_INST_0_i_3_2\ : in STD_LOGIC;
    \io_apb_PRDATA[0]_INST_0_i_9_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \io_apb_PRDATA[8]_INST_0_i_9_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \io_apb_PRDATA[0]_INST_0_i_9_1\ : in STD_LOGIC;
    \io_apb_PRDATA[1]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[1]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[1]_INST_0_i_3_1\ : in STD_LOGIC;
    \io_apb_PRDATA[2]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[2]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[2]_INST_0_i_3_1\ : in STD_LOGIC;
    \io_apb_PRDATA[3]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[3]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[3]_INST_0_i_3_1\ : in STD_LOGIC;
    \io_apb_PRDATA[3]_INST_0_i_9_0\ : in STD_LOGIC;
    \io_apb_PRDATA[4]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[4]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[4]_INST_0_i_3_1\ : in STD_LOGIC;
    \io_apb_PRDATA[5]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[5]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[5]_INST_0_i_3_1\ : in STD_LOGIC;
    \io_apb_PRDATA[5]_INST_0_i_9_0\ : in STD_LOGIC;
    \io_apb_PRDATA[6]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[6]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[6]_INST_0_i_3_1\ : in STD_LOGIC;
    \io_apb_PRDATA[6]_INST_0_i_9_0\ : in STD_LOGIC;
    \io_apb_PRDATA[7]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[7]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[7]_INST_0_i_3_1\ : in STD_LOGIC;
    \io_apb_PRDATA[7]_INST_0_i_9_0\ : in STD_LOGIC;
    \io_apb_PRDATA[8]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[8]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[8]_INST_0_i_3_1\ : in STD_LOGIC;
    io_apb_PWRITE : in STD_LOGIC;
    io_apb_PENABLE : in STD_LOGIC;
    io_apb_PADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    io_apb_decoder_io_output_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    \io_apb_PRDATA[0]_INST_0_i_25_0\ : in STD_LOGIC;
    \logic_pop_sync_popReg_reg[0]_0\ : in STD_LOGIC;
    io_apb_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_io_read_valid : in STD_LOGIC;
    stateMachine_shifter : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_Apb3Periph_0_0_StreamFifo_4 : entity is "StreamFifo";
end sys_Apb3Periph_0_0_StreamFifo_4;

architecture STRUCTURE of sys_Apb3Periph_0_0_StreamFifo_4 is
  signal \SR[5]_i_2_n_0\ : STD_LOGIC;
  signal \SR[5]_i_3_n_0\ : STD_LOGIC;
  signal \SR[5]_i_4_n_0\ : STD_LOGIC;
  signal \SR[5]_i_5_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[0]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[1]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[2]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[3]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[4]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[5]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[6]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[7]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \io_apb_decoder_io_output_PSEL__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \io_push_fire__2\ : STD_LOGIC;
  signal \logic_pop_addressGen_rValid_i_1__0_n_0\ : STD_LOGIC;
  signal logic_pop_addressGen_valid : STD_LOGIC;
  signal logic_pop_sync_popReg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal logic_pop_sync_readArbitation_fire : STD_LOGIC;
  signal logic_pop_sync_readPort_cmd_valid : STD_LOGIC;
  signal \logic_ptr_pop0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \logic_ptr_pop[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \logic_ptr_pop[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \logic_ptr_pop[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \logic_ptr_pop[3]_i_1__0_n_0\ : STD_LOGIC;
  signal logic_ptr_pop_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \logic_ptr_push0__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \logic_ptr_push_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \logic_ptr_push_reg__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal logic_ram_reg_0_15_0_5_i_2_n_0 : STD_LOGIC;
  signal logic_ram_reg_0_15_0_5_i_3_n_0 : STD_LOGIC;
  signal logic_ram_reg_0_15_0_5_i_4_n_0 : STD_LOGIC;
  signal logic_ram_reg_0_15_0_5_i_5_n_0 : STD_LOGIC;
  signal \logic_ram_spinal_port10__2\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \logic_ram_spinal_port1[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[0]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[1]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[2]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[3]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[4]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[5]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[6]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[7]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[8]\ : STD_LOGIC;
  signal rxFifo_io_pop_valid : STD_LOGIC;
  signal NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_logic_ram_reg_0_15_6_8_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_logic_ram_reg_0_15_6_8_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_logic_ram_reg_0_15_6_8_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SR[5]_i_2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \SR[5]_i_4\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \logic_ptr_pop[0]_i_1__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \logic_ptr_pop[1]_i_1__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \logic_ptr_pop[2]_i_1__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \logic_ptr_pop[3]_i_1__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \logic_ptr_pop[4]_i_1__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \logic_ptr_push[1]_i_1__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \logic_ptr_push[2]_i_1__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \logic_ptr_push[3]_i_1__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \logic_ptr_push[4]_i_1__0\ : label is "soft_lutpair227";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of logic_ram_reg_0_15_0_5 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of logic_ram_reg_0_15_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of logic_ram_reg_0_15_0_5 : label is 15;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of logic_ram_reg_0_15_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of logic_ram_reg_0_15_0_5 : label is 5;
  attribute SOFT_HLUTNM of logic_ram_reg_0_15_0_5_i_2 : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of logic_ram_reg_0_15_0_5_i_3 : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of logic_ram_reg_0_15_0_5_i_4 : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of logic_ram_reg_0_15_0_5_i_5 : label is "soft_lutpair230";
  attribute METHODOLOGY_DRC_VIOS of logic_ram_reg_0_15_6_8 : label is "";
  attribute ram_addr_begin of logic_ram_reg_0_15_6_8 : label is 0;
  attribute ram_addr_end of logic_ram_reg_0_15_6_8 : label is 15;
  attribute ram_slice_begin of logic_ram_reg_0_15_6_8 : label is 6;
  attribute ram_slice_end of logic_ram_reg_0_15_6_8 : label is 8;
  attribute SOFT_HLUTNM of \logic_ram_spinal_port1[8]_i_2__0\ : label is "soft_lutpair229";
begin
\SR[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEEFFFFB"
    )
        port map (
      I0 => \SR[5]_i_2_n_0\,
      I1 => logic_pop_sync_popReg(3),
      I2 => \logic_ptr_push_reg__0\(3),
      I3 => \SR[5]_i_3_n_0\,
      I4 => \SR[5]_i_4_n_0\,
      I5 => \SR[5]_i_5_n_0\,
      O => D(0)
    );
\SR[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(1),
      I1 => logic_pop_sync_popReg(1),
      I2 => logic_pop_sync_popReg(0),
      I3 => \logic_ptr_push_reg__0\(0),
      O => \SR[5]_i_2_n_0\
    );
\SR[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0FB0000FFFFB0FB"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      I1 => logic_pop_sync_popReg(0),
      I2 => \logic_ptr_push_reg__0\(1),
      I3 => logic_pop_sync_popReg(1),
      I4 => \logic_ptr_push_reg__0\(2),
      I5 => logic_pop_sync_popReg(2),
      O => \SR[5]_i_3_n_0\
    );
\SR[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \logic_ptr_push_reg__0__0\(4),
      I1 => logic_pop_sync_popReg(4),
      O => \SR[5]_i_4_n_0\
    );
\SR[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22B2DD4DDD4D22B2"
    )
        port map (
      I0 => logic_pop_sync_popReg(1),
      I1 => \logic_ptr_push_reg__0\(1),
      I2 => logic_pop_sync_popReg(0),
      I3 => \logic_ptr_push_reg__0\(0),
      I4 => logic_pop_sync_popReg(2),
      I5 => \logic_ptr_push_reg__0\(2),
      O => \SR[5]_i_5_n_0\
    );
\io_apb_PRDATA[0]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[8]_INST_0_i_45_n_0\,
      I1 => \logic_ram_spinal_port1_reg_n_0_[0]\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_9_0\,
      I3 => Q(0),
      I4 => \io_apb_PRDATA[8]_INST_0_i_9_0\(0),
      I5 => \io_apb_PRDATA[0]_INST_0_i_9_1\,
      O => \io_apb_PRDATA[0]_INST_0_i_25_n_0\
    );
\io_apb_PRDATA[0]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \io_apb_PRDATA[0]_INST_0_i_3\,
      I1 => \io_apb_PRDATA[0]_INST_0_i_3_0\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_3_1\,
      I3 => selIndex,
      I4 => \io_apb_PRDATA[0]_INST_0_i_25_n_0\,
      I5 => \io_apb_PRDATA[0]_INST_0_i_3_2\,
      O => uartCtrl_io_apb_PRDATA(0)
    );
\io_apb_PRDATA[1]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[8]_INST_0_i_45_n_0\,
      I1 => \logic_ram_spinal_port1_reg_n_0_[1]\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_9_0\,
      I3 => Q(1),
      I4 => \io_apb_PRDATA[8]_INST_0_i_9_0\(1),
      I5 => \io_apb_PRDATA[0]_INST_0_i_9_1\,
      O => \io_apb_PRDATA[1]_INST_0_i_26_n_0\
    );
\io_apb_PRDATA[1]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \io_apb_PRDATA[1]_INST_0_i_3\,
      I1 => \io_apb_PRDATA[1]_INST_0_i_3_0\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_3_1\,
      I3 => selIndex,
      I4 => \io_apb_PRDATA[1]_INST_0_i_26_n_0\,
      I5 => \io_apb_PRDATA[1]_INST_0_i_3_1\,
      O => uartCtrl_io_apb_PRDATA(1)
    );
\io_apb_PRDATA[2]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[8]_INST_0_i_45_n_0\,
      I1 => \logic_ram_spinal_port1_reg_n_0_[2]\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_9_0\,
      I3 => Q(2),
      I4 => \io_apb_PRDATA[8]_INST_0_i_9_0\(2),
      I5 => \io_apb_PRDATA[0]_INST_0_i_9_1\,
      O => \io_apb_PRDATA[2]_INST_0_i_25_n_0\
    );
\io_apb_PRDATA[2]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \io_apb_PRDATA[2]_INST_0_i_3\,
      I1 => \io_apb_PRDATA[2]_INST_0_i_3_0\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_3_1\,
      I3 => selIndex,
      I4 => \io_apb_PRDATA[2]_INST_0_i_25_n_0\,
      I5 => \io_apb_PRDATA[2]_INST_0_i_3_1\,
      O => uartCtrl_io_apb_PRDATA(2)
    );
\io_apb_PRDATA[3]_INST_0_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \io_apb_PRDATA[3]_INST_0_i_9_0\,
      I1 => \io_apb_PRDATA[8]_INST_0_i_45_n_0\,
      I2 => \logic_ram_spinal_port1_reg_n_0_[3]\,
      I3 => \io_apb_PRDATA[0]_INST_0_i_9_0\,
      I4 => Q(3),
      O => \io_apb_PRDATA[3]_INST_0_i_25_n_0\
    );
\io_apb_PRDATA[3]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \io_apb_PRDATA[3]_INST_0_i_3\,
      I1 => \io_apb_PRDATA[3]_INST_0_i_3_0\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_3_1\,
      I3 => selIndex,
      I4 => \io_apb_PRDATA[3]_INST_0_i_25_n_0\,
      I5 => \io_apb_PRDATA[3]_INST_0_i_3_1\,
      O => uartCtrl_io_apb_PRDATA(3)
    );
\io_apb_PRDATA[4]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[8]_INST_0_i_45_n_0\,
      I1 => \logic_ram_spinal_port1_reg_n_0_[4]\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_9_0\,
      I3 => Q(4),
      I4 => \io_apb_PRDATA[8]_INST_0_i_9_0\(3),
      I5 => \io_apb_PRDATA[0]_INST_0_i_9_1\,
      O => \io_apb_PRDATA[4]_INST_0_i_25_n_0\
    );
\io_apb_PRDATA[4]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \io_apb_PRDATA[4]_INST_0_i_3\,
      I1 => \io_apb_PRDATA[4]_INST_0_i_3_0\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_3_1\,
      I3 => selIndex,
      I4 => \io_apb_PRDATA[4]_INST_0_i_25_n_0\,
      I5 => \io_apb_PRDATA[4]_INST_0_i_3_1\,
      O => uartCtrl_io_apb_PRDATA(4)
    );
\io_apb_PRDATA[5]_INST_0_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \io_apb_PRDATA[5]_INST_0_i_9_0\,
      I1 => \io_apb_PRDATA[8]_INST_0_i_45_n_0\,
      I2 => \logic_ram_spinal_port1_reg_n_0_[5]\,
      I3 => \io_apb_PRDATA[0]_INST_0_i_9_0\,
      I4 => Q(5),
      O => \io_apb_PRDATA[5]_INST_0_i_25_n_0\
    );
\io_apb_PRDATA[5]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \io_apb_PRDATA[5]_INST_0_i_3\,
      I1 => \io_apb_PRDATA[5]_INST_0_i_3_0\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_3_1\,
      I3 => selIndex,
      I4 => \io_apb_PRDATA[5]_INST_0_i_25_n_0\,
      I5 => \io_apb_PRDATA[5]_INST_0_i_3_1\,
      O => uartCtrl_io_apb_PRDATA(5)
    );
\io_apb_PRDATA[6]_INST_0_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \io_apb_PRDATA[6]_INST_0_i_9_0\,
      I1 => \io_apb_PRDATA[8]_INST_0_i_45_n_0\,
      I2 => \logic_ram_spinal_port1_reg_n_0_[6]\,
      I3 => \io_apb_PRDATA[0]_INST_0_i_9_0\,
      I4 => Q(6),
      O => \io_apb_PRDATA[6]_INST_0_i_25_n_0\
    );
\io_apb_PRDATA[6]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \io_apb_PRDATA[6]_INST_0_i_3\,
      I1 => \io_apb_PRDATA[6]_INST_0_i_3_0\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_3_1\,
      I3 => selIndex,
      I4 => \io_apb_PRDATA[6]_INST_0_i_25_n_0\,
      I5 => \io_apb_PRDATA[6]_INST_0_i_3_1\,
      O => uartCtrl_io_apb_PRDATA(6)
    );
\io_apb_PRDATA[7]_INST_0_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \io_apb_PRDATA[7]_INST_0_i_9_0\,
      I1 => \io_apb_PRDATA[8]_INST_0_i_45_n_0\,
      I2 => \logic_ram_spinal_port1_reg_n_0_[7]\,
      I3 => \io_apb_PRDATA[0]_INST_0_i_9_0\,
      I4 => Q(7),
      O => \io_apb_PRDATA[7]_INST_0_i_25_n_0\
    );
\io_apb_PRDATA[7]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \io_apb_PRDATA[7]_INST_0_i_3\,
      I1 => \io_apb_PRDATA[7]_INST_0_i_3_0\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_3_1\,
      I3 => selIndex,
      I4 => \io_apb_PRDATA[7]_INST_0_i_25_n_0\,
      I5 => \io_apb_PRDATA[7]_INST_0_i_3_1\,
      O => uartCtrl_io_apb_PRDATA(7)
    );
\io_apb_PRDATA[8]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[8]_INST_0_i_45_n_0\,
      I1 => \logic_ram_spinal_port1_reg_n_0_[8]\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_9_0\,
      I3 => Q(8),
      I4 => \io_apb_PRDATA[8]_INST_0_i_9_0\(4),
      I5 => \io_apb_PRDATA[0]_INST_0_i_9_1\,
      O => \io_apb_PRDATA[8]_INST_0_i_26_n_0\
    );
\io_apb_PRDATA[8]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => rxFifo_io_pop_valid,
      I1 => io_apb_PWRITE,
      I2 => io_apb_PENABLE,
      I3 => io_apb_PADDR(0),
      I4 => io_apb_decoder_io_output_PSEL(0),
      I5 => \io_apb_PRDATA[0]_INST_0_i_25_0\,
      O => \io_apb_PRDATA[8]_INST_0_i_45_n_0\
    );
\io_apb_PRDATA[8]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \io_apb_PRDATA[8]_INST_0_i_3\,
      I1 => \io_apb_PRDATA[8]_INST_0_i_3_0\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_3_1\,
      I3 => selIndex,
      I4 => \io_apb_PRDATA[8]_INST_0_i_26_n_0\,
      I5 => \io_apb_PRDATA[8]_INST_0_i_3_1\,
      O => uartCtrl_io_apb_PRDATA(8)
    );
\logic_pop_addressGen_rValid_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFAAAAAAAA"
    )
        port map (
      I0 => logic_pop_addressGen_valid,
      I1 => \io_apb_decoder_io_output_PSEL__0\(0),
      I2 => io_apb_PENABLE,
      I3 => io_apb_PWRITE,
      I4 => \logic_pop_sync_popReg_reg[0]_0\,
      I5 => rxFifo_io_pop_valid,
      O => \logic_pop_addressGen_rValid_i_1__0_n_0\
    );
logic_pop_addressGen_rValid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \logic_pop_addressGen_rValid_i_1__0_n_0\,
      Q => rxFifo_io_pop_valid
    );
\logic_pop_sync_popReg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => io_apb_decoder_io_output_PSEL(0),
      I1 => io_apb_PADDR(0),
      I2 => io_apb_PENABLE,
      I3 => io_apb_PWRITE,
      I4 => rxFifo_io_pop_valid,
      I5 => \logic_pop_sync_popReg_reg[0]_0\,
      O => logic_pop_sync_readArbitation_fire
    );
\logic_pop_sync_popReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(0),
      Q => logic_pop_sync_popReg(0)
    );
\logic_pop_sync_popReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(1),
      Q => logic_pop_sync_popReg(1)
    );
\logic_pop_sync_popReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(2),
      Q => logic_pop_sync_popReg(2)
    );
\logic_pop_sync_popReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(3),
      Q => logic_pop_sync_popReg(3)
    );
\logic_pop_sync_popReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(4),
      Q => logic_pop_sync_popReg(4)
    );
\logic_ptr_pop[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => logic_ptr_pop_reg(0),
      O => \logic_ptr_pop[0]_i_1__0_n_0\
    );
\logic_ptr_pop[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => logic_ptr_pop_reg(0),
      I1 => logic_ptr_pop_reg(1),
      O => \logic_ptr_pop[1]_i_1__0_n_0\
    );
\logic_ptr_pop[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => logic_ptr_pop_reg(0),
      I1 => logic_ptr_pop_reg(1),
      I2 => logic_ptr_pop_reg(2),
      O => \logic_ptr_pop[2]_i_1__0_n_0\
    );
\logic_ptr_pop[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => logic_ptr_pop_reg(1),
      I1 => logic_ptr_pop_reg(0),
      I2 => logic_ptr_pop_reg(2),
      I3 => logic_ptr_pop_reg(3),
      O => \logic_ptr_pop[3]_i_1__0_n_0\
    );
\logic_ptr_pop[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => logic_ptr_pop_reg(2),
      I1 => logic_ptr_pop_reg(0),
      I2 => logic_ptr_pop_reg(1),
      I3 => logic_ptr_pop_reg(3),
      I4 => logic_ptr_pop_reg(4),
      O => \logic_ptr_pop0__0\(4)
    );
\logic_ptr_pop_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[0]_i_1__0_n_0\,
      Q => logic_ptr_pop_reg(0)
    );
\logic_ptr_pop_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[1]_i_1__0_n_0\,
      Q => logic_ptr_pop_reg(1)
    );
\logic_ptr_pop_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[2]_i_1__0_n_0\,
      Q => logic_ptr_pop_reg(2)
    );
\logic_ptr_pop_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[3]_i_1__0_n_0\,
      Q => logic_ptr_pop_reg(3)
    );
\logic_ptr_pop_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop0__0\(4),
      Q => logic_ptr_pop_reg(4)
    );
\logic_ptr_push[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      O => \logic_ptr_push0__0\(0)
    );
\logic_ptr_push[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      I1 => \logic_ptr_push_reg__0\(1),
      O => \logic_ptr_push0__0\(1)
    );
\logic_ptr_push[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      I1 => \logic_ptr_push_reg__0\(1),
      I2 => \logic_ptr_push_reg__0\(2),
      O => \logic_ptr_push0__0\(2)
    );
\logic_ptr_push[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(1),
      I1 => \logic_ptr_push_reg__0\(0),
      I2 => \logic_ptr_push_reg__0\(2),
      I3 => \logic_ptr_push_reg__0\(3),
      O => \logic_ptr_push0__0\(3)
    );
\logic_ptr_push[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(2),
      I1 => \logic_ptr_push_reg__0\(0),
      I2 => \logic_ptr_push_reg__0\(1),
      I3 => \logic_ptr_push_reg__0\(3),
      I4 => \logic_ptr_push_reg__0__0\(4),
      O => \logic_ptr_push0__0\(4)
    );
\logic_ptr_push_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__2\,
      CLR => reset,
      D => \logic_ptr_push0__0\(0),
      Q => \logic_ptr_push_reg__0\(0)
    );
\logic_ptr_push_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__2\,
      CLR => reset,
      D => \logic_ptr_push0__0\(1),
      Q => \logic_ptr_push_reg__0\(1)
    );
\logic_ptr_push_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__2\,
      CLR => reset,
      D => \logic_ptr_push0__0\(2),
      Q => \logic_ptr_push_reg__0\(2)
    );
\logic_ptr_push_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__2\,
      CLR => reset,
      D => \logic_ptr_push0__0\(3),
      Q => \logic_ptr_push_reg__0\(3)
    );
\logic_ptr_push_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__2\,
      CLR => reset,
      D => \logic_ptr_push0__0\(4),
      Q => \logic_ptr_push_reg__0__0\(4)
    );
logic_ram_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \logic_ptr_push_reg__0\(3 downto 0),
      DIA(1 downto 0) => stateMachine_shifter(1 downto 0),
      DIB(1 downto 0) => stateMachine_shifter(3 downto 2),
      DIC(1 downto 0) => stateMachine_shifter(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \logic_ram_spinal_port10__2\(1 downto 0),
      DOB(1 downto 0) => \logic_ram_spinal_port10__2\(3 downto 2),
      DOC(1 downto 0) => \logic_ram_spinal_port10__2\(5 downto 4),
      DOD(1 downto 0) => NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \io_push_fire__2\
    );
\logic_ram_reg_0_15_0_5_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA8A8AAA8"
    )
        port map (
      I0 => rx_io_read_valid,
      I1 => logic_ram_reg_0_15_0_5_i_2_n_0,
      I2 => logic_ram_reg_0_15_0_5_i_3_n_0,
      I3 => \logic_ptr_push_reg__0\(3),
      I4 => logic_pop_sync_popReg(3),
      I5 => logic_ram_reg_0_15_0_5_i_4_n_0,
      O => \io_push_fire__2\
    );
logic_ram_reg_0_15_0_5_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4F44"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(2),
      I1 => logic_pop_sync_popReg(2),
      I2 => \logic_ptr_push_reg__0\(1),
      I3 => logic_pop_sync_popReg(1),
      I4 => logic_ram_reg_0_15_0_5_i_5_n_0,
      O => logic_ram_reg_0_15_0_5_i_2_n_0
    );
logic_ram_reg_0_15_0_5_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(2),
      I1 => logic_pop_sync_popReg(2),
      O => logic_ram_reg_0_15_0_5_i_3_n_0
    );
logic_ram_reg_0_15_0_5_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FF4"
    )
        port map (
      I0 => logic_pop_sync_popReg(1),
      I1 => \logic_ptr_push_reg__0\(1),
      I2 => logic_pop_sync_popReg(0),
      I3 => \logic_ptr_push_reg__0\(0),
      O => logic_ram_reg_0_15_0_5_i_4_n_0
    );
logic_ram_reg_0_15_0_5_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"99F9"
    )
        port map (
      I0 => logic_pop_sync_popReg(4),
      I1 => \logic_ptr_push_reg__0__0\(4),
      I2 => logic_pop_sync_popReg(3),
      I3 => \logic_ptr_push_reg__0\(3),
      O => logic_ram_reg_0_15_0_5_i_5_n_0
    );
logic_ram_reg_0_15_6_8: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \logic_ptr_push_reg__0\(3 downto 0),
      DIA(1 downto 0) => stateMachine_shifter(7 downto 6),
      DIB(1) => '0',
      DIB(0) => stateMachine_shifter(8),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \logic_ram_spinal_port10__2\(7 downto 6),
      DOB(1) => NLW_logic_ram_reg_0_15_6_8_DOB_UNCONNECTED(1),
      DOB(0) => \logic_ram_spinal_port10__2\(8),
      DOC(1 downto 0) => NLW_logic_ram_reg_0_15_6_8_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_logic_ram_reg_0_15_6_8_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \io_push_fire__2\
    );
\logic_ram_spinal_port1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A2222222222222"
    )
        port map (
      I0 => logic_pop_addressGen_valid,
      I1 => rxFifo_io_pop_valid,
      I2 => \logic_pop_sync_popReg_reg[0]_0\,
      I3 => io_apb_PWRITE,
      I4 => io_apb_PENABLE,
      I5 => \io_apb_decoder_io_output_PSEL__0\(0),
      O => logic_pop_sync_readPort_cmd_valid
    );
\logic_ram_spinal_port1[8]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \logic_ram_spinal_port1[8]_i_4__0_n_0\,
      I1 => logic_ptr_pop_reg(0),
      I2 => \logic_ptr_push_reg__0\(0),
      I3 => logic_ptr_pop_reg(1),
      I4 => \logic_ptr_push_reg__0\(1),
      O => logic_pop_addressGen_valid
    );
\logic_ram_spinal_port1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => io_apb_PSEL(0),
      I1 => io_apb_PADDR(4),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(1),
      I4 => io_apb_PADDR(2),
      I5 => io_apb_PADDR(0),
      O => \io_apb_decoder_io_output_PSEL__0\(0)
    );
\logic_ram_spinal_port1[8]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => logic_ptr_pop_reg(3),
      I1 => \logic_ptr_push_reg__0\(3),
      I2 => logic_ptr_pop_reg(4),
      I3 => \logic_ptr_push_reg__0__0\(4),
      I4 => \logic_ptr_push_reg__0\(2),
      I5 => logic_ptr_pop_reg(2),
      O => \logic_ram_spinal_port1[8]_i_4__0_n_0\
    );
\logic_ram_spinal_port1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(0),
      Q => \logic_ram_spinal_port1_reg_n_0_[0]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(1),
      Q => \logic_ram_spinal_port1_reg_n_0_[1]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(2),
      Q => \logic_ram_spinal_port1_reg_n_0_[2]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(3),
      Q => \logic_ram_spinal_port1_reg_n_0_[3]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(4),
      Q => \logic_ram_spinal_port1_reg_n_0_[4]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(5),
      Q => \logic_ram_spinal_port1_reg_n_0_[5]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(6),
      Q => \logic_ram_spinal_port1_reg_n_0_[6]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(7),
      Q => \logic_ram_spinal_port1_reg_n_0_[7]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(8),
      Q => \logic_ram_spinal_port1_reg_n_0_[8]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_StreamFifo_4_11 is
  port (
    \io_apb_PADDR[12]\ : out STD_LOGIC;
    \I2SPR_reg[0]\ : out STD_LOGIC;
    \I2SPR_reg[1]\ : out STD_LOGIC;
    \I2SPR_reg[2]\ : out STD_LOGIC;
    \I2SPR_reg[3]\ : out STD_LOGIC;
    \I2SPR_reg[4]\ : out STD_LOGIC;
    \I2SPR_reg[5]\ : out STD_LOGIC;
    \I2SPR_reg[6]\ : out STD_LOGIC;
    \I2SPR_reg[7]\ : out STD_LOGIC;
    \I2SPR_reg[8]\ : out STD_LOGIC;
    \I2SPR_reg[9]\ : out STD_LOGIC;
    \I2SPR_reg[10]\ : out STD_LOGIC;
    \I2SPR_reg[11]\ : out STD_LOGIC;
    \I2SPR_reg[12]\ : out STD_LOGIC;
    \I2SPR_reg[13]\ : out STD_LOGIC;
    \I2SPR_reg[14]\ : out STD_LOGIC;
    \I2SPR_reg[15]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    io_apb_PADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    logic_pop_addressGen_rValid_reg_0 : in STD_LOGIC;
    io_apb_PENABLE : in STD_LOGIC;
    io_apb_PWRITE : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \logic_pop_sync_popReg_reg[0]_0\ : in STD_LOGIC;
    \io_apb_PRDATA[0]_INST_0_i_7\ : in STD_LOGIC;
    \io_apb_PRDATA[0]_INST_0_i_7_0\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_10\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \io_apb_PRDATA[0]_INST_0_i_7_1\ : in STD_LOGIC;
    \io_apb_PRDATA[0]_INST_0_i_7_2\ : in STD_LOGIC;
    \io_apb_PRDATA[0]_INST_0_i_17_0\ : in STD_LOGIC;
    \io_apb_PRDATA[0]_INST_0_i_17_1\ : in STD_LOGIC;
    \io_apb_PRDATA[1]_INST_0_i_7\ : in STD_LOGIC;
    \io_apb_PRDATA[1]_INST_0_i_17_0\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_20_0\ : in STD_LOGIC;
    \io_apb_PRDATA[2]_INST_0_i_7\ : in STD_LOGIC;
    \io_apb_PRDATA[2]_INST_0_i_17_0\ : in STD_LOGIC;
    \io_apb_PRDATA[3]_INST_0_i_7\ : in STD_LOGIC;
    \io_apb_PRDATA[3]_INST_0_i_17_0\ : in STD_LOGIC;
    \io_apb_PRDATA[4]_INST_0_i_7\ : in STD_LOGIC;
    \io_apb_PRDATA[4]_INST_0_i_17_0\ : in STD_LOGIC;
    \io_apb_PRDATA[5]_INST_0_i_7\ : in STD_LOGIC;
    \io_apb_PRDATA[5]_INST_0_i_17_0\ : in STD_LOGIC;
    \io_apb_PRDATA[6]_INST_0_i_7\ : in STD_LOGIC;
    \io_apb_PRDATA[6]_INST_0_i_17_0\ : in STD_LOGIC;
    \io_apb_PRDATA[7]_INST_0_i_7\ : in STD_LOGIC;
    \io_apb_PRDATA[7]_INST_0_i_17_0\ : in STD_LOGIC;
    \io_apb_PRDATA[8]_INST_0_i_7\ : in STD_LOGIC;
    \io_apb_PRDATA[8]_INST_0_i_17_0\ : in STD_LOGIC;
    \io_apb_PRDATA[9]_INST_0_i_7\ : in STD_LOGIC;
    \io_apb_PRDATA[9]_INST_0_i_17_0\ : in STD_LOGIC;
    \io_apb_PRDATA[10]_INST_0_i_7\ : in STD_LOGIC;
    \io_apb_PRDATA[10]_INST_0_i_17_0\ : in STD_LOGIC;
    \io_apb_PRDATA[11]_INST_0_i_7\ : in STD_LOGIC;
    \io_apb_PRDATA[11]_INST_0_i_17_0\ : in STD_LOGIC;
    \io_apb_PRDATA[12]_INST_0_i_7\ : in STD_LOGIC;
    \io_apb_PRDATA[12]_INST_0_i_15_0\ : in STD_LOGIC;
    \io_apb_PRDATA[13]_INST_0_i_7\ : in STD_LOGIC;
    \io_apb_PRDATA[13]_INST_0_i_15_0\ : in STD_LOGIC;
    \io_apb_PRDATA[14]_INST_0_i_7\ : in STD_LOGIC;
    \io_apb_PRDATA[14]_INST_0_i_15_0\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_10_0\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_20_1\ : in STD_LOGIC;
    io_apb_decoder_io_output_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_apb_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxFifo_io_push_valid : in STD_LOGIC;
    \logic_ram_spinal_port1_reg[13]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_Apb3Periph_0_0_StreamFifo_4_11 : entity is "StreamFifo";
end sys_Apb3Periph_0_0_StreamFifo_4_11;

architecture STRUCTURE of sys_Apb3Periph_0_0_StreamFifo_4_11 is
  signal \SR[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \SR[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \SR[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \SR[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \^io_apb_paddr[12]\ : STD_LOGIC;
  signal \io_apb_PRDATA[0]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[10]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[11]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[12]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[13]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[14]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[1]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[2]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[3]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[4]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[5]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[6]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[7]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[9]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \io_push_fire__1\ : STD_LOGIC;
  signal \logic_pop_addressGen_rValid_i_1__8_n_0\ : STD_LOGIC;
  signal logic_pop_addressGen_rValid_reg_n_0 : STD_LOGIC;
  signal logic_pop_addressGen_valid : STD_LOGIC;
  signal logic_pop_sync_popReg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal logic_pop_sync_readArbitation_fire : STD_LOGIC;
  signal logic_pop_sync_readPort_cmd_valid : STD_LOGIC;
  signal \logic_ptr_pop0__2\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \logic_ptr_pop[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \logic_ptr_pop[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \logic_ptr_pop[2]_i_1__10_n_0\ : STD_LOGIC;
  signal \logic_ptr_pop[3]_i_1__10_n_0\ : STD_LOGIC;
  signal logic_ptr_pop_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \logic_ptr_push0__2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \logic_ptr_push_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \logic_ptr_push_reg__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \logic_ram_reg_0_15_0_5_i_10__0_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_11__0_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_2__5_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_3__5_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_4__5_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_5__5_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_6__3_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_7__3_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_8__6_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_9__4_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_12_15_i_1__3_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_12_15_i_2__3_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_12_15_i_3__3_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_12_15_i_4__3_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_6_11_i_1__3_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_6_11_i_2__3_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_6_11_i_3__3_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_6_11_i_4__3_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_6_11_i_5__3_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_6_11_i_6__3_n_0\ : STD_LOGIC;
  signal \logic_ram_spinal_port10__1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \logic_ram_spinal_port1[15]_i_3__6_n_0\ : STD_LOGIC;
  signal \logic_ram_spinal_port1[15]_i_4__1_n_0\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[0]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[10]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[11]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[12]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[13]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[14]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[15]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[1]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[2]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[3]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[4]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[5]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[6]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[7]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[8]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_logic_ram_reg_0_15_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_logic_ram_reg_0_15_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_logic_ram_reg_0_15_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SR[0]_i_2__2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \SR[0]_i_3__2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \logic_ptr_pop[0]_i_1__10\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \logic_ptr_pop[1]_i_1__10\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \logic_ptr_pop[2]_i_1__10\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \logic_ptr_pop[3]_i_1__10\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \logic_ptr_pop[4]_i_1__10\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \logic_ptr_push[1]_i_1__10\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \logic_ptr_push[2]_i_1__10\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \logic_ptr_push[3]_i_1__10\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \logic_ptr_push[4]_i_1__10\ : label is "soft_lutpair159";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of logic_ram_reg_0_15_0_5 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of logic_ram_reg_0_15_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of logic_ram_reg_0_15_0_5 : label is 15;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of logic_ram_reg_0_15_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of logic_ram_reg_0_15_0_5 : label is 5;
  attribute SOFT_HLUTNM of \logic_ram_reg_0_15_0_5_i_10__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \logic_ram_reg_0_15_0_5_i_11__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \logic_ram_reg_0_15_0_5_i_8__6\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \logic_ram_reg_0_15_0_5_i_9__4\ : label is "soft_lutpair157";
  attribute METHODOLOGY_DRC_VIOS of logic_ram_reg_0_15_12_15 : label is "";
  attribute ram_addr_begin of logic_ram_reg_0_15_12_15 : label is 0;
  attribute ram_addr_end of logic_ram_reg_0_15_12_15 : label is 15;
  attribute ram_slice_begin of logic_ram_reg_0_15_12_15 : label is 12;
  attribute ram_slice_end of logic_ram_reg_0_15_12_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of logic_ram_reg_0_15_6_11 : label is "";
  attribute ram_addr_begin of logic_ram_reg_0_15_6_11 : label is 0;
  attribute ram_addr_end of logic_ram_reg_0_15_6_11 : label is 15;
  attribute ram_slice_begin of logic_ram_reg_0_15_6_11 : label is 6;
  attribute ram_slice_end of logic_ram_reg_0_15_6_11 : label is 11;
  attribute SOFT_HLUTNM of \logic_ram_spinal_port1[15]_i_2__6\ : label is "soft_lutpair158";
begin
  \io_apb_PADDR[12]\ <= \^io_apb_paddr[12]\;
\SR[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFFDFDEF"
    )
        port map (
      I0 => \SR[0]_i_2__2_n_0\,
      I1 => \SR[0]_i_3__2_n_0\,
      I2 => logic_pop_sync_popReg(3),
      I3 => \logic_ptr_push_reg__0\(3),
      I4 => \SR[0]_i_4__1_n_0\,
      I5 => \SR[0]_i_5__0_n_0\,
      O => D(0)
    );
\SR[0]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \logic_ptr_push_reg__0__0\(4),
      I1 => logic_pop_sync_popReg(4),
      O => \SR[0]_i_2__2_n_0\
    );
\SR[0]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(1),
      I1 => logic_pop_sync_popReg(1),
      I2 => logic_pop_sync_popReg(0),
      I3 => \logic_ptr_push_reg__0\(0),
      O => \SR[0]_i_3__2_n_0\
    );
\SR[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0FB0000FFFFB0FB"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      I1 => logic_pop_sync_popReg(0),
      I2 => \logic_ptr_push_reg__0\(1),
      I3 => logic_pop_sync_popReg(1),
      I4 => \logic_ptr_push_reg__0\(2),
      I5 => logic_pop_sync_popReg(2),
      O => \SR[0]_i_4__1_n_0\
    );
\SR[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696669696996696"
    )
        port map (
      I0 => logic_pop_sync_popReg(2),
      I1 => \logic_ptr_push_reg__0\(2),
      I2 => logic_pop_sync_popReg(1),
      I3 => \logic_ptr_push_reg__0\(1),
      I4 => logic_pop_sync_popReg(0),
      I5 => \logic_ptr_push_reg__0\(0),
      O => \SR[0]_i_5__0_n_0\
    );
\io_apb_PRDATA[0]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[0]_INST_0_i_7\,
      I1 => \io_apb_PRDATA[0]_INST_0_i_35_n_0\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_7_0\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_10\(0),
      I4 => \io_apb_PRDATA[0]_INST_0_i_7_1\,
      I5 => \io_apb_PRDATA[0]_INST_0_i_7_2\,
      O => \I2SPR_reg[0]\
    );
\io_apb_PRDATA[0]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \io_apb_PRDATA[0]_INST_0_i_17_0\,
      I1 => \^io_apb_paddr[12]\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_17_1\,
      I3 => Q(0),
      I4 => \logic_ram_spinal_port1_reg_n_0_[0]\,
      I5 => io_apb_PADDR(1),
      O => \io_apb_PRDATA[0]_INST_0_i_35_n_0\
    );
\io_apb_PRDATA[10]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[0]_INST_0_i_7\,
      I1 => \io_apb_PRDATA[10]_INST_0_i_30_n_0\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_7_0\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_10\(10),
      I4 => \io_apb_PRDATA[10]_INST_0_i_7\,
      I5 => \io_apb_PRDATA[0]_INST_0_i_7_2\,
      O => \I2SPR_reg[10]\
    );
\io_apb_PRDATA[10]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \io_apb_PRDATA[10]_INST_0_i_17_0\,
      I1 => \logic_ram_spinal_port1_reg_n_0_[10]\,
      I2 => Q(0),
      I3 => \io_apb_PRDATA[0]_INST_0_i_17_1\,
      I4 => \^io_apb_paddr[12]\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_20_0\,
      O => \io_apb_PRDATA[10]_INST_0_i_30_n_0\
    );
\io_apb_PRDATA[11]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[0]_INST_0_i_7\,
      I1 => \io_apb_PRDATA[11]_INST_0_i_29_n_0\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_7_0\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_10\(11),
      I4 => \io_apb_PRDATA[11]_INST_0_i_7\,
      I5 => \io_apb_PRDATA[0]_INST_0_i_7_2\,
      O => \I2SPR_reg[11]\
    );
\io_apb_PRDATA[11]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \io_apb_PRDATA[11]_INST_0_i_17_0\,
      I1 => \logic_ram_spinal_port1_reg_n_0_[11]\,
      I2 => Q(0),
      I3 => \io_apb_PRDATA[0]_INST_0_i_17_1\,
      I4 => \^io_apb_paddr[12]\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_20_0\,
      O => \io_apb_PRDATA[11]_INST_0_i_29_n_0\
    );
\io_apb_PRDATA[12]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[0]_INST_0_i_7\,
      I1 => \io_apb_PRDATA[12]_INST_0_i_24_n_0\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_7_0\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_10\(12),
      I4 => \io_apb_PRDATA[12]_INST_0_i_7\,
      I5 => \io_apb_PRDATA[0]_INST_0_i_7_2\,
      O => \I2SPR_reg[12]\
    );
\io_apb_PRDATA[12]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \io_apb_PRDATA[12]_INST_0_i_15_0\,
      I1 => \logic_ram_spinal_port1_reg_n_0_[12]\,
      I2 => Q(0),
      I3 => \io_apb_PRDATA[0]_INST_0_i_17_1\,
      I4 => \^io_apb_paddr[12]\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_20_0\,
      O => \io_apb_PRDATA[12]_INST_0_i_24_n_0\
    );
\io_apb_PRDATA[13]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[0]_INST_0_i_7\,
      I1 => \io_apb_PRDATA[13]_INST_0_i_24_n_0\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_7_0\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_10\(13),
      I4 => \io_apb_PRDATA[13]_INST_0_i_7\,
      I5 => \io_apb_PRDATA[0]_INST_0_i_7_2\,
      O => \I2SPR_reg[13]\
    );
\io_apb_PRDATA[13]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \io_apb_PRDATA[13]_INST_0_i_15_0\,
      I1 => \logic_ram_spinal_port1_reg_n_0_[13]\,
      I2 => Q(0),
      I3 => \io_apb_PRDATA[0]_INST_0_i_17_1\,
      I4 => \^io_apb_paddr[12]\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_20_0\,
      O => \io_apb_PRDATA[13]_INST_0_i_24_n_0\
    );
\io_apb_PRDATA[14]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[0]_INST_0_i_7\,
      I1 => \io_apb_PRDATA[14]_INST_0_i_24_n_0\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_7_0\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_10\(14),
      I4 => \io_apb_PRDATA[14]_INST_0_i_7\,
      I5 => \io_apb_PRDATA[0]_INST_0_i_7_2\,
      O => \I2SPR_reg[14]\
    );
\io_apb_PRDATA[14]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \io_apb_PRDATA[14]_INST_0_i_15_0\,
      I1 => \logic_ram_spinal_port1_reg_n_0_[14]\,
      I2 => Q(0),
      I3 => \io_apb_PRDATA[0]_INST_0_i_17_1\,
      I4 => \^io_apb_paddr[12]\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_20_0\,
      O => \io_apb_PRDATA[14]_INST_0_i_24_n_0\
    );
\io_apb_PRDATA[15]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[0]_INST_0_i_7\,
      I1 => \io_apb_PRDATA[15]_INST_0_i_32_n_0\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_7_0\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_10\(15),
      I4 => \io_apb_PRDATA[15]_INST_0_i_10_0\,
      I5 => \io_apb_PRDATA[0]_INST_0_i_7_2\,
      O => \I2SPR_reg[15]\
    );
\io_apb_PRDATA[15]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_20_1\,
      I1 => \logic_ram_spinal_port1_reg_n_0_[15]\,
      I2 => Q(0),
      I3 => \io_apb_PRDATA[0]_INST_0_i_17_1\,
      I4 => \^io_apb_paddr[12]\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_20_0\,
      O => \io_apb_PRDATA[15]_INST_0_i_32_n_0\
    );
\io_apb_PRDATA[1]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[0]_INST_0_i_7\,
      I1 => \io_apb_PRDATA[1]_INST_0_i_36_n_0\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_7_0\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_10\(1),
      I4 => \io_apb_PRDATA[1]_INST_0_i_7\,
      I5 => \io_apb_PRDATA[0]_INST_0_i_7_2\,
      O => \I2SPR_reg[1]\
    );
\io_apb_PRDATA[1]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \io_apb_PRDATA[1]_INST_0_i_17_0\,
      I1 => \logic_ram_spinal_port1_reg_n_0_[1]\,
      I2 => Q(0),
      I3 => \io_apb_PRDATA[0]_INST_0_i_17_1\,
      I4 => \^io_apb_paddr[12]\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_20_0\,
      O => \io_apb_PRDATA[1]_INST_0_i_36_n_0\
    );
\io_apb_PRDATA[2]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[0]_INST_0_i_7\,
      I1 => \io_apb_PRDATA[2]_INST_0_i_35_n_0\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_7_0\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_10\(2),
      I4 => \io_apb_PRDATA[2]_INST_0_i_7\,
      I5 => \io_apb_PRDATA[0]_INST_0_i_7_2\,
      O => \I2SPR_reg[2]\
    );
\io_apb_PRDATA[2]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \io_apb_PRDATA[2]_INST_0_i_17_0\,
      I1 => \logic_ram_spinal_port1_reg_n_0_[2]\,
      I2 => Q(0),
      I3 => \io_apb_PRDATA[0]_INST_0_i_17_1\,
      I4 => \^io_apb_paddr[12]\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_20_0\,
      O => \io_apb_PRDATA[2]_INST_0_i_35_n_0\
    );
\io_apb_PRDATA[3]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[0]_INST_0_i_7\,
      I1 => \io_apb_PRDATA[3]_INST_0_i_34_n_0\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_7_0\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_10\(3),
      I4 => \io_apb_PRDATA[3]_INST_0_i_7\,
      I5 => \io_apb_PRDATA[0]_INST_0_i_7_2\,
      O => \I2SPR_reg[3]\
    );
\io_apb_PRDATA[3]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \io_apb_PRDATA[3]_INST_0_i_17_0\,
      I1 => \logic_ram_spinal_port1_reg_n_0_[3]\,
      I2 => Q(0),
      I3 => \io_apb_PRDATA[0]_INST_0_i_17_1\,
      I4 => \^io_apb_paddr[12]\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_20_0\,
      O => \io_apb_PRDATA[3]_INST_0_i_34_n_0\
    );
\io_apb_PRDATA[4]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[0]_INST_0_i_7\,
      I1 => \io_apb_PRDATA[4]_INST_0_i_34_n_0\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_7_0\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_10\(4),
      I4 => \io_apb_PRDATA[4]_INST_0_i_7\,
      I5 => \io_apb_PRDATA[0]_INST_0_i_7_2\,
      O => \I2SPR_reg[4]\
    );
\io_apb_PRDATA[4]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \io_apb_PRDATA[4]_INST_0_i_17_0\,
      I1 => \logic_ram_spinal_port1_reg_n_0_[4]\,
      I2 => Q(0),
      I3 => \io_apb_PRDATA[0]_INST_0_i_17_1\,
      I4 => \^io_apb_paddr[12]\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_20_0\,
      O => \io_apb_PRDATA[4]_INST_0_i_34_n_0\
    );
\io_apb_PRDATA[5]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[0]_INST_0_i_7\,
      I1 => \io_apb_PRDATA[5]_INST_0_i_34_n_0\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_7_0\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_10\(5),
      I4 => \io_apb_PRDATA[5]_INST_0_i_7\,
      I5 => \io_apb_PRDATA[0]_INST_0_i_7_2\,
      O => \I2SPR_reg[5]\
    );
\io_apb_PRDATA[5]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \io_apb_PRDATA[5]_INST_0_i_17_0\,
      I1 => \logic_ram_spinal_port1_reg_n_0_[5]\,
      I2 => Q(0),
      I3 => \io_apb_PRDATA[0]_INST_0_i_17_1\,
      I4 => \^io_apb_paddr[12]\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_20_0\,
      O => \io_apb_PRDATA[5]_INST_0_i_34_n_0\
    );
\io_apb_PRDATA[6]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[0]_INST_0_i_7\,
      I1 => \io_apb_PRDATA[6]_INST_0_i_34_n_0\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_7_0\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_10\(6),
      I4 => \io_apb_PRDATA[6]_INST_0_i_7\,
      I5 => \io_apb_PRDATA[0]_INST_0_i_7_2\,
      O => \I2SPR_reg[6]\
    );
\io_apb_PRDATA[6]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \io_apb_PRDATA[6]_INST_0_i_17_0\,
      I1 => \logic_ram_spinal_port1_reg_n_0_[6]\,
      I2 => Q(0),
      I3 => \io_apb_PRDATA[0]_INST_0_i_17_1\,
      I4 => \^io_apb_paddr[12]\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_20_0\,
      O => \io_apb_PRDATA[6]_INST_0_i_34_n_0\
    );
\io_apb_PRDATA[7]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[0]_INST_0_i_7\,
      I1 => \io_apb_PRDATA[7]_INST_0_i_34_n_0\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_7_0\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_10\(7),
      I4 => \io_apb_PRDATA[7]_INST_0_i_7\,
      I5 => \io_apb_PRDATA[0]_INST_0_i_7_2\,
      O => \I2SPR_reg[7]\
    );
\io_apb_PRDATA[7]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \io_apb_PRDATA[7]_INST_0_i_17_0\,
      I1 => \logic_ram_spinal_port1_reg_n_0_[7]\,
      I2 => Q(0),
      I3 => \io_apb_PRDATA[0]_INST_0_i_17_1\,
      I4 => \^io_apb_paddr[12]\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_20_0\,
      O => \io_apb_PRDATA[7]_INST_0_i_34_n_0\
    );
\io_apb_PRDATA[8]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[0]_INST_0_i_7\,
      I1 => \io_apb_PRDATA[8]_INST_0_i_37_n_0\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_7_0\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_10\(8),
      I4 => \io_apb_PRDATA[8]_INST_0_i_7\,
      I5 => \io_apb_PRDATA[0]_INST_0_i_7_2\,
      O => \I2SPR_reg[8]\
    );
\io_apb_PRDATA[8]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \io_apb_PRDATA[8]_INST_0_i_17_0\,
      I1 => \logic_ram_spinal_port1_reg_n_0_[8]\,
      I2 => Q(0),
      I3 => \io_apb_PRDATA[0]_INST_0_i_17_1\,
      I4 => \^io_apb_paddr[12]\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_20_0\,
      O => \io_apb_PRDATA[8]_INST_0_i_37_n_0\
    );
\io_apb_PRDATA[9]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[0]_INST_0_i_7\,
      I1 => \io_apb_PRDATA[9]_INST_0_i_28_n_0\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_7_0\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_10\(9),
      I4 => \io_apb_PRDATA[9]_INST_0_i_7\,
      I5 => \io_apb_PRDATA[0]_INST_0_i_7_2\,
      O => \I2SPR_reg[9]\
    );
\io_apb_PRDATA[9]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \io_apb_PRDATA[9]_INST_0_i_17_0\,
      I1 => \logic_ram_spinal_port1_reg_n_0_[9]\,
      I2 => Q(0),
      I3 => \io_apb_PRDATA[0]_INST_0_i_17_1\,
      I4 => \^io_apb_paddr[12]\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_20_0\,
      O => \io_apb_PRDATA[9]_INST_0_i_28_n_0\
    );
\logic_pop_addressGen_rValid_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFAAAA"
    )
        port map (
      I0 => logic_pop_addressGen_valid,
      I1 => \logic_ram_spinal_port1[15]_i_3__6_n_0\,
      I2 => logic_pop_addressGen_rValid_reg_0,
      I3 => io_apb_PADDR(0),
      I4 => logic_pop_addressGen_rValid_reg_n_0,
      O => \logic_pop_addressGen_rValid_i_1__8_n_0\
    );
logic_pop_addressGen_rValid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \logic_pop_addressGen_rValid_i_1__8_n_0\,
      Q => logic_pop_addressGen_rValid_reg_n_0
    );
\logic_pop_sync_popReg[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => logic_pop_addressGen_rValid_reg_n_0,
      I1 => \^io_apb_paddr[12]\,
      I2 => io_apb_PENABLE,
      I3 => io_apb_PWRITE,
      I4 => Q(0),
      I5 => \logic_pop_sync_popReg_reg[0]_0\,
      O => logic_pop_sync_readArbitation_fire
    );
\logic_pop_sync_popReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(0),
      Q => logic_pop_sync_popReg(0)
    );
\logic_pop_sync_popReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(1),
      Q => logic_pop_sync_popReg(1)
    );
\logic_pop_sync_popReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(2),
      Q => logic_pop_sync_popReg(2)
    );
\logic_pop_sync_popReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(3),
      Q => logic_pop_sync_popReg(3)
    );
\logic_pop_sync_popReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(4),
      Q => logic_pop_sync_popReg(4)
    );
\logic_ptr_pop[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => logic_ptr_pop_reg(0),
      O => \logic_ptr_pop[0]_i_1__10_n_0\
    );
\logic_ptr_pop[1]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => logic_ptr_pop_reg(0),
      I1 => logic_ptr_pop_reg(1),
      O => \logic_ptr_pop[1]_i_1__10_n_0\
    );
\logic_ptr_pop[2]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => logic_ptr_pop_reg(0),
      I1 => logic_ptr_pop_reg(1),
      I2 => logic_ptr_pop_reg(2),
      O => \logic_ptr_pop[2]_i_1__10_n_0\
    );
\logic_ptr_pop[3]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => logic_ptr_pop_reg(1),
      I1 => logic_ptr_pop_reg(0),
      I2 => logic_ptr_pop_reg(2),
      I3 => logic_ptr_pop_reg(3),
      O => \logic_ptr_pop[3]_i_1__10_n_0\
    );
\logic_ptr_pop[4]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => logic_ptr_pop_reg(2),
      I1 => logic_ptr_pop_reg(0),
      I2 => logic_ptr_pop_reg(1),
      I3 => logic_ptr_pop_reg(3),
      I4 => logic_ptr_pop_reg(4),
      O => \logic_ptr_pop0__2\(4)
    );
\logic_ptr_pop_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[0]_i_1__10_n_0\,
      Q => logic_ptr_pop_reg(0)
    );
\logic_ptr_pop_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[1]_i_1__10_n_0\,
      Q => logic_ptr_pop_reg(1)
    );
\logic_ptr_pop_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[2]_i_1__10_n_0\,
      Q => logic_ptr_pop_reg(2)
    );
\logic_ptr_pop_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[3]_i_1__10_n_0\,
      Q => logic_ptr_pop_reg(3)
    );
\logic_ptr_pop_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop0__2\(4),
      Q => logic_ptr_pop_reg(4)
    );
\logic_ptr_push[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      O => \logic_ptr_push0__2\(0)
    );
\logic_ptr_push[1]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      I1 => \logic_ptr_push_reg__0\(1),
      O => \logic_ptr_push0__2\(1)
    );
\logic_ptr_push[2]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      I1 => \logic_ptr_push_reg__0\(1),
      I2 => \logic_ptr_push_reg__0\(2),
      O => \logic_ptr_push0__2\(2)
    );
\logic_ptr_push[3]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(1),
      I1 => \logic_ptr_push_reg__0\(0),
      I2 => \logic_ptr_push_reg__0\(2),
      I3 => \logic_ptr_push_reg__0\(3),
      O => \logic_ptr_push0__2\(3)
    );
\logic_ptr_push[4]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(2),
      I1 => \logic_ptr_push_reg__0\(0),
      I2 => \logic_ptr_push_reg__0\(1),
      I3 => \logic_ptr_push_reg__0\(3),
      I4 => \logic_ptr_push_reg__0__0\(4),
      O => \logic_ptr_push0__2\(4)
    );
\logic_ptr_push_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__1\,
      CLR => reset,
      D => \logic_ptr_push0__2\(0),
      Q => \logic_ptr_push_reg__0\(0)
    );
\logic_ptr_push_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__1\,
      CLR => reset,
      D => \logic_ptr_push0__2\(1),
      Q => \logic_ptr_push_reg__0\(1)
    );
\logic_ptr_push_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__1\,
      CLR => reset,
      D => \logic_ptr_push0__2\(2),
      Q => \logic_ptr_push_reg__0\(2)
    );
\logic_ptr_push_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__1\,
      CLR => reset,
      D => \logic_ptr_push0__2\(3),
      Q => \logic_ptr_push_reg__0\(3)
    );
\logic_ptr_push_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__1\,
      CLR => reset,
      D => \logic_ptr_push0__2\(4),
      Q => \logic_ptr_push_reg__0__0\(4)
    );
logic_ram_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \logic_ptr_push_reg__0\(3 downto 0),
      DIA(1) => \logic_ram_reg_0_15_0_5_i_2__5_n_0\,
      DIA(0) => \logic_ram_reg_0_15_0_5_i_3__5_n_0\,
      DIB(1) => \logic_ram_reg_0_15_0_5_i_4__5_n_0\,
      DIB(0) => \logic_ram_reg_0_15_0_5_i_5__5_n_0\,
      DIC(1) => \logic_ram_reg_0_15_0_5_i_6__3_n_0\,
      DIC(0) => \logic_ram_reg_0_15_0_5_i_7__3_n_0\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \logic_ram_spinal_port10__1\(1 downto 0),
      DOB(1 downto 0) => \logic_ram_spinal_port10__1\(3 downto 2),
      DOC(1 downto 0) => \logic_ram_spinal_port10__1\(5 downto 4),
      DOD(1 downto 0) => NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \io_push_fire__1\
    );
\logic_ram_reg_0_15_0_5_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FF4"
    )
        port map (
      I0 => logic_pop_sync_popReg(1),
      I1 => \logic_ptr_push_reg__0\(1),
      I2 => logic_pop_sync_popReg(0),
      I3 => \logic_ptr_push_reg__0\(0),
      O => \logic_ram_reg_0_15_0_5_i_10__0_n_0\
    );
\logic_ram_reg_0_15_0_5_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"99F9"
    )
        port map (
      I0 => logic_pop_sync_popReg(4),
      I1 => \logic_ptr_push_reg__0__0\(4),
      I2 => logic_pop_sync_popReg(3),
      I3 => \logic_ptr_push_reg__0\(3),
      O => \logic_ram_reg_0_15_0_5_i_11__0_n_0\
    );
\logic_ram_reg_0_15_0_5_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA8A8AAA8"
    )
        port map (
      I0 => rxFifo_io_push_valid,
      I1 => \logic_ram_reg_0_15_0_5_i_8__6_n_0\,
      I2 => \logic_ram_reg_0_15_0_5_i_9__4_n_0\,
      I3 => \logic_ptr_push_reg__0\(3),
      I4 => logic_pop_sync_popReg(3),
      I5 => \logic_ram_reg_0_15_0_5_i_10__0_n_0\,
      O => \io_push_fire__1\
    );
\logic_ram_reg_0_15_0_5_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxFifo_io_push_valid,
      I1 => \logic_ram_spinal_port1_reg[13]_0\(1),
      O => \logic_ram_reg_0_15_0_5_i_2__5_n_0\
    );
\logic_ram_reg_0_15_0_5_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxFifo_io_push_valid,
      I1 => \logic_ram_spinal_port1_reg[13]_0\(0),
      O => \logic_ram_reg_0_15_0_5_i_3__5_n_0\
    );
\logic_ram_reg_0_15_0_5_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxFifo_io_push_valid,
      I1 => \logic_ram_spinal_port1_reg[13]_0\(3),
      O => \logic_ram_reg_0_15_0_5_i_4__5_n_0\
    );
\logic_ram_reg_0_15_0_5_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxFifo_io_push_valid,
      I1 => \logic_ram_spinal_port1_reg[13]_0\(2),
      O => \logic_ram_reg_0_15_0_5_i_5__5_n_0\
    );
\logic_ram_reg_0_15_0_5_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxFifo_io_push_valid,
      I1 => \logic_ram_spinal_port1_reg[13]_0\(5),
      O => \logic_ram_reg_0_15_0_5_i_6__3_n_0\
    );
\logic_ram_reg_0_15_0_5_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxFifo_io_push_valid,
      I1 => \logic_ram_spinal_port1_reg[13]_0\(4),
      O => \logic_ram_reg_0_15_0_5_i_7__3_n_0\
    );
\logic_ram_reg_0_15_0_5_i_8__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4F44"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(2),
      I1 => logic_pop_sync_popReg(2),
      I2 => \logic_ptr_push_reg__0\(1),
      I3 => logic_pop_sync_popReg(1),
      I4 => \logic_ram_reg_0_15_0_5_i_11__0_n_0\,
      O => \logic_ram_reg_0_15_0_5_i_8__6_n_0\
    );
\logic_ram_reg_0_15_0_5_i_9__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(2),
      I1 => logic_pop_sync_popReg(2),
      O => \logic_ram_reg_0_15_0_5_i_9__4_n_0\
    );
logic_ram_reg_0_15_12_15: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \logic_ptr_push_reg__0\(3 downto 0),
      DIA(1) => \logic_ram_reg_0_15_12_15_i_1__3_n_0\,
      DIA(0) => \logic_ram_reg_0_15_12_15_i_2__3_n_0\,
      DIB(1) => \logic_ram_reg_0_15_12_15_i_3__3_n_0\,
      DIB(0) => \logic_ram_reg_0_15_12_15_i_4__3_n_0\,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \logic_ram_spinal_port10__1\(13 downto 12),
      DOB(1 downto 0) => \logic_ram_spinal_port10__1\(15 downto 14),
      DOC(1 downto 0) => NLW_logic_ram_reg_0_15_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_logic_ram_reg_0_15_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \io_push_fire__1\
    );
\logic_ram_reg_0_15_12_15_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxFifo_io_push_valid,
      I1 => \logic_ram_spinal_port1_reg[13]_0\(13),
      O => \logic_ram_reg_0_15_12_15_i_1__3_n_0\
    );
\logic_ram_reg_0_15_12_15_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxFifo_io_push_valid,
      I1 => \logic_ram_spinal_port1_reg[13]_0\(12),
      O => \logic_ram_reg_0_15_12_15_i_2__3_n_0\
    );
\logic_ram_reg_0_15_12_15_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxFifo_io_push_valid,
      I1 => \logic_ram_spinal_port1_reg[13]_0\(15),
      O => \logic_ram_reg_0_15_12_15_i_3__3_n_0\
    );
\logic_ram_reg_0_15_12_15_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxFifo_io_push_valid,
      I1 => \logic_ram_spinal_port1_reg[13]_0\(14),
      O => \logic_ram_reg_0_15_12_15_i_4__3_n_0\
    );
logic_ram_reg_0_15_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \logic_ptr_push_reg__0\(3 downto 0),
      DIA(1) => \logic_ram_reg_0_15_6_11_i_1__3_n_0\,
      DIA(0) => \logic_ram_reg_0_15_6_11_i_2__3_n_0\,
      DIB(1) => \logic_ram_reg_0_15_6_11_i_3__3_n_0\,
      DIB(0) => \logic_ram_reg_0_15_6_11_i_4__3_n_0\,
      DIC(1) => \logic_ram_reg_0_15_6_11_i_5__3_n_0\,
      DIC(0) => \logic_ram_reg_0_15_6_11_i_6__3_n_0\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \logic_ram_spinal_port10__1\(7 downto 6),
      DOB(1 downto 0) => \logic_ram_spinal_port10__1\(9 downto 8),
      DOC(1 downto 0) => \logic_ram_spinal_port10__1\(11 downto 10),
      DOD(1 downto 0) => NLW_logic_ram_reg_0_15_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \io_push_fire__1\
    );
\logic_ram_reg_0_15_6_11_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxFifo_io_push_valid,
      I1 => \logic_ram_spinal_port1_reg[13]_0\(7),
      O => \logic_ram_reg_0_15_6_11_i_1__3_n_0\
    );
\logic_ram_reg_0_15_6_11_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxFifo_io_push_valid,
      I1 => \logic_ram_spinal_port1_reg[13]_0\(6),
      O => \logic_ram_reg_0_15_6_11_i_2__3_n_0\
    );
\logic_ram_reg_0_15_6_11_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxFifo_io_push_valid,
      I1 => \logic_ram_spinal_port1_reg[13]_0\(9),
      O => \logic_ram_reg_0_15_6_11_i_3__3_n_0\
    );
\logic_ram_reg_0_15_6_11_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxFifo_io_push_valid,
      I1 => \logic_ram_spinal_port1_reg[13]_0\(8),
      O => \logic_ram_reg_0_15_6_11_i_4__3_n_0\
    );
\logic_ram_reg_0_15_6_11_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxFifo_io_push_valid,
      I1 => \logic_ram_spinal_port1_reg[13]_0\(11),
      O => \logic_ram_reg_0_15_6_11_i_5__3_n_0\
    );
\logic_ram_reg_0_15_6_11_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxFifo_io_push_valid,
      I1 => \logic_ram_spinal_port1_reg[13]_0\(10),
      O => \logic_ram_reg_0_15_6_11_i_6__3_n_0\
    );
\logic_ram_spinal_port1[15]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2222222"
    )
        port map (
      I0 => logic_pop_addressGen_valid,
      I1 => logic_pop_addressGen_rValid_reg_n_0,
      I2 => io_apb_PADDR(0),
      I3 => logic_pop_addressGen_rValid_reg_0,
      I4 => \logic_ram_spinal_port1[15]_i_3__6_n_0\,
      O => logic_pop_sync_readPort_cmd_valid
    );
\logic_ram_spinal_port1[15]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \logic_ram_spinal_port1[15]_i_4__1_n_0\,
      I1 => logic_ptr_pop_reg(0),
      I2 => \logic_ptr_push_reg__0\(0),
      I3 => logic_ptr_pop_reg(1),
      I4 => \logic_ptr_push_reg__0\(1),
      O => logic_pop_addressGen_valid
    );
\logic_ram_spinal_port1[15]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => io_apb_PADDR(2),
      I1 => io_apb_decoder_io_output_PSEL(0),
      I2 => io_apb_PENABLE,
      I3 => io_apb_PWRITE,
      I4 => Q(0),
      O => \logic_ram_spinal_port1[15]_i_3__6_n_0\
    );
\logic_ram_spinal_port1[15]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => logic_ptr_pop_reg(3),
      I1 => \logic_ptr_push_reg__0\(3),
      I2 => logic_ptr_pop_reg(4),
      I3 => \logic_ptr_push_reg__0__0\(4),
      I4 => \logic_ptr_push_reg__0\(2),
      I5 => logic_ptr_pop_reg(2),
      O => \logic_ram_spinal_port1[15]_i_4__1_n_0\
    );
\logic_ram_spinal_port1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(0),
      Q => \logic_ram_spinal_port1_reg_n_0_[0]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(10),
      Q => \logic_ram_spinal_port1_reg_n_0_[10]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(11),
      Q => \logic_ram_spinal_port1_reg_n_0_[11]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(12),
      Q => \logic_ram_spinal_port1_reg_n_0_[12]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(13),
      Q => \logic_ram_spinal_port1_reg_n_0_[13]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(14),
      Q => \logic_ram_spinal_port1_reg_n_0_[14]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(15),
      Q => \logic_ram_spinal_port1_reg_n_0_[15]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(1),
      Q => \logic_ram_spinal_port1_reg_n_0_[1]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(2),
      Q => \logic_ram_spinal_port1_reg_n_0_[2]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(3),
      Q => \logic_ram_spinal_port1_reg_n_0_[3]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(4),
      Q => \logic_ram_spinal_port1_reg_n_0_[4]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(5),
      Q => \logic_ram_spinal_port1_reg_n_0_[5]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(6),
      Q => \logic_ram_spinal_port1_reg_n_0_[6]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(7),
      Q => \logic_ram_spinal_port1_reg_n_0_[7]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(8),
      Q => \logic_ram_spinal_port1_reg_n_0_[8]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(9),
      Q => \logic_ram_spinal_port1_reg_n_0_[9]\,
      R => '0'
    );
\selIndex[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => io_apb_PADDR(2),
      I1 => io_apb_PSEL(0),
      I2 => io_apb_PADDR(6),
      I3 => io_apb_PADDR(5),
      I4 => io_apb_PADDR(3),
      I5 => io_apb_PADDR(4),
      O => \^io_apb_paddr[12]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_StreamFifo_4_12 is
  port (
    \FSM_onehot_spiMaster_state_reg[2]\ : out STD_LOGIC;
    \ctrl_doWrite__0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \spiMaster_sclkToggle__6\ : out STD_LOGIC;
    io_apb_PADDR_0_sp_1 : out STD_LOGIC;
    \spiMaster_txShiftReg_reg[14]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_onehot_spiMaster_state_reg[1]\ : out STD_LOGIC;
    \FSM_onehot_spiMaster_state_reg[1]_0\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    rxFifo_io_push_valid : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \FSM_onehot_spiMaster_state_reg[2]_0\ : in STD_LOGIC;
    \FSM_onehot_spiMaster_state_reg[0]\ : in STD_LOGIC;
    \FSM_onehot_spiMaster_state_reg[2]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \logic_ptr_push_reg[0]_0\ : in STD_LOGIC;
    io_apb_PADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    logic_pop_addressGen_rValid_reg_0 : in STD_LOGIC;
    \spiMaster_txShiftReg_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    logic_pop_addressGen_rValid_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    io_apb_PWDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    io_apb_PENABLE : in STD_LOGIC;
    io_apb_PWRITE : in STD_LOGIC;
    io_apb_decoder_io_output_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    \spiMaster_txShiftReg_reg[8]\ : in STD_LOGIC;
    \spiMaster_txShiftReg_reg[14]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \spiMaster_txShiftReg_reg[8]_0\ : in STD_LOGIC;
    \spiMaster_txShiftReg_reg[7]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_Apb3Periph_0_0_StreamFifo_4_12 : entity is "StreamFifo";
end sys_Apb3Periph_0_0_StreamFifo_4_12;

architecture STRUCTURE of sys_Apb3Periph_0_0_StreamFifo_4_12 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_spiMaster_state[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \SR[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \^ctrl_dowrite__0\ : STD_LOGIC;
  signal io_apb_PADDR_0_sn_1 : STD_LOGIC;
  signal \io_push_fire__0\ : STD_LOGIC;
  signal \logic_pop_addressGen_rValid_i_1__7_n_0\ : STD_LOGIC;
  signal logic_pop_addressGen_valid : STD_LOGIC;
  signal logic_pop_sync_popReg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \logic_pop_sync_popReg[4]_i_3__2_n_0\ : STD_LOGIC;
  signal logic_pop_sync_readArbitation_fire : STD_LOGIC;
  signal logic_pop_sync_readPort_cmd_valid : STD_LOGIC;
  signal \logic_ptr_pop0__1\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \logic_ptr_pop[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \logic_ptr_pop[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \logic_ptr_pop[2]_i_1__9_n_0\ : STD_LOGIC;
  signal \logic_ptr_pop[3]_i_1__9_n_0\ : STD_LOGIC;
  signal logic_ptr_pop_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \logic_ptr_push0__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \logic_ptr_push_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \logic_ptr_push_reg__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \logic_ram_reg_0_15_0_5_i_2__4_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_3__4_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_4__4_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_5__4_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_6__2_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_7__2_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_8__5_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_12_15_i_1__2_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_12_15_i_2__2_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_12_15_i_3__2_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_12_15_i_4__2_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_6_11_i_1__2_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_6_11_i_2__2_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_6_11_i_3__2_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_6_11_i_4__2_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_6_11_i_5__2_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_6_11_i_6__2_n_0\ : STD_LOGIC;
  signal \logic_ram_spinal_port10__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \logic_ram_spinal_port1[15]_i_3__5_n_0\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[0]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[10]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[11]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[12]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[13]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[14]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[15]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[1]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[2]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[3]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[4]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[5]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[6]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[7]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[8]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[9]\ : STD_LOGIC;
  signal \^spimaster_sclktoggle__6\ : STD_LOGIC;
  signal txFifo_io_pop_valid : STD_LOGIC;
  signal NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_logic_ram_reg_0_15_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_logic_ram_reg_0_15_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_logic_ram_reg_0_15_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \logic_ptr_pop[0]_i_1__9\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \logic_ptr_pop[1]_i_1__9\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \logic_ptr_pop[2]_i_1__9\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \logic_ptr_pop[3]_i_1__9\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \logic_ptr_pop[4]_i_1__9\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \logic_ptr_push[1]_i_1__9\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \logic_ptr_push[2]_i_1__9\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \logic_ptr_push[3]_i_1__9\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \logic_ptr_push[4]_i_1__9\ : label is "soft_lutpair166";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of logic_ram_reg_0_15_0_5 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of logic_ram_reg_0_15_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of logic_ram_reg_0_15_0_5 : label is 15;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of logic_ram_reg_0_15_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of logic_ram_reg_0_15_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of logic_ram_reg_0_15_12_15 : label is "";
  attribute ram_addr_begin of logic_ram_reg_0_15_12_15 : label is 0;
  attribute ram_addr_end of logic_ram_reg_0_15_12_15 : label is 15;
  attribute ram_slice_begin of logic_ram_reg_0_15_12_15 : label is 12;
  attribute ram_slice_end of logic_ram_reg_0_15_12_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of logic_ram_reg_0_15_6_11 : label is "";
  attribute ram_addr_begin of logic_ram_reg_0_15_6_11 : label is 0;
  attribute ram_addr_end of logic_ram_reg_0_15_6_11 : label is 15;
  attribute ram_slice_begin of logic_ram_reg_0_15_6_11 : label is 6;
  attribute ram_slice_end of logic_ram_reg_0_15_6_11 : label is 11;
  attribute SOFT_HLUTNM of \logic_ram_spinal_port1[15]_i_2__5\ : label is "soft_lutpair165";
begin
  D(0) <= \^d\(0);
  \ctrl_doWrite__0\ <= \^ctrl_dowrite__0\;
  io_apb_PADDR_0_sp_1 <= io_apb_PADDR_0_sn_1;
  \spiMaster_sclkToggle__6\ <= \^spimaster_sclktoggle__6\;
\CR1[15]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => io_apb_PENABLE,
      I1 => io_apb_PWRITE,
      I2 => io_apb_decoder_io_output_PSEL(0),
      I3 => io_apb_PADDR(6),
      O => \^ctrl_dowrite__0\
    );
\FSM_onehot_spiMaster_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FBF3FBF0F8F0F8"
    )
        port map (
      I0 => \FSM_onehot_spiMaster_state_reg[2]_1\,
      I1 => \FSM_onehot_spiMaster_state[2]_i_2__0_n_0\,
      I2 => rxFifo_io_push_valid,
      I3 => p_0_in,
      I4 => \FSM_onehot_spiMaster_state_reg[2]_0\,
      I5 => \FSM_onehot_spiMaster_state_reg[0]\,
      O => \FSM_onehot_spiMaster_state_reg[1]_0\
    );
\FSM_onehot_spiMaster_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0111FEEE0000"
    )
        port map (
      I0 => \FSM_onehot_spiMaster_state[2]_i_2__0_n_0\,
      I1 => rxFifo_io_push_valid,
      I2 => p_0_in,
      I3 => \FSM_onehot_spiMaster_state_reg[2]_0\,
      I4 => \FSM_onehot_spiMaster_state_reg[0]\,
      I5 => \FSM_onehot_spiMaster_state_reg[2]_1\,
      O => \FSM_onehot_spiMaster_state_reg[2]\
    );
\FSM_onehot_spiMaster_state[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00A800"
    )
        port map (
      I0 => \FSM_onehot_spiMaster_state_reg[2]_1\,
      I1 => \FSM_onehot_spiMaster_state[2]_i_2__0_n_0\,
      I2 => rxFifo_io_push_valid,
      I3 => p_0_in,
      I4 => \FSM_onehot_spiMaster_state_reg[2]_0\,
      O => \FSM_onehot_spiMaster_state_reg[1]\
    );
\FSM_onehot_spiMaster_state[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000000"
    )
        port map (
      I0 => \spiMaster_txShiftReg_reg[15]\(1),
      I1 => logic_pop_addressGen_rValid_reg_0,
      I2 => \FSM_onehot_spiMaster_state_reg[0]\,
      I3 => txFifo_io_pop_valid,
      I4 => \^spimaster_sclktoggle__6\,
      O => \FSM_onehot_spiMaster_state[2]_i_2__0_n_0\
    );
\SR[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \SR[1]_i_2__1_n_0\,
      I1 => logic_pop_sync_popReg(2),
      I2 => \logic_ptr_push_reg__0\(2),
      I3 => logic_pop_sync_popReg(1),
      I4 => \logic_ptr_push_reg__0\(1),
      O => \^d\(0)
    );
\SR[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F66FFFFFFFFFF66F"
    )
        port map (
      I0 => logic_pop_sync_popReg(3),
      I1 => \logic_ptr_push_reg__0\(3),
      I2 => logic_pop_sync_popReg(4),
      I3 => \logic_ptr_push_reg__0__0\(4),
      I4 => \logic_ptr_push_reg__0\(0),
      I5 => logic_pop_sync_popReg(0),
      O => \SR[1]_i_2__1_n_0\
    );
\logic_pop_addressGen_rValid_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFBFAAAAAAAA"
    )
        port map (
      I0 => logic_pop_addressGen_valid,
      I1 => \^spimaster_sclktoggle__6\,
      I2 => \FSM_onehot_spiMaster_state_reg[0]\,
      I3 => logic_pop_addressGen_rValid_reg_0,
      I4 => \spiMaster_txShiftReg_reg[15]\(1),
      I5 => txFifo_io_pop_valid,
      O => \logic_pop_addressGen_rValid_i_1__7_n_0\
    );
logic_pop_addressGen_rValid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \logic_pop_addressGen_rValid_i_1__7_n_0\,
      Q => txFifo_io_pop_valid
    );
\logic_pop_sync_popReg[4]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000080"
    )
        port map (
      I0 => \^spimaster_sclktoggle__6\,
      I1 => txFifo_io_pop_valid,
      I2 => \FSM_onehot_spiMaster_state_reg[0]\,
      I3 => logic_pop_addressGen_rValid_reg_0,
      I4 => \spiMaster_txShiftReg_reg[15]\(1),
      O => logic_pop_sync_readArbitation_fire
    );
\logic_pop_sync_popReg[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => logic_pop_addressGen_rValid_reg_1(0),
      I1 => logic_pop_addressGen_rValid_reg_1(1),
      I2 => logic_pop_addressGen_rValid_reg_1(6),
      I3 => logic_pop_addressGen_rValid_reg_1(7),
      I4 => \logic_pop_sync_popReg[4]_i_3__2_n_0\,
      O => \^spimaster_sclktoggle__6\
    );
\logic_pop_sync_popReg[4]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => logic_pop_addressGen_rValid_reg_1(3),
      I1 => logic_pop_addressGen_rValid_reg_1(2),
      I2 => logic_pop_addressGen_rValid_reg_1(5),
      I3 => logic_pop_addressGen_rValid_reg_1(4),
      O => \logic_pop_sync_popReg[4]_i_3__2_n_0\
    );
\logic_pop_sync_popReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(0),
      Q => logic_pop_sync_popReg(0)
    );
\logic_pop_sync_popReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(1),
      Q => logic_pop_sync_popReg(1)
    );
\logic_pop_sync_popReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(2),
      Q => logic_pop_sync_popReg(2)
    );
\logic_pop_sync_popReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(3),
      Q => logic_pop_sync_popReg(3)
    );
\logic_pop_sync_popReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(4),
      Q => logic_pop_sync_popReg(4)
    );
\logic_ptr_pop[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => logic_ptr_pop_reg(0),
      O => \logic_ptr_pop[0]_i_1__9_n_0\
    );
\logic_ptr_pop[1]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => logic_ptr_pop_reg(0),
      I1 => logic_ptr_pop_reg(1),
      O => \logic_ptr_pop[1]_i_1__9_n_0\
    );
\logic_ptr_pop[2]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => logic_ptr_pop_reg(0),
      I1 => logic_ptr_pop_reg(1),
      I2 => logic_ptr_pop_reg(2),
      O => \logic_ptr_pop[2]_i_1__9_n_0\
    );
\logic_ptr_pop[3]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => logic_ptr_pop_reg(1),
      I1 => logic_ptr_pop_reg(0),
      I2 => logic_ptr_pop_reg(2),
      I3 => logic_ptr_pop_reg(3),
      O => \logic_ptr_pop[3]_i_1__9_n_0\
    );
\logic_ptr_pop[4]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => logic_ptr_pop_reg(2),
      I1 => logic_ptr_pop_reg(0),
      I2 => logic_ptr_pop_reg(1),
      I3 => logic_ptr_pop_reg(3),
      I4 => logic_ptr_pop_reg(4),
      O => \logic_ptr_pop0__1\(4)
    );
\logic_ptr_pop_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[0]_i_1__9_n_0\,
      Q => logic_ptr_pop_reg(0)
    );
\logic_ptr_pop_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[1]_i_1__9_n_0\,
      Q => logic_ptr_pop_reg(1)
    );
\logic_ptr_pop_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[2]_i_1__9_n_0\,
      Q => logic_ptr_pop_reg(2)
    );
\logic_ptr_pop_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[3]_i_1__9_n_0\,
      Q => logic_ptr_pop_reg(3)
    );
\logic_ptr_pop_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop0__1\(4),
      Q => logic_ptr_pop_reg(4)
    );
\logic_ptr_push[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      O => \logic_ptr_push0__1\(0)
    );
\logic_ptr_push[1]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      I1 => \logic_ptr_push_reg__0\(1),
      O => \logic_ptr_push0__1\(1)
    );
\logic_ptr_push[2]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      I1 => \logic_ptr_push_reg__0\(1),
      I2 => \logic_ptr_push_reg__0\(2),
      O => \logic_ptr_push0__1\(2)
    );
\logic_ptr_push[3]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(1),
      I1 => \logic_ptr_push_reg__0\(0),
      I2 => \logic_ptr_push_reg__0\(2),
      I3 => \logic_ptr_push_reg__0\(3),
      O => \logic_ptr_push0__1\(3)
    );
\logic_ptr_push[4]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(2),
      I1 => \logic_ptr_push_reg__0\(0),
      I2 => \logic_ptr_push_reg__0\(1),
      I3 => \logic_ptr_push_reg__0\(3),
      I4 => \logic_ptr_push_reg__0__0\(4),
      O => \logic_ptr_push0__1\(4)
    );
\logic_ptr_push_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__0\,
      CLR => reset,
      D => \logic_ptr_push0__1\(0),
      Q => \logic_ptr_push_reg__0\(0)
    );
\logic_ptr_push_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__0\,
      CLR => reset,
      D => \logic_ptr_push0__1\(1),
      Q => \logic_ptr_push_reg__0\(1)
    );
\logic_ptr_push_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__0\,
      CLR => reset,
      D => \logic_ptr_push0__1\(2),
      Q => \logic_ptr_push_reg__0\(2)
    );
\logic_ptr_push_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__0\,
      CLR => reset,
      D => \logic_ptr_push0__1\(3),
      Q => \logic_ptr_push_reg__0\(3)
    );
\logic_ptr_push_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__0\,
      CLR => reset,
      D => \logic_ptr_push0__1\(4),
      Q => \logic_ptr_push_reg__0__0\(4)
    );
logic_ram_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \logic_ptr_push_reg__0\(3 downto 0),
      DIA(1) => \logic_ram_reg_0_15_0_5_i_2__4_n_0\,
      DIA(0) => \logic_ram_reg_0_15_0_5_i_3__4_n_0\,
      DIB(1) => \logic_ram_reg_0_15_0_5_i_4__4_n_0\,
      DIB(0) => \logic_ram_reg_0_15_0_5_i_5__4_n_0\,
      DIC(1) => \logic_ram_reg_0_15_0_5_i_6__2_n_0\,
      DIC(0) => \logic_ram_reg_0_15_0_5_i_7__2_n_0\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \logic_ram_spinal_port10__0\(1 downto 0),
      DOB(1 downto 0) => \logic_ram_spinal_port10__0\(3 downto 2),
      DOC(1 downto 0) => \logic_ram_spinal_port10__0\(5 downto 4),
      DOD(1 downto 0) => NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \io_push_fire__0\
    );
\logic_ram_reg_0_15_0_5_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^ctrl_dowrite__0\,
      I1 => Q(0),
      I2 => \logic_ptr_push_reg[0]_0\,
      I3 => io_apb_PADDR(2),
      I4 => \^d\(0),
      O => \io_push_fire__0\
    );
\logic_ram_reg_0_15_0_5_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__5_n_0\,
      I1 => io_apb_PWDATA(1),
      O => \logic_ram_reg_0_15_0_5_i_2__4_n_0\
    );
\logic_ram_reg_0_15_0_5_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__5_n_0\,
      I1 => io_apb_PWDATA(0),
      O => \logic_ram_reg_0_15_0_5_i_3__4_n_0\
    );
\logic_ram_reg_0_15_0_5_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__5_n_0\,
      I1 => io_apb_PWDATA(3),
      O => \logic_ram_reg_0_15_0_5_i_4__4_n_0\
    );
\logic_ram_reg_0_15_0_5_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__5_n_0\,
      I1 => io_apb_PWDATA(2),
      O => \logic_ram_reg_0_15_0_5_i_5__4_n_0\
    );
\logic_ram_reg_0_15_0_5_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__5_n_0\,
      I1 => io_apb_PWDATA(5),
      O => \logic_ram_reg_0_15_0_5_i_6__2_n_0\
    );
\logic_ram_reg_0_15_0_5_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__5_n_0\,
      I1 => io_apb_PWDATA(4),
      O => \logic_ram_reg_0_15_0_5_i_7__2_n_0\
    );
\logic_ram_reg_0_15_0_5_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Q(0),
      I1 => io_apb_PENABLE,
      I2 => io_apb_PWRITE,
      I3 => io_apb_decoder_io_output_PSEL(0),
      I4 => io_apb_PADDR(6),
      I5 => io_apb_PADDR_0_sn_1,
      O => \logic_ram_reg_0_15_0_5_i_8__5_n_0\
    );
\logic_ram_reg_0_15_0_5_i_9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => io_apb_PADDR(1),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(4),
      I4 => io_apb_PADDR(3),
      I5 => io_apb_PADDR(5),
      O => io_apb_PADDR_0_sn_1
    );
logic_ram_reg_0_15_12_15: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \logic_ptr_push_reg__0\(3 downto 0),
      DIA(1) => \logic_ram_reg_0_15_12_15_i_1__2_n_0\,
      DIA(0) => \logic_ram_reg_0_15_12_15_i_2__2_n_0\,
      DIB(1) => \logic_ram_reg_0_15_12_15_i_3__2_n_0\,
      DIB(0) => \logic_ram_reg_0_15_12_15_i_4__2_n_0\,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \logic_ram_spinal_port10__0\(13 downto 12),
      DOB(1 downto 0) => \logic_ram_spinal_port10__0\(15 downto 14),
      DOC(1 downto 0) => NLW_logic_ram_reg_0_15_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_logic_ram_reg_0_15_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \io_push_fire__0\
    );
\logic_ram_reg_0_15_12_15_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__5_n_0\,
      I1 => io_apb_PWDATA(13),
      O => \logic_ram_reg_0_15_12_15_i_1__2_n_0\
    );
\logic_ram_reg_0_15_12_15_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__5_n_0\,
      I1 => io_apb_PWDATA(12),
      O => \logic_ram_reg_0_15_12_15_i_2__2_n_0\
    );
\logic_ram_reg_0_15_12_15_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__5_n_0\,
      I1 => io_apb_PWDATA(15),
      O => \logic_ram_reg_0_15_12_15_i_3__2_n_0\
    );
\logic_ram_reg_0_15_12_15_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__5_n_0\,
      I1 => io_apb_PWDATA(14),
      O => \logic_ram_reg_0_15_12_15_i_4__2_n_0\
    );
logic_ram_reg_0_15_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \logic_ptr_push_reg__0\(3 downto 0),
      DIA(1) => \logic_ram_reg_0_15_6_11_i_1__2_n_0\,
      DIA(0) => \logic_ram_reg_0_15_6_11_i_2__2_n_0\,
      DIB(1) => \logic_ram_reg_0_15_6_11_i_3__2_n_0\,
      DIB(0) => \logic_ram_reg_0_15_6_11_i_4__2_n_0\,
      DIC(1) => \logic_ram_reg_0_15_6_11_i_5__2_n_0\,
      DIC(0) => \logic_ram_reg_0_15_6_11_i_6__2_n_0\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \logic_ram_spinal_port10__0\(7 downto 6),
      DOB(1 downto 0) => \logic_ram_spinal_port10__0\(9 downto 8),
      DOC(1 downto 0) => \logic_ram_spinal_port10__0\(11 downto 10),
      DOD(1 downto 0) => NLW_logic_ram_reg_0_15_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \io_push_fire__0\
    );
\logic_ram_reg_0_15_6_11_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__5_n_0\,
      I1 => io_apb_PWDATA(7),
      O => \logic_ram_reg_0_15_6_11_i_1__2_n_0\
    );
\logic_ram_reg_0_15_6_11_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__5_n_0\,
      I1 => io_apb_PWDATA(6),
      O => \logic_ram_reg_0_15_6_11_i_2__2_n_0\
    );
\logic_ram_reg_0_15_6_11_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__5_n_0\,
      I1 => io_apb_PWDATA(9),
      O => \logic_ram_reg_0_15_6_11_i_3__2_n_0\
    );
\logic_ram_reg_0_15_6_11_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__5_n_0\,
      I1 => io_apb_PWDATA(8),
      O => \logic_ram_reg_0_15_6_11_i_4__2_n_0\
    );
\logic_ram_reg_0_15_6_11_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__5_n_0\,
      I1 => io_apb_PWDATA(11),
      O => \logic_ram_reg_0_15_6_11_i_5__2_n_0\
    );
\logic_ram_reg_0_15_6_11_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__5_n_0\,
      I1 => io_apb_PWDATA(10),
      O => \logic_ram_reg_0_15_6_11_i_6__2_n_0\
    );
\logic_ram_spinal_port1[15]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A22A222222222222"
    )
        port map (
      I0 => logic_pop_addressGen_valid,
      I1 => txFifo_io_pop_valid,
      I2 => \spiMaster_txShiftReg_reg[15]\(1),
      I3 => logic_pop_addressGen_rValid_reg_0,
      I4 => \FSM_onehot_spiMaster_state_reg[0]\,
      I5 => \^spimaster_sclktoggle__6\,
      O => logic_pop_sync_readPort_cmd_valid
    );
\logic_ram_spinal_port1[15]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \logic_ram_spinal_port1[15]_i_3__5_n_0\,
      I1 => logic_ptr_pop_reg(0),
      I2 => \logic_ptr_push_reg__0\(0),
      I3 => logic_ptr_pop_reg(1),
      I4 => \logic_ptr_push_reg__0\(1),
      O => logic_pop_addressGen_valid
    );
\logic_ram_spinal_port1[15]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => logic_ptr_pop_reg(3),
      I1 => \logic_ptr_push_reg__0\(3),
      I2 => logic_ptr_pop_reg(4),
      I3 => \logic_ptr_push_reg__0__0\(4),
      I4 => \logic_ptr_push_reg__0\(2),
      I5 => logic_ptr_pop_reg(2),
      O => \logic_ram_spinal_port1[15]_i_3__5_n_0\
    );
\logic_ram_spinal_port1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(0),
      Q => \logic_ram_spinal_port1_reg_n_0_[0]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(10),
      Q => \logic_ram_spinal_port1_reg_n_0_[10]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(11),
      Q => \logic_ram_spinal_port1_reg_n_0_[11]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(12),
      Q => \logic_ram_spinal_port1_reg_n_0_[12]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(13),
      Q => \logic_ram_spinal_port1_reg_n_0_[13]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(14),
      Q => \logic_ram_spinal_port1_reg_n_0_[14]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(15),
      Q => \logic_ram_spinal_port1_reg_n_0_[15]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(1),
      Q => \logic_ram_spinal_port1_reg_n_0_[1]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(2),
      Q => \logic_ram_spinal_port1_reg_n_0_[2]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(3),
      Q => \logic_ram_spinal_port1_reg_n_0_[3]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(4),
      Q => \logic_ram_spinal_port1_reg_n_0_[4]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(5),
      Q => \logic_ram_spinal_port1_reg_n_0_[5]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(6),
      Q => \logic_ram_spinal_port1_reg_n_0_[6]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(7),
      Q => \logic_ram_spinal_port1_reg_n_0_[7]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(8),
      Q => \logic_ram_spinal_port1_reg_n_0_[8]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(9),
      Q => \logic_ram_spinal_port1_reg_n_0_[9]\,
      R => '0'
    );
\spiMaster_txBitCnt[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAEAEEAAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_spiMaster_state[2]_i_2__0_n_0\,
      I1 => \^spimaster_sclktoggle__6\,
      I2 => logic_pop_addressGen_rValid_reg_0,
      I3 => \spiMaster_txShiftReg_reg[15]\(1),
      I4 => \spiMaster_txShiftReg_reg[15]\(0),
      I5 => \FSM_onehot_spiMaster_state_reg[2]_1\,
      O => E(0)
    );
\spiMaster_txShiftReg[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => \spiMaster_txShiftReg_reg[14]_0\(1),
      I1 => \spiMaster_txShiftReg_reg[15]\(2),
      I2 => \FSM_onehot_spiMaster_state_reg[2]_1\,
      I3 => \FSM_onehot_spiMaster_state_reg[0]\,
      I4 => \logic_ram_spinal_port1_reg_n_0_[0]\,
      O => \spiMaster_txShiftReg_reg[14]\(0)
    );
\spiMaster_txShiftReg[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \logic_ram_spinal_port1_reg_n_0_[10]\,
      I1 => \FSM_onehot_spiMaster_state_reg[0]\,
      I2 => \spiMaster_txShiftReg_reg[8]\,
      I3 => \spiMaster_txShiftReg_reg[14]_0\(9),
      I4 => \spiMaster_txShiftReg_reg[14]_0\(11),
      I5 => \spiMaster_txShiftReg_reg[8]_0\,
      O => \spiMaster_txShiftReg_reg[14]\(10)
    );
\spiMaster_txShiftReg[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \logic_ram_spinal_port1_reg_n_0_[11]\,
      I1 => \FSM_onehot_spiMaster_state_reg[0]\,
      I2 => \spiMaster_txShiftReg_reg[8]\,
      I3 => \spiMaster_txShiftReg_reg[14]_0\(10),
      I4 => \spiMaster_txShiftReg_reg[14]_0\(12),
      I5 => \spiMaster_txShiftReg_reg[8]_0\,
      O => \spiMaster_txShiftReg_reg[14]\(11)
    );
\spiMaster_txShiftReg[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \logic_ram_spinal_port1_reg_n_0_[12]\,
      I1 => \FSM_onehot_spiMaster_state_reg[0]\,
      I2 => \spiMaster_txShiftReg_reg[8]\,
      I3 => \spiMaster_txShiftReg_reg[14]_0\(11),
      I4 => \spiMaster_txShiftReg_reg[14]_0\(13),
      I5 => \spiMaster_txShiftReg_reg[8]_0\,
      O => \spiMaster_txShiftReg_reg[14]\(12)
    );
\spiMaster_txShiftReg[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \logic_ram_spinal_port1_reg_n_0_[13]\,
      I1 => \FSM_onehot_spiMaster_state_reg[0]\,
      I2 => \spiMaster_txShiftReg_reg[8]\,
      I3 => \spiMaster_txShiftReg_reg[14]_0\(12),
      I4 => \spiMaster_txShiftReg_reg[14]_0\(14),
      I5 => \spiMaster_txShiftReg_reg[8]_0\,
      O => \spiMaster_txShiftReg_reg[14]\(13)
    );
\spiMaster_txShiftReg[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \logic_ram_spinal_port1_reg_n_0_[14]\,
      I1 => \FSM_onehot_spiMaster_state_reg[0]\,
      I2 => \spiMaster_txShiftReg_reg[8]\,
      I3 => \spiMaster_txShiftReg_reg[14]_0\(13),
      I4 => \spiMaster_txShiftReg_reg[14]_0\(15),
      I5 => \spiMaster_txShiftReg_reg[8]_0\,
      O => \spiMaster_txShiftReg_reg[14]\(14)
    );
\spiMaster_txShiftReg[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF200020002000"
    )
        port map (
      I0 => \spiMaster_txShiftReg_reg[14]_0\(14),
      I1 => \spiMaster_txShiftReg_reg[15]\(2),
      I2 => \spiMaster_txShiftReg_reg[15]\(3),
      I3 => \FSM_onehot_spiMaster_state_reg[2]_1\,
      I4 => \FSM_onehot_spiMaster_state_reg[0]\,
      I5 => \logic_ram_spinal_port1_reg_n_0_[15]\,
      O => \spiMaster_txShiftReg_reg[14]\(15)
    );
\spiMaster_txShiftReg[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => \logic_ram_spinal_port1_reg_n_0_[1]\,
      I1 => \FSM_onehot_spiMaster_state_reg[0]\,
      I2 => \spiMaster_txShiftReg_reg[14]_0\(0),
      I3 => \spiMaster_txShiftReg_reg[14]_0\(2),
      I4 => \spiMaster_txShiftReg_reg[15]\(2),
      I5 => \FSM_onehot_spiMaster_state_reg[2]_1\,
      O => \spiMaster_txShiftReg_reg[14]\(1)
    );
\spiMaster_txShiftReg[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => \logic_ram_spinal_port1_reg_n_0_[2]\,
      I1 => \FSM_onehot_spiMaster_state_reg[0]\,
      I2 => \spiMaster_txShiftReg_reg[14]_0\(1),
      I3 => \spiMaster_txShiftReg_reg[14]_0\(3),
      I4 => \spiMaster_txShiftReg_reg[15]\(2),
      I5 => \FSM_onehot_spiMaster_state_reg[2]_1\,
      O => \spiMaster_txShiftReg_reg[14]\(2)
    );
\spiMaster_txShiftReg[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => \logic_ram_spinal_port1_reg_n_0_[3]\,
      I1 => \FSM_onehot_spiMaster_state_reg[0]\,
      I2 => \spiMaster_txShiftReg_reg[14]_0\(2),
      I3 => \spiMaster_txShiftReg_reg[14]_0\(4),
      I4 => \spiMaster_txShiftReg_reg[15]\(2),
      I5 => \FSM_onehot_spiMaster_state_reg[2]_1\,
      O => \spiMaster_txShiftReg_reg[14]\(3)
    );
\spiMaster_txShiftReg[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => \logic_ram_spinal_port1_reg_n_0_[4]\,
      I1 => \FSM_onehot_spiMaster_state_reg[0]\,
      I2 => \spiMaster_txShiftReg_reg[14]_0\(3),
      I3 => \spiMaster_txShiftReg_reg[14]_0\(5),
      I4 => \spiMaster_txShiftReg_reg[15]\(2),
      I5 => \FSM_onehot_spiMaster_state_reg[2]_1\,
      O => \spiMaster_txShiftReg_reg[14]\(4)
    );
\spiMaster_txShiftReg[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => \logic_ram_spinal_port1_reg_n_0_[5]\,
      I1 => \FSM_onehot_spiMaster_state_reg[0]\,
      I2 => \spiMaster_txShiftReg_reg[14]_0\(4),
      I3 => \spiMaster_txShiftReg_reg[14]_0\(6),
      I4 => \spiMaster_txShiftReg_reg[15]\(2),
      I5 => \FSM_onehot_spiMaster_state_reg[2]_1\,
      O => \spiMaster_txShiftReg_reg[14]\(5)
    );
\spiMaster_txShiftReg[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => \logic_ram_spinal_port1_reg_n_0_[6]\,
      I1 => \FSM_onehot_spiMaster_state_reg[0]\,
      I2 => \spiMaster_txShiftReg_reg[14]_0\(5),
      I3 => \spiMaster_txShiftReg_reg[14]_0\(7),
      I4 => \spiMaster_txShiftReg_reg[15]\(2),
      I5 => \FSM_onehot_spiMaster_state_reg[2]_1\,
      O => \spiMaster_txShiftReg_reg[14]\(6)
    );
\spiMaster_txShiftReg[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \logic_ram_spinal_port1_reg_n_0_[7]\,
      I1 => \FSM_onehot_spiMaster_state_reg[0]\,
      I2 => \spiMaster_txShiftReg_reg[7]\,
      I3 => \spiMaster_txShiftReg_reg[14]_0\(6),
      I4 => \spiMaster_txShiftReg_reg[14]_0\(8),
      I5 => \spiMaster_txShiftReg_reg[8]_0\,
      O => \spiMaster_txShiftReg_reg[14]\(7)
    );
\spiMaster_txShiftReg[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \logic_ram_spinal_port1_reg_n_0_[8]\,
      I1 => \FSM_onehot_spiMaster_state_reg[0]\,
      I2 => \spiMaster_txShiftReg_reg[8]\,
      I3 => \spiMaster_txShiftReg_reg[14]_0\(7),
      I4 => \spiMaster_txShiftReg_reg[14]_0\(9),
      I5 => \spiMaster_txShiftReg_reg[8]_0\,
      O => \spiMaster_txShiftReg_reg[14]\(8)
    );
\spiMaster_txShiftReg[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \logic_ram_spinal_port1_reg_n_0_[9]\,
      I1 => \FSM_onehot_spiMaster_state_reg[0]\,
      I2 => \spiMaster_txShiftReg_reg[8]\,
      I3 => \spiMaster_txShiftReg_reg[14]_0\(8),
      I4 => \spiMaster_txShiftReg_reg[14]_0\(10),
      I5 => \spiMaster_txShiftReg_reg[8]_0\,
      O => \spiMaster_txShiftReg_reg[14]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_StreamFifo_4_13 is
  port (
    io_apb_PADDR_4_sp_1 : out STD_LOGIC;
    io_apb_PENABLE_0 : out STD_LOGIC;
    io_apb_PADDR_3_sp_1 : out STD_LOGIC;
    spiCtrl_io_apb_PRDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    io_apb_PADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    io_apb_PENABLE : in STD_LOGIC;
    io_apb_PWRITE : in STD_LOGIC;
    \logic_pop_sync_popReg_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \io_apb_PRDATA[0]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[0]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[0]_INST_0_i_3_1\ : in STD_LOGIC;
    selIndex : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_10_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \io_apb_PRDATA[0]_INST_0_i_7_0\ : in STD_LOGIC;
    \io_apb_PRDATA[0]_INST_0_i_7_1\ : in STD_LOGIC;
    \io_apb_PRDATA[0]_INST_0_i_7_2\ : in STD_LOGIC;
    \io_apb_PRDATA[1]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[1]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[1]_INST_0_i_7_0\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_10_1\ : in STD_LOGIC;
    \io_apb_PRDATA[2]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[2]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[2]_INST_0_i_7_0\ : in STD_LOGIC;
    \io_apb_PRDATA[3]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[3]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[3]_INST_0_i_7_0\ : in STD_LOGIC;
    \io_apb_PRDATA[4]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[4]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[4]_INST_0_i_7_0\ : in STD_LOGIC;
    \io_apb_PRDATA[5]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[5]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[5]_INST_0_i_7_0\ : in STD_LOGIC;
    \io_apb_PRDATA[6]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[6]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[6]_INST_0_i_7_0\ : in STD_LOGIC;
    \io_apb_PRDATA[7]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[7]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[7]_INST_0_i_7_0\ : in STD_LOGIC;
    \io_apb_PRDATA[8]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[8]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[8]_INST_0_i_7_0\ : in STD_LOGIC;
    \io_apb_PRDATA[9]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[9]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[9]_INST_0_i_7_0\ : in STD_LOGIC;
    \io_apb_PRDATA[10]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[10]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[10]_INST_0_i_7_0\ : in STD_LOGIC;
    \io_apb_PRDATA[11]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[11]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[11]_INST_0_i_7_0\ : in STD_LOGIC;
    \io_apb_PRDATA[12]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[12]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[12]_INST_0_i_7_0\ : in STD_LOGIC;
    \io_apb_PRDATA[13]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[13]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[13]_INST_0_i_7_0\ : in STD_LOGIC;
    \io_apb_PRDATA[14]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[14]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[14]_INST_0_i_7_0\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_10_2\ : in STD_LOGIC;
    rxFifo_io_push_valid : in STD_LOGIC;
    \logic_ram_spinal_port1_reg[13]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_Apb3Periph_0_0_StreamFifo_4_13 : entity is "StreamFifo";
end sys_Apb3Periph_0_0_StreamFifo_4_13;

architecture STRUCTURE of sys_Apb3Periph_0_0_StreamFifo_4_13 is
  signal \SR[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \SR[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \SR[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \SR[0]_i_5_n_0\ : STD_LOGIC;
  signal io_apb_PADDR_3_sn_1 : STD_LOGIC;
  signal io_apb_PADDR_4_sn_1 : STD_LOGIC;
  signal \^io_apb_penable_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[0]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[0]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[10]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[11]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[12]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[13]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[14]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[1]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[2]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[3]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[4]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[5]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[6]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[7]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[9]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \io_push_fire__2\ : STD_LOGIC;
  signal io_push_payload : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \logic_pop_addressGen_rValid_i_1__6_n_0\ : STD_LOGIC;
  signal logic_pop_addressGen_rValid_reg_n_0 : STD_LOGIC;
  signal logic_pop_addressGen_valid : STD_LOGIC;
  signal logic_pop_sync_popReg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal logic_pop_sync_readArbitation_fire : STD_LOGIC;
  signal logic_pop_sync_readPort_cmd_valid : STD_LOGIC;
  signal \logic_ptr_pop0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \logic_ptr_pop[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \logic_ptr_pop[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \logic_ptr_pop[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \logic_ptr_pop[3]_i_1__8_n_0\ : STD_LOGIC;
  signal logic_ptr_pop_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \logic_ptr_push0__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \logic_ptr_push_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \logic_ptr_push_reg__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal logic_ram_reg_0_15_0_5_i_10_n_0 : STD_LOGIC;
  signal logic_ram_reg_0_15_0_5_i_11_n_0 : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_8__4_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_9__3_n_0\ : STD_LOGIC;
  signal \logic_ram_spinal_port10__2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \logic_ram_spinal_port1[15]_i_3__4_n_0\ : STD_LOGIC;
  signal \logic_ram_spinal_port1[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[0]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[10]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[11]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[12]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[13]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[14]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[15]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[1]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[2]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[3]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[4]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[5]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[6]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[7]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[8]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_logic_ram_reg_0_15_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_logic_ram_reg_0_15_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_logic_ram_reg_0_15_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SR[0]_i_2__1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \SR[0]_i_3__1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \logic_pop_sync_popReg[4]_i_3__3\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \logic_ptr_pop[0]_i_1__8\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \logic_ptr_pop[1]_i_1__8\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \logic_ptr_pop[2]_i_1__8\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \logic_ptr_pop[3]_i_1__8\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \logic_ptr_pop[4]_i_1__8\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \logic_ptr_push[1]_i_1__8\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \logic_ptr_push[2]_i_1__8\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \logic_ptr_push[3]_i_1__8\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \logic_ptr_push[4]_i_1__8\ : label is "soft_lutpair125";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of logic_ram_reg_0_15_0_5 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of logic_ram_reg_0_15_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of logic_ram_reg_0_15_0_5 : label is 15;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of logic_ram_reg_0_15_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of logic_ram_reg_0_15_0_5 : label is 5;
  attribute SOFT_HLUTNM of logic_ram_reg_0_15_0_5_i_10 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of logic_ram_reg_0_15_0_5_i_11 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \logic_ram_reg_0_15_0_5_i_8__4\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \logic_ram_reg_0_15_0_5_i_9__3\ : label is "soft_lutpair124";
  attribute METHODOLOGY_DRC_VIOS of logic_ram_reg_0_15_12_15 : label is "";
  attribute ram_addr_begin of logic_ram_reg_0_15_12_15 : label is 0;
  attribute ram_addr_end of logic_ram_reg_0_15_12_15 : label is 15;
  attribute ram_slice_begin of logic_ram_reg_0_15_12_15 : label is 12;
  attribute ram_slice_end of logic_ram_reg_0_15_12_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of logic_ram_reg_0_15_6_11 : label is "";
  attribute ram_addr_begin of logic_ram_reg_0_15_6_11 : label is 0;
  attribute ram_addr_end of logic_ram_reg_0_15_6_11 : label is 15;
  attribute ram_slice_begin of logic_ram_reg_0_15_6_11 : label is 6;
  attribute ram_slice_end of logic_ram_reg_0_15_6_11 : label is 11;
  attribute SOFT_HLUTNM of \logic_ram_spinal_port1[15]_i_2__4\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \logic_ram_spinal_port1[15]_i_3__4\ : label is "soft_lutpair123";
begin
  io_apb_PADDR_3_sp_1 <= io_apb_PADDR_3_sn_1;
  io_apb_PADDR_4_sp_1 <= io_apb_PADDR_4_sn_1;
  io_apb_PENABLE_0 <= \^io_apb_penable_0\;
\OAR1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => io_apb_PADDR(0),
      I2 => io_apb_PADDR(5),
      I3 => io_apb_PADDR(1),
      I4 => io_apb_PADDR(3),
      O => io_apb_PADDR_4_sn_1
    );
\SR[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFFDFDEF"
    )
        port map (
      I0 => \SR[0]_i_2__1_n_0\,
      I1 => \SR[0]_i_3__1_n_0\,
      I2 => logic_pop_sync_popReg(3),
      I3 => \logic_ptr_push_reg__0\(3),
      I4 => \SR[0]_i_4__0_n_0\,
      I5 => \SR[0]_i_5_n_0\,
      O => D(0)
    );
\SR[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \logic_ptr_push_reg__0__0\(4),
      I1 => logic_pop_sync_popReg(4),
      O => \SR[0]_i_2__1_n_0\
    );
\SR[0]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(1),
      I1 => logic_pop_sync_popReg(1),
      I2 => logic_pop_sync_popReg(0),
      I3 => \logic_ptr_push_reg__0\(0),
      O => \SR[0]_i_3__1_n_0\
    );
\SR[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0FB0000FFFFB0FB"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      I1 => logic_pop_sync_popReg(0),
      I2 => \logic_ptr_push_reg__0\(1),
      I3 => logic_pop_sync_popReg(1),
      I4 => \logic_ptr_push_reg__0\(2),
      I5 => logic_pop_sync_popReg(2),
      O => \SR[0]_i_4__0_n_0\
    );
\SR[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696669696996696"
    )
        port map (
      I0 => logic_pop_sync_popReg(2),
      I1 => \logic_ptr_push_reg__0\(2),
      I2 => logic_pop_sync_popReg(1),
      I3 => \logic_ptr_push_reg__0\(1),
      I4 => logic_pop_sync_popReg(0),
      I5 => \logic_ptr_push_reg__0\(0),
      O => \SR[0]_i_5_n_0\
    );
\io_apb_PRDATA[0]_INST_0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF88888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_10_0\(0),
      I1 => \io_apb_PRDATA[0]_INST_0_i_7_0\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_7_1\,
      I3 => \io_apb_PRDATA[0]_INST_0_i_38_n_0\,
      I4 => \io_apb_PRDATA[0]_INST_0_i_7_2\,
      O => \io_apb_PRDATA[0]_INST_0_i_18_n_0\
    );
\io_apb_PRDATA[0]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => \logic_ram_spinal_port1_reg_n_0_[0]\,
      I2 => Q(0),
      I3 => \^io_apb_penable_0\,
      I4 => io_apb_PADDR(6),
      I5 => \logic_pop_sync_popReg_reg[0]_0\,
      O => \io_apb_PRDATA[0]_INST_0_i_38_n_0\
    );
\io_apb_PRDATA[0]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFCCC"
    )
        port map (
      I0 => \io_apb_PRDATA[0]_INST_0_i_3\,
      I1 => \io_apb_PRDATA[0]_INST_0_i_18_n_0\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_3_0\,
      I3 => \io_apb_PRDATA[0]_INST_0_i_3_1\,
      I4 => selIndex,
      I5 => io_apb_PADDR(1),
      O => spiCtrl_io_apb_PRDATA(0)
    );
\io_apb_PRDATA[10]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F888888888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_10_0\(10),
      I1 => \io_apb_PRDATA[0]_INST_0_i_7_0\,
      I2 => \io_apb_PRDATA[10]_INST_0_i_7_0\,
      I3 => \logic_ram_spinal_port1_reg_n_0_[10]\,
      I4 => \io_apb_PRDATA[15]_INST_0_i_10_1\,
      I5 => \io_apb_PRDATA[0]_INST_0_i_7_2\,
      O => \io_apb_PRDATA[10]_INST_0_i_18_n_0\
    );
\io_apb_PRDATA[10]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFCCC"
    )
        port map (
      I0 => \io_apb_PRDATA[10]_INST_0_i_3\,
      I1 => \io_apb_PRDATA[10]_INST_0_i_18_n_0\,
      I2 => \io_apb_PRDATA[10]_INST_0_i_3_0\,
      I3 => \io_apb_PRDATA[0]_INST_0_i_3_1\,
      I4 => selIndex,
      I5 => io_apb_PADDR(1),
      O => spiCtrl_io_apb_PRDATA(10)
    );
\io_apb_PRDATA[11]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F888888888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_10_0\(11),
      I1 => \io_apb_PRDATA[0]_INST_0_i_7_0\,
      I2 => \io_apb_PRDATA[11]_INST_0_i_7_0\,
      I3 => \logic_ram_spinal_port1_reg_n_0_[11]\,
      I4 => \io_apb_PRDATA[15]_INST_0_i_10_1\,
      I5 => \io_apb_PRDATA[0]_INST_0_i_7_2\,
      O => \io_apb_PRDATA[11]_INST_0_i_18_n_0\
    );
\io_apb_PRDATA[11]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFCCC"
    )
        port map (
      I0 => \io_apb_PRDATA[11]_INST_0_i_3\,
      I1 => \io_apb_PRDATA[11]_INST_0_i_18_n_0\,
      I2 => \io_apb_PRDATA[11]_INST_0_i_3_0\,
      I3 => \io_apb_PRDATA[0]_INST_0_i_3_1\,
      I4 => selIndex,
      I5 => io_apb_PADDR(1),
      O => spiCtrl_io_apb_PRDATA(11)
    );
\io_apb_PRDATA[12]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F888888888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_10_0\(12),
      I1 => \io_apb_PRDATA[0]_INST_0_i_7_0\,
      I2 => \io_apb_PRDATA[12]_INST_0_i_7_0\,
      I3 => \logic_ram_spinal_port1_reg_n_0_[12]\,
      I4 => \io_apb_PRDATA[15]_INST_0_i_10_1\,
      I5 => \io_apb_PRDATA[0]_INST_0_i_7_2\,
      O => \io_apb_PRDATA[12]_INST_0_i_16_n_0\
    );
\io_apb_PRDATA[12]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFCCC"
    )
        port map (
      I0 => \io_apb_PRDATA[12]_INST_0_i_3\,
      I1 => \io_apb_PRDATA[12]_INST_0_i_16_n_0\,
      I2 => \io_apb_PRDATA[12]_INST_0_i_3_0\,
      I3 => \io_apb_PRDATA[0]_INST_0_i_3_1\,
      I4 => selIndex,
      I5 => io_apb_PADDR(1),
      O => spiCtrl_io_apb_PRDATA(12)
    );
\io_apb_PRDATA[13]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F888888888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_10_0\(13),
      I1 => \io_apb_PRDATA[0]_INST_0_i_7_0\,
      I2 => \io_apb_PRDATA[13]_INST_0_i_7_0\,
      I3 => \logic_ram_spinal_port1_reg_n_0_[13]\,
      I4 => \io_apb_PRDATA[15]_INST_0_i_10_1\,
      I5 => \io_apb_PRDATA[0]_INST_0_i_7_2\,
      O => \io_apb_PRDATA[13]_INST_0_i_16_n_0\
    );
\io_apb_PRDATA[13]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFCCC"
    )
        port map (
      I0 => \io_apb_PRDATA[13]_INST_0_i_3\,
      I1 => \io_apb_PRDATA[13]_INST_0_i_16_n_0\,
      I2 => \io_apb_PRDATA[13]_INST_0_i_3_0\,
      I3 => \io_apb_PRDATA[0]_INST_0_i_3_1\,
      I4 => selIndex,
      I5 => io_apb_PADDR(1),
      O => spiCtrl_io_apb_PRDATA(13)
    );
\io_apb_PRDATA[14]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F888888888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_10_0\(14),
      I1 => \io_apb_PRDATA[0]_INST_0_i_7_0\,
      I2 => \io_apb_PRDATA[14]_INST_0_i_7_0\,
      I3 => \logic_ram_spinal_port1_reg_n_0_[14]\,
      I4 => \io_apb_PRDATA[15]_INST_0_i_10_1\,
      I5 => \io_apb_PRDATA[0]_INST_0_i_7_2\,
      O => \io_apb_PRDATA[14]_INST_0_i_16_n_0\
    );
\io_apb_PRDATA[14]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFCCC"
    )
        port map (
      I0 => \io_apb_PRDATA[14]_INST_0_i_3\,
      I1 => \io_apb_PRDATA[14]_INST_0_i_16_n_0\,
      I2 => \io_apb_PRDATA[14]_INST_0_i_3_0\,
      I3 => \io_apb_PRDATA[0]_INST_0_i_3_1\,
      I4 => selIndex,
      I5 => io_apb_PADDR(1),
      O => spiCtrl_io_apb_PRDATA(14)
    );
\io_apb_PRDATA[15]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFCCC"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_3\,
      I1 => \io_apb_PRDATA[15]_INST_0_i_21_n_0\,
      I2 => \io_apb_PRDATA[15]_INST_0_i_3_0\,
      I3 => \io_apb_PRDATA[0]_INST_0_i_3_1\,
      I4 => selIndex,
      I5 => io_apb_PADDR(1),
      O => spiCtrl_io_apb_PRDATA(15)
    );
\io_apb_PRDATA[15]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F888888888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_10_0\(15),
      I1 => \io_apb_PRDATA[0]_INST_0_i_7_0\,
      I2 => \io_apb_PRDATA[15]_INST_0_i_10_2\,
      I3 => \logic_ram_spinal_port1_reg_n_0_[15]\,
      I4 => \io_apb_PRDATA[15]_INST_0_i_10_1\,
      I5 => \io_apb_PRDATA[0]_INST_0_i_7_2\,
      O => \io_apb_PRDATA[15]_INST_0_i_21_n_0\
    );
\io_apb_PRDATA[1]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F888888888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_10_0\(1),
      I1 => \io_apb_PRDATA[0]_INST_0_i_7_0\,
      I2 => \io_apb_PRDATA[1]_INST_0_i_7_0\,
      I3 => \logic_ram_spinal_port1_reg_n_0_[1]\,
      I4 => \io_apb_PRDATA[15]_INST_0_i_10_1\,
      I5 => \io_apb_PRDATA[0]_INST_0_i_7_2\,
      O => \io_apb_PRDATA[1]_INST_0_i_18_n_0\
    );
\io_apb_PRDATA[1]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFCCC"
    )
        port map (
      I0 => \io_apb_PRDATA[1]_INST_0_i_3\,
      I1 => \io_apb_PRDATA[1]_INST_0_i_18_n_0\,
      I2 => \io_apb_PRDATA[1]_INST_0_i_3_0\,
      I3 => \io_apb_PRDATA[0]_INST_0_i_3_1\,
      I4 => selIndex,
      I5 => io_apb_PADDR(1),
      O => spiCtrl_io_apb_PRDATA(1)
    );
\io_apb_PRDATA[2]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F888888888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_10_0\(2),
      I1 => \io_apb_PRDATA[0]_INST_0_i_7_0\,
      I2 => \io_apb_PRDATA[2]_INST_0_i_7_0\,
      I3 => \logic_ram_spinal_port1_reg_n_0_[2]\,
      I4 => \io_apb_PRDATA[15]_INST_0_i_10_1\,
      I5 => \io_apb_PRDATA[0]_INST_0_i_7_2\,
      O => \io_apb_PRDATA[2]_INST_0_i_18_n_0\
    );
\io_apb_PRDATA[2]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFCCC"
    )
        port map (
      I0 => \io_apb_PRDATA[2]_INST_0_i_3\,
      I1 => \io_apb_PRDATA[2]_INST_0_i_18_n_0\,
      I2 => \io_apb_PRDATA[2]_INST_0_i_3_0\,
      I3 => \io_apb_PRDATA[0]_INST_0_i_3_1\,
      I4 => selIndex,
      I5 => io_apb_PADDR(1),
      O => spiCtrl_io_apb_PRDATA(2)
    );
\io_apb_PRDATA[3]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F888888888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_10_0\(3),
      I1 => \io_apb_PRDATA[0]_INST_0_i_7_0\,
      I2 => \io_apb_PRDATA[3]_INST_0_i_7_0\,
      I3 => \logic_ram_spinal_port1_reg_n_0_[3]\,
      I4 => \io_apb_PRDATA[15]_INST_0_i_10_1\,
      I5 => \io_apb_PRDATA[0]_INST_0_i_7_2\,
      O => \io_apb_PRDATA[3]_INST_0_i_18_n_0\
    );
\io_apb_PRDATA[3]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFCCC"
    )
        port map (
      I0 => \io_apb_PRDATA[3]_INST_0_i_3\,
      I1 => \io_apb_PRDATA[3]_INST_0_i_18_n_0\,
      I2 => \io_apb_PRDATA[3]_INST_0_i_3_0\,
      I3 => \io_apb_PRDATA[0]_INST_0_i_3_1\,
      I4 => selIndex,
      I5 => io_apb_PADDR(1),
      O => spiCtrl_io_apb_PRDATA(3)
    );
\io_apb_PRDATA[4]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F888888888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_10_0\(4),
      I1 => \io_apb_PRDATA[0]_INST_0_i_7_0\,
      I2 => \io_apb_PRDATA[4]_INST_0_i_7_0\,
      I3 => \logic_ram_spinal_port1_reg_n_0_[4]\,
      I4 => \io_apb_PRDATA[15]_INST_0_i_10_1\,
      I5 => \io_apb_PRDATA[0]_INST_0_i_7_2\,
      O => \io_apb_PRDATA[4]_INST_0_i_18_n_0\
    );
\io_apb_PRDATA[4]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFCCC"
    )
        port map (
      I0 => \io_apb_PRDATA[4]_INST_0_i_3\,
      I1 => \io_apb_PRDATA[4]_INST_0_i_18_n_0\,
      I2 => \io_apb_PRDATA[4]_INST_0_i_3_0\,
      I3 => \io_apb_PRDATA[0]_INST_0_i_3_1\,
      I4 => selIndex,
      I5 => io_apb_PADDR(1),
      O => spiCtrl_io_apb_PRDATA(4)
    );
\io_apb_PRDATA[5]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F888888888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_10_0\(5),
      I1 => \io_apb_PRDATA[0]_INST_0_i_7_0\,
      I2 => \io_apb_PRDATA[5]_INST_0_i_7_0\,
      I3 => \logic_ram_spinal_port1_reg_n_0_[5]\,
      I4 => \io_apb_PRDATA[15]_INST_0_i_10_1\,
      I5 => \io_apb_PRDATA[0]_INST_0_i_7_2\,
      O => \io_apb_PRDATA[5]_INST_0_i_18_n_0\
    );
\io_apb_PRDATA[5]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFCCC"
    )
        port map (
      I0 => \io_apb_PRDATA[5]_INST_0_i_3\,
      I1 => \io_apb_PRDATA[5]_INST_0_i_18_n_0\,
      I2 => \io_apb_PRDATA[5]_INST_0_i_3_0\,
      I3 => \io_apb_PRDATA[0]_INST_0_i_3_1\,
      I4 => selIndex,
      I5 => io_apb_PADDR(1),
      O => spiCtrl_io_apb_PRDATA(5)
    );
\io_apb_PRDATA[6]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F888888888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_10_0\(6),
      I1 => \io_apb_PRDATA[0]_INST_0_i_7_0\,
      I2 => \io_apb_PRDATA[6]_INST_0_i_7_0\,
      I3 => \logic_ram_spinal_port1_reg_n_0_[6]\,
      I4 => \io_apb_PRDATA[15]_INST_0_i_10_1\,
      I5 => \io_apb_PRDATA[0]_INST_0_i_7_2\,
      O => \io_apb_PRDATA[6]_INST_0_i_18_n_0\
    );
\io_apb_PRDATA[6]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFCCC"
    )
        port map (
      I0 => \io_apb_PRDATA[6]_INST_0_i_3\,
      I1 => \io_apb_PRDATA[6]_INST_0_i_18_n_0\,
      I2 => \io_apb_PRDATA[6]_INST_0_i_3_0\,
      I3 => \io_apb_PRDATA[0]_INST_0_i_3_1\,
      I4 => selIndex,
      I5 => io_apb_PADDR(1),
      O => spiCtrl_io_apb_PRDATA(6)
    );
\io_apb_PRDATA[7]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F888888888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_10_0\(7),
      I1 => \io_apb_PRDATA[0]_INST_0_i_7_0\,
      I2 => \io_apb_PRDATA[7]_INST_0_i_7_0\,
      I3 => \logic_ram_spinal_port1_reg_n_0_[7]\,
      I4 => \io_apb_PRDATA[15]_INST_0_i_10_1\,
      I5 => \io_apb_PRDATA[0]_INST_0_i_7_2\,
      O => \io_apb_PRDATA[7]_INST_0_i_18_n_0\
    );
\io_apb_PRDATA[7]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFCCC"
    )
        port map (
      I0 => \io_apb_PRDATA[7]_INST_0_i_3\,
      I1 => \io_apb_PRDATA[7]_INST_0_i_18_n_0\,
      I2 => \io_apb_PRDATA[7]_INST_0_i_3_0\,
      I3 => \io_apb_PRDATA[0]_INST_0_i_3_1\,
      I4 => selIndex,
      I5 => io_apb_PADDR(1),
      O => spiCtrl_io_apb_PRDATA(7)
    );
\io_apb_PRDATA[8]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F888888888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_10_0\(8),
      I1 => \io_apb_PRDATA[0]_INST_0_i_7_0\,
      I2 => \io_apb_PRDATA[8]_INST_0_i_7_0\,
      I3 => \logic_ram_spinal_port1_reg_n_0_[8]\,
      I4 => \io_apb_PRDATA[15]_INST_0_i_10_1\,
      I5 => \io_apb_PRDATA[0]_INST_0_i_7_2\,
      O => \io_apb_PRDATA[8]_INST_0_i_18_n_0\
    );
\io_apb_PRDATA[8]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFCCC"
    )
        port map (
      I0 => \io_apb_PRDATA[8]_INST_0_i_3\,
      I1 => \io_apb_PRDATA[8]_INST_0_i_18_n_0\,
      I2 => \io_apb_PRDATA[8]_INST_0_i_3_0\,
      I3 => \io_apb_PRDATA[0]_INST_0_i_3_1\,
      I4 => selIndex,
      I5 => io_apb_PADDR(1),
      O => spiCtrl_io_apb_PRDATA(8)
    );
\io_apb_PRDATA[9]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F888888888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_10_0\(9),
      I1 => \io_apb_PRDATA[0]_INST_0_i_7_0\,
      I2 => \io_apb_PRDATA[9]_INST_0_i_7_0\,
      I3 => \logic_ram_spinal_port1_reg_n_0_[9]\,
      I4 => \io_apb_PRDATA[15]_INST_0_i_10_1\,
      I5 => \io_apb_PRDATA[0]_INST_0_i_7_2\,
      O => \io_apb_PRDATA[9]_INST_0_i_18_n_0\
    );
\io_apb_PRDATA[9]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFCCC"
    )
        port map (
      I0 => \io_apb_PRDATA[9]_INST_0_i_3\,
      I1 => \io_apb_PRDATA[9]_INST_0_i_18_n_0\,
      I2 => \io_apb_PRDATA[9]_INST_0_i_3_0\,
      I3 => \io_apb_PRDATA[0]_INST_0_i_3_1\,
      I4 => selIndex,
      I5 => io_apb_PADDR(1),
      O => spiCtrl_io_apb_PRDATA(9)
    );
\logic_pop_addressGen_rValid_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFAAAA"
    )
        port map (
      I0 => logic_pop_addressGen_valid,
      I1 => \logic_ram_spinal_port1[15]_i_3__4_n_0\,
      I2 => io_apb_PADDR_4_sn_1,
      I3 => io_apb_PADDR(2),
      I4 => logic_pop_addressGen_rValid_reg_n_0,
      O => \logic_pop_addressGen_rValid_i_1__6_n_0\
    );
logic_pop_addressGen_rValid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \logic_pop_addressGen_rValid_i_1__6_n_0\,
      Q => logic_pop_addressGen_rValid_reg_n_0
    );
\logic_pop_sync_popReg[4]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => logic_pop_addressGen_rValid_reg_n_0,
      I1 => \logic_pop_sync_popReg_reg[0]_0\,
      I2 => io_apb_PADDR(6),
      I3 => \^io_apb_penable_0\,
      I4 => Q(0),
      I5 => io_apb_PADDR_3_sn_1,
      O => logic_pop_sync_readArbitation_fire
    );
\logic_pop_sync_popReg[4]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => io_apb_PENABLE,
      I1 => io_apb_PWRITE,
      O => \^io_apb_penable_0\
    );
\logic_pop_sync_popReg[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => io_apb_PADDR(1),
      I2 => io_apb_PADDR(5),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(4),
      I5 => io_apb_PADDR(2),
      O => io_apb_PADDR_3_sn_1
    );
\logic_pop_sync_popReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(0),
      Q => logic_pop_sync_popReg(0)
    );
\logic_pop_sync_popReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(1),
      Q => logic_pop_sync_popReg(1)
    );
\logic_pop_sync_popReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(2),
      Q => logic_pop_sync_popReg(2)
    );
\logic_pop_sync_popReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(3),
      Q => logic_pop_sync_popReg(3)
    );
\logic_pop_sync_popReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(4),
      Q => logic_pop_sync_popReg(4)
    );
\logic_ptr_pop[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => logic_ptr_pop_reg(0),
      O => \logic_ptr_pop[0]_i_1__8_n_0\
    );
\logic_ptr_pop[1]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => logic_ptr_pop_reg(0),
      I1 => logic_ptr_pop_reg(1),
      O => \logic_ptr_pop[1]_i_1__8_n_0\
    );
\logic_ptr_pop[2]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => logic_ptr_pop_reg(0),
      I1 => logic_ptr_pop_reg(1),
      I2 => logic_ptr_pop_reg(2),
      O => \logic_ptr_pop[2]_i_1__8_n_0\
    );
\logic_ptr_pop[3]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => logic_ptr_pop_reg(1),
      I1 => logic_ptr_pop_reg(0),
      I2 => logic_ptr_pop_reg(2),
      I3 => logic_ptr_pop_reg(3),
      O => \logic_ptr_pop[3]_i_1__8_n_0\
    );
\logic_ptr_pop[4]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => logic_ptr_pop_reg(2),
      I1 => logic_ptr_pop_reg(0),
      I2 => logic_ptr_pop_reg(1),
      I3 => logic_ptr_pop_reg(3),
      I4 => logic_ptr_pop_reg(4),
      O => \logic_ptr_pop0__0\(4)
    );
\logic_ptr_pop_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[0]_i_1__8_n_0\,
      Q => logic_ptr_pop_reg(0)
    );
\logic_ptr_pop_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[1]_i_1__8_n_0\,
      Q => logic_ptr_pop_reg(1)
    );
\logic_ptr_pop_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[2]_i_1__8_n_0\,
      Q => logic_ptr_pop_reg(2)
    );
\logic_ptr_pop_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[3]_i_1__8_n_0\,
      Q => logic_ptr_pop_reg(3)
    );
\logic_ptr_pop_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop0__0\(4),
      Q => logic_ptr_pop_reg(4)
    );
\logic_ptr_push[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      O => \logic_ptr_push0__0\(0)
    );
\logic_ptr_push[1]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      I1 => \logic_ptr_push_reg__0\(1),
      O => \logic_ptr_push0__0\(1)
    );
\logic_ptr_push[2]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      I1 => \logic_ptr_push_reg__0\(1),
      I2 => \logic_ptr_push_reg__0\(2),
      O => \logic_ptr_push0__0\(2)
    );
\logic_ptr_push[3]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(1),
      I1 => \logic_ptr_push_reg__0\(0),
      I2 => \logic_ptr_push_reg__0\(2),
      I3 => \logic_ptr_push_reg__0\(3),
      O => \logic_ptr_push0__0\(3)
    );
\logic_ptr_push[4]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(2),
      I1 => \logic_ptr_push_reg__0\(0),
      I2 => \logic_ptr_push_reg__0\(1),
      I3 => \logic_ptr_push_reg__0\(3),
      I4 => \logic_ptr_push_reg__0__0\(4),
      O => \logic_ptr_push0__0\(4)
    );
\logic_ptr_push_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__2\,
      CLR => reset,
      D => \logic_ptr_push0__0\(0),
      Q => \logic_ptr_push_reg__0\(0)
    );
\logic_ptr_push_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__2\,
      CLR => reset,
      D => \logic_ptr_push0__0\(1),
      Q => \logic_ptr_push_reg__0\(1)
    );
\logic_ptr_push_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__2\,
      CLR => reset,
      D => \logic_ptr_push0__0\(2),
      Q => \logic_ptr_push_reg__0\(2)
    );
\logic_ptr_push_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__2\,
      CLR => reset,
      D => \logic_ptr_push0__0\(3),
      Q => \logic_ptr_push_reg__0\(3)
    );
\logic_ptr_push_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__2\,
      CLR => reset,
      D => \logic_ptr_push0__0\(4),
      Q => \logic_ptr_push_reg__0__0\(4)
    );
logic_ram_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \logic_ptr_push_reg__0\(3 downto 0),
      DIA(1 downto 0) => io_push_payload(1 downto 0),
      DIB(1 downto 0) => io_push_payload(3 downto 2),
      DIC(1 downto 0) => io_push_payload(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \logic_ram_spinal_port10__2\(1 downto 0),
      DOB(1 downto 0) => \logic_ram_spinal_port10__2\(3 downto 2),
      DOC(1 downto 0) => \logic_ram_spinal_port10__2\(5 downto 4),
      DOD(1 downto 0) => NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \io_push_fire__2\
    );
logic_ram_reg_0_15_0_5_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FF4"
    )
        port map (
      I0 => logic_pop_sync_popReg(1),
      I1 => \logic_ptr_push_reg__0\(1),
      I2 => logic_pop_sync_popReg(0),
      I3 => \logic_ptr_push_reg__0\(0),
      O => logic_ram_reg_0_15_0_5_i_10_n_0
    );
logic_ram_reg_0_15_0_5_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"99F9"
    )
        port map (
      I0 => logic_pop_sync_popReg(4),
      I1 => \logic_ptr_push_reg__0__0\(4),
      I2 => logic_pop_sync_popReg(3),
      I3 => \logic_ptr_push_reg__0\(3),
      O => logic_ram_reg_0_15_0_5_i_11_n_0
    );
\logic_ram_reg_0_15_0_5_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA8A8AAA8"
    )
        port map (
      I0 => rxFifo_io_push_valid,
      I1 => \logic_ram_reg_0_15_0_5_i_8__4_n_0\,
      I2 => \logic_ram_reg_0_15_0_5_i_9__3_n_0\,
      I3 => \logic_ptr_push_reg__0\(3),
      I4 => logic_pop_sync_popReg(3),
      I5 => logic_ram_reg_0_15_0_5_i_10_n_0,
      O => \io_push_fire__2\
    );
\logic_ram_reg_0_15_0_5_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxFifo_io_push_valid,
      I1 => \logic_ram_spinal_port1_reg[13]_0\(1),
      O => io_push_payload(1)
    );
\logic_ram_reg_0_15_0_5_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxFifo_io_push_valid,
      I1 => \logic_ram_spinal_port1_reg[13]_0\(0),
      O => io_push_payload(0)
    );
\logic_ram_reg_0_15_0_5_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxFifo_io_push_valid,
      I1 => \logic_ram_spinal_port1_reg[13]_0\(3),
      O => io_push_payload(3)
    );
\logic_ram_reg_0_15_0_5_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxFifo_io_push_valid,
      I1 => \logic_ram_spinal_port1_reg[13]_0\(2),
      O => io_push_payload(2)
    );
\logic_ram_reg_0_15_0_5_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxFifo_io_push_valid,
      I1 => \logic_ram_spinal_port1_reg[13]_0\(5),
      O => io_push_payload(5)
    );
\logic_ram_reg_0_15_0_5_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxFifo_io_push_valid,
      I1 => \logic_ram_spinal_port1_reg[13]_0\(4),
      O => io_push_payload(4)
    );
\logic_ram_reg_0_15_0_5_i_8__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4F44"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(2),
      I1 => logic_pop_sync_popReg(2),
      I2 => \logic_ptr_push_reg__0\(1),
      I3 => logic_pop_sync_popReg(1),
      I4 => logic_ram_reg_0_15_0_5_i_11_n_0,
      O => \logic_ram_reg_0_15_0_5_i_8__4_n_0\
    );
\logic_ram_reg_0_15_0_5_i_9__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(2),
      I1 => logic_pop_sync_popReg(2),
      O => \logic_ram_reg_0_15_0_5_i_9__3_n_0\
    );
logic_ram_reg_0_15_12_15: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \logic_ptr_push_reg__0\(3 downto 0),
      DIA(1 downto 0) => io_push_payload(13 downto 12),
      DIB(1 downto 0) => io_push_payload(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \logic_ram_spinal_port10__2\(13 downto 12),
      DOB(1 downto 0) => \logic_ram_spinal_port10__2\(15 downto 14),
      DOC(1 downto 0) => NLW_logic_ram_reg_0_15_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_logic_ram_reg_0_15_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \io_push_fire__2\
    );
\logic_ram_reg_0_15_12_15_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxFifo_io_push_valid,
      I1 => \logic_ram_spinal_port1_reg[13]_0\(13),
      O => io_push_payload(13)
    );
\logic_ram_reg_0_15_12_15_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxFifo_io_push_valid,
      I1 => \logic_ram_spinal_port1_reg[13]_0\(12),
      O => io_push_payload(12)
    );
\logic_ram_reg_0_15_12_15_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxFifo_io_push_valid,
      I1 => \logic_ram_spinal_port1_reg[13]_0\(15),
      O => io_push_payload(15)
    );
\logic_ram_reg_0_15_12_15_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxFifo_io_push_valid,
      I1 => \logic_ram_spinal_port1_reg[13]_0\(14),
      O => io_push_payload(14)
    );
logic_ram_reg_0_15_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \logic_ptr_push_reg__0\(3 downto 0),
      DIA(1 downto 0) => io_push_payload(7 downto 6),
      DIB(1 downto 0) => io_push_payload(9 downto 8),
      DIC(1 downto 0) => io_push_payload(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \logic_ram_spinal_port10__2\(7 downto 6),
      DOB(1 downto 0) => \logic_ram_spinal_port10__2\(9 downto 8),
      DOC(1 downto 0) => \logic_ram_spinal_port10__2\(11 downto 10),
      DOD(1 downto 0) => NLW_logic_ram_reg_0_15_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \io_push_fire__2\
    );
\logic_ram_reg_0_15_6_11_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxFifo_io_push_valid,
      I1 => \logic_ram_spinal_port1_reg[13]_0\(7),
      O => io_push_payload(7)
    );
\logic_ram_reg_0_15_6_11_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxFifo_io_push_valid,
      I1 => \logic_ram_spinal_port1_reg[13]_0\(6),
      O => io_push_payload(6)
    );
\logic_ram_reg_0_15_6_11_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxFifo_io_push_valid,
      I1 => \logic_ram_spinal_port1_reg[13]_0\(9),
      O => io_push_payload(9)
    );
\logic_ram_reg_0_15_6_11_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxFifo_io_push_valid,
      I1 => \logic_ram_spinal_port1_reg[13]_0\(8),
      O => io_push_payload(8)
    );
\logic_ram_reg_0_15_6_11_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxFifo_io_push_valid,
      I1 => \logic_ram_spinal_port1_reg[13]_0\(11),
      O => io_push_payload(11)
    );
\logic_ram_reg_0_15_6_11_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxFifo_io_push_valid,
      I1 => \logic_ram_spinal_port1_reg[13]_0\(10),
      O => io_push_payload(10)
    );
\logic_ram_spinal_port1[15]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2222222"
    )
        port map (
      I0 => logic_pop_addressGen_valid,
      I1 => logic_pop_addressGen_rValid_reg_n_0,
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR_4_sn_1,
      I4 => \logic_ram_spinal_port1[15]_i_3__4_n_0\,
      O => logic_pop_sync_readPort_cmd_valid
    );
\logic_ram_spinal_port1[15]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \logic_ram_spinal_port1[15]_i_4__0_n_0\,
      I1 => logic_ptr_pop_reg(0),
      I2 => \logic_ptr_push_reg__0\(0),
      I3 => logic_ptr_pop_reg(1),
      I4 => \logic_ptr_push_reg__0\(1),
      O => logic_pop_addressGen_valid
    );
\logic_ram_spinal_port1[15]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \logic_pop_sync_popReg_reg[0]_0\,
      I1 => io_apb_PADDR(6),
      I2 => io_apb_PENABLE,
      I3 => io_apb_PWRITE,
      I4 => Q(0),
      O => \logic_ram_spinal_port1[15]_i_3__4_n_0\
    );
\logic_ram_spinal_port1[15]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => logic_ptr_pop_reg(3),
      I1 => \logic_ptr_push_reg__0\(3),
      I2 => logic_ptr_pop_reg(4),
      I3 => \logic_ptr_push_reg__0__0\(4),
      I4 => \logic_ptr_push_reg__0\(2),
      I5 => logic_ptr_pop_reg(2),
      O => \logic_ram_spinal_port1[15]_i_4__0_n_0\
    );
\logic_ram_spinal_port1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(0),
      Q => \logic_ram_spinal_port1_reg_n_0_[0]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(10),
      Q => \logic_ram_spinal_port1_reg_n_0_[10]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(11),
      Q => \logic_ram_spinal_port1_reg_n_0_[11]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(12),
      Q => \logic_ram_spinal_port1_reg_n_0_[12]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(13),
      Q => \logic_ram_spinal_port1_reg_n_0_[13]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(14),
      Q => \logic_ram_spinal_port1_reg_n_0_[14]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(15),
      Q => \logic_ram_spinal_port1_reg_n_0_[15]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(1),
      Q => \logic_ram_spinal_port1_reg_n_0_[1]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(2),
      Q => \logic_ram_spinal_port1_reg_n_0_[2]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(3),
      Q => \logic_ram_spinal_port1_reg_n_0_[3]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(4),
      Q => \logic_ram_spinal_port1_reg_n_0_[4]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(5),
      Q => \logic_ram_spinal_port1_reg_n_0_[5]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(6),
      Q => \logic_ram_spinal_port1_reg_n_0_[6]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(7),
      Q => \logic_ram_spinal_port1_reg_n_0_[7]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(8),
      Q => \logic_ram_spinal_port1_reg_n_0_[8]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(9),
      Q => \logic_ram_spinal_port1_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_StreamFifo_4_14 is
  port (
    \io_apb_PADDR[17]\ : out STD_LOGIC;
    \FSM_onehot_spiMaster_state_reg[2]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \spiMaster_sclkToggle__6\ : out STD_LOGIC;
    \ctrl_doWrite__0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \spiMaster_txShiftReg_reg[14]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_onehot_spiMaster_state_reg[1]\ : out STD_LOGIC;
    \FSM_onehot_spiMaster_state_reg[1]_0\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    io_apb_PADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    io_apb_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxFifo_io_push_valid : in STD_LOGIC;
    p_0_in_4 : in STD_LOGIC;
    \FSM_onehot_spiMaster_state_reg[2]_0\ : in STD_LOGIC;
    \FSM_onehot_spiMaster_state_reg[0]\ : in STD_LOGIC;
    \FSM_onehot_spiMaster_state_reg[2]_1\ : in STD_LOGIC;
    logic_pop_addressGen_rValid_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    logic_pop_addressGen_rValid_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \logic_ptr_push_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \logic_ptr_push_reg[0]_1\ : in STD_LOGIC;
    io_apb_PWDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    io_apb_PENABLE : in STD_LOGIC;
    io_apb_PWRITE : in STD_LOGIC;
    \logic_ram_reg_0_15_0_5_i_3__3_0\ : in STD_LOGIC;
    \spiMaster_txShiftReg_reg[8]\ : in STD_LOGIC;
    \spiMaster_txShiftReg_reg[14]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \spiMaster_txShiftReg_reg[8]_0\ : in STD_LOGIC;
    \spiMaster_txShiftReg_reg[7]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_Apb3Periph_0_0_StreamFifo_4_14 : entity is "StreamFifo";
end sys_Apb3Periph_0_0_StreamFifo_4_14;

architecture STRUCTURE of sys_Apb3Periph_0_0_StreamFifo_4_14 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_spiMaster_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \SR[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \^ctrl_dowrite__0\ : STD_LOGIC;
  signal \^io_apb_paddr[17]\ : STD_LOGIC;
  signal io_push_fire : STD_LOGIC;
  signal \logic_pop_addressGen_rValid_i_1__5_n_0\ : STD_LOGIC;
  signal logic_pop_addressGen_valid : STD_LOGIC;
  signal logic_pop_sync_popReg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \logic_pop_sync_popReg[4]_i_3__1_n_0\ : STD_LOGIC;
  signal logic_pop_sync_readArbitation_fire : STD_LOGIC;
  signal logic_pop_sync_readPort_cmd_valid : STD_LOGIC;
  signal logic_ptr_pop0 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \logic_ptr_pop[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \logic_ptr_pop[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \logic_ptr_pop[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \logic_ptr_pop[3]_i_1__7_n_0\ : STD_LOGIC;
  signal logic_ptr_pop_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal logic_ptr_push0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \logic_ptr_push_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \logic_ptr_push_reg__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \logic_ram_reg_0_15_0_5_i_2__3_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_3__3_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_4__3_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_5__3_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_6__1_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_7__1_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_8__3_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_12_15_i_1__1_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_12_15_i_2__1_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_12_15_i_3__1_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_12_15_i_4__1_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_6_11_i_1__1_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_6_11_i_2__1_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_6_11_i_3__1_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_6_11_i_4__1_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_6_11_i_5__1_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_6_11_i_6__1_n_0\ : STD_LOGIC;
  signal logic_ram_spinal_port1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal logic_ram_spinal_port10 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \logic_ram_spinal_port1[15]_i_3__3_n_0\ : STD_LOGIC;
  signal \^spimaster_sclktoggle__6\ : STD_LOGIC;
  signal txFifo_io_pop_valid : STD_LOGIC;
  signal NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_logic_ram_reg_0_15_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_logic_ram_reg_0_15_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_logic_ram_reg_0_15_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \logic_ptr_pop[0]_i_1__7\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \logic_ptr_pop[1]_i_1__7\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \logic_ptr_pop[2]_i_1__7\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \logic_ptr_pop[3]_i_1__7\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \logic_ptr_pop[4]_i_1__7\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \logic_ptr_push[1]_i_1__7\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \logic_ptr_push[2]_i_1__7\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \logic_ptr_push[3]_i_1__7\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \logic_ptr_push[4]_i_1__7\ : label is "soft_lutpair132";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of logic_ram_reg_0_15_0_5 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of logic_ram_reg_0_15_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of logic_ram_reg_0_15_0_5 : label is 15;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of logic_ram_reg_0_15_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of logic_ram_reg_0_15_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of logic_ram_reg_0_15_12_15 : label is "";
  attribute ram_addr_begin of logic_ram_reg_0_15_12_15 : label is 0;
  attribute ram_addr_end of logic_ram_reg_0_15_12_15 : label is 15;
  attribute ram_slice_begin of logic_ram_reg_0_15_12_15 : label is 12;
  attribute ram_slice_end of logic_ram_reg_0_15_12_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of logic_ram_reg_0_15_6_11 : label is "";
  attribute ram_addr_begin of logic_ram_reg_0_15_6_11 : label is 0;
  attribute ram_addr_end of logic_ram_reg_0_15_6_11 : label is 15;
  attribute ram_slice_begin of logic_ram_reg_0_15_6_11 : label is 6;
  attribute ram_slice_end of logic_ram_reg_0_15_6_11 : label is 11;
  attribute SOFT_HLUTNM of \logic_ram_spinal_port1[15]_i_2__3\ : label is "soft_lutpair134";
begin
  D(0) <= \^d\(0);
  \ctrl_doWrite__0\ <= \^ctrl_dowrite__0\;
  \io_apb_PADDR[17]\ <= \^io_apb_paddr[17]\;
  \spiMaster_sclkToggle__6\ <= \^spimaster_sclktoggle__6\;
\CR1[15]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => io_apb_PENABLE,
      I1 => io_apb_PWRITE,
      I2 => io_apb_PADDR(1),
      I3 => \^io_apb_paddr[17]\,
      O => \^ctrl_dowrite__0\
    );
\FSM_onehot_spiMaster_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FBF3FBF0F8F0F8"
    )
        port map (
      I0 => \FSM_onehot_spiMaster_state_reg[2]_1\,
      I1 => \FSM_onehot_spiMaster_state[2]_i_2_n_0\,
      I2 => rxFifo_io_push_valid,
      I3 => p_0_in_4,
      I4 => \FSM_onehot_spiMaster_state_reg[2]_0\,
      I5 => \FSM_onehot_spiMaster_state_reg[0]\,
      O => \FSM_onehot_spiMaster_state_reg[1]_0\
    );
\FSM_onehot_spiMaster_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0111FEEE0000"
    )
        port map (
      I0 => \FSM_onehot_spiMaster_state[2]_i_2_n_0\,
      I1 => rxFifo_io_push_valid,
      I2 => p_0_in_4,
      I3 => \FSM_onehot_spiMaster_state_reg[2]_0\,
      I4 => \FSM_onehot_spiMaster_state_reg[0]\,
      I5 => \FSM_onehot_spiMaster_state_reg[2]_1\,
      O => \FSM_onehot_spiMaster_state_reg[2]\
    );
\FSM_onehot_spiMaster_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00A800"
    )
        port map (
      I0 => \FSM_onehot_spiMaster_state_reg[2]_1\,
      I1 => \FSM_onehot_spiMaster_state[2]_i_2_n_0\,
      I2 => rxFifo_io_push_valid,
      I3 => p_0_in_4,
      I4 => \FSM_onehot_spiMaster_state_reg[2]_0\,
      O => \FSM_onehot_spiMaster_state_reg[1]\
    );
\FSM_onehot_spiMaster_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000000"
    )
        port map (
      I0 => Q(1),
      I1 => logic_pop_addressGen_rValid_reg_0,
      I2 => \FSM_onehot_spiMaster_state_reg[0]\,
      I3 => txFifo_io_pop_valid,
      I4 => \^spimaster_sclktoggle__6\,
      O => \FSM_onehot_spiMaster_state[2]_i_2_n_0\
    );
\SR[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \SR[1]_i_2__0_n_0\,
      I1 => logic_pop_sync_popReg(2),
      I2 => \logic_ptr_push_reg__0\(2),
      I3 => logic_pop_sync_popReg(1),
      I4 => \logic_ptr_push_reg__0\(1),
      O => \^d\(0)
    );
\SR[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F66FFFFFFFFFF66F"
    )
        port map (
      I0 => logic_pop_sync_popReg(3),
      I1 => \logic_ptr_push_reg__0\(3),
      I2 => logic_pop_sync_popReg(4),
      I3 => \logic_ptr_push_reg__0__0\(4),
      I4 => \logic_ptr_push_reg__0\(0),
      I5 => logic_pop_sync_popReg(0),
      O => \SR[1]_i_2__0_n_0\
    );
\logic_pop_addressGen_rValid_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFBFAAAAAAAA"
    )
        port map (
      I0 => logic_pop_addressGen_valid,
      I1 => \^spimaster_sclktoggle__6\,
      I2 => \FSM_onehot_spiMaster_state_reg[0]\,
      I3 => logic_pop_addressGen_rValid_reg_0,
      I4 => Q(1),
      I5 => txFifo_io_pop_valid,
      O => \logic_pop_addressGen_rValid_i_1__5_n_0\
    );
logic_pop_addressGen_rValid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \logic_pop_addressGen_rValid_i_1__5_n_0\,
      Q => txFifo_io_pop_valid
    );
\logic_pop_sync_popReg[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000080"
    )
        port map (
      I0 => \^spimaster_sclktoggle__6\,
      I1 => txFifo_io_pop_valid,
      I2 => \FSM_onehot_spiMaster_state_reg[0]\,
      I3 => logic_pop_addressGen_rValid_reg_0,
      I4 => Q(1),
      O => logic_pop_sync_readArbitation_fire
    );
\logic_pop_sync_popReg[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => logic_pop_addressGen_rValid_reg_1(0),
      I1 => logic_pop_addressGen_rValid_reg_1(1),
      I2 => logic_pop_addressGen_rValid_reg_1(6),
      I3 => logic_pop_addressGen_rValid_reg_1(7),
      I4 => \logic_pop_sync_popReg[4]_i_3__1_n_0\,
      O => \^spimaster_sclktoggle__6\
    );
\logic_pop_sync_popReg[4]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(5),
      I4 => io_apb_PSEL(0),
      O => \^io_apb_paddr[17]\
    );
\logic_pop_sync_popReg[4]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => logic_pop_addressGen_rValid_reg_1(3),
      I1 => logic_pop_addressGen_rValid_reg_1(2),
      I2 => logic_pop_addressGen_rValid_reg_1(5),
      I3 => logic_pop_addressGen_rValid_reg_1(4),
      O => \logic_pop_sync_popReg[4]_i_3__1_n_0\
    );
\logic_pop_sync_popReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(0),
      Q => logic_pop_sync_popReg(0)
    );
\logic_pop_sync_popReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(1),
      Q => logic_pop_sync_popReg(1)
    );
\logic_pop_sync_popReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(2),
      Q => logic_pop_sync_popReg(2)
    );
\logic_pop_sync_popReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(3),
      Q => logic_pop_sync_popReg(3)
    );
\logic_pop_sync_popReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(4),
      Q => logic_pop_sync_popReg(4)
    );
\logic_ptr_pop[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => logic_ptr_pop_reg(0),
      O => \logic_ptr_pop[0]_i_1__7_n_0\
    );
\logic_ptr_pop[1]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => logic_ptr_pop_reg(0),
      I1 => logic_ptr_pop_reg(1),
      O => \logic_ptr_pop[1]_i_1__7_n_0\
    );
\logic_ptr_pop[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => logic_ptr_pop_reg(0),
      I1 => logic_ptr_pop_reg(1),
      I2 => logic_ptr_pop_reg(2),
      O => \logic_ptr_pop[2]_i_1__7_n_0\
    );
\logic_ptr_pop[3]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => logic_ptr_pop_reg(1),
      I1 => logic_ptr_pop_reg(0),
      I2 => logic_ptr_pop_reg(2),
      I3 => logic_ptr_pop_reg(3),
      O => \logic_ptr_pop[3]_i_1__7_n_0\
    );
\logic_ptr_pop[4]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => logic_ptr_pop_reg(2),
      I1 => logic_ptr_pop_reg(0),
      I2 => logic_ptr_pop_reg(1),
      I3 => logic_ptr_pop_reg(3),
      I4 => logic_ptr_pop_reg(4),
      O => logic_ptr_pop0(4)
    );
\logic_ptr_pop_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[0]_i_1__7_n_0\,
      Q => logic_ptr_pop_reg(0)
    );
\logic_ptr_pop_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[1]_i_1__7_n_0\,
      Q => logic_ptr_pop_reg(1)
    );
\logic_ptr_pop_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[2]_i_1__7_n_0\,
      Q => logic_ptr_pop_reg(2)
    );
\logic_ptr_pop_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[3]_i_1__7_n_0\,
      Q => logic_ptr_pop_reg(3)
    );
\logic_ptr_pop_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => logic_ptr_pop0(4),
      Q => logic_ptr_pop_reg(4)
    );
\logic_ptr_push[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      O => logic_ptr_push0(0)
    );
\logic_ptr_push[1]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      I1 => \logic_ptr_push_reg__0\(1),
      O => logic_ptr_push0(1)
    );
\logic_ptr_push[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      I1 => \logic_ptr_push_reg__0\(1),
      I2 => \logic_ptr_push_reg__0\(2),
      O => logic_ptr_push0(2)
    );
\logic_ptr_push[3]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(1),
      I1 => \logic_ptr_push_reg__0\(0),
      I2 => \logic_ptr_push_reg__0\(2),
      I3 => \logic_ptr_push_reg__0\(3),
      O => logic_ptr_push0(3)
    );
\logic_ptr_push[4]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(2),
      I1 => \logic_ptr_push_reg__0\(0),
      I2 => \logic_ptr_push_reg__0\(1),
      I3 => \logic_ptr_push_reg__0\(3),
      I4 => \logic_ptr_push_reg__0__0\(4),
      O => logic_ptr_push0(4)
    );
\logic_ptr_push_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => io_push_fire,
      CLR => reset,
      D => logic_ptr_push0(0),
      Q => \logic_ptr_push_reg__0\(0)
    );
\logic_ptr_push_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => io_push_fire,
      CLR => reset,
      D => logic_ptr_push0(1),
      Q => \logic_ptr_push_reg__0\(1)
    );
\logic_ptr_push_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => io_push_fire,
      CLR => reset,
      D => logic_ptr_push0(2),
      Q => \logic_ptr_push_reg__0\(2)
    );
\logic_ptr_push_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => io_push_fire,
      CLR => reset,
      D => logic_ptr_push0(3),
      Q => \logic_ptr_push_reg__0\(3)
    );
\logic_ptr_push_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => io_push_fire,
      CLR => reset,
      D => logic_ptr_push0(4),
      Q => \logic_ptr_push_reg__0__0\(4)
    );
logic_ram_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \logic_ptr_push_reg__0\(3 downto 0),
      DIA(1) => \logic_ram_reg_0_15_0_5_i_2__3_n_0\,
      DIA(0) => \logic_ram_reg_0_15_0_5_i_3__3_n_0\,
      DIB(1) => \logic_ram_reg_0_15_0_5_i_4__3_n_0\,
      DIB(0) => \logic_ram_reg_0_15_0_5_i_5__3_n_0\,
      DIC(1) => \logic_ram_reg_0_15_0_5_i_6__1_n_0\,
      DIC(0) => \logic_ram_reg_0_15_0_5_i_7__1_n_0\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => logic_ram_spinal_port10(1 downto 0),
      DOB(1 downto 0) => logic_ram_spinal_port10(3 downto 2),
      DOC(1 downto 0) => logic_ram_spinal_port10(5 downto 4),
      DOD(1 downto 0) => NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => io_push_fire
    );
\logic_ram_reg_0_15_0_5_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^ctrl_dowrite__0\,
      I1 => \logic_ptr_push_reg[0]_0\(0),
      I2 => \^d\(0),
      I3 => io_apb_PADDR(0),
      I4 => \logic_ptr_push_reg[0]_1\,
      O => io_push_fire
    );
\logic_ram_reg_0_15_0_5_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__3_n_0\,
      I1 => io_apb_PWDATA(1),
      O => \logic_ram_reg_0_15_0_5_i_2__3_n_0\
    );
\logic_ram_reg_0_15_0_5_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__3_n_0\,
      I1 => io_apb_PWDATA(0),
      O => \logic_ram_reg_0_15_0_5_i_3__3_n_0\
    );
\logic_ram_reg_0_15_0_5_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__3_n_0\,
      I1 => io_apb_PWDATA(3),
      O => \logic_ram_reg_0_15_0_5_i_4__3_n_0\
    );
\logic_ram_reg_0_15_0_5_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__3_n_0\,
      I1 => io_apb_PWDATA(2),
      O => \logic_ram_reg_0_15_0_5_i_5__3_n_0\
    );
\logic_ram_reg_0_15_0_5_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__3_n_0\,
      I1 => io_apb_PWDATA(5),
      O => \logic_ram_reg_0_15_0_5_i_6__1_n_0\
    );
\logic_ram_reg_0_15_0_5_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__3_n_0\,
      I1 => io_apb_PWDATA(4),
      O => \logic_ram_reg_0_15_0_5_i_7__1_n_0\
    );
\logic_ram_reg_0_15_0_5_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \logic_ptr_push_reg[0]_0\(0),
      I1 => io_apb_PENABLE,
      I2 => io_apb_PWRITE,
      I3 => io_apb_PADDR(1),
      I4 => \^io_apb_paddr[17]\,
      I5 => \logic_ram_reg_0_15_0_5_i_3__3_0\,
      O => \logic_ram_reg_0_15_0_5_i_8__3_n_0\
    );
logic_ram_reg_0_15_12_15: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \logic_ptr_push_reg__0\(3 downto 0),
      DIA(1) => \logic_ram_reg_0_15_12_15_i_1__1_n_0\,
      DIA(0) => \logic_ram_reg_0_15_12_15_i_2__1_n_0\,
      DIB(1) => \logic_ram_reg_0_15_12_15_i_3__1_n_0\,
      DIB(0) => \logic_ram_reg_0_15_12_15_i_4__1_n_0\,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => logic_ram_spinal_port10(13 downto 12),
      DOB(1 downto 0) => logic_ram_spinal_port10(15 downto 14),
      DOC(1 downto 0) => NLW_logic_ram_reg_0_15_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_logic_ram_reg_0_15_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => io_push_fire
    );
\logic_ram_reg_0_15_12_15_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__3_n_0\,
      I1 => io_apb_PWDATA(13),
      O => \logic_ram_reg_0_15_12_15_i_1__1_n_0\
    );
\logic_ram_reg_0_15_12_15_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__3_n_0\,
      I1 => io_apb_PWDATA(12),
      O => \logic_ram_reg_0_15_12_15_i_2__1_n_0\
    );
\logic_ram_reg_0_15_12_15_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__3_n_0\,
      I1 => io_apb_PWDATA(15),
      O => \logic_ram_reg_0_15_12_15_i_3__1_n_0\
    );
\logic_ram_reg_0_15_12_15_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__3_n_0\,
      I1 => io_apb_PWDATA(14),
      O => \logic_ram_reg_0_15_12_15_i_4__1_n_0\
    );
logic_ram_reg_0_15_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \logic_ptr_push_reg__0\(3 downto 0),
      DIA(1) => \logic_ram_reg_0_15_6_11_i_1__1_n_0\,
      DIA(0) => \logic_ram_reg_0_15_6_11_i_2__1_n_0\,
      DIB(1) => \logic_ram_reg_0_15_6_11_i_3__1_n_0\,
      DIB(0) => \logic_ram_reg_0_15_6_11_i_4__1_n_0\,
      DIC(1) => \logic_ram_reg_0_15_6_11_i_5__1_n_0\,
      DIC(0) => \logic_ram_reg_0_15_6_11_i_6__1_n_0\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => logic_ram_spinal_port10(7 downto 6),
      DOB(1 downto 0) => logic_ram_spinal_port10(9 downto 8),
      DOC(1 downto 0) => logic_ram_spinal_port10(11 downto 10),
      DOD(1 downto 0) => NLW_logic_ram_reg_0_15_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => io_push_fire
    );
\logic_ram_reg_0_15_6_11_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__3_n_0\,
      I1 => io_apb_PWDATA(7),
      O => \logic_ram_reg_0_15_6_11_i_1__1_n_0\
    );
\logic_ram_reg_0_15_6_11_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__3_n_0\,
      I1 => io_apb_PWDATA(6),
      O => \logic_ram_reg_0_15_6_11_i_2__1_n_0\
    );
\logic_ram_reg_0_15_6_11_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__3_n_0\,
      I1 => io_apb_PWDATA(9),
      O => \logic_ram_reg_0_15_6_11_i_3__1_n_0\
    );
\logic_ram_reg_0_15_6_11_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__3_n_0\,
      I1 => io_apb_PWDATA(8),
      O => \logic_ram_reg_0_15_6_11_i_4__1_n_0\
    );
\logic_ram_reg_0_15_6_11_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__3_n_0\,
      I1 => io_apb_PWDATA(11),
      O => \logic_ram_reg_0_15_6_11_i_5__1_n_0\
    );
\logic_ram_reg_0_15_6_11_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__3_n_0\,
      I1 => io_apb_PWDATA(10),
      O => \logic_ram_reg_0_15_6_11_i_6__1_n_0\
    );
\logic_ram_spinal_port1[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A22A222222222222"
    )
        port map (
      I0 => logic_pop_addressGen_valid,
      I1 => txFifo_io_pop_valid,
      I2 => Q(1),
      I3 => logic_pop_addressGen_rValid_reg_0,
      I4 => \FSM_onehot_spiMaster_state_reg[0]\,
      I5 => \^spimaster_sclktoggle__6\,
      O => logic_pop_sync_readPort_cmd_valid
    );
\logic_ram_spinal_port1[15]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \logic_ram_spinal_port1[15]_i_3__3_n_0\,
      I1 => logic_ptr_pop_reg(0),
      I2 => \logic_ptr_push_reg__0\(0),
      I3 => logic_ptr_pop_reg(1),
      I4 => \logic_ptr_push_reg__0\(1),
      O => logic_pop_addressGen_valid
    );
\logic_ram_spinal_port1[15]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => logic_ptr_pop_reg(3),
      I1 => \logic_ptr_push_reg__0\(3),
      I2 => logic_ptr_pop_reg(4),
      I3 => \logic_ptr_push_reg__0__0\(4),
      I4 => \logic_ptr_push_reg__0\(2),
      I5 => logic_ptr_pop_reg(2),
      O => \logic_ram_spinal_port1[15]_i_3__3_n_0\
    );
\logic_ram_spinal_port1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(0),
      Q => logic_ram_spinal_port1(0),
      R => '0'
    );
\logic_ram_spinal_port1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(10),
      Q => logic_ram_spinal_port1(10),
      R => '0'
    );
\logic_ram_spinal_port1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(11),
      Q => logic_ram_spinal_port1(11),
      R => '0'
    );
\logic_ram_spinal_port1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(12),
      Q => logic_ram_spinal_port1(12),
      R => '0'
    );
\logic_ram_spinal_port1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(13),
      Q => logic_ram_spinal_port1(13),
      R => '0'
    );
\logic_ram_spinal_port1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(14),
      Q => logic_ram_spinal_port1(14),
      R => '0'
    );
\logic_ram_spinal_port1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(15),
      Q => logic_ram_spinal_port1(15),
      R => '0'
    );
\logic_ram_spinal_port1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(1),
      Q => logic_ram_spinal_port1(1),
      R => '0'
    );
\logic_ram_spinal_port1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(2),
      Q => logic_ram_spinal_port1(2),
      R => '0'
    );
\logic_ram_spinal_port1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(3),
      Q => logic_ram_spinal_port1(3),
      R => '0'
    );
\logic_ram_spinal_port1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(4),
      Q => logic_ram_spinal_port1(4),
      R => '0'
    );
\logic_ram_spinal_port1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(5),
      Q => logic_ram_spinal_port1(5),
      R => '0'
    );
\logic_ram_spinal_port1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(6),
      Q => logic_ram_spinal_port1(6),
      R => '0'
    );
\logic_ram_spinal_port1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(7),
      Q => logic_ram_spinal_port1(7),
      R => '0'
    );
\logic_ram_spinal_port1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(8),
      Q => logic_ram_spinal_port1(8),
      R => '0'
    );
\logic_ram_spinal_port1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(9),
      Q => logic_ram_spinal_port1(9),
      R => '0'
    );
\spiMaster_txBitCnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAEAEEAAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_spiMaster_state[2]_i_2_n_0\,
      I1 => \^spimaster_sclktoggle__6\,
      I2 => logic_pop_addressGen_rValid_reg_0,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \FSM_onehot_spiMaster_state_reg[2]_1\,
      O => E(0)
    );
\spiMaster_txShiftReg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => \spiMaster_txShiftReg_reg[14]_0\(1),
      I1 => Q(2),
      I2 => \FSM_onehot_spiMaster_state_reg[2]_1\,
      I3 => \FSM_onehot_spiMaster_state_reg[0]\,
      I4 => logic_ram_spinal_port1(0),
      O => \spiMaster_txShiftReg_reg[14]\(0)
    );
\spiMaster_txShiftReg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => logic_ram_spinal_port1(10),
      I1 => \FSM_onehot_spiMaster_state_reg[0]\,
      I2 => \spiMaster_txShiftReg_reg[8]\,
      I3 => \spiMaster_txShiftReg_reg[14]_0\(9),
      I4 => \spiMaster_txShiftReg_reg[14]_0\(11),
      I5 => \spiMaster_txShiftReg_reg[8]_0\,
      O => \spiMaster_txShiftReg_reg[14]\(10)
    );
\spiMaster_txShiftReg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => logic_ram_spinal_port1(11),
      I1 => \FSM_onehot_spiMaster_state_reg[0]\,
      I2 => \spiMaster_txShiftReg_reg[8]\,
      I3 => \spiMaster_txShiftReg_reg[14]_0\(10),
      I4 => \spiMaster_txShiftReg_reg[14]_0\(12),
      I5 => \spiMaster_txShiftReg_reg[8]_0\,
      O => \spiMaster_txShiftReg_reg[14]\(11)
    );
\spiMaster_txShiftReg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => logic_ram_spinal_port1(12),
      I1 => \FSM_onehot_spiMaster_state_reg[0]\,
      I2 => \spiMaster_txShiftReg_reg[8]\,
      I3 => \spiMaster_txShiftReg_reg[14]_0\(11),
      I4 => \spiMaster_txShiftReg_reg[14]_0\(13),
      I5 => \spiMaster_txShiftReg_reg[8]_0\,
      O => \spiMaster_txShiftReg_reg[14]\(12)
    );
\spiMaster_txShiftReg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => logic_ram_spinal_port1(13),
      I1 => \FSM_onehot_spiMaster_state_reg[0]\,
      I2 => \spiMaster_txShiftReg_reg[8]\,
      I3 => \spiMaster_txShiftReg_reg[14]_0\(12),
      I4 => \spiMaster_txShiftReg_reg[14]_0\(14),
      I5 => \spiMaster_txShiftReg_reg[8]_0\,
      O => \spiMaster_txShiftReg_reg[14]\(13)
    );
\spiMaster_txShiftReg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => logic_ram_spinal_port1(14),
      I1 => \FSM_onehot_spiMaster_state_reg[0]\,
      I2 => \spiMaster_txShiftReg_reg[8]\,
      I3 => \spiMaster_txShiftReg_reg[14]_0\(13),
      I4 => \spiMaster_txShiftReg_reg[14]_0\(15),
      I5 => \spiMaster_txShiftReg_reg[8]_0\,
      O => \spiMaster_txShiftReg_reg[14]\(14)
    );
\spiMaster_txShiftReg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF200020002000"
    )
        port map (
      I0 => \spiMaster_txShiftReg_reg[14]_0\(14),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \FSM_onehot_spiMaster_state_reg[2]_1\,
      I4 => \FSM_onehot_spiMaster_state_reg[0]\,
      I5 => logic_ram_spinal_port1(15),
      O => \spiMaster_txShiftReg_reg[14]\(15)
    );
\spiMaster_txShiftReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => logic_ram_spinal_port1(1),
      I1 => \FSM_onehot_spiMaster_state_reg[0]\,
      I2 => \spiMaster_txShiftReg_reg[14]_0\(0),
      I3 => \spiMaster_txShiftReg_reg[14]_0\(2),
      I4 => Q(2),
      I5 => \FSM_onehot_spiMaster_state_reg[2]_1\,
      O => \spiMaster_txShiftReg_reg[14]\(1)
    );
\spiMaster_txShiftReg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => logic_ram_spinal_port1(2),
      I1 => \FSM_onehot_spiMaster_state_reg[0]\,
      I2 => \spiMaster_txShiftReg_reg[14]_0\(1),
      I3 => \spiMaster_txShiftReg_reg[14]_0\(3),
      I4 => Q(2),
      I5 => \FSM_onehot_spiMaster_state_reg[2]_1\,
      O => \spiMaster_txShiftReg_reg[14]\(2)
    );
\spiMaster_txShiftReg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => logic_ram_spinal_port1(3),
      I1 => \FSM_onehot_spiMaster_state_reg[0]\,
      I2 => \spiMaster_txShiftReg_reg[14]_0\(2),
      I3 => \spiMaster_txShiftReg_reg[14]_0\(4),
      I4 => Q(2),
      I5 => \FSM_onehot_spiMaster_state_reg[2]_1\,
      O => \spiMaster_txShiftReg_reg[14]\(3)
    );
\spiMaster_txShiftReg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => logic_ram_spinal_port1(4),
      I1 => \FSM_onehot_spiMaster_state_reg[0]\,
      I2 => \spiMaster_txShiftReg_reg[14]_0\(3),
      I3 => \spiMaster_txShiftReg_reg[14]_0\(5),
      I4 => Q(2),
      I5 => \FSM_onehot_spiMaster_state_reg[2]_1\,
      O => \spiMaster_txShiftReg_reg[14]\(4)
    );
\spiMaster_txShiftReg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => logic_ram_spinal_port1(5),
      I1 => \FSM_onehot_spiMaster_state_reg[0]\,
      I2 => \spiMaster_txShiftReg_reg[14]_0\(4),
      I3 => \spiMaster_txShiftReg_reg[14]_0\(6),
      I4 => Q(2),
      I5 => \FSM_onehot_spiMaster_state_reg[2]_1\,
      O => \spiMaster_txShiftReg_reg[14]\(5)
    );
\spiMaster_txShiftReg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => logic_ram_spinal_port1(6),
      I1 => \FSM_onehot_spiMaster_state_reg[0]\,
      I2 => \spiMaster_txShiftReg_reg[14]_0\(5),
      I3 => \spiMaster_txShiftReg_reg[14]_0\(7),
      I4 => Q(2),
      I5 => \FSM_onehot_spiMaster_state_reg[2]_1\,
      O => \spiMaster_txShiftReg_reg[14]\(6)
    );
\spiMaster_txShiftReg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => logic_ram_spinal_port1(7),
      I1 => \FSM_onehot_spiMaster_state_reg[0]\,
      I2 => \spiMaster_txShiftReg_reg[7]\,
      I3 => \spiMaster_txShiftReg_reg[14]_0\(6),
      I4 => \spiMaster_txShiftReg_reg[14]_0\(8),
      I5 => \spiMaster_txShiftReg_reg[8]_0\,
      O => \spiMaster_txShiftReg_reg[14]\(7)
    );
\spiMaster_txShiftReg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => logic_ram_spinal_port1(8),
      I1 => \FSM_onehot_spiMaster_state_reg[0]\,
      I2 => \spiMaster_txShiftReg_reg[8]\,
      I3 => \spiMaster_txShiftReg_reg[14]_0\(7),
      I4 => \spiMaster_txShiftReg_reg[14]_0\(9),
      I5 => \spiMaster_txShiftReg_reg[8]_0\,
      O => \spiMaster_txShiftReg_reg[14]\(8)
    );
\spiMaster_txShiftReg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => logic_ram_spinal_port1(9),
      I1 => \FSM_onehot_spiMaster_state_reg[0]\,
      I2 => \spiMaster_txShiftReg_reg[8]\,
      I3 => \spiMaster_txShiftReg_reg[14]_0\(8),
      I4 => \spiMaster_txShiftReg_reg[14]_0\(10),
      I5 => \spiMaster_txShiftReg_reg[8]_0\,
      O => \spiMaster_txShiftReg_reg[14]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_StreamFifo_4_17 is
  port (
    rxFifo_io_pop_valid : out STD_LOGIC;
    io_apb_decoder_io_output_PSEL_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    i2cCtrl_io_apb_PRDATA : out STD_LOGIC_VECTOR ( 8 downto 0 );
    io_apb_PADDR_1_sp_1 : out STD_LOGIC;
    \io_apb_PADDR[1]_0\ : out STD_LOGIC;
    \io_apb_PADDR[1]_1\ : out STD_LOGIC;
    \io_apb_PADDR[1]_2\ : out STD_LOGIC;
    \io_apb_PADDR[1]_3\ : out STD_LOGIC;
    \io_apb_PADDR[1]_4\ : out STD_LOGIC;
    clockCounter_reg_11_sp_1 : out STD_LOGIC;
    when_apb3i2c_l175 : out STD_LOGIC;
    \io_apb_PADDR[1]_5\ : out STD_LOGIC;
    \io_apb_PADDR[16]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    \logic_pop_sync_popReg_reg[0]_0\ : in STD_LOGIC;
    io_apb_PENABLE : in STD_LOGIC;
    io_apb_PWRITE : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \io_apb_PRDATA[6]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[6]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[6]_INST_0_i_3_1\ : in STD_LOGIC;
    selIndex : in STD_LOGIC;
    io_apb_PADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \io_apb_PRDATA[0]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[0]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[1]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[1]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[1]_INST_0_i_3_1\ : in STD_LOGIC;
    \io_apb_PRDATA[2]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[2]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[4]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[4]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[7]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[7]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[3]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[8]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[3]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[5]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[5]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[8]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[8]_INST_0_i_3_1\ : in STD_LOGIC;
    \io_apb_PRDATA[9]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[11]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[12]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[13]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[14]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_3\ : in STD_LOGIC;
    \i2cState__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clockCounter_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \io_apb_PRDATA[15]_INST_0_i_12_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \io_apb_PRDATA[10]_INST_0_i_8_0\ : in STD_LOGIC;
    \io_apb_PRDATA[0]_INST_0_i_8_0\ : in STD_LOGIC;
    \io_apb_PRDATA[1]_INST_0_i_8_0\ : in STD_LOGIC;
    \io_apb_PRDATA[1]_INST_0_i_8_1\ : in STD_LOGIC;
    \io_apb_PRDATA[1]_INST_0_i_8_2\ : in STD_LOGIC;
    BTF : in STD_LOGIC;
    STOPF : in STD_LOGIC;
    \io_apb_PRDATA[10]_INST_0_i_3\ : in STD_LOGIC;
    AF : in STD_LOGIC;
    \io_apb_PRDATA[3]_INST_0_i_8_0\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_12_1\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_12_2\ : in STD_LOGIC;
    \io_apb_PRDATA[3]_INST_0_i_8_1\ : in STD_LOGIC;
    \io_apb_PRDATA[5]_INST_0_i_8_0\ : in STD_LOGIC;
    \io_apb_PRDATA[8]_INST_0_i_8_0\ : in STD_LOGIC;
    \io_apb_PRDATA[9]_INST_0_i_9_0\ : in STD_LOGIC;
    \io_apb_PRDATA[11]_INST_0_i_9_0\ : in STD_LOGIC;
    \io_apb_PRDATA[12]_INST_0_i_9_0\ : in STD_LOGIC;
    \io_apb_PRDATA[13]_INST_0_i_9_0\ : in STD_LOGIC;
    \io_apb_PRDATA[14]_INST_0_i_9_0\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_12_3\ : in STD_LOGIC;
    io_apb_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    \logic_ptr_push_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \logic_ram_spinal_port1_reg[13]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_Apb3Periph_0_0_StreamFifo_4_17 : entity is "StreamFifo";
end sys_Apb3Periph_0_0_StreamFifo_4_17;

architecture STRUCTURE of sys_Apb3Periph_0_0_StreamFifo_4_17 is
  signal clockCounter_reg_11_sn_1 : STD_LOGIC;
  signal \^io_apb_paddr[16]\ : STD_LOGIC;
  signal io_apb_PADDR_1_sn_1 : STD_LOGIC;
  signal \io_apb_PRDATA[0]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[10]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[11]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[12]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[13]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[14]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[1]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[2]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[3]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[4]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[5]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[6]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[7]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[9]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \^io_apb_decoder_io_output_psel_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \io_gpio_write[23]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_gpio_write[23]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_push_fire__1\ : STD_LOGIC;
  signal \logic_pop_addressGen_rValid_i_1__4_n_0\ : STD_LOGIC;
  signal logic_pop_addressGen_valid : STD_LOGIC;
  signal logic_pop_sync_popReg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal logic_pop_sync_readArbitation_fire : STD_LOGIC;
  signal logic_pop_sync_readPort_cmd_valid : STD_LOGIC;
  signal \logic_ptr_pop0__2\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \logic_ptr_pop[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \logic_ptr_pop[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \logic_ptr_pop[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \logic_ptr_pop[3]_i_1__6_n_0\ : STD_LOGIC;
  signal logic_ptr_pop_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \logic_ptr_push0__2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \logic_ptr_push_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \logic_ptr_push_reg__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \logic_ram_reg_0_15_0_5_i_2__9_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_3__8_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_4__8_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_5__8_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_6__6_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_7__6_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_8__2_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_9__2_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_12_15_i_1__6_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_12_15_i_2__6_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_12_15_i_3__6_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_12_15_i_4__6_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_6_11_i_1__6_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_6_11_i_2__6_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_6_11_i_3__6_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_6_11_i_4__6_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_6_11_i_5__6_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_6_11_i_6__6_n_0\ : STD_LOGIC;
  signal \logic_ram_spinal_port10__1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \logic_ram_spinal_port1[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \logic_ram_spinal_port1[15]_i_4_n_0\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[0]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[10]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[11]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[12]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[13]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[14]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[15]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[1]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[2]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[3]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[4]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[5]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[6]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[7]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[8]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[9]\ : STD_LOGIC;
  signal \^rxfifo_io_pop_valid\ : STD_LOGIC;
  signal \^when_apb3i2c_l175\ : STD_LOGIC;
  signal NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_logic_ram_reg_0_15_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_logic_ram_reg_0_15_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_logic_ram_reg_0_15_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \logic_ptr_pop[0]_i_1__6\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \logic_ptr_pop[1]_i_1__6\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \logic_ptr_pop[2]_i_1__6\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \logic_ptr_pop[3]_i_1__6\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \logic_ptr_pop[4]_i_1__6\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \logic_ptr_push[1]_i_1__6\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \logic_ptr_push[2]_i_1__6\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \logic_ptr_push[3]_i_1__6\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \logic_ptr_push[4]_i_1__6\ : label is "soft_lutpair106";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of logic_ram_reg_0_15_0_5 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of logic_ram_reg_0_15_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of logic_ram_reg_0_15_0_5 : label is 15;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of logic_ram_reg_0_15_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of logic_ram_reg_0_15_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of logic_ram_reg_0_15_12_15 : label is "";
  attribute ram_addr_begin of logic_ram_reg_0_15_12_15 : label is 0;
  attribute ram_addr_end of logic_ram_reg_0_15_12_15 : label is 15;
  attribute ram_slice_begin of logic_ram_reg_0_15_12_15 : label is 12;
  attribute ram_slice_end of logic_ram_reg_0_15_12_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of logic_ram_reg_0_15_6_11 : label is "";
  attribute ram_addr_begin of logic_ram_reg_0_15_6_11 : label is 0;
  attribute ram_addr_end of logic_ram_reg_0_15_6_11 : label is 15;
  attribute ram_slice_begin of logic_ram_reg_0_15_6_11 : label is 6;
  attribute ram_slice_end of logic_ram_reg_0_15_6_11 : label is 11;
  attribute SOFT_HLUTNM of \logic_ram_spinal_port1[15]_i_2__2\ : label is "soft_lutpair105";
begin
  clockCounter_reg_11_sp_1 <= clockCounter_reg_11_sn_1;
  \io_apb_PADDR[16]\ <= \^io_apb_paddr[16]\;
  io_apb_PADDR_1_sp_1 <= io_apb_PADDR_1_sn_1;
  io_apb_decoder_io_output_PSEL_0(0) <= \^io_apb_decoder_io_output_psel_0\(0);
  rxFifo_io_pop_valid <= \^rxfifo_io_pop_valid\;
  when_apb3i2c_l175 <= \^when_apb3i2c_l175\;
\SR1[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \logic_ptr_push_reg[0]_0\(3),
      I1 => \logic_ptr_push_reg[0]_0\(2),
      I2 => \logic_ptr_push_reg[0]_0\(1),
      I3 => \logic_ptr_push_reg[0]_0\(0),
      O => \^when_apb3i2c_l175\
    );
\io_apb_PRDATA[0]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \io_apb_PRDATA[10]_INST_0_i_8_0\,
      I1 => \logic_ram_spinal_port1_reg_n_0_[0]\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_8_0\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_12_0\(0),
      I4 => io_apb_PADDR(2),
      I5 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[0]_INST_0_i_21_n_0\
    );
\io_apb_PRDATA[0]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAEAFF00"
    )
        port map (
      I0 => \io_apb_PRDATA[0]_INST_0_i_3\,
      I1 => \io_apb_PRDATA[0]_INST_0_i_21_n_0\,
      I2 => \io_apb_PRDATA[6]_INST_0_i_3_0\,
      I3 => \io_apb_PRDATA[0]_INST_0_i_3_0\,
      I4 => selIndex,
      I5 => io_apb_PADDR(1),
      O => i2cCtrl_io_apb_PRDATA(0)
    );
\io_apb_PRDATA[10]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \io_apb_PRDATA[10]_INST_0_i_8_0\,
      I1 => \logic_ram_spinal_port1_reg_n_0_[10]\,
      I2 => AF,
      I3 => \io_apb_PRDATA[15]_INST_0_i_12_0\(9),
      I4 => io_apb_PADDR(2),
      I5 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[10]_INST_0_i_20_n_0\
    );
\io_apb_PRDATA[10]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444000"
    )
        port map (
      I0 => io_apb_PADDR(1),
      I1 => selIndex,
      I2 => \io_apb_PRDATA[6]_INST_0_i_3_0\,
      I3 => \io_apb_PRDATA[10]_INST_0_i_20_n_0\,
      I4 => \io_apb_PRDATA[10]_INST_0_i_3\,
      O => \io_apb_PADDR[1]_5\
    );
\io_apb_PRDATA[11]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0C0C0EAEAEAEA"
    )
        port map (
      I0 => \io_apb_PRDATA[11]_INST_0_i_9_0\,
      I1 => \io_apb_PRDATA[15]_INST_0_i_12_1\,
      I2 => \logic_ram_spinal_port1_reg_n_0_[11]\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_12_0\(10),
      I4 => \io_apb_PRDATA[15]_INST_0_i_12_2\,
      I5 => \io_apb_PRDATA[3]_INST_0_i_8_1\,
      O => \io_apb_PRDATA[11]_INST_0_i_20_n_0\
    );
\io_apb_PRDATA[11]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000A0C"
    )
        port map (
      I0 => \io_apb_PRDATA[11]_INST_0_i_20_n_0\,
      I1 => \io_apb_PRDATA[11]_INST_0_i_3\,
      I2 => io_apb_PADDR(1),
      I3 => selIndex,
      I4 => io_apb_PADDR(4),
      I5 => io_apb_PADDR(0),
      O => \io_apb_PADDR[1]_0\
    );
\io_apb_PRDATA[12]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0C0C0EAEAEAEA"
    )
        port map (
      I0 => \io_apb_PRDATA[12]_INST_0_i_9_0\,
      I1 => \io_apb_PRDATA[15]_INST_0_i_12_1\,
      I2 => \logic_ram_spinal_port1_reg_n_0_[12]\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_12_0\(11),
      I4 => \io_apb_PRDATA[15]_INST_0_i_12_2\,
      I5 => \io_apb_PRDATA[3]_INST_0_i_8_1\,
      O => \io_apb_PRDATA[12]_INST_0_i_18_n_0\
    );
\io_apb_PRDATA[12]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000A0C"
    )
        port map (
      I0 => \io_apb_PRDATA[12]_INST_0_i_18_n_0\,
      I1 => \io_apb_PRDATA[12]_INST_0_i_3\,
      I2 => io_apb_PADDR(1),
      I3 => selIndex,
      I4 => io_apb_PADDR(4),
      I5 => io_apb_PADDR(0),
      O => \io_apb_PADDR[1]_1\
    );
\io_apb_PRDATA[13]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0C0C0EAEAEAEA"
    )
        port map (
      I0 => \io_apb_PRDATA[13]_INST_0_i_9_0\,
      I1 => \io_apb_PRDATA[15]_INST_0_i_12_1\,
      I2 => \logic_ram_spinal_port1_reg_n_0_[13]\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_12_0\(12),
      I4 => \io_apb_PRDATA[15]_INST_0_i_12_2\,
      I5 => \io_apb_PRDATA[3]_INST_0_i_8_1\,
      O => \io_apb_PRDATA[13]_INST_0_i_18_n_0\
    );
\io_apb_PRDATA[13]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000A0C"
    )
        port map (
      I0 => \io_apb_PRDATA[13]_INST_0_i_18_n_0\,
      I1 => \io_apb_PRDATA[13]_INST_0_i_3\,
      I2 => io_apb_PADDR(1),
      I3 => selIndex,
      I4 => io_apb_PADDR(4),
      I5 => io_apb_PADDR(0),
      O => \io_apb_PADDR[1]_2\
    );
\io_apb_PRDATA[14]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0C0C0EAEAEAEA"
    )
        port map (
      I0 => \io_apb_PRDATA[14]_INST_0_i_9_0\,
      I1 => \io_apb_PRDATA[15]_INST_0_i_12_1\,
      I2 => \logic_ram_spinal_port1_reg_n_0_[14]\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_12_0\(13),
      I4 => \io_apb_PRDATA[15]_INST_0_i_12_2\,
      I5 => \io_apb_PRDATA[3]_INST_0_i_8_1\,
      O => \io_apb_PRDATA[14]_INST_0_i_18_n_0\
    );
\io_apb_PRDATA[14]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000A0C"
    )
        port map (
      I0 => \io_apb_PRDATA[14]_INST_0_i_18_n_0\,
      I1 => \io_apb_PRDATA[14]_INST_0_i_3\,
      I2 => io_apb_PADDR(1),
      I3 => selIndex,
      I4 => io_apb_PADDR(4),
      I5 => io_apb_PADDR(0),
      O => \io_apb_PADDR[1]_3\
    );
\io_apb_PRDATA[15]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000A0C"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_25_n_0\,
      I1 => \io_apb_PRDATA[15]_INST_0_i_3\,
      I2 => io_apb_PADDR(1),
      I3 => selIndex,
      I4 => io_apb_PADDR(4),
      I5 => io_apb_PADDR(0),
      O => \io_apb_PADDR[1]_4\
    );
\io_apb_PRDATA[15]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0C0C0EAEAEAEA"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_12_3\,
      I1 => \io_apb_PRDATA[15]_INST_0_i_12_1\,
      I2 => \logic_ram_spinal_port1_reg_n_0_[15]\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_12_0\(14),
      I4 => \io_apb_PRDATA[15]_INST_0_i_12_2\,
      I5 => \io_apb_PRDATA[3]_INST_0_i_8_1\,
      O => \io_apb_PRDATA[15]_INST_0_i_25_n_0\
    );
\io_apb_PRDATA[1]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \io_apb_PRDATA[6]_INST_0_i_3_0\,
      I1 => \io_apb_PRDATA[1]_INST_0_i_8_0\,
      I2 => \io_apb_PRDATA[1]_INST_0_i_8_1\,
      I3 => \logic_ram_spinal_port1_reg_n_0_[1]\,
      I4 => \io_apb_PRDATA[10]_INST_0_i_8_0\,
      I5 => \io_apb_PRDATA[1]_INST_0_i_8_2\,
      O => \io_apb_PRDATA[1]_INST_0_i_21_n_0\
    );
\io_apb_PRDATA[1]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEFFF0"
    )
        port map (
      I0 => \io_apb_PRDATA[1]_INST_0_i_3\,
      I1 => \io_apb_PRDATA[1]_INST_0_i_21_n_0\,
      I2 => \io_apb_PRDATA[1]_INST_0_i_3_0\,
      I3 => \io_apb_PRDATA[1]_INST_0_i_3_1\,
      I4 => selIndex,
      I5 => io_apb_PADDR(1),
      O => i2cCtrl_io_apb_PRDATA(1)
    );
\io_apb_PRDATA[2]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \io_apb_PRDATA[10]_INST_0_i_8_0\,
      I1 => \logic_ram_spinal_port1_reg_n_0_[2]\,
      I2 => BTF,
      I3 => \io_apb_PRDATA[15]_INST_0_i_12_0\(1),
      I4 => io_apb_PADDR(2),
      I5 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[2]_INST_0_i_21_n_0\
    );
\io_apb_PRDATA[2]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAEAFF00"
    )
        port map (
      I0 => \io_apb_PRDATA[2]_INST_0_i_3\,
      I1 => \io_apb_PRDATA[2]_INST_0_i_21_n_0\,
      I2 => \io_apb_PRDATA[6]_INST_0_i_3_0\,
      I3 => \io_apb_PRDATA[2]_INST_0_i_3_0\,
      I4 => selIndex,
      I5 => io_apb_PADDR(1),
      O => i2cCtrl_io_apb_PRDATA(2)
    );
\io_apb_PRDATA[3]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0C0C0EAEAEAEA"
    )
        port map (
      I0 => \io_apb_PRDATA[3]_INST_0_i_8_0\,
      I1 => \io_apb_PRDATA[15]_INST_0_i_12_1\,
      I2 => \logic_ram_spinal_port1_reg_n_0_[3]\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_12_0\(2),
      I4 => \io_apb_PRDATA[15]_INST_0_i_12_2\,
      I5 => \io_apb_PRDATA[3]_INST_0_i_8_1\,
      O => \io_apb_PRDATA[3]_INST_0_i_22_n_0\
    );
\io_apb_PRDATA[3]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABBAABAAAABAAAA"
    )
        port map (
      I0 => \io_apb_PRDATA[3]_INST_0_i_3\,
      I1 => \io_apb_PRDATA[8]_INST_0_i_3\,
      I2 => selIndex,
      I3 => io_apb_PADDR(1),
      I4 => \io_apb_PRDATA[3]_INST_0_i_3_0\,
      I5 => \io_apb_PRDATA[3]_INST_0_i_22_n_0\,
      O => i2cCtrl_io_apb_PRDATA(3)
    );
\io_apb_PRDATA[4]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \io_apb_PRDATA[10]_INST_0_i_8_0\,
      I1 => \logic_ram_spinal_port1_reg_n_0_[4]\,
      I2 => STOPF,
      I3 => \io_apb_PRDATA[15]_INST_0_i_12_0\(3),
      I4 => io_apb_PADDR(2),
      I5 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[4]_INST_0_i_21_n_0\
    );
\io_apb_PRDATA[4]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAEAFF00"
    )
        port map (
      I0 => \io_apb_PRDATA[4]_INST_0_i_3\,
      I1 => \io_apb_PRDATA[4]_INST_0_i_21_n_0\,
      I2 => \io_apb_PRDATA[6]_INST_0_i_3_0\,
      I3 => \io_apb_PRDATA[4]_INST_0_i_3_0\,
      I4 => selIndex,
      I5 => io_apb_PADDR(1),
      O => i2cCtrl_io_apb_PRDATA(4)
    );
\io_apb_PRDATA[5]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0C0C0EAEAEAEA"
    )
        port map (
      I0 => \io_apb_PRDATA[5]_INST_0_i_8_0\,
      I1 => \io_apb_PRDATA[15]_INST_0_i_12_1\,
      I2 => \logic_ram_spinal_port1_reg_n_0_[5]\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_12_0\(4),
      I4 => \io_apb_PRDATA[15]_INST_0_i_12_2\,
      I5 => \io_apb_PRDATA[3]_INST_0_i_8_1\,
      O => \io_apb_PRDATA[5]_INST_0_i_22_n_0\
    );
\io_apb_PRDATA[5]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABBAABAAAABAAAA"
    )
        port map (
      I0 => \io_apb_PRDATA[5]_INST_0_i_3\,
      I1 => \io_apb_PRDATA[8]_INST_0_i_3\,
      I2 => selIndex,
      I3 => io_apb_PADDR(1),
      I4 => \io_apb_PRDATA[5]_INST_0_i_3_0\,
      I5 => \io_apb_PRDATA[5]_INST_0_i_22_n_0\,
      O => i2cCtrl_io_apb_PRDATA(5)
    );
\io_apb_PRDATA[6]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FF888888"
    )
        port map (
      I0 => Q(0),
      I1 => io_apb_PADDR(2),
      I2 => \io_apb_PRDATA[15]_INST_0_i_12_0\(5),
      I3 => \logic_ram_spinal_port1[15]_i_3__1_n_0\,
      I4 => \logic_ram_spinal_port1_reg_n_0_[6]\,
      I5 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[6]_INST_0_i_21_n_0\
    );
\io_apb_PRDATA[6]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAEAFF00"
    )
        port map (
      I0 => \io_apb_PRDATA[6]_INST_0_i_3\,
      I1 => \io_apb_PRDATA[6]_INST_0_i_21_n_0\,
      I2 => \io_apb_PRDATA[6]_INST_0_i_3_0\,
      I3 => \io_apb_PRDATA[6]_INST_0_i_3_1\,
      I4 => selIndex,
      I5 => io_apb_PADDR(1),
      O => i2cCtrl_io_apb_PRDATA(6)
    );
\io_apb_PRDATA[7]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \io_apb_PRDATA[10]_INST_0_i_8_0\,
      I1 => \logic_ram_spinal_port1_reg_n_0_[7]\,
      I2 => Q(1),
      I3 => \io_apb_PRDATA[15]_INST_0_i_12_0\(6),
      I4 => io_apb_PADDR(2),
      I5 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[7]_INST_0_i_21_n_0\
    );
\io_apb_PRDATA[7]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAEAFF00"
    )
        port map (
      I0 => \io_apb_PRDATA[7]_INST_0_i_3\,
      I1 => \io_apb_PRDATA[7]_INST_0_i_21_n_0\,
      I2 => \io_apb_PRDATA[6]_INST_0_i_3_0\,
      I3 => \io_apb_PRDATA[7]_INST_0_i_3_0\,
      I4 => selIndex,
      I5 => io_apb_PADDR(1),
      O => i2cCtrl_io_apb_PRDATA(7)
    );
\io_apb_PRDATA[8]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0C0C0EAEAEAEA"
    )
        port map (
      I0 => \io_apb_PRDATA[8]_INST_0_i_8_0\,
      I1 => \io_apb_PRDATA[15]_INST_0_i_12_1\,
      I2 => \logic_ram_spinal_port1_reg_n_0_[8]\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_12_0\(7),
      I4 => \io_apb_PRDATA[15]_INST_0_i_12_2\,
      I5 => \io_apb_PRDATA[3]_INST_0_i_8_1\,
      O => \io_apb_PRDATA[8]_INST_0_i_22_n_0\
    );
\io_apb_PRDATA[8]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABBAABAAAABAAAA"
    )
        port map (
      I0 => \io_apb_PRDATA[8]_INST_0_i_3_0\,
      I1 => \io_apb_PRDATA[8]_INST_0_i_3\,
      I2 => selIndex,
      I3 => io_apb_PADDR(1),
      I4 => \io_apb_PRDATA[8]_INST_0_i_3_1\,
      I5 => \io_apb_PRDATA[8]_INST_0_i_22_n_0\,
      O => i2cCtrl_io_apb_PRDATA(8)
    );
\io_apb_PRDATA[9]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0C0C0EAEAEAEA"
    )
        port map (
      I0 => \io_apb_PRDATA[9]_INST_0_i_9_0\,
      I1 => \io_apb_PRDATA[15]_INST_0_i_12_1\,
      I2 => \logic_ram_spinal_port1_reg_n_0_[9]\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_12_0\(8),
      I4 => \io_apb_PRDATA[15]_INST_0_i_12_2\,
      I5 => \io_apb_PRDATA[3]_INST_0_i_8_1\,
      O => \io_apb_PRDATA[9]_INST_0_i_20_n_0\
    );
\io_apb_PRDATA[9]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000A0C"
    )
        port map (
      I0 => \io_apb_PRDATA[9]_INST_0_i_20_n_0\,
      I1 => \io_apb_PRDATA[9]_INST_0_i_3\,
      I2 => io_apb_PADDR(1),
      I3 => selIndex,
      I4 => io_apb_PADDR(4),
      I5 => io_apb_PADDR(0),
      O => io_apb_PADDR_1_sn_1
    );
\io_gpio_write[23]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \io_gpio_write[23]_INST_0_i_2_n_0\,
      I1 => clockCounter_reg(11),
      I2 => clockCounter_reg(10),
      I3 => clockCounter_reg(9),
      I4 => clockCounter_reg(8),
      I5 => \io_gpio_write[23]_INST_0_i_3_n_0\,
      O => clockCounter_reg_11_sn_1
    );
\io_gpio_write[23]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => clockCounter_reg(7),
      I1 => clockCounter_reg(6),
      I2 => clockCounter_reg(5),
      I3 => clockCounter_reg(4),
      O => \io_gpio_write[23]_INST_0_i_2_n_0\
    );
\io_gpio_write[23]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => clockCounter_reg(1),
      I1 => clockCounter_reg(0),
      I2 => clockCounter_reg(3),
      I3 => clockCounter_reg(2),
      O => \io_gpio_write[23]_INST_0_i_3_n_0\
    );
\logic_pop_addressGen_rValid_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => logic_pop_addressGen_valid,
      I1 => \logic_pop_sync_popReg_reg[0]_0\,
      I2 => \logic_ram_spinal_port1[15]_i_3__1_n_0\,
      I3 => \^rxfifo_io_pop_valid\,
      O => \logic_pop_addressGen_rValid_i_1__4_n_0\
    );
logic_pop_addressGen_rValid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \logic_pop_addressGen_rValid_i_1__4_n_0\,
      Q => \^rxfifo_io_pop_valid\
    );
\logic_pop_sync_popReg[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \^rxfifo_io_pop_valid\,
      I1 => \logic_pop_sync_popReg_reg[0]_0\,
      I2 => \^io_apb_decoder_io_output_psel_0\(0),
      I3 => io_apb_PENABLE,
      I4 => io_apb_PWRITE,
      I5 => Q(0),
      O => logic_pop_sync_readArbitation_fire
    );
\logic_pop_sync_popReg[4]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => io_apb_PADDR(6),
      I1 => io_apb_PADDR(7),
      I2 => io_apb_PADDR(8),
      I3 => io_apb_PADDR(9),
      I4 => io_apb_PSEL(0),
      O => \^io_apb_paddr[16]\
    );
\logic_pop_sync_popReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(0),
      Q => logic_pop_sync_popReg(0)
    );
\logic_pop_sync_popReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(1),
      Q => logic_pop_sync_popReg(1)
    );
\logic_pop_sync_popReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(2),
      Q => logic_pop_sync_popReg(2)
    );
\logic_pop_sync_popReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(3),
      Q => logic_pop_sync_popReg(3)
    );
\logic_pop_sync_popReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(4),
      Q => logic_pop_sync_popReg(4)
    );
\logic_ptr_pop[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => logic_ptr_pop_reg(0),
      O => \logic_ptr_pop[0]_i_1__6_n_0\
    );
\logic_ptr_pop[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => logic_ptr_pop_reg(0),
      I1 => logic_ptr_pop_reg(1),
      O => \logic_ptr_pop[1]_i_1__6_n_0\
    );
\logic_ptr_pop[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => logic_ptr_pop_reg(0),
      I1 => logic_ptr_pop_reg(1),
      I2 => logic_ptr_pop_reg(2),
      O => \logic_ptr_pop[2]_i_1__6_n_0\
    );
\logic_ptr_pop[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => logic_ptr_pop_reg(1),
      I1 => logic_ptr_pop_reg(0),
      I2 => logic_ptr_pop_reg(2),
      I3 => logic_ptr_pop_reg(3),
      O => \logic_ptr_pop[3]_i_1__6_n_0\
    );
\logic_ptr_pop[4]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => logic_ptr_pop_reg(2),
      I1 => logic_ptr_pop_reg(0),
      I2 => logic_ptr_pop_reg(1),
      I3 => logic_ptr_pop_reg(3),
      I4 => logic_ptr_pop_reg(4),
      O => \logic_ptr_pop0__2\(4)
    );
\logic_ptr_pop_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[0]_i_1__6_n_0\,
      Q => logic_ptr_pop_reg(0)
    );
\logic_ptr_pop_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[1]_i_1__6_n_0\,
      Q => logic_ptr_pop_reg(1)
    );
\logic_ptr_pop_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[2]_i_1__6_n_0\,
      Q => logic_ptr_pop_reg(2)
    );
\logic_ptr_pop_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[3]_i_1__6_n_0\,
      Q => logic_ptr_pop_reg(3)
    );
\logic_ptr_pop_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop0__2\(4),
      Q => logic_ptr_pop_reg(4)
    );
\logic_ptr_push[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      O => \logic_ptr_push0__2\(0)
    );
\logic_ptr_push[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      I1 => \logic_ptr_push_reg__0\(1),
      O => \logic_ptr_push0__2\(1)
    );
\logic_ptr_push[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      I1 => \logic_ptr_push_reg__0\(1),
      I2 => \logic_ptr_push_reg__0\(2),
      O => \logic_ptr_push0__2\(2)
    );
\logic_ptr_push[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(1),
      I1 => \logic_ptr_push_reg__0\(0),
      I2 => \logic_ptr_push_reg__0\(2),
      I3 => \logic_ptr_push_reg__0\(3),
      O => \logic_ptr_push0__2\(3)
    );
\logic_ptr_push[4]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(2),
      I1 => \logic_ptr_push_reg__0\(0),
      I2 => \logic_ptr_push_reg__0\(1),
      I3 => \logic_ptr_push_reg__0\(3),
      I4 => \logic_ptr_push_reg__0__0\(4),
      O => \logic_ptr_push0__2\(4)
    );
\logic_ptr_push_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__1\,
      CLR => reset,
      D => \logic_ptr_push0__2\(0),
      Q => \logic_ptr_push_reg__0\(0)
    );
\logic_ptr_push_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__1\,
      CLR => reset,
      D => \logic_ptr_push0__2\(1),
      Q => \logic_ptr_push_reg__0\(1)
    );
\logic_ptr_push_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__1\,
      CLR => reset,
      D => \logic_ptr_push0__2\(2),
      Q => \logic_ptr_push_reg__0\(2)
    );
\logic_ptr_push_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__1\,
      CLR => reset,
      D => \logic_ptr_push0__2\(3),
      Q => \logic_ptr_push_reg__0\(3)
    );
\logic_ptr_push_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__1\,
      CLR => reset,
      D => \logic_ptr_push0__2\(4),
      Q => \logic_ptr_push_reg__0__0\(4)
    );
logic_ram_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \logic_ptr_push_reg__0\(3 downto 0),
      DIA(1) => \logic_ram_reg_0_15_0_5_i_2__9_n_0\,
      DIA(0) => \logic_ram_reg_0_15_0_5_i_3__8_n_0\,
      DIB(1) => \logic_ram_reg_0_15_0_5_i_4__8_n_0\,
      DIB(0) => \logic_ram_reg_0_15_0_5_i_5__8_n_0\,
      DIC(1) => \logic_ram_reg_0_15_0_5_i_6__6_n_0\,
      DIC(0) => \logic_ram_reg_0_15_0_5_i_7__6_n_0\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \logic_ram_spinal_port10__1\(1 downto 0),
      DOB(1 downto 0) => \logic_ram_spinal_port10__1\(3 downto 2),
      DOC(1 downto 0) => \logic_ram_spinal_port10__1\(5 downto 4),
      DOD(1 downto 0) => NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \io_push_fire__1\
    );
\logic_ram_reg_0_15_0_5_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => clockCounter_reg_11_sn_1,
      I1 => \^when_apb3i2c_l175\,
      I2 => \i2cState__0\(0),
      I3 => \i2cState__0\(1),
      I4 => \i2cState__0\(2),
      I5 => \logic_ram_reg_0_15_0_5_i_8__2_n_0\,
      O => \io_push_fire__1\
    );
\logic_ram_reg_0_15_0_5_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \i2cState__0\(2),
      I1 => \i2cState__0\(1),
      I2 => \^when_apb3i2c_l175\,
      I3 => clockCounter_reg_11_sn_1,
      I4 => \i2cState__0\(0),
      I5 => \logic_ram_spinal_port1_reg[13]_0\(1),
      O => \logic_ram_reg_0_15_0_5_i_2__9_n_0\
    );
\logic_ram_reg_0_15_0_5_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \i2cState__0\(2),
      I1 => \i2cState__0\(1),
      I2 => \^when_apb3i2c_l175\,
      I3 => clockCounter_reg_11_sn_1,
      I4 => \i2cState__0\(0),
      I5 => \logic_ram_spinal_port1_reg[13]_0\(0),
      O => \logic_ram_reg_0_15_0_5_i_3__8_n_0\
    );
\logic_ram_reg_0_15_0_5_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \i2cState__0\(2),
      I1 => \i2cState__0\(1),
      I2 => \^when_apb3i2c_l175\,
      I3 => clockCounter_reg_11_sn_1,
      I4 => \i2cState__0\(0),
      I5 => \logic_ram_spinal_port1_reg[13]_0\(3),
      O => \logic_ram_reg_0_15_0_5_i_4__8_n_0\
    );
\logic_ram_reg_0_15_0_5_i_5__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \i2cState__0\(2),
      I1 => \i2cState__0\(1),
      I2 => \^when_apb3i2c_l175\,
      I3 => clockCounter_reg_11_sn_1,
      I4 => \i2cState__0\(0),
      I5 => \logic_ram_spinal_port1_reg[13]_0\(2),
      O => \logic_ram_reg_0_15_0_5_i_5__8_n_0\
    );
\logic_ram_reg_0_15_0_5_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \i2cState__0\(2),
      I1 => \i2cState__0\(1),
      I2 => \^when_apb3i2c_l175\,
      I3 => clockCounter_reg_11_sn_1,
      I4 => \i2cState__0\(0),
      I5 => \logic_ram_spinal_port1_reg[13]_0\(5),
      O => \logic_ram_reg_0_15_0_5_i_6__6_n_0\
    );
\logic_ram_reg_0_15_0_5_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \i2cState__0\(2),
      I1 => \i2cState__0\(1),
      I2 => \^when_apb3i2c_l175\,
      I3 => clockCounter_reg_11_sn_1,
      I4 => \i2cState__0\(0),
      I5 => \logic_ram_spinal_port1_reg[13]_0\(4),
      O => \logic_ram_reg_0_15_0_5_i_7__6_n_0\
    );
\logic_ram_reg_0_15_0_5_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_9__2_n_0\,
      I1 => logic_pop_sync_popReg(2),
      I2 => \logic_ptr_push_reg__0\(2),
      I3 => logic_pop_sync_popReg(1),
      I4 => \logic_ptr_push_reg__0\(1),
      O => \logic_ram_reg_0_15_0_5_i_8__2_n_0\
    );
\logic_ram_reg_0_15_0_5_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F66FFFFFFFFFF66F"
    )
        port map (
      I0 => logic_pop_sync_popReg(3),
      I1 => \logic_ptr_push_reg__0\(3),
      I2 => logic_pop_sync_popReg(4),
      I3 => \logic_ptr_push_reg__0__0\(4),
      I4 => \logic_ptr_push_reg__0\(0),
      I5 => logic_pop_sync_popReg(0),
      O => \logic_ram_reg_0_15_0_5_i_9__2_n_0\
    );
logic_ram_reg_0_15_12_15: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \logic_ptr_push_reg__0\(3 downto 0),
      DIA(1) => \logic_ram_reg_0_15_12_15_i_1__6_n_0\,
      DIA(0) => \logic_ram_reg_0_15_12_15_i_2__6_n_0\,
      DIB(1) => \logic_ram_reg_0_15_12_15_i_3__6_n_0\,
      DIB(0) => \logic_ram_reg_0_15_12_15_i_4__6_n_0\,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \logic_ram_spinal_port10__1\(13 downto 12),
      DOB(1 downto 0) => \logic_ram_spinal_port10__1\(15 downto 14),
      DOC(1 downto 0) => NLW_logic_ram_reg_0_15_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_logic_ram_reg_0_15_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \io_push_fire__1\
    );
\logic_ram_reg_0_15_12_15_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \i2cState__0\(2),
      I1 => \i2cState__0\(1),
      I2 => \^when_apb3i2c_l175\,
      I3 => clockCounter_reg_11_sn_1,
      I4 => \i2cState__0\(0),
      I5 => \logic_ram_spinal_port1_reg[13]_0\(13),
      O => \logic_ram_reg_0_15_12_15_i_1__6_n_0\
    );
\logic_ram_reg_0_15_12_15_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \i2cState__0\(2),
      I1 => \i2cState__0\(1),
      I2 => \^when_apb3i2c_l175\,
      I3 => clockCounter_reg_11_sn_1,
      I4 => \i2cState__0\(0),
      I5 => \logic_ram_spinal_port1_reg[13]_0\(12),
      O => \logic_ram_reg_0_15_12_15_i_2__6_n_0\
    );
\logic_ram_reg_0_15_12_15_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \i2cState__0\(2),
      I1 => \i2cState__0\(1),
      I2 => \^when_apb3i2c_l175\,
      I3 => clockCounter_reg_11_sn_1,
      I4 => \i2cState__0\(0),
      I5 => \logic_ram_spinal_port1_reg[13]_0\(15),
      O => \logic_ram_reg_0_15_12_15_i_3__6_n_0\
    );
\logic_ram_reg_0_15_12_15_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \i2cState__0\(2),
      I1 => \i2cState__0\(1),
      I2 => \^when_apb3i2c_l175\,
      I3 => clockCounter_reg_11_sn_1,
      I4 => \i2cState__0\(0),
      I5 => \logic_ram_spinal_port1_reg[13]_0\(14),
      O => \logic_ram_reg_0_15_12_15_i_4__6_n_0\
    );
logic_ram_reg_0_15_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \logic_ptr_push_reg__0\(3 downto 0),
      DIA(1) => \logic_ram_reg_0_15_6_11_i_1__6_n_0\,
      DIA(0) => \logic_ram_reg_0_15_6_11_i_2__6_n_0\,
      DIB(1) => \logic_ram_reg_0_15_6_11_i_3__6_n_0\,
      DIB(0) => \logic_ram_reg_0_15_6_11_i_4__6_n_0\,
      DIC(1) => \logic_ram_reg_0_15_6_11_i_5__6_n_0\,
      DIC(0) => \logic_ram_reg_0_15_6_11_i_6__6_n_0\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \logic_ram_spinal_port10__1\(7 downto 6),
      DOB(1 downto 0) => \logic_ram_spinal_port10__1\(9 downto 8),
      DOC(1 downto 0) => \logic_ram_spinal_port10__1\(11 downto 10),
      DOD(1 downto 0) => NLW_logic_ram_reg_0_15_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \io_push_fire__1\
    );
\logic_ram_reg_0_15_6_11_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \i2cState__0\(2),
      I1 => \i2cState__0\(1),
      I2 => \^when_apb3i2c_l175\,
      I3 => clockCounter_reg_11_sn_1,
      I4 => \i2cState__0\(0),
      I5 => \logic_ram_spinal_port1_reg[13]_0\(7),
      O => \logic_ram_reg_0_15_6_11_i_1__6_n_0\
    );
\logic_ram_reg_0_15_6_11_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \i2cState__0\(2),
      I1 => \i2cState__0\(1),
      I2 => \^when_apb3i2c_l175\,
      I3 => clockCounter_reg_11_sn_1,
      I4 => \i2cState__0\(0),
      I5 => \logic_ram_spinal_port1_reg[13]_0\(6),
      O => \logic_ram_reg_0_15_6_11_i_2__6_n_0\
    );
\logic_ram_reg_0_15_6_11_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \i2cState__0\(2),
      I1 => \i2cState__0\(1),
      I2 => \^when_apb3i2c_l175\,
      I3 => clockCounter_reg_11_sn_1,
      I4 => \i2cState__0\(0),
      I5 => \logic_ram_spinal_port1_reg[13]_0\(9),
      O => \logic_ram_reg_0_15_6_11_i_3__6_n_0\
    );
\logic_ram_reg_0_15_6_11_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \i2cState__0\(2),
      I1 => \i2cState__0\(1),
      I2 => \^when_apb3i2c_l175\,
      I3 => clockCounter_reg_11_sn_1,
      I4 => \i2cState__0\(0),
      I5 => \logic_ram_spinal_port1_reg[13]_0\(8),
      O => \logic_ram_reg_0_15_6_11_i_4__6_n_0\
    );
\logic_ram_reg_0_15_6_11_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \i2cState__0\(2),
      I1 => \i2cState__0\(1),
      I2 => \^when_apb3i2c_l175\,
      I3 => clockCounter_reg_11_sn_1,
      I4 => \i2cState__0\(0),
      I5 => \logic_ram_spinal_port1_reg[13]_0\(11),
      O => \logic_ram_reg_0_15_6_11_i_5__6_n_0\
    );
\logic_ram_reg_0_15_6_11_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \i2cState__0\(2),
      I1 => \i2cState__0\(1),
      I2 => \^when_apb3i2c_l175\,
      I3 => clockCounter_reg_11_sn_1,
      I4 => \i2cState__0\(0),
      I5 => \logic_ram_spinal_port1_reg[13]_0\(10),
      O => \logic_ram_reg_0_15_6_11_i_6__6_n_0\
    );
\logic_ram_spinal_port1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => logic_pop_addressGen_valid,
      I1 => \^rxfifo_io_pop_valid\,
      I2 => \logic_ram_spinal_port1[15]_i_3__1_n_0\,
      I3 => \logic_pop_sync_popReg_reg[0]_0\,
      O => logic_pop_sync_readPort_cmd_valid
    );
\logic_ram_spinal_port1[15]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \logic_ram_spinal_port1[15]_i_4_n_0\,
      I1 => logic_ptr_pop_reg(0),
      I2 => \logic_ptr_push_reg__0\(0),
      I3 => logic_ptr_pop_reg(1),
      I4 => \logic_ptr_push_reg__0\(1),
      O => logic_pop_addressGen_valid
    );
\logic_ram_spinal_port1[15]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => io_apb_PADDR(5),
      I1 => \^io_apb_paddr[16]\,
      I2 => io_apb_PENABLE,
      I3 => io_apb_PWRITE,
      I4 => Q(0),
      O => \logic_ram_spinal_port1[15]_i_3__1_n_0\
    );
\logic_ram_spinal_port1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => logic_ptr_pop_reg(3),
      I1 => \logic_ptr_push_reg__0\(3),
      I2 => logic_ptr_pop_reg(4),
      I3 => \logic_ptr_push_reg__0__0\(4),
      I4 => \logic_ptr_push_reg__0\(2),
      I5 => logic_ptr_pop_reg(2),
      O => \logic_ram_spinal_port1[15]_i_4_n_0\
    );
\logic_ram_spinal_port1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(0),
      Q => \logic_ram_spinal_port1_reg_n_0_[0]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(10),
      Q => \logic_ram_spinal_port1_reg_n_0_[10]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(11),
      Q => \logic_ram_spinal_port1_reg_n_0_[11]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(12),
      Q => \logic_ram_spinal_port1_reg_n_0_[12]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(13),
      Q => \logic_ram_spinal_port1_reg_n_0_[13]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(14),
      Q => \logic_ram_spinal_port1_reg_n_0_[14]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(15),
      Q => \logic_ram_spinal_port1_reg_n_0_[15]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(1),
      Q => \logic_ram_spinal_port1_reg_n_0_[1]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(2),
      Q => \logic_ram_spinal_port1_reg_n_0_[2]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(3),
      Q => \logic_ram_spinal_port1_reg_n_0_[3]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(4),
      Q => \logic_ram_spinal_port1_reg_n_0_[4]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(5),
      Q => \logic_ram_spinal_port1_reg_n_0_[5]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(6),
      Q => \logic_ram_spinal_port1_reg_n_0_[6]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(7),
      Q => \logic_ram_spinal_port1_reg_n_0_[7]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(8),
      Q => \logic_ram_spinal_port1_reg_n_0_[8]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__1\(9),
      Q => \logic_ram_spinal_port1_reg_n_0_[9]\,
      R => '0'
    );
\selIndex[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => io_apb_PADDR(5),
      I1 => io_apb_PSEL(0),
      I2 => io_apb_PADDR(9),
      I3 => io_apb_PADDR(8),
      I4 => io_apb_PADDR(7),
      I5 => io_apb_PADDR(6),
      O => \^io_apb_decoder_io_output_psel_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_StreamFifo_4_18 is
  port (
    io_gpio_write : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ctrl_doWrite__0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_i2cState_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_i2cState_reg[2]\ : out STD_LOGIC;
    \CR1_reg[9]\ : out STD_LOGIC;
    \FSM_sequential_i2cState_reg[2]_0\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    \io_gpio_write[22]\ : in STD_LOGIC;
    \i2cState__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \io_gpio_write[22]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_apb_PWDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \logic_ptr_push_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \logic_ptr_push_reg[0]_1\ : in STD_LOGIC;
    when_apb3i2c_l175 : in STD_LOGIC;
    \bitCounter_reg[0]\ : in STD_LOGIC;
    \io_gpio_write[22]_1\ : in STD_LOGIC;
    \io_gpio_write[22]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \io_gpio_write[22]_3\ : in STD_LOGIC;
    \io_gpio_write[22]_INST_0_i_1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bitCounter_reg[0]_0\ : in STD_LOGIC;
    io_apb_PENABLE : in STD_LOGIC;
    io_apb_PWRITE : in STD_LOGIC;
    io_apb_decoder_io_output_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_apb_PADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_i2cState_reg[2]_1\ : in STD_LOGIC;
    \FSM_sequential_i2cState_reg[2]_2\ : in STD_LOGIC;
    \FSM_sequential_i2cState_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_i2cState_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_Apb3Periph_0_0_StreamFifo_4_18 : entity is "StreamFifo";
end sys_Apb3Periph_0_0_StreamFifo_4_18;

architecture STRUCTURE of sys_Apb3Periph_0_0_StreamFifo_4_18 is
  signal \FSM_sequential_i2cState[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \^ctrl_dowrite__0\ : STD_LOGIC;
  signal \io_gpio_write[22]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \io_gpio_write[22]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \io_push_fire__0\ : STD_LOGIC;
  signal \logic_pop_addressGen_rValid_i_1__10_n_0\ : STD_LOGIC;
  signal logic_pop_addressGen_valid : STD_LOGIC;
  signal logic_pop_sync_popReg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal logic_pop_sync_readArbitation_fire : STD_LOGIC;
  signal logic_pop_sync_readPort_cmd_valid : STD_LOGIC;
  signal \logic_ptr_pop0__1\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \logic_ptr_pop[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \logic_ptr_pop[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \logic_ptr_pop[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \logic_ptr_pop[3]_i_1__5_n_0\ : STD_LOGIC;
  signal logic_ptr_pop_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \logic_ptr_push0__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \logic_ptr_push_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \logic_ptr_push_reg__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \logic_ram_reg_0_15_0_5_i_2__1_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_3__1_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_4__1_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_5__1_n_0\ : STD_LOGIC;
  signal logic_ram_reg_0_15_0_5_i_6_n_0 : STD_LOGIC;
  signal logic_ram_reg_0_15_0_5_i_7_n_0 : STD_LOGIC;
  signal logic_ram_reg_0_15_0_5_i_8_n_0 : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_9__1_n_0\ : STD_LOGIC;
  signal logic_ram_reg_0_15_12_15_i_1_n_0 : STD_LOGIC;
  signal logic_ram_reg_0_15_12_15_i_2_n_0 : STD_LOGIC;
  signal logic_ram_reg_0_15_12_15_i_3_n_0 : STD_LOGIC;
  signal logic_ram_reg_0_15_12_15_i_4_n_0 : STD_LOGIC;
  signal logic_ram_reg_0_15_6_11_i_1_n_0 : STD_LOGIC;
  signal logic_ram_reg_0_15_6_11_i_2_n_0 : STD_LOGIC;
  signal logic_ram_reg_0_15_6_11_i_3_n_0 : STD_LOGIC;
  signal logic_ram_reg_0_15_6_11_i_4_n_0 : STD_LOGIC;
  signal logic_ram_reg_0_15_6_11_i_5_n_0 : STD_LOGIC;
  signal logic_ram_reg_0_15_6_11_i_6_n_0 : STD_LOGIC;
  signal \logic_ram_spinal_port10__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \logic_ram_spinal_port1[15]_i_3__2_n_0\ : STD_LOGIC;
  signal txFifo_io_pop_valid : STD_LOGIC;
  signal NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_logic_ram_reg_0_15_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_logic_ram_reg_0_15_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_logic_ram_reg_0_15_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \logic_ptr_pop[0]_i_1__5\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \logic_ptr_pop[1]_i_1__5\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \logic_ptr_pop[2]_i_1__5\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \logic_ptr_pop[3]_i_1__5\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \logic_ptr_pop[4]_i_1__5\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \logic_ptr_push[1]_i_1__5\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \logic_ptr_push[2]_i_1__5\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \logic_ptr_push[3]_i_1__5\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \logic_ptr_push[4]_i_1__5\ : label is "soft_lutpair111";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of logic_ram_reg_0_15_0_5 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of logic_ram_reg_0_15_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of logic_ram_reg_0_15_0_5 : label is 15;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of logic_ram_reg_0_15_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of logic_ram_reg_0_15_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of logic_ram_reg_0_15_12_15 : label is "";
  attribute ram_addr_begin of logic_ram_reg_0_15_12_15 : label is 0;
  attribute ram_addr_end of logic_ram_reg_0_15_12_15 : label is 15;
  attribute ram_slice_begin of logic_ram_reg_0_15_12_15 : label is 12;
  attribute ram_slice_end of logic_ram_reg_0_15_12_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of logic_ram_reg_0_15_6_11 : label is "";
  attribute ram_addr_begin of logic_ram_reg_0_15_6_11 : label is 0;
  attribute ram_addr_end of logic_ram_reg_0_15_6_11 : label is 15;
  attribute ram_slice_begin of logic_ram_reg_0_15_6_11 : label is 6;
  attribute ram_slice_end of logic_ram_reg_0_15_6_11 : label is 11;
  attribute SOFT_HLUTNM of \logic_ram_spinal_port1[15]_i_2__1\ : label is "soft_lutpair109";
begin
  \ctrl_doWrite__0\ <= \^ctrl_dowrite__0\;
\CR1[15]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => io_apb_PENABLE,
      I1 => io_apb_PWRITE,
      I2 => io_apb_decoder_io_output_PSEL(0),
      I3 => io_apb_PADDR(0),
      O => \^ctrl_dowrite__0\
    );
\FSM_sequential_i2cState[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \FSM_sequential_i2cState_reg[0]\,
      I1 => \FSM_sequential_i2cState[2]_i_3__0_n_0\,
      I2 => \i2cState__0\(2),
      I3 => \FSM_sequential_i2cState_reg[2]_2\,
      I4 => \i2cState__0\(0),
      O => \FSM_sequential_i2cState_reg[2]_0\
    );
\FSM_sequential_i2cState[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F003FFFD0CCD000"
    )
        port map (
      I0 => \FSM_sequential_i2cState_reg[1]_0\(0),
      I1 => \i2cState__0\(0),
      I2 => \FSM_sequential_i2cState[2]_i_3__0_n_0\,
      I3 => \i2cState__0\(2),
      I4 => \FSM_sequential_i2cState_reg[2]_2\,
      I5 => \i2cState__0\(1),
      O => \CR1_reg[9]\
    );
\FSM_sequential_i2cState[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAB0"
    )
        port map (
      I0 => \FSM_sequential_i2cState_reg[2]_1\,
      I1 => \FSM_sequential_i2cState[2]_i_3__0_n_0\,
      I2 => \i2cState__0\(2),
      I3 => \FSM_sequential_i2cState_reg[2]_2\,
      O => \FSM_sequential_i2cState_reg[2]\
    );
\FSM_sequential_i2cState[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBCB0000"
    )
        port map (
      I0 => when_apb3i2c_l175,
      I1 => \i2cState__0\(1),
      I2 => \i2cState__0\(0),
      I3 => txFifo_io_pop_valid,
      I4 => \bitCounter_reg[0]\,
      O => \FSM_sequential_i2cState[2]_i_3__0_n_0\
    );
\SR1[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \i2cState__0\(1),
      I1 => \i2cState__0\(0),
      I2 => \i2cState__0\(2),
      I3 => \bitCounter_reg[0]\,
      I4 => txFifo_io_pop_valid,
      O => \FSM_sequential_i2cState_reg[1]\(0)
    );
\bitCounter[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AAF0AAC0AA00AA"
    )
        port map (
      I0 => \bitCounter_reg[0]_0\,
      I1 => txFifo_io_pop_valid,
      I2 => \bitCounter_reg[0]\,
      I3 => \i2cState__0\(2),
      I4 => \i2cState__0\(0),
      I5 => \i2cState__0\(1),
      O => E(0)
    );
\io_gpio_write[22]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEFFFFFFEEF0000"
    )
        port map (
      I0 => \io_gpio_write[22]_INST_0_i_1_n_0\,
      I1 => \io_gpio_write[22]\,
      I2 => \i2cState__0\(1),
      I3 => \i2cState__0\(0),
      I4 => \io_gpio_write[22]_0\(0),
      I5 => Q(0),
      O => io_gpio_write(0)
    );
\io_gpio_write[22]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCEFCCECCCFFCCFF"
    )
        port map (
      I0 => \io_gpio_write[22]_1\,
      I1 => \io_gpio_write[22]_INST_0_i_4_n_0\,
      I2 => \io_gpio_write[22]_2\(0),
      I3 => \i2cState__0\(2),
      I4 => \io_gpio_write[22]_3\,
      I5 => \bitCounter_reg[0]\,
      O => \io_gpio_write[22]_INST_0_i_1_n_0\
    );
\io_gpio_write[22]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440444"
    )
        port map (
      I0 => \i2cState__0\(1),
      I1 => \i2cState__0\(2),
      I2 => txFifo_io_pop_valid,
      I3 => \bitCounter_reg[0]\,
      I4 => \io_gpio_write[22]_INST_0_i_1_0\(0),
      O => \io_gpio_write[22]_INST_0_i_4_n_0\
    );
\logic_pop_addressGen_rValid_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFF0000"
    )
        port map (
      I0 => \i2cState__0\(1),
      I1 => \i2cState__0\(0),
      I2 => \i2cState__0\(2),
      I3 => \bitCounter_reg[0]\,
      I4 => txFifo_io_pop_valid,
      I5 => logic_pop_addressGen_valid,
      O => \logic_pop_addressGen_rValid_i_1__10_n_0\
    );
logic_pop_addressGen_rValid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \logic_pop_addressGen_rValid_i_1__10_n_0\,
      Q => txFifo_io_pop_valid
    );
\logic_pop_sync_popReg[4]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \i2cState__0\(1),
      I1 => \i2cState__0\(0),
      I2 => \i2cState__0\(2),
      I3 => \bitCounter_reg[0]\,
      I4 => txFifo_io_pop_valid,
      O => logic_pop_sync_readArbitation_fire
    );
\logic_pop_sync_popReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(0),
      Q => logic_pop_sync_popReg(0)
    );
\logic_pop_sync_popReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(1),
      Q => logic_pop_sync_popReg(1)
    );
\logic_pop_sync_popReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(2),
      Q => logic_pop_sync_popReg(2)
    );
\logic_pop_sync_popReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(3),
      Q => logic_pop_sync_popReg(3)
    );
\logic_pop_sync_popReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(4),
      Q => logic_pop_sync_popReg(4)
    );
\logic_ptr_pop[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => logic_ptr_pop_reg(0),
      O => \logic_ptr_pop[0]_i_1__5_n_0\
    );
\logic_ptr_pop[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => logic_ptr_pop_reg(0),
      I1 => logic_ptr_pop_reg(1),
      O => \logic_ptr_pop[1]_i_1__5_n_0\
    );
\logic_ptr_pop[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => logic_ptr_pop_reg(0),
      I1 => logic_ptr_pop_reg(1),
      I2 => logic_ptr_pop_reg(2),
      O => \logic_ptr_pop[2]_i_1__5_n_0\
    );
\logic_ptr_pop[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => logic_ptr_pop_reg(1),
      I1 => logic_ptr_pop_reg(0),
      I2 => logic_ptr_pop_reg(2),
      I3 => logic_ptr_pop_reg(3),
      O => \logic_ptr_pop[3]_i_1__5_n_0\
    );
\logic_ptr_pop[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => logic_ptr_pop_reg(2),
      I1 => logic_ptr_pop_reg(0),
      I2 => logic_ptr_pop_reg(1),
      I3 => logic_ptr_pop_reg(3),
      I4 => logic_ptr_pop_reg(4),
      O => \logic_ptr_pop0__1\(4)
    );
\logic_ptr_pop_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[0]_i_1__5_n_0\,
      Q => logic_ptr_pop_reg(0)
    );
\logic_ptr_pop_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[1]_i_1__5_n_0\,
      Q => logic_ptr_pop_reg(1)
    );
\logic_ptr_pop_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[2]_i_1__5_n_0\,
      Q => logic_ptr_pop_reg(2)
    );
\logic_ptr_pop_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[3]_i_1__5_n_0\,
      Q => logic_ptr_pop_reg(3)
    );
\logic_ptr_pop_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop0__1\(4),
      Q => logic_ptr_pop_reg(4)
    );
\logic_ptr_push[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      O => \logic_ptr_push0__1\(0)
    );
\logic_ptr_push[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      I1 => \logic_ptr_push_reg__0\(1),
      O => \logic_ptr_push0__1\(1)
    );
\logic_ptr_push[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      I1 => \logic_ptr_push_reg__0\(1),
      I2 => \logic_ptr_push_reg__0\(2),
      O => \logic_ptr_push0__1\(2)
    );
\logic_ptr_push[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(1),
      I1 => \logic_ptr_push_reg__0\(0),
      I2 => \logic_ptr_push_reg__0\(2),
      I3 => \logic_ptr_push_reg__0\(3),
      O => \logic_ptr_push0__1\(3)
    );
\logic_ptr_push[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(2),
      I1 => \logic_ptr_push_reg__0\(0),
      I2 => \logic_ptr_push_reg__0\(1),
      I3 => \logic_ptr_push_reg__0\(3),
      I4 => \logic_ptr_push_reg__0__0\(4),
      O => \logic_ptr_push0__1\(4)
    );
\logic_ptr_push_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__0\,
      CLR => reset,
      D => \logic_ptr_push0__1\(0),
      Q => \logic_ptr_push_reg__0\(0)
    );
\logic_ptr_push_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__0\,
      CLR => reset,
      D => \logic_ptr_push0__1\(1),
      Q => \logic_ptr_push_reg__0\(1)
    );
\logic_ptr_push_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__0\,
      CLR => reset,
      D => \logic_ptr_push0__1\(2),
      Q => \logic_ptr_push_reg__0\(2)
    );
\logic_ptr_push_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__0\,
      CLR => reset,
      D => \logic_ptr_push0__1\(3),
      Q => \logic_ptr_push_reg__0\(3)
    );
\logic_ptr_push_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__0\,
      CLR => reset,
      D => \logic_ptr_push0__1\(4),
      Q => \logic_ptr_push_reg__0__0\(4)
    );
logic_ram_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \logic_ptr_push_reg__0\(3 downto 0),
      DIA(1) => \logic_ram_reg_0_15_0_5_i_2__1_n_0\,
      DIA(0) => \logic_ram_reg_0_15_0_5_i_3__1_n_0\,
      DIB(1) => \logic_ram_reg_0_15_0_5_i_4__1_n_0\,
      DIB(0) => \logic_ram_reg_0_15_0_5_i_5__1_n_0\,
      DIC(1) => logic_ram_reg_0_15_0_5_i_6_n_0,
      DIC(0) => logic_ram_reg_0_15_0_5_i_7_n_0,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \logic_ram_spinal_port10__0\(1 downto 0),
      DOB(1 downto 0) => \logic_ram_spinal_port10__0\(3 downto 2),
      DOC(1 downto 0) => \logic_ram_spinal_port10__0\(5 downto 4),
      DOD(1 downto 0) => NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \io_push_fire__0\
    );
\logic_ram_reg_0_15_0_5_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA28AAAA28"
    )
        port map (
      I0 => logic_ram_reg_0_15_0_5_i_8_n_0,
      I1 => \logic_ptr_push_reg__0\(1),
      I2 => logic_pop_sync_popReg(1),
      I3 => \logic_ptr_push_reg__0\(2),
      I4 => logic_pop_sync_popReg(2),
      I5 => \logic_ram_reg_0_15_0_5_i_9__1_n_0\,
      O => \io_push_fire__0\
    );
\logic_ram_reg_0_15_0_5_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => logic_ram_reg_0_15_0_5_i_8_n_0,
      I1 => io_apb_PWDATA(1),
      O => \logic_ram_reg_0_15_0_5_i_2__1_n_0\
    );
\logic_ram_reg_0_15_0_5_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => logic_ram_reg_0_15_0_5_i_8_n_0,
      I1 => io_apb_PWDATA(0),
      O => \logic_ram_reg_0_15_0_5_i_3__1_n_0\
    );
\logic_ram_reg_0_15_0_5_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => logic_ram_reg_0_15_0_5_i_8_n_0,
      I1 => io_apb_PWDATA(3),
      O => \logic_ram_reg_0_15_0_5_i_4__1_n_0\
    );
\logic_ram_reg_0_15_0_5_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => logic_ram_reg_0_15_0_5_i_8_n_0,
      I1 => io_apb_PWDATA(2),
      O => \logic_ram_reg_0_15_0_5_i_5__1_n_0\
    );
logic_ram_reg_0_15_0_5_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => logic_ram_reg_0_15_0_5_i_8_n_0,
      I1 => io_apb_PWDATA(5),
      O => logic_ram_reg_0_15_0_5_i_6_n_0
    );
logic_ram_reg_0_15_0_5_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => logic_ram_reg_0_15_0_5_i_8_n_0,
      I1 => io_apb_PWDATA(4),
      O => logic_ram_reg_0_15_0_5_i_7_n_0
    );
logic_ram_reg_0_15_0_5_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \logic_ptr_push_reg[0]_0\(0),
      I1 => \^ctrl_dowrite__0\,
      I2 => \logic_ptr_push_reg[0]_1\,
      O => logic_ram_reg_0_15_0_5_i_8_n_0
    );
\logic_ram_reg_0_15_0_5_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F66FFFFFFFFFF66F"
    )
        port map (
      I0 => logic_pop_sync_popReg(3),
      I1 => \logic_ptr_push_reg__0\(3),
      I2 => logic_pop_sync_popReg(4),
      I3 => \logic_ptr_push_reg__0__0\(4),
      I4 => \logic_ptr_push_reg__0\(0),
      I5 => logic_pop_sync_popReg(0),
      O => \logic_ram_reg_0_15_0_5_i_9__1_n_0\
    );
logic_ram_reg_0_15_12_15: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \logic_ptr_push_reg__0\(3 downto 0),
      DIA(1) => logic_ram_reg_0_15_12_15_i_1_n_0,
      DIA(0) => logic_ram_reg_0_15_12_15_i_2_n_0,
      DIB(1) => logic_ram_reg_0_15_12_15_i_3_n_0,
      DIB(0) => logic_ram_reg_0_15_12_15_i_4_n_0,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \logic_ram_spinal_port10__0\(13 downto 12),
      DOB(1 downto 0) => \logic_ram_spinal_port10__0\(15 downto 14),
      DOC(1 downto 0) => NLW_logic_ram_reg_0_15_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_logic_ram_reg_0_15_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \io_push_fire__0\
    );
logic_ram_reg_0_15_12_15_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => logic_ram_reg_0_15_0_5_i_8_n_0,
      I1 => io_apb_PWDATA(13),
      O => logic_ram_reg_0_15_12_15_i_1_n_0
    );
logic_ram_reg_0_15_12_15_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => logic_ram_reg_0_15_0_5_i_8_n_0,
      I1 => io_apb_PWDATA(12),
      O => logic_ram_reg_0_15_12_15_i_2_n_0
    );
logic_ram_reg_0_15_12_15_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => logic_ram_reg_0_15_0_5_i_8_n_0,
      I1 => io_apb_PWDATA(15),
      O => logic_ram_reg_0_15_12_15_i_3_n_0
    );
logic_ram_reg_0_15_12_15_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => logic_ram_reg_0_15_0_5_i_8_n_0,
      I1 => io_apb_PWDATA(14),
      O => logic_ram_reg_0_15_12_15_i_4_n_0
    );
logic_ram_reg_0_15_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \logic_ptr_push_reg__0\(3 downto 0),
      DIA(1) => logic_ram_reg_0_15_6_11_i_1_n_0,
      DIA(0) => logic_ram_reg_0_15_6_11_i_2_n_0,
      DIB(1) => logic_ram_reg_0_15_6_11_i_3_n_0,
      DIB(0) => logic_ram_reg_0_15_6_11_i_4_n_0,
      DIC(1) => logic_ram_reg_0_15_6_11_i_5_n_0,
      DIC(0) => logic_ram_reg_0_15_6_11_i_6_n_0,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \logic_ram_spinal_port10__0\(7 downto 6),
      DOB(1 downto 0) => \logic_ram_spinal_port10__0\(9 downto 8),
      DOC(1 downto 0) => \logic_ram_spinal_port10__0\(11 downto 10),
      DOD(1 downto 0) => NLW_logic_ram_reg_0_15_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \io_push_fire__0\
    );
logic_ram_reg_0_15_6_11_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => logic_ram_reg_0_15_0_5_i_8_n_0,
      I1 => io_apb_PWDATA(7),
      O => logic_ram_reg_0_15_6_11_i_1_n_0
    );
logic_ram_reg_0_15_6_11_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => logic_ram_reg_0_15_0_5_i_8_n_0,
      I1 => io_apb_PWDATA(6),
      O => logic_ram_reg_0_15_6_11_i_2_n_0
    );
logic_ram_reg_0_15_6_11_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => logic_ram_reg_0_15_0_5_i_8_n_0,
      I1 => io_apb_PWDATA(9),
      O => logic_ram_reg_0_15_6_11_i_3_n_0
    );
logic_ram_reg_0_15_6_11_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => logic_ram_reg_0_15_0_5_i_8_n_0,
      I1 => io_apb_PWDATA(8),
      O => logic_ram_reg_0_15_6_11_i_4_n_0
    );
logic_ram_reg_0_15_6_11_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => logic_ram_reg_0_15_0_5_i_8_n_0,
      I1 => io_apb_PWDATA(11),
      O => logic_ram_reg_0_15_6_11_i_5_n_0
    );
logic_ram_reg_0_15_6_11_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => logic_ram_reg_0_15_0_5_i_8_n_0,
      I1 => io_apb_PWDATA(10),
      O => logic_ram_reg_0_15_6_11_i_6_n_0
    );
\logic_ram_spinal_port1[15]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF00000000"
    )
        port map (
      I0 => \i2cState__0\(1),
      I1 => \i2cState__0\(0),
      I2 => \i2cState__0\(2),
      I3 => \bitCounter_reg[0]\,
      I4 => txFifo_io_pop_valid,
      I5 => logic_pop_addressGen_valid,
      O => logic_pop_sync_readPort_cmd_valid
    );
\logic_ram_spinal_port1[15]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \logic_ram_spinal_port1[15]_i_3__2_n_0\,
      I1 => logic_ptr_pop_reg(0),
      I2 => \logic_ptr_push_reg__0\(0),
      I3 => logic_ptr_pop_reg(1),
      I4 => \logic_ptr_push_reg__0\(1),
      O => logic_pop_addressGen_valid
    );
\logic_ram_spinal_port1[15]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => logic_ptr_pop_reg(3),
      I1 => \logic_ptr_push_reg__0\(3),
      I2 => logic_ptr_pop_reg(4),
      I3 => \logic_ptr_push_reg__0__0\(4),
      I4 => \logic_ptr_push_reg__0\(2),
      I5 => logic_ptr_pop_reg(2),
      O => \logic_ram_spinal_port1[15]_i_3__2_n_0\
    );
\logic_ram_spinal_port1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(0),
      Q => \logic_ram_spinal_port1_reg[15]_0\(0),
      R => '0'
    );
\logic_ram_spinal_port1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(10),
      Q => \logic_ram_spinal_port1_reg[15]_0\(10),
      R => '0'
    );
\logic_ram_spinal_port1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(11),
      Q => \logic_ram_spinal_port1_reg[15]_0\(11),
      R => '0'
    );
\logic_ram_spinal_port1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(12),
      Q => \logic_ram_spinal_port1_reg[15]_0\(12),
      R => '0'
    );
\logic_ram_spinal_port1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(13),
      Q => \logic_ram_spinal_port1_reg[15]_0\(13),
      R => '0'
    );
\logic_ram_spinal_port1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(14),
      Q => \logic_ram_spinal_port1_reg[15]_0\(14),
      R => '0'
    );
\logic_ram_spinal_port1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(15),
      Q => \logic_ram_spinal_port1_reg[15]_0\(15),
      R => '0'
    );
\logic_ram_spinal_port1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(1),
      Q => \logic_ram_spinal_port1_reg[15]_0\(1),
      R => '0'
    );
\logic_ram_spinal_port1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(2),
      Q => \logic_ram_spinal_port1_reg[15]_0\(2),
      R => '0'
    );
\logic_ram_spinal_port1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(3),
      Q => \logic_ram_spinal_port1_reg[15]_0\(3),
      R => '0'
    );
\logic_ram_spinal_port1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(4),
      Q => \logic_ram_spinal_port1_reg[15]_0\(4),
      R => '0'
    );
\logic_ram_spinal_port1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(5),
      Q => \logic_ram_spinal_port1_reg[15]_0\(5),
      R => '0'
    );
\logic_ram_spinal_port1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(6),
      Q => \logic_ram_spinal_port1_reg[15]_0\(6),
      R => '0'
    );
\logic_ram_spinal_port1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(7),
      Q => \logic_ram_spinal_port1_reg[15]_0\(7),
      R => '0'
    );
\logic_ram_spinal_port1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(8),
      Q => \logic_ram_spinal_port1_reg[15]_0\(8),
      R => '0'
    );
\logic_ram_spinal_port1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__0\(9),
      Q => \logic_ram_spinal_port1_reg[15]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_StreamFifo_4_19 is
  port (
    rxFifo_io_pop_valid : out STD_LOGIC;
    clockCounter_reg_11_sp_1 : out STD_LOGIC;
    when_apb3i2c_l175 : out STD_LOGIC;
    io_apb_PADDR_4_sp_1 : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[6]_0\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[0]_0\ : out STD_LOGIC;
    \SR2_reg[1]\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[2]_0\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[4]_0\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[7]_0\ : out STD_LOGIC;
    io_apb_PADDR_1_sp_1 : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[3]_0\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[5]_0\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[8]_0\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[9]_0\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[11]_0\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[12]_0\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[13]_0\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[14]_0\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[15]_0\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    \i2cState__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clockCounter_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    io_apb_PADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \io_apb_PRDATA[6]_INST_0_i_8\ : in STD_LOGIC;
    \io_apb_PRDATA[6]_INST_0_i_8_0\ : in STD_LOGIC;
    \io_apb_PRDATA[6]_INST_0_i_8_1\ : in STD_LOGIC;
    \io_apb_PRDATA[0]_INST_0_i_8\ : in STD_LOGIC;
    \io_apb_PRDATA[10]_INST_0_i_9_0\ : in STD_LOGIC;
    \io_apb_PRDATA[0]_INST_0_i_8_0\ : in STD_LOGIC;
    \io_apb_PRDATA[0]_INST_0_i_8_1\ : in STD_LOGIC;
    SR2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \io_apb_PRDATA[1]_INST_0_i_8\ : in STD_LOGIC;
    \io_apb_PRDATA[1]_INST_0_i_8_0\ : in STD_LOGIC;
    \io_apb_PRDATA[2]_INST_0_i_8\ : in STD_LOGIC;
    \io_apb_PRDATA[2]_INST_0_i_8_0\ : in STD_LOGIC;
    \io_apb_PRDATA[2]_INST_0_i_8_1\ : in STD_LOGIC;
    \io_apb_PRDATA[4]_INST_0_i_8\ : in STD_LOGIC;
    \io_apb_PRDATA[4]_INST_0_i_8_0\ : in STD_LOGIC;
    \io_apb_PRDATA[4]_INST_0_i_8_1\ : in STD_LOGIC;
    \io_apb_PRDATA[7]_INST_0_i_8\ : in STD_LOGIC;
    \io_apb_PRDATA[7]_INST_0_i_8_0\ : in STD_LOGIC;
    \io_apb_PRDATA[7]_INST_0_i_8_1\ : in STD_LOGIC;
    selIndex : in STD_LOGIC;
    \io_apb_PRDATA[10]_INST_0_i_3\ : in STD_LOGIC;
    AF : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \io_apb_PRDATA[3]_INST_0_i_8\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_12\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_12_0\ : in STD_LOGIC;
    \io_apb_PRDATA[3]_INST_0_i_8_0\ : in STD_LOGIC;
    \io_apb_PRDATA[5]_INST_0_i_8\ : in STD_LOGIC;
    \io_apb_PRDATA[8]_INST_0_i_8\ : in STD_LOGIC;
    \io_apb_PRDATA[9]_INST_0_i_9\ : in STD_LOGIC;
    \io_apb_PRDATA[11]_INST_0_i_9\ : in STD_LOGIC;
    \io_apb_PRDATA[12]_INST_0_i_9\ : in STD_LOGIC;
    \io_apb_PRDATA[13]_INST_0_i_9\ : in STD_LOGIC;
    \io_apb_PRDATA[14]_INST_0_i_9\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_12_1\ : in STD_LOGIC;
    io_apb_decoder_io_output_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_apb_PENABLE : in STD_LOGIC;
    io_apb_PWRITE : in STD_LOGIC;
    \logic_pop_sync_popReg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \logic_ptr_push_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \logic_ram_spinal_port1_reg[13]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_Apb3Periph_0_0_StreamFifo_4_19 : entity is "StreamFifo";
end sys_Apb3Periph_0_0_StreamFifo_4_19;

architecture STRUCTURE of sys_Apb3Periph_0_0_StreamFifo_4_19 is
  signal clockCounter_reg_11_sn_1 : STD_LOGIC;
  signal io_apb_PADDR_1_sn_1 : STD_LOGIC;
  signal io_apb_PADDR_4_sn_1 : STD_LOGIC;
  signal \io_apb_PRDATA[10]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \io_gpio_write[21]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_gpio_write[21]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_push_fire__2\ : STD_LOGIC;
  signal \logic_pop_addressGen_rValid_i_1__3_n_0\ : STD_LOGIC;
  signal logic_pop_addressGen_valid : STD_LOGIC;
  signal logic_pop_sync_popReg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \logic_pop_sync_popReg[4]_i_3__0_n_0\ : STD_LOGIC;
  signal logic_pop_sync_readArbitation_fire : STD_LOGIC;
  signal logic_pop_sync_readPort_cmd_valid : STD_LOGIC;
  signal \logic_ptr_pop0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \logic_ptr_pop[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \logic_ptr_pop[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \logic_ptr_pop[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \logic_ptr_pop[3]_i_1__4_n_0\ : STD_LOGIC;
  signal logic_ptr_pop_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \logic_ptr_push0__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \logic_ptr_push_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \logic_ptr_push_reg__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \logic_ram_reg_0_15_0_5_i_2__8_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_3__7_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_4__7_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_5__7_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_6__5_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_7__5_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_8__1_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_0_5_i_9__0_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_12_15_i_1__5_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_12_15_i_2__5_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_12_15_i_3__5_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_12_15_i_4__5_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_6_11_i_1__5_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_6_11_i_2__5_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_6_11_i_3__5_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_6_11_i_4__5_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_6_11_i_5__5_n_0\ : STD_LOGIC;
  signal \logic_ram_reg_0_15_6_11_i_6__5_n_0\ : STD_LOGIC;
  signal \logic_ram_spinal_port10__2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \logic_ram_spinal_port1[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[0]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[10]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[11]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[12]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[13]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[14]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[15]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[1]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[2]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[3]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[4]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[5]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[6]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[7]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[8]\ : STD_LOGIC;
  signal \logic_ram_spinal_port1_reg_n_0_[9]\ : STD_LOGIC;
  signal \^rxfifo_io_pop_valid\ : STD_LOGIC;
  signal \^when_apb3i2c_l175\ : STD_LOGIC;
  signal NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_logic_ram_reg_0_15_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_logic_ram_reg_0_15_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_logic_ram_reg_0_15_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \logic_ptr_pop[0]_i_1__4\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \logic_ptr_pop[1]_i_1__4\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \logic_ptr_pop[2]_i_1__4\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \logic_ptr_pop[3]_i_1__4\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \logic_ptr_pop[4]_i_1__4\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \logic_ptr_push[1]_i_1__4\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \logic_ptr_push[2]_i_1__4\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \logic_ptr_push[3]_i_1__4\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \logic_ptr_push[4]_i_1__4\ : label is "soft_lutpair82";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of logic_ram_reg_0_15_0_5 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of logic_ram_reg_0_15_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of logic_ram_reg_0_15_0_5 : label is 15;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of logic_ram_reg_0_15_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of logic_ram_reg_0_15_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of logic_ram_reg_0_15_12_15 : label is "";
  attribute ram_addr_begin of logic_ram_reg_0_15_12_15 : label is 0;
  attribute ram_addr_end of logic_ram_reg_0_15_12_15 : label is 15;
  attribute ram_slice_begin of logic_ram_reg_0_15_12_15 : label is 12;
  attribute ram_slice_end of logic_ram_reg_0_15_12_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of logic_ram_reg_0_15_6_11 : label is "";
  attribute ram_addr_begin of logic_ram_reg_0_15_6_11 : label is 0;
  attribute ram_addr_end of logic_ram_reg_0_15_6_11 : label is 15;
  attribute ram_slice_begin of logic_ram_reg_0_15_6_11 : label is 6;
  attribute ram_slice_end of logic_ram_reg_0_15_6_11 : label is 11;
  attribute SOFT_HLUTNM of \logic_ram_spinal_port1[15]_i_2__0\ : label is "soft_lutpair81";
begin
  clockCounter_reg_11_sp_1 <= clockCounter_reg_11_sn_1;
  io_apb_PADDR_1_sp_1 <= io_apb_PADDR_1_sn_1;
  io_apb_PADDR_4_sp_1 <= io_apb_PADDR_4_sn_1;
  rxFifo_io_pop_valid <= \^rxfifo_io_pop_valid\;
  when_apb3i2c_l175 <= \^when_apb3i2c_l175\;
\SR1[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \logic_ptr_push_reg[0]_0\(3),
      I1 => \logic_ptr_push_reg[0]_0\(2),
      I2 => \logic_ptr_push_reg[0]_0\(1),
      I3 => \logic_ptr_push_reg[0]_0\(0),
      O => \^when_apb3i2c_l175\
    );
\io_apb_PRDATA[0]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAAAAAAAAA"
    )
        port map (
      I0 => \io_apb_PRDATA[0]_INST_0_i_8\,
      I1 => \io_apb_PRDATA[10]_INST_0_i_9_0\,
      I2 => \logic_ram_spinal_port1_reg_n_0_[0]\,
      I3 => \io_apb_PRDATA[0]_INST_0_i_8_0\,
      I4 => \io_apb_PRDATA[0]_INST_0_i_8_1\,
      I5 => \io_apb_PRDATA[6]_INST_0_i_8_1\,
      O => \logic_ram_spinal_port1_reg[0]_0\
    );
\io_apb_PRDATA[10]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \io_apb_PRDATA[10]_INST_0_i_9_0\,
      I1 => \logic_ram_spinal_port1_reg_n_0_[10]\,
      I2 => AF,
      I3 => Q(4),
      I4 => io_apb_PADDR(2),
      I5 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[10]_INST_0_i_22_n_0\
    );
\io_apb_PRDATA[10]_INST_0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11111000"
    )
        port map (
      I0 => io_apb_PADDR(1),
      I1 => selIndex,
      I2 => \io_apb_PRDATA[6]_INST_0_i_8_1\,
      I3 => \io_apb_PRDATA[10]_INST_0_i_22_n_0\,
      I4 => \io_apb_PRDATA[10]_INST_0_i_3\,
      O => io_apb_PADDR_1_sn_1
    );
\io_apb_PRDATA[11]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0C0C0EAEAEAEA"
    )
        port map (
      I0 => \io_apb_PRDATA[11]_INST_0_i_9\,
      I1 => \io_apb_PRDATA[15]_INST_0_i_12\,
      I2 => \logic_ram_spinal_port1_reg_n_0_[11]\,
      I3 => Q(5),
      I4 => \io_apb_PRDATA[15]_INST_0_i_12_0\,
      I5 => \io_apb_PRDATA[3]_INST_0_i_8_0\,
      O => \logic_ram_spinal_port1_reg[11]_0\
    );
\io_apb_PRDATA[12]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0C0C0EAEAEAEA"
    )
        port map (
      I0 => \io_apb_PRDATA[12]_INST_0_i_9\,
      I1 => \io_apb_PRDATA[15]_INST_0_i_12\,
      I2 => \logic_ram_spinal_port1_reg_n_0_[12]\,
      I3 => Q(6),
      I4 => \io_apb_PRDATA[15]_INST_0_i_12_0\,
      I5 => \io_apb_PRDATA[3]_INST_0_i_8_0\,
      O => \logic_ram_spinal_port1_reg[12]_0\
    );
\io_apb_PRDATA[13]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0C0C0EAEAEAEA"
    )
        port map (
      I0 => \io_apb_PRDATA[13]_INST_0_i_9\,
      I1 => \io_apb_PRDATA[15]_INST_0_i_12\,
      I2 => \logic_ram_spinal_port1_reg_n_0_[13]\,
      I3 => Q(7),
      I4 => \io_apb_PRDATA[15]_INST_0_i_12_0\,
      I5 => \io_apb_PRDATA[3]_INST_0_i_8_0\,
      O => \logic_ram_spinal_port1_reg[13]_0\
    );
\io_apb_PRDATA[14]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0C0C0EAEAEAEA"
    )
        port map (
      I0 => \io_apb_PRDATA[14]_INST_0_i_9\,
      I1 => \io_apb_PRDATA[15]_INST_0_i_12\,
      I2 => \logic_ram_spinal_port1_reg_n_0_[14]\,
      I3 => Q(8),
      I4 => \io_apb_PRDATA[15]_INST_0_i_12_0\,
      I5 => \io_apb_PRDATA[3]_INST_0_i_8_0\,
      O => \logic_ram_spinal_port1_reg[14]_0\
    );
\io_apb_PRDATA[15]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0C0C0EAEAEAEA"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_12_1\,
      I1 => \io_apb_PRDATA[15]_INST_0_i_12\,
      I2 => \logic_ram_spinal_port1_reg_n_0_[15]\,
      I3 => Q(9),
      I4 => \io_apb_PRDATA[15]_INST_0_i_12_0\,
      I5 => \io_apb_PRDATA[3]_INST_0_i_8_0\,
      O => \logic_ram_spinal_port1_reg[15]_0\
    );
\io_apb_PRDATA[1]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \io_apb_PRDATA[6]_INST_0_i_8_1\,
      I1 => SR2(0),
      I2 => \io_apb_PRDATA[1]_INST_0_i_8\,
      I3 => \logic_ram_spinal_port1_reg_n_0_[1]\,
      I4 => \io_apb_PRDATA[10]_INST_0_i_9_0\,
      I5 => \io_apb_PRDATA[1]_INST_0_i_8_0\,
      O => \SR2_reg[1]\
    );
\io_apb_PRDATA[2]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAAAAAAAAA"
    )
        port map (
      I0 => \io_apb_PRDATA[2]_INST_0_i_8\,
      I1 => \io_apb_PRDATA[10]_INST_0_i_9_0\,
      I2 => \logic_ram_spinal_port1_reg_n_0_[2]\,
      I3 => \io_apb_PRDATA[2]_INST_0_i_8_0\,
      I4 => \io_apb_PRDATA[2]_INST_0_i_8_1\,
      I5 => \io_apb_PRDATA[6]_INST_0_i_8_1\,
      O => \logic_ram_spinal_port1_reg[2]_0\
    );
\io_apb_PRDATA[3]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0C0C0EAEAEAEA"
    )
        port map (
      I0 => \io_apb_PRDATA[3]_INST_0_i_8\,
      I1 => \io_apb_PRDATA[15]_INST_0_i_12\,
      I2 => \logic_ram_spinal_port1_reg_n_0_[3]\,
      I3 => Q(0),
      I4 => \io_apb_PRDATA[15]_INST_0_i_12_0\,
      I5 => \io_apb_PRDATA[3]_INST_0_i_8_0\,
      O => \logic_ram_spinal_port1_reg[3]_0\
    );
\io_apb_PRDATA[4]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAAAAAAAAA"
    )
        port map (
      I0 => \io_apb_PRDATA[4]_INST_0_i_8\,
      I1 => \io_apb_PRDATA[10]_INST_0_i_9_0\,
      I2 => \logic_ram_spinal_port1_reg_n_0_[4]\,
      I3 => \io_apb_PRDATA[4]_INST_0_i_8_0\,
      I4 => \io_apb_PRDATA[4]_INST_0_i_8_1\,
      I5 => \io_apb_PRDATA[6]_INST_0_i_8_1\,
      O => \logic_ram_spinal_port1_reg[4]_0\
    );
\io_apb_PRDATA[5]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0C0C0EAEAEAEA"
    )
        port map (
      I0 => \io_apb_PRDATA[5]_INST_0_i_8\,
      I1 => \io_apb_PRDATA[15]_INST_0_i_12\,
      I2 => \logic_ram_spinal_port1_reg_n_0_[5]\,
      I3 => Q(1),
      I4 => \io_apb_PRDATA[15]_INST_0_i_12_0\,
      I5 => \io_apb_PRDATA[3]_INST_0_i_8_0\,
      O => \logic_ram_spinal_port1_reg[5]_0\
    );
\io_apb_PRDATA[6]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFEEEAAAAAAAA"
    )
        port map (
      I0 => \io_apb_PRDATA[6]_INST_0_i_8\,
      I1 => \io_apb_PRDATA[6]_INST_0_i_8_0\,
      I2 => \logic_pop_sync_popReg[4]_i_3__0_n_0\,
      I3 => \logic_ram_spinal_port1_reg_n_0_[6]\,
      I4 => io_apb_PADDR(3),
      I5 => \io_apb_PRDATA[6]_INST_0_i_8_1\,
      O => \logic_ram_spinal_port1_reg[6]_0\
    );
\io_apb_PRDATA[7]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAAAAAAAAA"
    )
        port map (
      I0 => \io_apb_PRDATA[7]_INST_0_i_8\,
      I1 => \io_apb_PRDATA[10]_INST_0_i_9_0\,
      I2 => \logic_ram_spinal_port1_reg_n_0_[7]\,
      I3 => \io_apb_PRDATA[7]_INST_0_i_8_0\,
      I4 => \io_apb_PRDATA[7]_INST_0_i_8_1\,
      I5 => \io_apb_PRDATA[6]_INST_0_i_8_1\,
      O => \logic_ram_spinal_port1_reg[7]_0\
    );
\io_apb_PRDATA[8]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0C0C0EAEAEAEA"
    )
        port map (
      I0 => \io_apb_PRDATA[8]_INST_0_i_8\,
      I1 => \io_apb_PRDATA[15]_INST_0_i_12\,
      I2 => \logic_ram_spinal_port1_reg_n_0_[8]\,
      I3 => Q(2),
      I4 => \io_apb_PRDATA[15]_INST_0_i_12_0\,
      I5 => \io_apb_PRDATA[3]_INST_0_i_8_0\,
      O => \logic_ram_spinal_port1_reg[8]_0\
    );
\io_apb_PRDATA[9]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0C0C0EAEAEAEA"
    )
        port map (
      I0 => \io_apb_PRDATA[9]_INST_0_i_9\,
      I1 => \io_apb_PRDATA[15]_INST_0_i_12\,
      I2 => \logic_ram_spinal_port1_reg_n_0_[9]\,
      I3 => Q(3),
      I4 => \io_apb_PRDATA[15]_INST_0_i_12_0\,
      I5 => \io_apb_PRDATA[3]_INST_0_i_8_0\,
      O => \logic_ram_spinal_port1_reg[9]_0\
    );
\io_gpio_write[21]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \io_gpio_write[21]_INST_0_i_2_n_0\,
      I1 => clockCounter_reg(11),
      I2 => clockCounter_reg(10),
      I3 => clockCounter_reg(9),
      I4 => clockCounter_reg(8),
      I5 => \io_gpio_write[21]_INST_0_i_3_n_0\,
      O => clockCounter_reg_11_sn_1
    );
\io_gpio_write[21]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => clockCounter_reg(7),
      I1 => clockCounter_reg(6),
      I2 => clockCounter_reg(5),
      I3 => clockCounter_reg(4),
      O => \io_gpio_write[21]_INST_0_i_2_n_0\
    );
\io_gpio_write[21]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => clockCounter_reg(1),
      I1 => clockCounter_reg(0),
      I2 => clockCounter_reg(3),
      I3 => clockCounter_reg(2),
      O => \io_gpio_write[21]_INST_0_i_3_n_0\
    );
\logic_pop_addressGen_rValid_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => logic_pop_addressGen_valid,
      I1 => io_apb_PADDR_4_sn_1,
      I2 => \logic_pop_sync_popReg[4]_i_3__0_n_0\,
      I3 => \^rxfifo_io_pop_valid\,
      O => \logic_pop_addressGen_rValid_i_1__3_n_0\
    );
logic_pop_addressGen_rValid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \logic_pop_addressGen_rValid_i_1__3_n_0\,
      Q => \^rxfifo_io_pop_valid\
    );
\logic_pop_sync_popReg[4]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rxfifo_io_pop_valid\,
      I1 => io_apb_PADDR_4_sn_1,
      I2 => \logic_pop_sync_popReg[4]_i_3__0_n_0\,
      O => logic_pop_sync_readArbitation_fire
    );
\logic_pop_sync_popReg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => io_apb_PADDR(1),
      I2 => io_apb_PADDR(5),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(3),
      I5 => io_apb_PADDR(2),
      O => io_apb_PADDR_4_sn_1
    );
\logic_pop_sync_popReg[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => io_apb_decoder_io_output_PSEL(0),
      I1 => io_apb_PADDR(6),
      I2 => io_apb_PENABLE,
      I3 => io_apb_PWRITE,
      I4 => \logic_pop_sync_popReg_reg[0]_0\(0),
      O => \logic_pop_sync_popReg[4]_i_3__0_n_0\
    );
\logic_pop_sync_popReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(0),
      Q => logic_pop_sync_popReg(0)
    );
\logic_pop_sync_popReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(1),
      Q => logic_pop_sync_popReg(1)
    );
\logic_pop_sync_popReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(2),
      Q => logic_pop_sync_popReg(2)
    );
\logic_pop_sync_popReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(3),
      Q => logic_pop_sync_popReg(3)
    );
\logic_pop_sync_popReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(4),
      Q => logic_pop_sync_popReg(4)
    );
\logic_ptr_pop[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => logic_ptr_pop_reg(0),
      O => \logic_ptr_pop[0]_i_1__4_n_0\
    );
\logic_ptr_pop[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => logic_ptr_pop_reg(0),
      I1 => logic_ptr_pop_reg(1),
      O => \logic_ptr_pop[1]_i_1__4_n_0\
    );
\logic_ptr_pop[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => logic_ptr_pop_reg(0),
      I1 => logic_ptr_pop_reg(1),
      I2 => logic_ptr_pop_reg(2),
      O => \logic_ptr_pop[2]_i_1__4_n_0\
    );
\logic_ptr_pop[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => logic_ptr_pop_reg(1),
      I1 => logic_ptr_pop_reg(0),
      I2 => logic_ptr_pop_reg(2),
      I3 => logic_ptr_pop_reg(3),
      O => \logic_ptr_pop[3]_i_1__4_n_0\
    );
\logic_ptr_pop[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => logic_ptr_pop_reg(2),
      I1 => logic_ptr_pop_reg(0),
      I2 => logic_ptr_pop_reg(1),
      I3 => logic_ptr_pop_reg(3),
      I4 => logic_ptr_pop_reg(4),
      O => \logic_ptr_pop0__0\(4)
    );
\logic_ptr_pop_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[0]_i_1__4_n_0\,
      Q => logic_ptr_pop_reg(0)
    );
\logic_ptr_pop_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[1]_i_1__4_n_0\,
      Q => logic_ptr_pop_reg(1)
    );
\logic_ptr_pop_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[2]_i_1__4_n_0\,
      Q => logic_ptr_pop_reg(2)
    );
\logic_ptr_pop_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[3]_i_1__4_n_0\,
      Q => logic_ptr_pop_reg(3)
    );
\logic_ptr_pop_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop0__0\(4),
      Q => logic_ptr_pop_reg(4)
    );
\logic_ptr_push[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      O => \logic_ptr_push0__0\(0)
    );
\logic_ptr_push[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      I1 => \logic_ptr_push_reg__0\(1),
      O => \logic_ptr_push0__0\(1)
    );
\logic_ptr_push[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      I1 => \logic_ptr_push_reg__0\(1),
      I2 => \logic_ptr_push_reg__0\(2),
      O => \logic_ptr_push0__0\(2)
    );
\logic_ptr_push[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(1),
      I1 => \logic_ptr_push_reg__0\(0),
      I2 => \logic_ptr_push_reg__0\(2),
      I3 => \logic_ptr_push_reg__0\(3),
      O => \logic_ptr_push0__0\(3)
    );
\logic_ptr_push[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(2),
      I1 => \logic_ptr_push_reg__0\(0),
      I2 => \logic_ptr_push_reg__0\(1),
      I3 => \logic_ptr_push_reg__0\(3),
      I4 => \logic_ptr_push_reg__0__0\(4),
      O => \logic_ptr_push0__0\(4)
    );
\logic_ptr_push_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__2\,
      CLR => reset,
      D => \logic_ptr_push0__0\(0),
      Q => \logic_ptr_push_reg__0\(0)
    );
\logic_ptr_push_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__2\,
      CLR => reset,
      D => \logic_ptr_push0__0\(1),
      Q => \logic_ptr_push_reg__0\(1)
    );
\logic_ptr_push_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__2\,
      CLR => reset,
      D => \logic_ptr_push0__0\(2),
      Q => \logic_ptr_push_reg__0\(2)
    );
\logic_ptr_push_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__2\,
      CLR => reset,
      D => \logic_ptr_push0__0\(3),
      Q => \logic_ptr_push_reg__0\(3)
    );
\logic_ptr_push_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \io_push_fire__2\,
      CLR => reset,
      D => \logic_ptr_push0__0\(4),
      Q => \logic_ptr_push_reg__0__0\(4)
    );
logic_ram_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \logic_ptr_push_reg__0\(3 downto 0),
      DIA(1) => \logic_ram_reg_0_15_0_5_i_2__8_n_0\,
      DIA(0) => \logic_ram_reg_0_15_0_5_i_3__7_n_0\,
      DIB(1) => \logic_ram_reg_0_15_0_5_i_4__7_n_0\,
      DIB(0) => \logic_ram_reg_0_15_0_5_i_5__7_n_0\,
      DIC(1) => \logic_ram_reg_0_15_0_5_i_6__5_n_0\,
      DIC(0) => \logic_ram_reg_0_15_0_5_i_7__5_n_0\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \logic_ram_spinal_port10__2\(1 downto 0),
      DOB(1 downto 0) => \logic_ram_spinal_port10__2\(3 downto 2),
      DOC(1 downto 0) => \logic_ram_spinal_port10__2\(5 downto 4),
      DOD(1 downto 0) => NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \io_push_fire__2\
    );
\logic_ram_reg_0_15_0_5_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => clockCounter_reg_11_sn_1,
      I1 => \^when_apb3i2c_l175\,
      I2 => \i2cState__0\(0),
      I3 => \i2cState__0\(1),
      I4 => \i2cState__0\(2),
      I5 => \logic_ram_reg_0_15_0_5_i_8__1_n_0\,
      O => \io_push_fire__2\
    );
\logic_ram_reg_0_15_0_5_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \i2cState__0\(2),
      I1 => \i2cState__0\(1),
      I2 => \^when_apb3i2c_l175\,
      I3 => clockCounter_reg_11_sn_1,
      I4 => \i2cState__0\(0),
      I5 => \logic_ram_spinal_port1_reg[13]_1\(1),
      O => \logic_ram_reg_0_15_0_5_i_2__8_n_0\
    );
\logic_ram_reg_0_15_0_5_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \i2cState__0\(2),
      I1 => \i2cState__0\(1),
      I2 => \^when_apb3i2c_l175\,
      I3 => clockCounter_reg_11_sn_1,
      I4 => \i2cState__0\(0),
      I5 => \logic_ram_spinal_port1_reg[13]_1\(0),
      O => \logic_ram_reg_0_15_0_5_i_3__7_n_0\
    );
\logic_ram_reg_0_15_0_5_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \i2cState__0\(2),
      I1 => \i2cState__0\(1),
      I2 => \^when_apb3i2c_l175\,
      I3 => clockCounter_reg_11_sn_1,
      I4 => \i2cState__0\(0),
      I5 => \logic_ram_spinal_port1_reg[13]_1\(3),
      O => \logic_ram_reg_0_15_0_5_i_4__7_n_0\
    );
\logic_ram_reg_0_15_0_5_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \i2cState__0\(2),
      I1 => \i2cState__0\(1),
      I2 => \^when_apb3i2c_l175\,
      I3 => clockCounter_reg_11_sn_1,
      I4 => \i2cState__0\(0),
      I5 => \logic_ram_spinal_port1_reg[13]_1\(2),
      O => \logic_ram_reg_0_15_0_5_i_5__7_n_0\
    );
\logic_ram_reg_0_15_0_5_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \i2cState__0\(2),
      I1 => \i2cState__0\(1),
      I2 => \^when_apb3i2c_l175\,
      I3 => clockCounter_reg_11_sn_1,
      I4 => \i2cState__0\(0),
      I5 => \logic_ram_spinal_port1_reg[13]_1\(5),
      O => \logic_ram_reg_0_15_0_5_i_6__5_n_0\
    );
\logic_ram_reg_0_15_0_5_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \i2cState__0\(2),
      I1 => \i2cState__0\(1),
      I2 => \^when_apb3i2c_l175\,
      I3 => clockCounter_reg_11_sn_1,
      I4 => \i2cState__0\(0),
      I5 => \logic_ram_spinal_port1_reg[13]_1\(4),
      O => \logic_ram_reg_0_15_0_5_i_7__5_n_0\
    );
\logic_ram_reg_0_15_0_5_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_9__0_n_0\,
      I1 => logic_pop_sync_popReg(2),
      I2 => \logic_ptr_push_reg__0\(2),
      I3 => logic_pop_sync_popReg(1),
      I4 => \logic_ptr_push_reg__0\(1),
      O => \logic_ram_reg_0_15_0_5_i_8__1_n_0\
    );
\logic_ram_reg_0_15_0_5_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F66FFFFFFFFFF66F"
    )
        port map (
      I0 => logic_pop_sync_popReg(3),
      I1 => \logic_ptr_push_reg__0\(3),
      I2 => logic_pop_sync_popReg(4),
      I3 => \logic_ptr_push_reg__0__0\(4),
      I4 => \logic_ptr_push_reg__0\(0),
      I5 => logic_pop_sync_popReg(0),
      O => \logic_ram_reg_0_15_0_5_i_9__0_n_0\
    );
logic_ram_reg_0_15_12_15: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \logic_ptr_push_reg__0\(3 downto 0),
      DIA(1) => \logic_ram_reg_0_15_12_15_i_1__5_n_0\,
      DIA(0) => \logic_ram_reg_0_15_12_15_i_2__5_n_0\,
      DIB(1) => \logic_ram_reg_0_15_12_15_i_3__5_n_0\,
      DIB(0) => \logic_ram_reg_0_15_12_15_i_4__5_n_0\,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \logic_ram_spinal_port10__2\(13 downto 12),
      DOB(1 downto 0) => \logic_ram_spinal_port10__2\(15 downto 14),
      DOC(1 downto 0) => NLW_logic_ram_reg_0_15_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_logic_ram_reg_0_15_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \io_push_fire__2\
    );
\logic_ram_reg_0_15_12_15_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \i2cState__0\(2),
      I1 => \i2cState__0\(1),
      I2 => \^when_apb3i2c_l175\,
      I3 => clockCounter_reg_11_sn_1,
      I4 => \i2cState__0\(0),
      I5 => \logic_ram_spinal_port1_reg[13]_1\(13),
      O => \logic_ram_reg_0_15_12_15_i_1__5_n_0\
    );
\logic_ram_reg_0_15_12_15_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \i2cState__0\(2),
      I1 => \i2cState__0\(1),
      I2 => \^when_apb3i2c_l175\,
      I3 => clockCounter_reg_11_sn_1,
      I4 => \i2cState__0\(0),
      I5 => \logic_ram_spinal_port1_reg[13]_1\(12),
      O => \logic_ram_reg_0_15_12_15_i_2__5_n_0\
    );
\logic_ram_reg_0_15_12_15_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \i2cState__0\(2),
      I1 => \i2cState__0\(1),
      I2 => \^when_apb3i2c_l175\,
      I3 => clockCounter_reg_11_sn_1,
      I4 => \i2cState__0\(0),
      I5 => \logic_ram_spinal_port1_reg[13]_1\(15),
      O => \logic_ram_reg_0_15_12_15_i_3__5_n_0\
    );
\logic_ram_reg_0_15_12_15_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \i2cState__0\(2),
      I1 => \i2cState__0\(1),
      I2 => \^when_apb3i2c_l175\,
      I3 => clockCounter_reg_11_sn_1,
      I4 => \i2cState__0\(0),
      I5 => \logic_ram_spinal_port1_reg[13]_1\(14),
      O => \logic_ram_reg_0_15_12_15_i_4__5_n_0\
    );
logic_ram_reg_0_15_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \logic_ptr_push_reg__0\(3 downto 0),
      DIA(1) => \logic_ram_reg_0_15_6_11_i_1__5_n_0\,
      DIA(0) => \logic_ram_reg_0_15_6_11_i_2__5_n_0\,
      DIB(1) => \logic_ram_reg_0_15_6_11_i_3__5_n_0\,
      DIB(0) => \logic_ram_reg_0_15_6_11_i_4__5_n_0\,
      DIC(1) => \logic_ram_reg_0_15_6_11_i_5__5_n_0\,
      DIC(0) => \logic_ram_reg_0_15_6_11_i_6__5_n_0\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \logic_ram_spinal_port10__2\(7 downto 6),
      DOB(1 downto 0) => \logic_ram_spinal_port10__2\(9 downto 8),
      DOC(1 downto 0) => \logic_ram_spinal_port10__2\(11 downto 10),
      DOD(1 downto 0) => NLW_logic_ram_reg_0_15_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \io_push_fire__2\
    );
\logic_ram_reg_0_15_6_11_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \i2cState__0\(2),
      I1 => \i2cState__0\(1),
      I2 => \^when_apb3i2c_l175\,
      I3 => clockCounter_reg_11_sn_1,
      I4 => \i2cState__0\(0),
      I5 => \logic_ram_spinal_port1_reg[13]_1\(7),
      O => \logic_ram_reg_0_15_6_11_i_1__5_n_0\
    );
\logic_ram_reg_0_15_6_11_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \i2cState__0\(2),
      I1 => \i2cState__0\(1),
      I2 => \^when_apb3i2c_l175\,
      I3 => clockCounter_reg_11_sn_1,
      I4 => \i2cState__0\(0),
      I5 => \logic_ram_spinal_port1_reg[13]_1\(6),
      O => \logic_ram_reg_0_15_6_11_i_2__5_n_0\
    );
\logic_ram_reg_0_15_6_11_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \i2cState__0\(2),
      I1 => \i2cState__0\(1),
      I2 => \^when_apb3i2c_l175\,
      I3 => clockCounter_reg_11_sn_1,
      I4 => \i2cState__0\(0),
      I5 => \logic_ram_spinal_port1_reg[13]_1\(9),
      O => \logic_ram_reg_0_15_6_11_i_3__5_n_0\
    );
\logic_ram_reg_0_15_6_11_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \i2cState__0\(2),
      I1 => \i2cState__0\(1),
      I2 => \^when_apb3i2c_l175\,
      I3 => clockCounter_reg_11_sn_1,
      I4 => \i2cState__0\(0),
      I5 => \logic_ram_spinal_port1_reg[13]_1\(8),
      O => \logic_ram_reg_0_15_6_11_i_4__5_n_0\
    );
\logic_ram_reg_0_15_6_11_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \i2cState__0\(2),
      I1 => \i2cState__0\(1),
      I2 => \^when_apb3i2c_l175\,
      I3 => clockCounter_reg_11_sn_1,
      I4 => \i2cState__0\(0),
      I5 => \logic_ram_spinal_port1_reg[13]_1\(11),
      O => \logic_ram_reg_0_15_6_11_i_5__5_n_0\
    );
\logic_ram_reg_0_15_6_11_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \i2cState__0\(2),
      I1 => \i2cState__0\(1),
      I2 => \^when_apb3i2c_l175\,
      I3 => clockCounter_reg_11_sn_1,
      I4 => \i2cState__0\(0),
      I5 => \logic_ram_spinal_port1_reg[13]_1\(10),
      O => \logic_ram_reg_0_15_6_11_i_6__5_n_0\
    );
\logic_ram_spinal_port1[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => logic_pop_addressGen_valid,
      I1 => \^rxfifo_io_pop_valid\,
      I2 => \logic_pop_sync_popReg[4]_i_3__0_n_0\,
      I3 => io_apb_PADDR_4_sn_1,
      O => logic_pop_sync_readPort_cmd_valid
    );
\logic_ram_spinal_port1[15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \logic_ram_spinal_port1[15]_i_3__0_n_0\,
      I1 => logic_ptr_pop_reg(0),
      I2 => \logic_ptr_push_reg__0\(0),
      I3 => logic_ptr_pop_reg(1),
      I4 => \logic_ptr_push_reg__0\(1),
      O => logic_pop_addressGen_valid
    );
\logic_ram_spinal_port1[15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => logic_ptr_pop_reg(3),
      I1 => \logic_ptr_push_reg__0\(3),
      I2 => logic_ptr_pop_reg(4),
      I3 => \logic_ptr_push_reg__0__0\(4),
      I4 => \logic_ptr_push_reg__0\(2),
      I5 => logic_ptr_pop_reg(2),
      O => \logic_ram_spinal_port1[15]_i_3__0_n_0\
    );
\logic_ram_spinal_port1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(0),
      Q => \logic_ram_spinal_port1_reg_n_0_[0]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(10),
      Q => \logic_ram_spinal_port1_reg_n_0_[10]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(11),
      Q => \logic_ram_spinal_port1_reg_n_0_[11]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(12),
      Q => \logic_ram_spinal_port1_reg_n_0_[12]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(13),
      Q => \logic_ram_spinal_port1_reg_n_0_[13]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(14),
      Q => \logic_ram_spinal_port1_reg_n_0_[14]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(15),
      Q => \logic_ram_spinal_port1_reg_n_0_[15]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(1),
      Q => \logic_ram_spinal_port1_reg_n_0_[1]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(2),
      Q => \logic_ram_spinal_port1_reg_n_0_[2]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(3),
      Q => \logic_ram_spinal_port1_reg_n_0_[3]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(4),
      Q => \logic_ram_spinal_port1_reg_n_0_[4]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(5),
      Q => \logic_ram_spinal_port1_reg_n_0_[5]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(6),
      Q => \logic_ram_spinal_port1_reg_n_0_[6]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(7),
      Q => \logic_ram_spinal_port1_reg_n_0_[7]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(8),
      Q => \logic_ram_spinal_port1_reg_n_0_[8]\,
      R => '0'
    );
\logic_ram_spinal_port1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => \logic_ram_spinal_port10__2\(9),
      Q => \logic_ram_spinal_port1_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_StreamFifo_4_20 is
  port (
    io_gpio_write : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_i2cState_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ctrl_doWrite__0\ : out STD_LOGIC;
    \FSM_sequential_i2cState_reg[2]\ : out STD_LOGIC;
    \CR1_reg[9]\ : out STD_LOGIC;
    \FSM_sequential_i2cState_reg[2]_0\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    \io_gpio_write[20]\ : in STD_LOGIC;
    \i2cState__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \io_gpio_write[20]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    when_apb3i2c_l175 : in STD_LOGIC;
    \bitCounter_reg[0]\ : in STD_LOGIC;
    \io_gpio_write[20]_1\ : in STD_LOGIC;
    \io_gpio_write[20]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \io_gpio_write[20]_3\ : in STD_LOGIC;
    \io_gpio_write[20]_INST_0_i_1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bitCounter_reg[0]_0\ : in STD_LOGIC;
    io_apb_PWDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \logic_ptr_push_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \logic_ptr_push_reg[0]_1\ : in STD_LOGIC;
    io_apb_PENABLE : in STD_LOGIC;
    io_apb_PWRITE : in STD_LOGIC;
    io_apb_PADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_apb_decoder_io_output_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_i2cState_reg[2]_1\ : in STD_LOGIC;
    \FSM_sequential_i2cState_reg[2]_2\ : in STD_LOGIC;
    \FSM_sequential_i2cState_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_i2cState_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_Apb3Periph_0_0_StreamFifo_4_20 : entity is "StreamFifo";
end sys_Apb3Periph_0_0_StreamFifo_4_20;

architecture STRUCTURE of sys_Apb3Periph_0_0_StreamFifo_4_20 is
  signal \FSM_sequential_i2cState[2]_i_3_n_0\ : STD_LOGIC;
  signal \^ctrl_dowrite__0\ : STD_LOGIC;
  signal \io_gpio_write[20]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \io_gpio_write[20]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal io_push_fire : STD_LOGIC;
  signal io_push_payload : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \logic_pop_addressGen_rValid_i_1__9_n_0\ : STD_LOGIC;
  signal logic_pop_addressGen_valid : STD_LOGIC;
  signal logic_pop_sync_popReg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal logic_pop_sync_readArbitation_fire : STD_LOGIC;
  signal logic_pop_sync_readPort_cmd_valid : STD_LOGIC;
  signal logic_ptr_pop0 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \logic_ptr_pop[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \logic_ptr_pop[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \logic_ptr_pop[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \logic_ptr_pop[3]_i_1__3_n_0\ : STD_LOGIC;
  signal logic_ptr_pop_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal logic_ptr_push0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \logic_ptr_push_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \logic_ptr_push_reg__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \logic_ram_reg_0_15_0_5_i_8__0_n_0\ : STD_LOGIC;
  signal logic_ram_reg_0_15_0_5_i_9_n_0 : STD_LOGIC;
  signal logic_ram_spinal_port10 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \logic_ram_spinal_port1[15]_i_3_n_0\ : STD_LOGIC;
  signal txFifo_io_pop_valid : STD_LOGIC;
  signal NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_logic_ram_reg_0_15_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_logic_ram_reg_0_15_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_logic_ram_reg_0_15_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \logic_ptr_pop[0]_i_1__3\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \logic_ptr_pop[1]_i_1__3\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \logic_ptr_pop[2]_i_1__3\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \logic_ptr_pop[3]_i_1__3\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \logic_ptr_pop[4]_i_1__3\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \logic_ptr_push[1]_i_1__3\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \logic_ptr_push[2]_i_1__3\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \logic_ptr_push[3]_i_1__3\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \logic_ptr_push[4]_i_1__3\ : label is "soft_lutpair87";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of logic_ram_reg_0_15_0_5 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of logic_ram_reg_0_15_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of logic_ram_reg_0_15_0_5 : label is 15;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of logic_ram_reg_0_15_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of logic_ram_reg_0_15_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of logic_ram_reg_0_15_12_15 : label is "";
  attribute ram_addr_begin of logic_ram_reg_0_15_12_15 : label is 0;
  attribute ram_addr_end of logic_ram_reg_0_15_12_15 : label is 15;
  attribute ram_slice_begin of logic_ram_reg_0_15_12_15 : label is 12;
  attribute ram_slice_end of logic_ram_reg_0_15_12_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of logic_ram_reg_0_15_6_11 : label is "";
  attribute ram_addr_begin of logic_ram_reg_0_15_6_11 : label is 0;
  attribute ram_addr_end of logic_ram_reg_0_15_6_11 : label is 15;
  attribute ram_slice_begin of logic_ram_reg_0_15_6_11 : label is 6;
  attribute ram_slice_end of logic_ram_reg_0_15_6_11 : label is 11;
  attribute SOFT_HLUTNM of \logic_ram_spinal_port1[15]_i_2\ : label is "soft_lutpair85";
begin
  \ctrl_doWrite__0\ <= \^ctrl_dowrite__0\;
\CR1[15]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => io_apb_PENABLE,
      I1 => io_apb_PWRITE,
      I2 => io_apb_PADDR(0),
      I3 => io_apb_decoder_io_output_PSEL(0),
      O => \^ctrl_dowrite__0\
    );
\FSM_sequential_i2cState[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \FSM_sequential_i2cState_reg[0]\,
      I1 => \FSM_sequential_i2cState[2]_i_3_n_0\,
      I2 => \i2cState__0\(2),
      I3 => \FSM_sequential_i2cState_reg[2]_2\,
      I4 => \i2cState__0\(0),
      O => \FSM_sequential_i2cState_reg[2]_0\
    );
\FSM_sequential_i2cState[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F003FFFD0CCD000"
    )
        port map (
      I0 => \FSM_sequential_i2cState_reg[1]_0\(0),
      I1 => \i2cState__0\(0),
      I2 => \FSM_sequential_i2cState[2]_i_3_n_0\,
      I3 => \i2cState__0\(2),
      I4 => \FSM_sequential_i2cState_reg[2]_2\,
      I5 => \i2cState__0\(1),
      O => \CR1_reg[9]\
    );
\FSM_sequential_i2cState[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAB0"
    )
        port map (
      I0 => \FSM_sequential_i2cState_reg[2]_1\,
      I1 => \FSM_sequential_i2cState[2]_i_3_n_0\,
      I2 => \i2cState__0\(2),
      I3 => \FSM_sequential_i2cState_reg[2]_2\,
      O => \FSM_sequential_i2cState_reg[2]\
    );
\FSM_sequential_i2cState[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBCB0000"
    )
        port map (
      I0 => when_apb3i2c_l175,
      I1 => \i2cState__0\(1),
      I2 => \i2cState__0\(0),
      I3 => txFifo_io_pop_valid,
      I4 => \bitCounter_reg[0]\,
      O => \FSM_sequential_i2cState[2]_i_3_n_0\
    );
\SR1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \i2cState__0\(1),
      I1 => \i2cState__0\(0),
      I2 => \i2cState__0\(2),
      I3 => \bitCounter_reg[0]\,
      I4 => txFifo_io_pop_valid,
      O => \FSM_sequential_i2cState_reg[1]\(0)
    );
\bitCounter[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AAF0AAC0AA00AA"
    )
        port map (
      I0 => \bitCounter_reg[0]_0\,
      I1 => txFifo_io_pop_valid,
      I2 => \bitCounter_reg[0]\,
      I3 => \i2cState__0\(2),
      I4 => \i2cState__0\(0),
      I5 => \i2cState__0\(1),
      O => E(0)
    );
\io_gpio_write[20]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEFFFFFFEEF0000"
    )
        port map (
      I0 => \io_gpio_write[20]_INST_0_i_1_n_0\,
      I1 => \io_gpio_write[20]\,
      I2 => \i2cState__0\(1),
      I3 => \i2cState__0\(0),
      I4 => \io_gpio_write[20]_0\(0),
      I5 => Q(0),
      O => io_gpio_write(0)
    );
\io_gpio_write[20]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCEFCCECCCFFCCFF"
    )
        port map (
      I0 => \io_gpio_write[20]_1\,
      I1 => \io_gpio_write[20]_INST_0_i_4_n_0\,
      I2 => \io_gpio_write[20]_2\(0),
      I3 => \i2cState__0\(2),
      I4 => \io_gpio_write[20]_3\,
      I5 => \bitCounter_reg[0]\,
      O => \io_gpio_write[20]_INST_0_i_1_n_0\
    );
\io_gpio_write[20]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440444"
    )
        port map (
      I0 => \i2cState__0\(1),
      I1 => \i2cState__0\(2),
      I2 => txFifo_io_pop_valid,
      I3 => \bitCounter_reg[0]\,
      I4 => \io_gpio_write[20]_INST_0_i_1_0\(0),
      O => \io_gpio_write[20]_INST_0_i_4_n_0\
    );
\logic_pop_addressGen_rValid_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFF0000"
    )
        port map (
      I0 => \i2cState__0\(1),
      I1 => \i2cState__0\(0),
      I2 => \i2cState__0\(2),
      I3 => \bitCounter_reg[0]\,
      I4 => txFifo_io_pop_valid,
      I5 => logic_pop_addressGen_valid,
      O => \logic_pop_addressGen_rValid_i_1__9_n_0\
    );
logic_pop_addressGen_rValid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \logic_pop_addressGen_rValid_i_1__9_n_0\,
      Q => txFifo_io_pop_valid
    );
\logic_pop_sync_popReg[4]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \i2cState__0\(1),
      I1 => \i2cState__0\(0),
      I2 => \i2cState__0\(2),
      I3 => \bitCounter_reg[0]\,
      I4 => txFifo_io_pop_valid,
      O => logic_pop_sync_readArbitation_fire
    );
\logic_pop_sync_popReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(0),
      Q => logic_pop_sync_popReg(0)
    );
\logic_pop_sync_popReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(1),
      Q => logic_pop_sync_popReg(1)
    );
\logic_pop_sync_popReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(2),
      Q => logic_pop_sync_popReg(2)
    );
\logic_pop_sync_popReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(3),
      Q => logic_pop_sync_popReg(3)
    );
\logic_pop_sync_popReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(4),
      Q => logic_pop_sync_popReg(4)
    );
\logic_ptr_pop[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => logic_ptr_pop_reg(0),
      O => \logic_ptr_pop[0]_i_1__3_n_0\
    );
\logic_ptr_pop[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => logic_ptr_pop_reg(0),
      I1 => logic_ptr_pop_reg(1),
      O => \logic_ptr_pop[1]_i_1__3_n_0\
    );
\logic_ptr_pop[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => logic_ptr_pop_reg(0),
      I1 => logic_ptr_pop_reg(1),
      I2 => logic_ptr_pop_reg(2),
      O => \logic_ptr_pop[2]_i_1__3_n_0\
    );
\logic_ptr_pop[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => logic_ptr_pop_reg(1),
      I1 => logic_ptr_pop_reg(0),
      I2 => logic_ptr_pop_reg(2),
      I3 => logic_ptr_pop_reg(3),
      O => \logic_ptr_pop[3]_i_1__3_n_0\
    );
\logic_ptr_pop[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => logic_ptr_pop_reg(2),
      I1 => logic_ptr_pop_reg(0),
      I2 => logic_ptr_pop_reg(1),
      I3 => logic_ptr_pop_reg(3),
      I4 => logic_ptr_pop_reg(4),
      O => logic_ptr_pop0(4)
    );
\logic_ptr_pop_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[0]_i_1__3_n_0\,
      Q => logic_ptr_pop_reg(0)
    );
\logic_ptr_pop_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[1]_i_1__3_n_0\,
      Q => logic_ptr_pop_reg(1)
    );
\logic_ptr_pop_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[2]_i_1__3_n_0\,
      Q => logic_ptr_pop_reg(2)
    );
\logic_ptr_pop_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[3]_i_1__3_n_0\,
      Q => logic_ptr_pop_reg(3)
    );
\logic_ptr_pop_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => logic_ptr_pop0(4),
      Q => logic_ptr_pop_reg(4)
    );
\logic_ptr_push[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      O => logic_ptr_push0(0)
    );
\logic_ptr_push[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      I1 => \logic_ptr_push_reg__0\(1),
      O => logic_ptr_push0(1)
    );
\logic_ptr_push[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      I1 => \logic_ptr_push_reg__0\(1),
      I2 => \logic_ptr_push_reg__0\(2),
      O => logic_ptr_push0(2)
    );
\logic_ptr_push[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(1),
      I1 => \logic_ptr_push_reg__0\(0),
      I2 => \logic_ptr_push_reg__0\(2),
      I3 => \logic_ptr_push_reg__0\(3),
      O => logic_ptr_push0(3)
    );
\logic_ptr_push[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(2),
      I1 => \logic_ptr_push_reg__0\(0),
      I2 => \logic_ptr_push_reg__0\(1),
      I3 => \logic_ptr_push_reg__0\(3),
      I4 => \logic_ptr_push_reg__0__0\(4),
      O => logic_ptr_push0(4)
    );
\logic_ptr_push_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => io_push_fire,
      CLR => reset,
      D => logic_ptr_push0(0),
      Q => \logic_ptr_push_reg__0\(0)
    );
\logic_ptr_push_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => io_push_fire,
      CLR => reset,
      D => logic_ptr_push0(1),
      Q => \logic_ptr_push_reg__0\(1)
    );
\logic_ptr_push_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => io_push_fire,
      CLR => reset,
      D => logic_ptr_push0(2),
      Q => \logic_ptr_push_reg__0\(2)
    );
\logic_ptr_push_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => io_push_fire,
      CLR => reset,
      D => logic_ptr_push0(3),
      Q => \logic_ptr_push_reg__0\(3)
    );
\logic_ptr_push_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => io_push_fire,
      CLR => reset,
      D => logic_ptr_push0(4),
      Q => \logic_ptr_push_reg__0__0\(4)
    );
logic_ram_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \logic_ptr_push_reg__0\(3 downto 0),
      DIA(1 downto 0) => io_push_payload(1 downto 0),
      DIB(1 downto 0) => io_push_payload(3 downto 2),
      DIC(1 downto 0) => io_push_payload(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => logic_ram_spinal_port10(1 downto 0),
      DOB(1 downto 0) => logic_ram_spinal_port10(3 downto 2),
      DOC(1 downto 0) => logic_ram_spinal_port10(5 downto 4),
      DOD(1 downto 0) => NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => io_push_fire
    );
\logic_ram_reg_0_15_0_5_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA28AAAA28"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__0_n_0\,
      I1 => \logic_ptr_push_reg__0\(1),
      I2 => logic_pop_sync_popReg(1),
      I3 => \logic_ptr_push_reg__0\(2),
      I4 => logic_pop_sync_popReg(2),
      I5 => logic_ram_reg_0_15_0_5_i_9_n_0,
      O => io_push_fire
    );
\logic_ram_reg_0_15_0_5_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__0_n_0\,
      I1 => io_apb_PWDATA(1),
      O => io_push_payload(1)
    );
\logic_ram_reg_0_15_0_5_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__0_n_0\,
      I1 => io_apb_PWDATA(0),
      O => io_push_payload(0)
    );
\logic_ram_reg_0_15_0_5_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__0_n_0\,
      I1 => io_apb_PWDATA(3),
      O => io_push_payload(3)
    );
\logic_ram_reg_0_15_0_5_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__0_n_0\,
      I1 => io_apb_PWDATA(2),
      O => io_push_payload(2)
    );
\logic_ram_reg_0_15_0_5_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__0_n_0\,
      I1 => io_apb_PWDATA(5),
      O => io_push_payload(5)
    );
\logic_ram_reg_0_15_0_5_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__0_n_0\,
      I1 => io_apb_PWDATA(4),
      O => io_push_payload(4)
    );
\logic_ram_reg_0_15_0_5_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \logic_ptr_push_reg[0]_0\(0),
      I1 => \^ctrl_dowrite__0\,
      I2 => \logic_ptr_push_reg[0]_1\,
      O => \logic_ram_reg_0_15_0_5_i_8__0_n_0\
    );
logic_ram_reg_0_15_0_5_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F66FFFFFFFFFF66F"
    )
        port map (
      I0 => logic_pop_sync_popReg(3),
      I1 => \logic_ptr_push_reg__0\(3),
      I2 => logic_pop_sync_popReg(4),
      I3 => \logic_ptr_push_reg__0__0\(4),
      I4 => \logic_ptr_push_reg__0\(0),
      I5 => logic_pop_sync_popReg(0),
      O => logic_ram_reg_0_15_0_5_i_9_n_0
    );
logic_ram_reg_0_15_12_15: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \logic_ptr_push_reg__0\(3 downto 0),
      DIA(1 downto 0) => io_push_payload(13 downto 12),
      DIB(1 downto 0) => io_push_payload(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => logic_ram_spinal_port10(13 downto 12),
      DOB(1 downto 0) => logic_ram_spinal_port10(15 downto 14),
      DOC(1 downto 0) => NLW_logic_ram_reg_0_15_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_logic_ram_reg_0_15_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => io_push_fire
    );
\logic_ram_reg_0_15_12_15_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__0_n_0\,
      I1 => io_apb_PWDATA(13),
      O => io_push_payload(13)
    );
\logic_ram_reg_0_15_12_15_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__0_n_0\,
      I1 => io_apb_PWDATA(12),
      O => io_push_payload(12)
    );
\logic_ram_reg_0_15_12_15_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__0_n_0\,
      I1 => io_apb_PWDATA(15),
      O => io_push_payload(15)
    );
\logic_ram_reg_0_15_12_15_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__0_n_0\,
      I1 => io_apb_PWDATA(14),
      O => io_push_payload(14)
    );
logic_ram_reg_0_15_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \logic_ptr_push_reg__0\(3 downto 0),
      DIA(1 downto 0) => io_push_payload(7 downto 6),
      DIB(1 downto 0) => io_push_payload(9 downto 8),
      DIC(1 downto 0) => io_push_payload(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => logic_ram_spinal_port10(7 downto 6),
      DOB(1 downto 0) => logic_ram_spinal_port10(9 downto 8),
      DOC(1 downto 0) => logic_ram_spinal_port10(11 downto 10),
      DOD(1 downto 0) => NLW_logic_ram_reg_0_15_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => io_push_fire
    );
\logic_ram_reg_0_15_6_11_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__0_n_0\,
      I1 => io_apb_PWDATA(7),
      O => io_push_payload(7)
    );
\logic_ram_reg_0_15_6_11_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__0_n_0\,
      I1 => io_apb_PWDATA(6),
      O => io_push_payload(6)
    );
\logic_ram_reg_0_15_6_11_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__0_n_0\,
      I1 => io_apb_PWDATA(9),
      O => io_push_payload(9)
    );
\logic_ram_reg_0_15_6_11_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__0_n_0\,
      I1 => io_apb_PWDATA(8),
      O => io_push_payload(8)
    );
\logic_ram_reg_0_15_6_11_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__0_n_0\,
      I1 => io_apb_PWDATA(11),
      O => io_push_payload(11)
    );
\logic_ram_reg_0_15_6_11_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \logic_ram_reg_0_15_0_5_i_8__0_n_0\,
      I1 => io_apb_PWDATA(10),
      O => io_push_payload(10)
    );
\logic_ram_spinal_port1[15]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF00000000"
    )
        port map (
      I0 => \i2cState__0\(1),
      I1 => \i2cState__0\(0),
      I2 => \i2cState__0\(2),
      I3 => \bitCounter_reg[0]\,
      I4 => txFifo_io_pop_valid,
      I5 => logic_pop_addressGen_valid,
      O => logic_pop_sync_readPort_cmd_valid
    );
\logic_ram_spinal_port1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \logic_ram_spinal_port1[15]_i_3_n_0\,
      I1 => logic_ptr_pop_reg(0),
      I2 => \logic_ptr_push_reg__0\(0),
      I3 => logic_ptr_pop_reg(1),
      I4 => \logic_ptr_push_reg__0\(1),
      O => logic_pop_addressGen_valid
    );
\logic_ram_spinal_port1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => logic_ptr_pop_reg(3),
      I1 => \logic_ptr_push_reg__0\(3),
      I2 => logic_ptr_pop_reg(4),
      I3 => \logic_ptr_push_reg__0__0\(4),
      I4 => \logic_ptr_push_reg__0\(2),
      I5 => logic_ptr_pop_reg(2),
      O => \logic_ram_spinal_port1[15]_i_3_n_0\
    );
\logic_ram_spinal_port1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(0),
      Q => \logic_ram_spinal_port1_reg[15]_0\(0),
      R => '0'
    );
\logic_ram_spinal_port1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(10),
      Q => \logic_ram_spinal_port1_reg[15]_0\(10),
      R => '0'
    );
\logic_ram_spinal_port1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(11),
      Q => \logic_ram_spinal_port1_reg[15]_0\(11),
      R => '0'
    );
\logic_ram_spinal_port1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(12),
      Q => \logic_ram_spinal_port1_reg[15]_0\(12),
      R => '0'
    );
\logic_ram_spinal_port1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(13),
      Q => \logic_ram_spinal_port1_reg[15]_0\(13),
      R => '0'
    );
\logic_ram_spinal_port1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(14),
      Q => \logic_ram_spinal_port1_reg[15]_0\(14),
      R => '0'
    );
\logic_ram_spinal_port1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(15),
      Q => \logic_ram_spinal_port1_reg[15]_0\(15),
      R => '0'
    );
\logic_ram_spinal_port1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(1),
      Q => \logic_ram_spinal_port1_reg[15]_0\(1),
      R => '0'
    );
\logic_ram_spinal_port1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(2),
      Q => \logic_ram_spinal_port1_reg[15]_0\(2),
      R => '0'
    );
\logic_ram_spinal_port1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(3),
      Q => \logic_ram_spinal_port1_reg[15]_0\(3),
      R => '0'
    );
\logic_ram_spinal_port1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(4),
      Q => \logic_ram_spinal_port1_reg[15]_0\(4),
      R => '0'
    );
\logic_ram_spinal_port1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(5),
      Q => \logic_ram_spinal_port1_reg[15]_0\(5),
      R => '0'
    );
\logic_ram_spinal_port1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(6),
      Q => \logic_ram_spinal_port1_reg[15]_0\(6),
      R => '0'
    );
\logic_ram_spinal_port1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(7),
      Q => \logic_ram_spinal_port1_reg[15]_0\(7),
      R => '0'
    );
\logic_ram_spinal_port1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(8),
      Q => \logic_ram_spinal_port1_reg[15]_0\(8),
      R => '0'
    );
\logic_ram_spinal_port1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(9),
      Q => \logic_ram_spinal_port1_reg[15]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_StreamFifo_6 is
  port (
    txFifo_io_pop_valid : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \logic_ram_spinal_port1_reg[5]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ctrl_doWrite__0\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    \_zz_io_txd_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \logic_ptr_push_reg[0]_0\ : in STD_LOGIC;
    io_apb_PADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    io_apb_PENABLE : in STD_LOGIC;
    io_apb_PWRITE : in STD_LOGIC;
    io_apb_decoder_io_output_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_io_write_ready : in STD_LOGIC;
    io_apb_PWDATA : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_Apb3Periph_0_0_StreamFifo_6 : entity is "StreamFifo";
end sys_Apb3Periph_0_0_StreamFifo_6;

architecture STRUCTURE of sys_Apb3Periph_0_0_StreamFifo_6 is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \SR[6]_i_2_n_0\ : STD_LOGIC;
  signal \SR[6]_i_3_n_0\ : STD_LOGIC;
  signal \SR[6]_i_4_n_0\ : STD_LOGIC;
  signal \SR[6]_i_5_n_0\ : STD_LOGIC;
  signal \SR[7]_i_2_n_0\ : STD_LOGIC;
  signal \SR[7]_i_3_n_0\ : STD_LOGIC;
  signal \SR[7]_i_4_n_0\ : STD_LOGIC;
  signal \SR[7]_i_5_n_0\ : STD_LOGIC;
  signal \^ctrl_dowrite__0\ : STD_LOGIC;
  signal io_push_fire : STD_LOGIC;
  signal logic_pop_addressGen_rValid_i_1_n_0 : STD_LOGIC;
  signal logic_pop_addressGen_valid : STD_LOGIC;
  signal logic_pop_sync_popReg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal logic_pop_sync_readArbitation_fire : STD_LOGIC;
  signal logic_pop_sync_readPort_cmd_valid : STD_LOGIC;
  signal logic_ptr_pop0 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \logic_ptr_pop[0]_i_1_n_0\ : STD_LOGIC;
  signal \logic_ptr_pop[1]_i_1_n_0\ : STD_LOGIC;
  signal \logic_ptr_pop[2]_i_1_n_0\ : STD_LOGIC;
  signal \logic_ptr_pop[3]_i_1_n_0\ : STD_LOGIC;
  signal logic_ptr_pop_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal logic_ptr_push0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \logic_ptr_push_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \logic_ptr_push_reg__0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal logic_ram_spinal_port1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal logic_ram_spinal_port10 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \logic_ram_spinal_port1[8]_i_4_n_0\ : STD_LOGIC;
  signal \^txfifo_io_pop_valid\ : STD_LOGIC;
  signal NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_logic_ram_reg_0_15_6_8_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_logic_ram_reg_0_15_6_8_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_logic_ram_reg_0_15_6_8_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SR[6]_i_3\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \SR[6]_i_4\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \SR[7]_i_2\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \SR[7]_i_3\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \SR[7]_i_4\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \SR[7]_i_5\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \logic_ptr_pop[0]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \logic_ptr_pop[1]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \logic_ptr_pop[2]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \logic_ptr_pop[3]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \logic_ptr_pop[4]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \logic_ptr_push[1]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \logic_ptr_push[2]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \logic_ptr_push[3]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \logic_ptr_push[4]_i_1\ : label is "soft_lutpair239";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of logic_ram_reg_0_15_0_5 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of logic_ram_reg_0_15_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of logic_ram_reg_0_15_0_5 : label is 15;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of logic_ram_reg_0_15_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of logic_ram_reg_0_15_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of logic_ram_reg_0_15_6_8 : label is "";
  attribute ram_addr_begin of logic_ram_reg_0_15_6_8 : label is 0;
  attribute ram_addr_end of logic_ram_reg_0_15_6_8 : label is 15;
  attribute ram_slice_begin of logic_ram_reg_0_15_6_8 : label is 6;
  attribute ram_slice_end of logic_ram_reg_0_15_6_8 : label is 8;
  attribute SOFT_HLUTNM of \logic_ram_spinal_port1[8]_i_2\ : label is "soft_lutpair241";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  \ctrl_doWrite__0\ <= \^ctrl_dowrite__0\;
  txFifo_io_pop_valid <= \^txfifo_io_pop_valid\;
\BRR[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => io_apb_PENABLE,
      I1 => io_apb_PWRITE,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_decoder_io_output_PSEL(0),
      O => \^ctrl_dowrite__0\
    );
\SR[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFF7FFFF7F7FF"
    )
        port map (
      I0 => \SR[6]_i_2_n_0\,
      I1 => \SR[6]_i_3_n_0\,
      I2 => \SR[6]_i_4_n_0\,
      I3 => \SR[6]_i_5_n_0\,
      I4 => \logic_ptr_push_reg__0\(3),
      I5 => logic_pop_sync_popReg(3),
      O => \^d\(0)
    );
\SR[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD4D22B222B2DD4D"
    )
        port map (
      I0 => logic_pop_sync_popReg(1),
      I1 => \logic_ptr_push_reg__0\(1),
      I2 => logic_pop_sync_popReg(0),
      I3 => \logic_ptr_push_reg__0\(0),
      I4 => logic_pop_sync_popReg(2),
      I5 => \logic_ptr_push_reg__0\(2),
      O => \SR[6]_i_2_n_0\
    );
\SR[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(1),
      I1 => logic_pop_sync_popReg(1),
      I2 => \logic_ptr_push_reg__0\(0),
      I3 => logic_pop_sync_popReg(0),
      O => \SR[6]_i_3_n_0\
    );
\SR[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => logic_pop_sync_popReg(4),
      I1 => \logic_ptr_push_reg__0__0\(4),
      O => \SR[6]_i_4_n_0\
    );
\SR[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0FB0000FFFFB0FB"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      I1 => logic_pop_sync_popReg(0),
      I2 => \logic_ptr_push_reg__0\(1),
      I3 => logic_pop_sync_popReg(1),
      I4 => \logic_ptr_push_reg__0\(2),
      I5 => logic_pop_sync_popReg(2),
      O => \SR[6]_i_5_n_0\
    );
\SR[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \SR[7]_i_2_n_0\,
      I1 => \SR[7]_i_3_n_0\,
      I2 => \SR[7]_i_4_n_0\,
      I3 => logic_pop_sync_popReg(1),
      I4 => \logic_ptr_push_reg__0\(1),
      I5 => \SR[7]_i_5_n_0\,
      O => \^d\(1)
    );
\SR[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => logic_pop_sync_popReg(0),
      I1 => \logic_ptr_push_reg__0\(0),
      O => \SR[7]_i_2_n_0\
    );
\SR[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => logic_pop_sync_popReg(3),
      I1 => \logic_ptr_push_reg__0\(3),
      I2 => logic_pop_sync_popReg(2),
      I3 => \logic_ptr_push_reg__0\(2),
      O => \SR[7]_i_3_n_0\
    );
\SR[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"99F9"
    )
        port map (
      I0 => \logic_ptr_push_reg__0__0\(4),
      I1 => logic_pop_sync_popReg(4),
      I2 => logic_pop_sync_popReg(3),
      I3 => \logic_ptr_push_reg__0\(3),
      O => \SR[7]_i_4_n_0\
    );
\SR[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(2),
      I1 => logic_pop_sync_popReg(2),
      O => \SR[7]_i_5_n_0\
    );
\_zz_io_txd_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACAFFF0CACA0F00"
    )
        port map (
      I0 => logic_ram_spinal_port1(1),
      I1 => logic_ram_spinal_port1(3),
      I2 => \_zz_io_txd_i_2\(1),
      I3 => logic_ram_spinal_port1(0),
      I4 => \_zz_io_txd_i_2\(0),
      I5 => logic_ram_spinal_port1(2),
      O => \logic_ram_spinal_port1_reg[1]_0\
    );
\_zz_io_txd_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACAFFF0CACA0F00"
    )
        port map (
      I0 => logic_ram_spinal_port1(5),
      I1 => logic_ram_spinal_port1(7),
      I2 => \_zz_io_txd_i_2\(1),
      I3 => logic_ram_spinal_port1(4),
      I4 => \_zz_io_txd_i_2\(0),
      I5 => logic_ram_spinal_port1(6),
      O => \logic_ram_spinal_port1_reg[5]_0\
    );
logic_pop_addressGen_rValid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => logic_pop_addressGen_valid,
      I1 => tx_io_write_ready,
      I2 => \^txfifo_io_pop_valid\,
      O => logic_pop_addressGen_rValid_i_1_n_0
    );
logic_pop_addressGen_rValid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => logic_pop_addressGen_rValid_i_1_n_0,
      Q => \^txfifo_io_pop_valid\
    );
\logic_pop_sync_popReg[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^txfifo_io_pop_valid\,
      I1 => tx_io_write_ready,
      O => logic_pop_sync_readArbitation_fire
    );
\logic_pop_sync_popReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(0),
      Q => logic_pop_sync_popReg(0)
    );
\logic_pop_sync_popReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(1),
      Q => logic_pop_sync_popReg(1)
    );
\logic_pop_sync_popReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(2),
      Q => logic_pop_sync_popReg(2)
    );
\logic_pop_sync_popReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(3),
      Q => logic_pop_sync_popReg(3)
    );
\logic_pop_sync_popReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readArbitation_fire,
      CLR => reset,
      D => logic_ptr_pop_reg(4),
      Q => logic_pop_sync_popReg(4)
    );
\logic_ptr_pop[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => logic_ptr_pop_reg(0),
      O => \logic_ptr_pop[0]_i_1_n_0\
    );
\logic_ptr_pop[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => logic_ptr_pop_reg(0),
      I1 => logic_ptr_pop_reg(1),
      O => \logic_ptr_pop[1]_i_1_n_0\
    );
\logic_ptr_pop[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => logic_ptr_pop_reg(0),
      I1 => logic_ptr_pop_reg(1),
      I2 => logic_ptr_pop_reg(2),
      O => \logic_ptr_pop[2]_i_1_n_0\
    );
\logic_ptr_pop[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => logic_ptr_pop_reg(1),
      I1 => logic_ptr_pop_reg(0),
      I2 => logic_ptr_pop_reg(2),
      I3 => logic_ptr_pop_reg(3),
      O => \logic_ptr_pop[3]_i_1_n_0\
    );
\logic_ptr_pop[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => logic_ptr_pop_reg(2),
      I1 => logic_ptr_pop_reg(0),
      I2 => logic_ptr_pop_reg(1),
      I3 => logic_ptr_pop_reg(3),
      I4 => logic_ptr_pop_reg(4),
      O => logic_ptr_pop0(4)
    );
\logic_ptr_pop_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[0]_i_1_n_0\,
      Q => logic_ptr_pop_reg(0)
    );
\logic_ptr_pop_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[1]_i_1_n_0\,
      Q => logic_ptr_pop_reg(1)
    );
\logic_ptr_pop_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[2]_i_1_n_0\,
      Q => logic_ptr_pop_reg(2)
    );
\logic_ptr_pop_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => \logic_ptr_pop[3]_i_1_n_0\,
      Q => logic_ptr_pop_reg(3)
    );
\logic_ptr_pop_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      CLR => reset,
      D => logic_ptr_pop0(4),
      Q => logic_ptr_pop_reg(4)
    );
\logic_ptr_push[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      O => logic_ptr_push0(0)
    );
\logic_ptr_push[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      I1 => \logic_ptr_push_reg__0\(1),
      O => logic_ptr_push0(1)
    );
\logic_ptr_push[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(0),
      I1 => \logic_ptr_push_reg__0\(1),
      I2 => \logic_ptr_push_reg__0\(2),
      O => logic_ptr_push0(2)
    );
\logic_ptr_push[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(1),
      I1 => \logic_ptr_push_reg__0\(0),
      I2 => \logic_ptr_push_reg__0\(2),
      I3 => \logic_ptr_push_reg__0\(3),
      O => logic_ptr_push0(3)
    );
\logic_ptr_push[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \logic_ptr_push_reg__0\(2),
      I1 => \logic_ptr_push_reg__0\(0),
      I2 => \logic_ptr_push_reg__0\(1),
      I3 => \logic_ptr_push_reg__0\(3),
      I4 => \logic_ptr_push_reg__0__0\(4),
      O => logic_ptr_push0(4)
    );
\logic_ptr_push_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => io_push_fire,
      CLR => reset,
      D => logic_ptr_push0(0),
      Q => \logic_ptr_push_reg__0\(0)
    );
\logic_ptr_push_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => io_push_fire,
      CLR => reset,
      D => logic_ptr_push0(1),
      Q => \logic_ptr_push_reg__0\(1)
    );
\logic_ptr_push_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => io_push_fire,
      CLR => reset,
      D => logic_ptr_push0(2),
      Q => \logic_ptr_push_reg__0\(2)
    );
\logic_ptr_push_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => io_push_fire,
      CLR => reset,
      D => logic_ptr_push0(3),
      Q => \logic_ptr_push_reg__0\(3)
    );
\logic_ptr_push_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => io_push_fire,
      CLR => reset,
      D => logic_ptr_push0(4),
      Q => \logic_ptr_push_reg__0__0\(4)
    );
logic_ram_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \logic_ptr_push_reg__0\(3 downto 0),
      DIA(1 downto 0) => io_apb_PWDATA(1 downto 0),
      DIB(1 downto 0) => io_apb_PWDATA(3 downto 2),
      DIC(1 downto 0) => io_apb_PWDATA(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => logic_ram_spinal_port10(1 downto 0),
      DOB(1 downto 0) => logic_ram_spinal_port10(3 downto 2),
      DOC(1 downto 0) => logic_ram_spinal_port10(5 downto 4),
      DOD(1 downto 0) => NLW_logic_ram_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => io_push_fire
    );
logic_ram_reg_0_15_0_5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \^ctrl_dowrite__0\,
      I1 => \logic_ptr_push_reg[0]_0\,
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(1),
      I5 => \^d\(1),
      O => io_push_fire
    );
logic_ram_reg_0_15_6_8: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => logic_ptr_pop_reg(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \logic_ptr_push_reg__0\(3 downto 0),
      DIA(1 downto 0) => io_apb_PWDATA(7 downto 6),
      DIB(1) => '0',
      DIB(0) => io_apb_PWDATA(8),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => logic_ram_spinal_port10(7 downto 6),
      DOB(1) => NLW_logic_ram_reg_0_15_6_8_DOB_UNCONNECTED(1),
      DOB(0) => logic_ram_spinal_port10(8),
      DOC(1 downto 0) => NLW_logic_ram_reg_0_15_6_8_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_logic_ram_reg_0_15_6_8_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => io_push_fire
    );
\logic_ram_spinal_port1[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => logic_pop_addressGen_valid,
      I1 => \^txfifo_io_pop_valid\,
      I2 => tx_io_write_ready,
      O => logic_pop_sync_readPort_cmd_valid
    );
\logic_ram_spinal_port1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \logic_ram_spinal_port1[8]_i_4_n_0\,
      I1 => logic_ptr_pop_reg(0),
      I2 => \logic_ptr_push_reg__0\(0),
      I3 => logic_ptr_pop_reg(1),
      I4 => \logic_ptr_push_reg__0\(1),
      O => logic_pop_addressGen_valid
    );
\logic_ram_spinal_port1[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => logic_ptr_pop_reg(3),
      I1 => \logic_ptr_push_reg__0\(3),
      I2 => logic_ptr_pop_reg(4),
      I3 => \logic_ptr_push_reg__0__0\(4),
      I4 => \logic_ptr_push_reg__0\(2),
      I5 => logic_ptr_pop_reg(2),
      O => \logic_ram_spinal_port1[8]_i_4_n_0\
    );
\logic_ram_spinal_port1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(0),
      Q => logic_ram_spinal_port1(0),
      R => '0'
    );
\logic_ram_spinal_port1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(1),
      Q => logic_ram_spinal_port1(1),
      R => '0'
    );
\logic_ram_spinal_port1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(2),
      Q => logic_ram_spinal_port1(2),
      R => '0'
    );
\logic_ram_spinal_port1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(3),
      Q => logic_ram_spinal_port1(3),
      R => '0'
    );
\logic_ram_spinal_port1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(4),
      Q => logic_ram_spinal_port1(4),
      R => '0'
    );
\logic_ram_spinal_port1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(5),
      Q => logic_ram_spinal_port1(5),
      R => '0'
    );
\logic_ram_spinal_port1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(6),
      Q => logic_ram_spinal_port1(6),
      R => '0'
    );
\logic_ram_spinal_port1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(7),
      Q => logic_ram_spinal_port1(7),
      R => '0'
    );
\logic_ram_spinal_port1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logic_pop_sync_readPort_cmd_valid,
      D => logic_ram_spinal_port10(8),
      Q => Q(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_uartCtrlTx is
  port (
    uartCtrl_io_uarts_1_txd : out STD_LOGIC;
    tx_io_write_ready : out STD_LOGIC;
    \tickCounter_value_reg[1]_0\ : out STD_LOGIC;
    \tickCounter_value_reg[0]_0\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    stateMachine_parity_reg_0 : in STD_LOGIC;
    \_zz_io_txd_reg_0\ : in STD_LOGIC;
    \_zz_io_txd_reg_1\ : in STD_LOGIC;
    logic_ram_spinal_port1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    txFifo_io_pop_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clockDivider_tickReg : in STD_LOGIC;
    \FSM_sequential_stateMachine_state[2]_i_3__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \when_uartCtrlRx_l126__0\ : in STD_LOGIC
  );
end sys_Apb3Periph_0_0_uartCtrlTx;

architecture STRUCTURE of sys_Apb3Periph_0_0_uartCtrlTx is
  signal \FSM_sequential_stateMachine_state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_stateMachine_state[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_stateMachine_state[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_stateMachine_state[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_stateMachine_state[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_stateMachine_state[2]_i_4__1_n_0\ : STD_LOGIC;
  signal \_zz_io_txd_i_2__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter_valueNext__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \clockDivider_counter_value_reg__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \stateMachine_parity_i_1__1_n_0\ : STD_LOGIC;
  signal \stateMachine_parity_i_2__1_n_0\ : STD_LOGIC;
  signal \stateMachine_parity_i_4__0_n_0\ : STD_LOGIC;
  signal stateMachine_parity_reg_n_0 : STD_LOGIC;
  signal \stateMachine_state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal stateMachine_txd : STD_LOGIC;
  signal \tickCounter_value[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \tickCounter_value[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \tickCounter_value[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \tickCounter_value[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \tickCounter_value[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \^tickcounter_value_reg[0]_0\ : STD_LOGIC;
  signal \^tickcounter_value_reg[1]_0\ : STD_LOGIC;
  signal \tickCounter_value_reg_n_0_[2]\ : STD_LOGIC;
  signal \tickCounter_value_reg_n_0_[3]\ : STD_LOGIC;
  signal \when_uartCtrlTx_l74__6\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_stateMachine_state[2]_i_4__1\ : label is "soft_lutpair269";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_stateMachine_state_reg[0]\ : label is "UartCtrlTxState_DATA:010,UartCtrlTxState_PARITY:011,iSTATE:100,UartCtrlTxState_IDLE:000,UartCtrlTxState_START:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_stateMachine_state_reg[1]\ : label is "UartCtrlTxState_DATA:010,UartCtrlTxState_PARITY:011,iSTATE:100,UartCtrlTxState_IDLE:000,UartCtrlTxState_START:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_stateMachine_state_reg[2]\ : label is "UartCtrlTxState_DATA:010,UartCtrlTxState_PARITY:011,iSTATE:100,UartCtrlTxState_IDLE:000,UartCtrlTxState_START:001";
  attribute SOFT_HLUTNM of \_zz_io_txd_i_1__0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \clockDivider_counter_value[0]_i_1__0\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \clockDivider_counter_value[2]_i_1__0\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \stateMachine_parity_i_4__0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \tickCounter_value[0]_i_1__0\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \tickCounter_value[1]_i_1__0\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \tickCounter_value[2]_i_1__0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \tickCounter_value[3]_i_3__0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \tickCounter_value[3]_i_4__0\ : label is "soft_lutpair267";
begin
  \tickCounter_value_reg[0]_0\ <= \^tickcounter_value_reg[0]_0\;
  \tickCounter_value_reg[1]_0\ <= \^tickcounter_value_reg[1]_0\;
\FSM_sequential_stateMachine_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000FFFFF7070000"
    )
        port map (
      I0 => \when_uartCtrlRx_l126__0\,
      I1 => \stateMachine_state__0\(1),
      I2 => \stateMachine_state__0\(2),
      I3 => txFifo_io_pop_valid,
      I4 => \FSM_sequential_stateMachine_state[2]_i_2__2_n_0\,
      I5 => \stateMachine_state__0\(0),
      O => \FSM_sequential_stateMachine_state[0]_i_1__1_n_0\
    );
\FSM_sequential_stateMachine_state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000EFFFF00F00000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \stateMachine_state__0\(0),
      I3 => \stateMachine_state__0\(2),
      I4 => \FSM_sequential_stateMachine_state[2]_i_2__2_n_0\,
      I5 => \stateMachine_state__0\(1),
      O => \FSM_sequential_stateMachine_state[1]_i_1__1_n_0\
    );
\FSM_sequential_stateMachine_state[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF888A0000"
    )
        port map (
      I0 => \stateMachine_state__0\(1),
      I1 => \stateMachine_state__0\(0),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \FSM_sequential_stateMachine_state[2]_i_2__2_n_0\,
      I5 => \stateMachine_state__0\(2),
      O => \FSM_sequential_stateMachine_state[2]_i_1__1_n_0\
    );
\FSM_sequential_stateMachine_state[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEBAAAAAAEAAAAA"
    )
        port map (
      I0 => \FSM_sequential_stateMachine_state[2]_i_3__0_n_0\,
      I1 => \stateMachine_state__0\(0),
      I2 => \stateMachine_state__0\(1),
      I3 => \stateMachine_state__0\(2),
      I4 => p_0_in,
      I5 => txFifo_io_pop_valid,
      O => \FSM_sequential_stateMachine_state[2]_i_2__2_n_0\
    );
\FSM_sequential_stateMachine_state[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FC020C00000000"
    )
        port map (
      I0 => \when_uartCtrlTx_l74__6\,
      I1 => \stateMachine_state__0\(0),
      I2 => \stateMachine_state__0\(2),
      I3 => \stateMachine_state__0\(1),
      I4 => \FSM_sequential_stateMachine_state[2]_i_4__1_n_0\,
      I5 => p_0_in,
      O => \FSM_sequential_stateMachine_state[2]_i_3__0_n_0\
    );
\FSM_sequential_stateMachine_state[2]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000001"
    )
        port map (
      I0 => \^tickcounter_value_reg[1]_0\,
      I1 => \tickCounter_value_reg_n_0_[2]\,
      I2 => \tickCounter_value_reg_n_0_[3]\,
      I3 => \^tickcounter_value_reg[0]_0\,
      I4 => \FSM_sequential_stateMachine_state[2]_i_3__0_0\(0),
      O => \FSM_sequential_stateMachine_state[2]_i_4__1_n_0\
    );
\FSM_sequential_stateMachine_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FSM_sequential_stateMachine_state[0]_i_1__1_n_0\,
      Q => \stateMachine_state__0\(0)
    );
\FSM_sequential_stateMachine_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FSM_sequential_stateMachine_state[1]_i_1__1_n_0\,
      Q => \stateMachine_state__0\(1)
    );
\FSM_sequential_stateMachine_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FSM_sequential_stateMachine_state[2]_i_1__1_n_0\,
      Q => \stateMachine_state__0\(2)
    );
\_zz_io_txd_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFEAAA"
    )
        port map (
      I0 => \stateMachine_state__0\(2),
      I1 => stateMachine_parity_reg_n_0,
      I2 => \stateMachine_state__0\(1),
      I3 => \stateMachine_state__0\(0),
      I4 => \_zz_io_txd_i_2__0_n_0\,
      O => stateMachine_txd
    );
\_zz_io_txd_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FFE4FFE4FF"
    )
        port map (
      I0 => \tickCounter_value_reg_n_0_[2]\,
      I1 => \_zz_io_txd_reg_0\,
      I2 => \_zz_io_txd_reg_1\,
      I3 => \stateMachine_state__0\(1),
      I4 => logic_ram_spinal_port1(0),
      I5 => \tickCounter_value_reg_n_0_[3]\,
      O => \_zz_io_txd_i_2__0_n_0\
    );
\_zz_io_txd_reg\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => stateMachine_txd,
      PRE => reset,
      Q => uartCtrl_io_uarts_1_txd
    );
\clockDivider_counter_value[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2C3C"
    )
        port map (
      I0 => \clockDivider_counter_value_reg__0\(1),
      I1 => \clockDivider_counter_value_reg__0\(0),
      I2 => clockDivider_tickReg,
      I3 => \clockDivider_counter_value_reg__0\(2),
      O => \clockDivider_counter_valueNext__0\(0)
    );
\clockDivider_counter_value[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \clockDivider_counter_value_reg__0\(1),
      I1 => \clockDivider_counter_value_reg__0\(0),
      I2 => clockDivider_tickReg,
      O => \clockDivider_counter_valueNext__0\(1)
    );
\clockDivider_counter_value[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F80"
    )
        port map (
      I0 => \clockDivider_counter_value_reg__0\(1),
      I1 => \clockDivider_counter_value_reg__0\(0),
      I2 => clockDivider_tickReg,
      I3 => \clockDivider_counter_value_reg__0\(2),
      O => \clockDivider_counter_valueNext__0\(2)
    );
\clockDivider_counter_value_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_valueNext__0\(0),
      Q => \clockDivider_counter_value_reg__0\(0)
    );
\clockDivider_counter_value_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_valueNext__0\(1),
      Q => \clockDivider_counter_value_reg__0\(1)
    );
\clockDivider_counter_value_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_valueNext__0\(2),
      Q => \clockDivider_counter_value_reg__0\(2)
    );
\logic_ram_spinal_port1[8]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => p_0_in,
      I1 => \stateMachine_state__0\(0),
      I2 => \stateMachine_state__0\(2),
      I3 => \stateMachine_state__0\(1),
      I4 => \when_uartCtrlTx_l74__6\,
      O => tx_io_write_ready
    );
\stateMachine_parity_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \stateMachine_parity_i_2__1_n_0\,
      I1 => p_0_in,
      I2 => stateMachine_parity_reg_n_0,
      O => \stateMachine_parity_i_1__1_n_0\
    );
\stateMachine_parity_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCACCCCCCCCC"
    )
        port map (
      I0 => stateMachine_parity_reg_0,
      I1 => \stateMachine_parity_i_4__0_n_0\,
      I2 => p_0_in,
      I3 => \stateMachine_state__0\(1),
      I4 => \stateMachine_state__0\(2),
      I5 => \stateMachine_state__0\(0),
      O => \stateMachine_parity_i_2__1_n_0\
    );
\stateMachine_parity_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"26332666"
    )
        port map (
      I0 => \stateMachine_state__0\(2),
      I1 => stateMachine_parity_reg_n_0,
      I2 => \stateMachine_state__0\(1),
      I3 => \stateMachine_state__0\(0),
      I4 => \_zz_io_txd_i_2__0_n_0\,
      O => \stateMachine_parity_i_4__0_n_0\
    );
stateMachine_parity_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stateMachine_parity_i_1__1_n_0\,
      Q => stateMachine_parity_reg_n_0,
      R => '0'
    );
\tickCounter_value[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tickcounter_value_reg[0]_0\,
      O => \tickCounter_value[0]_i_1__0_n_0\
    );
\tickCounter_value[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tickcounter_value_reg[0]_0\,
      I1 => \^tickcounter_value_reg[1]_0\,
      O => \tickCounter_value[1]_i_1__0_n_0\
    );
\tickCounter_value[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^tickcounter_value_reg[0]_0\,
      I1 => \^tickcounter_value_reg[1]_0\,
      I2 => \tickCounter_value_reg_n_0_[2]\,
      O => \tickCounter_value[2]_i_1__0_n_0\
    );
\tickCounter_value[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A800A0"
    )
        port map (
      I0 => p_0_in,
      I1 => \when_uartCtrlTx_l74__6\,
      I2 => \stateMachine_state__0\(0),
      I3 => \stateMachine_state__0\(2),
      I4 => \stateMachine_state__0\(1),
      O => \tickCounter_value[3]_i_1__0_n_0\
    );
\tickCounter_value[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \clockDivider_counter_value_reg__0\(1),
      I1 => \clockDivider_counter_value_reg__0\(0),
      I2 => clockDivider_tickReg,
      I3 => \clockDivider_counter_value_reg__0\(2),
      O => p_0_in
    );
\tickCounter_value[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^tickcounter_value_reg[1]_0\,
      I1 => \^tickcounter_value_reg[0]_0\,
      I2 => \tickCounter_value_reg_n_0_[2]\,
      I3 => \tickCounter_value_reg_n_0_[3]\,
      O => \tickCounter_value[3]_i_3__0_n_0\
    );
\tickCounter_value[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400200"
    )
        port map (
      I0 => \tickCounter_value_reg_n_0_[3]\,
      I1 => \tickCounter_value_reg_n_0_[2]\,
      I2 => \^tickcounter_value_reg[1]_0\,
      I3 => Q(2),
      I4 => \^tickcounter_value_reg[0]_0\,
      O => \when_uartCtrlTx_l74__6\
    );
\tickCounter_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \tickCounter_value[0]_i_1__0_n_0\,
      Q => \^tickcounter_value_reg[0]_0\,
      R => \tickCounter_value[3]_i_1__0_n_0\
    );
\tickCounter_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \tickCounter_value[1]_i_1__0_n_0\,
      Q => \^tickcounter_value_reg[1]_0\,
      R => \tickCounter_value[3]_i_1__0_n_0\
    );
\tickCounter_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \tickCounter_value[2]_i_1__0_n_0\,
      Q => \tickCounter_value_reg_n_0_[2]\,
      R => \tickCounter_value[3]_i_1__0_n_0\
    );
\tickCounter_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \tickCounter_value[3]_i_3__0_n_0\,
      Q => \tickCounter_value_reg_n_0_[3]\,
      R => \tickCounter_value[3]_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_uartCtrlTx_5 is
  port (
    uartCtrl_io_uarts_0_txd : out STD_LOGIC;
    \tickCounter_value_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_io_write_ready : out STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    stateMachine_parity_reg_0 : in STD_LOGIC;
    \_zz_io_txd_reg_0\ : in STD_LOGIC;
    \_zz_io_txd_reg_1\ : in STD_LOGIC;
    logic_ram_spinal_port1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    txFifo_io_pop_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clockDivider_tickReg : in STD_LOGIC;
    \FSM_sequential_stateMachine_state[2]_i_3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \when_uartCtrlRx_l126__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_Apb3Periph_0_0_uartCtrlTx_5 : entity is "uartCtrlTx";
end sys_Apb3Periph_0_0_uartCtrlTx_5;

architecture STRUCTURE of sys_Apb3Periph_0_0_uartCtrlTx_5 is
  signal \FSM_sequential_stateMachine_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_stateMachine_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_stateMachine_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_stateMachine_state[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_stateMachine_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_stateMachine_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \_zz_io_txd_i_2_n_0\ : STD_LOGIC;
  signal clockDivider_counter_valueNext : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \clockDivider_counter_value_reg__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal stateMachine_parity_i_1_n_0 : STD_LOGIC;
  signal stateMachine_parity_i_2_n_0 : STD_LOGIC;
  signal stateMachine_parity_i_4_n_0 : STD_LOGIC;
  signal stateMachine_parity_reg_n_0 : STD_LOGIC;
  signal \stateMachine_state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal stateMachine_txd : STD_LOGIC;
  signal tickCounter_value : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \tickCounter_value[0]_i_1_n_0\ : STD_LOGIC;
  signal \tickCounter_value[1]_i_1_n_0\ : STD_LOGIC;
  signal \tickCounter_value[2]_i_1_n_0\ : STD_LOGIC;
  signal \tickCounter_value[3]_i_1_n_0\ : STD_LOGIC;
  signal \tickCounter_value[3]_i_3_n_0\ : STD_LOGIC;
  signal \^tickcounter_value_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \when_uartCtrlTx_l74__6\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_stateMachine_state[2]_i_4\ : label is "soft_lutpair236";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_stateMachine_state_reg[0]\ : label is "UartCtrlTxState_DATA:010,UartCtrlTxState_PARITY:011,iSTATE:100,UartCtrlTxState_IDLE:000,UartCtrlTxState_START:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_stateMachine_state_reg[1]\ : label is "UartCtrlTxState_DATA:010,UartCtrlTxState_PARITY:011,iSTATE:100,UartCtrlTxState_IDLE:000,UartCtrlTxState_START:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_stateMachine_state_reg[2]\ : label is "UartCtrlTxState_DATA:010,UartCtrlTxState_PARITY:011,iSTATE:100,UartCtrlTxState_IDLE:000,UartCtrlTxState_START:001";
  attribute SOFT_HLUTNM of \_zz_io_txd_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \clockDivider_counter_value[0]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \clockDivider_counter_value[2]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of stateMachine_parity_i_4 : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \tickCounter_value[0]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \tickCounter_value[1]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \tickCounter_value[2]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \tickCounter_value[3]_i_3\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \tickCounter_value[3]_i_4\ : label is "soft_lutpair234";
begin
  \tickCounter_value_reg[1]_0\(1 downto 0) <= \^tickcounter_value_reg[1]_0\(1 downto 0);
\FSM_sequential_stateMachine_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000FFFFF7070000"
    )
        port map (
      I0 => \when_uartCtrlRx_l126__0\,
      I1 => \stateMachine_state__0\(1),
      I2 => \stateMachine_state__0\(2),
      I3 => txFifo_io_pop_valid,
      I4 => \FSM_sequential_stateMachine_state[2]_i_2__0_n_0\,
      I5 => \stateMachine_state__0\(0),
      O => \FSM_sequential_stateMachine_state[0]_i_1_n_0\
    );
\FSM_sequential_stateMachine_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000EFFFF00F00000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \stateMachine_state__0\(0),
      I3 => \stateMachine_state__0\(2),
      I4 => \FSM_sequential_stateMachine_state[2]_i_2__0_n_0\,
      I5 => \stateMachine_state__0\(1),
      O => \FSM_sequential_stateMachine_state[1]_i_1_n_0\
    );
\FSM_sequential_stateMachine_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF888A0000"
    )
        port map (
      I0 => \stateMachine_state__0\(1),
      I1 => \stateMachine_state__0\(0),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \FSM_sequential_stateMachine_state[2]_i_2__0_n_0\,
      I5 => \stateMachine_state__0\(2),
      O => \FSM_sequential_stateMachine_state[2]_i_1_n_0\
    );
\FSM_sequential_stateMachine_state[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEBAAAAAAEAAAAA"
    )
        port map (
      I0 => \FSM_sequential_stateMachine_state[2]_i_3_n_0\,
      I1 => \stateMachine_state__0\(0),
      I2 => \stateMachine_state__0\(1),
      I3 => \stateMachine_state__0\(2),
      I4 => p_0_in,
      I5 => txFifo_io_pop_valid,
      O => \FSM_sequential_stateMachine_state[2]_i_2__0_n_0\
    );
\FSM_sequential_stateMachine_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FC020C00000000"
    )
        port map (
      I0 => \when_uartCtrlTx_l74__6\,
      I1 => \stateMachine_state__0\(0),
      I2 => \stateMachine_state__0\(2),
      I3 => \stateMachine_state__0\(1),
      I4 => \FSM_sequential_stateMachine_state[2]_i_4_n_0\,
      I5 => p_0_in,
      O => \FSM_sequential_stateMachine_state[2]_i_3_n_0\
    );
\FSM_sequential_stateMachine_state[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000001"
    )
        port map (
      I0 => \^tickcounter_value_reg[1]_0\(1),
      I1 => tickCounter_value(2),
      I2 => tickCounter_value(3),
      I3 => \^tickcounter_value_reg[1]_0\(0),
      I4 => \FSM_sequential_stateMachine_state[2]_i_3_0\(0),
      O => \FSM_sequential_stateMachine_state[2]_i_4_n_0\
    );
\FSM_sequential_stateMachine_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FSM_sequential_stateMachine_state[0]_i_1_n_0\,
      Q => \stateMachine_state__0\(0)
    );
\FSM_sequential_stateMachine_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FSM_sequential_stateMachine_state[1]_i_1_n_0\,
      Q => \stateMachine_state__0\(1)
    );
\FSM_sequential_stateMachine_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FSM_sequential_stateMachine_state[2]_i_1_n_0\,
      Q => \stateMachine_state__0\(2)
    );
\_zz_io_txd_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFEAAA"
    )
        port map (
      I0 => \stateMachine_state__0\(2),
      I1 => stateMachine_parity_reg_n_0,
      I2 => \stateMachine_state__0\(1),
      I3 => \stateMachine_state__0\(0),
      I4 => \_zz_io_txd_i_2_n_0\,
      O => stateMachine_txd
    );
\_zz_io_txd_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FFE4FFE4FF"
    )
        port map (
      I0 => tickCounter_value(2),
      I1 => \_zz_io_txd_reg_0\,
      I2 => \_zz_io_txd_reg_1\,
      I3 => \stateMachine_state__0\(1),
      I4 => logic_ram_spinal_port1(0),
      I5 => tickCounter_value(3),
      O => \_zz_io_txd_i_2_n_0\
    );
\_zz_io_txd_reg\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => stateMachine_txd,
      PRE => reset,
      Q => uartCtrl_io_uarts_0_txd
    );
\clockDivider_counter_value[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2C3C"
    )
        port map (
      I0 => \clockDivider_counter_value_reg__0\(1),
      I1 => \clockDivider_counter_value_reg__0\(0),
      I2 => clockDivider_tickReg,
      I3 => \clockDivider_counter_value_reg__0\(2),
      O => clockDivider_counter_valueNext(0)
    );
\clockDivider_counter_value[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \clockDivider_counter_value_reg__0\(1),
      I1 => \clockDivider_counter_value_reg__0\(0),
      I2 => clockDivider_tickReg,
      O => clockDivider_counter_valueNext(1)
    );
\clockDivider_counter_value[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F80"
    )
        port map (
      I0 => \clockDivider_counter_value_reg__0\(1),
      I1 => \clockDivider_counter_value_reg__0\(0),
      I2 => clockDivider_tickReg,
      I3 => \clockDivider_counter_value_reg__0\(2),
      O => clockDivider_counter_valueNext(2)
    );
\clockDivider_counter_value_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => clockDivider_counter_valueNext(0),
      Q => \clockDivider_counter_value_reg__0\(0)
    );
\clockDivider_counter_value_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => clockDivider_counter_valueNext(1),
      Q => \clockDivider_counter_value_reg__0\(1)
    );
\clockDivider_counter_value_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => clockDivider_counter_valueNext(2),
      Q => \clockDivider_counter_value_reg__0\(2)
    );
\logic_ram_spinal_port1[8]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => p_0_in,
      I1 => \stateMachine_state__0\(0),
      I2 => \stateMachine_state__0\(2),
      I3 => \stateMachine_state__0\(1),
      I4 => \when_uartCtrlTx_l74__6\,
      O => tx_io_write_ready
    );
stateMachine_parity_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stateMachine_parity_i_2_n_0,
      I1 => p_0_in,
      I2 => stateMachine_parity_reg_n_0,
      O => stateMachine_parity_i_1_n_0
    );
stateMachine_parity_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCACCCCCCCCC"
    )
        port map (
      I0 => stateMachine_parity_reg_0,
      I1 => stateMachine_parity_i_4_n_0,
      I2 => p_0_in,
      I3 => \stateMachine_state__0\(1),
      I4 => \stateMachine_state__0\(2),
      I5 => \stateMachine_state__0\(0),
      O => stateMachine_parity_i_2_n_0
    );
stateMachine_parity_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"26332666"
    )
        port map (
      I0 => \stateMachine_state__0\(2),
      I1 => stateMachine_parity_reg_n_0,
      I2 => \stateMachine_state__0\(1),
      I3 => \stateMachine_state__0\(0),
      I4 => \_zz_io_txd_i_2_n_0\,
      O => stateMachine_parity_i_4_n_0
    );
stateMachine_parity_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => stateMachine_parity_i_1_n_0,
      Q => stateMachine_parity_reg_n_0,
      R => '0'
    );
\tickCounter_value[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tickcounter_value_reg[1]_0\(0),
      O => \tickCounter_value[0]_i_1_n_0\
    );
\tickCounter_value[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tickcounter_value_reg[1]_0\(0),
      I1 => \^tickcounter_value_reg[1]_0\(1),
      O => \tickCounter_value[1]_i_1_n_0\
    );
\tickCounter_value[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^tickcounter_value_reg[1]_0\(0),
      I1 => \^tickcounter_value_reg[1]_0\(1),
      I2 => tickCounter_value(2),
      O => \tickCounter_value[2]_i_1_n_0\
    );
\tickCounter_value[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A800A0"
    )
        port map (
      I0 => p_0_in,
      I1 => \when_uartCtrlTx_l74__6\,
      I2 => \stateMachine_state__0\(0),
      I3 => \stateMachine_state__0\(2),
      I4 => \stateMachine_state__0\(1),
      O => \tickCounter_value[3]_i_1_n_0\
    );
\tickCounter_value[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \clockDivider_counter_value_reg__0\(1),
      I1 => \clockDivider_counter_value_reg__0\(0),
      I2 => clockDivider_tickReg,
      I3 => \clockDivider_counter_value_reg__0\(2),
      O => p_0_in
    );
\tickCounter_value[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^tickcounter_value_reg[1]_0\(1),
      I1 => \^tickcounter_value_reg[1]_0\(0),
      I2 => tickCounter_value(2),
      I3 => tickCounter_value(3),
      O => \tickCounter_value[3]_i_3_n_0\
    );
\tickCounter_value[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400200"
    )
        port map (
      I0 => tickCounter_value(3),
      I1 => tickCounter_value(2),
      I2 => \^tickcounter_value_reg[1]_0\(1),
      I3 => Q(2),
      I4 => \^tickcounter_value_reg[1]_0\(0),
      O => \when_uartCtrlTx_l74__6\
    );
\tickCounter_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \tickCounter_value[0]_i_1_n_0\,
      Q => \^tickcounter_value_reg[1]_0\(0),
      R => \tickCounter_value[3]_i_1_n_0\
    );
\tickCounter_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \tickCounter_value[1]_i_1_n_0\,
      Q => \^tickcounter_value_reg[1]_0\(1),
      R => \tickCounter_value[3]_i_1_n_0\
    );
\tickCounter_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \tickCounter_value[2]_i_1_n_0\,
      Q => tickCounter_value(2),
      R => \tickCounter_value[3]_i_1_n_0\
    );
\tickCounter_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => p_0_in,
      D => \tickCounter_value[3]_i_3_n_0\,
      Q => tickCounter_value(3),
      R => \tickCounter_value[3]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_Apb3Gpio is
  port (
    io_gpio_writeEnable : out STD_LOGIC_VECTOR ( 15 downto 0 );
    io_gpio_write : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \CRL_reg[16]_0\ : out STD_LOGIC;
    \CRL_reg[17]_0\ : out STD_LOGIC;
    \CRL_reg[18]_0\ : out STD_LOGIC;
    \CRL_reg[19]_0\ : out STD_LOGIC;
    \CRL_reg[20]_0\ : out STD_LOGIC;
    \CRL_reg[21]_0\ : out STD_LOGIC;
    \CRL_reg[22]_0\ : out STD_LOGIC;
    \CRL_reg[23]_0\ : out STD_LOGIC;
    \CRL_reg[24]_0\ : out STD_LOGIC;
    \CRL_reg[25]_0\ : out STD_LOGIC;
    \CRL_reg[26]_0\ : out STD_LOGIC;
    \CRL_reg[27]_0\ : out STD_LOGIC;
    \CRL_reg[28]_0\ : out STD_LOGIC;
    \CRL_reg[29]_0\ : out STD_LOGIC;
    \CRL_reg[30]_0\ : out STD_LOGIC;
    \CRL_reg[31]_0\ : out STD_LOGIC;
    \CRH_reg[0]_0\ : out STD_LOGIC;
    \CRH_reg[1]_0\ : out STD_LOGIC;
    \CRH_reg[2]_0\ : out STD_LOGIC;
    \CRH_reg[3]_0\ : out STD_LOGIC;
    \CRH_reg[4]_0\ : out STD_LOGIC;
    \CRH_reg[5]_0\ : out STD_LOGIC;
    \CRH_reg[6]_0\ : out STD_LOGIC;
    \CRH_reg[7]_0\ : out STD_LOGIC;
    \CRH_reg[8]_0\ : out STD_LOGIC;
    \CRH_reg[9]_0\ : out STD_LOGIC;
    \CRH_reg[10]_0\ : out STD_LOGIC;
    \CRH_reg[11]_0\ : out STD_LOGIC;
    \CRH_reg[12]_0\ : out STD_LOGIC;
    \CRH_reg[13]_0\ : out STD_LOGIC;
    \CRH_reg[14]_0\ : out STD_LOGIC;
    \CRH_reg[15]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    io_gpio_read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    io_ch : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \io_apb_PRDATA[31]_INST_0_i_1\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_27\ : in STD_LOGIC;
    io_apb_PADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    io_apb_PENABLE : in STD_LOGIC;
    io_apb_PWRITE : in STD_LOGIC;
    io_apb_decoder_io_output_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    \io_apb_PRDATA[15]_INST_0_i_27_0\ : in STD_LOGIC;
    io_apb_PWDATA : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end sys_Apb3Periph_0_0_Apb3Gpio;

architecture STRUCTURE of sys_Apb3Periph_0_0_Apb3Gpio is
  signal CRH0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \CRH[31]_i_1_n_0\ : STD_LOGIC;
  signal \CRH_reg_n_0_[0]\ : STD_LOGIC;
  signal \CRH_reg_n_0_[12]\ : STD_LOGIC;
  signal \CRH_reg_n_0_[13]\ : STD_LOGIC;
  signal \CRH_reg_n_0_[16]\ : STD_LOGIC;
  signal \CRH_reg_n_0_[17]\ : STD_LOGIC;
  signal \CRH_reg_n_0_[1]\ : STD_LOGIC;
  signal \CRH_reg_n_0_[20]\ : STD_LOGIC;
  signal \CRH_reg_n_0_[21]\ : STD_LOGIC;
  signal \CRH_reg_n_0_[24]\ : STD_LOGIC;
  signal \CRH_reg_n_0_[25]\ : STD_LOGIC;
  signal \CRH_reg_n_0_[28]\ : STD_LOGIC;
  signal \CRH_reg_n_0_[29]\ : STD_LOGIC;
  signal \CRH_reg_n_0_[4]\ : STD_LOGIC;
  signal \CRH_reg_n_0_[5]\ : STD_LOGIC;
  signal \CRH_reg_n_0_[8]\ : STD_LOGIC;
  signal \CRH_reg_n_0_[9]\ : STD_LOGIC;
  signal CRL0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \CRL[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \CRL_reg_n_0_[0]\ : STD_LOGIC;
  signal \CRL_reg_n_0_[12]\ : STD_LOGIC;
  signal \CRL_reg_n_0_[13]\ : STD_LOGIC;
  signal \CRL_reg_n_0_[16]\ : STD_LOGIC;
  signal \CRL_reg_n_0_[17]\ : STD_LOGIC;
  signal \CRL_reg_n_0_[1]\ : STD_LOGIC;
  signal \CRL_reg_n_0_[20]\ : STD_LOGIC;
  signal \CRL_reg_n_0_[21]\ : STD_LOGIC;
  signal \CRL_reg_n_0_[24]\ : STD_LOGIC;
  signal \CRL_reg_n_0_[25]\ : STD_LOGIC;
  signal \CRL_reg_n_0_[28]\ : STD_LOGIC;
  signal \CRL_reg_n_0_[29]\ : STD_LOGIC;
  signal \CRL_reg_n_0_[4]\ : STD_LOGIC;
  signal \CRL_reg_n_0_[5]\ : STD_LOGIC;
  signal \CRL_reg_n_0_[8]\ : STD_LOGIC;
  signal \CRL_reg_n_0_[9]\ : STD_LOGIC;
  signal LCKR0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LCKR[15]_i_1_n_0\ : STD_LOGIC;
  signal ODR : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ODR[15]_i_1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ctrl_doWrite__0\ : STD_LOGIC;
  signal gpioCfg_0_cnf : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gpioCfg_10_cnf : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gpioCfg_11_cnf : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gpioCfg_12_cnf : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gpioCfg_13_cnf : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gpioCfg_14_cnf : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gpioCfg_15_cnf : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gpioCfg_1_cnf : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gpioCfg_2_cnf : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gpioCfg_3_cnf : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gpioCfg_4_cnf : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gpioCfg_5_cnf : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gpioCfg_6_cnf : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gpioCfg_7_cnf : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gpioCfg_8_cnf : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gpioCfg_9_cnf : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal io_gpio_read_buffercc_io_dataOut : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CRH[10]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \CRH[11]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \CRH[13]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \CRH[14]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \CRH[15]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \CRH[17]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \CRH[18]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \CRH[19]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \CRH[1]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \CRH[21]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \CRH[22]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \CRH[23]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \CRH[25]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \CRH[26]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \CRH[27]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \CRH[29]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \CRH[2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \CRH[30]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \CRH[31]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \CRH[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \CRH[5]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \CRH[6]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \CRH[7]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \CRH[9]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \CRL[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \CRL[10]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \CRL[11]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \CRL[12]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \CRL[13]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \CRL[14]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \CRL[15]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \CRL[16]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \CRL[17]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \CRL[18]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \CRL[19]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \CRL[1]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \CRL[20]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \CRL[21]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \CRL[22]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \CRL[23]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \CRL[24]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \CRL[25]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \CRL[26]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \CRL[27]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \CRL[28]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \CRL[29]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \CRL[2]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \CRL[30]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \CRL[31]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \CRL[3]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \CRL[4]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \CRL[5]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \CRL[6]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \CRL[7]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \CRL[8]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \CRL[9]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \io_gpio_writeEnable[0]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \io_gpio_writeEnable[1]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \io_gpio_writeEnable[2]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \io_gpio_writeEnable[3]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \io_gpio_writeEnable[4]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \io_gpio_writeEnable[5]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \io_gpio_writeEnable[6]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \io_gpio_writeEnable[7]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \io_gpio_write[0]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \io_gpio_write[10]_INST_0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \io_gpio_write[11]_INST_0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \io_gpio_write[12]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \io_gpio_write[13]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \io_gpio_write[14]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \io_gpio_write[15]_INST_0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \io_gpio_write[1]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \io_gpio_write[2]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \io_gpio_write[3]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \io_gpio_write[4]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \io_gpio_write[5]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \io_gpio_write[6]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \io_gpio_write[7]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \io_gpio_write[8]_INST_0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \io_gpio_write[9]_INST_0\ : label is "soft_lutpair15";
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
\CRH[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRH_reg_n_0_[0]\,
      I1 => \^q\(8),
      I2 => io_apb_PWDATA(0),
      O => CRH0(0)
    );
\CRH[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_10_cnf(0),
      I1 => \^q\(10),
      I2 => io_apb_PWDATA(10),
      O => CRH0(10)
    );
\CRH[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_10_cnf(1),
      I1 => \^q\(10),
      I2 => io_apb_PWDATA(11),
      O => CRH0(11)
    );
\CRH[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRH_reg_n_0_[12]\,
      I1 => \^q\(11),
      I2 => io_apb_PWDATA(12),
      O => CRH0(12)
    );
\CRH[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRH_reg_n_0_[13]\,
      I1 => \^q\(11),
      I2 => io_apb_PWDATA(13),
      O => CRH0(13)
    );
\CRH[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_11_cnf(0),
      I1 => \^q\(11),
      I2 => io_apb_PWDATA(14),
      O => CRH0(14)
    );
\CRH[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_11_cnf(1),
      I1 => \^q\(11),
      I2 => io_apb_PWDATA(15),
      O => CRH0(15)
    );
\CRH[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRH_reg_n_0_[16]\,
      I1 => \^q\(12),
      I2 => io_apb_PWDATA(16),
      O => CRH0(16)
    );
\CRH[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRH_reg_n_0_[17]\,
      I1 => \^q\(12),
      I2 => io_apb_PWDATA(17),
      O => CRH0(17)
    );
\CRH[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_12_cnf(0),
      I1 => \^q\(12),
      I2 => io_apb_PWDATA(18),
      O => CRH0(18)
    );
\CRH[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_12_cnf(1),
      I1 => \^q\(12),
      I2 => io_apb_PWDATA(19),
      O => CRH0(19)
    );
\CRH[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRH_reg_n_0_[1]\,
      I1 => \^q\(8),
      I2 => io_apb_PWDATA(1),
      O => CRH0(1)
    );
\CRH[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRH_reg_n_0_[20]\,
      I1 => \^q\(13),
      I2 => io_apb_PWDATA(20),
      O => CRH0(20)
    );
\CRH[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRH_reg_n_0_[21]\,
      I1 => \^q\(13),
      I2 => io_apb_PWDATA(21),
      O => CRH0(21)
    );
\CRH[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_13_cnf(0),
      I1 => \^q\(13),
      I2 => io_apb_PWDATA(22),
      O => CRH0(22)
    );
\CRH[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_13_cnf(1),
      I1 => \^q\(13),
      I2 => io_apb_PWDATA(23),
      O => CRH0(23)
    );
\CRH[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRH_reg_n_0_[24]\,
      I1 => \^q\(14),
      I2 => io_apb_PWDATA(24),
      O => CRH0(24)
    );
\CRH[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRH_reg_n_0_[25]\,
      I1 => \^q\(14),
      I2 => io_apb_PWDATA(25),
      O => CRH0(25)
    );
\CRH[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_14_cnf(0),
      I1 => \^q\(14),
      I2 => io_apb_PWDATA(26),
      O => CRH0(26)
    );
\CRH[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_14_cnf(1),
      I1 => \^q\(14),
      I2 => io_apb_PWDATA(27),
      O => CRH0(27)
    );
\CRH[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRH_reg_n_0_[28]\,
      I1 => \^q\(15),
      I2 => io_apb_PWDATA(28),
      O => CRH0(28)
    );
\CRH[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRH_reg_n_0_[29]\,
      I1 => \^q\(15),
      I2 => io_apb_PWDATA(29),
      O => CRH0(29)
    );
\CRH[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_8_cnf(0),
      I1 => \^q\(8),
      I2 => io_apb_PWDATA(2),
      O => CRH0(2)
    );
\CRH[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_15_cnf(0),
      I1 => \^q\(15),
      I2 => io_apb_PWDATA(30),
      O => CRH0(30)
    );
\CRH[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => io_apb_PADDR(1),
      I1 => io_apb_PADDR(0),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PADDR(2),
      I5 => \ctrl_doWrite__0\,
      O => \CRH[31]_i_1_n_0\
    );
\CRH[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_15_cnf(1),
      I1 => \^q\(15),
      I2 => io_apb_PWDATA(31),
      O => CRH0(31)
    );
\CRH[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_8_cnf(1),
      I1 => \^q\(8),
      I2 => io_apb_PWDATA(3),
      O => CRH0(3)
    );
\CRH[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRH_reg_n_0_[4]\,
      I1 => \^q\(9),
      I2 => io_apb_PWDATA(4),
      O => CRH0(4)
    );
\CRH[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRH_reg_n_0_[5]\,
      I1 => \^q\(9),
      I2 => io_apb_PWDATA(5),
      O => CRH0(5)
    );
\CRH[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_9_cnf(0),
      I1 => \^q\(9),
      I2 => io_apb_PWDATA(6),
      O => CRH0(6)
    );
\CRH[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_9_cnf(1),
      I1 => \^q\(9),
      I2 => io_apb_PWDATA(7),
      O => CRH0(7)
    );
\CRH[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRH_reg_n_0_[8]\,
      I1 => \^q\(10),
      I2 => io_apb_PWDATA(8),
      O => CRH0(8)
    );
\CRH[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRH_reg_n_0_[9]\,
      I1 => \^q\(10),
      I2 => io_apb_PWDATA(9),
      O => CRH0(9)
    );
\CRH_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1_n_0\,
      CLR => reset,
      D => CRH0(0),
      Q => \CRH_reg_n_0_[0]\
    );
\CRH_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1_n_0\,
      CLR => reset,
      D => CRH0(10),
      Q => gpioCfg_10_cnf(0)
    );
\CRH_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1_n_0\,
      CLR => reset,
      D => CRH0(11),
      Q => gpioCfg_10_cnf(1)
    );
\CRH_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1_n_0\,
      CLR => reset,
      D => CRH0(12),
      Q => \CRH_reg_n_0_[12]\
    );
\CRH_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1_n_0\,
      CLR => reset,
      D => CRH0(13),
      Q => \CRH_reg_n_0_[13]\
    );
\CRH_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1_n_0\,
      CLR => reset,
      D => CRH0(14),
      Q => gpioCfg_11_cnf(0)
    );
\CRH_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1_n_0\,
      CLR => reset,
      D => CRH0(15),
      Q => gpioCfg_11_cnf(1)
    );
\CRH_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1_n_0\,
      CLR => reset,
      D => CRH0(16),
      Q => \CRH_reg_n_0_[16]\
    );
\CRH_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1_n_0\,
      CLR => reset,
      D => CRH0(17),
      Q => \CRH_reg_n_0_[17]\
    );
\CRH_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1_n_0\,
      CLR => reset,
      D => CRH0(18),
      Q => gpioCfg_12_cnf(0)
    );
\CRH_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1_n_0\,
      CLR => reset,
      D => CRH0(19),
      Q => gpioCfg_12_cnf(1)
    );
\CRH_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1_n_0\,
      CLR => reset,
      D => CRH0(1),
      Q => \CRH_reg_n_0_[1]\
    );
\CRH_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1_n_0\,
      CLR => reset,
      D => CRH0(20),
      Q => \CRH_reg_n_0_[20]\
    );
\CRH_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1_n_0\,
      CLR => reset,
      D => CRH0(21),
      Q => \CRH_reg_n_0_[21]\
    );
\CRH_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1_n_0\,
      CLR => reset,
      D => CRH0(22),
      Q => gpioCfg_13_cnf(0)
    );
\CRH_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1_n_0\,
      CLR => reset,
      D => CRH0(23),
      Q => gpioCfg_13_cnf(1)
    );
\CRH_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1_n_0\,
      CLR => reset,
      D => CRH0(24),
      Q => \CRH_reg_n_0_[24]\
    );
\CRH_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1_n_0\,
      CLR => reset,
      D => CRH0(25),
      Q => \CRH_reg_n_0_[25]\
    );
\CRH_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1_n_0\,
      CLR => reset,
      D => CRH0(26),
      Q => gpioCfg_14_cnf(0)
    );
\CRH_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1_n_0\,
      CLR => reset,
      D => CRH0(27),
      Q => gpioCfg_14_cnf(1)
    );
\CRH_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1_n_0\,
      CLR => reset,
      D => CRH0(28),
      Q => \CRH_reg_n_0_[28]\
    );
\CRH_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1_n_0\,
      CLR => reset,
      D => CRH0(29),
      Q => \CRH_reg_n_0_[29]\
    );
\CRH_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1_n_0\,
      CLR => reset,
      D => CRH0(2),
      Q => gpioCfg_8_cnf(0)
    );
\CRH_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1_n_0\,
      CLR => reset,
      D => CRH0(30),
      Q => gpioCfg_15_cnf(0)
    );
\CRH_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1_n_0\,
      CLR => reset,
      D => CRH0(31),
      Q => gpioCfg_15_cnf(1)
    );
\CRH_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1_n_0\,
      CLR => reset,
      D => CRH0(3),
      Q => gpioCfg_8_cnf(1)
    );
\CRH_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1_n_0\,
      CLR => reset,
      D => CRH0(4),
      Q => \CRH_reg_n_0_[4]\
    );
\CRH_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1_n_0\,
      CLR => reset,
      D => CRH0(5),
      Q => \CRH_reg_n_0_[5]\
    );
\CRH_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1_n_0\,
      CLR => reset,
      D => CRH0(6),
      Q => gpioCfg_9_cnf(0)
    );
\CRH_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1_n_0\,
      CLR => reset,
      D => CRH0(7),
      Q => gpioCfg_9_cnf(1)
    );
\CRH_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1_n_0\,
      CLR => reset,
      D => CRH0(8),
      Q => \CRH_reg_n_0_[8]\
    );
\CRH_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1_n_0\,
      CLR => reset,
      D => CRH0(9),
      Q => \CRH_reg_n_0_[9]\
    );
\CRL[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRL_reg_n_0_[0]\,
      I1 => \^q\(0),
      I2 => io_apb_PWDATA(0),
      O => CRL0(0)
    );
\CRL[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_2_cnf(0),
      I1 => \^q\(2),
      I2 => io_apb_PWDATA(10),
      O => CRL0(10)
    );
\CRL[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_2_cnf(1),
      I1 => \^q\(2),
      I2 => io_apb_PWDATA(11),
      O => CRL0(11)
    );
\CRL[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRL_reg_n_0_[12]\,
      I1 => \^q\(3),
      I2 => io_apb_PWDATA(12),
      O => CRL0(12)
    );
\CRL[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRL_reg_n_0_[13]\,
      I1 => \^q\(3),
      I2 => io_apb_PWDATA(13),
      O => CRL0(13)
    );
\CRL[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_3_cnf(0),
      I1 => \^q\(3),
      I2 => io_apb_PWDATA(14),
      O => CRL0(14)
    );
\CRL[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_3_cnf(1),
      I1 => \^q\(3),
      I2 => io_apb_PWDATA(15),
      O => CRL0(15)
    );
\CRL[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRL_reg_n_0_[16]\,
      I1 => \^q\(4),
      I2 => io_apb_PWDATA(16),
      O => CRL0(16)
    );
\CRL[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRL_reg_n_0_[17]\,
      I1 => \^q\(4),
      I2 => io_apb_PWDATA(17),
      O => CRL0(17)
    );
\CRL[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_4_cnf(0),
      I1 => \^q\(4),
      I2 => io_apb_PWDATA(18),
      O => CRL0(18)
    );
\CRL[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_4_cnf(1),
      I1 => \^q\(4),
      I2 => io_apb_PWDATA(19),
      O => CRL0(19)
    );
\CRL[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRL_reg_n_0_[1]\,
      I1 => \^q\(0),
      I2 => io_apb_PWDATA(1),
      O => CRL0(1)
    );
\CRL[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRL_reg_n_0_[20]\,
      I1 => \^q\(5),
      I2 => io_apb_PWDATA(20),
      O => CRL0(20)
    );
\CRL[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRL_reg_n_0_[21]\,
      I1 => \^q\(5),
      I2 => io_apb_PWDATA(21),
      O => CRL0(21)
    );
\CRL[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_5_cnf(0),
      I1 => \^q\(5),
      I2 => io_apb_PWDATA(22),
      O => CRL0(22)
    );
\CRL[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_5_cnf(1),
      I1 => \^q\(5),
      I2 => io_apb_PWDATA(23),
      O => CRL0(23)
    );
\CRL[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRL_reg_n_0_[24]\,
      I1 => \^q\(6),
      I2 => io_apb_PWDATA(24),
      O => CRL0(24)
    );
\CRL[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRL_reg_n_0_[25]\,
      I1 => \^q\(6),
      I2 => io_apb_PWDATA(25),
      O => CRL0(25)
    );
\CRL[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_6_cnf(0),
      I1 => \^q\(6),
      I2 => io_apb_PWDATA(26),
      O => CRL0(26)
    );
\CRL[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_6_cnf(1),
      I1 => \^q\(6),
      I2 => io_apb_PWDATA(27),
      O => CRL0(27)
    );
\CRL[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRL_reg_n_0_[28]\,
      I1 => \^q\(7),
      I2 => io_apb_PWDATA(28),
      O => CRL0(28)
    );
\CRL[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRL_reg_n_0_[29]\,
      I1 => \^q\(7),
      I2 => io_apb_PWDATA(29),
      O => CRL0(29)
    );
\CRL[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_0_cnf(0),
      I1 => \^q\(0),
      I2 => io_apb_PWDATA(2),
      O => CRL0(2)
    );
\CRL[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_7_cnf(0),
      I1 => \^q\(7),
      I2 => io_apb_PWDATA(30),
      O => CRL0(30)
    );
\CRL[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ctrl_doWrite__0\,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(1),
      I4 => io_apb_PADDR(4),
      I5 => io_apb_PADDR(0),
      O => \CRL[31]_i_1__0_n_0\
    );
\CRL[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_7_cnf(1),
      I1 => \^q\(7),
      I2 => io_apb_PWDATA(31),
      O => CRL0(31)
    );
\CRL[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_0_cnf(1),
      I1 => \^q\(0),
      I2 => io_apb_PWDATA(3),
      O => CRL0(3)
    );
\CRL[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRL_reg_n_0_[4]\,
      I1 => \^q\(1),
      I2 => io_apb_PWDATA(4),
      O => CRL0(4)
    );
\CRL[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRL_reg_n_0_[5]\,
      I1 => \^q\(1),
      I2 => io_apb_PWDATA(5),
      O => CRL0(5)
    );
\CRL[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_1_cnf(0),
      I1 => \^q\(1),
      I2 => io_apb_PWDATA(6),
      O => CRL0(6)
    );
\CRL[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_1_cnf(1),
      I1 => \^q\(1),
      I2 => io_apb_PWDATA(7),
      O => CRL0(7)
    );
\CRL[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRL_reg_n_0_[8]\,
      I1 => \^q\(2),
      I2 => io_apb_PWDATA(8),
      O => CRL0(8)
    );
\CRL[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRL_reg_n_0_[9]\,
      I1 => \^q\(2),
      I2 => io_apb_PWDATA(9),
      O => CRL0(9)
    );
\CRL_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRL0(0),
      Q => \CRL_reg_n_0_[0]\
    );
\CRL_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRL0(10),
      Q => gpioCfg_2_cnf(0)
    );
\CRL_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRL0(11),
      Q => gpioCfg_2_cnf(1)
    );
\CRL_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRL0(12),
      Q => \CRL_reg_n_0_[12]\
    );
\CRL_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRL0(13),
      Q => \CRL_reg_n_0_[13]\
    );
\CRL_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRL0(14),
      Q => gpioCfg_3_cnf(0)
    );
\CRL_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRL0(15),
      Q => gpioCfg_3_cnf(1)
    );
\CRL_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRL0(16),
      Q => \CRL_reg_n_0_[16]\
    );
\CRL_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRL0(17),
      Q => \CRL_reg_n_0_[17]\
    );
\CRL_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRL0(18),
      Q => gpioCfg_4_cnf(0)
    );
\CRL_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRL0(19),
      Q => gpioCfg_4_cnf(1)
    );
\CRL_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRL0(1),
      Q => \CRL_reg_n_0_[1]\
    );
\CRL_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRL0(20),
      Q => \CRL_reg_n_0_[20]\
    );
\CRL_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRL0(21),
      Q => \CRL_reg_n_0_[21]\
    );
\CRL_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRL0(22),
      Q => gpioCfg_5_cnf(0)
    );
\CRL_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRL0(23),
      Q => gpioCfg_5_cnf(1)
    );
\CRL_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRL0(24),
      Q => \CRL_reg_n_0_[24]\
    );
\CRL_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRL0(25),
      Q => \CRL_reg_n_0_[25]\
    );
\CRL_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRL0(26),
      Q => gpioCfg_6_cnf(0)
    );
\CRL_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRL0(27),
      Q => gpioCfg_6_cnf(1)
    );
\CRL_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRL0(28),
      Q => \CRL_reg_n_0_[28]\
    );
\CRL_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRL0(29),
      Q => \CRL_reg_n_0_[29]\
    );
\CRL_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRL0(2),
      Q => gpioCfg_0_cnf(0)
    );
\CRL_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRL0(30),
      Q => gpioCfg_7_cnf(0)
    );
\CRL_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRL0(31),
      Q => gpioCfg_7_cnf(1)
    );
\CRL_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRL0(3),
      Q => gpioCfg_0_cnf(1)
    );
\CRL_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRL0(4),
      Q => \CRL_reg_n_0_[4]\
    );
\CRL_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRL0(5),
      Q => \CRL_reg_n_0_[5]\
    );
\CRL_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRL0(6),
      Q => gpioCfg_1_cnf(0)
    );
\CRL_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRL0(7),
      Q => gpioCfg_1_cnf(1)
    );
\CRL_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRL0(8),
      Q => \CRL_reg_n_0_[8]\
    );
\CRL_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRL0(9),
      Q => \CRL_reg_n_0_[9]\
    );
\LCKR[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => io_apb_PWDATA(0),
      I1 => \^q\(0),
      O => LCKR0(0)
    );
\LCKR[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => io_apb_PWDATA(10),
      I1 => \^q\(10),
      O => LCKR0(10)
    );
\LCKR[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => io_apb_PWDATA(11),
      I1 => \^q\(11),
      O => LCKR0(11)
    );
\LCKR[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => io_apb_PWDATA(12),
      I1 => \^q\(12),
      O => LCKR0(12)
    );
\LCKR[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => io_apb_PWDATA(13),
      I1 => \^q\(13),
      O => LCKR0(13)
    );
\LCKR[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => io_apb_PWDATA(14),
      I1 => \^q\(14),
      O => LCKR0(14)
    );
\LCKR[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \ctrl_doWrite__0\,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(2),
      I4 => io_apb_PADDR(1),
      I5 => io_apb_PADDR(0),
      O => \LCKR[15]_i_1_n_0\
    );
\LCKR[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => io_apb_PWDATA(15),
      I1 => \^q\(15),
      O => LCKR0(15)
    );
\LCKR[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => io_apb_PENABLE,
      I1 => io_apb_PWRITE,
      I2 => io_apb_PADDR(5),
      I3 => io_apb_decoder_io_output_PSEL(0),
      O => \ctrl_doWrite__0\
    );
\LCKR[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => io_apb_PWDATA(1),
      I1 => \^q\(1),
      O => LCKR0(1)
    );
\LCKR[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => io_apb_PWDATA(2),
      I1 => \^q\(2),
      O => LCKR0(2)
    );
\LCKR[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => io_apb_PWDATA(3),
      I1 => \^q\(3),
      O => LCKR0(3)
    );
\LCKR[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => io_apb_PWDATA(4),
      I1 => \^q\(4),
      O => LCKR0(4)
    );
\LCKR[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => io_apb_PWDATA(5),
      I1 => \^q\(5),
      O => LCKR0(5)
    );
\LCKR[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => io_apb_PWDATA(6),
      I1 => \^q\(6),
      O => LCKR0(6)
    );
\LCKR[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => io_apb_PWDATA(7),
      I1 => \^q\(7),
      O => LCKR0(7)
    );
\LCKR[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => io_apb_PWDATA(8),
      I1 => \^q\(8),
      O => LCKR0(8)
    );
\LCKR[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => io_apb_PWDATA(9),
      I1 => \^q\(9),
      O => LCKR0(9)
    );
\LCKR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LCKR[15]_i_1_n_0\,
      CLR => reset,
      D => LCKR0(0),
      Q => \^q\(0)
    );
\LCKR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LCKR[15]_i_1_n_0\,
      CLR => reset,
      D => LCKR0(10),
      Q => \^q\(10)
    );
\LCKR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LCKR[15]_i_1_n_0\,
      CLR => reset,
      D => LCKR0(11),
      Q => \^q\(11)
    );
\LCKR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LCKR[15]_i_1_n_0\,
      CLR => reset,
      D => LCKR0(12),
      Q => \^q\(12)
    );
\LCKR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LCKR[15]_i_1_n_0\,
      CLR => reset,
      D => LCKR0(13),
      Q => \^q\(13)
    );
\LCKR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LCKR[15]_i_1_n_0\,
      CLR => reset,
      D => LCKR0(14),
      Q => \^q\(14)
    );
\LCKR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LCKR[15]_i_1_n_0\,
      CLR => reset,
      D => LCKR0(15),
      Q => \^q\(15)
    );
\LCKR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LCKR[15]_i_1_n_0\,
      CLR => reset,
      D => LCKR0(1),
      Q => \^q\(1)
    );
\LCKR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LCKR[15]_i_1_n_0\,
      CLR => reset,
      D => LCKR0(2),
      Q => \^q\(2)
    );
\LCKR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LCKR[15]_i_1_n_0\,
      CLR => reset,
      D => LCKR0(3),
      Q => \^q\(3)
    );
\LCKR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LCKR[15]_i_1_n_0\,
      CLR => reset,
      D => LCKR0(4),
      Q => \^q\(4)
    );
\LCKR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LCKR[15]_i_1_n_0\,
      CLR => reset,
      D => LCKR0(5),
      Q => \^q\(5)
    );
\LCKR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LCKR[15]_i_1_n_0\,
      CLR => reset,
      D => LCKR0(6),
      Q => \^q\(6)
    );
\LCKR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LCKR[15]_i_1_n_0\,
      CLR => reset,
      D => LCKR0(7),
      Q => \^q\(7)
    );
\LCKR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LCKR[15]_i_1_n_0\,
      CLR => reset,
      D => LCKR0(8),
      Q => \^q\(8)
    );
\LCKR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LCKR[15]_i_1_n_0\,
      CLR => reset,
      D => LCKR0(9),
      Q => \^q\(9)
    );
\ODR[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A4A4A0F4"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => p_1_in(0),
      I2 => io_apb_PWDATA(0),
      I3 => io_apb_PWDATA(16),
      I4 => io_apb_PADDR(2),
      O => ODR(0)
    );
\ODR[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A4A4A0F4"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => p_1_in(10),
      I2 => io_apb_PWDATA(10),
      I3 => io_apb_PWDATA(26),
      I4 => io_apb_PADDR(2),
      O => ODR(10)
    );
\ODR[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A4A4A0F4"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => p_1_in(11),
      I2 => io_apb_PWDATA(11),
      I3 => io_apb_PWDATA(27),
      I4 => io_apb_PADDR(2),
      O => ODR(11)
    );
\ODR[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A4A4A0F4"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => p_1_in(12),
      I2 => io_apb_PWDATA(12),
      I3 => io_apb_PWDATA(28),
      I4 => io_apb_PADDR(2),
      O => ODR(12)
    );
\ODR[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A4A4A0F4"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => p_1_in(13),
      I2 => io_apb_PWDATA(13),
      I3 => io_apb_PWDATA(29),
      I4 => io_apb_PADDR(2),
      O => ODR(13)
    );
\ODR[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A4A4A0F4"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => p_1_in(14),
      I2 => io_apb_PWDATA(14),
      I3 => io_apb_PWDATA(30),
      I4 => io_apb_PADDR(2),
      O => ODR(14)
    );
\ODR[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000010001000"
    )
        port map (
      I0 => io_apb_PADDR(1),
      I1 => io_apb_PADDR(0),
      I2 => \ctrl_doWrite__0\,
      I3 => io_apb_PADDR(4),
      I4 => io_apb_PADDR(2),
      I5 => io_apb_PADDR(3),
      O => \ODR[15]_i_1_n_0\
    );
\ODR[15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A4A4A0F4"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => p_1_in(15),
      I2 => io_apb_PWDATA(15),
      I3 => io_apb_PWDATA(31),
      I4 => io_apb_PADDR(2),
      O => ODR(15)
    );
\ODR[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A4A4A0F4"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => p_1_in(1),
      I2 => io_apb_PWDATA(1),
      I3 => io_apb_PWDATA(17),
      I4 => io_apb_PADDR(2),
      O => ODR(1)
    );
\ODR[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A4A4A0F4"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => p_1_in(2),
      I2 => io_apb_PWDATA(2),
      I3 => io_apb_PWDATA(18),
      I4 => io_apb_PADDR(2),
      O => ODR(2)
    );
\ODR[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A4A4A0F4"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => p_1_in(3),
      I2 => io_apb_PWDATA(3),
      I3 => io_apb_PWDATA(19),
      I4 => io_apb_PADDR(2),
      O => ODR(3)
    );
\ODR[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A4A4A0F4"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => p_1_in(4),
      I2 => io_apb_PWDATA(4),
      I3 => io_apb_PWDATA(20),
      I4 => io_apb_PADDR(2),
      O => ODR(4)
    );
\ODR[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A4A4A0F4"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => p_1_in(5),
      I2 => io_apb_PWDATA(5),
      I3 => io_apb_PWDATA(21),
      I4 => io_apb_PADDR(2),
      O => ODR(5)
    );
\ODR[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A4A4A0F4"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => p_1_in(6),
      I2 => io_apb_PWDATA(6),
      I3 => io_apb_PWDATA(22),
      I4 => io_apb_PADDR(2),
      O => ODR(6)
    );
\ODR[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A4A4A0F4"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => p_1_in(7),
      I2 => io_apb_PWDATA(7),
      I3 => io_apb_PWDATA(23),
      I4 => io_apb_PADDR(2),
      O => ODR(7)
    );
\ODR[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A4A4A0F4"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => p_1_in(8),
      I2 => io_apb_PWDATA(8),
      I3 => io_apb_PWDATA(24),
      I4 => io_apb_PADDR(2),
      O => ODR(8)
    );
\ODR[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A4A4A0F4"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => p_1_in(9),
      I2 => io_apb_PWDATA(9),
      I3 => io_apb_PWDATA(25),
      I4 => io_apb_PADDR(2),
      O => ODR(9)
    );
\ODR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ODR[15]_i_1_n_0\,
      CLR => reset,
      D => ODR(0),
      Q => p_1_in(0)
    );
\ODR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ODR[15]_i_1_n_0\,
      CLR => reset,
      D => ODR(10),
      Q => p_1_in(10)
    );
\ODR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ODR[15]_i_1_n_0\,
      CLR => reset,
      D => ODR(11),
      Q => p_1_in(11)
    );
\ODR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ODR[15]_i_1_n_0\,
      CLR => reset,
      D => ODR(12),
      Q => p_1_in(12)
    );
\ODR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ODR[15]_i_1_n_0\,
      CLR => reset,
      D => ODR(13),
      Q => p_1_in(13)
    );
\ODR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ODR[15]_i_1_n_0\,
      CLR => reset,
      D => ODR(14),
      Q => p_1_in(14)
    );
\ODR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ODR[15]_i_1_n_0\,
      CLR => reset,
      D => ODR(15),
      Q => p_1_in(15)
    );
\ODR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ODR[15]_i_1_n_0\,
      CLR => reset,
      D => ODR(1),
      Q => p_1_in(1)
    );
\ODR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ODR[15]_i_1_n_0\,
      CLR => reset,
      D => ODR(2),
      Q => p_1_in(2)
    );
\ODR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ODR[15]_i_1_n_0\,
      CLR => reset,
      D => ODR(3),
      Q => p_1_in(3)
    );
\ODR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ODR[15]_i_1_n_0\,
      CLR => reset,
      D => ODR(4),
      Q => p_1_in(4)
    );
\ODR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ODR[15]_i_1_n_0\,
      CLR => reset,
      D => ODR(5),
      Q => p_1_in(5)
    );
\ODR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ODR[15]_i_1_n_0\,
      CLR => reset,
      D => ODR(6),
      Q => p_1_in(6)
    );
\ODR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ODR[15]_i_1_n_0\,
      CLR => reset,
      D => ODR(7),
      Q => p_1_in(7)
    );
\ODR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ODR[15]_i_1_n_0\,
      CLR => reset,
      D => ODR(8),
      Q => p_1_in(8)
    );
\ODR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ODR[15]_i_1_n_0\,
      CLR => reset,
      D => ODR(9),
      Q => p_1_in(9)
    );
\io_apb_PRDATA[0]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \CRH_reg_n_0_[0]\,
      I1 => p_1_in(0),
      I2 => \io_apb_PRDATA[15]_INST_0_i_27_0\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_27\,
      I4 => \CRL_reg_n_0_[0]\,
      I5 => io_gpio_read_buffercc_io_dataOut(0),
      O => \CRH_reg[0]_0\
    );
\io_apb_PRDATA[10]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => gpioCfg_10_cnf(0),
      I1 => p_1_in(10),
      I2 => \io_apb_PRDATA[15]_INST_0_i_27_0\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_27\,
      I4 => gpioCfg_2_cnf(0),
      I5 => io_gpio_read_buffercc_io_dataOut(10),
      O => \CRH_reg[10]_0\
    );
\io_apb_PRDATA[11]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => gpioCfg_10_cnf(1),
      I1 => p_1_in(11),
      I2 => \io_apb_PRDATA[15]_INST_0_i_27_0\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_27\,
      I4 => gpioCfg_2_cnf(1),
      I5 => io_gpio_read_buffercc_io_dataOut(11),
      O => \CRH_reg[11]_0\
    );
\io_apb_PRDATA[12]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \CRH_reg_n_0_[12]\,
      I1 => p_1_in(12),
      I2 => \io_apb_PRDATA[15]_INST_0_i_27_0\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_27\,
      I4 => \CRL_reg_n_0_[12]\,
      I5 => io_gpio_read_buffercc_io_dataOut(12),
      O => \CRH_reg[12]_0\
    );
\io_apb_PRDATA[13]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \CRH_reg_n_0_[13]\,
      I1 => p_1_in(13),
      I2 => \io_apb_PRDATA[15]_INST_0_i_27_0\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_27\,
      I4 => \CRL_reg_n_0_[13]\,
      I5 => io_gpio_read_buffercc_io_dataOut(13),
      O => \CRH_reg[13]_0\
    );
\io_apb_PRDATA[14]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => gpioCfg_11_cnf(0),
      I1 => p_1_in(14),
      I2 => \io_apb_PRDATA[15]_INST_0_i_27_0\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_27\,
      I4 => gpioCfg_3_cnf(0),
      I5 => io_gpio_read_buffercc_io_dataOut(14),
      O => \CRH_reg[14]_0\
    );
\io_apb_PRDATA[15]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => gpioCfg_11_cnf(1),
      I1 => p_1_in(15),
      I2 => \io_apb_PRDATA[15]_INST_0_i_27_0\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_27\,
      I4 => gpioCfg_3_cnf(1),
      I5 => io_gpio_read_buffercc_io_dataOut(15),
      O => \CRH_reg[15]_0\
    );
\io_apb_PRDATA[16]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFBB"
    )
        port map (
      I0 => \io_apb_PRDATA[31]_INST_0_i_1\,
      I1 => \CRL_reg_n_0_[16]\,
      I2 => \CRH_reg_n_0_[16]\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_27\,
      O => \CRL_reg[16]_0\
    );
\io_apb_PRDATA[17]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFBB"
    )
        port map (
      I0 => \io_apb_PRDATA[31]_INST_0_i_1\,
      I1 => \CRL_reg_n_0_[17]\,
      I2 => \CRH_reg_n_0_[17]\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_27\,
      O => \CRL_reg[17]_0\
    );
\io_apb_PRDATA[18]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFBB"
    )
        port map (
      I0 => \io_apb_PRDATA[31]_INST_0_i_1\,
      I1 => gpioCfg_4_cnf(0),
      I2 => gpioCfg_12_cnf(0),
      I3 => \io_apb_PRDATA[15]_INST_0_i_27\,
      O => \CRL_reg[18]_0\
    );
\io_apb_PRDATA[19]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFBB"
    )
        port map (
      I0 => \io_apb_PRDATA[31]_INST_0_i_1\,
      I1 => gpioCfg_4_cnf(1),
      I2 => gpioCfg_12_cnf(1),
      I3 => \io_apb_PRDATA[15]_INST_0_i_27\,
      O => \CRL_reg[19]_0\
    );
\io_apb_PRDATA[1]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \CRH_reg_n_0_[1]\,
      I1 => p_1_in(1),
      I2 => \io_apb_PRDATA[15]_INST_0_i_27_0\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_27\,
      I4 => \CRL_reg_n_0_[1]\,
      I5 => io_gpio_read_buffercc_io_dataOut(1),
      O => \CRH_reg[1]_0\
    );
\io_apb_PRDATA[20]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFBB"
    )
        port map (
      I0 => \io_apb_PRDATA[31]_INST_0_i_1\,
      I1 => \CRL_reg_n_0_[20]\,
      I2 => \CRH_reg_n_0_[20]\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_27\,
      O => \CRL_reg[20]_0\
    );
\io_apb_PRDATA[21]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFBB"
    )
        port map (
      I0 => \io_apb_PRDATA[31]_INST_0_i_1\,
      I1 => \CRL_reg_n_0_[21]\,
      I2 => \CRH_reg_n_0_[21]\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_27\,
      O => \CRL_reg[21]_0\
    );
\io_apb_PRDATA[22]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFBB"
    )
        port map (
      I0 => \io_apb_PRDATA[31]_INST_0_i_1\,
      I1 => gpioCfg_5_cnf(0),
      I2 => gpioCfg_13_cnf(0),
      I3 => \io_apb_PRDATA[15]_INST_0_i_27\,
      O => \CRL_reg[22]_0\
    );
\io_apb_PRDATA[23]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFBB"
    )
        port map (
      I0 => \io_apb_PRDATA[31]_INST_0_i_1\,
      I1 => gpioCfg_5_cnf(1),
      I2 => gpioCfg_13_cnf(1),
      I3 => \io_apb_PRDATA[15]_INST_0_i_27\,
      O => \CRL_reg[23]_0\
    );
\io_apb_PRDATA[24]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFBB"
    )
        port map (
      I0 => \io_apb_PRDATA[31]_INST_0_i_1\,
      I1 => \CRL_reg_n_0_[24]\,
      I2 => \CRH_reg_n_0_[24]\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_27\,
      O => \CRL_reg[24]_0\
    );
\io_apb_PRDATA[25]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFBB"
    )
        port map (
      I0 => \io_apb_PRDATA[31]_INST_0_i_1\,
      I1 => \CRL_reg_n_0_[25]\,
      I2 => \CRH_reg_n_0_[25]\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_27\,
      O => \CRL_reg[25]_0\
    );
\io_apb_PRDATA[26]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFBB"
    )
        port map (
      I0 => \io_apb_PRDATA[31]_INST_0_i_1\,
      I1 => gpioCfg_6_cnf(0),
      I2 => gpioCfg_14_cnf(0),
      I3 => \io_apb_PRDATA[15]_INST_0_i_27\,
      O => \CRL_reg[26]_0\
    );
\io_apb_PRDATA[27]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFBB"
    )
        port map (
      I0 => \io_apb_PRDATA[31]_INST_0_i_1\,
      I1 => gpioCfg_6_cnf(1),
      I2 => gpioCfg_14_cnf(1),
      I3 => \io_apb_PRDATA[15]_INST_0_i_27\,
      O => \CRL_reg[27]_0\
    );
\io_apb_PRDATA[28]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFBB"
    )
        port map (
      I0 => \io_apb_PRDATA[31]_INST_0_i_1\,
      I1 => \CRL_reg_n_0_[28]\,
      I2 => \CRH_reg_n_0_[28]\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_27\,
      O => \CRL_reg[28]_0\
    );
\io_apb_PRDATA[29]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFBB"
    )
        port map (
      I0 => \io_apb_PRDATA[31]_INST_0_i_1\,
      I1 => \CRL_reg_n_0_[29]\,
      I2 => \CRH_reg_n_0_[29]\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_27\,
      O => \CRL_reg[29]_0\
    );
\io_apb_PRDATA[2]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => gpioCfg_8_cnf(0),
      I1 => p_1_in(2),
      I2 => \io_apb_PRDATA[15]_INST_0_i_27_0\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_27\,
      I4 => gpioCfg_0_cnf(0),
      I5 => io_gpio_read_buffercc_io_dataOut(2),
      O => \CRH_reg[2]_0\
    );
\io_apb_PRDATA[30]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFBB"
    )
        port map (
      I0 => \io_apb_PRDATA[31]_INST_0_i_1\,
      I1 => gpioCfg_7_cnf(0),
      I2 => gpioCfg_15_cnf(0),
      I3 => \io_apb_PRDATA[15]_INST_0_i_27\,
      O => \CRL_reg[30]_0\
    );
\io_apb_PRDATA[31]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFBB"
    )
        port map (
      I0 => \io_apb_PRDATA[31]_INST_0_i_1\,
      I1 => gpioCfg_7_cnf(1),
      I2 => gpioCfg_15_cnf(1),
      I3 => \io_apb_PRDATA[15]_INST_0_i_27\,
      O => \CRL_reg[31]_0\
    );
\io_apb_PRDATA[3]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => gpioCfg_8_cnf(1),
      I1 => p_1_in(3),
      I2 => \io_apb_PRDATA[15]_INST_0_i_27_0\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_27\,
      I4 => gpioCfg_0_cnf(1),
      I5 => io_gpio_read_buffercc_io_dataOut(3),
      O => \CRH_reg[3]_0\
    );
\io_apb_PRDATA[4]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \CRH_reg_n_0_[4]\,
      I1 => p_1_in(4),
      I2 => \io_apb_PRDATA[15]_INST_0_i_27_0\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_27\,
      I4 => \CRL_reg_n_0_[4]\,
      I5 => io_gpio_read_buffercc_io_dataOut(4),
      O => \CRH_reg[4]_0\
    );
\io_apb_PRDATA[5]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \CRH_reg_n_0_[5]\,
      I1 => p_1_in(5),
      I2 => \io_apb_PRDATA[15]_INST_0_i_27_0\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_27\,
      I4 => \CRL_reg_n_0_[5]\,
      I5 => io_gpio_read_buffercc_io_dataOut(5),
      O => \CRH_reg[5]_0\
    );
\io_apb_PRDATA[6]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => gpioCfg_9_cnf(0),
      I1 => p_1_in(6),
      I2 => \io_apb_PRDATA[15]_INST_0_i_27_0\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_27\,
      I4 => gpioCfg_1_cnf(0),
      I5 => io_gpio_read_buffercc_io_dataOut(6),
      O => \CRH_reg[6]_0\
    );
\io_apb_PRDATA[7]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => gpioCfg_9_cnf(1),
      I1 => p_1_in(7),
      I2 => \io_apb_PRDATA[15]_INST_0_i_27_0\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_27\,
      I4 => gpioCfg_1_cnf(1),
      I5 => io_gpio_read_buffercc_io_dataOut(7),
      O => \CRH_reg[7]_0\
    );
\io_apb_PRDATA[8]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \CRH_reg_n_0_[8]\,
      I1 => p_1_in(8),
      I2 => \io_apb_PRDATA[15]_INST_0_i_27_0\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_27\,
      I4 => \CRL_reg_n_0_[8]\,
      I5 => io_gpio_read_buffercc_io_dataOut(8),
      O => \CRH_reg[8]_0\
    );
\io_apb_PRDATA[9]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \CRH_reg_n_0_[9]\,
      I1 => p_1_in(9),
      I2 => \io_apb_PRDATA[15]_INST_0_i_27_0\,
      I3 => \io_apb_PRDATA[15]_INST_0_i_27\,
      I4 => \CRL_reg_n_0_[9]\,
      I5 => io_gpio_read_buffercc_io_dataOut(9),
      O => \CRH_reg[9]_0\
    );
io_gpio_read_buffercc: entity work.\sys_Apb3Periph_0_0_BufferCC__1\
     port map (
      clk => clk,
      io_dataIn(15 downto 0) => io_gpio_read(15 downto 0),
      io_dataOut(15 downto 0) => io_gpio_read_buffercc_io_dataOut(15 downto 0),
      reset => reset
    );
\io_gpio_writeEnable[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE0EEEEE"
    )
        port map (
      I0 => \CRL_reg_n_0_[0]\,
      I1 => \CRL_reg_n_0_[1]\,
      I2 => gpioCfg_0_cnf(0),
      I3 => gpioCfg_0_cnf(1),
      I4 => p_1_in(0),
      O => io_gpio_writeEnable(0)
    );
\io_gpio_writeEnable[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF47FF47FF0000"
    )
        port map (
      I0 => io_ch(2),
      I1 => gpioCfg_10_cnf(1),
      I2 => p_1_in(10),
      I3 => gpioCfg_10_cnf(0),
      I4 => \CRH_reg_n_0_[8]\,
      I5 => \CRH_reg_n_0_[9]\,
      O => io_gpio_writeEnable(10)
    );
\io_gpio_writeEnable[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF47FF47FF0000"
    )
        port map (
      I0 => io_ch(3),
      I1 => gpioCfg_11_cnf(1),
      I2 => p_1_in(11),
      I3 => gpioCfg_11_cnf(0),
      I4 => \CRH_reg_n_0_[12]\,
      I5 => \CRH_reg_n_0_[13]\,
      O => io_gpio_writeEnable(11)
    );
\io_gpio_writeEnable[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF47FF47FF0000"
    )
        port map (
      I0 => io_ch(4),
      I1 => gpioCfg_12_cnf(1),
      I2 => p_1_in(12),
      I3 => gpioCfg_12_cnf(0),
      I4 => \CRH_reg_n_0_[16]\,
      I5 => \CRH_reg_n_0_[17]\,
      O => io_gpio_writeEnable(12)
    );
\io_gpio_writeEnable[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF47FF47FF0000"
    )
        port map (
      I0 => io_ch(5),
      I1 => gpioCfg_13_cnf(1),
      I2 => p_1_in(13),
      I3 => gpioCfg_13_cnf(0),
      I4 => \CRH_reg_n_0_[20]\,
      I5 => \CRH_reg_n_0_[21]\,
      O => io_gpio_writeEnable(13)
    );
\io_gpio_writeEnable[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF47FF47FF0000"
    )
        port map (
      I0 => io_ch(6),
      I1 => gpioCfg_14_cnf(1),
      I2 => p_1_in(14),
      I3 => gpioCfg_14_cnf(0),
      I4 => \CRH_reg_n_0_[24]\,
      I5 => \CRH_reg_n_0_[25]\,
      O => io_gpio_writeEnable(14)
    );
\io_gpio_writeEnable[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF47FF47FF0000"
    )
        port map (
      I0 => io_ch(7),
      I1 => gpioCfg_15_cnf(1),
      I2 => p_1_in(15),
      I3 => gpioCfg_15_cnf(0),
      I4 => \CRH_reg_n_0_[28]\,
      I5 => \CRH_reg_n_0_[29]\,
      O => io_gpio_writeEnable(15)
    );
\io_gpio_writeEnable[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE0EEEEE"
    )
        port map (
      I0 => \CRL_reg_n_0_[4]\,
      I1 => \CRL_reg_n_0_[5]\,
      I2 => gpioCfg_1_cnf(0),
      I3 => gpioCfg_1_cnf(1),
      I4 => p_1_in(1),
      O => io_gpio_writeEnable(1)
    );
\io_gpio_writeEnable[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE0EEEEE"
    )
        port map (
      I0 => \CRL_reg_n_0_[8]\,
      I1 => \CRL_reg_n_0_[9]\,
      I2 => gpioCfg_2_cnf(0),
      I3 => gpioCfg_2_cnf(1),
      I4 => p_1_in(2),
      O => io_gpio_writeEnable(2)
    );
\io_gpio_writeEnable[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE0EEEEE"
    )
        port map (
      I0 => \CRL_reg_n_0_[12]\,
      I1 => \CRL_reg_n_0_[13]\,
      I2 => gpioCfg_3_cnf(0),
      I3 => gpioCfg_3_cnf(1),
      I4 => p_1_in(3),
      O => io_gpio_writeEnable(3)
    );
\io_gpio_writeEnable[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE0EEEEE"
    )
        port map (
      I0 => \CRL_reg_n_0_[16]\,
      I1 => \CRL_reg_n_0_[17]\,
      I2 => gpioCfg_4_cnf(0),
      I3 => gpioCfg_4_cnf(1),
      I4 => p_1_in(4),
      O => io_gpio_writeEnable(4)
    );
\io_gpio_writeEnable[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE0EEEEE"
    )
        port map (
      I0 => \CRL_reg_n_0_[20]\,
      I1 => \CRL_reg_n_0_[21]\,
      I2 => gpioCfg_5_cnf(0),
      I3 => gpioCfg_5_cnf(1),
      I4 => p_1_in(5),
      O => io_gpio_writeEnable(5)
    );
\io_gpio_writeEnable[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE0EEEEE"
    )
        port map (
      I0 => \CRL_reg_n_0_[24]\,
      I1 => \CRL_reg_n_0_[25]\,
      I2 => gpioCfg_6_cnf(0),
      I3 => gpioCfg_6_cnf(1),
      I4 => p_1_in(6),
      O => io_gpio_writeEnable(6)
    );
\io_gpio_writeEnable[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE0EEEEE"
    )
        port map (
      I0 => \CRL_reg_n_0_[28]\,
      I1 => \CRL_reg_n_0_[29]\,
      I2 => gpioCfg_7_cnf(0),
      I3 => gpioCfg_7_cnf(1),
      I4 => p_1_in(7),
      O => io_gpio_writeEnable(7)
    );
\io_gpio_writeEnable[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF47FF47FF0000"
    )
        port map (
      I0 => io_ch(0),
      I1 => gpioCfg_8_cnf(1),
      I2 => p_1_in(8),
      I3 => gpioCfg_8_cnf(0),
      I4 => \CRH_reg_n_0_[0]\,
      I5 => \CRH_reg_n_0_[1]\,
      O => io_gpio_writeEnable(8)
    );
\io_gpio_writeEnable[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF47FF47FF0000"
    )
        port map (
      I0 => io_ch(1),
      I1 => gpioCfg_9_cnf(1),
      I2 => p_1_in(9),
      I3 => gpioCfg_9_cnf(0),
      I4 => \CRH_reg_n_0_[4]\,
      I5 => \CRH_reg_n_0_[5]\,
      O => io_gpio_writeEnable(9)
    );
\io_gpio_write[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in(0),
      I1 => gpioCfg_0_cnf(1),
      O => io_gpio_write(0)
    );
\io_gpio_write[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => io_ch(2),
      I1 => gpioCfg_10_cnf(1),
      I2 => p_1_in(10),
      O => io_gpio_write(10)
    );
\io_gpio_write[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => io_ch(3),
      I1 => gpioCfg_11_cnf(1),
      I2 => p_1_in(11),
      O => io_gpio_write(11)
    );
\io_gpio_write[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => io_ch(4),
      I1 => gpioCfg_12_cnf(1),
      I2 => p_1_in(12),
      O => io_gpio_write(12)
    );
\io_gpio_write[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => io_ch(5),
      I1 => gpioCfg_13_cnf(1),
      I2 => p_1_in(13),
      O => io_gpio_write(13)
    );
\io_gpio_write[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => io_ch(6),
      I1 => gpioCfg_14_cnf(1),
      I2 => p_1_in(14),
      O => io_gpio_write(14)
    );
\io_gpio_write[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => io_ch(7),
      I1 => gpioCfg_15_cnf(1),
      I2 => p_1_in(15),
      O => io_gpio_write(15)
    );
\io_gpio_write[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in(1),
      I1 => gpioCfg_1_cnf(1),
      O => io_gpio_write(1)
    );
\io_gpio_write[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in(2),
      I1 => gpioCfg_2_cnf(1),
      O => io_gpio_write(2)
    );
\io_gpio_write[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in(3),
      I1 => gpioCfg_3_cnf(1),
      O => io_gpio_write(3)
    );
\io_gpio_write[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in(4),
      I1 => gpioCfg_4_cnf(1),
      O => io_gpio_write(4)
    );
\io_gpio_write[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in(5),
      I1 => gpioCfg_5_cnf(1),
      O => io_gpio_write(5)
    );
\io_gpio_write[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in(6),
      I1 => gpioCfg_6_cnf(1),
      O => io_gpio_write(6)
    );
\io_gpio_write[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in(7),
      I1 => gpioCfg_7_cnf(1),
      O => io_gpio_write(7)
    );
\io_gpio_write[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => io_ch(0),
      I1 => gpioCfg_8_cnf(1),
      I2 => p_1_in(8),
      O => io_gpio_write(8)
    );
\io_gpio_write[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => io_ch(1),
      I1 => gpioCfg_9_cnf(1),
      I2 => p_1_in(9),
      O => io_gpio_write(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_Apb3Gpio_21 is
  port (
    io_gpio_write : out STD_LOGIC_VECTOR ( 9 downto 0 );
    io_gpio_writeEnable : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ODR_reg[13]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \CRH_reg[0]_0\ : out STD_LOGIC;
    \CRH_reg[1]_0\ : out STD_LOGIC;
    \CRH_reg[2]_0\ : out STD_LOGIC;
    \CRH_reg[3]_0\ : out STD_LOGIC;
    \CRH_reg[4]_0\ : out STD_LOGIC;
    \CRH_reg[5]_0\ : out STD_LOGIC;
    \CRH_reg[6]_0\ : out STD_LOGIC;
    \CRH_reg[7]_0\ : out STD_LOGIC;
    \CRH_reg[8]_0\ : out STD_LOGIC;
    \CRH_reg[9]_0\ : out STD_LOGIC;
    \CRH_reg[10]_0\ : out STD_LOGIC;
    \CRH_reg[11]_0\ : out STD_LOGIC;
    \CRH_reg[12]_0\ : out STD_LOGIC;
    \CRH_reg[13]_0\ : out STD_LOGIC;
    \CRH_reg[14]_0\ : out STD_LOGIC;
    \CRH_reg[15]_0\ : out STD_LOGIC;
    io_apb_decoder_io_output_PSEL : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LCKR_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \CRL_reg[27]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \CRL_reg[16]_0\ : out STD_LOGIC;
    \CRL_reg[17]_0\ : out STD_LOGIC;
    \CRL_reg[18]_0\ : out STD_LOGIC;
    \CRL_reg[19]_0\ : out STD_LOGIC;
    \CRL_reg[20]_0\ : out STD_LOGIC;
    \CRL_reg[21]_0\ : out STD_LOGIC;
    \CRL_reg[22]_0\ : out STD_LOGIC;
    \CRL_reg[23]_0\ : out STD_LOGIC;
    \CRL_reg[24]_0\ : out STD_LOGIC;
    \CRL_reg[25]_0\ : out STD_LOGIC;
    \CRL_reg[26]_0\ : out STD_LOGIC;
    \CRL_reg[27]_1\ : out STD_LOGIC;
    \CRL_reg[28]_0\ : out STD_LOGIC;
    \CRL_reg[29]_0\ : out STD_LOGIC;
    \CRL_reg[30]_0\ : out STD_LOGIC;
    \CRL_reg[31]_0\ : out STD_LOGIC;
    io_gpio_read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    spiCtrl_io_spis_1_mosi : in STD_LOGIC;
    \io_gpio_writeEnable[29]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    spiCtrl_io_spis_0_sclk : in STD_LOGIC;
    spiCtrl_io_spis_0_mosi : in STD_LOGIC;
    i2cCtrl_io_i2cs_1_scl : in STD_LOGIC;
    i2cCtrl_io_i2cs_0_scl : in STD_LOGIC;
    uartCtrl_io_uarts_1_txd : in STD_LOGIC;
    uartCtrl_io_uarts_0_txd : in STD_LOGIC;
    io_apb_PADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \io_apb_PRDATA[15]_INST_0_i_27\ : in STD_LOGIC;
    \io_apb_PRDATA[16]\ : in STD_LOGIC;
    io_apb_PENABLE : in STD_LOGIC;
    io_apb_PWRITE : in STD_LOGIC;
    io_apb_PWDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    io_apb_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    \io_apb_PRDATA[16]_0\ : in STD_LOGIC;
    \io_apb_PRDATA[16]_1\ : in STD_LOGIC;
    \io_apb_PRDATA[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \io_apb_PRDATA[17]\ : in STD_LOGIC;
    \io_apb_PRDATA[18]\ : in STD_LOGIC;
    \io_apb_PRDATA[19]\ : in STD_LOGIC;
    \io_apb_PRDATA[20]\ : in STD_LOGIC;
    \io_apb_PRDATA[21]\ : in STD_LOGIC;
    \io_apb_PRDATA[22]\ : in STD_LOGIC;
    \io_apb_PRDATA[23]\ : in STD_LOGIC;
    \io_apb_PRDATA[24]\ : in STD_LOGIC;
    \io_apb_PRDATA[25]\ : in STD_LOGIC;
    \io_apb_PRDATA[26]\ : in STD_LOGIC;
    \io_apb_PRDATA[27]\ : in STD_LOGIC;
    \io_apb_PRDATA[28]\ : in STD_LOGIC;
    \io_apb_PRDATA[29]\ : in STD_LOGIC;
    \io_apb_PRDATA[30]\ : in STD_LOGIC;
    \io_apb_PRDATA[31]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_Apb3Periph_0_0_Apb3Gpio_21 : entity is "Apb3Gpio";
end sys_Apb3Periph_0_0_Apb3Gpio_21;

architecture STRUCTURE of sys_Apb3Periph_0_0_Apb3Gpio_21 is
  signal CRH0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \CRH[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \CRH_reg_n_0_[0]\ : STD_LOGIC;
  signal \CRH_reg_n_0_[12]\ : STD_LOGIC;
  signal \CRH_reg_n_0_[13]\ : STD_LOGIC;
  signal \CRH_reg_n_0_[16]\ : STD_LOGIC;
  signal \CRH_reg_n_0_[17]\ : STD_LOGIC;
  signal \CRH_reg_n_0_[1]\ : STD_LOGIC;
  signal \CRH_reg_n_0_[20]\ : STD_LOGIC;
  signal \CRH_reg_n_0_[21]\ : STD_LOGIC;
  signal \CRH_reg_n_0_[24]\ : STD_LOGIC;
  signal \CRH_reg_n_0_[25]\ : STD_LOGIC;
  signal \CRH_reg_n_0_[28]\ : STD_LOGIC;
  signal \CRH_reg_n_0_[29]\ : STD_LOGIC;
  signal \CRH_reg_n_0_[4]\ : STD_LOGIC;
  signal \CRH_reg_n_0_[5]\ : STD_LOGIC;
  signal \CRH_reg_n_0_[8]\ : STD_LOGIC;
  signal \CRH_reg_n_0_[9]\ : STD_LOGIC;
  signal CRL0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \CRL[31]_i_1_n_0\ : STD_LOGIC;
  signal \^crl_reg[27]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \CRL_reg_n_0_[0]\ : STD_LOGIC;
  signal \CRL_reg_n_0_[12]\ : STD_LOGIC;
  signal \CRL_reg_n_0_[13]\ : STD_LOGIC;
  signal \CRL_reg_n_0_[16]\ : STD_LOGIC;
  signal \CRL_reg_n_0_[17]\ : STD_LOGIC;
  signal \CRL_reg_n_0_[1]\ : STD_LOGIC;
  signal \CRL_reg_n_0_[20]\ : STD_LOGIC;
  signal \CRL_reg_n_0_[21]\ : STD_LOGIC;
  signal \CRL_reg_n_0_[24]\ : STD_LOGIC;
  signal \CRL_reg_n_0_[25]\ : STD_LOGIC;
  signal \CRL_reg_n_0_[28]\ : STD_LOGIC;
  signal \CRL_reg_n_0_[29]\ : STD_LOGIC;
  signal \CRL_reg_n_0_[4]\ : STD_LOGIC;
  signal \CRL_reg_n_0_[5]\ : STD_LOGIC;
  signal \CRL_reg_n_0_[8]\ : STD_LOGIC;
  signal \CRL_reg_n_0_[9]\ : STD_LOGIC;
  signal LCKR0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LCKR[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \^lckr_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ODR : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ODR[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \^odr_reg[13]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ctrl_doWrite__0\ : STD_LOGIC;
  signal gpioCfg_0_cnf : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gpioCfg_10_cnf : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gpioCfg_11_cnf : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gpioCfg_12_cnf : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gpioCfg_13_cnf : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gpioCfg_14_cnf : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gpioCfg_15_cnf : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gpioCfg_1_cnf : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gpioCfg_2_cnf : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gpioCfg_3_cnf : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gpioCfg_4_cnf : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gpioCfg_5_cnf : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gpioCfg_6_cnf : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gpioCfg_7_cnf : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gpioCfg_8_cnf : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gpioCfg_9_cnf : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^io_apb_decoder_io_output_psel\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal io_gpio_read_buffercc_io_dataOut : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CRH[0]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \CRH[10]_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \CRH[11]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \CRH[12]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \CRH[13]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \CRH[14]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \CRH[15]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \CRH[16]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \CRH[17]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \CRH[18]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \CRH[19]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \CRH[1]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \CRH[20]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \CRH[21]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \CRH[22]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \CRH[23]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \CRH[25]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \CRH[26]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \CRH[27]_i_1__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \CRH[28]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \CRH[29]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \CRH[2]_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \CRH[30]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \CRH[31]_i_2__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \CRH[3]_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \CRH[4]_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \CRH[5]_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \CRH[6]_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \CRH[7]_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \CRH[9]_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \CRL[10]_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \CRL[11]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \CRL[12]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \CRL[13]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \CRL[14]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \CRL[15]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \CRL[16]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \CRL[17]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \CRL[18]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \CRL[19]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \CRL[1]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \CRL[20]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \CRL[21]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \CRL[22]_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \CRL[23]_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \CRL[24]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \CRL[25]_i_1__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \CRL[26]_i_1__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \CRL[27]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \CRL[28]_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \CRL[29]_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \CRL[2]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \CRL[30]_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \CRL[31]_i_2__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \CRL[3]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \CRL[4]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \CRL[5]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \CRL[6]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \CRL[7]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \CRL[9]_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \io_gpio_writeEnable[17]_INST_0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \io_gpio_writeEnable[19]_INST_0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \io_gpio_writeEnable[27]_INST_0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \io_gpio_writeEnable[31]_INST_0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \io_gpio_write[16]_INST_0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \io_gpio_write[17]_INST_0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \io_gpio_write[18]_INST_0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \io_gpio_write[19]_INST_0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \io_gpio_write[26]_INST_0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \io_gpio_write[27]_INST_0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \io_gpio_write[30]_INST_0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \io_gpio_write[31]_INST_0\ : label is "soft_lutpair45";
begin
  \CRL_reg[27]_0\(1 downto 0) <= \^crl_reg[27]_0\(1 downto 0);
  \LCKR_reg[15]_0\(15 downto 0) <= \^lckr_reg[15]_0\(15 downto 0);
  \ODR_reg[13]_0\(5 downto 0) <= \^odr_reg[13]_0\(5 downto 0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  io_apb_decoder_io_output_PSEL(0) <= \^io_apb_decoder_io_output_psel\(0);
\CRH[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRH_reg_n_0_[0]\,
      I1 => \^lckr_reg[15]_0\(8),
      I2 => io_apb_PWDATA(0),
      O => CRH0(0)
    );
\CRH[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_10_cnf(0),
      I1 => \^lckr_reg[15]_0\(10),
      I2 => io_apb_PWDATA(10),
      O => CRH0(10)
    );
\CRH[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_10_cnf(1),
      I1 => \^lckr_reg[15]_0\(10),
      I2 => io_apb_PWDATA(11),
      O => CRH0(11)
    );
\CRH[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRH_reg_n_0_[12]\,
      I1 => \^lckr_reg[15]_0\(11),
      I2 => io_apb_PWDATA(12),
      O => CRH0(12)
    );
\CRH[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRH_reg_n_0_[13]\,
      I1 => \^lckr_reg[15]_0\(11),
      I2 => io_apb_PWDATA(13),
      O => CRH0(13)
    );
\CRH[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_11_cnf(0),
      I1 => \^lckr_reg[15]_0\(11),
      I2 => io_apb_PWDATA(14),
      O => CRH0(14)
    );
\CRH[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_11_cnf(1),
      I1 => \^lckr_reg[15]_0\(11),
      I2 => io_apb_PWDATA(15),
      O => CRH0(15)
    );
\CRH[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRH_reg_n_0_[16]\,
      I1 => \^lckr_reg[15]_0\(12),
      I2 => io_apb_PWDATA(16),
      O => CRH0(16)
    );
\CRH[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRH_reg_n_0_[17]\,
      I1 => \^lckr_reg[15]_0\(12),
      I2 => io_apb_PWDATA(17),
      O => CRH0(17)
    );
\CRH[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_12_cnf(0),
      I1 => \^lckr_reg[15]_0\(12),
      I2 => io_apb_PWDATA(18),
      O => CRH0(18)
    );
\CRH[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^lckr_reg[15]_0\(12),
      I2 => io_apb_PWDATA(19),
      O => CRH0(19)
    );
\CRH[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRH_reg_n_0_[1]\,
      I1 => \^lckr_reg[15]_0\(8),
      I2 => io_apb_PWDATA(1),
      O => CRH0(1)
    );
\CRH[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRH_reg_n_0_[20]\,
      I1 => \^lckr_reg[15]_0\(13),
      I2 => io_apb_PWDATA(20),
      O => CRH0(20)
    );
\CRH[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRH_reg_n_0_[21]\,
      I1 => \^lckr_reg[15]_0\(13),
      I2 => io_apb_PWDATA(21),
      O => CRH0(21)
    );
\CRH[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_13_cnf(0),
      I1 => \^lckr_reg[15]_0\(13),
      I2 => io_apb_PWDATA(22),
      O => CRH0(22)
    );
\CRH[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^lckr_reg[15]_0\(13),
      I2 => io_apb_PWDATA(23),
      O => CRH0(23)
    );
\CRH[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRH_reg_n_0_[24]\,
      I1 => \^lckr_reg[15]_0\(14),
      I2 => io_apb_PWDATA(24),
      O => CRH0(24)
    );
\CRH[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRH_reg_n_0_[25]\,
      I1 => \^lckr_reg[15]_0\(14),
      I2 => io_apb_PWDATA(25),
      O => CRH0(25)
    );
\CRH[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_14_cnf(0),
      I1 => \^lckr_reg[15]_0\(14),
      I2 => io_apb_PWDATA(26),
      O => CRH0(26)
    );
\CRH[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_14_cnf(1),
      I1 => \^lckr_reg[15]_0\(14),
      I2 => io_apb_PWDATA(27),
      O => CRH0(27)
    );
\CRH[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRH_reg_n_0_[28]\,
      I1 => \^lckr_reg[15]_0\(15),
      I2 => io_apb_PWDATA(28),
      O => CRH0(28)
    );
\CRH[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRH_reg_n_0_[29]\,
      I1 => \^lckr_reg[15]_0\(15),
      I2 => io_apb_PWDATA(29),
      O => CRH0(29)
    );
\CRH[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_8_cnf(0),
      I1 => \^lckr_reg[15]_0\(8),
      I2 => io_apb_PWDATA(2),
      O => CRH0(2)
    );
\CRH[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_15_cnf(0),
      I1 => \^lckr_reg[15]_0\(15),
      I2 => io_apb_PWDATA(30),
      O => CRH0(30)
    );
\CRH[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => io_apb_PADDR(1),
      I1 => io_apb_PADDR(0),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PADDR(2),
      I5 => \ctrl_doWrite__0\,
      O => \CRH[31]_i_1__0_n_0\
    );
\CRH[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_15_cnf(1),
      I1 => \^lckr_reg[15]_0\(15),
      I2 => io_apb_PWDATA(31),
      O => CRH0(31)
    );
\CRH[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^lckr_reg[15]_0\(8),
      I2 => io_apb_PWDATA(3),
      O => CRH0(3)
    );
\CRH[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRH_reg_n_0_[4]\,
      I1 => \^lckr_reg[15]_0\(9),
      I2 => io_apb_PWDATA(4),
      O => CRH0(4)
    );
\CRH[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRH_reg_n_0_[5]\,
      I1 => \^lckr_reg[15]_0\(9),
      I2 => io_apb_PWDATA(5),
      O => CRH0(5)
    );
\CRH[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_9_cnf(0),
      I1 => \^lckr_reg[15]_0\(9),
      I2 => io_apb_PWDATA(6),
      O => CRH0(6)
    );
\CRH[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^lckr_reg[15]_0\(9),
      I2 => io_apb_PWDATA(7),
      O => CRH0(7)
    );
\CRH[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRH_reg_n_0_[8]\,
      I1 => \^lckr_reg[15]_0\(10),
      I2 => io_apb_PWDATA(8),
      O => CRH0(8)
    );
\CRH[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRH_reg_n_0_[9]\,
      I1 => \^lckr_reg[15]_0\(10),
      I2 => io_apb_PWDATA(9),
      O => CRH0(9)
    );
\CRH_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRH0(0),
      Q => \CRH_reg_n_0_[0]\
    );
\CRH_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRH0(10),
      Q => gpioCfg_10_cnf(0)
    );
\CRH_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRH0(11),
      Q => gpioCfg_10_cnf(1)
    );
\CRH_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRH0(12),
      Q => \CRH_reg_n_0_[12]\
    );
\CRH_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRH0(13),
      Q => \CRH_reg_n_0_[13]\
    );
\CRH_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRH0(14),
      Q => gpioCfg_11_cnf(0)
    );
\CRH_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRH0(15),
      Q => gpioCfg_11_cnf(1)
    );
\CRH_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRH0(16),
      Q => \CRH_reg_n_0_[16]\
    );
\CRH_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRH0(17),
      Q => \CRH_reg_n_0_[17]\
    );
\CRH_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRH0(18),
      Q => gpioCfg_12_cnf(0)
    );
\CRH_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRH0(19),
      Q => \^q\(2)
    );
\CRH_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRH0(1),
      Q => \CRH_reg_n_0_[1]\
    );
\CRH_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRH0(20),
      Q => \CRH_reg_n_0_[20]\
    );
\CRH_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRH0(21),
      Q => \CRH_reg_n_0_[21]\
    );
\CRH_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRH0(22),
      Q => gpioCfg_13_cnf(0)
    );
\CRH_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRH0(23),
      Q => \^q\(3)
    );
\CRH_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRH0(24),
      Q => \CRH_reg_n_0_[24]\
    );
\CRH_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRH0(25),
      Q => \CRH_reg_n_0_[25]\
    );
\CRH_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRH0(26),
      Q => gpioCfg_14_cnf(0)
    );
\CRH_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRH0(27),
      Q => gpioCfg_14_cnf(1)
    );
\CRH_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRH0(28),
      Q => \CRH_reg_n_0_[28]\
    );
\CRH_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRH0(29),
      Q => \CRH_reg_n_0_[29]\
    );
\CRH_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRH0(2),
      Q => gpioCfg_8_cnf(0)
    );
\CRH_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRH0(30),
      Q => gpioCfg_15_cnf(0)
    );
\CRH_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRH0(31),
      Q => gpioCfg_15_cnf(1)
    );
\CRH_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRH0(3),
      Q => \^q\(0)
    );
\CRH_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRH0(4),
      Q => \CRH_reg_n_0_[4]\
    );
\CRH_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRH0(5),
      Q => \CRH_reg_n_0_[5]\
    );
\CRH_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRH0(6),
      Q => gpioCfg_9_cnf(0)
    );
\CRH_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRH0(7),
      Q => \^q\(1)
    );
\CRH_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRH0(8),
      Q => \CRH_reg_n_0_[8]\
    );
\CRH_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRH[31]_i_1__0_n_0\,
      CLR => reset,
      D => CRH0(9),
      Q => \CRH_reg_n_0_[9]\
    );
\CRL[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRL_reg_n_0_[0]\,
      I1 => \^lckr_reg[15]_0\(0),
      I2 => io_apb_PWDATA(0),
      O => CRL0(0)
    );
\CRL[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_2_cnf(0),
      I1 => \^lckr_reg[15]_0\(2),
      I2 => io_apb_PWDATA(10),
      O => CRL0(10)
    );
\CRL[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_2_cnf(1),
      I1 => \^lckr_reg[15]_0\(2),
      I2 => io_apb_PWDATA(11),
      O => CRL0(11)
    );
\CRL[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRL_reg_n_0_[12]\,
      I1 => \^lckr_reg[15]_0\(3),
      I2 => io_apb_PWDATA(12),
      O => CRL0(12)
    );
\CRL[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRL_reg_n_0_[13]\,
      I1 => \^lckr_reg[15]_0\(3),
      I2 => io_apb_PWDATA(13),
      O => CRL0(13)
    );
\CRL[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_3_cnf(0),
      I1 => \^lckr_reg[15]_0\(3),
      I2 => io_apb_PWDATA(14),
      O => CRL0(14)
    );
\CRL[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_3_cnf(1),
      I1 => \^lckr_reg[15]_0\(3),
      I2 => io_apb_PWDATA(15),
      O => CRL0(15)
    );
\CRL[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRL_reg_n_0_[16]\,
      I1 => \^lckr_reg[15]_0\(4),
      I2 => io_apb_PWDATA(16),
      O => CRL0(16)
    );
\CRL[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRL_reg_n_0_[17]\,
      I1 => \^lckr_reg[15]_0\(4),
      I2 => io_apb_PWDATA(17),
      O => CRL0(17)
    );
\CRL[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_4_cnf(0),
      I1 => \^lckr_reg[15]_0\(4),
      I2 => io_apb_PWDATA(18),
      O => CRL0(18)
    );
\CRL[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^crl_reg[27]_0\(0),
      I1 => \^lckr_reg[15]_0\(4),
      I2 => io_apb_PWDATA(19),
      O => CRL0(19)
    );
\CRL[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRL_reg_n_0_[1]\,
      I1 => \^lckr_reg[15]_0\(0),
      I2 => io_apb_PWDATA(1),
      O => CRL0(1)
    );
\CRL[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRL_reg_n_0_[20]\,
      I1 => \^lckr_reg[15]_0\(5),
      I2 => io_apb_PWDATA(20),
      O => CRL0(20)
    );
\CRL[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRL_reg_n_0_[21]\,
      I1 => \^lckr_reg[15]_0\(5),
      I2 => io_apb_PWDATA(21),
      O => CRL0(21)
    );
\CRL[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_5_cnf(0),
      I1 => \^lckr_reg[15]_0\(5),
      I2 => io_apb_PWDATA(22),
      O => CRL0(22)
    );
\CRL[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_5_cnf(1),
      I1 => \^lckr_reg[15]_0\(5),
      I2 => io_apb_PWDATA(23),
      O => CRL0(23)
    );
\CRL[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRL_reg_n_0_[24]\,
      I1 => \^lckr_reg[15]_0\(6),
      I2 => io_apb_PWDATA(24),
      O => CRL0(24)
    );
\CRL[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRL_reg_n_0_[25]\,
      I1 => \^lckr_reg[15]_0\(6),
      I2 => io_apb_PWDATA(25),
      O => CRL0(25)
    );
\CRL[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_6_cnf(0),
      I1 => \^lckr_reg[15]_0\(6),
      I2 => io_apb_PWDATA(26),
      O => CRL0(26)
    );
\CRL[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^crl_reg[27]_0\(1),
      I1 => \^lckr_reg[15]_0\(6),
      I2 => io_apb_PWDATA(27),
      O => CRL0(27)
    );
\CRL[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRL_reg_n_0_[28]\,
      I1 => \^lckr_reg[15]_0\(7),
      I2 => io_apb_PWDATA(28),
      O => CRL0(28)
    );
\CRL[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRL_reg_n_0_[29]\,
      I1 => \^lckr_reg[15]_0\(7),
      I2 => io_apb_PWDATA(29),
      O => CRL0(29)
    );
\CRL[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_0_cnf(0),
      I1 => \^lckr_reg[15]_0\(0),
      I2 => io_apb_PWDATA(2),
      O => CRL0(2)
    );
\CRL[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_7_cnf(0),
      I1 => \^lckr_reg[15]_0\(7),
      I2 => io_apb_PWDATA(30),
      O => CRL0(30)
    );
\CRL[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => io_apb_PADDR(4),
      I2 => io_apb_PADDR(1),
      I3 => io_apb_PADDR(2),
      I4 => io_apb_PADDR(3),
      I5 => \ctrl_doWrite__0\,
      O => \CRL[31]_i_1_n_0\
    );
\CRL[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_7_cnf(1),
      I1 => \^lckr_reg[15]_0\(7),
      I2 => io_apb_PWDATA(31),
      O => CRL0(31)
    );
\CRL[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_0_cnf(1),
      I1 => \^lckr_reg[15]_0\(0),
      I2 => io_apb_PWDATA(3),
      O => CRL0(3)
    );
\CRL[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRL_reg_n_0_[4]\,
      I1 => \^lckr_reg[15]_0\(1),
      I2 => io_apb_PWDATA(4),
      O => CRL0(4)
    );
\CRL[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRL_reg_n_0_[5]\,
      I1 => \^lckr_reg[15]_0\(1),
      I2 => io_apb_PWDATA(5),
      O => CRL0(5)
    );
\CRL[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_1_cnf(0),
      I1 => \^lckr_reg[15]_0\(1),
      I2 => io_apb_PWDATA(6),
      O => CRL0(6)
    );
\CRL[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gpioCfg_1_cnf(1),
      I1 => \^lckr_reg[15]_0\(1),
      I2 => io_apb_PWDATA(7),
      O => CRL0(7)
    );
\CRL[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRL_reg_n_0_[8]\,
      I1 => \^lckr_reg[15]_0\(2),
      I2 => io_apb_PWDATA(8),
      O => CRL0(8)
    );
\CRL[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CRL_reg_n_0_[9]\,
      I1 => \^lckr_reg[15]_0\(2),
      I2 => io_apb_PWDATA(9),
      O => CRL0(9)
    );
\CRL_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1_n_0\,
      CLR => reset,
      D => CRL0(0),
      Q => \CRL_reg_n_0_[0]\
    );
\CRL_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1_n_0\,
      CLR => reset,
      D => CRL0(10),
      Q => gpioCfg_2_cnf(0)
    );
\CRL_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1_n_0\,
      CLR => reset,
      D => CRL0(11),
      Q => gpioCfg_2_cnf(1)
    );
\CRL_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1_n_0\,
      CLR => reset,
      D => CRL0(12),
      Q => \CRL_reg_n_0_[12]\
    );
\CRL_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1_n_0\,
      CLR => reset,
      D => CRL0(13),
      Q => \CRL_reg_n_0_[13]\
    );
\CRL_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1_n_0\,
      CLR => reset,
      D => CRL0(14),
      Q => gpioCfg_3_cnf(0)
    );
\CRL_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1_n_0\,
      CLR => reset,
      D => CRL0(15),
      Q => gpioCfg_3_cnf(1)
    );
\CRL_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1_n_0\,
      CLR => reset,
      D => CRL0(16),
      Q => \CRL_reg_n_0_[16]\
    );
\CRL_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1_n_0\,
      CLR => reset,
      D => CRL0(17),
      Q => \CRL_reg_n_0_[17]\
    );
\CRL_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1_n_0\,
      CLR => reset,
      D => CRL0(18),
      Q => gpioCfg_4_cnf(0)
    );
\CRL_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1_n_0\,
      CLR => reset,
      D => CRL0(19),
      Q => \^crl_reg[27]_0\(0)
    );
\CRL_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1_n_0\,
      CLR => reset,
      D => CRL0(1),
      Q => \CRL_reg_n_0_[1]\
    );
\CRL_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1_n_0\,
      CLR => reset,
      D => CRL0(20),
      Q => \CRL_reg_n_0_[20]\
    );
\CRL_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1_n_0\,
      CLR => reset,
      D => CRL0(21),
      Q => \CRL_reg_n_0_[21]\
    );
\CRL_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1_n_0\,
      CLR => reset,
      D => CRL0(22),
      Q => gpioCfg_5_cnf(0)
    );
\CRL_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1_n_0\,
      CLR => reset,
      D => CRL0(23),
      Q => gpioCfg_5_cnf(1)
    );
\CRL_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1_n_0\,
      CLR => reset,
      D => CRL0(24),
      Q => \CRL_reg_n_0_[24]\
    );
\CRL_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1_n_0\,
      CLR => reset,
      D => CRL0(25),
      Q => \CRL_reg_n_0_[25]\
    );
\CRL_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1_n_0\,
      CLR => reset,
      D => CRL0(26),
      Q => gpioCfg_6_cnf(0)
    );
\CRL_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1_n_0\,
      CLR => reset,
      D => CRL0(27),
      Q => \^crl_reg[27]_0\(1)
    );
\CRL_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1_n_0\,
      CLR => reset,
      D => CRL0(28),
      Q => \CRL_reg_n_0_[28]\
    );
\CRL_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1_n_0\,
      CLR => reset,
      D => CRL0(29),
      Q => \CRL_reg_n_0_[29]\
    );
\CRL_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1_n_0\,
      CLR => reset,
      D => CRL0(2),
      Q => gpioCfg_0_cnf(0)
    );
\CRL_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1_n_0\,
      CLR => reset,
      D => CRL0(30),
      Q => gpioCfg_7_cnf(0)
    );
\CRL_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1_n_0\,
      CLR => reset,
      D => CRL0(31),
      Q => gpioCfg_7_cnf(1)
    );
\CRL_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1_n_0\,
      CLR => reset,
      D => CRL0(3),
      Q => gpioCfg_0_cnf(1)
    );
\CRL_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1_n_0\,
      CLR => reset,
      D => CRL0(4),
      Q => \CRL_reg_n_0_[4]\
    );
\CRL_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1_n_0\,
      CLR => reset,
      D => CRL0(5),
      Q => \CRL_reg_n_0_[5]\
    );
\CRL_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1_n_0\,
      CLR => reset,
      D => CRL0(6),
      Q => gpioCfg_1_cnf(0)
    );
\CRL_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1_n_0\,
      CLR => reset,
      D => CRL0(7),
      Q => gpioCfg_1_cnf(1)
    );
\CRL_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1_n_0\,
      CLR => reset,
      D => CRL0(8),
      Q => \CRL_reg_n_0_[8]\
    );
\CRL_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CRL[31]_i_1_n_0\,
      CLR => reset,
      D => CRL0(9),
      Q => \CRL_reg_n_0_[9]\
    );
\LCKR[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => io_apb_PWDATA(0),
      I1 => \^lckr_reg[15]_0\(0),
      O => LCKR0(0)
    );
\LCKR[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => io_apb_PWDATA(10),
      I1 => \^lckr_reg[15]_0\(10),
      O => LCKR0(10)
    );
\LCKR[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => io_apb_PWDATA(11),
      I1 => \^lckr_reg[15]_0\(11),
      O => LCKR0(11)
    );
\LCKR[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => io_apb_PWDATA(12),
      I1 => \^lckr_reg[15]_0\(12),
      O => LCKR0(12)
    );
\LCKR[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => io_apb_PWDATA(13),
      I1 => \^lckr_reg[15]_0\(13),
      O => LCKR0(13)
    );
\LCKR[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => io_apb_PWDATA(14),
      I1 => \^lckr_reg[15]_0\(14),
      O => LCKR0(14)
    );
\LCKR[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => io_apb_PADDR(1),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PADDR(4),
      I5 => \ctrl_doWrite__0\,
      O => \LCKR[15]_i_1__0_n_0\
    );
\LCKR[15]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => io_apb_PWDATA(15),
      I1 => \^lckr_reg[15]_0\(15),
      O => LCKR0(15)
    );
\LCKR[15]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => io_apb_PENABLE,
      I1 => io_apb_PWRITE,
      I2 => \^io_apb_decoder_io_output_psel\(0),
      I3 => io_apb_PADDR(5),
      O => \ctrl_doWrite__0\
    );
\LCKR[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => io_apb_PADDR(7),
      I1 => io_apb_PADDR(6),
      I2 => io_apb_PADDR(8),
      I3 => io_apb_PADDR(9),
      I4 => io_apb_PSEL(0),
      O => \^io_apb_decoder_io_output_psel\(0)
    );
\LCKR[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => io_apb_PWDATA(1),
      I1 => \^lckr_reg[15]_0\(1),
      O => LCKR0(1)
    );
\LCKR[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => io_apb_PWDATA(2),
      I1 => \^lckr_reg[15]_0\(2),
      O => LCKR0(2)
    );
\LCKR[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => io_apb_PWDATA(3),
      I1 => \^lckr_reg[15]_0\(3),
      O => LCKR0(3)
    );
\LCKR[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => io_apb_PWDATA(4),
      I1 => \^lckr_reg[15]_0\(4),
      O => LCKR0(4)
    );
\LCKR[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => io_apb_PWDATA(5),
      I1 => \^lckr_reg[15]_0\(5),
      O => LCKR0(5)
    );
\LCKR[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => io_apb_PWDATA(6),
      I1 => \^lckr_reg[15]_0\(6),
      O => LCKR0(6)
    );
\LCKR[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => io_apb_PWDATA(7),
      I1 => \^lckr_reg[15]_0\(7),
      O => LCKR0(7)
    );
\LCKR[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => io_apb_PWDATA(8),
      I1 => \^lckr_reg[15]_0\(8),
      O => LCKR0(8)
    );
\LCKR[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => io_apb_PWDATA(9),
      I1 => \^lckr_reg[15]_0\(9),
      O => LCKR0(9)
    );
\LCKR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LCKR[15]_i_1__0_n_0\,
      CLR => reset,
      D => LCKR0(0),
      Q => \^lckr_reg[15]_0\(0)
    );
\LCKR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LCKR[15]_i_1__0_n_0\,
      CLR => reset,
      D => LCKR0(10),
      Q => \^lckr_reg[15]_0\(10)
    );
\LCKR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LCKR[15]_i_1__0_n_0\,
      CLR => reset,
      D => LCKR0(11),
      Q => \^lckr_reg[15]_0\(11)
    );
\LCKR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LCKR[15]_i_1__0_n_0\,
      CLR => reset,
      D => LCKR0(12),
      Q => \^lckr_reg[15]_0\(12)
    );
\LCKR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LCKR[15]_i_1__0_n_0\,
      CLR => reset,
      D => LCKR0(13),
      Q => \^lckr_reg[15]_0\(13)
    );
\LCKR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LCKR[15]_i_1__0_n_0\,
      CLR => reset,
      D => LCKR0(14),
      Q => \^lckr_reg[15]_0\(14)
    );
\LCKR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LCKR[15]_i_1__0_n_0\,
      CLR => reset,
      D => LCKR0(15),
      Q => \^lckr_reg[15]_0\(15)
    );
\LCKR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LCKR[15]_i_1__0_n_0\,
      CLR => reset,
      D => LCKR0(1),
      Q => \^lckr_reg[15]_0\(1)
    );
\LCKR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LCKR[15]_i_1__0_n_0\,
      CLR => reset,
      D => LCKR0(2),
      Q => \^lckr_reg[15]_0\(2)
    );
\LCKR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LCKR[15]_i_1__0_n_0\,
      CLR => reset,
      D => LCKR0(3),
      Q => \^lckr_reg[15]_0\(3)
    );
\LCKR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LCKR[15]_i_1__0_n_0\,
      CLR => reset,
      D => LCKR0(4),
      Q => \^lckr_reg[15]_0\(4)
    );
\LCKR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LCKR[15]_i_1__0_n_0\,
      CLR => reset,
      D => LCKR0(5),
      Q => \^lckr_reg[15]_0\(5)
    );
\LCKR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LCKR[15]_i_1__0_n_0\,
      CLR => reset,
      D => LCKR0(6),
      Q => \^lckr_reg[15]_0\(6)
    );
\LCKR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LCKR[15]_i_1__0_n_0\,
      CLR => reset,
      D => LCKR0(7),
      Q => \^lckr_reg[15]_0\(7)
    );
\LCKR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LCKR[15]_i_1__0_n_0\,
      CLR => reset,
      D => LCKR0(8),
      Q => \^lckr_reg[15]_0\(8)
    );
\LCKR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \LCKR[15]_i_1__0_n_0\,
      CLR => reset,
      D => LCKR0(9),
      Q => \^lckr_reg[15]_0\(9)
    );
\ODR[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A4A4A0F4"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => p_1_in(0),
      I2 => io_apb_PWDATA(0),
      I3 => io_apb_PWDATA(16),
      I4 => io_apb_PADDR(2),
      O => ODR(0)
    );
\ODR[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A4A4A0F4"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => p_1_in(10),
      I2 => io_apb_PWDATA(10),
      I3 => io_apb_PWDATA(26),
      I4 => io_apb_PADDR(2),
      O => ODR(10)
    );
\ODR[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A4A4A0F4"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => p_1_in(11),
      I2 => io_apb_PWDATA(11),
      I3 => io_apb_PWDATA(27),
      I4 => io_apb_PADDR(2),
      O => ODR(11)
    );
\ODR[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A4A4A0F4"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => \^odr_reg[13]_0\(4),
      I2 => io_apb_PWDATA(12),
      I3 => io_apb_PWDATA(28),
      I4 => io_apb_PADDR(2),
      O => ODR(12)
    );
\ODR[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A4A4A0F4"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => \^odr_reg[13]_0\(5),
      I2 => io_apb_PWDATA(13),
      I3 => io_apb_PWDATA(29),
      I4 => io_apb_PADDR(2),
      O => ODR(13)
    );
\ODR[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A4A4A0F4"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => p_1_in(14),
      I2 => io_apb_PWDATA(14),
      I3 => io_apb_PWDATA(30),
      I4 => io_apb_PADDR(2),
      O => ODR(14)
    );
\ODR[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000010001000"
    )
        port map (
      I0 => io_apb_PADDR(1),
      I1 => io_apb_PADDR(0),
      I2 => \ctrl_doWrite__0\,
      I3 => io_apb_PADDR(4),
      I4 => io_apb_PADDR(2),
      I5 => io_apb_PADDR(3),
      O => \ODR[15]_i_1__0_n_0\
    );
\ODR[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A4A4A0F4"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => p_1_in(15),
      I2 => io_apb_PWDATA(15),
      I3 => io_apb_PWDATA(31),
      I4 => io_apb_PADDR(2),
      O => ODR(15)
    );
\ODR[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A4A4A0F4"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => p_1_in(1),
      I2 => io_apb_PWDATA(1),
      I3 => io_apb_PWDATA(17),
      I4 => io_apb_PADDR(2),
      O => ODR(1)
    );
\ODR[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A4A4A0F4"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => p_1_in(2),
      I2 => io_apb_PWDATA(2),
      I3 => io_apb_PWDATA(18),
      I4 => io_apb_PADDR(2),
      O => ODR(2)
    );
\ODR[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A4A4A0F4"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => p_1_in(3),
      I2 => io_apb_PWDATA(3),
      I3 => io_apb_PWDATA(19),
      I4 => io_apb_PADDR(2),
      O => ODR(3)
    );
\ODR[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A4A4A0F4"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => \^odr_reg[13]_0\(0),
      I2 => io_apb_PWDATA(4),
      I3 => io_apb_PWDATA(20),
      I4 => io_apb_PADDR(2),
      O => ODR(4)
    );
\ODR[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A4A4A0F4"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => p_1_in(5),
      I2 => io_apb_PWDATA(5),
      I3 => io_apb_PWDATA(21),
      I4 => io_apb_PADDR(2),
      O => ODR(5)
    );
\ODR[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A4A4A0F4"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => \^odr_reg[13]_0\(1),
      I2 => io_apb_PWDATA(6),
      I3 => io_apb_PWDATA(22),
      I4 => io_apb_PADDR(2),
      O => ODR(6)
    );
\ODR[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A4A4A0F4"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => p_1_in(7),
      I2 => io_apb_PWDATA(7),
      I3 => io_apb_PWDATA(23),
      I4 => io_apb_PADDR(2),
      O => ODR(7)
    );
\ODR[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A4A4A0F4"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => \^odr_reg[13]_0\(2),
      I2 => io_apb_PWDATA(8),
      I3 => io_apb_PWDATA(24),
      I4 => io_apb_PADDR(2),
      O => ODR(8)
    );
\ODR[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A4A4A0F4"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => \^odr_reg[13]_0\(3),
      I2 => io_apb_PWDATA(9),
      I3 => io_apb_PWDATA(25),
      I4 => io_apb_PADDR(2),
      O => ODR(9)
    );
\ODR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ODR[15]_i_1__0_n_0\,
      CLR => reset,
      D => ODR(0),
      Q => p_1_in(0)
    );
\ODR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ODR[15]_i_1__0_n_0\,
      CLR => reset,
      D => ODR(10),
      Q => p_1_in(10)
    );
\ODR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ODR[15]_i_1__0_n_0\,
      CLR => reset,
      D => ODR(11),
      Q => p_1_in(11)
    );
\ODR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ODR[15]_i_1__0_n_0\,
      CLR => reset,
      D => ODR(12),
      Q => \^odr_reg[13]_0\(4)
    );
\ODR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ODR[15]_i_1__0_n_0\,
      CLR => reset,
      D => ODR(13),
      Q => \^odr_reg[13]_0\(5)
    );
\ODR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ODR[15]_i_1__0_n_0\,
      CLR => reset,
      D => ODR(14),
      Q => p_1_in(14)
    );
\ODR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ODR[15]_i_1__0_n_0\,
      CLR => reset,
      D => ODR(15),
      Q => p_1_in(15)
    );
\ODR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ODR[15]_i_1__0_n_0\,
      CLR => reset,
      D => ODR(1),
      Q => p_1_in(1)
    );
\ODR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ODR[15]_i_1__0_n_0\,
      CLR => reset,
      D => ODR(2),
      Q => p_1_in(2)
    );
\ODR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ODR[15]_i_1__0_n_0\,
      CLR => reset,
      D => ODR(3),
      Q => p_1_in(3)
    );
\ODR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ODR[15]_i_1__0_n_0\,
      CLR => reset,
      D => ODR(4),
      Q => \^odr_reg[13]_0\(0)
    );
\ODR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ODR[15]_i_1__0_n_0\,
      CLR => reset,
      D => ODR(5),
      Q => p_1_in(5)
    );
\ODR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ODR[15]_i_1__0_n_0\,
      CLR => reset,
      D => ODR(6),
      Q => \^odr_reg[13]_0\(1)
    );
\ODR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ODR[15]_i_1__0_n_0\,
      CLR => reset,
      D => ODR(7),
      Q => p_1_in(7)
    );
\ODR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ODR[15]_i_1__0_n_0\,
      CLR => reset,
      D => ODR(8),
      Q => \^odr_reg[13]_0\(2)
    );
\ODR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \ODR[15]_i_1__0_n_0\,
      CLR => reset,
      D => ODR(9),
      Q => \^odr_reg[13]_0\(3)
    );
\io_apb_PRDATA[0]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \CRH_reg_n_0_[0]\,
      I1 => p_1_in(0),
      I2 => \io_apb_PRDATA[15]_INST_0_i_27\,
      I3 => \io_apb_PRDATA[16]\,
      I4 => \CRL_reg_n_0_[0]\,
      I5 => io_gpio_read_buffercc_io_dataOut(0),
      O => \CRH_reg[0]_0\
    );
\io_apb_PRDATA[10]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => gpioCfg_10_cnf(0),
      I1 => p_1_in(10),
      I2 => \io_apb_PRDATA[15]_INST_0_i_27\,
      I3 => \io_apb_PRDATA[16]\,
      I4 => gpioCfg_2_cnf(0),
      I5 => io_gpio_read_buffercc_io_dataOut(10),
      O => \CRH_reg[10]_0\
    );
\io_apb_PRDATA[11]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => gpioCfg_10_cnf(1),
      I1 => p_1_in(11),
      I2 => \io_apb_PRDATA[15]_INST_0_i_27\,
      I3 => \io_apb_PRDATA[16]\,
      I4 => gpioCfg_2_cnf(1),
      I5 => io_gpio_read_buffercc_io_dataOut(11),
      O => \CRH_reg[11]_0\
    );
\io_apb_PRDATA[12]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \CRH_reg_n_0_[12]\,
      I1 => \^odr_reg[13]_0\(4),
      I2 => \io_apb_PRDATA[15]_INST_0_i_27\,
      I3 => \io_apb_PRDATA[16]\,
      I4 => \CRL_reg_n_0_[12]\,
      I5 => io_gpio_read_buffercc_io_dataOut(12),
      O => \CRH_reg[12]_0\
    );
\io_apb_PRDATA[13]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \CRH_reg_n_0_[13]\,
      I1 => \^odr_reg[13]_0\(5),
      I2 => \io_apb_PRDATA[15]_INST_0_i_27\,
      I3 => \io_apb_PRDATA[16]\,
      I4 => \CRL_reg_n_0_[13]\,
      I5 => io_gpio_read_buffercc_io_dataOut(13),
      O => \CRH_reg[13]_0\
    );
\io_apb_PRDATA[14]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => gpioCfg_11_cnf(0),
      I1 => p_1_in(14),
      I2 => \io_apb_PRDATA[15]_INST_0_i_27\,
      I3 => \io_apb_PRDATA[16]\,
      I4 => gpioCfg_3_cnf(0),
      I5 => io_gpio_read_buffercc_io_dataOut(14),
      O => \CRH_reg[14]_0\
    );
\io_apb_PRDATA[15]_INST_0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => gpioCfg_11_cnf(1),
      I1 => p_1_in(15),
      I2 => \io_apb_PRDATA[15]_INST_0_i_27\,
      I3 => \io_apb_PRDATA[16]\,
      I4 => gpioCfg_3_cnf(1),
      I5 => io_gpio_read_buffercc_io_dataOut(15),
      O => \CRH_reg[15]_0\
    );
\io_apb_PRDATA[16]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077557575"
    )
        port map (
      I0 => \io_apb_PRDATA[16]_0\,
      I1 => \io_apb_PRDATA[16]_1\,
      I2 => \CRL_reg_n_0_[16]\,
      I3 => \CRH_reg_n_0_[16]\,
      I4 => \io_apb_PRDATA[16]\,
      I5 => \io_apb_PRDATA[31]\(0),
      O => \CRL_reg[16]_0\
    );
\io_apb_PRDATA[17]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077557575"
    )
        port map (
      I0 => \io_apb_PRDATA[17]\,
      I1 => \io_apb_PRDATA[16]_1\,
      I2 => \CRL_reg_n_0_[17]\,
      I3 => \CRH_reg_n_0_[17]\,
      I4 => \io_apb_PRDATA[16]\,
      I5 => \io_apb_PRDATA[31]\(0),
      O => \CRL_reg[17]_0\
    );
\io_apb_PRDATA[18]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077557575"
    )
        port map (
      I0 => \io_apb_PRDATA[18]\,
      I1 => \io_apb_PRDATA[16]_1\,
      I2 => gpioCfg_4_cnf(0),
      I3 => gpioCfg_12_cnf(0),
      I4 => \io_apb_PRDATA[16]\,
      I5 => \io_apb_PRDATA[31]\(0),
      O => \CRL_reg[18]_0\
    );
\io_apb_PRDATA[19]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077557575"
    )
        port map (
      I0 => \io_apb_PRDATA[19]\,
      I1 => \io_apb_PRDATA[16]_1\,
      I2 => \^crl_reg[27]_0\(0),
      I3 => \^q\(2),
      I4 => \io_apb_PRDATA[16]\,
      I5 => \io_apb_PRDATA[31]\(0),
      O => \CRL_reg[19]_0\
    );
\io_apb_PRDATA[1]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \CRH_reg_n_0_[1]\,
      I1 => p_1_in(1),
      I2 => \io_apb_PRDATA[15]_INST_0_i_27\,
      I3 => \io_apb_PRDATA[16]\,
      I4 => \CRL_reg_n_0_[1]\,
      I5 => io_gpio_read_buffercc_io_dataOut(1),
      O => \CRH_reg[1]_0\
    );
\io_apb_PRDATA[20]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077557575"
    )
        port map (
      I0 => \io_apb_PRDATA[20]\,
      I1 => \io_apb_PRDATA[16]_1\,
      I2 => \CRL_reg_n_0_[20]\,
      I3 => \CRH_reg_n_0_[20]\,
      I4 => \io_apb_PRDATA[16]\,
      I5 => \io_apb_PRDATA[31]\(0),
      O => \CRL_reg[20]_0\
    );
\io_apb_PRDATA[21]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077557575"
    )
        port map (
      I0 => \io_apb_PRDATA[21]\,
      I1 => \io_apb_PRDATA[16]_1\,
      I2 => \CRL_reg_n_0_[21]\,
      I3 => \CRH_reg_n_0_[21]\,
      I4 => \io_apb_PRDATA[16]\,
      I5 => \io_apb_PRDATA[31]\(0),
      O => \CRL_reg[21]_0\
    );
\io_apb_PRDATA[22]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077557575"
    )
        port map (
      I0 => \io_apb_PRDATA[22]\,
      I1 => \io_apb_PRDATA[16]_1\,
      I2 => gpioCfg_5_cnf(0),
      I3 => gpioCfg_13_cnf(0),
      I4 => \io_apb_PRDATA[16]\,
      I5 => \io_apb_PRDATA[31]\(0),
      O => \CRL_reg[22]_0\
    );
\io_apb_PRDATA[23]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077557575"
    )
        port map (
      I0 => \io_apb_PRDATA[23]\,
      I1 => \io_apb_PRDATA[16]_1\,
      I2 => gpioCfg_5_cnf(1),
      I3 => \^q\(3),
      I4 => \io_apb_PRDATA[16]\,
      I5 => \io_apb_PRDATA[31]\(0),
      O => \CRL_reg[23]_0\
    );
\io_apb_PRDATA[24]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077557575"
    )
        port map (
      I0 => \io_apb_PRDATA[24]\,
      I1 => \io_apb_PRDATA[16]_1\,
      I2 => \CRL_reg_n_0_[24]\,
      I3 => \CRH_reg_n_0_[24]\,
      I4 => \io_apb_PRDATA[16]\,
      I5 => \io_apb_PRDATA[31]\(0),
      O => \CRL_reg[24]_0\
    );
\io_apb_PRDATA[25]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077557575"
    )
        port map (
      I0 => \io_apb_PRDATA[25]\,
      I1 => \io_apb_PRDATA[16]_1\,
      I2 => \CRL_reg_n_0_[25]\,
      I3 => \CRH_reg_n_0_[25]\,
      I4 => \io_apb_PRDATA[16]\,
      I5 => \io_apb_PRDATA[31]\(0),
      O => \CRL_reg[25]_0\
    );
\io_apb_PRDATA[26]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077557575"
    )
        port map (
      I0 => \io_apb_PRDATA[26]\,
      I1 => \io_apb_PRDATA[16]_1\,
      I2 => gpioCfg_6_cnf(0),
      I3 => gpioCfg_14_cnf(0),
      I4 => \io_apb_PRDATA[16]\,
      I5 => \io_apb_PRDATA[31]\(0),
      O => \CRL_reg[26]_0\
    );
\io_apb_PRDATA[27]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077557575"
    )
        port map (
      I0 => \io_apb_PRDATA[27]\,
      I1 => \io_apb_PRDATA[16]_1\,
      I2 => \^crl_reg[27]_0\(1),
      I3 => gpioCfg_14_cnf(1),
      I4 => \io_apb_PRDATA[16]\,
      I5 => \io_apb_PRDATA[31]\(0),
      O => \CRL_reg[27]_1\
    );
\io_apb_PRDATA[28]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077557575"
    )
        port map (
      I0 => \io_apb_PRDATA[28]\,
      I1 => \io_apb_PRDATA[16]_1\,
      I2 => \CRL_reg_n_0_[28]\,
      I3 => \CRH_reg_n_0_[28]\,
      I4 => \io_apb_PRDATA[16]\,
      I5 => \io_apb_PRDATA[31]\(0),
      O => \CRL_reg[28]_0\
    );
\io_apb_PRDATA[29]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077557575"
    )
        port map (
      I0 => \io_apb_PRDATA[29]\,
      I1 => \io_apb_PRDATA[16]_1\,
      I2 => \CRL_reg_n_0_[29]\,
      I3 => \CRH_reg_n_0_[29]\,
      I4 => \io_apb_PRDATA[16]\,
      I5 => \io_apb_PRDATA[31]\(0),
      O => \CRL_reg[29]_0\
    );
\io_apb_PRDATA[2]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => gpioCfg_8_cnf(0),
      I1 => p_1_in(2),
      I2 => \io_apb_PRDATA[15]_INST_0_i_27\,
      I3 => \io_apb_PRDATA[16]\,
      I4 => gpioCfg_0_cnf(0),
      I5 => io_gpio_read_buffercc_io_dataOut(2),
      O => \CRH_reg[2]_0\
    );
\io_apb_PRDATA[30]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077557575"
    )
        port map (
      I0 => \io_apb_PRDATA[30]\,
      I1 => \io_apb_PRDATA[16]_1\,
      I2 => gpioCfg_7_cnf(0),
      I3 => gpioCfg_15_cnf(0),
      I4 => \io_apb_PRDATA[16]\,
      I5 => \io_apb_PRDATA[31]\(0),
      O => \CRL_reg[30]_0\
    );
\io_apb_PRDATA[31]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077557575"
    )
        port map (
      I0 => \io_apb_PRDATA[31]_0\,
      I1 => \io_apb_PRDATA[16]_1\,
      I2 => gpioCfg_7_cnf(1),
      I3 => gpioCfg_15_cnf(1),
      I4 => \io_apb_PRDATA[16]\,
      I5 => \io_apb_PRDATA[31]\(0),
      O => \CRL_reg[31]_0\
    );
\io_apb_PRDATA[3]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_1_in(3),
      I2 => \io_apb_PRDATA[15]_INST_0_i_27\,
      I3 => \io_apb_PRDATA[16]\,
      I4 => gpioCfg_0_cnf(1),
      I5 => io_gpio_read_buffercc_io_dataOut(3),
      O => \CRH_reg[3]_0\
    );
\io_apb_PRDATA[4]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \CRH_reg_n_0_[4]\,
      I1 => \^odr_reg[13]_0\(0),
      I2 => \io_apb_PRDATA[15]_INST_0_i_27\,
      I3 => \io_apb_PRDATA[16]\,
      I4 => \CRL_reg_n_0_[4]\,
      I5 => io_gpio_read_buffercc_io_dataOut(4),
      O => \CRH_reg[4]_0\
    );
\io_apb_PRDATA[5]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \CRH_reg_n_0_[5]\,
      I1 => p_1_in(5),
      I2 => \io_apb_PRDATA[15]_INST_0_i_27\,
      I3 => \io_apb_PRDATA[16]\,
      I4 => \CRL_reg_n_0_[5]\,
      I5 => io_gpio_read_buffercc_io_dataOut(5),
      O => \CRH_reg[5]_0\
    );
\io_apb_PRDATA[6]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => gpioCfg_9_cnf(0),
      I1 => \^odr_reg[13]_0\(1),
      I2 => \io_apb_PRDATA[15]_INST_0_i_27\,
      I3 => \io_apb_PRDATA[16]\,
      I4 => gpioCfg_1_cnf(0),
      I5 => io_gpio_read_buffercc_io_dataOut(6),
      O => \CRH_reg[6]_0\
    );
\io_apb_PRDATA[7]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^q\(1),
      I1 => p_1_in(7),
      I2 => \io_apb_PRDATA[15]_INST_0_i_27\,
      I3 => \io_apb_PRDATA[16]\,
      I4 => gpioCfg_1_cnf(1),
      I5 => io_gpio_read_buffercc_io_dataOut(7),
      O => \CRH_reg[7]_0\
    );
\io_apb_PRDATA[8]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \CRH_reg_n_0_[8]\,
      I1 => \^odr_reg[13]_0\(2),
      I2 => \io_apb_PRDATA[15]_INST_0_i_27\,
      I3 => \io_apb_PRDATA[16]\,
      I4 => \CRL_reg_n_0_[8]\,
      I5 => io_gpio_read_buffercc_io_dataOut(8),
      O => \CRH_reg[8]_0\
    );
\io_apb_PRDATA[9]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \CRH_reg_n_0_[9]\,
      I1 => \^odr_reg[13]_0\(3),
      I2 => \io_apb_PRDATA[15]_INST_0_i_27\,
      I3 => \io_apb_PRDATA[16]\,
      I4 => \CRL_reg_n_0_[9]\,
      I5 => io_gpio_read_buffercc_io_dataOut(9),
      O => \CRH_reg[9]_0\
    );
io_gpio_read_buffercc: entity work.sys_Apb3Periph_0_0_BufferCC
     port map (
      clk => clk,
      io_dataIn(15 downto 0) => io_gpio_read(15 downto 0),
      io_dataOut(15 downto 0) => io_gpio_read_buffercc_io_dataOut(15 downto 0),
      reset => reset
    );
\io_gpio_writeEnable[16]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF47FF47FF0000"
    )
        port map (
      I0 => uartCtrl_io_uarts_0_txd,
      I1 => gpioCfg_0_cnf(1),
      I2 => p_1_in(0),
      I3 => gpioCfg_0_cnf(0),
      I4 => \CRL_reg_n_0_[0]\,
      I5 => \CRL_reg_n_0_[1]\,
      O => io_gpio_writeEnable(0)
    );
\io_gpio_writeEnable[17]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE0EEEEE"
    )
        port map (
      I0 => \CRL_reg_n_0_[4]\,
      I1 => \CRL_reg_n_0_[5]\,
      I2 => gpioCfg_1_cnf(0),
      I3 => gpioCfg_1_cnf(1),
      I4 => p_1_in(1),
      O => io_gpio_writeEnable(1)
    );
\io_gpio_writeEnable[18]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF47FF47FF0000"
    )
        port map (
      I0 => uartCtrl_io_uarts_1_txd,
      I1 => gpioCfg_2_cnf(1),
      I2 => p_1_in(2),
      I3 => gpioCfg_2_cnf(0),
      I4 => \CRL_reg_n_0_[8]\,
      I5 => \CRL_reg_n_0_[9]\,
      O => io_gpio_writeEnable(2)
    );
\io_gpio_writeEnable[19]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE0EEEEE"
    )
        port map (
      I0 => \CRL_reg_n_0_[12]\,
      I1 => \CRL_reg_n_0_[13]\,
      I2 => gpioCfg_3_cnf(0),
      I3 => gpioCfg_3_cnf(1),
      I4 => p_1_in(3),
      O => io_gpio_writeEnable(3)
    );
\io_gpio_writeEnable[20]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7770"
    )
        port map (
      I0 => \io_gpio_writeEnable[29]\(0),
      I1 => gpioCfg_4_cnf(0),
      I2 => \CRL_reg_n_0_[16]\,
      I3 => \CRL_reg_n_0_[17]\,
      O => io_gpio_writeEnable(4)
    );
\io_gpio_writeEnable[21]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF47FF47FF0000"
    )
        port map (
      I0 => i2cCtrl_io_i2cs_0_scl,
      I1 => gpioCfg_5_cnf(1),
      I2 => p_1_in(5),
      I3 => gpioCfg_5_cnf(0),
      I4 => \CRL_reg_n_0_[20]\,
      I5 => \CRL_reg_n_0_[21]\,
      O => io_gpio_writeEnable(5)
    );
\io_gpio_writeEnable[22]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7770"
    )
        port map (
      I0 => \io_gpio_writeEnable[29]\(1),
      I1 => gpioCfg_6_cnf(0),
      I2 => \CRL_reg_n_0_[24]\,
      I3 => \CRL_reg_n_0_[25]\,
      O => io_gpio_writeEnable(6)
    );
\io_gpio_writeEnable[23]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF47FF47FF0000"
    )
        port map (
      I0 => i2cCtrl_io_i2cs_1_scl,
      I1 => gpioCfg_7_cnf(1),
      I2 => p_1_in(7),
      I3 => gpioCfg_7_cnf(0),
      I4 => \CRL_reg_n_0_[28]\,
      I5 => \CRL_reg_n_0_[29]\,
      O => io_gpio_writeEnable(7)
    );
\io_gpio_writeEnable[24]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF47FF47FF0000"
    )
        port map (
      I0 => spiCtrl_io_spis_0_sclk,
      I1 => \^q\(0),
      I2 => \^odr_reg[13]_0\(2),
      I3 => gpioCfg_8_cnf(0),
      I4 => \CRH_reg_n_0_[0]\,
      I5 => \CRH_reg_n_0_[1]\,
      O => io_gpio_writeEnable(8)
    );
\io_gpio_writeEnable[25]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7770"
    )
        port map (
      I0 => \io_gpio_writeEnable[29]\(2),
      I1 => gpioCfg_9_cnf(0),
      I2 => \CRH_reg_n_0_[4]\,
      I3 => \CRH_reg_n_0_[5]\,
      O => io_gpio_writeEnable(9)
    );
\io_gpio_writeEnable[26]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF47FF47FF0000"
    )
        port map (
      I0 => spiCtrl_io_spis_0_mosi,
      I1 => gpioCfg_10_cnf(1),
      I2 => p_1_in(10),
      I3 => gpioCfg_10_cnf(0),
      I4 => \CRH_reg_n_0_[8]\,
      I5 => \CRH_reg_n_0_[9]\,
      O => io_gpio_writeEnable(10)
    );
\io_gpio_writeEnable[27]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE0EEEEE"
    )
        port map (
      I0 => \CRH_reg_n_0_[12]\,
      I1 => \CRH_reg_n_0_[13]\,
      I2 => gpioCfg_11_cnf(0),
      I3 => gpioCfg_11_cnf(1),
      I4 => p_1_in(11),
      O => io_gpio_writeEnable(11)
    );
\io_gpio_writeEnable[28]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF47FF47FF0000"
    )
        port map (
      I0 => spiCtrl_io_spis_0_sclk,
      I1 => \^q\(2),
      I2 => \^odr_reg[13]_0\(4),
      I3 => gpioCfg_12_cnf(0),
      I4 => \CRH_reg_n_0_[16]\,
      I5 => \CRH_reg_n_0_[17]\,
      O => io_gpio_writeEnable(12)
    );
\io_gpio_writeEnable[29]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7770"
    )
        port map (
      I0 => \io_gpio_writeEnable[29]\(3),
      I1 => gpioCfg_13_cnf(0),
      I2 => \CRH_reg_n_0_[20]\,
      I3 => \CRH_reg_n_0_[21]\,
      O => io_gpio_writeEnable(13)
    );
\io_gpio_writeEnable[30]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF47FF47FF0000"
    )
        port map (
      I0 => spiCtrl_io_spis_1_mosi,
      I1 => gpioCfg_14_cnf(1),
      I2 => p_1_in(14),
      I3 => gpioCfg_14_cnf(0),
      I4 => \CRH_reg_n_0_[24]\,
      I5 => \CRH_reg_n_0_[25]\,
      O => io_gpio_writeEnable(14)
    );
\io_gpio_writeEnable[31]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE0EEEEE"
    )
        port map (
      I0 => \CRH_reg_n_0_[28]\,
      I1 => \CRH_reg_n_0_[29]\,
      I2 => gpioCfg_15_cnf(0),
      I3 => gpioCfg_15_cnf(1),
      I4 => p_1_in(15),
      O => io_gpio_writeEnable(15)
    );
\io_gpio_write[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => uartCtrl_io_uarts_0_txd,
      I1 => gpioCfg_0_cnf(1),
      I2 => p_1_in(0),
      O => io_gpio_write(0)
    );
\io_gpio_write[17]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in(1),
      I1 => gpioCfg_1_cnf(1),
      O => io_gpio_write(1)
    );
\io_gpio_write[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => uartCtrl_io_uarts_1_txd,
      I1 => gpioCfg_2_cnf(1),
      I2 => p_1_in(2),
      O => io_gpio_write(2)
    );
\io_gpio_write[19]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in(3),
      I1 => gpioCfg_3_cnf(1),
      O => io_gpio_write(3)
    );
\io_gpio_write[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i2cCtrl_io_i2cs_0_scl,
      I1 => gpioCfg_5_cnf(1),
      I2 => p_1_in(5),
      O => io_gpio_write(4)
    );
\io_gpio_write[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i2cCtrl_io_i2cs_1_scl,
      I1 => gpioCfg_7_cnf(1),
      I2 => p_1_in(7),
      O => io_gpio_write(5)
    );
\io_gpio_write[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => spiCtrl_io_spis_0_mosi,
      I1 => gpioCfg_10_cnf(1),
      I2 => p_1_in(10),
      O => io_gpio_write(6)
    );
\io_gpio_write[27]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in(11),
      I1 => gpioCfg_11_cnf(1),
      O => io_gpio_write(7)
    );
\io_gpio_write[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => spiCtrl_io_spis_1_mosi,
      I1 => gpioCfg_14_cnf(1),
      I2 => p_1_in(14),
      O => io_gpio_write(8)
    );
\io_gpio_write[31]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in(15),
      I1 => gpioCfg_15_cnf(1),
      O => io_gpio_write(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_Apb3I2c is
  port (
    io_gpio_write : out STD_LOGIC_VECTOR ( 0 to 0 );
    \clockCounter_reg[11]_0\ : out STD_LOGIC;
    io_apb_PADDR_4_sp_1 : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[6]\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[0]\ : out STD_LOGIC;
    \SR2_reg[1]_0\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[2]\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[4]\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[7]\ : out STD_LOGIC;
    io_apb_PADDR_1_sp_1 : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[3]\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[5]\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[8]\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[9]\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[11]\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[12]\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[13]\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[14]\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[15]\ : out STD_LOGIC;
    \TRISE_reg[15]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \TRISE_reg[1]_0\ : out STD_LOGIC;
    io_interrupt : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    \io_gpio_write[20]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_gpio_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_apb_PWDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    io_apb_PADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \io_apb_PRDATA[6]_INST_0_i_8\ : in STD_LOGIC;
    \io_apb_PRDATA[1]_INST_0_i_8\ : in STD_LOGIC;
    selIndex : in STD_LOGIC;
    io_apb_PWRITE : in STD_LOGIC;
    io_apb_PENABLE : in STD_LOGIC;
    io_apb_decoder_io_output_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    \io_apb_PRDATA[10]_INST_0_i_22\ : in STD_LOGIC;
    \CCR_reg[0]_0\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_26\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_26_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \TRISE_reg[0]_0\ : in STD_LOGIC;
    \OAR1_reg[0]_0\ : in STD_LOGIC;
    \CR2_reg[0]_0\ : in STD_LOGIC;
    \CR1_reg[0]_0\ : in STD_LOGIC;
    \io_apb_PRDATA[0]_INST_0_i_22\ : in STD_LOGIC;
    \io_interrupt[4]\ : in STD_LOGIC;
    \io_interrupt[4]_0\ : in STD_LOGIC
  );
end sys_Apb3Periph_0_0_Apb3I2c;

architecture STRUCTURE of sys_Apb3Periph_0_0_Apb3I2c is
  signal ADDMODE : STD_LOGIC;
  signal ADDR : STD_LOGIC;
  signal AF : STD_LOGIC;
  signal BTF : STD_LOGIC;
  signal CCR : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal CCR_3 : STD_LOGIC;
  signal CR1 : STD_LOGIC;
  signal \CR1_reg_n_0_[10]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[11]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[12]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[13]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[14]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[15]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[1]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[2]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[3]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[4]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[5]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[6]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[7]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[8]\ : STD_LOGIC;
  signal CR2 : STD_LOGIC_VECTOR ( 15 downto 11 );
  signal CR2_5 : STD_LOGIC;
  signal \FSM_sequential_i2cState[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_i2cState[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_i2cState[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_i2cState[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_i2cState[2]_i_6_n_0\ : STD_LOGIC;
  signal OAR1 : STD_LOGIC_VECTOR ( 14 downto 10 );
  signal OAR1_4 : STD_LOGIC;
  signal \OAR1_reg_n_0_[0]\ : STD_LOGIC;
  signal \OAR1_reg_n_0_[1]\ : STD_LOGIC;
  signal \OAR1_reg_n_0_[2]\ : STD_LOGIC;
  signal \OAR1_reg_n_0_[3]\ : STD_LOGIC;
  signal \OAR1_reg_n_0_[4]\ : STD_LOGIC;
  signal \OAR1_reg_n_0_[5]\ : STD_LOGIC;
  signal \OAR1_reg_n_0_[6]\ : STD_LOGIC;
  signal \OAR1_reg_n_0_[7]\ : STD_LOGIC;
  signal \OAR1_reg_n_0_[8]\ : STD_LOGIC;
  signal \OAR1_reg_n_0_[9]\ : STD_LOGIC;
  signal OAR2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal OAR2_2 : STD_LOGIC;
  signal RXNE : STD_LOGIC;
  signal SR13_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SR1[0]_i_1_n_0\ : STD_LOGIC;
  signal \SR1[10]_i_1_n_0\ : STD_LOGIC;
  signal \SR1[1]_i_1_n_0\ : STD_LOGIC;
  signal \SR1[1]_i_2_n_0\ : STD_LOGIC;
  signal \SR1[1]_i_4_n_0\ : STD_LOGIC;
  signal \SR1[2]_i_1_n_0\ : STD_LOGIC;
  signal \SR1[4]_i_1_n_0\ : STD_LOGIC;
  signal \SR1_reg_n_0_[0]\ : STD_LOGIC;
  signal SR2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \SR2[1]_i_1_n_0\ : STD_LOGIC;
  signal STOP : STD_LOGIC;
  signal STOPF : STD_LOGIC;
  signal TRISE : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal TRISE_1 : STD_LOGIC;
  signal TXE : STD_LOGIC;
  signal bitCounter : STD_LOGIC;
  signal \bitCounter[0]_i_1_n_0\ : STD_LOGIC;
  signal \bitCounter[1]_i_1_n_0\ : STD_LOGIC;
  signal \bitCounter[2]_i_1_n_0\ : STD_LOGIC;
  signal \bitCounter[3]_i_2_n_0\ : STD_LOGIC;
  signal \bitCounter[3]_i_3_n_0\ : STD_LOGIC;
  signal \bitCounter[3]_i_4_n_0\ : STD_LOGIC;
  signal \bitCounter[3]_i_5_n_0\ : STD_LOGIC;
  signal \bitCounter_reg_n_0_[0]\ : STD_LOGIC;
  signal \bitCounter_reg_n_0_[1]\ : STD_LOGIC;
  signal \bitCounter_reg_n_0_[2]\ : STD_LOGIC;
  signal \bitCounter_reg_n_0_[3]\ : STD_LOGIC;
  signal \clockCounter[0]_i_2_n_0\ : STD_LOGIC;
  signal \clockCounter[0]_i_3_n_0\ : STD_LOGIC;
  signal \clockCounter[0]_i_4_n_0\ : STD_LOGIC;
  signal \clockCounter[0]_i_5_n_0\ : STD_LOGIC;
  signal \clockCounter[0]_i_6_n_0\ : STD_LOGIC;
  signal \clockCounter[0]_i_7_n_0\ : STD_LOGIC;
  signal \clockCounter[0]_i_8_n_0\ : STD_LOGIC;
  signal \clockCounter[0]_i_9_n_0\ : STD_LOGIC;
  signal \clockCounter[4]_i_2_n_0\ : STD_LOGIC;
  signal \clockCounter[4]_i_3_n_0\ : STD_LOGIC;
  signal \clockCounter[4]_i_4_n_0\ : STD_LOGIC;
  signal \clockCounter[4]_i_5_n_0\ : STD_LOGIC;
  signal \clockCounter[4]_i_6_n_0\ : STD_LOGIC;
  signal \clockCounter[4]_i_7_n_0\ : STD_LOGIC;
  signal \clockCounter[4]_i_8_n_0\ : STD_LOGIC;
  signal \clockCounter[4]_i_9_n_0\ : STD_LOGIC;
  signal \clockCounter[8]_i_2_n_0\ : STD_LOGIC;
  signal \clockCounter[8]_i_3_n_0\ : STD_LOGIC;
  signal \clockCounter[8]_i_4_n_0\ : STD_LOGIC;
  signal \clockCounter[8]_i_5_n_0\ : STD_LOGIC;
  signal \clockCounter[8]_i_6_n_0\ : STD_LOGIC;
  signal \clockCounter[8]_i_7_n_0\ : STD_LOGIC;
  signal \clockCounter[8]_i_8_n_0\ : STD_LOGIC;
  signal clockCounter_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \clockCounter_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \clockCounter_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \clockCounter_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \clockCounter_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \clockCounter_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \clockCounter_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \clockCounter_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \clockCounter_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \^clockcounter_reg[11]_0\ : STD_LOGIC;
  signal \clockCounter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \clockCounter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \clockCounter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \clockCounter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \clockCounter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \clockCounter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \clockCounter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \clockCounter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \clockCounter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \clockCounter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \clockCounter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \clockCounter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \clockCounter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \clockCounter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \clockCounter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \ctrl_doWrite__0\ : STD_LOGIC;
  signal \i2cState__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal io_apb_PADDR_1_sn_1 : STD_LOGIC;
  signal io_apb_PADDR_4_sn_1 : STD_LOGIC;
  signal \io_apb_PRDATA[0]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[0]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[0]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[0]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[10]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[10]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[10]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[11]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[12]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[13]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[14]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[1]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[1]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[2]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[2]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[2]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[2]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[3]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[4]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[4]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[4]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[4]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[5]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[6]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[6]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[6]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[7]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[7]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[7]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[7]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[9]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \io_gpio_write[20]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \io_gpio_write[20]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \io_gpio_write[20]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \io_gpio_write[20]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \io_gpio_write[20]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \io_gpio_write[20]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \io_gpio_write[20]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \io_gpio_write[20]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \io_gpio_write[20]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_gpio_write[20]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_gpio_write[20]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \io_gpio_write[20]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \io_gpio_write[20]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \io_gpio_write[20]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \io_gpio_write[20]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \io_interrupt[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \io_interrupt[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal logic_ram_spinal_port1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_6_in : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal rxFifo_io_pop_valid : STD_LOGIC;
  signal rxShiftReg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rxShiftReg_0 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal txFifo_io_pop_ready : STD_LOGIC;
  signal txFifo_n_4 : STD_LOGIC;
  signal txFifo_n_5 : STD_LOGIC;
  signal txFifo_n_6 : STD_LOGIC;
  signal \txShiftReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \txShiftReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \txShiftReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \txShiftReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \txShiftReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \txShiftReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \txShiftReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \txShiftReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \txShiftReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \txShiftReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \txShiftReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \txShiftReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \txShiftReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \txShiftReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \txShiftReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \txShiftReg_reg_n_0_[9]\ : STD_LOGIC;
  signal \when_apb3i2c_l158__1\ : STD_LOGIC;
  signal when_apb3i2c_l162 : STD_LOGIC;
  signal \when_apb3i2c_l171__2\ : STD_LOGIC;
  signal when_apb3i2c_l175 : STD_LOGIC;
  signal \NLW_clockCounter_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_i2cState[0]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \FSM_sequential_i2cState[2]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \FSM_sequential_i2cState[2]_i_7\ : label is "soft_lutpair96";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_i2cState_reg[0]\ : label is "iSTATE:001,iSTATE0:010,iSTATE1:100,iSTATE2:110,iSTATE3:111,iSTATE4:011,iSTATE5:101,iSTATE6:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_i2cState_reg[1]\ : label is "iSTATE:001,iSTATE0:010,iSTATE1:100,iSTATE2:110,iSTATE3:111,iSTATE4:011,iSTATE5:101,iSTATE6:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_i2cState_reg[2]\ : label is "iSTATE:001,iSTATE0:010,iSTATE1:100,iSTATE2:110,iSTATE3:111,iSTATE4:011,iSTATE5:101,iSTATE6:000";
  attribute SOFT_HLUTNM of \SR1[1]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \SR1[1]_i_4\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \SR1[1]_i_5\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \SR1[1]_i_6\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \SR2[1]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \bitCounter[0]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \bitCounter[1]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \bitCounter[3]_i_4\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \bitCounter[3]_i_5\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \io_apb_PRDATA[0]_INST_0_i_41\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \io_apb_PRDATA[0]_INST_0_i_42\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \io_apb_PRDATA[1]_INST_0_i_42\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \io_apb_PRDATA[2]_INST_0_i_40\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \io_apb_PRDATA[2]_INST_0_i_41\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \io_apb_PRDATA[4]_INST_0_i_39\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \io_apb_PRDATA[4]_INST_0_i_40\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \io_apb_PRDATA[6]_INST_0_i_39\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \io_apb_PRDATA[7]_INST_0_i_39\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \io_apb_PRDATA[7]_INST_0_i_40\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \io_gpio_write[20]_INST_0_i_14\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \io_gpio_write[20]_INST_0_i_15\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \io_gpio_write[20]_INST_0_i_16\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \io_gpio_write[20]_INST_0_i_17\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \io_gpio_write[20]_INST_0_i_5\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \io_gpio_write[20]_INST_0_i_9\ : label is "soft_lutpair97";
begin
  \clockCounter_reg[11]_0\ <= \^clockcounter_reg[11]_0\;
  io_apb_PADDR_1_sp_1 <= io_apb_PADDR_1_sn_1;
  io_apb_PADDR_4_sp_1 <= io_apb_PADDR_4_sn_1;
\CCR[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \ctrl_doWrite__0\,
      I1 => \CCR_reg[0]_0\,
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(5),
      I4 => io_apb_PADDR(1),
      I5 => io_apb_PADDR(0),
      O => CCR_3
    );
\CCR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => CCR(0)
    );
\CCR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => CCR(10)
    );
\CCR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => CCR(11)
    );
\CCR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => CCR(12)
    );
\CCR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => CCR(13)
    );
\CCR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => CCR(14)
    );
\CCR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => CCR(15)
    );
\CCR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => CCR(1)
    );
\CCR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => CCR(2)
    );
\CCR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => CCR(3)
    );
\CCR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => CCR(4)
    );
\CCR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => CCR(5)
    );
\CCR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => CCR(6)
    );
\CCR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => CCR(7)
    );
\CCR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => CCR(8)
    );
\CCR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR_3,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => CCR(9)
    );
\CR1[15]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \CR1_reg[0]_0\,
      I1 => \ctrl_doWrite__0\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(4),
      I4 => io_apb_PADDR(2),
      I5 => io_apb_PADDR(1),
      O => CR1
    );
\CR1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => sel
    );
\CR1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \CR1_reg_n_0_[10]\
    );
\CR1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \CR1_reg_n_0_[11]\
    );
\CR1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \CR1_reg_n_0_[12]\
    );
\CR1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \CR1_reg_n_0_[13]\
    );
\CR1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \CR1_reg_n_0_[14]\
    );
\CR1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \CR1_reg_n_0_[15]\
    );
\CR1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \CR1_reg_n_0_[1]\
    );
\CR1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \CR1_reg_n_0_[2]\
    );
\CR1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \CR1_reg_n_0_[3]\
    );
\CR1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \CR1_reg_n_0_[4]\
    );
\CR1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \CR1_reg_n_0_[5]\
    );
\CR1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \CR1_reg_n_0_[6]\
    );
\CR1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \CR1_reg_n_0_[7]\
    );
\CR1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \CR1_reg_n_0_[8]\
    );
\CR1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => STOP
    );
\CR2[15]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \CR2_reg[0]_0\,
      I1 => io_apb_PADDR(0),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(1),
      I4 => io_apb_PADDR(5),
      I5 => \ctrl_doWrite__0\,
      O => CR2_5
    );
\CR2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2_5,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => p_6_in(0)
    );
\CR2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2_5,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => p_6_in(10)
    );
\CR2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2_5,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => CR2(11)
    );
\CR2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2_5,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => CR2(12)
    );
\CR2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2_5,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => CR2(13)
    );
\CR2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2_5,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => CR2(14)
    );
\CR2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2_5,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => CR2(15)
    );
\CR2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2_5,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => p_6_in(1)
    );
\CR2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2_5,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => p_6_in(2)
    );
\CR2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2_5,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => p_6_in(3)
    );
\CR2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2_5,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => p_6_in(4)
    );
\CR2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2_5,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => p_6_in(5)
    );
\CR2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2_5,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => p_6_in(6)
    );
\CR2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2_5,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => p_6_in(7)
    );
\CR2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2_5,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => p_6_in(8)
    );
\CR2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2_5,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => p_6_in(9)
    );
\FSM_sequential_i2cState[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30F3005F"
    )
        port map (
      I0 => io_gpio_read(0),
      I1 => STOP,
      I2 => \i2cState__0\(1),
      I3 => \i2cState__0\(0),
      I4 => \i2cState__0\(2),
      O => \FSM_sequential_i2cState[0]_i_2_n_0\
    );
\FSM_sequential_i2cState[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7C7CC0CC"
    )
        port map (
      I0 => STOP,
      I1 => \i2cState__0\(1),
      I2 => \i2cState__0\(0),
      I3 => io_gpio_read(0),
      I4 => \i2cState__0\(2),
      O => \FSM_sequential_i2cState[2]_i_2_n_0\
    );
\FSM_sequential_i2cState[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000EEEEF0F0EEEE"
    )
        port map (
      I0 => \FSM_sequential_i2cState[2]_i_5_n_0\,
      I1 => \FSM_sequential_i2cState[2]_i_6_n_0\,
      I2 => \^clockcounter_reg[11]_0\,
      I3 => when_apb3i2c_l175,
      I4 => \i2cState__0\(1),
      I5 => \i2cState__0\(0),
      O => \FSM_sequential_i2cState[2]_i_4_n_0\
    );
\FSM_sequential_i2cState[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \SR1[1]_i_4_n_0\,
      I1 => ADDMODE,
      I2 => \bitCounter_reg_n_0_[3]\,
      O => \FSM_sequential_i2cState[2]_i_5_n_0\
    );
\FSM_sequential_i2cState[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF00200000"
    )
        port map (
      I0 => ADDMODE,
      I1 => \when_apb3i2c_l158__1\,
      I2 => \^clockcounter_reg[11]_0\,
      I3 => when_apb3i2c_l162,
      I4 => \i2cState__0\(0),
      I5 => SR13_in(0),
      O => \FSM_sequential_i2cState[2]_i_6_n_0\
    );
\FSM_sequential_i2cState[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \bitCounter_reg_n_0_[2]\,
      I1 => \bitCounter_reg_n_0_[3]\,
      I2 => \bitCounter_reg_n_0_[0]\,
      I3 => \bitCounter_reg_n_0_[1]\,
      O => when_apb3i2c_l162
    );
\FSM_sequential_i2cState[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \CR1_reg_n_0_[8]\,
      I1 => sel,
      O => SR13_in(0)
    );
\FSM_sequential_i2cState_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => txFifo_n_6,
      Q => \i2cState__0\(0)
    );
\FSM_sequential_i2cState_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => txFifo_n_5,
      Q => \i2cState__0\(1)
    );
\FSM_sequential_i2cState_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => txFifo_n_4,
      Q => \i2cState__0\(2)
    );
\OAR1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => io_apb_PADDR(2),
      I1 => \ctrl_doWrite__0\,
      I2 => \OAR1_reg[0]_0\,
      O => OAR1_4
    );
\OAR1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR1_4,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \OAR1_reg_n_0_[0]\
    );
\OAR1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR1_4,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => OAR1(10)
    );
\OAR1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR1_4,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => OAR1(11)
    );
\OAR1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR1_4,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => OAR1(12)
    );
\OAR1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR1_4,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => OAR1(13)
    );
\OAR1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR1_4,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => OAR1(14)
    );
\OAR1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR1_4,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => ADDMODE
    );
\OAR1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR1_4,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \OAR1_reg_n_0_[1]\
    );
\OAR1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR1_4,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \OAR1_reg_n_0_[2]\
    );
\OAR1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR1_4,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \OAR1_reg_n_0_[3]\
    );
\OAR1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR1_4,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \OAR1_reg_n_0_[4]\
    );
\OAR1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR1_4,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \OAR1_reg_n_0_[5]\
    );
\OAR1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR1_4,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \OAR1_reg_n_0_[6]\
    );
\OAR1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR1_4,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \OAR1_reg_n_0_[7]\
    );
\OAR1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR1_4,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \OAR1_reg_n_0_[8]\
    );
\OAR1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR1_4,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \OAR1_reg_n_0_[9]\
    );
\OAR2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => io_apb_PADDR(2),
      I1 => \ctrl_doWrite__0\,
      I2 => \OAR1_reg[0]_0\,
      O => OAR2_2
    );
\OAR2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR2_2,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => OAR2(0)
    );
\OAR2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR2_2,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => OAR2(10)
    );
\OAR2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR2_2,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => OAR2(11)
    );
\OAR2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR2_2,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => OAR2(12)
    );
\OAR2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR2_2,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => OAR2(13)
    );
\OAR2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR2_2,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => OAR2(14)
    );
\OAR2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR2_2,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => OAR2(15)
    );
\OAR2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR2_2,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => OAR2(1)
    );
\OAR2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR2_2,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => OAR2(2)
    );
\OAR2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR2_2,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => OAR2(3)
    );
\OAR2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR2_2,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => OAR2(4)
    );
\OAR2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR2_2,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => OAR2(5)
    );
\OAR2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR2_2,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => OAR2(6)
    );
\OAR2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR2_2,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => OAR2(7)
    );
\OAR2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR2_2,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => OAR2(8)
    );
\OAR2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR2_2,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => OAR2(9)
    );
\SR1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => \i2cState__0\(1),
      I1 => \i2cState__0\(0),
      I2 => \i2cState__0\(2),
      I3 => \CR1_reg_n_0_[8]\,
      I4 => sel,
      I5 => \SR1_reg_n_0_[0]\,
      O => \SR1[0]_i_1_n_0\
    );
\SR1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00400000"
    )
        port map (
      I0 => \i2cState__0\(0),
      I1 => \i2cState__0\(1),
      I2 => io_gpio_read(0),
      I3 => \i2cState__0\(2),
      I4 => \^clockcounter_reg[11]_0\,
      I5 => AF,
      O => \SR1[10]_i_1_n_0\
    );
\SR1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10000000"
    )
        port map (
      I0 => \i2cState__0\(2),
      I1 => \i2cState__0\(1),
      I2 => \i2cState__0\(0),
      I3 => \SR1[1]_i_2_n_0\,
      I4 => p_1_out(1),
      I5 => ADDR,
      O => \SR1[1]_i_1_n_0\
    );
\SR1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000800"
    )
        port map (
      I0 => ADDMODE,
      I1 => \bitCounter_reg_n_0_[3]\,
      I2 => \bitCounter_reg_n_0_[2]\,
      I3 => \bitCounter_reg_n_0_[1]\,
      I4 => \bitCounter_reg_n_0_[0]\,
      O => \SR1[1]_i_2_n_0\
    );
\SR1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000202020002"
    )
        port map (
      I0 => \SR1[1]_i_4_n_0\,
      I1 => \i2cState__0\(1),
      I2 => \i2cState__0\(2),
      I3 => \when_apb3i2c_l171__2\,
      I4 => ADDMODE,
      I5 => \when_apb3i2c_l158__1\,
      O => p_1_out(1)
    );
\SR1[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \i2cState__0\(0),
      I1 => \^clockcounter_reg[11]_0\,
      O => \SR1[1]_i_4_n_0\
    );
\SR1[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => \bitCounter_reg_n_0_[2]\,
      I1 => \bitCounter_reg_n_0_[0]\,
      I2 => \bitCounter_reg_n_0_[1]\,
      I3 => \bitCounter_reg_n_0_[3]\,
      O => \when_apb3i2c_l171__2\
    );
\SR1[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \bitCounter_reg_n_0_[1]\,
      I1 => \bitCounter_reg_n_0_[2]\,
      I2 => \bitCounter_reg_n_0_[3]\,
      O => \when_apb3i2c_l158__1\
    );
\SR1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
        port map (
      I0 => \i2cState__0\(0),
      I1 => \i2cState__0\(1),
      I2 => \i2cState__0\(2),
      I3 => when_apb3i2c_l175,
      I4 => \^clockcounter_reg[11]_0\,
      I5 => BTF,
      O => \SR1[2]_i_1_n_0\
    );
\SR1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000080"
    )
        port map (
      I0 => STOP,
      I1 => \i2cState__0\(2),
      I2 => \^clockcounter_reg[11]_0\,
      I3 => \i2cState__0\(1),
      I4 => \i2cState__0\(0),
      I5 => STOPF,
      O => \SR1[4]_i_1_n_0\
    );
\SR1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR1[0]_i_1_n_0\,
      Q => \SR1_reg_n_0_[0]\
    );
\SR1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR1[10]_i_1_n_0\,
      Q => AF
    );
\SR1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR1[1]_i_1_n_0\,
      Q => ADDR
    );
\SR1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR1[2]_i_1_n_0\,
      Q => BTF
    );
\SR1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR1[4]_i_1_n_0\,
      Q => STOPF
    );
\SR1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => rxFifo_io_pop_valid,
      Q => RXNE
    );
\SR1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => txFifo_io_pop_ready,
      Q => TXE
    );
\SR2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \i2cState__0\(1),
      I1 => \i2cState__0\(0),
      I2 => \i2cState__0\(2),
      O => \SR2[1]_i_1_n_0\
    );
\SR2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR2[1]_i_1_n_0\,
      Q => SR2(1)
    );
\TRISE[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \TRISE_reg[0]_0\,
      I1 => \ctrl_doWrite__0\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(4),
      I4 => io_apb_PADDR(2),
      I5 => io_apb_PADDR(5),
      O => TRISE_1
    );
\TRISE_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => TRISE_1,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => TRISE(0)
    );
\TRISE_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => TRISE_1,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => TRISE(10)
    );
\TRISE_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => TRISE_1,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \TRISE_reg[15]_0\(4)
    );
\TRISE_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => TRISE_1,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \TRISE_reg[15]_0\(5)
    );
\TRISE_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => TRISE_1,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \TRISE_reg[15]_0\(6)
    );
\TRISE_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => TRISE_1,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \TRISE_reg[15]_0\(7)
    );
\TRISE_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => TRISE_1,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \TRISE_reg[15]_0\(8)
    );
\TRISE_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => TRISE_1,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => TRISE(1)
    );
\TRISE_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => TRISE_1,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => TRISE(2)
    );
\TRISE_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => TRISE_1,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \TRISE_reg[15]_0\(0)
    );
\TRISE_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => TRISE_1,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => TRISE(4)
    );
\TRISE_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => TRISE_1,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \TRISE_reg[15]_0\(1)
    );
\TRISE_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => TRISE_1,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => TRISE(6)
    );
\TRISE_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => TRISE_1,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => TRISE(7)
    );
\TRISE_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => TRISE_1,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \TRISE_reg[15]_0\(2)
    );
\TRISE_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => TRISE_1,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \TRISE_reg[15]_0\(3)
    );
\bitCounter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"33B0"
    )
        port map (
      I0 => \i2cState__0\(2),
      I1 => \bitCounter_reg_n_0_[0]\,
      I2 => \i2cState__0\(0),
      I3 => \i2cState__0\(1),
      O => \bitCounter[0]_i_1_n_0\
    );
\bitCounter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F4F400"
    )
        port map (
      I0 => \i2cState__0\(2),
      I1 => \i2cState__0\(0),
      I2 => \i2cState__0\(1),
      I3 => \bitCounter_reg_n_0_[0]\,
      I4 => \bitCounter_reg_n_0_[1]\,
      O => \bitCounter[1]_i_1_n_0\
    );
\bitCounter[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F4F4F4F4000000"
    )
        port map (
      I0 => \i2cState__0\(2),
      I1 => \i2cState__0\(0),
      I2 => \i2cState__0\(1),
      I3 => \bitCounter_reg_n_0_[1]\,
      I4 => \bitCounter_reg_n_0_[0]\,
      I5 => \bitCounter_reg_n_0_[2]\,
      O => \bitCounter[2]_i_1_n_0\
    );
\bitCounter[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0DDD020202220"
    )
        port map (
      I0 => \bitCounter_reg_n_0_[2]\,
      I1 => \bitCounter[3]_i_4_n_0\,
      I2 => \i2cState__0\(1),
      I3 => \i2cState__0\(0),
      I4 => \i2cState__0\(2),
      I5 => \bitCounter_reg_n_0_[3]\,
      O => \bitCounter[3]_i_2_n_0\
    );
\bitCounter[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0080800000808"
    )
        port map (
      I0 => sel,
      I1 => \CR1_reg_n_0_[8]\,
      I2 => \i2cState__0\(1),
      I3 => \bitCounter[3]_i_5_n_0\,
      I4 => \i2cState__0\(0),
      I5 => \^clockcounter_reg[11]_0\,
      O => \bitCounter[3]_i_3_n_0\
    );
\bitCounter[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \bitCounter_reg_n_0_[0]\,
      I1 => \bitCounter_reg_n_0_[1]\,
      O => \bitCounter[3]_i_4_n_0\
    );
\bitCounter[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15FF00FF"
    )
        port map (
      I0 => \bitCounter_reg_n_0_[2]\,
      I1 => \bitCounter_reg_n_0_[0]\,
      I2 => \bitCounter_reg_n_0_[1]\,
      I3 => \bitCounter_reg_n_0_[3]\,
      I4 => ADDMODE,
      O => \bitCounter[3]_i_5_n_0\
    );
\bitCounter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => bitCounter,
      CLR => reset,
      D => \bitCounter[0]_i_1_n_0\,
      Q => \bitCounter_reg_n_0_[0]\
    );
\bitCounter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => bitCounter,
      CLR => reset,
      D => \bitCounter[1]_i_1_n_0\,
      Q => \bitCounter_reg_n_0_[1]\
    );
\bitCounter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => bitCounter,
      CLR => reset,
      D => \bitCounter[2]_i_1_n_0\,
      Q => \bitCounter_reg_n_0_[2]\
    );
\bitCounter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => bitCounter,
      CLR => reset,
      D => \bitCounter[3]_i_2_n_0\,
      Q => \bitCounter_reg_n_0_[3]\
    );
\clockCounter[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CCR(3),
      I1 => \^clockcounter_reg[11]_0\,
      I2 => clockCounter_reg(3),
      O => \clockCounter[0]_i_2_n_0\
    );
\clockCounter[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CCR(2),
      I1 => \^clockcounter_reg[11]_0\,
      I2 => clockCounter_reg(2),
      O => \clockCounter[0]_i_3_n_0\
    );
\clockCounter[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CCR(1),
      I1 => \^clockcounter_reg[11]_0\,
      I2 => clockCounter_reg(1),
      O => \clockCounter[0]_i_4_n_0\
    );
\clockCounter[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CCR(0),
      I1 => \^clockcounter_reg[11]_0\,
      I2 => clockCounter_reg(0),
      O => \clockCounter[0]_i_5_n_0\
    );
\clockCounter[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockCounter_reg(3),
      I1 => CCR(3),
      I2 => \^clockcounter_reg[11]_0\,
      O => \clockCounter[0]_i_6_n_0\
    );
\clockCounter[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockCounter_reg(2),
      I1 => CCR(2),
      I2 => \^clockcounter_reg[11]_0\,
      O => \clockCounter[0]_i_7_n_0\
    );
\clockCounter[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockCounter_reg(1),
      I1 => CCR(1),
      I2 => \^clockcounter_reg[11]_0\,
      O => \clockCounter[0]_i_8_n_0\
    );
\clockCounter[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockCounter_reg(0),
      I1 => CCR(0),
      I2 => \^clockcounter_reg[11]_0\,
      O => \clockCounter[0]_i_9_n_0\
    );
\clockCounter[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CCR(7),
      I1 => \^clockcounter_reg[11]_0\,
      I2 => clockCounter_reg(7),
      O => \clockCounter[4]_i_2_n_0\
    );
\clockCounter[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CCR(6),
      I1 => \^clockcounter_reg[11]_0\,
      I2 => clockCounter_reg(6),
      O => \clockCounter[4]_i_3_n_0\
    );
\clockCounter[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CCR(5),
      I1 => \^clockcounter_reg[11]_0\,
      I2 => clockCounter_reg(5),
      O => \clockCounter[4]_i_4_n_0\
    );
\clockCounter[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CCR(4),
      I1 => \^clockcounter_reg[11]_0\,
      I2 => clockCounter_reg(4),
      O => \clockCounter[4]_i_5_n_0\
    );
\clockCounter[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockCounter_reg(7),
      I1 => CCR(7),
      I2 => \^clockcounter_reg[11]_0\,
      O => \clockCounter[4]_i_6_n_0\
    );
\clockCounter[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockCounter_reg(6),
      I1 => CCR(6),
      I2 => \^clockcounter_reg[11]_0\,
      O => \clockCounter[4]_i_7_n_0\
    );
\clockCounter[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockCounter_reg(5),
      I1 => CCR(5),
      I2 => \^clockcounter_reg[11]_0\,
      O => \clockCounter[4]_i_8_n_0\
    );
\clockCounter[4]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockCounter_reg(4),
      I1 => CCR(4),
      I2 => \^clockcounter_reg[11]_0\,
      O => \clockCounter[4]_i_9_n_0\
    );
\clockCounter[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CCR(10),
      I1 => \^clockcounter_reg[11]_0\,
      I2 => clockCounter_reg(10),
      O => \clockCounter[8]_i_2_n_0\
    );
\clockCounter[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CCR(9),
      I1 => \^clockcounter_reg[11]_0\,
      I2 => clockCounter_reg(9),
      O => \clockCounter[8]_i_3_n_0\
    );
\clockCounter[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CCR(8),
      I1 => \^clockcounter_reg[11]_0\,
      I2 => clockCounter_reg(8),
      O => \clockCounter[8]_i_4_n_0\
    );
\clockCounter[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockCounter_reg(11),
      I1 => CCR(11),
      I2 => \^clockcounter_reg[11]_0\,
      O => \clockCounter[8]_i_5_n_0\
    );
\clockCounter[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockCounter_reg(10),
      I1 => CCR(10),
      I2 => \^clockcounter_reg[11]_0\,
      O => \clockCounter[8]_i_6_n_0\
    );
\clockCounter[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockCounter_reg(9),
      I1 => CCR(9),
      I2 => \^clockcounter_reg[11]_0\,
      O => \clockCounter[8]_i_7_n_0\
    );
\clockCounter[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockCounter_reg(8),
      I1 => CCR(8),
      I2 => \^clockcounter_reg[11]_0\,
      O => \clockCounter[8]_i_8_n_0\
    );
\clockCounter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => reset,
      D => \clockCounter_reg[0]_i_1_n_7\,
      Q => clockCounter_reg(0)
    );
\clockCounter_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \clockCounter_reg[0]_i_1_n_0\,
      CO(2) => \clockCounter_reg[0]_i_1_n_1\,
      CO(1) => \clockCounter_reg[0]_i_1_n_2\,
      CO(0) => \clockCounter_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \clockCounter[0]_i_2_n_0\,
      DI(2) => \clockCounter[0]_i_3_n_0\,
      DI(1) => \clockCounter[0]_i_4_n_0\,
      DI(0) => \clockCounter[0]_i_5_n_0\,
      O(3) => \clockCounter_reg[0]_i_1_n_4\,
      O(2) => \clockCounter_reg[0]_i_1_n_5\,
      O(1) => \clockCounter_reg[0]_i_1_n_6\,
      O(0) => \clockCounter_reg[0]_i_1_n_7\,
      S(3) => \clockCounter[0]_i_6_n_0\,
      S(2) => \clockCounter[0]_i_7_n_0\,
      S(1) => \clockCounter[0]_i_8_n_0\,
      S(0) => \clockCounter[0]_i_9_n_0\
    );
\clockCounter_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => reset,
      D => \clockCounter_reg[8]_i_1_n_5\,
      Q => clockCounter_reg(10)
    );
\clockCounter_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => reset,
      D => \clockCounter_reg[8]_i_1_n_4\,
      Q => clockCounter_reg(11)
    );
\clockCounter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => reset,
      D => \clockCounter_reg[0]_i_1_n_6\,
      Q => clockCounter_reg(1)
    );
\clockCounter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => reset,
      D => \clockCounter_reg[0]_i_1_n_5\,
      Q => clockCounter_reg(2)
    );
\clockCounter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => reset,
      D => \clockCounter_reg[0]_i_1_n_4\,
      Q => clockCounter_reg(3)
    );
\clockCounter_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => reset,
      D => \clockCounter_reg[4]_i_1_n_7\,
      Q => clockCounter_reg(4)
    );
\clockCounter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \clockCounter_reg[0]_i_1_n_0\,
      CO(3) => \clockCounter_reg[4]_i_1_n_0\,
      CO(2) => \clockCounter_reg[4]_i_1_n_1\,
      CO(1) => \clockCounter_reg[4]_i_1_n_2\,
      CO(0) => \clockCounter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \clockCounter[4]_i_2_n_0\,
      DI(2) => \clockCounter[4]_i_3_n_0\,
      DI(1) => \clockCounter[4]_i_4_n_0\,
      DI(0) => \clockCounter[4]_i_5_n_0\,
      O(3) => \clockCounter_reg[4]_i_1_n_4\,
      O(2) => \clockCounter_reg[4]_i_1_n_5\,
      O(1) => \clockCounter_reg[4]_i_1_n_6\,
      O(0) => \clockCounter_reg[4]_i_1_n_7\,
      S(3) => \clockCounter[4]_i_6_n_0\,
      S(2) => \clockCounter[4]_i_7_n_0\,
      S(1) => \clockCounter[4]_i_8_n_0\,
      S(0) => \clockCounter[4]_i_9_n_0\
    );
\clockCounter_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => reset,
      D => \clockCounter_reg[4]_i_1_n_6\,
      Q => clockCounter_reg(5)
    );
\clockCounter_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => reset,
      D => \clockCounter_reg[4]_i_1_n_5\,
      Q => clockCounter_reg(6)
    );
\clockCounter_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => reset,
      D => \clockCounter_reg[4]_i_1_n_4\,
      Q => clockCounter_reg(7)
    );
\clockCounter_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => reset,
      D => \clockCounter_reg[8]_i_1_n_7\,
      Q => clockCounter_reg(8)
    );
\clockCounter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \clockCounter_reg[4]_i_1_n_0\,
      CO(3) => \NLW_clockCounter_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \clockCounter_reg[8]_i_1_n_1\,
      CO(1) => \clockCounter_reg[8]_i_1_n_2\,
      CO(0) => \clockCounter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \clockCounter[8]_i_2_n_0\,
      DI(1) => \clockCounter[8]_i_3_n_0\,
      DI(0) => \clockCounter[8]_i_4_n_0\,
      O(3) => \clockCounter_reg[8]_i_1_n_4\,
      O(2) => \clockCounter_reg[8]_i_1_n_5\,
      O(1) => \clockCounter_reg[8]_i_1_n_6\,
      O(0) => \clockCounter_reg[8]_i_1_n_7\,
      S(3) => \clockCounter[8]_i_5_n_0\,
      S(2) => \clockCounter[8]_i_6_n_0\,
      S(1) => \clockCounter[8]_i_7_n_0\,
      S(0) => \clockCounter[8]_i_8_n_0\
    );
\clockCounter_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sel,
      CLR => reset,
      D => \clockCounter_reg[8]_i_1_n_6\,
      Q => clockCounter_reg(9)
    );
\io_apb_PRDATA[0]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888888F8"
    )
        port map (
      I0 => TRISE(0),
      I1 => \io_apb_PRDATA[0]_INST_0_i_22\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_48_n_0\,
      I3 => io_apb_PADDR(4),
      I4 => io_apb_PADDR(5),
      I5 => io_apb_PADDR(0),
      O => \io_apb_PRDATA[0]_INST_0_i_40_n_0\
    );
\io_apb_PRDATA[0]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \SR1_reg_n_0_[0]\,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[0]_INST_0_i_41_n_0\
    );
\io_apb_PRDATA[0]_INST_0_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => io_apb_PADDR(2),
      I2 => CCR(0),
      O => \io_apb_PRDATA[0]_INST_0_i_42_n_0\
    );
\io_apb_PRDATA[0]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_6_in(0),
      I1 => OAR2(0),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => sel,
      I5 => \OAR1_reg_n_0_[0]\,
      O => \io_apb_PRDATA[0]_INST_0_i_48_n_0\
    );
\io_apb_PRDATA[10]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888888F8"
    )
        port map (
      I0 => TRISE(10),
      I1 => \io_apb_PRDATA[0]_INST_0_i_22\,
      I2 => \io_apb_PRDATA[10]_INST_0_i_36_n_0\,
      I3 => io_apb_PADDR(4),
      I4 => io_apb_PADDR(5),
      I5 => io_apb_PADDR(0),
      O => \io_apb_PRDATA[10]_INST_0_i_23_n_0\
    );
\io_apb_PRDATA[10]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => RXNE,
      I1 => io_apb_PWRITE,
      I2 => io_apb_PENABLE,
      I3 => io_apb_PADDR(6),
      I4 => io_apb_decoder_io_output_PSEL(0),
      I5 => \io_apb_PRDATA[10]_INST_0_i_22\,
      O => \io_apb_PRDATA[10]_INST_0_i_35_n_0\
    );
\io_apb_PRDATA[10]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_6_in(10),
      I1 => OAR2(10),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => \CR1_reg_n_0_[10]\,
      I5 => OAR1(10),
      O => \io_apb_PRDATA[10]_INST_0_i_36_n_0\
    );
\io_apb_PRDATA[11]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => CR2(11),
      I1 => OAR2(11),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => \CR1_reg_n_0_[11]\,
      I5 => OAR1(11),
      O => \io_apb_PRDATA[11]_INST_0_i_33_n_0\
    );
\io_apb_PRDATA[12]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => CR2(12),
      I1 => OAR2(12),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => \CR1_reg_n_0_[12]\,
      I5 => OAR1(12),
      O => \io_apb_PRDATA[12]_INST_0_i_28_n_0\
    );
\io_apb_PRDATA[13]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => CR2(13),
      I1 => OAR2(13),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => \CR1_reg_n_0_[13]\,
      I5 => OAR1(13),
      O => \io_apb_PRDATA[13]_INST_0_i_28_n_0\
    );
\io_apb_PRDATA[14]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => CR2(14),
      I1 => OAR2(14),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => \CR1_reg_n_0_[14]\,
      I5 => OAR1(14),
      O => \io_apb_PRDATA[14]_INST_0_i_28_n_0\
    );
\io_apb_PRDATA[15]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => CR2(15),
      I1 => OAR2(15),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => \CR1_reg_n_0_[15]\,
      I5 => ADDMODE,
      O => \io_apb_PRDATA[15]_INST_0_i_39_n_0\
    );
\io_apb_PRDATA[15]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => RXNE,
      I1 => io_apb_PWRITE,
      I2 => io_apb_PENABLE,
      I3 => \io_apb_PRDATA[15]_INST_0_i_26_0\(0),
      I4 => \io_apb_PRDATA[15]_INST_0_i_26\,
      I5 => \io_apb_PRDATA[10]_INST_0_i_22\,
      O => \io_apb_PRDATA[15]_INST_0_i_40_n_0\
    );
\io_apb_PRDATA[1]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888888F8"
    )
        port map (
      I0 => TRISE(1),
      I1 => \io_apb_PRDATA[0]_INST_0_i_22\,
      I2 => \io_apb_PRDATA[1]_INST_0_i_41_n_0\,
      I3 => io_apb_PADDR(4),
      I4 => io_apb_PADDR(5),
      I5 => io_apb_PADDR(0),
      O => \TRISE_reg[1]_0\
    );
\io_apb_PRDATA[1]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_6_in(1),
      I1 => OAR2(1),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => \CR1_reg_n_0_[1]\,
      I5 => \OAR1_reg_n_0_[1]\,
      O => \io_apb_PRDATA[1]_INST_0_i_41_n_0\
    );
\io_apb_PRDATA[1]_INST_0_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => CCR(1),
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(2),
      I3 => ADDR,
      O => \io_apb_PRDATA[1]_INST_0_i_42_n_0\
    );
\io_apb_PRDATA[2]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888888F8"
    )
        port map (
      I0 => TRISE(2),
      I1 => \io_apb_PRDATA[0]_INST_0_i_22\,
      I2 => \io_apb_PRDATA[2]_INST_0_i_47_n_0\,
      I3 => io_apb_PADDR(4),
      I4 => io_apb_PADDR(5),
      I5 => io_apb_PADDR(0),
      O => \io_apb_PRDATA[2]_INST_0_i_39_n_0\
    );
\io_apb_PRDATA[2]_INST_0_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => BTF,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[2]_INST_0_i_40_n_0\
    );
\io_apb_PRDATA[2]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => io_apb_PADDR(2),
      I2 => CCR(2),
      O => \io_apb_PRDATA[2]_INST_0_i_41_n_0\
    );
\io_apb_PRDATA[2]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_6_in(2),
      I1 => OAR2(2),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => \CR1_reg_n_0_[2]\,
      I5 => \OAR1_reg_n_0_[2]\,
      O => \io_apb_PRDATA[2]_INST_0_i_47_n_0\
    );
\io_apb_PRDATA[3]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_6_in(3),
      I1 => OAR2(3),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => \CR1_reg_n_0_[3]\,
      I5 => \OAR1_reg_n_0_[3]\,
      O => \io_apb_PRDATA[3]_INST_0_i_37_n_0\
    );
\io_apb_PRDATA[4]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888888F8"
    )
        port map (
      I0 => TRISE(4),
      I1 => \io_apb_PRDATA[0]_INST_0_i_22\,
      I2 => \io_apb_PRDATA[4]_INST_0_i_46_n_0\,
      I3 => io_apb_PADDR(4),
      I4 => io_apb_PADDR(5),
      I5 => io_apb_PADDR(0),
      O => \io_apb_PRDATA[4]_INST_0_i_38_n_0\
    );
\io_apb_PRDATA[4]_INST_0_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => STOPF,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[4]_INST_0_i_39_n_0\
    );
\io_apb_PRDATA[4]_INST_0_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => io_apb_PADDR(2),
      I2 => CCR(4),
      O => \io_apb_PRDATA[4]_INST_0_i_40_n_0\
    );
\io_apb_PRDATA[4]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_6_in(4),
      I1 => OAR2(4),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => \CR1_reg_n_0_[4]\,
      I5 => \OAR1_reg_n_0_[4]\,
      O => \io_apb_PRDATA[4]_INST_0_i_46_n_0\
    );
\io_apb_PRDATA[5]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_6_in(5),
      I1 => OAR2(5),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => \CR1_reg_n_0_[5]\,
      I5 => \OAR1_reg_n_0_[5]\,
      O => \io_apb_PRDATA[5]_INST_0_i_37_n_0\
    );
\io_apb_PRDATA[6]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888888F8"
    )
        port map (
      I0 => TRISE(6),
      I1 => \io_apb_PRDATA[0]_INST_0_i_22\,
      I2 => \io_apb_PRDATA[6]_INST_0_i_47_n_0\,
      I3 => io_apb_PADDR(4),
      I4 => io_apb_PADDR(5),
      I5 => io_apb_PADDR(0),
      O => \io_apb_PRDATA[6]_INST_0_i_38_n_0\
    );
\io_apb_PRDATA[6]_INST_0_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => CCR(6),
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(2),
      I3 => RXNE,
      O => \io_apb_PRDATA[6]_INST_0_i_39_n_0\
    );
\io_apb_PRDATA[6]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_6_in(6),
      I1 => OAR2(6),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => \CR1_reg_n_0_[6]\,
      I5 => \OAR1_reg_n_0_[6]\,
      O => \io_apb_PRDATA[6]_INST_0_i_47_n_0\
    );
\io_apb_PRDATA[7]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888888F8"
    )
        port map (
      I0 => TRISE(7),
      I1 => \io_apb_PRDATA[0]_INST_0_i_22\,
      I2 => \io_apb_PRDATA[7]_INST_0_i_48_n_0\,
      I3 => io_apb_PADDR(4),
      I4 => io_apb_PADDR(5),
      I5 => io_apb_PADDR(0),
      O => \io_apb_PRDATA[7]_INST_0_i_38_n_0\
    );
\io_apb_PRDATA[7]_INST_0_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => TXE,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[7]_INST_0_i_39_n_0\
    );
\io_apb_PRDATA[7]_INST_0_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => io_apb_PADDR(2),
      I2 => CCR(7),
      O => \io_apb_PRDATA[7]_INST_0_i_40_n_0\
    );
\io_apb_PRDATA[7]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_6_in(7),
      I1 => OAR2(7),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => \CR1_reg_n_0_[7]\,
      I5 => \OAR1_reg_n_0_[7]\,
      O => \io_apb_PRDATA[7]_INST_0_i_48_n_0\
    );
\io_apb_PRDATA[8]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_6_in(8),
      I1 => OAR2(8),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => \CR1_reg_n_0_[8]\,
      I5 => \OAR1_reg_n_0_[8]\,
      O => \io_apb_PRDATA[8]_INST_0_i_40_n_0\
    );
\io_apb_PRDATA[9]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_6_in(9),
      I1 => OAR2(9),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => STOP,
      I5 => \OAR1_reg_n_0_[9]\,
      O => \io_apb_PRDATA[9]_INST_0_i_32_n_0\
    );
\io_gpio_write[20]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFCCF0AA00CCF0"
    )
        port map (
      I0 => \io_gpio_write[20]_INST_0_i_14_n_0\,
      I1 => \io_gpio_write[20]_INST_0_i_15_n_0\,
      I2 => \io_gpio_write[20]_INST_0_i_16_n_0\,
      I3 => \bitCounter_reg_n_0_[1]\,
      I4 => \bitCounter_reg_n_0_[2]\,
      I5 => \io_gpio_write[20]_INST_0_i_17_n_0\,
      O => \io_gpio_write[20]_INST_0_i_10_n_0\
    );
\io_gpio_write[20]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \io_gpio_write[20]_INST_0_i_17_n_0\,
      I1 => \io_gpio_write[20]_INST_0_i_16_n_0\,
      I2 => \bitCounter_reg_n_0_[2]\,
      I3 => \bitCounter_reg_n_0_[1]\,
      I4 => \io_gpio_write[20]_INST_0_i_15_n_0\,
      I5 => \io_gpio_write[20]_INST_0_i_14_n_0\,
      O => \io_gpio_write[20]_INST_0_i_11_n_0\
    );
\io_gpio_write[20]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \txShiftReg_reg_n_0_[6]\,
      I1 => \txShiftReg_reg_n_0_[4]\,
      I2 => \bitCounter_reg_n_0_[1]\,
      I3 => \bitCounter_reg_n_0_[0]\,
      I4 => \txShiftReg_reg_n_0_[7]\,
      I5 => \txShiftReg_reg_n_0_[5]\,
      O => \io_gpio_write[20]_INST_0_i_12_n_0\
    );
\io_gpio_write[20]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \txShiftReg_reg_n_0_[14]\,
      I1 => \txShiftReg_reg_n_0_[12]\,
      I2 => \bitCounter_reg_n_0_[1]\,
      I3 => \bitCounter_reg_n_0_[0]\,
      I4 => \txShiftReg_reg_n_0_[15]\,
      I5 => \txShiftReg_reg_n_0_[13]\,
      O => \io_gpio_write[20]_INST_0_i_13_n_0\
    );
\io_gpio_write[20]_INST_0_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OAR1_reg_n_0_[2]\,
      I1 => \bitCounter_reg_n_0_[0]\,
      I2 => \OAR1_reg_n_0_[3]\,
      O => \io_gpio_write[20]_INST_0_i_14_n_0\
    );
\io_gpio_write[20]_INST_0_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OAR1_reg_n_0_[6]\,
      I1 => \bitCounter_reg_n_0_[0]\,
      I2 => \OAR1_reg_n_0_[7]\,
      O => \io_gpio_write[20]_INST_0_i_15_n_0\
    );
\io_gpio_write[20]_INST_0_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OAR1_reg_n_0_[0]\,
      I1 => \bitCounter_reg_n_0_[0]\,
      I2 => \OAR1_reg_n_0_[1]\,
      O => \io_gpio_write[20]_INST_0_i_16_n_0\
    );
\io_gpio_write[20]_INST_0_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OAR1_reg_n_0_[4]\,
      I1 => \bitCounter_reg_n_0_[0]\,
      I2 => \OAR1_reg_n_0_[5]\,
      O => \io_gpio_write[20]_INST_0_i_17_n_0\
    );
\io_gpio_write[20]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA0C000000000"
    )
        port map (
      I0 => \io_gpio_write[20]_INST_0_i_6_n_0\,
      I1 => \io_gpio_write[20]_INST_0_i_7_n_0\,
      I2 => \bitCounter_reg_n_0_[2]\,
      I3 => \bitCounter_reg_n_0_[3]\,
      I4 => \io_gpio_write[20]_INST_0_i_8_n_0\,
      I5 => \i2cState__0\(1),
      O => \io_gpio_write[20]_INST_0_i_2_n_0\
    );
\io_gpio_write[20]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0AAF0FFF0F0CC"
    )
        port map (
      I0 => \bitCounter_reg_n_0_[0]\,
      I1 => \io_gpio_write[20]_INST_0_i_9_n_0\,
      I2 => \io_gpio_write[20]_INST_0_i_10_n_0\,
      I3 => \bitCounter_reg_n_0_[3]\,
      I4 => \bitCounter_reg_n_0_[2]\,
      I5 => \bitCounter_reg_n_0_[1]\,
      O => \io_gpio_write[20]_INST_0_i_3_n_0\
    );
\io_gpio_write[20]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2AAA"
    )
        port map (
      I0 => \io_gpio_write[20]_INST_0_i_11_n_0\,
      I1 => \bitCounter_reg_n_0_[1]\,
      I2 => \bitCounter_reg_n_0_[0]\,
      I3 => \bitCounter_reg_n_0_[2]\,
      I4 => \bitCounter_reg_n_0_[3]\,
      O => \io_gpio_write[20]_INST_0_i_5_n_0\
    );
\io_gpio_write[20]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \txShiftReg_reg_n_0_[10]\,
      I1 => \txShiftReg_reg_n_0_[8]\,
      I2 => \bitCounter_reg_n_0_[1]\,
      I3 => \bitCounter_reg_n_0_[0]\,
      I4 => \txShiftReg_reg_n_0_[11]\,
      I5 => \txShiftReg_reg_n_0_[9]\,
      O => \io_gpio_write[20]_INST_0_i_6_n_0\
    );
\io_gpio_write[20]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \txShiftReg_reg_n_0_[2]\,
      I1 => \txShiftReg_reg_n_0_[0]\,
      I2 => \bitCounter_reg_n_0_[1]\,
      I3 => \bitCounter_reg_n_0_[0]\,
      I4 => \txShiftReg_reg_n_0_[3]\,
      I5 => \txShiftReg_reg_n_0_[1]\,
      O => \io_gpio_write[20]_INST_0_i_7_n_0\
    );
\io_gpio_write[20]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3210FFFFFFFFFFFF"
    )
        port map (
      I0 => \bitCounter_reg_n_0_[3]\,
      I1 => \bitCounter_reg_n_0_[2]\,
      I2 => \io_gpio_write[20]_INST_0_i_12_n_0\,
      I3 => \io_gpio_write[20]_INST_0_i_13_n_0\,
      I4 => \^clockcounter_reg[11]_0\,
      I5 => \i2cState__0\(2),
      O => \io_gpio_write[20]_INST_0_i_8_n_0\
    );
\io_gpio_write[20]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OAR1_reg_n_0_[8]\,
      I1 => \bitCounter_reg_n_0_[0]\,
      I2 => \OAR1_reg_n_0_[9]\,
      O => \io_gpio_write[20]_INST_0_i_9_n_0\
    );
\io_interrupt[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \io_interrupt[4]_INST_0_i_1_n_0\,
      I1 => \io_interrupt[4]_INST_0_i_2_n_0\,
      I2 => \io_interrupt[4]\,
      I3 => \io_interrupt[4]_0\,
      O => io_interrupt(0)
    );
\io_interrupt[4]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => p_6_in(9),
      I1 => \SR1_reg_n_0_[0]\,
      I2 => STOPF,
      I3 => BTF,
      I4 => ADDR,
      O => \io_interrupt[4]_INST_0_i_1_n_0\
    );
\io_interrupt[4]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF88888"
    )
        port map (
      I0 => p_6_in(8),
      I1 => AF,
      I2 => RXNE,
      I3 => TXE,
      I4 => p_6_in(10),
      O => \io_interrupt[4]_INST_0_i_2_n_0\
    );
rxFifo: entity work.sys_Apb3Periph_0_0_StreamFifo_4_19
     port map (
      AF => AF,
      Q(9 downto 2) => CCR(15 downto 8),
      Q(1) => CCR(5),
      Q(0) => CCR(3),
      SR2(0) => SR2(1),
      \SR2_reg[1]\ => \SR2_reg[1]_0\,
      clk => clk,
      clockCounter_reg(11 downto 0) => clockCounter_reg(11 downto 0),
      clockCounter_reg_11_sp_1 => \^clockcounter_reg[11]_0\,
      \i2cState__0\(2 downto 0) => \i2cState__0\(2 downto 0),
      io_apb_PADDR(6 downto 0) => io_apb_PADDR(6 downto 0),
      io_apb_PADDR_1_sp_1 => io_apb_PADDR_1_sn_1,
      io_apb_PADDR_4_sp_1 => io_apb_PADDR_4_sn_1,
      io_apb_PENABLE => io_apb_PENABLE,
      \io_apb_PRDATA[0]_INST_0_i_8\ => \io_apb_PRDATA[0]_INST_0_i_40_n_0\,
      \io_apb_PRDATA[0]_INST_0_i_8_0\ => \io_apb_PRDATA[0]_INST_0_i_41_n_0\,
      \io_apb_PRDATA[0]_INST_0_i_8_1\ => \io_apb_PRDATA[0]_INST_0_i_42_n_0\,
      \io_apb_PRDATA[10]_INST_0_i_3\ => \io_apb_PRDATA[10]_INST_0_i_23_n_0\,
      \io_apb_PRDATA[10]_INST_0_i_9_0\ => \io_apb_PRDATA[10]_INST_0_i_35_n_0\,
      \io_apb_PRDATA[11]_INST_0_i_9\ => \io_apb_PRDATA[11]_INST_0_i_33_n_0\,
      \io_apb_PRDATA[12]_INST_0_i_9\ => \io_apb_PRDATA[12]_INST_0_i_28_n_0\,
      \io_apb_PRDATA[13]_INST_0_i_9\ => \io_apb_PRDATA[13]_INST_0_i_28_n_0\,
      \io_apb_PRDATA[14]_INST_0_i_9\ => \io_apb_PRDATA[14]_INST_0_i_28_n_0\,
      \io_apb_PRDATA[15]_INST_0_i_12\ => \io_apb_PRDATA[15]_INST_0_i_40_n_0\,
      \io_apb_PRDATA[15]_INST_0_i_12_0\ => \CCR_reg[0]_0\,
      \io_apb_PRDATA[15]_INST_0_i_12_1\ => \io_apb_PRDATA[15]_INST_0_i_39_n_0\,
      \io_apb_PRDATA[1]_INST_0_i_8\ => \io_apb_PRDATA[1]_INST_0_i_8\,
      \io_apb_PRDATA[1]_INST_0_i_8_0\ => \io_apb_PRDATA[1]_INST_0_i_42_n_0\,
      \io_apb_PRDATA[2]_INST_0_i_8\ => \io_apb_PRDATA[2]_INST_0_i_39_n_0\,
      \io_apb_PRDATA[2]_INST_0_i_8_0\ => \io_apb_PRDATA[2]_INST_0_i_40_n_0\,
      \io_apb_PRDATA[2]_INST_0_i_8_1\ => \io_apb_PRDATA[2]_INST_0_i_41_n_0\,
      \io_apb_PRDATA[3]_INST_0_i_8\ => \io_apb_PRDATA[3]_INST_0_i_37_n_0\,
      \io_apb_PRDATA[3]_INST_0_i_8_0\ => \io_apb_PRDATA[15]_INST_0_i_26\,
      \io_apb_PRDATA[4]_INST_0_i_8\ => \io_apb_PRDATA[4]_INST_0_i_38_n_0\,
      \io_apb_PRDATA[4]_INST_0_i_8_0\ => \io_apb_PRDATA[4]_INST_0_i_39_n_0\,
      \io_apb_PRDATA[4]_INST_0_i_8_1\ => \io_apb_PRDATA[4]_INST_0_i_40_n_0\,
      \io_apb_PRDATA[5]_INST_0_i_8\ => \io_apb_PRDATA[5]_INST_0_i_37_n_0\,
      \io_apb_PRDATA[6]_INST_0_i_8\ => \io_apb_PRDATA[6]_INST_0_i_38_n_0\,
      \io_apb_PRDATA[6]_INST_0_i_8_0\ => \io_apb_PRDATA[6]_INST_0_i_39_n_0\,
      \io_apb_PRDATA[6]_INST_0_i_8_1\ => \io_apb_PRDATA[6]_INST_0_i_8\,
      \io_apb_PRDATA[7]_INST_0_i_8\ => \io_apb_PRDATA[7]_INST_0_i_38_n_0\,
      \io_apb_PRDATA[7]_INST_0_i_8_0\ => \io_apb_PRDATA[7]_INST_0_i_39_n_0\,
      \io_apb_PRDATA[7]_INST_0_i_8_1\ => \io_apb_PRDATA[7]_INST_0_i_40_n_0\,
      \io_apb_PRDATA[8]_INST_0_i_8\ => \io_apb_PRDATA[8]_INST_0_i_40_n_0\,
      \io_apb_PRDATA[9]_INST_0_i_9\ => \io_apb_PRDATA[9]_INST_0_i_32_n_0\,
      io_apb_PWRITE => io_apb_PWRITE,
      io_apb_decoder_io_output_PSEL(0) => io_apb_decoder_io_output_PSEL(0),
      \logic_pop_sync_popReg_reg[0]_0\(0) => RXNE,
      \logic_ptr_push_reg[0]_0\(3) => \bitCounter_reg_n_0_[3]\,
      \logic_ptr_push_reg[0]_0\(2) => \bitCounter_reg_n_0_[2]\,
      \logic_ptr_push_reg[0]_0\(1) => \bitCounter_reg_n_0_[1]\,
      \logic_ptr_push_reg[0]_0\(0) => \bitCounter_reg_n_0_[0]\,
      \logic_ram_spinal_port1_reg[0]_0\ => \logic_ram_spinal_port1_reg[0]\,
      \logic_ram_spinal_port1_reg[11]_0\ => \logic_ram_spinal_port1_reg[11]\,
      \logic_ram_spinal_port1_reg[12]_0\ => \logic_ram_spinal_port1_reg[12]\,
      \logic_ram_spinal_port1_reg[13]_0\ => \logic_ram_spinal_port1_reg[13]\,
      \logic_ram_spinal_port1_reg[13]_1\(15 downto 0) => rxShiftReg(15 downto 0),
      \logic_ram_spinal_port1_reg[14]_0\ => \logic_ram_spinal_port1_reg[14]\,
      \logic_ram_spinal_port1_reg[15]_0\ => \logic_ram_spinal_port1_reg[15]\,
      \logic_ram_spinal_port1_reg[2]_0\ => \logic_ram_spinal_port1_reg[2]\,
      \logic_ram_spinal_port1_reg[3]_0\ => \logic_ram_spinal_port1_reg[3]\,
      \logic_ram_spinal_port1_reg[4]_0\ => \logic_ram_spinal_port1_reg[4]\,
      \logic_ram_spinal_port1_reg[5]_0\ => \logic_ram_spinal_port1_reg[5]\,
      \logic_ram_spinal_port1_reg[6]_0\ => \logic_ram_spinal_port1_reg[6]\,
      \logic_ram_spinal_port1_reg[7]_0\ => \logic_ram_spinal_port1_reg[7]\,
      \logic_ram_spinal_port1_reg[8]_0\ => \logic_ram_spinal_port1_reg[8]\,
      \logic_ram_spinal_port1_reg[9]_0\ => \logic_ram_spinal_port1_reg[9]\,
      reset => reset,
      rxFifo_io_pop_valid => rxFifo_io_pop_valid,
      selIndex => selIndex,
      when_apb3i2c_l175 => when_apb3i2c_l175
    );
\rxShiftReg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^clockcounter_reg[11]_0\,
      I1 => \i2cState__0\(0),
      I2 => \i2cState__0\(1),
      I3 => \i2cState__0\(2),
      O => rxShiftReg_0
    );
\rxShiftReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rxShiftReg_0,
      CLR => reset,
      D => io_gpio_read(0),
      Q => rxShiftReg(0)
    );
\rxShiftReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rxShiftReg_0,
      CLR => reset,
      D => rxShiftReg(9),
      Q => rxShiftReg(10)
    );
\rxShiftReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rxShiftReg_0,
      CLR => reset,
      D => rxShiftReg(10),
      Q => rxShiftReg(11)
    );
\rxShiftReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rxShiftReg_0,
      CLR => reset,
      D => rxShiftReg(11),
      Q => rxShiftReg(12)
    );
\rxShiftReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rxShiftReg_0,
      CLR => reset,
      D => rxShiftReg(12),
      Q => rxShiftReg(13)
    );
\rxShiftReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rxShiftReg_0,
      CLR => reset,
      D => rxShiftReg(13),
      Q => rxShiftReg(14)
    );
\rxShiftReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rxShiftReg_0,
      CLR => reset,
      D => rxShiftReg(14),
      Q => rxShiftReg(15)
    );
\rxShiftReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rxShiftReg_0,
      CLR => reset,
      D => rxShiftReg(0),
      Q => rxShiftReg(1)
    );
\rxShiftReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rxShiftReg_0,
      CLR => reset,
      D => rxShiftReg(1),
      Q => rxShiftReg(2)
    );
\rxShiftReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rxShiftReg_0,
      CLR => reset,
      D => rxShiftReg(2),
      Q => rxShiftReg(3)
    );
\rxShiftReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rxShiftReg_0,
      CLR => reset,
      D => rxShiftReg(3),
      Q => rxShiftReg(4)
    );
\rxShiftReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rxShiftReg_0,
      CLR => reset,
      D => rxShiftReg(4),
      Q => rxShiftReg(5)
    );
\rxShiftReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rxShiftReg_0,
      CLR => reset,
      D => rxShiftReg(5),
      Q => rxShiftReg(6)
    );
\rxShiftReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rxShiftReg_0,
      CLR => reset,
      D => rxShiftReg(6),
      Q => rxShiftReg(7)
    );
\rxShiftReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rxShiftReg_0,
      CLR => reset,
      D => rxShiftReg(7),
      Q => rxShiftReg(8)
    );
\rxShiftReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rxShiftReg_0,
      CLR => reset,
      D => rxShiftReg(8),
      Q => rxShiftReg(9)
    );
txFifo: entity work.sys_Apb3Periph_0_0_StreamFifo_4_20
     port map (
      \CR1_reg[9]\ => txFifo_n_5,
      E(0) => bitCounter,
      \FSM_sequential_i2cState_reg[0]\ => \FSM_sequential_i2cState[0]_i_2_n_0\,
      \FSM_sequential_i2cState_reg[1]\(0) => txFifo_io_pop_ready,
      \FSM_sequential_i2cState_reg[1]_0\(0) => STOP,
      \FSM_sequential_i2cState_reg[2]\ => txFifo_n_4,
      \FSM_sequential_i2cState_reg[2]_0\ => txFifo_n_6,
      \FSM_sequential_i2cState_reg[2]_1\ => \FSM_sequential_i2cState[2]_i_2_n_0\,
      \FSM_sequential_i2cState_reg[2]_2\ => \FSM_sequential_i2cState[2]_i_4_n_0\,
      Q(0) => Q(0),
      \bitCounter_reg[0]\ => \^clockcounter_reg[11]_0\,
      \bitCounter_reg[0]_0\ => \bitCounter[3]_i_3_n_0\,
      clk => clk,
      \ctrl_doWrite__0\ => \ctrl_doWrite__0\,
      \i2cState__0\(2 downto 0) => \i2cState__0\(2 downto 0),
      io_apb_PADDR(0) => io_apb_PADDR(6),
      io_apb_PENABLE => io_apb_PENABLE,
      io_apb_PWDATA(15 downto 0) => io_apb_PWDATA(15 downto 0),
      io_apb_PWRITE => io_apb_PWRITE,
      io_apb_decoder_io_output_PSEL(0) => io_apb_decoder_io_output_PSEL(0),
      io_gpio_write(0) => io_gpio_write(0),
      \io_gpio_write[20]\ => \io_gpio_write[20]_INST_0_i_2_n_0\,
      \io_gpio_write[20]_0\(0) => \io_gpio_write[20]\(0),
      \io_gpio_write[20]_1\ => \io_gpio_write[20]_INST_0_i_3_n_0\,
      \io_gpio_write[20]_2\(0) => ADDMODE,
      \io_gpio_write[20]_3\ => \io_gpio_write[20]_INST_0_i_5_n_0\,
      \io_gpio_write[20]_INST_0_i_1_0\(0) => \txShiftReg_reg_n_0_[7]\,
      \logic_ptr_push_reg[0]_0\(0) => TXE,
      \logic_ptr_push_reg[0]_1\ => io_apb_PADDR_4_sn_1,
      \logic_ram_spinal_port1_reg[15]_0\(15 downto 0) => logic_ram_spinal_port1(15 downto 0),
      reset => reset,
      when_apb3i2c_l175 => when_apb3i2c_l175
    );
\txShiftReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_io_pop_ready,
      CLR => reset,
      D => logic_ram_spinal_port1(0),
      Q => \txShiftReg_reg_n_0_[0]\
    );
\txShiftReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_io_pop_ready,
      CLR => reset,
      D => logic_ram_spinal_port1(10),
      Q => \txShiftReg_reg_n_0_[10]\
    );
\txShiftReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_io_pop_ready,
      CLR => reset,
      D => logic_ram_spinal_port1(11),
      Q => \txShiftReg_reg_n_0_[11]\
    );
\txShiftReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_io_pop_ready,
      CLR => reset,
      D => logic_ram_spinal_port1(12),
      Q => \txShiftReg_reg_n_0_[12]\
    );
\txShiftReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_io_pop_ready,
      CLR => reset,
      D => logic_ram_spinal_port1(13),
      Q => \txShiftReg_reg_n_0_[13]\
    );
\txShiftReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_io_pop_ready,
      CLR => reset,
      D => logic_ram_spinal_port1(14),
      Q => \txShiftReg_reg_n_0_[14]\
    );
\txShiftReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_io_pop_ready,
      CLR => reset,
      D => logic_ram_spinal_port1(15),
      Q => \txShiftReg_reg_n_0_[15]\
    );
\txShiftReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_io_pop_ready,
      CLR => reset,
      D => logic_ram_spinal_port1(1),
      Q => \txShiftReg_reg_n_0_[1]\
    );
\txShiftReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_io_pop_ready,
      CLR => reset,
      D => logic_ram_spinal_port1(2),
      Q => \txShiftReg_reg_n_0_[2]\
    );
\txShiftReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_io_pop_ready,
      CLR => reset,
      D => logic_ram_spinal_port1(3),
      Q => \txShiftReg_reg_n_0_[3]\
    );
\txShiftReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_io_pop_ready,
      CLR => reset,
      D => logic_ram_spinal_port1(4),
      Q => \txShiftReg_reg_n_0_[4]\
    );
\txShiftReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_io_pop_ready,
      CLR => reset,
      D => logic_ram_spinal_port1(5),
      Q => \txShiftReg_reg_n_0_[5]\
    );
\txShiftReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_io_pop_ready,
      CLR => reset,
      D => logic_ram_spinal_port1(6),
      Q => \txShiftReg_reg_n_0_[6]\
    );
\txShiftReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_io_pop_ready,
      CLR => reset,
      D => logic_ram_spinal_port1(7),
      Q => \txShiftReg_reg_n_0_[7]\
    );
\txShiftReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_io_pop_ready,
      CLR => reset,
      D => logic_ram_spinal_port1(8),
      Q => \txShiftReg_reg_n_0_[8]\
    );
\txShiftReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_io_pop_ready,
      CLR => reset,
      D => logic_ram_spinal_port1(9),
      Q => \txShiftReg_reg_n_0_[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_Apb3I2c_15 is
  port (
    io_gpio_write : out STD_LOGIC_VECTOR ( 0 to 0 );
    io_apb_decoder_io_output_PSEL_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    i2cCtrl_io_apb_PRDATA : out STD_LOGIC_VECTOR ( 8 downto 0 );
    io_apb_PADDR_1_sp_1 : out STD_LOGIC;
    \io_apb_PADDR[1]_0\ : out STD_LOGIC;
    \io_apb_PADDR[1]_1\ : out STD_LOGIC;
    \io_apb_PADDR[1]_2\ : out STD_LOGIC;
    \io_apb_PADDR[1]_3\ : out STD_LOGIC;
    \io_apb_PADDR[1]_4\ : out STD_LOGIC;
    \clockCounter_reg[11]_0\ : out STD_LOGIC;
    io_apb_decoder_io_output_PSEL : out STD_LOGIC_VECTOR ( 0 to 0 );
    \io_apb_PADDR[1]_5\ : out STD_LOGIC;
    \CR2_reg[9]_0\ : out STD_LOGIC;
    \CR2_reg[8]_0\ : out STD_LOGIC;
    \TRISE_reg[9]_0\ : out STD_LOGIC;
    \TRISE_reg[11]_0\ : out STD_LOGIC;
    \TRISE_reg[12]_0\ : out STD_LOGIC;
    \TRISE_reg[13]_0\ : out STD_LOGIC;
    \TRISE_reg[14]_0\ : out STD_LOGIC;
    \TRISE_reg[15]_0\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    \io_gpio_write[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \logic_pop_sync_popReg_reg[0]\ : in STD_LOGIC;
    io_apb_PENABLE : in STD_LOGIC;
    io_apb_PWRITE : in STD_LOGIC;
    io_apb_PWDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \io_apb_PRDATA[6]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[6]_INST_0_i_3_0\ : in STD_LOGIC;
    selIndex : in STD_LOGIC;
    io_apb_PADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \io_apb_PRDATA[0]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[1]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[1]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[2]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[4]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[7]_INST_0_i_3\ : in STD_LOGIC;
    \CR1_reg[0]_0\ : in STD_LOGIC;
    \io_apb_PRDATA[3]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[5]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[8]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[9]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[11]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[12]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[13]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[14]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_3\ : in STD_LOGIC;
    io_gpio_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    \TRISE_reg[0]_0\ : in STD_LOGIC;
    \OAR1_reg[0]_0\ : in STD_LOGIC;
    \CCR_reg[0]_0\ : in STD_LOGIC;
    \CR2_reg[0]_0\ : in STD_LOGIC;
    \io_apb_PRDATA[1]_INST_0_i_8\ : in STD_LOGIC;
    \io_apb_PRDATA[10]_INST_0_i_20\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_25\ : in STD_LOGIC;
    io_apb_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    \io_apb_PRDATA[15]_INST_0_i_3_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \io_apb_PRDATA[0]_INST_0_i_8\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_Apb3Periph_0_0_Apb3I2c_15 : entity is "Apb3I2c";
end sys_Apb3Periph_0_0_Apb3I2c_15;

architecture STRUCTURE of sys_Apb3Periph_0_0_Apb3I2c_15 is
  signal ADDMODE : STD_LOGIC;
  signal ADDR : STD_LOGIC;
  signal AF : STD_LOGIC;
  signal BTF : STD_LOGIC;
  signal CCR : STD_LOGIC;
  signal \CCR_reg_n_0_[0]\ : STD_LOGIC;
  signal \CCR_reg_n_0_[10]\ : STD_LOGIC;
  signal \CCR_reg_n_0_[11]\ : STD_LOGIC;
  signal \CCR_reg_n_0_[12]\ : STD_LOGIC;
  signal \CCR_reg_n_0_[13]\ : STD_LOGIC;
  signal \CCR_reg_n_0_[14]\ : STD_LOGIC;
  signal \CCR_reg_n_0_[15]\ : STD_LOGIC;
  signal \CCR_reg_n_0_[1]\ : STD_LOGIC;
  signal \CCR_reg_n_0_[2]\ : STD_LOGIC;
  signal \CCR_reg_n_0_[3]\ : STD_LOGIC;
  signal \CCR_reg_n_0_[4]\ : STD_LOGIC;
  signal \CCR_reg_n_0_[5]\ : STD_LOGIC;
  signal \CCR_reg_n_0_[6]\ : STD_LOGIC;
  signal \CCR_reg_n_0_[7]\ : STD_LOGIC;
  signal \CCR_reg_n_0_[8]\ : STD_LOGIC;
  signal \CCR_reg_n_0_[9]\ : STD_LOGIC;
  signal CR1 : STD_LOGIC;
  signal \CR1_reg_n_0_[0]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[10]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[11]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[12]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[13]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[14]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[15]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[1]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[2]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[3]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[4]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[5]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[6]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[7]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[8]\ : STD_LOGIC;
  signal CR2 : STD_LOGIC;
  signal \CR2__0\ : STD_LOGIC_VECTOR ( 15 downto 11 );
  signal \FSM_sequential_i2cState[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_i2cState[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_i2cState[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_i2cState[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_i2cState[2]_i_6__0_n_0\ : STD_LOGIC;
  signal OAR1 : STD_LOGIC;
  signal \OAR1__0\ : STD_LOGIC_VECTOR ( 14 downto 10 );
  signal \OAR1_reg_n_0_[0]\ : STD_LOGIC;
  signal \OAR1_reg_n_0_[1]\ : STD_LOGIC;
  signal \OAR1_reg_n_0_[2]\ : STD_LOGIC;
  signal \OAR1_reg_n_0_[3]\ : STD_LOGIC;
  signal \OAR1_reg_n_0_[4]\ : STD_LOGIC;
  signal \OAR1_reg_n_0_[5]\ : STD_LOGIC;
  signal \OAR1_reg_n_0_[6]\ : STD_LOGIC;
  signal \OAR1_reg_n_0_[7]\ : STD_LOGIC;
  signal \OAR1_reg_n_0_[8]\ : STD_LOGIC;
  signal \OAR1_reg_n_0_[9]\ : STD_LOGIC;
  signal OAR2 : STD_LOGIC;
  signal \OAR2_reg_n_0_[0]\ : STD_LOGIC;
  signal \OAR2_reg_n_0_[10]\ : STD_LOGIC;
  signal \OAR2_reg_n_0_[11]\ : STD_LOGIC;
  signal \OAR2_reg_n_0_[12]\ : STD_LOGIC;
  signal \OAR2_reg_n_0_[13]\ : STD_LOGIC;
  signal \OAR2_reg_n_0_[14]\ : STD_LOGIC;
  signal \OAR2_reg_n_0_[15]\ : STD_LOGIC;
  signal \OAR2_reg_n_0_[1]\ : STD_LOGIC;
  signal \OAR2_reg_n_0_[2]\ : STD_LOGIC;
  signal \OAR2_reg_n_0_[3]\ : STD_LOGIC;
  signal \OAR2_reg_n_0_[4]\ : STD_LOGIC;
  signal \OAR2_reg_n_0_[5]\ : STD_LOGIC;
  signal \OAR2_reg_n_0_[6]\ : STD_LOGIC;
  signal \OAR2_reg_n_0_[7]\ : STD_LOGIC;
  signal \OAR2_reg_n_0_[8]\ : STD_LOGIC;
  signal \OAR2_reg_n_0_[9]\ : STD_LOGIC;
  signal RXNE : STD_LOGIC;
  signal SR13_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SR1[0]_i_1_n_0\ : STD_LOGIC;
  signal \SR1[10]_i_1_n_0\ : STD_LOGIC;
  signal \SR1[1]_i_1_n_0\ : STD_LOGIC;
  signal \SR1[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \SR1[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \SR1[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \SR1[2]_i_1_n_0\ : STD_LOGIC;
  signal \SR1[4]_i_1_n_0\ : STD_LOGIC;
  signal \SR1_reg_n_0_[0]\ : STD_LOGIC;
  signal \SR2[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \SR2_reg_n_0_[1]\ : STD_LOGIC;
  signal STOP : STD_LOGIC;
  signal STOPF : STD_LOGIC;
  signal TRISE : STD_LOGIC;
  signal \TRISE_reg_n_0_[0]\ : STD_LOGIC;
  signal \TRISE_reg_n_0_[10]\ : STD_LOGIC;
  signal \TRISE_reg_n_0_[11]\ : STD_LOGIC;
  signal \TRISE_reg_n_0_[12]\ : STD_LOGIC;
  signal \TRISE_reg_n_0_[13]\ : STD_LOGIC;
  signal \TRISE_reg_n_0_[14]\ : STD_LOGIC;
  signal \TRISE_reg_n_0_[15]\ : STD_LOGIC;
  signal \TRISE_reg_n_0_[1]\ : STD_LOGIC;
  signal \TRISE_reg_n_0_[2]\ : STD_LOGIC;
  signal \TRISE_reg_n_0_[3]\ : STD_LOGIC;
  signal \TRISE_reg_n_0_[4]\ : STD_LOGIC;
  signal \TRISE_reg_n_0_[5]\ : STD_LOGIC;
  signal \TRISE_reg_n_0_[6]\ : STD_LOGIC;
  signal \TRISE_reg_n_0_[7]\ : STD_LOGIC;
  signal \TRISE_reg_n_0_[8]\ : STD_LOGIC;
  signal \TRISE_reg_n_0_[9]\ : STD_LOGIC;
  signal TXE : STD_LOGIC;
  signal bitCounter : STD_LOGIC;
  signal \bitCounter[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \bitCounter[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \bitCounter[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \bitCounter[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \bitCounter[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \bitCounter[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \bitCounter[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \bitCounter_reg_n_0_[0]\ : STD_LOGIC;
  signal \bitCounter_reg_n_0_[1]\ : STD_LOGIC;
  signal \bitCounter_reg_n_0_[2]\ : STD_LOGIC;
  signal \bitCounter_reg_n_0_[3]\ : STD_LOGIC;
  signal \clockCounter[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \clockCounter[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \clockCounter[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \clockCounter[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \clockCounter[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \clockCounter[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \clockCounter[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \clockCounter[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \clockCounter[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \clockCounter[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \clockCounter[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \clockCounter[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \clockCounter[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \clockCounter[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \clockCounter[4]_i_8__0_n_0\ : STD_LOGIC;
  signal \clockCounter[4]_i_9__0_n_0\ : STD_LOGIC;
  signal \clockCounter[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \clockCounter[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \clockCounter[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \clockCounter[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \clockCounter[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \clockCounter[8]_i_7__0_n_0\ : STD_LOGIC;
  signal \clockCounter[8]_i_8__0_n_0\ : STD_LOGIC;
  signal clockCounter_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \clockCounter_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \clockCounter_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \clockCounter_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \clockCounter_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \clockCounter_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \clockCounter_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \clockCounter_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \clockCounter_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \^clockcounter_reg[11]_0\ : STD_LOGIC;
  signal \clockCounter_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \clockCounter_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \clockCounter_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \clockCounter_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \clockCounter_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \clockCounter_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \clockCounter_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \clockCounter_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \clockCounter_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \clockCounter_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \clockCounter_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \clockCounter_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \clockCounter_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \clockCounter_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \clockCounter_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \ctrl_doWrite__0\ : STD_LOGIC;
  signal \i2cState__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal io_apb_PADDR_1_sn_1 : STD_LOGIC;
  signal \io_apb_PRDATA[0]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[0]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[10]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[10]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[10]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[11]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[12]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[13]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[14]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[1]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[1]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[1]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[2]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[2]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[3]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[3]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[4]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[4]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[5]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[5]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[6]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[6]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[7]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[7]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[9]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \^io_apb_decoder_io_output_psel\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^io_apb_decoder_io_output_psel_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \io_gpio_write[22]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \io_gpio_write[22]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \io_gpio_write[22]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \io_gpio_write[22]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \io_gpio_write[22]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \io_gpio_write[22]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \io_gpio_write[22]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \io_gpio_write[22]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \io_gpio_write[22]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_gpio_write[22]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_gpio_write[22]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \io_gpio_write[22]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \io_gpio_write[22]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \io_gpio_write[22]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \io_gpio_write[22]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal rxFifo_io_pop_valid : STD_LOGIC;
  signal rxShiftReg : STD_LOGIC;
  signal \rxShiftReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxShiftReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \rxShiftReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \rxShiftReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \rxShiftReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \rxShiftReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \rxShiftReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \rxShiftReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxShiftReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxShiftReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxShiftReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \rxShiftReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \rxShiftReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \rxShiftReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \rxShiftReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \rxShiftReg_reg_n_0_[9]\ : STD_LOGIC;
  signal txFifo_io_pop_ready : STD_LOGIC;
  signal txFifo_n_10 : STD_LOGIC;
  signal txFifo_n_11 : STD_LOGIC;
  signal txFifo_n_12 : STD_LOGIC;
  signal txFifo_n_13 : STD_LOGIC;
  signal txFifo_n_14 : STD_LOGIC;
  signal txFifo_n_15 : STD_LOGIC;
  signal txFifo_n_16 : STD_LOGIC;
  signal txFifo_n_17 : STD_LOGIC;
  signal txFifo_n_18 : STD_LOGIC;
  signal txFifo_n_19 : STD_LOGIC;
  signal txFifo_n_20 : STD_LOGIC;
  signal txFifo_n_21 : STD_LOGIC;
  signal txFifo_n_22 : STD_LOGIC;
  signal txFifo_n_4 : STD_LOGIC;
  signal txFifo_n_5 : STD_LOGIC;
  signal txFifo_n_6 : STD_LOGIC;
  signal txFifo_n_7 : STD_LOGIC;
  signal txFifo_n_8 : STD_LOGIC;
  signal txFifo_n_9 : STD_LOGIC;
  signal \txShiftReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \txShiftReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \txShiftReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \txShiftReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \txShiftReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \txShiftReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \txShiftReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \txShiftReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \txShiftReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \txShiftReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \txShiftReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \txShiftReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \txShiftReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \txShiftReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \txShiftReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \txShiftReg_reg_n_0_[9]\ : STD_LOGIC;
  signal \when_apb3i2c_l158__1\ : STD_LOGIC;
  signal when_apb3i2c_l162 : STD_LOGIC;
  signal \when_apb3i2c_l171__2\ : STD_LOGIC;
  signal when_apb3i2c_l175 : STD_LOGIC;
  signal \NLW_clockCounter_reg[8]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_i2cState[0]_i_2__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \FSM_sequential_i2cState[2]_i_2__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \FSM_sequential_i2cState[2]_i_7__0\ : label is "soft_lutpair118";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_i2cState_reg[0]\ : label is "iSTATE:001,iSTATE0:010,iSTATE1:100,iSTATE2:110,iSTATE3:111,iSTATE4:011,iSTATE5:101,iSTATE6:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_i2cState_reg[1]\ : label is "iSTATE:001,iSTATE0:010,iSTATE1:100,iSTATE2:110,iSTATE3:111,iSTATE4:011,iSTATE5:101,iSTATE6:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_i2cState_reg[2]\ : label is "iSTATE:001,iSTATE0:010,iSTATE1:100,iSTATE2:110,iSTATE3:111,iSTATE4:011,iSTATE5:101,iSTATE6:000";
  attribute SOFT_HLUTNM of \SR1[1]_i_2__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \SR1[1]_i_4__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \SR1[1]_i_5__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \SR1[1]_i_6__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \SR2[1]_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \bitCounter[0]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \bitCounter[1]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \bitCounter[3]_i_4__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \bitCounter[3]_i_5__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \io_gpio_write[22]_INST_0_i_14\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \io_gpio_write[22]_INST_0_i_15\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \io_gpio_write[22]_INST_0_i_16\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \io_gpio_write[22]_INST_0_i_17\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \io_gpio_write[22]_INST_0_i_5\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \io_gpio_write[22]_INST_0_i_9\ : label is "soft_lutpair121";
begin
  \clockCounter_reg[11]_0\ <= \^clockcounter_reg[11]_0\;
  io_apb_PADDR_1_sp_1 <= io_apb_PADDR_1_sn_1;
  io_apb_decoder_io_output_PSEL(0) <= \^io_apb_decoder_io_output_psel\(0);
  io_apb_decoder_io_output_PSEL_0(0) <= \^io_apb_decoder_io_output_psel_0\(0);
\CCR[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \ctrl_doWrite__0\,
      I1 => \CCR_reg[0]_0\,
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(5),
      I4 => io_apb_PADDR(1),
      I5 => io_apb_PADDR(0),
      O => CCR
    );
\CCR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \CCR_reg_n_0_[0]\
    );
\CCR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \CCR_reg_n_0_[10]\
    );
\CCR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \CCR_reg_n_0_[11]\
    );
\CCR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \CCR_reg_n_0_[12]\
    );
\CCR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \CCR_reg_n_0_[13]\
    );
\CCR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \CCR_reg_n_0_[14]\
    );
\CCR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \CCR_reg_n_0_[15]\
    );
\CCR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \CCR_reg_n_0_[1]\
    );
\CCR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \CCR_reg_n_0_[2]\
    );
\CCR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \CCR_reg_n_0_[3]\
    );
\CCR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \CCR_reg_n_0_[4]\
    );
\CCR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \CCR_reg_n_0_[5]\
    );
\CCR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \CCR_reg_n_0_[6]\
    );
\CCR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \CCR_reg_n_0_[7]\
    );
\CCR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \CCR_reg_n_0_[8]\
    );
\CCR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CCR,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \CCR_reg_n_0_[9]\
    );
\CR1[15]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \CR1_reg[0]_0\,
      I1 => \ctrl_doWrite__0\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(4),
      I4 => io_apb_PADDR(2),
      I5 => io_apb_PADDR(1),
      O => CR1
    );
\CR1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \CR1_reg_n_0_[0]\
    );
\CR1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \CR1_reg_n_0_[10]\
    );
\CR1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \CR1_reg_n_0_[11]\
    );
\CR1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \CR1_reg_n_0_[12]\
    );
\CR1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \CR1_reg_n_0_[13]\
    );
\CR1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \CR1_reg_n_0_[14]\
    );
\CR1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \CR1_reg_n_0_[15]\
    );
\CR1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \CR1_reg_n_0_[1]\
    );
\CR1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \CR1_reg_n_0_[2]\
    );
\CR1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \CR1_reg_n_0_[3]\
    );
\CR1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \CR1_reg_n_0_[4]\
    );
\CR1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \CR1_reg_n_0_[5]\
    );
\CR1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \CR1_reg_n_0_[6]\
    );
\CR1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \CR1_reg_n_0_[7]\
    );
\CR1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \CR1_reg_n_0_[8]\
    );
\CR1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => STOP
    );
\CR2[15]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \CR2_reg[0]_0\,
      I1 => io_apb_PADDR(0),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(1),
      I4 => io_apb_PADDR(5),
      I5 => \ctrl_doWrite__0\,
      O => CR2
    );
\CR2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => p_6_in(0)
    );
\CR2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => p_6_in(10)
    );
\CR2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \CR2__0\(11)
    );
\CR2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \CR2__0\(12)
    );
\CR2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \CR2__0\(13)
    );
\CR2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \CR2__0\(14)
    );
\CR2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \CR2__0\(15)
    );
\CR2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => p_6_in(1)
    );
\CR2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => p_6_in(2)
    );
\CR2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => p_6_in(3)
    );
\CR2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => p_6_in(4)
    );
\CR2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => p_6_in(5)
    );
\CR2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => p_6_in(6)
    );
\CR2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => p_6_in(7)
    );
\CR2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => p_6_in(8)
    );
\CR2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => p_6_in(9)
    );
\FSM_sequential_i2cState[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30F3005F"
    )
        port map (
      I0 => io_gpio_read(0),
      I1 => STOP,
      I2 => \i2cState__0\(1),
      I3 => \i2cState__0\(0),
      I4 => \i2cState__0\(2),
      O => \FSM_sequential_i2cState[0]_i_2__0_n_0\
    );
\FSM_sequential_i2cState[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7C7CC0CC"
    )
        port map (
      I0 => STOP,
      I1 => \i2cState__0\(1),
      I2 => \i2cState__0\(0),
      I3 => io_gpio_read(0),
      I4 => \i2cState__0\(2),
      O => \FSM_sequential_i2cState[2]_i_2__0_n_0\
    );
\FSM_sequential_i2cState[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000EEEEF0F0EEEE"
    )
        port map (
      I0 => \FSM_sequential_i2cState[2]_i_5__0_n_0\,
      I1 => \FSM_sequential_i2cState[2]_i_6__0_n_0\,
      I2 => \^clockcounter_reg[11]_0\,
      I3 => when_apb3i2c_l175,
      I4 => \i2cState__0\(1),
      I5 => \i2cState__0\(0),
      O => \FSM_sequential_i2cState[2]_i_4__0_n_0\
    );
\FSM_sequential_i2cState[2]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \SR1[1]_i_4__0_n_0\,
      I1 => ADDMODE,
      I2 => \bitCounter_reg_n_0_[3]\,
      O => \FSM_sequential_i2cState[2]_i_5__0_n_0\
    );
\FSM_sequential_i2cState[2]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF00200000"
    )
        port map (
      I0 => ADDMODE,
      I1 => \when_apb3i2c_l158__1\,
      I2 => \^clockcounter_reg[11]_0\,
      I3 => when_apb3i2c_l162,
      I4 => \i2cState__0\(0),
      I5 => SR13_in(0),
      O => \FSM_sequential_i2cState[2]_i_6__0_n_0\
    );
\FSM_sequential_i2cState[2]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \bitCounter_reg_n_0_[2]\,
      I1 => \bitCounter_reg_n_0_[3]\,
      I2 => \bitCounter_reg_n_0_[0]\,
      I3 => \bitCounter_reg_n_0_[1]\,
      O => when_apb3i2c_l162
    );
\FSM_sequential_i2cState[2]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \CR1_reg_n_0_[8]\,
      I1 => \CR1_reg_n_0_[0]\,
      O => SR13_in(0)
    );
\FSM_sequential_i2cState_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => txFifo_n_6,
      Q => \i2cState__0\(0)
    );
\FSM_sequential_i2cState_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => txFifo_n_5,
      Q => \i2cState__0\(1)
    );
\FSM_sequential_i2cState_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => txFifo_n_4,
      Q => \i2cState__0\(2)
    );
\OAR1[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => io_apb_PADDR(2),
      I1 => \ctrl_doWrite__0\,
      I2 => \OAR1_reg[0]_0\,
      O => OAR1
    );
\OAR1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR1,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \OAR1_reg_n_0_[0]\
    );
\OAR1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR1,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \OAR1__0\(10)
    );
\OAR1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR1,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \OAR1__0\(11)
    );
\OAR1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR1,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \OAR1__0\(12)
    );
\OAR1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR1,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \OAR1__0\(13)
    );
\OAR1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR1,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \OAR1__0\(14)
    );
\OAR1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR1,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => ADDMODE
    );
\OAR1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR1,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \OAR1_reg_n_0_[1]\
    );
\OAR1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR1,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \OAR1_reg_n_0_[2]\
    );
\OAR1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR1,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \OAR1_reg_n_0_[3]\
    );
\OAR1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR1,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \OAR1_reg_n_0_[4]\
    );
\OAR1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR1,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \OAR1_reg_n_0_[5]\
    );
\OAR1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR1,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \OAR1_reg_n_0_[6]\
    );
\OAR1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR1,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \OAR1_reg_n_0_[7]\
    );
\OAR1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR1,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \OAR1_reg_n_0_[8]\
    );
\OAR1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR1,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \OAR1_reg_n_0_[9]\
    );
\OAR2[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => io_apb_PADDR(2),
      I1 => \ctrl_doWrite__0\,
      I2 => \OAR1_reg[0]_0\,
      O => OAR2
    );
\OAR2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR2,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \OAR2_reg_n_0_[0]\
    );
\OAR2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR2,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \OAR2_reg_n_0_[10]\
    );
\OAR2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR2,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \OAR2_reg_n_0_[11]\
    );
\OAR2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR2,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \OAR2_reg_n_0_[12]\
    );
\OAR2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR2,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \OAR2_reg_n_0_[13]\
    );
\OAR2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR2,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \OAR2_reg_n_0_[14]\
    );
\OAR2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR2,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \OAR2_reg_n_0_[15]\
    );
\OAR2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR2,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \OAR2_reg_n_0_[1]\
    );
\OAR2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR2,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \OAR2_reg_n_0_[2]\
    );
\OAR2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR2,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \OAR2_reg_n_0_[3]\
    );
\OAR2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR2,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \OAR2_reg_n_0_[4]\
    );
\OAR2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR2,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \OAR2_reg_n_0_[5]\
    );
\OAR2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR2,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \OAR2_reg_n_0_[6]\
    );
\OAR2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR2,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \OAR2_reg_n_0_[7]\
    );
\OAR2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR2,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \OAR2_reg_n_0_[8]\
    );
\OAR2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => OAR2,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \OAR2_reg_n_0_[9]\
    );
\SR1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => \i2cState__0\(1),
      I1 => \i2cState__0\(0),
      I2 => \i2cState__0\(2),
      I3 => \CR1_reg_n_0_[8]\,
      I4 => \CR1_reg_n_0_[0]\,
      I5 => \SR1_reg_n_0_[0]\,
      O => \SR1[0]_i_1_n_0\
    );
\SR1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00400000"
    )
        port map (
      I0 => \i2cState__0\(0),
      I1 => \i2cState__0\(1),
      I2 => io_gpio_read(0),
      I3 => \i2cState__0\(2),
      I4 => \^clockcounter_reg[11]_0\,
      I5 => AF,
      O => \SR1[10]_i_1_n_0\
    );
\SR1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10000000"
    )
        port map (
      I0 => \i2cState__0\(2),
      I1 => \i2cState__0\(1),
      I2 => \i2cState__0\(0),
      I3 => \SR1[1]_i_2__0_n_0\,
      I4 => \SR1[1]_i_3__0_n_0\,
      I5 => ADDR,
      O => \SR1[1]_i_1_n_0\
    );
\SR1[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000800"
    )
        port map (
      I0 => ADDMODE,
      I1 => \bitCounter_reg_n_0_[3]\,
      I2 => \bitCounter_reg_n_0_[2]\,
      I3 => \bitCounter_reg_n_0_[1]\,
      I4 => \bitCounter_reg_n_0_[0]\,
      O => \SR1[1]_i_2__0_n_0\
    );
\SR1[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000202020002"
    )
        port map (
      I0 => \SR1[1]_i_4__0_n_0\,
      I1 => \i2cState__0\(1),
      I2 => \i2cState__0\(2),
      I3 => \when_apb3i2c_l171__2\,
      I4 => ADDMODE,
      I5 => \when_apb3i2c_l158__1\,
      O => \SR1[1]_i_3__0_n_0\
    );
\SR1[1]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \i2cState__0\(0),
      I1 => \^clockcounter_reg[11]_0\,
      O => \SR1[1]_i_4__0_n_0\
    );
\SR1[1]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => \bitCounter_reg_n_0_[2]\,
      I1 => \bitCounter_reg_n_0_[0]\,
      I2 => \bitCounter_reg_n_0_[1]\,
      I3 => \bitCounter_reg_n_0_[3]\,
      O => \when_apb3i2c_l171__2\
    );
\SR1[1]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \bitCounter_reg_n_0_[1]\,
      I1 => \bitCounter_reg_n_0_[2]\,
      I2 => \bitCounter_reg_n_0_[3]\,
      O => \when_apb3i2c_l158__1\
    );
\SR1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
        port map (
      I0 => \i2cState__0\(0),
      I1 => \i2cState__0\(1),
      I2 => \i2cState__0\(2),
      I3 => when_apb3i2c_l175,
      I4 => \^clockcounter_reg[11]_0\,
      I5 => BTF,
      O => \SR1[2]_i_1_n_0\
    );
\SR1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000080"
    )
        port map (
      I0 => STOP,
      I1 => \i2cState__0\(2),
      I2 => \^clockcounter_reg[11]_0\,
      I3 => \i2cState__0\(1),
      I4 => \i2cState__0\(0),
      I5 => STOPF,
      O => \SR1[4]_i_1_n_0\
    );
\SR1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR1[0]_i_1_n_0\,
      Q => \SR1_reg_n_0_[0]\
    );
\SR1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR1[10]_i_1_n_0\,
      Q => AF
    );
\SR1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR1[1]_i_1_n_0\,
      Q => ADDR
    );
\SR1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR1[2]_i_1_n_0\,
      Q => BTF
    );
\SR1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR1[4]_i_1_n_0\,
      Q => STOPF
    );
\SR1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => rxFifo_io_pop_valid,
      Q => RXNE
    );
\SR1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => txFifo_io_pop_ready,
      Q => TXE
    );
\SR2[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \i2cState__0\(1),
      I1 => \i2cState__0\(0),
      I2 => \i2cState__0\(2),
      O => \SR2[1]_i_1__0_n_0\
    );
\SR2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR2[1]_i_1__0_n_0\,
      Q => \SR2_reg_n_0_[1]\
    );
\TRISE[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \TRISE_reg[0]_0\,
      I1 => \ctrl_doWrite__0\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(4),
      I4 => io_apb_PADDR(2),
      I5 => io_apb_PADDR(5),
      O => TRISE
    );
\TRISE_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => TRISE,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \TRISE_reg_n_0_[0]\
    );
\TRISE_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => TRISE,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \TRISE_reg_n_0_[10]\
    );
\TRISE_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => TRISE,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \TRISE_reg_n_0_[11]\
    );
\TRISE_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => TRISE,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \TRISE_reg_n_0_[12]\
    );
\TRISE_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => TRISE,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \TRISE_reg_n_0_[13]\
    );
\TRISE_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => TRISE,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \TRISE_reg_n_0_[14]\
    );
\TRISE_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => TRISE,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \TRISE_reg_n_0_[15]\
    );
\TRISE_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => TRISE,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \TRISE_reg_n_0_[1]\
    );
\TRISE_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => TRISE,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \TRISE_reg_n_0_[2]\
    );
\TRISE_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => TRISE,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \TRISE_reg_n_0_[3]\
    );
\TRISE_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => TRISE,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \TRISE_reg_n_0_[4]\
    );
\TRISE_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => TRISE,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \TRISE_reg_n_0_[5]\
    );
\TRISE_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => TRISE,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \TRISE_reg_n_0_[6]\
    );
\TRISE_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => TRISE,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \TRISE_reg_n_0_[7]\
    );
\TRISE_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => TRISE,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \TRISE_reg_n_0_[8]\
    );
\TRISE_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => TRISE,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \TRISE_reg_n_0_[9]\
    );
\bitCounter[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"33B0"
    )
        port map (
      I0 => \i2cState__0\(2),
      I1 => \bitCounter_reg_n_0_[0]\,
      I2 => \i2cState__0\(0),
      I3 => \i2cState__0\(1),
      O => \bitCounter[0]_i_1__0_n_0\
    );
\bitCounter[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F4F400"
    )
        port map (
      I0 => \i2cState__0\(2),
      I1 => \i2cState__0\(0),
      I2 => \i2cState__0\(1),
      I3 => \bitCounter_reg_n_0_[0]\,
      I4 => \bitCounter_reg_n_0_[1]\,
      O => \bitCounter[1]_i_1__0_n_0\
    );
\bitCounter[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F4F4F4F4000000"
    )
        port map (
      I0 => \i2cState__0\(2),
      I1 => \i2cState__0\(0),
      I2 => \i2cState__0\(1),
      I3 => \bitCounter_reg_n_0_[1]\,
      I4 => \bitCounter_reg_n_0_[0]\,
      I5 => \bitCounter_reg_n_0_[2]\,
      O => \bitCounter[2]_i_1__0_n_0\
    );
\bitCounter[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0DDD020202220"
    )
        port map (
      I0 => \bitCounter_reg_n_0_[2]\,
      I1 => \bitCounter[3]_i_4__0_n_0\,
      I2 => \i2cState__0\(1),
      I3 => \i2cState__0\(0),
      I4 => \i2cState__0\(2),
      I5 => \bitCounter_reg_n_0_[3]\,
      O => \bitCounter[3]_i_2__0_n_0\
    );
\bitCounter[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0080800000808"
    )
        port map (
      I0 => \CR1_reg_n_0_[0]\,
      I1 => \CR1_reg_n_0_[8]\,
      I2 => \i2cState__0\(1),
      I3 => \bitCounter[3]_i_5__0_n_0\,
      I4 => \i2cState__0\(0),
      I5 => \^clockcounter_reg[11]_0\,
      O => \bitCounter[3]_i_3__0_n_0\
    );
\bitCounter[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \bitCounter_reg_n_0_[0]\,
      I1 => \bitCounter_reg_n_0_[1]\,
      O => \bitCounter[3]_i_4__0_n_0\
    );
\bitCounter[3]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15FF00FF"
    )
        port map (
      I0 => \bitCounter_reg_n_0_[2]\,
      I1 => \bitCounter_reg_n_0_[0]\,
      I2 => \bitCounter_reg_n_0_[1]\,
      I3 => \bitCounter_reg_n_0_[3]\,
      I4 => ADDMODE,
      O => \bitCounter[3]_i_5__0_n_0\
    );
\bitCounter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => bitCounter,
      CLR => reset,
      D => \bitCounter[0]_i_1__0_n_0\,
      Q => \bitCounter_reg_n_0_[0]\
    );
\bitCounter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => bitCounter,
      CLR => reset,
      D => \bitCounter[1]_i_1__0_n_0\,
      Q => \bitCounter_reg_n_0_[1]\
    );
\bitCounter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => bitCounter,
      CLR => reset,
      D => \bitCounter[2]_i_1__0_n_0\,
      Q => \bitCounter_reg_n_0_[2]\
    );
\bitCounter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => bitCounter,
      CLR => reset,
      D => \bitCounter[3]_i_2__0_n_0\,
      Q => \bitCounter_reg_n_0_[3]\
    );
\clockCounter[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CCR_reg_n_0_[3]\,
      I1 => \^clockcounter_reg[11]_0\,
      I2 => clockCounter_reg(3),
      O => \clockCounter[0]_i_2__0_n_0\
    );
\clockCounter[0]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CCR_reg_n_0_[2]\,
      I1 => \^clockcounter_reg[11]_0\,
      I2 => clockCounter_reg(2),
      O => \clockCounter[0]_i_3__0_n_0\
    );
\clockCounter[0]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CCR_reg_n_0_[1]\,
      I1 => \^clockcounter_reg[11]_0\,
      I2 => clockCounter_reg(1),
      O => \clockCounter[0]_i_4__0_n_0\
    );
\clockCounter[0]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CCR_reg_n_0_[0]\,
      I1 => \^clockcounter_reg[11]_0\,
      I2 => clockCounter_reg(0),
      O => \clockCounter[0]_i_5__0_n_0\
    );
\clockCounter[0]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockCounter_reg(3),
      I1 => \CCR_reg_n_0_[3]\,
      I2 => \^clockcounter_reg[11]_0\,
      O => \clockCounter[0]_i_6__0_n_0\
    );
\clockCounter[0]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockCounter_reg(2),
      I1 => \CCR_reg_n_0_[2]\,
      I2 => \^clockcounter_reg[11]_0\,
      O => \clockCounter[0]_i_7__0_n_0\
    );
\clockCounter[0]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockCounter_reg(1),
      I1 => \CCR_reg_n_0_[1]\,
      I2 => \^clockcounter_reg[11]_0\,
      O => \clockCounter[0]_i_8__0_n_0\
    );
\clockCounter[0]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockCounter_reg(0),
      I1 => \CCR_reg_n_0_[0]\,
      I2 => \^clockcounter_reg[11]_0\,
      O => \clockCounter[0]_i_9__0_n_0\
    );
\clockCounter[4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CCR_reg_n_0_[7]\,
      I1 => \^clockcounter_reg[11]_0\,
      I2 => clockCounter_reg(7),
      O => \clockCounter[4]_i_2__0_n_0\
    );
\clockCounter[4]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CCR_reg_n_0_[6]\,
      I1 => \^clockcounter_reg[11]_0\,
      I2 => clockCounter_reg(6),
      O => \clockCounter[4]_i_3__0_n_0\
    );
\clockCounter[4]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CCR_reg_n_0_[5]\,
      I1 => \^clockcounter_reg[11]_0\,
      I2 => clockCounter_reg(5),
      O => \clockCounter[4]_i_4__0_n_0\
    );
\clockCounter[4]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CCR_reg_n_0_[4]\,
      I1 => \^clockcounter_reg[11]_0\,
      I2 => clockCounter_reg(4),
      O => \clockCounter[4]_i_5__0_n_0\
    );
\clockCounter[4]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockCounter_reg(7),
      I1 => \CCR_reg_n_0_[7]\,
      I2 => \^clockcounter_reg[11]_0\,
      O => \clockCounter[4]_i_6__0_n_0\
    );
\clockCounter[4]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockCounter_reg(6),
      I1 => \CCR_reg_n_0_[6]\,
      I2 => \^clockcounter_reg[11]_0\,
      O => \clockCounter[4]_i_7__0_n_0\
    );
\clockCounter[4]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockCounter_reg(5),
      I1 => \CCR_reg_n_0_[5]\,
      I2 => \^clockcounter_reg[11]_0\,
      O => \clockCounter[4]_i_8__0_n_0\
    );
\clockCounter[4]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockCounter_reg(4),
      I1 => \CCR_reg_n_0_[4]\,
      I2 => \^clockcounter_reg[11]_0\,
      O => \clockCounter[4]_i_9__0_n_0\
    );
\clockCounter[8]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CCR_reg_n_0_[10]\,
      I1 => \^clockcounter_reg[11]_0\,
      I2 => clockCounter_reg(10),
      O => \clockCounter[8]_i_2__0_n_0\
    );
\clockCounter[8]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CCR_reg_n_0_[9]\,
      I1 => \^clockcounter_reg[11]_0\,
      I2 => clockCounter_reg(9),
      O => \clockCounter[8]_i_3__0_n_0\
    );
\clockCounter[8]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \CCR_reg_n_0_[8]\,
      I1 => \^clockcounter_reg[11]_0\,
      I2 => clockCounter_reg(8),
      O => \clockCounter[8]_i_4__0_n_0\
    );
\clockCounter[8]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockCounter_reg(11),
      I1 => \CCR_reg_n_0_[11]\,
      I2 => \^clockcounter_reg[11]_0\,
      O => \clockCounter[8]_i_5__0_n_0\
    );
\clockCounter[8]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockCounter_reg(10),
      I1 => \CCR_reg_n_0_[10]\,
      I2 => \^clockcounter_reg[11]_0\,
      O => \clockCounter[8]_i_6__0_n_0\
    );
\clockCounter[8]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockCounter_reg(9),
      I1 => \CCR_reg_n_0_[9]\,
      I2 => \^clockcounter_reg[11]_0\,
      O => \clockCounter[8]_i_7__0_n_0\
    );
\clockCounter[8]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockCounter_reg(8),
      I1 => \CCR_reg_n_0_[8]\,
      I2 => \^clockcounter_reg[11]_0\,
      O => \clockCounter[8]_i_8__0_n_0\
    );
\clockCounter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1_reg_n_0_[0]\,
      CLR => reset,
      D => \clockCounter_reg[0]_i_1__0_n_7\,
      Q => clockCounter_reg(0)
    );
\clockCounter_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \clockCounter_reg[0]_i_1__0_n_0\,
      CO(2) => \clockCounter_reg[0]_i_1__0_n_1\,
      CO(1) => \clockCounter_reg[0]_i_1__0_n_2\,
      CO(0) => \clockCounter_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \clockCounter[0]_i_2__0_n_0\,
      DI(2) => \clockCounter[0]_i_3__0_n_0\,
      DI(1) => \clockCounter[0]_i_4__0_n_0\,
      DI(0) => \clockCounter[0]_i_5__0_n_0\,
      O(3) => \clockCounter_reg[0]_i_1__0_n_4\,
      O(2) => \clockCounter_reg[0]_i_1__0_n_5\,
      O(1) => \clockCounter_reg[0]_i_1__0_n_6\,
      O(0) => \clockCounter_reg[0]_i_1__0_n_7\,
      S(3) => \clockCounter[0]_i_6__0_n_0\,
      S(2) => \clockCounter[0]_i_7__0_n_0\,
      S(1) => \clockCounter[0]_i_8__0_n_0\,
      S(0) => \clockCounter[0]_i_9__0_n_0\
    );
\clockCounter_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1_reg_n_0_[0]\,
      CLR => reset,
      D => \clockCounter_reg[8]_i_1__0_n_5\,
      Q => clockCounter_reg(10)
    );
\clockCounter_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1_reg_n_0_[0]\,
      CLR => reset,
      D => \clockCounter_reg[8]_i_1__0_n_4\,
      Q => clockCounter_reg(11)
    );
\clockCounter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1_reg_n_0_[0]\,
      CLR => reset,
      D => \clockCounter_reg[0]_i_1__0_n_6\,
      Q => clockCounter_reg(1)
    );
\clockCounter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1_reg_n_0_[0]\,
      CLR => reset,
      D => \clockCounter_reg[0]_i_1__0_n_5\,
      Q => clockCounter_reg(2)
    );
\clockCounter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1_reg_n_0_[0]\,
      CLR => reset,
      D => \clockCounter_reg[0]_i_1__0_n_4\,
      Q => clockCounter_reg(3)
    );
\clockCounter_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1_reg_n_0_[0]\,
      CLR => reset,
      D => \clockCounter_reg[4]_i_1__0_n_7\,
      Q => clockCounter_reg(4)
    );
\clockCounter_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \clockCounter_reg[0]_i_1__0_n_0\,
      CO(3) => \clockCounter_reg[4]_i_1__0_n_0\,
      CO(2) => \clockCounter_reg[4]_i_1__0_n_1\,
      CO(1) => \clockCounter_reg[4]_i_1__0_n_2\,
      CO(0) => \clockCounter_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \clockCounter[4]_i_2__0_n_0\,
      DI(2) => \clockCounter[4]_i_3__0_n_0\,
      DI(1) => \clockCounter[4]_i_4__0_n_0\,
      DI(0) => \clockCounter[4]_i_5__0_n_0\,
      O(3) => \clockCounter_reg[4]_i_1__0_n_4\,
      O(2) => \clockCounter_reg[4]_i_1__0_n_5\,
      O(1) => \clockCounter_reg[4]_i_1__0_n_6\,
      O(0) => \clockCounter_reg[4]_i_1__0_n_7\,
      S(3) => \clockCounter[4]_i_6__0_n_0\,
      S(2) => \clockCounter[4]_i_7__0_n_0\,
      S(1) => \clockCounter[4]_i_8__0_n_0\,
      S(0) => \clockCounter[4]_i_9__0_n_0\
    );
\clockCounter_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1_reg_n_0_[0]\,
      CLR => reset,
      D => \clockCounter_reg[4]_i_1__0_n_6\,
      Q => clockCounter_reg(5)
    );
\clockCounter_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1_reg_n_0_[0]\,
      CLR => reset,
      D => \clockCounter_reg[4]_i_1__0_n_5\,
      Q => clockCounter_reg(6)
    );
\clockCounter_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1_reg_n_0_[0]\,
      CLR => reset,
      D => \clockCounter_reg[4]_i_1__0_n_4\,
      Q => clockCounter_reg(7)
    );
\clockCounter_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1_reg_n_0_[0]\,
      CLR => reset,
      D => \clockCounter_reg[8]_i_1__0_n_7\,
      Q => clockCounter_reg(8)
    );
\clockCounter_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \clockCounter_reg[4]_i_1__0_n_0\,
      CO(3) => \NLW_clockCounter_reg[8]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \clockCounter_reg[8]_i_1__0_n_1\,
      CO(1) => \clockCounter_reg[8]_i_1__0_n_2\,
      CO(0) => \clockCounter_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \clockCounter[8]_i_2__0_n_0\,
      DI(1) => \clockCounter[8]_i_3__0_n_0\,
      DI(0) => \clockCounter[8]_i_4__0_n_0\,
      O(3) => \clockCounter_reg[8]_i_1__0_n_4\,
      O(2) => \clockCounter_reg[8]_i_1__0_n_5\,
      O(1) => \clockCounter_reg[8]_i_1__0_n_6\,
      O(0) => \clockCounter_reg[8]_i_1__0_n_7\,
      S(3) => \clockCounter[8]_i_5__0_n_0\,
      S(2) => \clockCounter[8]_i_6__0_n_0\,
      S(1) => \clockCounter[8]_i_7__0_n_0\,
      S(0) => \clockCounter[8]_i_8__0_n_0\
    );
\clockCounter_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1_reg_n_0_[0]\,
      CLR => reset,
      D => \clockCounter_reg[8]_i_1__0_n_6\,
      Q => clockCounter_reg(9)
    );
\io_apb_PRDATA[0]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888888F8"
    )
        port map (
      I0 => \TRISE_reg_n_0_[0]\,
      I1 => \io_apb_PRDATA[0]_INST_0_i_8\,
      I2 => \io_apb_PRDATA[0]_INST_0_i_39_n_0\,
      I3 => io_apb_PADDR(4),
      I4 => io_apb_PADDR(5),
      I5 => io_apb_PADDR(0),
      O => \io_apb_PRDATA[0]_INST_0_i_20_n_0\
    );
\io_apb_PRDATA[0]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_6_in(0),
      I1 => \OAR2_reg_n_0_[0]\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => \CR1_reg_n_0_[0]\,
      I5 => \OAR1_reg_n_0_[0]\,
      O => \io_apb_PRDATA[0]_INST_0_i_39_n_0\
    );
\io_apb_PRDATA[10]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888888F8"
    )
        port map (
      I0 => \TRISE_reg_n_0_[10]\,
      I1 => \io_apb_PRDATA[0]_INST_0_i_8\,
      I2 => \io_apb_PRDATA[10]_INST_0_i_34_n_0\,
      I3 => io_apb_PADDR(4),
      I4 => io_apb_PADDR(5),
      I5 => io_apb_PADDR(0),
      O => \io_apb_PRDATA[10]_INST_0_i_21_n_0\
    );
\io_apb_PRDATA[10]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => RXNE,
      I1 => io_apb_PWRITE,
      I2 => io_apb_PENABLE,
      I3 => \^io_apb_decoder_io_output_psel\(0),
      I4 => io_apb_PADDR(6),
      I5 => \io_apb_PRDATA[10]_INST_0_i_20\,
      O => \io_apb_PRDATA[10]_INST_0_i_33_n_0\
    );
\io_apb_PRDATA[10]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_6_in(10),
      I1 => \OAR2_reg_n_0_[10]\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => \CR1_reg_n_0_[10]\,
      I5 => \OAR1__0\(10),
      O => \io_apb_PRDATA[10]_INST_0_i_34_n_0\
    );
\io_apb_PRDATA[11]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \CR2__0\(11),
      I1 => \OAR2_reg_n_0_[11]\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => \CR1_reg_n_0_[11]\,
      I5 => \OAR1__0\(11),
      O => \io_apb_PRDATA[11]_INST_0_i_32_n_0\
    );
\io_apb_PRDATA[11]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0C0000"
    )
        port map (
      I0 => \TRISE_reg_n_0_[11]\,
      I1 => \io_apb_PRDATA[15]_INST_0_i_3_0\(4),
      I2 => io_apb_PADDR(1),
      I3 => selIndex,
      I4 => \io_apb_PRDATA[0]_INST_0_i_8\,
      O => \TRISE_reg[11]_0\
    );
\io_apb_PRDATA[12]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \CR2__0\(12),
      I1 => \OAR2_reg_n_0_[12]\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => \CR1_reg_n_0_[12]\,
      I5 => \OAR1__0\(12),
      O => \io_apb_PRDATA[12]_INST_0_i_27_n_0\
    );
\io_apb_PRDATA[12]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0C0000"
    )
        port map (
      I0 => \TRISE_reg_n_0_[12]\,
      I1 => \io_apb_PRDATA[15]_INST_0_i_3_0\(5),
      I2 => io_apb_PADDR(1),
      I3 => selIndex,
      I4 => \io_apb_PRDATA[0]_INST_0_i_8\,
      O => \TRISE_reg[12]_0\
    );
\io_apb_PRDATA[13]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \CR2__0\(13),
      I1 => \OAR2_reg_n_0_[13]\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => \CR1_reg_n_0_[13]\,
      I5 => \OAR1__0\(13),
      O => \io_apb_PRDATA[13]_INST_0_i_27_n_0\
    );
\io_apb_PRDATA[13]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0C0000"
    )
        port map (
      I0 => \TRISE_reg_n_0_[13]\,
      I1 => \io_apb_PRDATA[15]_INST_0_i_3_0\(6),
      I2 => io_apb_PADDR(1),
      I3 => selIndex,
      I4 => \io_apb_PRDATA[0]_INST_0_i_8\,
      O => \TRISE_reg[13]_0\
    );
\io_apb_PRDATA[14]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \CR2__0\(14),
      I1 => \OAR2_reg_n_0_[14]\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => \CR1_reg_n_0_[14]\,
      I5 => \OAR1__0\(14),
      O => \io_apb_PRDATA[14]_INST_0_i_27_n_0\
    );
\io_apb_PRDATA[14]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0C0000"
    )
        port map (
      I0 => \TRISE_reg_n_0_[14]\,
      I1 => \io_apb_PRDATA[15]_INST_0_i_3_0\(7),
      I2 => io_apb_PADDR(1),
      I3 => selIndex,
      I4 => \io_apb_PRDATA[0]_INST_0_i_8\,
      O => \TRISE_reg[14]_0\
    );
\io_apb_PRDATA[15]_INST_0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0C0000"
    )
        port map (
      I0 => \TRISE_reg_n_0_[15]\,
      I1 => \io_apb_PRDATA[15]_INST_0_i_3_0\(8),
      I2 => io_apb_PADDR(1),
      I3 => selIndex,
      I4 => \io_apb_PRDATA[0]_INST_0_i_8\,
      O => \TRISE_reg[15]_0\
    );
\io_apb_PRDATA[15]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \CR2__0\(15),
      I1 => \OAR2_reg_n_0_[15]\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => \CR1_reg_n_0_[15]\,
      I5 => ADDMODE,
      O => \io_apb_PRDATA[15]_INST_0_i_36_n_0\
    );
\io_apb_PRDATA[15]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => RXNE,
      I1 => io_apb_PWRITE,
      I2 => io_apb_PENABLE,
      I3 => \^io_apb_decoder_io_output_psel_0\(0),
      I4 => \io_apb_PRDATA[15]_INST_0_i_25\,
      I5 => \io_apb_PRDATA[10]_INST_0_i_20\,
      O => \io_apb_PRDATA[15]_INST_0_i_37_n_0\
    );
\io_apb_PRDATA[1]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888888F8"
    )
        port map (
      I0 => \TRISE_reg_n_0_[1]\,
      I1 => \io_apb_PRDATA[0]_INST_0_i_8\,
      I2 => \io_apb_PRDATA[1]_INST_0_i_39_n_0\,
      I3 => io_apb_PADDR(4),
      I4 => io_apb_PADDR(5),
      I5 => io_apb_PADDR(0),
      O => \io_apb_PRDATA[1]_INST_0_i_20_n_0\
    );
\io_apb_PRDATA[1]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_6_in(1),
      I1 => \OAR2_reg_n_0_[1]\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => \CR1_reg_n_0_[1]\,
      I5 => \OAR1_reg_n_0_[1]\,
      O => \io_apb_PRDATA[1]_INST_0_i_39_n_0\
    );
\io_apb_PRDATA[1]_INST_0_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \CCR_reg_n_0_[1]\,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(2),
      I3 => ADDR,
      O => \io_apb_PRDATA[1]_INST_0_i_40_n_0\
    );
\io_apb_PRDATA[2]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888888F8"
    )
        port map (
      I0 => \TRISE_reg_n_0_[2]\,
      I1 => \io_apb_PRDATA[0]_INST_0_i_8\,
      I2 => \io_apb_PRDATA[2]_INST_0_i_38_n_0\,
      I3 => io_apb_PADDR(4),
      I4 => io_apb_PADDR(5),
      I5 => io_apb_PADDR(0),
      O => \io_apb_PRDATA[2]_INST_0_i_20_n_0\
    );
\io_apb_PRDATA[2]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_6_in(2),
      I1 => \OAR2_reg_n_0_[2]\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => \CR1_reg_n_0_[2]\,
      I5 => \OAR1_reg_n_0_[2]\,
      O => \io_apb_PRDATA[2]_INST_0_i_38_n_0\
    );
\io_apb_PRDATA[3]_INST_0_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0C0000"
    )
        port map (
      I0 => \TRISE_reg_n_0_[3]\,
      I1 => \io_apb_PRDATA[15]_INST_0_i_3_0\(0),
      I2 => io_apb_PADDR(1),
      I3 => selIndex,
      I4 => \io_apb_PRDATA[0]_INST_0_i_8\,
      O => \io_apb_PRDATA[3]_INST_0_i_20_n_0\
    );
\io_apb_PRDATA[3]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_6_in(3),
      I1 => \OAR2_reg_n_0_[3]\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => \CR1_reg_n_0_[3]\,
      I5 => \OAR1_reg_n_0_[3]\,
      O => \io_apb_PRDATA[3]_INST_0_i_38_n_0\
    );
\io_apb_PRDATA[4]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888888F8"
    )
        port map (
      I0 => \TRISE_reg_n_0_[4]\,
      I1 => \io_apb_PRDATA[0]_INST_0_i_8\,
      I2 => \io_apb_PRDATA[4]_INST_0_i_37_n_0\,
      I3 => io_apb_PADDR(4),
      I4 => io_apb_PADDR(5),
      I5 => io_apb_PADDR(0),
      O => \io_apb_PRDATA[4]_INST_0_i_20_n_0\
    );
\io_apb_PRDATA[4]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_6_in(4),
      I1 => \OAR2_reg_n_0_[4]\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => \CR1_reg_n_0_[4]\,
      I5 => \OAR1_reg_n_0_[4]\,
      O => \io_apb_PRDATA[4]_INST_0_i_37_n_0\
    );
\io_apb_PRDATA[5]_INST_0_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0C0000"
    )
        port map (
      I0 => \TRISE_reg_n_0_[5]\,
      I1 => \io_apb_PRDATA[15]_INST_0_i_3_0\(1),
      I2 => io_apb_PADDR(1),
      I3 => selIndex,
      I4 => \io_apb_PRDATA[0]_INST_0_i_8\,
      O => \io_apb_PRDATA[5]_INST_0_i_20_n_0\
    );
\io_apb_PRDATA[5]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_6_in(5),
      I1 => \OAR2_reg_n_0_[5]\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => \CR1_reg_n_0_[5]\,
      I5 => \OAR1_reg_n_0_[5]\,
      O => \io_apb_PRDATA[5]_INST_0_i_38_n_0\
    );
\io_apb_PRDATA[6]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888888F8"
    )
        port map (
      I0 => \TRISE_reg_n_0_[6]\,
      I1 => \io_apb_PRDATA[0]_INST_0_i_8\,
      I2 => \io_apb_PRDATA[6]_INST_0_i_37_n_0\,
      I3 => io_apb_PADDR(4),
      I4 => io_apb_PADDR(5),
      I5 => io_apb_PADDR(0),
      O => \io_apb_PRDATA[6]_INST_0_i_20_n_0\
    );
\io_apb_PRDATA[6]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_6_in(6),
      I1 => \OAR2_reg_n_0_[6]\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => \CR1_reg_n_0_[6]\,
      I5 => \OAR1_reg_n_0_[6]\,
      O => \io_apb_PRDATA[6]_INST_0_i_37_n_0\
    );
\io_apb_PRDATA[7]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888888F8"
    )
        port map (
      I0 => \TRISE_reg_n_0_[7]\,
      I1 => \io_apb_PRDATA[0]_INST_0_i_8\,
      I2 => \io_apb_PRDATA[7]_INST_0_i_37_n_0\,
      I3 => io_apb_PADDR(4),
      I4 => io_apb_PADDR(5),
      I5 => io_apb_PADDR(0),
      O => \io_apb_PRDATA[7]_INST_0_i_20_n_0\
    );
\io_apb_PRDATA[7]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_6_in(7),
      I1 => \OAR2_reg_n_0_[7]\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => \CR1_reg_n_0_[7]\,
      I5 => \OAR1_reg_n_0_[7]\,
      O => \io_apb_PRDATA[7]_INST_0_i_37_n_0\
    );
\io_apb_PRDATA[8]_INST_0_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0C0000"
    )
        port map (
      I0 => \TRISE_reg_n_0_[8]\,
      I1 => \io_apb_PRDATA[15]_INST_0_i_3_0\(2),
      I2 => io_apb_PADDR(1),
      I3 => selIndex,
      I4 => \io_apb_PRDATA[0]_INST_0_i_8\,
      O => \io_apb_PRDATA[8]_INST_0_i_20_n_0\
    );
\io_apb_PRDATA[8]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_6_in(8),
      I1 => \OAR2_reg_n_0_[8]\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => \CR1_reg_n_0_[8]\,
      I5 => \OAR1_reg_n_0_[8]\,
      O => \io_apb_PRDATA[8]_INST_0_i_41_n_0\
    );
\io_apb_PRDATA[9]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_6_in(9),
      I1 => \OAR2_reg_n_0_[9]\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => STOP,
      I5 => \OAR1_reg_n_0_[9]\,
      O => \io_apb_PRDATA[9]_INST_0_i_31_n_0\
    );
\io_apb_PRDATA[9]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0C0000"
    )
        port map (
      I0 => \TRISE_reg_n_0_[9]\,
      I1 => \io_apb_PRDATA[15]_INST_0_i_3_0\(3),
      I2 => io_apb_PADDR(1),
      I3 => selIndex,
      I4 => \io_apb_PRDATA[0]_INST_0_i_8\,
      O => \TRISE_reg[9]_0\
    );
\io_gpio_write[22]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFCCF0AA00CCF0"
    )
        port map (
      I0 => \io_gpio_write[22]_INST_0_i_14_n_0\,
      I1 => \io_gpio_write[22]_INST_0_i_15_n_0\,
      I2 => \io_gpio_write[22]_INST_0_i_16_n_0\,
      I3 => \bitCounter_reg_n_0_[1]\,
      I4 => \bitCounter_reg_n_0_[2]\,
      I5 => \io_gpio_write[22]_INST_0_i_17_n_0\,
      O => \io_gpio_write[22]_INST_0_i_10_n_0\
    );
\io_gpio_write[22]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \io_gpio_write[22]_INST_0_i_17_n_0\,
      I1 => \io_gpio_write[22]_INST_0_i_16_n_0\,
      I2 => \bitCounter_reg_n_0_[2]\,
      I3 => \bitCounter_reg_n_0_[1]\,
      I4 => \io_gpio_write[22]_INST_0_i_15_n_0\,
      I5 => \io_gpio_write[22]_INST_0_i_14_n_0\,
      O => \io_gpio_write[22]_INST_0_i_11_n_0\
    );
\io_gpio_write[22]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \txShiftReg_reg_n_0_[6]\,
      I1 => \txShiftReg_reg_n_0_[4]\,
      I2 => \bitCounter_reg_n_0_[1]\,
      I3 => \bitCounter_reg_n_0_[0]\,
      I4 => \txShiftReg_reg_n_0_[7]\,
      I5 => \txShiftReg_reg_n_0_[5]\,
      O => \io_gpio_write[22]_INST_0_i_12_n_0\
    );
\io_gpio_write[22]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \txShiftReg_reg_n_0_[14]\,
      I1 => \txShiftReg_reg_n_0_[12]\,
      I2 => \bitCounter_reg_n_0_[1]\,
      I3 => \bitCounter_reg_n_0_[0]\,
      I4 => \txShiftReg_reg_n_0_[15]\,
      I5 => \txShiftReg_reg_n_0_[13]\,
      O => \io_gpio_write[22]_INST_0_i_13_n_0\
    );
\io_gpio_write[22]_INST_0_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OAR1_reg_n_0_[2]\,
      I1 => \bitCounter_reg_n_0_[0]\,
      I2 => \OAR1_reg_n_0_[3]\,
      O => \io_gpio_write[22]_INST_0_i_14_n_0\
    );
\io_gpio_write[22]_INST_0_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OAR1_reg_n_0_[6]\,
      I1 => \bitCounter_reg_n_0_[0]\,
      I2 => \OAR1_reg_n_0_[7]\,
      O => \io_gpio_write[22]_INST_0_i_15_n_0\
    );
\io_gpio_write[22]_INST_0_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OAR1_reg_n_0_[0]\,
      I1 => \bitCounter_reg_n_0_[0]\,
      I2 => \OAR1_reg_n_0_[1]\,
      O => \io_gpio_write[22]_INST_0_i_16_n_0\
    );
\io_gpio_write[22]_INST_0_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OAR1_reg_n_0_[4]\,
      I1 => \bitCounter_reg_n_0_[0]\,
      I2 => \OAR1_reg_n_0_[5]\,
      O => \io_gpio_write[22]_INST_0_i_17_n_0\
    );
\io_gpio_write[22]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA0C000000000"
    )
        port map (
      I0 => \io_gpio_write[22]_INST_0_i_6_n_0\,
      I1 => \io_gpio_write[22]_INST_0_i_7_n_0\,
      I2 => \bitCounter_reg_n_0_[2]\,
      I3 => \bitCounter_reg_n_0_[3]\,
      I4 => \io_gpio_write[22]_INST_0_i_8_n_0\,
      I5 => \i2cState__0\(1),
      O => \io_gpio_write[22]_INST_0_i_2_n_0\
    );
\io_gpio_write[22]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0AAF0FFF0F0CC"
    )
        port map (
      I0 => \bitCounter_reg_n_0_[0]\,
      I1 => \io_gpio_write[22]_INST_0_i_9_n_0\,
      I2 => \io_gpio_write[22]_INST_0_i_10_n_0\,
      I3 => \bitCounter_reg_n_0_[3]\,
      I4 => \bitCounter_reg_n_0_[2]\,
      I5 => \bitCounter_reg_n_0_[1]\,
      O => \io_gpio_write[22]_INST_0_i_3_n_0\
    );
\io_gpio_write[22]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2AAA"
    )
        port map (
      I0 => \io_gpio_write[22]_INST_0_i_11_n_0\,
      I1 => \bitCounter_reg_n_0_[1]\,
      I2 => \bitCounter_reg_n_0_[0]\,
      I3 => \bitCounter_reg_n_0_[2]\,
      I4 => \bitCounter_reg_n_0_[3]\,
      O => \io_gpio_write[22]_INST_0_i_5_n_0\
    );
\io_gpio_write[22]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \txShiftReg_reg_n_0_[10]\,
      I1 => \txShiftReg_reg_n_0_[8]\,
      I2 => \bitCounter_reg_n_0_[1]\,
      I3 => \bitCounter_reg_n_0_[0]\,
      I4 => \txShiftReg_reg_n_0_[11]\,
      I5 => \txShiftReg_reg_n_0_[9]\,
      O => \io_gpio_write[22]_INST_0_i_6_n_0\
    );
\io_gpio_write[22]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \txShiftReg_reg_n_0_[2]\,
      I1 => \txShiftReg_reg_n_0_[0]\,
      I2 => \bitCounter_reg_n_0_[1]\,
      I3 => \bitCounter_reg_n_0_[0]\,
      I4 => \txShiftReg_reg_n_0_[3]\,
      I5 => \txShiftReg_reg_n_0_[1]\,
      O => \io_gpio_write[22]_INST_0_i_7_n_0\
    );
\io_gpio_write[22]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3210FFFFFFFFFFFF"
    )
        port map (
      I0 => \bitCounter_reg_n_0_[3]\,
      I1 => \bitCounter_reg_n_0_[2]\,
      I2 => \io_gpio_write[22]_INST_0_i_12_n_0\,
      I3 => \io_gpio_write[22]_INST_0_i_13_n_0\,
      I4 => \^clockcounter_reg[11]_0\,
      I5 => \i2cState__0\(2),
      O => \io_gpio_write[22]_INST_0_i_8_n_0\
    );
\io_gpio_write[22]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OAR1_reg_n_0_[8]\,
      I1 => \bitCounter_reg_n_0_[0]\,
      I2 => \OAR1_reg_n_0_[9]\,
      O => \io_gpio_write[22]_INST_0_i_9_n_0\
    );
\io_interrupt[4]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => p_6_in(9),
      I1 => \SR1_reg_n_0_[0]\,
      I2 => STOPF,
      I3 => BTF,
      I4 => ADDR,
      O => \CR2_reg[9]_0\
    );
\io_interrupt[4]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF88888"
    )
        port map (
      I0 => p_6_in(8),
      I1 => AF,
      I2 => RXNE,
      I3 => TXE,
      I4 => p_6_in(10),
      O => \CR2_reg[8]_0\
    );
rxFifo: entity work.sys_Apb3Periph_0_0_StreamFifo_4_17
     port map (
      AF => AF,
      BTF => BTF,
      Q(1) => TXE,
      Q(0) => RXNE,
      STOPF => STOPF,
      clk => clk,
      clockCounter_reg(11 downto 0) => clockCounter_reg(11 downto 0),
      clockCounter_reg_11_sp_1 => \^clockcounter_reg[11]_0\,
      i2cCtrl_io_apb_PRDATA(8 downto 0) => i2cCtrl_io_apb_PRDATA(8 downto 0),
      \i2cState__0\(2 downto 0) => \i2cState__0\(2 downto 0),
      io_apb_PADDR(9 downto 4) => io_apb_PADDR(10 downto 5),
      io_apb_PADDR(3 downto 0) => io_apb_PADDR(3 downto 0),
      \io_apb_PADDR[16]\ => \^io_apb_decoder_io_output_psel\(0),
      \io_apb_PADDR[1]_0\ => \io_apb_PADDR[1]_0\,
      \io_apb_PADDR[1]_1\ => \io_apb_PADDR[1]_1\,
      \io_apb_PADDR[1]_2\ => \io_apb_PADDR[1]_2\,
      \io_apb_PADDR[1]_3\ => \io_apb_PADDR[1]_3\,
      \io_apb_PADDR[1]_4\ => \io_apb_PADDR[1]_4\,
      \io_apb_PADDR[1]_5\ => \io_apb_PADDR[1]_5\,
      io_apb_PADDR_1_sp_1 => io_apb_PADDR_1_sn_1,
      io_apb_PENABLE => io_apb_PENABLE,
      \io_apb_PRDATA[0]_INST_0_i_3\ => \io_apb_PRDATA[0]_INST_0_i_20_n_0\,
      \io_apb_PRDATA[0]_INST_0_i_3_0\ => \io_apb_PRDATA[0]_INST_0_i_3\,
      \io_apb_PRDATA[0]_INST_0_i_8_0\ => \SR1_reg_n_0_[0]\,
      \io_apb_PRDATA[10]_INST_0_i_3\ => \io_apb_PRDATA[10]_INST_0_i_21_n_0\,
      \io_apb_PRDATA[10]_INST_0_i_8_0\ => \io_apb_PRDATA[10]_INST_0_i_33_n_0\,
      \io_apb_PRDATA[11]_INST_0_i_3\ => \io_apb_PRDATA[11]_INST_0_i_3\,
      \io_apb_PRDATA[11]_INST_0_i_9_0\ => \io_apb_PRDATA[11]_INST_0_i_32_n_0\,
      \io_apb_PRDATA[12]_INST_0_i_3\ => \io_apb_PRDATA[12]_INST_0_i_3\,
      \io_apb_PRDATA[12]_INST_0_i_9_0\ => \io_apb_PRDATA[12]_INST_0_i_27_n_0\,
      \io_apb_PRDATA[13]_INST_0_i_3\ => \io_apb_PRDATA[13]_INST_0_i_3\,
      \io_apb_PRDATA[13]_INST_0_i_9_0\ => \io_apb_PRDATA[13]_INST_0_i_27_n_0\,
      \io_apb_PRDATA[14]_INST_0_i_3\ => \io_apb_PRDATA[14]_INST_0_i_3\,
      \io_apb_PRDATA[14]_INST_0_i_9_0\ => \io_apb_PRDATA[14]_INST_0_i_27_n_0\,
      \io_apb_PRDATA[15]_INST_0_i_12_0\(14) => \CCR_reg_n_0_[15]\,
      \io_apb_PRDATA[15]_INST_0_i_12_0\(13) => \CCR_reg_n_0_[14]\,
      \io_apb_PRDATA[15]_INST_0_i_12_0\(12) => \CCR_reg_n_0_[13]\,
      \io_apb_PRDATA[15]_INST_0_i_12_0\(11) => \CCR_reg_n_0_[12]\,
      \io_apb_PRDATA[15]_INST_0_i_12_0\(10) => \CCR_reg_n_0_[11]\,
      \io_apb_PRDATA[15]_INST_0_i_12_0\(9) => \CCR_reg_n_0_[10]\,
      \io_apb_PRDATA[15]_INST_0_i_12_0\(8) => \CCR_reg_n_0_[9]\,
      \io_apb_PRDATA[15]_INST_0_i_12_0\(7) => \CCR_reg_n_0_[8]\,
      \io_apb_PRDATA[15]_INST_0_i_12_0\(6) => \CCR_reg_n_0_[7]\,
      \io_apb_PRDATA[15]_INST_0_i_12_0\(5) => \CCR_reg_n_0_[6]\,
      \io_apb_PRDATA[15]_INST_0_i_12_0\(4) => \CCR_reg_n_0_[5]\,
      \io_apb_PRDATA[15]_INST_0_i_12_0\(3) => \CCR_reg_n_0_[4]\,
      \io_apb_PRDATA[15]_INST_0_i_12_0\(2) => \CCR_reg_n_0_[3]\,
      \io_apb_PRDATA[15]_INST_0_i_12_0\(1) => \CCR_reg_n_0_[2]\,
      \io_apb_PRDATA[15]_INST_0_i_12_0\(0) => \CCR_reg_n_0_[0]\,
      \io_apb_PRDATA[15]_INST_0_i_12_1\ => \io_apb_PRDATA[15]_INST_0_i_37_n_0\,
      \io_apb_PRDATA[15]_INST_0_i_12_2\ => \CCR_reg[0]_0\,
      \io_apb_PRDATA[15]_INST_0_i_12_3\ => \io_apb_PRDATA[15]_INST_0_i_36_n_0\,
      \io_apb_PRDATA[15]_INST_0_i_3\ => \io_apb_PRDATA[15]_INST_0_i_3\,
      \io_apb_PRDATA[1]_INST_0_i_3\ => \io_apb_PRDATA[1]_INST_0_i_20_n_0\,
      \io_apb_PRDATA[1]_INST_0_i_3_0\ => \io_apb_PRDATA[1]_INST_0_i_3\,
      \io_apb_PRDATA[1]_INST_0_i_3_1\ => \io_apb_PRDATA[1]_INST_0_i_3_0\,
      \io_apb_PRDATA[1]_INST_0_i_8_0\ => \SR2_reg_n_0_[1]\,
      \io_apb_PRDATA[1]_INST_0_i_8_1\ => \io_apb_PRDATA[1]_INST_0_i_8\,
      \io_apb_PRDATA[1]_INST_0_i_8_2\ => \io_apb_PRDATA[1]_INST_0_i_40_n_0\,
      \io_apb_PRDATA[2]_INST_0_i_3\ => \io_apb_PRDATA[2]_INST_0_i_20_n_0\,
      \io_apb_PRDATA[2]_INST_0_i_3_0\ => \io_apb_PRDATA[2]_INST_0_i_3\,
      \io_apb_PRDATA[3]_INST_0_i_3\ => \io_apb_PRDATA[3]_INST_0_i_20_n_0\,
      \io_apb_PRDATA[3]_INST_0_i_3_0\ => \io_apb_PRDATA[3]_INST_0_i_3\,
      \io_apb_PRDATA[3]_INST_0_i_8_0\ => \io_apb_PRDATA[3]_INST_0_i_38_n_0\,
      \io_apb_PRDATA[3]_INST_0_i_8_1\ => \io_apb_PRDATA[15]_INST_0_i_25\,
      \io_apb_PRDATA[4]_INST_0_i_3\ => \io_apb_PRDATA[4]_INST_0_i_20_n_0\,
      \io_apb_PRDATA[4]_INST_0_i_3_0\ => \io_apb_PRDATA[4]_INST_0_i_3\,
      \io_apb_PRDATA[5]_INST_0_i_3\ => \io_apb_PRDATA[5]_INST_0_i_20_n_0\,
      \io_apb_PRDATA[5]_INST_0_i_3_0\ => \io_apb_PRDATA[5]_INST_0_i_3\,
      \io_apb_PRDATA[5]_INST_0_i_8_0\ => \io_apb_PRDATA[5]_INST_0_i_38_n_0\,
      \io_apb_PRDATA[6]_INST_0_i_3\ => \io_apb_PRDATA[6]_INST_0_i_20_n_0\,
      \io_apb_PRDATA[6]_INST_0_i_3_0\ => \io_apb_PRDATA[6]_INST_0_i_3\,
      \io_apb_PRDATA[6]_INST_0_i_3_1\ => \io_apb_PRDATA[6]_INST_0_i_3_0\,
      \io_apb_PRDATA[7]_INST_0_i_3\ => \io_apb_PRDATA[7]_INST_0_i_20_n_0\,
      \io_apb_PRDATA[7]_INST_0_i_3_0\ => \io_apb_PRDATA[7]_INST_0_i_3\,
      \io_apb_PRDATA[8]_INST_0_i_3\ => \CR1_reg[0]_0\,
      \io_apb_PRDATA[8]_INST_0_i_3_0\ => \io_apb_PRDATA[8]_INST_0_i_20_n_0\,
      \io_apb_PRDATA[8]_INST_0_i_3_1\ => \io_apb_PRDATA[8]_INST_0_i_3\,
      \io_apb_PRDATA[8]_INST_0_i_8_0\ => \io_apb_PRDATA[8]_INST_0_i_41_n_0\,
      \io_apb_PRDATA[9]_INST_0_i_3\ => \io_apb_PRDATA[9]_INST_0_i_3\,
      \io_apb_PRDATA[9]_INST_0_i_9_0\ => \io_apb_PRDATA[9]_INST_0_i_31_n_0\,
      io_apb_PSEL(0) => io_apb_PSEL(0),
      io_apb_PWRITE => io_apb_PWRITE,
      io_apb_decoder_io_output_PSEL_0(0) => \^io_apb_decoder_io_output_psel_0\(0),
      \logic_pop_sync_popReg_reg[0]_0\ => \logic_pop_sync_popReg_reg[0]\,
      \logic_ptr_push_reg[0]_0\(3) => \bitCounter_reg_n_0_[3]\,
      \logic_ptr_push_reg[0]_0\(2) => \bitCounter_reg_n_0_[2]\,
      \logic_ptr_push_reg[0]_0\(1) => \bitCounter_reg_n_0_[1]\,
      \logic_ptr_push_reg[0]_0\(0) => \bitCounter_reg_n_0_[0]\,
      \logic_ram_spinal_port1_reg[13]_0\(15) => \rxShiftReg_reg_n_0_[15]\,
      \logic_ram_spinal_port1_reg[13]_0\(14) => \rxShiftReg_reg_n_0_[14]\,
      \logic_ram_spinal_port1_reg[13]_0\(13) => \rxShiftReg_reg_n_0_[13]\,
      \logic_ram_spinal_port1_reg[13]_0\(12) => \rxShiftReg_reg_n_0_[12]\,
      \logic_ram_spinal_port1_reg[13]_0\(11) => \rxShiftReg_reg_n_0_[11]\,
      \logic_ram_spinal_port1_reg[13]_0\(10) => \rxShiftReg_reg_n_0_[10]\,
      \logic_ram_spinal_port1_reg[13]_0\(9) => \rxShiftReg_reg_n_0_[9]\,
      \logic_ram_spinal_port1_reg[13]_0\(8) => \rxShiftReg_reg_n_0_[8]\,
      \logic_ram_spinal_port1_reg[13]_0\(7) => \rxShiftReg_reg_n_0_[7]\,
      \logic_ram_spinal_port1_reg[13]_0\(6) => \rxShiftReg_reg_n_0_[6]\,
      \logic_ram_spinal_port1_reg[13]_0\(5) => \rxShiftReg_reg_n_0_[5]\,
      \logic_ram_spinal_port1_reg[13]_0\(4) => \rxShiftReg_reg_n_0_[4]\,
      \logic_ram_spinal_port1_reg[13]_0\(3) => \rxShiftReg_reg_n_0_[3]\,
      \logic_ram_spinal_port1_reg[13]_0\(2) => \rxShiftReg_reg_n_0_[2]\,
      \logic_ram_spinal_port1_reg[13]_0\(1) => \rxShiftReg_reg_n_0_[1]\,
      \logic_ram_spinal_port1_reg[13]_0\(0) => \rxShiftReg_reg_n_0_[0]\,
      reset => reset,
      rxFifo_io_pop_valid => rxFifo_io_pop_valid,
      selIndex => selIndex,
      when_apb3i2c_l175 => when_apb3i2c_l175
    );
\rxShiftReg[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^clockcounter_reg[11]_0\,
      I1 => \i2cState__0\(0),
      I2 => \i2cState__0\(1),
      I3 => \i2cState__0\(2),
      O => rxShiftReg
    );
\rxShiftReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rxShiftReg,
      CLR => reset,
      D => io_gpio_read(0),
      Q => \rxShiftReg_reg_n_0_[0]\
    );
\rxShiftReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rxShiftReg,
      CLR => reset,
      D => \rxShiftReg_reg_n_0_[9]\,
      Q => \rxShiftReg_reg_n_0_[10]\
    );
\rxShiftReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rxShiftReg,
      CLR => reset,
      D => \rxShiftReg_reg_n_0_[10]\,
      Q => \rxShiftReg_reg_n_0_[11]\
    );
\rxShiftReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rxShiftReg,
      CLR => reset,
      D => \rxShiftReg_reg_n_0_[11]\,
      Q => \rxShiftReg_reg_n_0_[12]\
    );
\rxShiftReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rxShiftReg,
      CLR => reset,
      D => \rxShiftReg_reg_n_0_[12]\,
      Q => \rxShiftReg_reg_n_0_[13]\
    );
\rxShiftReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rxShiftReg,
      CLR => reset,
      D => \rxShiftReg_reg_n_0_[13]\,
      Q => \rxShiftReg_reg_n_0_[14]\
    );
\rxShiftReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rxShiftReg,
      CLR => reset,
      D => \rxShiftReg_reg_n_0_[14]\,
      Q => \rxShiftReg_reg_n_0_[15]\
    );
\rxShiftReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rxShiftReg,
      CLR => reset,
      D => \rxShiftReg_reg_n_0_[0]\,
      Q => \rxShiftReg_reg_n_0_[1]\
    );
\rxShiftReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rxShiftReg,
      CLR => reset,
      D => \rxShiftReg_reg_n_0_[1]\,
      Q => \rxShiftReg_reg_n_0_[2]\
    );
\rxShiftReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rxShiftReg,
      CLR => reset,
      D => \rxShiftReg_reg_n_0_[2]\,
      Q => \rxShiftReg_reg_n_0_[3]\
    );
\rxShiftReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rxShiftReg,
      CLR => reset,
      D => \rxShiftReg_reg_n_0_[3]\,
      Q => \rxShiftReg_reg_n_0_[4]\
    );
\rxShiftReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rxShiftReg,
      CLR => reset,
      D => \rxShiftReg_reg_n_0_[4]\,
      Q => \rxShiftReg_reg_n_0_[5]\
    );
\rxShiftReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rxShiftReg,
      CLR => reset,
      D => \rxShiftReg_reg_n_0_[5]\,
      Q => \rxShiftReg_reg_n_0_[6]\
    );
\rxShiftReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rxShiftReg,
      CLR => reset,
      D => \rxShiftReg_reg_n_0_[6]\,
      Q => \rxShiftReg_reg_n_0_[7]\
    );
\rxShiftReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rxShiftReg,
      CLR => reset,
      D => \rxShiftReg_reg_n_0_[7]\,
      Q => \rxShiftReg_reg_n_0_[8]\
    );
\rxShiftReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => rxShiftReg,
      CLR => reset,
      D => \rxShiftReg_reg_n_0_[8]\,
      Q => \rxShiftReg_reg_n_0_[9]\
    );
txFifo: entity work.sys_Apb3Periph_0_0_StreamFifo_4_18
     port map (
      \CR1_reg[9]\ => txFifo_n_5,
      E(0) => bitCounter,
      \FSM_sequential_i2cState_reg[0]\ => \FSM_sequential_i2cState[0]_i_2__0_n_0\,
      \FSM_sequential_i2cState_reg[1]\(0) => txFifo_io_pop_ready,
      \FSM_sequential_i2cState_reg[1]_0\(0) => STOP,
      \FSM_sequential_i2cState_reg[2]\ => txFifo_n_4,
      \FSM_sequential_i2cState_reg[2]_0\ => txFifo_n_6,
      \FSM_sequential_i2cState_reg[2]_1\ => \FSM_sequential_i2cState[2]_i_2__0_n_0\,
      \FSM_sequential_i2cState_reg[2]_2\ => \FSM_sequential_i2cState[2]_i_4__0_n_0\,
      Q(0) => Q(0),
      \bitCounter_reg[0]\ => \^clockcounter_reg[11]_0\,
      \bitCounter_reg[0]_0\ => \bitCounter[3]_i_3__0_n_0\,
      clk => clk,
      \ctrl_doWrite__0\ => \ctrl_doWrite__0\,
      \i2cState__0\(2 downto 0) => \i2cState__0\(2 downto 0),
      io_apb_PADDR(0) => io_apb_PADDR(6),
      io_apb_PENABLE => io_apb_PENABLE,
      io_apb_PWDATA(15 downto 0) => io_apb_PWDATA(15 downto 0),
      io_apb_PWRITE => io_apb_PWRITE,
      io_apb_decoder_io_output_PSEL(0) => \^io_apb_decoder_io_output_psel\(0),
      io_gpio_write(0) => io_gpio_write(0),
      \io_gpio_write[22]\ => \io_gpio_write[22]_INST_0_i_2_n_0\,
      \io_gpio_write[22]_0\(0) => \io_gpio_write[22]\(0),
      \io_gpio_write[22]_1\ => \io_gpio_write[22]_INST_0_i_3_n_0\,
      \io_gpio_write[22]_2\(0) => ADDMODE,
      \io_gpio_write[22]_3\ => \io_gpio_write[22]_INST_0_i_5_n_0\,
      \io_gpio_write[22]_INST_0_i_1_0\(0) => \txShiftReg_reg_n_0_[7]\,
      \logic_ptr_push_reg[0]_0\(0) => TXE,
      \logic_ptr_push_reg[0]_1\ => \logic_pop_sync_popReg_reg[0]\,
      \logic_ram_spinal_port1_reg[15]_0\(15) => txFifo_n_7,
      \logic_ram_spinal_port1_reg[15]_0\(14) => txFifo_n_8,
      \logic_ram_spinal_port1_reg[15]_0\(13) => txFifo_n_9,
      \logic_ram_spinal_port1_reg[15]_0\(12) => txFifo_n_10,
      \logic_ram_spinal_port1_reg[15]_0\(11) => txFifo_n_11,
      \logic_ram_spinal_port1_reg[15]_0\(10) => txFifo_n_12,
      \logic_ram_spinal_port1_reg[15]_0\(9) => txFifo_n_13,
      \logic_ram_spinal_port1_reg[15]_0\(8) => txFifo_n_14,
      \logic_ram_spinal_port1_reg[15]_0\(7) => txFifo_n_15,
      \logic_ram_spinal_port1_reg[15]_0\(6) => txFifo_n_16,
      \logic_ram_spinal_port1_reg[15]_0\(5) => txFifo_n_17,
      \logic_ram_spinal_port1_reg[15]_0\(4) => txFifo_n_18,
      \logic_ram_spinal_port1_reg[15]_0\(3) => txFifo_n_19,
      \logic_ram_spinal_port1_reg[15]_0\(2) => txFifo_n_20,
      \logic_ram_spinal_port1_reg[15]_0\(1) => txFifo_n_21,
      \logic_ram_spinal_port1_reg[15]_0\(0) => txFifo_n_22,
      reset => reset,
      when_apb3i2c_l175 => when_apb3i2c_l175
    );
\txShiftReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_io_pop_ready,
      CLR => reset,
      D => txFifo_n_22,
      Q => \txShiftReg_reg_n_0_[0]\
    );
\txShiftReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_io_pop_ready,
      CLR => reset,
      D => txFifo_n_12,
      Q => \txShiftReg_reg_n_0_[10]\
    );
\txShiftReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_io_pop_ready,
      CLR => reset,
      D => txFifo_n_11,
      Q => \txShiftReg_reg_n_0_[11]\
    );
\txShiftReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_io_pop_ready,
      CLR => reset,
      D => txFifo_n_10,
      Q => \txShiftReg_reg_n_0_[12]\
    );
\txShiftReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_io_pop_ready,
      CLR => reset,
      D => txFifo_n_9,
      Q => \txShiftReg_reg_n_0_[13]\
    );
\txShiftReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_io_pop_ready,
      CLR => reset,
      D => txFifo_n_8,
      Q => \txShiftReg_reg_n_0_[14]\
    );
\txShiftReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_io_pop_ready,
      CLR => reset,
      D => txFifo_n_7,
      Q => \txShiftReg_reg_n_0_[15]\
    );
\txShiftReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_io_pop_ready,
      CLR => reset,
      D => txFifo_n_21,
      Q => \txShiftReg_reg_n_0_[1]\
    );
\txShiftReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_io_pop_ready,
      CLR => reset,
      D => txFifo_n_20,
      Q => \txShiftReg_reg_n_0_[2]\
    );
\txShiftReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_io_pop_ready,
      CLR => reset,
      D => txFifo_n_19,
      Q => \txShiftReg_reg_n_0_[3]\
    );
\txShiftReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_io_pop_ready,
      CLR => reset,
      D => txFifo_n_18,
      Q => \txShiftReg_reg_n_0_[4]\
    );
\txShiftReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_io_pop_ready,
      CLR => reset,
      D => txFifo_n_17,
      Q => \txShiftReg_reg_n_0_[5]\
    );
\txShiftReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_io_pop_ready,
      CLR => reset,
      D => txFifo_n_16,
      Q => \txShiftReg_reg_n_0_[6]\
    );
\txShiftReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_io_pop_ready,
      CLR => reset,
      D => txFifo_n_15,
      Q => \txShiftReg_reg_n_0_[7]\
    );
\txShiftReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_io_pop_ready,
      CLR => reset,
      D => txFifo_n_14,
      Q => \txShiftReg_reg_n_0_[8]\
    );
\txShiftReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_io_pop_ready,
      CLR => reset,
      D => txFifo_n_13,
      Q => \txShiftReg_reg_n_0_[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_Apb3Spi is
  port (
    spiMaster_mosiReg_reg_0 : out STD_LOGIC;
    io_gpio_write : out STD_LOGIC_VECTOR ( 2 downto 0 );
    io_apb_decoder_io_output_PSEL : out STD_LOGIC_VECTOR ( 0 to 0 );
    io_apb_PADDR_4_sp_1 : out STD_LOGIC;
    io_apb_PENABLE_0 : out STD_LOGIC;
    io_interrupt : out STD_LOGIC_VECTOR ( 0 to 0 );
    spiCtrl_io_spis_0_sclk : out STD_LOGIC;
    io_apb_PADDR_3_sp_1 : out STD_LOGIC;
    spiCtrl_io_apb_PRDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    \io_gpio_write[28]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    io_apb_PADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    io_apb_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_apb_PENABLE : in STD_LOGIC;
    io_apb_PWRITE : in STD_LOGIC;
    \io_interrupt[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \io_apb_PRDATA[0]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[0]_INST_0_i_3_0\ : in STD_LOGIC;
    selIndex : in STD_LOGIC;
    \io_apb_PRDATA[0]_INST_0_i_7\ : in STD_LOGIC;
    \io_apb_PRDATA[0]_INST_0_i_7_0\ : in STD_LOGIC;
    \io_apb_PRDATA[1]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[2]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[3]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[4]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[5]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[6]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[7]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[8]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[9]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[10]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[11]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[12]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[13]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[14]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_3\ : in STD_LOGIC;
    \I2SCFGR_reg[0]_0\ : in STD_LOGIC;
    \I2SPR_reg[0]_0\ : in STD_LOGIC;
    \CRCPR_reg[0]_0\ : in STD_LOGIC;
    \CR2_reg[0]_0\ : in STD_LOGIC;
    \CR1_reg[0]_0\ : in STD_LOGIC;
    io_apb_PWDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \logic_ram_reg_0_15_0_5_i_3__3\ : in STD_LOGIC;
    io_gpio_read : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end sys_Apb3Periph_0_0_Apb3Spi;

architecture STRUCTURE of sys_Apb3Periph_0_0_Apb3Spi is
  signal BR : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal CPOL : STD_LOGIC;
  signal CR1 : STD_LOGIC;
  signal \CR1_reg_n_0_[0]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[10]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[11]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[12]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[14]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[15]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[2]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[8]\ : STD_LOGIC;
  signal CR2 : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal CR2_3 : STD_LOGIC;
  signal CRCEN : STD_LOGIC;
  signal CRCERR : STD_LOGIC;
  signal CRCPR : STD_LOGIC;
  signal \FSM_onehot_spiMaster_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_spiMaster_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_spiMaster_state_reg_n_0_[1]\ : STD_LOGIC;
  signal I2SCFGR : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal I2SCFGR_2 : STD_LOGIC;
  signal I2SPR : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal I2SPR_1 : STD_LOGIC;
  signal LSBFIRST : STD_LOGIC;
  signal RXCRCR : STD_LOGIC;
  signal RXCRCR0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal RXCRCR1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SPE : STD_LOGIC;
  signal SR1 : STD_LOGIC;
  signal \SR1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \SR1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \SR1_carry__0_n_3\ : STD_LOGIC;
  signal SR1_carry_i_1_n_0 : STD_LOGIC;
  signal SR1_carry_i_2_n_0 : STD_LOGIC;
  signal SR1_carry_i_3_n_0 : STD_LOGIC;
  signal SR1_carry_i_4_n_0 : STD_LOGIC;
  signal SR1_carry_n_0 : STD_LOGIC;
  signal SR1_carry_n_1 : STD_LOGIC;
  signal SR1_carry_n_2 : STD_LOGIC;
  signal SR1_carry_n_3 : STD_LOGIC;
  signal \SR[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \SR_reg_n_0_[0]\ : STD_LOGIC;
  signal \SR_reg_n_0_[7]\ : STD_LOGIC;
  signal SSM : STD_LOGIC;
  signal TXCRCR0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal TXCRCR1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TXE : STD_LOGIC;
  signal \_zz_RXCRCR\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \ctrl_doWrite__0\ : STD_LOGIC;
  signal io_apb_PADDR_3_sn_1 : STD_LOGIC;
  signal io_apb_PADDR_4_sn_1 : STD_LOGIC;
  signal \io_apb_PRDATA[0]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[0]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[10]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[10]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[11]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[11]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[12]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[12]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[13]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[13]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[14]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[14]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[1]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[1]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[2]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[2]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[3]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[3]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[4]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[4]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[5]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[5]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[6]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[6]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[7]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[7]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[9]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[9]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \^io_apb_decoder_io_output_psel\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in_4 : STD_LOGIC;
  signal p_1_in0_in : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_4_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_6_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rxFifo_io_push_valid : STD_LOGIC;
  signal spiCtrl_io_interrupt : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \spiMaster_clockCounter[6]_i_2_n_0\ : STD_LOGIC;
  signal \spiMaster_clockCounter[7]_i_2_n_0\ : STD_LOGIC;
  signal \spiMaster_clockCounter_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal spiMaster_clockDivider : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal spiMaster_clockDivider0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal spiMaster_mosiReg_i_1_n_0 : STD_LOGIC;
  signal spiMaster_mosiReg_i_2_n_0 : STD_LOGIC;
  signal \^spimaster_mosireg_reg_0\ : STD_LOGIC;
  signal spiMaster_rxShiftReg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \spiMaster_rxShiftReg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg[15]_i_2_n_0\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg[9]_i_1_n_0\ : STD_LOGIC;
  signal spiMaster_rxShiftReg_0 : STD_LOGIC;
  signal spiMaster_sclkReg_i_1_n_0 : STD_LOGIC;
  signal spiMaster_sclkReg_reg_n_0 : STD_LOGIC;
  signal \spiMaster_sclkToggle__6\ : STD_LOGIC;
  signal spiMaster_txBitCnt : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \spiMaster_txBitCnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \spiMaster_txBitCnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \spiMaster_txBitCnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \spiMaster_txBitCnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \spiMaster_txBitCnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \spiMaster_txShiftReg[14]_i_2_n_0\ : STD_LOGIC;
  signal \spiMaster_txShiftReg[14]_i_3_n_0\ : STD_LOGIC;
  signal \spiMaster_txShiftReg[7]_i_2_n_0\ : STD_LOGIC;
  signal \spiMaster_txShiftReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \spiMaster_txShiftReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \spiMaster_txShiftReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \spiMaster_txShiftReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \spiMaster_txShiftReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \spiMaster_txShiftReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \spiMaster_txShiftReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \spiMaster_txShiftReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \spiMaster_txShiftReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \spiMaster_txShiftReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \spiMaster_txShiftReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \spiMaster_txShiftReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \spiMaster_txShiftReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \spiMaster_txShiftReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \spiMaster_txShiftReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \spiMaster_txShiftReg_reg_n_0_[9]\ : STD_LOGIC;
  signal txFifo_io_push_ready : STD_LOGIC;
  signal txFifo_n_1 : STD_LOGIC;
  signal txFifo_n_10 : STD_LOGIC;
  signal txFifo_n_11 : STD_LOGIC;
  signal txFifo_n_12 : STD_LOGIC;
  signal txFifo_n_13 : STD_LOGIC;
  signal txFifo_n_14 : STD_LOGIC;
  signal txFifo_n_15 : STD_LOGIC;
  signal txFifo_n_16 : STD_LOGIC;
  signal txFifo_n_17 : STD_LOGIC;
  signal txFifo_n_18 : STD_LOGIC;
  signal txFifo_n_19 : STD_LOGIC;
  signal txFifo_n_2 : STD_LOGIC;
  signal txFifo_n_20 : STD_LOGIC;
  signal txFifo_n_21 : STD_LOGIC;
  signal txFifo_n_22 : STD_LOGIC;
  signal txFifo_n_23 : STD_LOGIC;
  signal txFifo_n_6 : STD_LOGIC;
  signal txFifo_n_7 : STD_LOGIC;
  signal txFifo_n_8 : STD_LOGIC;
  signal txFifo_n_9 : STD_LOGIC;
  signal NLW_SR1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SR1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_SR1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_spiMaster_state[2]_i_4\ : label is "soft_lutpair138";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_spiMaster_state_reg[0]\ : label is "SpiState_SHIFT:010,SpiState_IDLE:001,SpiState_DONE:100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_spiMaster_state_reg[1]\ : label is "SpiState_SHIFT:010,SpiState_IDLE:001,SpiState_DONE:100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_spiMaster_state_reg[2]\ : label is "SpiState_SHIFT:010,SpiState_IDLE:001,SpiState_DONE:100";
  attribute SOFT_HLUTNM of \RXCRCR[0]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \RXCRCR[1]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \SR[4]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \SR[7]_i_1__1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \TXCRCR[0]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \TXCRCR[2]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \io_apb_PRDATA[13]_INST_0_i_26\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \io_gpio_writeEnable[28]_INST_0_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \spiMaster_clockCounter[0]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \spiMaster_clockCounter[1]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \spiMaster_clockDivider[0]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \spiMaster_clockDivider[1]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \spiMaster_clockDivider[2]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \spiMaster_clockDivider[3]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \spiMaster_clockDivider[5]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \spiMaster_clockDivider[6]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of spiMaster_mosiReg_i_1 : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \spiMaster_rxShiftReg[0]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \spiMaster_rxShiftReg[10]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \spiMaster_rxShiftReg[11]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \spiMaster_rxShiftReg[12]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \spiMaster_rxShiftReg[13]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \spiMaster_rxShiftReg[14]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \spiMaster_rxShiftReg[15]_i_2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \spiMaster_rxShiftReg[1]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \spiMaster_rxShiftReg[2]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \spiMaster_rxShiftReg[3]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \spiMaster_rxShiftReg[4]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \spiMaster_rxShiftReg[5]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \spiMaster_rxShiftReg[6]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \spiMaster_rxShiftReg[8]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \spiMaster_rxShiftReg[9]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \spiMaster_txBitCnt[0]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \spiMaster_txBitCnt[1]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \spiMaster_txBitCnt[2]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \spiMaster_txBitCnt[3]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \spiMaster_txShiftReg[14]_i_2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \spiMaster_txShiftReg[14]_i_3\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \spiMaster_txShiftReg[7]_i_2\ : label is "soft_lutpair150";
begin
  io_apb_PADDR_3_sp_1 <= io_apb_PADDR_3_sn_1;
  io_apb_PADDR_4_sp_1 <= io_apb_PADDR_4_sn_1;
  io_apb_decoder_io_output_PSEL(0) <= \^io_apb_decoder_io_output_psel\(0);
  spiMaster_mosiReg_reg_0 <= \^spimaster_mosireg_reg_0\;
\CR1[15]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \CR1_reg[0]_0\,
      I1 => \ctrl_doWrite__0\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(4),
      I4 => io_apb_PADDR(2),
      I5 => io_apb_PADDR(1),
      O => CR1
    );
\CR1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \CR1_reg_n_0_[0]\
    );
\CR1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \CR1_reg_n_0_[10]\
    );
\CR1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \CR1_reg_n_0_[11]\
    );
\CR1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \CR1_reg_n_0_[12]\
    );
\CR1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => CRCEN
    );
\CR1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \CR1_reg_n_0_[14]\
    );
\CR1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \CR1_reg_n_0_[15]\
    );
\CR1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => CPOL
    );
\CR1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \CR1_reg_n_0_[2]\
    );
\CR1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => BR(0)
    );
\CR1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => BR(1)
    );
\CR1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => BR(2)
    );
\CR1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => SPE
    );
\CR1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => LSBFIRST
    );
\CR1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \CR1_reg_n_0_[8]\
    );
\CR1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => SSM
    );
\CR2[15]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \ctrl_doWrite__0\,
      I1 => \CR2_reg[0]_0\,
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(5),
      I5 => io_apb_PADDR(1),
      O => CR2_3
    );
\CR2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2_3,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => p_6_in(0)
    );
\CR2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2_3,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => CR2(10)
    );
\CR2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2_3,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => CR2(11)
    );
\CR2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2_3,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => CR2(12)
    );
\CR2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2_3,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => CR2(13)
    );
\CR2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2_3,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => CR2(14)
    );
\CR2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2_3,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => CR2(15)
    );
\CR2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2_3,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => p_6_in(1)
    );
\CR2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2_3,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => p_6_in(2)
    );
\CR2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2_3,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => p_6_in(3)
    );
\CR2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2_3,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => p_6_in(4)
    );
\CR2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2_3,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => p_6_in(5)
    );
\CR2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2_3,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => p_6_in(6)
    );
\CR2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2_3,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => p_6_in(7)
    );
\CR2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2_3,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => CR2(8)
    );
\CR2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2_3,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => CR2(9)
    );
\CRCPR[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \ctrl_doWrite__0\,
      I1 => \CRCPR_reg[0]_0\,
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(5),
      I5 => io_apb_PADDR(1),
      O => CRCPR
    );
\CRCPR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CRCPR,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => p_4_in(0)
    );
\CRCPR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CRCPR,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => p_4_in(10)
    );
\CRCPR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CRCPR,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => p_4_in(11)
    );
\CRCPR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CRCPR,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => p_4_in(12)
    );
\CRCPR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CRCPR,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => p_4_in(13)
    );
\CRCPR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CRCPR,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => p_4_in(14)
    );
\CRCPR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CRCPR,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => p_4_in(15)
    );
\CRCPR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CRCPR,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => p_4_in(1)
    );
\CRCPR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CRCPR,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => p_4_in(2)
    );
\CRCPR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CRCPR,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => p_4_in(3)
    );
\CRCPR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CRCPR,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => p_4_in(4)
    );
\CRCPR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CRCPR,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => p_4_in(5)
    );
\CRCPR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CRCPR,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => p_4_in(6)
    );
\CRCPR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CRCPR,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => p_4_in(7)
    );
\CRCPR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CRCPR,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => p_4_in(8)
    );
\CRCPR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CRCPR,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => p_4_in(9)
    );
\FSM_onehot_spiMaster_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000018"
    )
        port map (
      I0 => \CR1_reg_n_0_[11]\,
      I1 => \spiMaster_txBitCnt_reg_n_0_[4]\,
      I2 => \spiMaster_txBitCnt_reg_n_0_[3]\,
      I3 => \spiMaster_txBitCnt_reg_n_0_[0]\,
      I4 => \spiMaster_txBitCnt_reg_n_0_[1]\,
      I5 => \spiMaster_txBitCnt_reg_n_0_[2]\,
      O => p_0_in_4
    );
\FSM_onehot_spiMaster_state[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82280000"
    )
        port map (
      I0 => \FSM_onehot_spiMaster_state_reg_n_0_[1]\,
      I1 => \CR1_reg_n_0_[0]\,
      I2 => CPOL,
      I3 => spiMaster_sclkReg_reg_n_0,
      I4 => \spiMaster_sclkToggle__6\,
      O => \FSM_onehot_spiMaster_state[2]_i_4_n_0\
    );
\FSM_onehot_spiMaster_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => txFifo_n_23,
      PRE => reset,
      Q => \FSM_onehot_spiMaster_state_reg_n_0_[0]\
    );
\FSM_onehot_spiMaster_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => txFifo_n_1,
      Q => \FSM_onehot_spiMaster_state_reg_n_0_[1]\
    );
\FSM_onehot_spiMaster_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => txFifo_n_22,
      Q => rxFifo_io_push_valid
    );
\I2SCFGR[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \ctrl_doWrite__0\,
      I1 => \I2SCFGR_reg[0]_0\,
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(5),
      I4 => io_apb_PADDR(1),
      I5 => io_apb_PADDR(0),
      O => I2SCFGR_2
    );
\I2SCFGR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SCFGR_2,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => I2SCFGR(0)
    );
\I2SCFGR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SCFGR_2,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => I2SCFGR(10)
    );
\I2SCFGR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SCFGR_2,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => I2SCFGR(11)
    );
\I2SCFGR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SCFGR_2,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => I2SCFGR(12)
    );
\I2SCFGR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SCFGR_2,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => I2SCFGR(13)
    );
\I2SCFGR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SCFGR_2,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => I2SCFGR(14)
    );
\I2SCFGR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SCFGR_2,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => I2SCFGR(15)
    );
\I2SCFGR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SCFGR_2,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => I2SCFGR(1)
    );
\I2SCFGR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SCFGR_2,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => I2SCFGR(2)
    );
\I2SCFGR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SCFGR_2,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => I2SCFGR(3)
    );
\I2SCFGR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SCFGR_2,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => I2SCFGR(4)
    );
\I2SCFGR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SCFGR_2,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => I2SCFGR(5)
    );
\I2SCFGR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SCFGR_2,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => I2SCFGR(6)
    );
\I2SCFGR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SCFGR_2,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => I2SCFGR(7)
    );
\I2SCFGR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SCFGR_2,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => I2SCFGR(8)
    );
\I2SCFGR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SCFGR_2,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => I2SCFGR(9)
    );
\I2SPR[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \I2SPR_reg[0]_0\,
      I1 => \ctrl_doWrite__0\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(4),
      I4 => io_apb_PADDR(2),
      I5 => io_apb_PADDR(5),
      O => I2SPR_1
    );
\I2SPR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SPR_1,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => I2SPR(0)
    );
\I2SPR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SPR_1,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => I2SPR(10)
    );
\I2SPR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SPR_1,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => I2SPR(11)
    );
\I2SPR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SPR_1,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => I2SPR(12)
    );
\I2SPR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SPR_1,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => I2SPR(13)
    );
\I2SPR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SPR_1,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => I2SPR(14)
    );
\I2SPR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SPR_1,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => I2SPR(15)
    );
\I2SPR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SPR_1,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => I2SPR(1)
    );
\I2SPR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SPR_1,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => I2SPR(2)
    );
\I2SPR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SPR_1,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => I2SPR(3)
    );
\I2SPR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SPR_1,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => I2SPR(4)
    );
\I2SPR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SPR_1,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => I2SPR(5)
    );
\I2SPR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SPR_1,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => I2SPR(6)
    );
\I2SPR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SPR_1,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => I2SPR(7)
    );
\I2SPR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SPR_1,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => I2SPR(8)
    );
\I2SPR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SPR_1,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => I2SPR(9)
    );
\RXCRCR[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => p_4_in(0),
      I1 => p_1_in0_in,
      I2 => io_gpio_read(0),
      O => RXCRCR1(0)
    );
\RXCRCR[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => io_gpio_read(0),
      I1 => p_1_in0_in,
      I2 => p_4_in(10),
      I3 => \_zz_RXCRCR\(10),
      O => RXCRCR0(10)
    );
\RXCRCR[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => io_gpio_read(0),
      I1 => p_1_in0_in,
      I2 => p_4_in(11),
      I3 => \_zz_RXCRCR\(11),
      O => RXCRCR0(11)
    );
\RXCRCR[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => io_gpio_read(0),
      I1 => p_1_in0_in,
      I2 => p_4_in(12),
      I3 => \_zz_RXCRCR\(12),
      O => RXCRCR0(12)
    );
\RXCRCR[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => io_gpio_read(0),
      I1 => p_1_in0_in,
      I2 => p_4_in(13),
      I3 => \_zz_RXCRCR\(13),
      O => RXCRCR0(13)
    );
\RXCRCR[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => io_gpio_read(0),
      I1 => p_1_in0_in,
      I2 => p_4_in(14),
      I3 => \_zz_RXCRCR\(14),
      O => RXCRCR0(14)
    );
\RXCRCR[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => io_gpio_read(0),
      I1 => p_1_in0_in,
      I2 => p_4_in(15),
      I3 => \_zz_RXCRCR\(15),
      O => RXCRCR0(15)
    );
\RXCRCR[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => io_gpio_read(0),
      I1 => p_1_in0_in,
      I2 => p_4_in(1),
      I3 => \_zz_RXCRCR\(1),
      O => RXCRCR0(1)
    );
\RXCRCR[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => io_gpio_read(0),
      I1 => p_1_in0_in,
      I2 => p_4_in(2),
      I3 => \_zz_RXCRCR\(2),
      O => RXCRCR0(2)
    );
\RXCRCR[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => io_gpio_read(0),
      I1 => p_1_in0_in,
      I2 => p_4_in(3),
      I3 => \_zz_RXCRCR\(3),
      O => RXCRCR0(3)
    );
\RXCRCR[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => io_gpio_read(0),
      I1 => p_1_in0_in,
      I2 => p_4_in(4),
      I3 => \_zz_RXCRCR\(4),
      O => RXCRCR0(4)
    );
\RXCRCR[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => io_gpio_read(0),
      I1 => p_1_in0_in,
      I2 => p_4_in(5),
      I3 => \_zz_RXCRCR\(5),
      O => RXCRCR0(5)
    );
\RXCRCR[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => io_gpio_read(0),
      I1 => p_1_in0_in,
      I2 => p_4_in(6),
      I3 => \_zz_RXCRCR\(6),
      O => RXCRCR0(6)
    );
\RXCRCR[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => io_gpio_read(0),
      I1 => p_1_in0_in,
      I2 => p_4_in(7),
      I3 => \_zz_RXCRCR\(7),
      O => RXCRCR0(7)
    );
\RXCRCR[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => io_gpio_read(0),
      I1 => p_1_in0_in,
      I2 => p_4_in(8),
      I3 => \_zz_RXCRCR\(8),
      O => RXCRCR0(8)
    );
\RXCRCR[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => io_gpio_read(0),
      I1 => p_1_in0_in,
      I2 => p_4_in(9),
      I3 => \_zz_RXCRCR\(9),
      O => RXCRCR0(9)
    );
\RXCRCR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => RXCRCR1(0),
      Q => \_zz_RXCRCR\(1)
    );
\RXCRCR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => RXCRCR0(10),
      Q => \_zz_RXCRCR\(11)
    );
\RXCRCR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => RXCRCR0(11),
      Q => \_zz_RXCRCR\(12)
    );
\RXCRCR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => RXCRCR0(12),
      Q => \_zz_RXCRCR\(13)
    );
\RXCRCR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => RXCRCR0(13),
      Q => \_zz_RXCRCR\(14)
    );
\RXCRCR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => RXCRCR0(14),
      Q => \_zz_RXCRCR\(15)
    );
\RXCRCR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => RXCRCR0(15),
      Q => p_1_in0_in
    );
\RXCRCR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => RXCRCR0(1),
      Q => \_zz_RXCRCR\(2)
    );
\RXCRCR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => RXCRCR0(2),
      Q => \_zz_RXCRCR\(3)
    );
\RXCRCR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => RXCRCR0(3),
      Q => \_zz_RXCRCR\(4)
    );
\RXCRCR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => RXCRCR0(4),
      Q => \_zz_RXCRCR\(5)
    );
\RXCRCR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => RXCRCR0(5),
      Q => \_zz_RXCRCR\(6)
    );
\RXCRCR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => RXCRCR0(6),
      Q => \_zz_RXCRCR\(7)
    );
\RXCRCR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => RXCRCR0(7),
      Q => \_zz_RXCRCR\(8)
    );
\RXCRCR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => RXCRCR0(8),
      Q => \_zz_RXCRCR\(9)
    );
\RXCRCR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => RXCRCR0(9),
      Q => \_zz_RXCRCR\(10)
    );
SR1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => SR1_carry_n_0,
      CO(2) => SR1_carry_n_1,
      CO(1) => SR1_carry_n_2,
      CO(0) => SR1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_SR1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => SR1_carry_i_1_n_0,
      S(2) => SR1_carry_i_2_n_0,
      S(1) => SR1_carry_i_3_n_0,
      S(0) => SR1_carry_i_4_n_0
    );
\SR1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => SR1_carry_n_0,
      CO(3 downto 2) => \NLW_SR1_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => SR1,
      CO(0) => \SR1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3 downto 0) => \NLW_SR1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \SR1_carry__0_i_1_n_0\,
      S(0) => \SR1_carry__0_i_2_n_0\
    );
\SR1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_2_in(15),
      I1 => p_1_in0_in,
      O => \SR1_carry__0_i_1_n_0\
    );
\SR1_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \_zz_RXCRCR\(14),
      I1 => p_2_in(13),
      I2 => \_zz_RXCRCR\(13),
      I3 => p_2_in(12),
      I4 => p_2_in(14),
      I5 => \_zz_RXCRCR\(15),
      O => \SR1_carry__0_i_2_n_0\
    );
SR1_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \_zz_RXCRCR\(11),
      I1 => p_2_in(10),
      I2 => \_zz_RXCRCR\(10),
      I3 => p_2_in(9),
      I4 => p_2_in(11),
      I5 => \_zz_RXCRCR\(12),
      O => SR1_carry_i_1_n_0
    );
SR1_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \_zz_RXCRCR\(8),
      I1 => p_2_in(7),
      I2 => \_zz_RXCRCR\(7),
      I3 => p_2_in(6),
      I4 => p_2_in(8),
      I5 => \_zz_RXCRCR\(9),
      O => SR1_carry_i_2_n_0
    );
SR1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \_zz_RXCRCR\(5),
      I1 => p_2_in(4),
      I2 => \_zz_RXCRCR\(4),
      I3 => p_2_in(3),
      I4 => p_2_in(5),
      I5 => \_zz_RXCRCR\(6),
      O => SR1_carry_i_3_n_0
    );
SR1_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \_zz_RXCRCR\(2),
      I1 => p_2_in(1),
      I2 => \_zz_RXCRCR\(1),
      I3 => p_2_in(0),
      I4 => p_2_in(2),
      I5 => \_zz_RXCRCR\(3),
      O => SR1_carry_i_4_n_0
    );
\SR[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CRCEN,
      I1 => SR1,
      O => p_1_out(4)
    );
\SR[7]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FSM_onehot_spiMaster_state_reg_n_0_[0]\,
      O => \SR[7]_i_1__1_n_0\
    );
\SR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => p_1_out(0),
      Q => \SR_reg_n_0_[0]\
    );
\SR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => txFifo_io_push_ready,
      Q => TXE
    );
\SR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => p_1_out(4),
      Q => CRCERR
    );
\SR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR[7]_i_1__1_n_0\,
      Q => \SR_reg_n_0_[7]\
    );
\TXCRCR[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => p_4_in(0),
      I1 => p_2_in(15),
      I2 => \^spimaster_mosireg_reg_0\,
      O => TXCRCR1(0)
    );
\TXCRCR[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => \^spimaster_mosireg_reg_0\,
      I1 => p_2_in(15),
      I2 => p_4_in(10),
      I3 => p_2_in(9),
      O => TXCRCR0(10)
    );
\TXCRCR[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => \^spimaster_mosireg_reg_0\,
      I1 => p_2_in(15),
      I2 => p_4_in(11),
      I3 => p_2_in(10),
      O => TXCRCR0(11)
    );
\TXCRCR[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => \^spimaster_mosireg_reg_0\,
      I1 => p_2_in(15),
      I2 => p_4_in(12),
      I3 => p_2_in(11),
      O => TXCRCR0(12)
    );
\TXCRCR[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => \^spimaster_mosireg_reg_0\,
      I1 => p_2_in(15),
      I2 => p_4_in(13),
      I3 => p_2_in(12),
      O => TXCRCR0(13)
    );
\TXCRCR[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => \^spimaster_mosireg_reg_0\,
      I1 => p_2_in(15),
      I2 => p_4_in(14),
      I3 => p_2_in(13),
      O => TXCRCR0(14)
    );
\TXCRCR[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \spiMaster_sclkToggle__6\,
      I1 => CRCEN,
      O => RXCRCR
    );
\TXCRCR[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => \^spimaster_mosireg_reg_0\,
      I1 => p_2_in(15),
      I2 => p_4_in(15),
      I3 => p_2_in(14),
      O => TXCRCR0(15)
    );
\TXCRCR[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => \^spimaster_mosireg_reg_0\,
      I1 => p_2_in(15),
      I2 => p_4_in(1),
      I3 => p_2_in(0),
      O => TXCRCR0(1)
    );
\TXCRCR[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => \^spimaster_mosireg_reg_0\,
      I1 => p_2_in(15),
      I2 => p_4_in(2),
      I3 => p_2_in(1),
      O => TXCRCR0(2)
    );
\TXCRCR[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => \^spimaster_mosireg_reg_0\,
      I1 => p_2_in(15),
      I2 => p_4_in(3),
      I3 => p_2_in(2),
      O => TXCRCR0(3)
    );
\TXCRCR[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => \^spimaster_mosireg_reg_0\,
      I1 => p_2_in(15),
      I2 => p_4_in(4),
      I3 => p_2_in(3),
      O => TXCRCR0(4)
    );
\TXCRCR[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => \^spimaster_mosireg_reg_0\,
      I1 => p_2_in(15),
      I2 => p_4_in(5),
      I3 => p_2_in(4),
      O => TXCRCR0(5)
    );
\TXCRCR[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => \^spimaster_mosireg_reg_0\,
      I1 => p_2_in(15),
      I2 => p_4_in(6),
      I3 => p_2_in(5),
      O => TXCRCR0(6)
    );
\TXCRCR[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => \^spimaster_mosireg_reg_0\,
      I1 => p_2_in(15),
      I2 => p_4_in(7),
      I3 => p_2_in(6),
      O => TXCRCR0(7)
    );
\TXCRCR[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => \^spimaster_mosireg_reg_0\,
      I1 => p_2_in(15),
      I2 => p_4_in(8),
      I3 => p_2_in(7),
      O => TXCRCR0(8)
    );
\TXCRCR[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => \^spimaster_mosireg_reg_0\,
      I1 => p_2_in(15),
      I2 => p_4_in(9),
      I3 => p_2_in(8),
      O => TXCRCR0(9)
    );
\TXCRCR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => TXCRCR1(0),
      Q => p_2_in(0)
    );
\TXCRCR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => TXCRCR0(10),
      Q => p_2_in(10)
    );
\TXCRCR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => TXCRCR0(11),
      Q => p_2_in(11)
    );
\TXCRCR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => TXCRCR0(12),
      Q => p_2_in(12)
    );
\TXCRCR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => TXCRCR0(13),
      Q => p_2_in(13)
    );
\TXCRCR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => TXCRCR0(14),
      Q => p_2_in(14)
    );
\TXCRCR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => TXCRCR0(15),
      Q => p_2_in(15)
    );
\TXCRCR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => TXCRCR0(1),
      Q => p_2_in(1)
    );
\TXCRCR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => TXCRCR0(2),
      Q => p_2_in(2)
    );
\TXCRCR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => TXCRCR0(3),
      Q => p_2_in(3)
    );
\TXCRCR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => TXCRCR0(4),
      Q => p_2_in(4)
    );
\TXCRCR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => TXCRCR0(5),
      Q => p_2_in(5)
    );
\TXCRCR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => TXCRCR0(6),
      Q => p_2_in(6)
    );
\TXCRCR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => TXCRCR0(7),
      Q => p_2_in(7)
    );
\TXCRCR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => TXCRCR0(8),
      Q => p_2_in(8)
    );
\TXCRCR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => TXCRCR0(9),
      Q => p_2_in(9)
    );
\io_apb_PRDATA[0]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \_zz_RXCRCR\(1),
      I1 => I2SCFGR(0),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => p_4_in(0),
      I5 => p_2_in(0),
      O => \io_apb_PRDATA[0]_INST_0_i_19_n_0\
    );
\io_apb_PRDATA[0]_INST_0_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \CR1_reg_n_0_[0]\,
      I1 => p_6_in(0),
      I2 => \SR_reg_n_0_[0]\,
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PADDR(2),
      O => \io_apb_PRDATA[0]_INST_0_i_37_n_0\
    );
\io_apb_PRDATA[10]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \_zz_RXCRCR\(11),
      I1 => I2SCFGR(10),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => p_4_in(10),
      I5 => p_2_in(10),
      O => \io_apb_PRDATA[10]_INST_0_i_19_n_0\
    );
\io_apb_PRDATA[10]_INST_0_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => CR2(10),
      I1 => \CR1_reg_n_0_[10]\,
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[10]_INST_0_i_32_n_0\
    );
\io_apb_PRDATA[11]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \_zz_RXCRCR\(12),
      I1 => I2SCFGR(11),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => p_4_in(11),
      I5 => p_2_in(11),
      O => \io_apb_PRDATA[11]_INST_0_i_19_n_0\
    );
\io_apb_PRDATA[11]_INST_0_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => CR2(11),
      I1 => \CR1_reg_n_0_[11]\,
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[11]_INST_0_i_31_n_0\
    );
\io_apb_PRDATA[12]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \_zz_RXCRCR\(13),
      I1 => I2SCFGR(12),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => p_4_in(12),
      I5 => p_2_in(12),
      O => \io_apb_PRDATA[12]_INST_0_i_17_n_0\
    );
\io_apb_PRDATA[12]_INST_0_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => CR2(12),
      I1 => \CR1_reg_n_0_[12]\,
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[12]_INST_0_i_26_n_0\
    );
\io_apb_PRDATA[13]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \_zz_RXCRCR\(14),
      I1 => I2SCFGR(13),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => p_4_in(13),
      I5 => p_2_in(13),
      O => \io_apb_PRDATA[13]_INST_0_i_17_n_0\
    );
\io_apb_PRDATA[13]_INST_0_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => CR2(13),
      I1 => CRCEN,
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[13]_INST_0_i_26_n_0\
    );
\io_apb_PRDATA[14]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \_zz_RXCRCR\(15),
      I1 => I2SCFGR(14),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => p_4_in(14),
      I5 => p_2_in(14),
      O => \io_apb_PRDATA[14]_INST_0_i_17_n_0\
    );
\io_apb_PRDATA[14]_INST_0_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => CR2(14),
      I1 => \CR1_reg_n_0_[14]\,
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[14]_INST_0_i_26_n_0\
    );
\io_apb_PRDATA[15]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_1_in0_in,
      I1 => I2SCFGR(15),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => p_4_in(15),
      I5 => p_2_in(15),
      O => \io_apb_PRDATA[15]_INST_0_i_22_n_0\
    );
\io_apb_PRDATA[15]_INST_0_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => CR2(15),
      I1 => \CR1_reg_n_0_[15]\,
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[15]_INST_0_i_34_n_0\
    );
\io_apb_PRDATA[15]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \SR_reg_n_0_[0]\,
      I1 => io_apb_PWRITE,
      I2 => io_apb_PENABLE,
      I3 => io_apb_PADDR(6),
      I4 => \^io_apb_decoder_io_output_psel\(0),
      I5 => \I2SCFGR_reg[0]_0\,
      O => \io_apb_PRDATA[15]_INST_0_i_35_n_0\
    );
\io_apb_PRDATA[1]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \_zz_RXCRCR\(2),
      I1 => I2SCFGR(1),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => p_4_in(1),
      I5 => p_2_in(1),
      O => \io_apb_PRDATA[1]_INST_0_i_19_n_0\
    );
\io_apb_PRDATA[1]_INST_0_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => CPOL,
      I1 => TXE,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => p_6_in(1),
      O => \io_apb_PRDATA[1]_INST_0_i_38_n_0\
    );
\io_apb_PRDATA[2]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \_zz_RXCRCR\(3),
      I1 => I2SCFGR(2),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => p_4_in(2),
      I5 => p_2_in(2),
      O => \io_apb_PRDATA[2]_INST_0_i_19_n_0\
    );
\io_apb_PRDATA[2]_INST_0_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => p_6_in(2),
      I1 => \CR1_reg_n_0_[2]\,
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[2]_INST_0_i_37_n_0\
    );
\io_apb_PRDATA[3]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \_zz_RXCRCR\(4),
      I1 => I2SCFGR(3),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => p_4_in(3),
      I5 => p_2_in(3),
      O => \io_apb_PRDATA[3]_INST_0_i_19_n_0\
    );
\io_apb_PRDATA[3]_INST_0_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => p_6_in(3),
      I1 => BR(0),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[3]_INST_0_i_36_n_0\
    );
\io_apb_PRDATA[4]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \_zz_RXCRCR\(5),
      I1 => I2SCFGR(4),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => p_4_in(4),
      I5 => p_2_in(4),
      O => \io_apb_PRDATA[4]_INST_0_i_19_n_0\
    );
\io_apb_PRDATA[4]_INST_0_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => BR(1),
      I1 => CRCERR,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => p_6_in(4),
      O => \io_apb_PRDATA[4]_INST_0_i_36_n_0\
    );
\io_apb_PRDATA[5]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \_zz_RXCRCR\(6),
      I1 => I2SCFGR(5),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => p_4_in(5),
      I5 => p_2_in(5),
      O => \io_apb_PRDATA[5]_INST_0_i_19_n_0\
    );
\io_apb_PRDATA[5]_INST_0_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => p_6_in(5),
      I1 => BR(2),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[5]_INST_0_i_36_n_0\
    );
\io_apb_PRDATA[6]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \_zz_RXCRCR\(7),
      I1 => I2SCFGR(6),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => p_4_in(6),
      I5 => p_2_in(6),
      O => \io_apb_PRDATA[6]_INST_0_i_19_n_0\
    );
\io_apb_PRDATA[6]_INST_0_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => p_6_in(6),
      I1 => SPE,
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[6]_INST_0_i_36_n_0\
    );
\io_apb_PRDATA[7]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \_zz_RXCRCR\(8),
      I1 => I2SCFGR(7),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => p_4_in(7),
      I5 => p_2_in(7),
      O => \io_apb_PRDATA[7]_INST_0_i_19_n_0\
    );
\io_apb_PRDATA[7]_INST_0_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => LSBFIRST,
      I1 => \SR_reg_n_0_[7]\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => p_6_in(7),
      O => \io_apb_PRDATA[7]_INST_0_i_36_n_0\
    );
\io_apb_PRDATA[8]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \_zz_RXCRCR\(9),
      I1 => I2SCFGR(8),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => p_4_in(8),
      I5 => p_2_in(8),
      O => \io_apb_PRDATA[8]_INST_0_i_19_n_0\
    );
\io_apb_PRDATA[8]_INST_0_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => CR2(8),
      I1 => \CR1_reg_n_0_[8]\,
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[8]_INST_0_i_39_n_0\
    );
\io_apb_PRDATA[9]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \_zz_RXCRCR\(10),
      I1 => I2SCFGR(9),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => p_4_in(9),
      I5 => p_2_in(9),
      O => \io_apb_PRDATA[9]_INST_0_i_19_n_0\
    );
\io_apb_PRDATA[9]_INST_0_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => CR2(9),
      I1 => SSM,
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[9]_INST_0_i_30_n_0\
    );
\io_gpio_writeEnable[28]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CPOL,
      I1 => spiMaster_sclkReg_reg_n_0,
      O => spiCtrl_io_spis_0_sclk
    );
\io_gpio_write[24]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => CPOL,
      I1 => spiMaster_sclkReg_reg_n_0,
      I2 => \io_gpio_write[28]\(0),
      I3 => Q(0),
      O => io_gpio_write(0)
    );
\io_gpio_write[25]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFDF00"
    )
        port map (
      I0 => p_6_in(2),
      I1 => SSM,
      I2 => \FSM_onehot_spiMaster_state_reg_n_0_[1]\,
      I3 => \io_gpio_write[28]\(1),
      I4 => Q(1),
      O => io_gpio_write(1)
    );
\io_gpio_write[28]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => CPOL,
      I1 => spiMaster_sclkReg_reg_n_0,
      I2 => \io_gpio_write[28]\(2),
      I3 => Q(2),
      O => io_gpio_write(2)
    );
\io_interrupt[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => spiCtrl_io_interrupt(0),
      I1 => \io_interrupt[15]\(0),
      O => io_interrupt(0)
    );
\io_interrupt[15]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => p_6_in(7),
      I1 => TXE,
      I2 => p_6_in(5),
      I3 => CRCERR,
      I4 => \SR_reg_n_0_[0]\,
      I5 => p_6_in(6),
      O => spiCtrl_io_interrupt(0)
    );
rxFifo: entity work.sys_Apb3Periph_0_0_StreamFifo_4_13
     port map (
      D(0) => p_1_out(0),
      Q(0) => \SR_reg_n_0_[0]\,
      clk => clk,
      io_apb_PADDR(6 downto 0) => io_apb_PADDR(6 downto 0),
      io_apb_PADDR_3_sp_1 => io_apb_PADDR_3_sn_1,
      io_apb_PADDR_4_sp_1 => io_apb_PADDR_4_sn_1,
      io_apb_PENABLE => io_apb_PENABLE,
      io_apb_PENABLE_0 => io_apb_PENABLE_0,
      \io_apb_PRDATA[0]_INST_0_i_3\ => \io_apb_PRDATA[0]_INST_0_i_3\,
      \io_apb_PRDATA[0]_INST_0_i_3_0\ => \io_apb_PRDATA[0]_INST_0_i_19_n_0\,
      \io_apb_PRDATA[0]_INST_0_i_3_1\ => \io_apb_PRDATA[0]_INST_0_i_3_0\,
      \io_apb_PRDATA[0]_INST_0_i_7_0\ => \io_apb_PRDATA[0]_INST_0_i_7\,
      \io_apb_PRDATA[0]_INST_0_i_7_1\ => \io_apb_PRDATA[0]_INST_0_i_37_n_0\,
      \io_apb_PRDATA[0]_INST_0_i_7_2\ => \io_apb_PRDATA[0]_INST_0_i_7_0\,
      \io_apb_PRDATA[10]_INST_0_i_3\ => \io_apb_PRDATA[10]_INST_0_i_3\,
      \io_apb_PRDATA[10]_INST_0_i_3_0\ => \io_apb_PRDATA[10]_INST_0_i_19_n_0\,
      \io_apb_PRDATA[10]_INST_0_i_7_0\ => \io_apb_PRDATA[10]_INST_0_i_32_n_0\,
      \io_apb_PRDATA[11]_INST_0_i_3\ => \io_apb_PRDATA[11]_INST_0_i_3\,
      \io_apb_PRDATA[11]_INST_0_i_3_0\ => \io_apb_PRDATA[11]_INST_0_i_19_n_0\,
      \io_apb_PRDATA[11]_INST_0_i_7_0\ => \io_apb_PRDATA[11]_INST_0_i_31_n_0\,
      \io_apb_PRDATA[12]_INST_0_i_3\ => \io_apb_PRDATA[12]_INST_0_i_3\,
      \io_apb_PRDATA[12]_INST_0_i_3_0\ => \io_apb_PRDATA[12]_INST_0_i_17_n_0\,
      \io_apb_PRDATA[12]_INST_0_i_7_0\ => \io_apb_PRDATA[12]_INST_0_i_26_n_0\,
      \io_apb_PRDATA[13]_INST_0_i_3\ => \io_apb_PRDATA[13]_INST_0_i_3\,
      \io_apb_PRDATA[13]_INST_0_i_3_0\ => \io_apb_PRDATA[13]_INST_0_i_17_n_0\,
      \io_apb_PRDATA[13]_INST_0_i_7_0\ => \io_apb_PRDATA[13]_INST_0_i_26_n_0\,
      \io_apb_PRDATA[14]_INST_0_i_3\ => \io_apb_PRDATA[14]_INST_0_i_3\,
      \io_apb_PRDATA[14]_INST_0_i_3_0\ => \io_apb_PRDATA[14]_INST_0_i_17_n_0\,
      \io_apb_PRDATA[14]_INST_0_i_7_0\ => \io_apb_PRDATA[14]_INST_0_i_26_n_0\,
      \io_apb_PRDATA[15]_INST_0_i_10_0\(15 downto 0) => I2SPR(15 downto 0),
      \io_apb_PRDATA[15]_INST_0_i_10_1\ => \io_apb_PRDATA[15]_INST_0_i_35_n_0\,
      \io_apb_PRDATA[15]_INST_0_i_10_2\ => \io_apb_PRDATA[15]_INST_0_i_34_n_0\,
      \io_apb_PRDATA[15]_INST_0_i_3\ => \io_apb_PRDATA[15]_INST_0_i_3\,
      \io_apb_PRDATA[15]_INST_0_i_3_0\ => \io_apb_PRDATA[15]_INST_0_i_22_n_0\,
      \io_apb_PRDATA[1]_INST_0_i_3\ => \io_apb_PRDATA[1]_INST_0_i_3\,
      \io_apb_PRDATA[1]_INST_0_i_3_0\ => \io_apb_PRDATA[1]_INST_0_i_19_n_0\,
      \io_apb_PRDATA[1]_INST_0_i_7_0\ => \io_apb_PRDATA[1]_INST_0_i_38_n_0\,
      \io_apb_PRDATA[2]_INST_0_i_3\ => \io_apb_PRDATA[2]_INST_0_i_3\,
      \io_apb_PRDATA[2]_INST_0_i_3_0\ => \io_apb_PRDATA[2]_INST_0_i_19_n_0\,
      \io_apb_PRDATA[2]_INST_0_i_7_0\ => \io_apb_PRDATA[2]_INST_0_i_37_n_0\,
      \io_apb_PRDATA[3]_INST_0_i_3\ => \io_apb_PRDATA[3]_INST_0_i_3\,
      \io_apb_PRDATA[3]_INST_0_i_3_0\ => \io_apb_PRDATA[3]_INST_0_i_19_n_0\,
      \io_apb_PRDATA[3]_INST_0_i_7_0\ => \io_apb_PRDATA[3]_INST_0_i_36_n_0\,
      \io_apb_PRDATA[4]_INST_0_i_3\ => \io_apb_PRDATA[4]_INST_0_i_3\,
      \io_apb_PRDATA[4]_INST_0_i_3_0\ => \io_apb_PRDATA[4]_INST_0_i_19_n_0\,
      \io_apb_PRDATA[4]_INST_0_i_7_0\ => \io_apb_PRDATA[4]_INST_0_i_36_n_0\,
      \io_apb_PRDATA[5]_INST_0_i_3\ => \io_apb_PRDATA[5]_INST_0_i_3\,
      \io_apb_PRDATA[5]_INST_0_i_3_0\ => \io_apb_PRDATA[5]_INST_0_i_19_n_0\,
      \io_apb_PRDATA[5]_INST_0_i_7_0\ => \io_apb_PRDATA[5]_INST_0_i_36_n_0\,
      \io_apb_PRDATA[6]_INST_0_i_3\ => \io_apb_PRDATA[6]_INST_0_i_3\,
      \io_apb_PRDATA[6]_INST_0_i_3_0\ => \io_apb_PRDATA[6]_INST_0_i_19_n_0\,
      \io_apb_PRDATA[6]_INST_0_i_7_0\ => \io_apb_PRDATA[6]_INST_0_i_36_n_0\,
      \io_apb_PRDATA[7]_INST_0_i_3\ => \io_apb_PRDATA[7]_INST_0_i_3\,
      \io_apb_PRDATA[7]_INST_0_i_3_0\ => \io_apb_PRDATA[7]_INST_0_i_19_n_0\,
      \io_apb_PRDATA[7]_INST_0_i_7_0\ => \io_apb_PRDATA[7]_INST_0_i_36_n_0\,
      \io_apb_PRDATA[8]_INST_0_i_3\ => \io_apb_PRDATA[8]_INST_0_i_3\,
      \io_apb_PRDATA[8]_INST_0_i_3_0\ => \io_apb_PRDATA[8]_INST_0_i_19_n_0\,
      \io_apb_PRDATA[8]_INST_0_i_7_0\ => \io_apb_PRDATA[8]_INST_0_i_39_n_0\,
      \io_apb_PRDATA[9]_INST_0_i_3\ => \io_apb_PRDATA[9]_INST_0_i_3\,
      \io_apb_PRDATA[9]_INST_0_i_3_0\ => \io_apb_PRDATA[9]_INST_0_i_19_n_0\,
      \io_apb_PRDATA[9]_INST_0_i_7_0\ => \io_apb_PRDATA[9]_INST_0_i_30_n_0\,
      io_apb_PWRITE => io_apb_PWRITE,
      \logic_pop_sync_popReg_reg[0]_0\ => \^io_apb_decoder_io_output_psel\(0),
      \logic_ram_spinal_port1_reg[13]_0\(15 downto 0) => spiMaster_rxShiftReg(15 downto 0),
      reset => reset,
      rxFifo_io_push_valid => rxFifo_io_push_valid,
      selIndex => selIndex,
      spiCtrl_io_apb_PRDATA(15 downto 0) => spiCtrl_io_apb_PRDATA(15 downto 0)
    );
\spiMaster_clockCounter[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => spiMaster_clockDivider(0),
      I1 => \spiMaster_sclkToggle__6\,
      I2 => \spiMaster_clockCounter_reg__0\(0),
      O => p_0_in(0)
    );
\spiMaster_clockCounter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \spiMaster_clockCounter_reg__0\(1),
      I1 => \spiMaster_clockCounter_reg__0\(0),
      I2 => \spiMaster_sclkToggle__6\,
      I3 => spiMaster_clockDivider(1),
      O => p_0_in(1)
    );
\spiMaster_clockCounter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA900A9"
    )
        port map (
      I0 => \spiMaster_clockCounter_reg__0\(2),
      I1 => \spiMaster_clockCounter_reg__0\(0),
      I2 => \spiMaster_clockCounter_reg__0\(1),
      I3 => \spiMaster_sclkToggle__6\,
      I4 => spiMaster_clockDivider(2),
      O => p_0_in(2)
    );
\spiMaster_clockCounter[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAA90000AAA9"
    )
        port map (
      I0 => \spiMaster_clockCounter_reg__0\(3),
      I1 => \spiMaster_clockCounter_reg__0\(1),
      I2 => \spiMaster_clockCounter_reg__0\(0),
      I3 => \spiMaster_clockCounter_reg__0\(2),
      I4 => \spiMaster_sclkToggle__6\,
      I5 => spiMaster_clockDivider(3),
      O => p_0_in(3)
    );
\spiMaster_clockCounter[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \spiMaster_clockCounter_reg__0\(4),
      I1 => \spiMaster_clockCounter[6]_i_2_n_0\,
      I2 => \spiMaster_sclkToggle__6\,
      I3 => spiMaster_clockDivider(4),
      O => p_0_in(4)
    );
\spiMaster_clockCounter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA900A9"
    )
        port map (
      I0 => \spiMaster_clockCounter_reg__0\(5),
      I1 => \spiMaster_clockCounter_reg__0\(4),
      I2 => \spiMaster_clockCounter[6]_i_2_n_0\,
      I3 => \spiMaster_sclkToggle__6\,
      I4 => spiMaster_clockDivider(5),
      O => p_0_in(5)
    );
\spiMaster_clockCounter[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAA90000AAA9"
    )
        port map (
      I0 => \spiMaster_clockCounter_reg__0\(6),
      I1 => \spiMaster_clockCounter_reg__0\(5),
      I2 => \spiMaster_clockCounter[6]_i_2_n_0\,
      I3 => \spiMaster_clockCounter_reg__0\(4),
      I4 => \spiMaster_sclkToggle__6\,
      I5 => spiMaster_clockDivider(6),
      O => p_0_in(6)
    );
\spiMaster_clockCounter[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \spiMaster_clockCounter_reg__0\(2),
      I1 => \spiMaster_clockCounter_reg__0\(0),
      I2 => \spiMaster_clockCounter_reg__0\(1),
      I3 => \spiMaster_clockCounter_reg__0\(3),
      O => \spiMaster_clockCounter[6]_i_2_n_0\
    );
\spiMaster_clockCounter[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A9"
    )
        port map (
      I0 => \spiMaster_clockCounter_reg__0\(7),
      I1 => \spiMaster_clockCounter_reg__0\(6),
      I2 => \spiMaster_clockCounter[7]_i_2_n_0\,
      I3 => \spiMaster_sclkToggle__6\,
      O => p_0_in(7)
    );
\spiMaster_clockCounter[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \spiMaster_clockCounter_reg__0\(4),
      I1 => \spiMaster_clockCounter_reg__0\(2),
      I2 => \spiMaster_clockCounter_reg__0\(0),
      I3 => \spiMaster_clockCounter_reg__0\(1),
      I4 => \spiMaster_clockCounter_reg__0\(3),
      I5 => \spiMaster_clockCounter_reg__0\(5),
      O => \spiMaster_clockCounter[7]_i_2_n_0\
    );
\spiMaster_clockCounter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SPE,
      CLR => reset,
      D => p_0_in(0),
      Q => \spiMaster_clockCounter_reg__0\(0)
    );
\spiMaster_clockCounter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SPE,
      CLR => reset,
      D => p_0_in(1),
      Q => \spiMaster_clockCounter_reg__0\(1)
    );
\spiMaster_clockCounter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SPE,
      CLR => reset,
      D => p_0_in(2),
      Q => \spiMaster_clockCounter_reg__0\(2)
    );
\spiMaster_clockCounter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SPE,
      CLR => reset,
      D => p_0_in(3),
      Q => \spiMaster_clockCounter_reg__0\(3)
    );
\spiMaster_clockCounter_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SPE,
      CLR => reset,
      D => p_0_in(4),
      Q => \spiMaster_clockCounter_reg__0\(4)
    );
\spiMaster_clockCounter_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SPE,
      CLR => reset,
      D => p_0_in(5),
      Q => \spiMaster_clockCounter_reg__0\(5)
    );
\spiMaster_clockCounter_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SPE,
      CLR => reset,
      D => p_0_in(6),
      Q => \spiMaster_clockCounter_reg__0\(6)
    );
\spiMaster_clockCounter_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SPE,
      CLR => reset,
      D => p_0_in(7),
      Q => \spiMaster_clockCounter_reg__0\(7)
    );
\spiMaster_clockDivider[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => BR(0),
      I1 => BR(1),
      I2 => BR(2),
      O => spiMaster_clockDivider0(0)
    );
\spiMaster_clockDivider[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => BR(0),
      I1 => BR(1),
      I2 => BR(2),
      O => spiMaster_clockDivider0(1)
    );
\spiMaster_clockDivider[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => BR(0),
      I1 => BR(1),
      I2 => BR(2),
      O => spiMaster_clockDivider0(2)
    );
\spiMaster_clockDivider[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => BR(0),
      I1 => BR(1),
      I2 => BR(2),
      O => spiMaster_clockDivider0(3)
    );
\spiMaster_clockDivider[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => BR(0),
      I1 => BR(1),
      I2 => BR(2),
      O => spiMaster_clockDivider0(4)
    );
\spiMaster_clockDivider[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => BR(0),
      I1 => BR(1),
      I2 => BR(2),
      O => spiMaster_clockDivider0(5)
    );
\spiMaster_clockDivider[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => BR(0),
      I1 => BR(1),
      I2 => BR(2),
      O => spiMaster_clockDivider0(6)
    );
\spiMaster_clockDivider_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => spiMaster_clockDivider0(0),
      Q => spiMaster_clockDivider(0)
    );
\spiMaster_clockDivider_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => spiMaster_clockDivider0(1),
      Q => spiMaster_clockDivider(1)
    );
\spiMaster_clockDivider_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => spiMaster_clockDivider0(2),
      Q => spiMaster_clockDivider(2)
    );
\spiMaster_clockDivider_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => spiMaster_clockDivider0(3),
      Q => spiMaster_clockDivider(3)
    );
\spiMaster_clockDivider_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => spiMaster_clockDivider0(4),
      Q => spiMaster_clockDivider(4)
    );
\spiMaster_clockDivider_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => spiMaster_clockDivider0(5),
      Q => spiMaster_clockDivider(5)
    );
\spiMaster_clockDivider_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => spiMaster_clockDivider0(6),
      Q => spiMaster_clockDivider(6)
    );
spiMaster_mosiReg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEC"
    )
        port map (
      I0 => spiMaster_mosiReg_i_2_n_0,
      I1 => \FSM_onehot_spiMaster_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_spiMaster_state[2]_i_4_n_0\,
      I3 => \^spimaster_mosireg_reg_0\,
      O => spiMaster_mosiReg_i_1_n_0
    );
spiMaster_mosiReg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A8A8080"
    )
        port map (
      I0 => \FSM_onehot_spiMaster_state_reg_n_0_[1]\,
      I1 => \spiMaster_txShiftReg_reg_n_0_[0]\,
      I2 => LSBFIRST,
      I3 => \spiMaster_txShiftReg_reg_n_0_[15]\,
      I4 => \spiMaster_txShiftReg_reg_n_0_[7]\,
      I5 => \CR1_reg_n_0_[11]\,
      O => spiMaster_mosiReg_i_2_n_0
    );
spiMaster_mosiReg_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => spiMaster_mosiReg_i_1_n_0,
      Q => \^spimaster_mosireg_reg_0\
    );
\spiMaster_rxShiftReg[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => spiMaster_rxShiftReg(1),
      I1 => LSBFIRST,
      I2 => io_gpio_read(0),
      O => \spiMaster_rxShiftReg[0]_i_1__0_n_0\
    );
\spiMaster_rxShiftReg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => spiMaster_rxShiftReg(11),
      I1 => spiMaster_rxShiftReg(9),
      I2 => \CR1_reg_n_0_[11]\,
      I3 => LSBFIRST,
      O => \spiMaster_rxShiftReg[10]_i_1_n_0\
    );
\spiMaster_rxShiftReg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => spiMaster_rxShiftReg(12),
      I1 => spiMaster_rxShiftReg(10),
      I2 => \CR1_reg_n_0_[11]\,
      I3 => LSBFIRST,
      O => \spiMaster_rxShiftReg[11]_i_1_n_0\
    );
\spiMaster_rxShiftReg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => spiMaster_rxShiftReg(13),
      I1 => spiMaster_rxShiftReg(11),
      I2 => \CR1_reg_n_0_[11]\,
      I3 => LSBFIRST,
      O => \spiMaster_rxShiftReg[12]_i_1_n_0\
    );
\spiMaster_rxShiftReg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => spiMaster_rxShiftReg(14),
      I1 => spiMaster_rxShiftReg(12),
      I2 => \CR1_reg_n_0_[11]\,
      I3 => LSBFIRST,
      O => \spiMaster_rxShiftReg[13]_i_1_n_0\
    );
\spiMaster_rxShiftReg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => spiMaster_rxShiftReg(15),
      I1 => spiMaster_rxShiftReg(13),
      I2 => \CR1_reg_n_0_[11]\,
      I3 => LSBFIRST,
      O => \spiMaster_rxShiftReg[14]_i_1_n_0\
    );
\spiMaster_rxShiftReg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69000000"
    )
        port map (
      I0 => \CR1_reg_n_0_[0]\,
      I1 => CPOL,
      I2 => spiMaster_sclkReg_reg_n_0,
      I3 => \FSM_onehot_spiMaster_state_reg_n_0_[1]\,
      I4 => \spiMaster_sclkToggle__6\,
      O => spiMaster_rxShiftReg_0
    );
\spiMaster_rxShiftReg[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => io_gpio_read(0),
      I1 => spiMaster_rxShiftReg(14),
      I2 => \CR1_reg_n_0_[11]\,
      I3 => LSBFIRST,
      O => \spiMaster_rxShiftReg[15]_i_2_n_0\
    );
\spiMaster_rxShiftReg[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => spiMaster_rxShiftReg(2),
      I1 => LSBFIRST,
      I2 => spiMaster_rxShiftReg(0),
      O => \spiMaster_rxShiftReg[1]_i_1__0_n_0\
    );
\spiMaster_rxShiftReg[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => spiMaster_rxShiftReg(3),
      I1 => LSBFIRST,
      I2 => spiMaster_rxShiftReg(1),
      O => \spiMaster_rxShiftReg[2]_i_1__0_n_0\
    );
\spiMaster_rxShiftReg[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => spiMaster_rxShiftReg(4),
      I1 => LSBFIRST,
      I2 => spiMaster_rxShiftReg(2),
      O => \spiMaster_rxShiftReg[3]_i_1__0_n_0\
    );
\spiMaster_rxShiftReg[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => spiMaster_rxShiftReg(5),
      I1 => LSBFIRST,
      I2 => spiMaster_rxShiftReg(3),
      O => \spiMaster_rxShiftReg[4]_i_1__0_n_0\
    );
\spiMaster_rxShiftReg[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => spiMaster_rxShiftReg(6),
      I1 => LSBFIRST,
      I2 => spiMaster_rxShiftReg(4),
      O => \spiMaster_rxShiftReg[5]_i_1__0_n_0\
    );
\spiMaster_rxShiftReg[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => spiMaster_rxShiftReg(7),
      I1 => LSBFIRST,
      I2 => spiMaster_rxShiftReg(5),
      O => \spiMaster_rxShiftReg[6]_i_1__0_n_0\
    );
\spiMaster_rxShiftReg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => spiMaster_rxShiftReg(6),
      I1 => io_gpio_read(0),
      I2 => spiMaster_rxShiftReg(8),
      I3 => LSBFIRST,
      I4 => \CR1_reg_n_0_[11]\,
      O => \spiMaster_rxShiftReg[7]_i_1_n_0\
    );
\spiMaster_rxShiftReg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => spiMaster_rxShiftReg(9),
      I1 => spiMaster_rxShiftReg(7),
      I2 => \CR1_reg_n_0_[11]\,
      I3 => LSBFIRST,
      O => \spiMaster_rxShiftReg[8]_i_1_n_0\
    );
\spiMaster_rxShiftReg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => spiMaster_rxShiftReg(10),
      I1 => spiMaster_rxShiftReg(8),
      I2 => \CR1_reg_n_0_[11]\,
      I3 => LSBFIRST,
      O => \spiMaster_rxShiftReg[9]_i_1_n_0\
    );
\spiMaster_rxShiftReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => spiMaster_rxShiftReg_0,
      CLR => reset,
      D => \spiMaster_rxShiftReg[0]_i_1__0_n_0\,
      Q => spiMaster_rxShiftReg(0)
    );
\spiMaster_rxShiftReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => spiMaster_rxShiftReg_0,
      CLR => reset,
      D => \spiMaster_rxShiftReg[10]_i_1_n_0\,
      Q => spiMaster_rxShiftReg(10)
    );
\spiMaster_rxShiftReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => spiMaster_rxShiftReg_0,
      CLR => reset,
      D => \spiMaster_rxShiftReg[11]_i_1_n_0\,
      Q => spiMaster_rxShiftReg(11)
    );
\spiMaster_rxShiftReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => spiMaster_rxShiftReg_0,
      CLR => reset,
      D => \spiMaster_rxShiftReg[12]_i_1_n_0\,
      Q => spiMaster_rxShiftReg(12)
    );
\spiMaster_rxShiftReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => spiMaster_rxShiftReg_0,
      CLR => reset,
      D => \spiMaster_rxShiftReg[13]_i_1_n_0\,
      Q => spiMaster_rxShiftReg(13)
    );
\spiMaster_rxShiftReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => spiMaster_rxShiftReg_0,
      CLR => reset,
      D => \spiMaster_rxShiftReg[14]_i_1_n_0\,
      Q => spiMaster_rxShiftReg(14)
    );
\spiMaster_rxShiftReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => spiMaster_rxShiftReg_0,
      CLR => reset,
      D => \spiMaster_rxShiftReg[15]_i_2_n_0\,
      Q => spiMaster_rxShiftReg(15)
    );
\spiMaster_rxShiftReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => spiMaster_rxShiftReg_0,
      CLR => reset,
      D => \spiMaster_rxShiftReg[1]_i_1__0_n_0\,
      Q => spiMaster_rxShiftReg(1)
    );
\spiMaster_rxShiftReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => spiMaster_rxShiftReg_0,
      CLR => reset,
      D => \spiMaster_rxShiftReg[2]_i_1__0_n_0\,
      Q => spiMaster_rxShiftReg(2)
    );
\spiMaster_rxShiftReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => spiMaster_rxShiftReg_0,
      CLR => reset,
      D => \spiMaster_rxShiftReg[3]_i_1__0_n_0\,
      Q => spiMaster_rxShiftReg(3)
    );
\spiMaster_rxShiftReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => spiMaster_rxShiftReg_0,
      CLR => reset,
      D => \spiMaster_rxShiftReg[4]_i_1__0_n_0\,
      Q => spiMaster_rxShiftReg(4)
    );
\spiMaster_rxShiftReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => spiMaster_rxShiftReg_0,
      CLR => reset,
      D => \spiMaster_rxShiftReg[5]_i_1__0_n_0\,
      Q => spiMaster_rxShiftReg(5)
    );
\spiMaster_rxShiftReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => spiMaster_rxShiftReg_0,
      CLR => reset,
      D => \spiMaster_rxShiftReg[6]_i_1__0_n_0\,
      Q => spiMaster_rxShiftReg(6)
    );
\spiMaster_rxShiftReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => spiMaster_rxShiftReg_0,
      CLR => reset,
      D => \spiMaster_rxShiftReg[7]_i_1_n_0\,
      Q => spiMaster_rxShiftReg(7)
    );
\spiMaster_rxShiftReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => spiMaster_rxShiftReg_0,
      CLR => reset,
      D => \spiMaster_rxShiftReg[8]_i_1_n_0\,
      Q => spiMaster_rxShiftReg(8)
    );
\spiMaster_rxShiftReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => spiMaster_rxShiftReg_0,
      CLR => reset,
      D => \spiMaster_rxShiftReg[9]_i_1_n_0\,
      Q => spiMaster_rxShiftReg(9)
    );
spiMaster_sclkReg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \spiMaster_sclkToggle__6\,
      I1 => SPE,
      I2 => spiMaster_sclkReg_reg_n_0,
      O => spiMaster_sclkReg_i_1_n_0
    );
spiMaster_sclkReg_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => spiMaster_sclkReg_i_1_n_0,
      Q => spiMaster_sclkReg_reg_n_0
    );
\spiMaster_txBitCnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_spiMaster_state_reg_n_0_[1]\,
      I1 => \spiMaster_txBitCnt_reg_n_0_[0]\,
      O => spiMaster_txBitCnt(0)
    );
\spiMaster_txBitCnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \spiMaster_txBitCnt_reg_n_0_[0]\,
      I1 => \FSM_onehot_spiMaster_state_reg_n_0_[1]\,
      I2 => \spiMaster_txBitCnt_reg_n_0_[1]\,
      O => spiMaster_txBitCnt(1)
    );
\spiMaster_txBitCnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \spiMaster_txBitCnt_reg_n_0_[1]\,
      I1 => \spiMaster_txBitCnt_reg_n_0_[0]\,
      I2 => \FSM_onehot_spiMaster_state_reg_n_0_[1]\,
      I3 => \spiMaster_txBitCnt_reg_n_0_[2]\,
      O => spiMaster_txBitCnt(2)
    );
\spiMaster_txBitCnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \spiMaster_txBitCnt_reg_n_0_[2]\,
      I1 => \spiMaster_txBitCnt_reg_n_0_[0]\,
      I2 => \spiMaster_txBitCnt_reg_n_0_[1]\,
      I3 => \FSM_onehot_spiMaster_state_reg_n_0_[1]\,
      I4 => \spiMaster_txBitCnt_reg_n_0_[3]\,
      O => spiMaster_txBitCnt(3)
    );
\spiMaster_txBitCnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \spiMaster_txBitCnt_reg_n_0_[3]\,
      I1 => \spiMaster_txBitCnt_reg_n_0_[1]\,
      I2 => \spiMaster_txBitCnt_reg_n_0_[0]\,
      I3 => \spiMaster_txBitCnt_reg_n_0_[2]\,
      I4 => \FSM_onehot_spiMaster_state_reg_n_0_[1]\,
      I5 => \spiMaster_txBitCnt_reg_n_0_[4]\,
      O => spiMaster_txBitCnt(4)
    );
\spiMaster_txBitCnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_2,
      CLR => reset,
      D => spiMaster_txBitCnt(0),
      Q => \spiMaster_txBitCnt_reg_n_0_[0]\
    );
\spiMaster_txBitCnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_2,
      CLR => reset,
      D => spiMaster_txBitCnt(1),
      Q => \spiMaster_txBitCnt_reg_n_0_[1]\
    );
\spiMaster_txBitCnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_2,
      CLR => reset,
      D => spiMaster_txBitCnt(2),
      Q => \spiMaster_txBitCnt_reg_n_0_[2]\
    );
\spiMaster_txBitCnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_2,
      CLR => reset,
      D => spiMaster_txBitCnt(3),
      Q => \spiMaster_txBitCnt_reg_n_0_[3]\
    );
\spiMaster_txBitCnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_2,
      CLR => reset,
      D => spiMaster_txBitCnt(4),
      Q => \spiMaster_txBitCnt_reg_n_0_[4]\
    );
\spiMaster_txShiftReg[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => LSBFIRST,
      I1 => \CR1_reg_n_0_[11]\,
      I2 => \FSM_onehot_spiMaster_state_reg_n_0_[1]\,
      O => \spiMaster_txShiftReg[14]_i_2_n_0\
    );
\spiMaster_txShiftReg[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \CR1_reg_n_0_[11]\,
      I1 => LSBFIRST,
      I2 => \FSM_onehot_spiMaster_state_reg_n_0_[1]\,
      O => \spiMaster_txShiftReg[14]_i_3_n_0\
    );
\spiMaster_txShiftReg[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_spiMaster_state_reg_n_0_[1]\,
      I1 => LSBFIRST,
      O => \spiMaster_txShiftReg[7]_i_2_n_0\
    );
\spiMaster_txShiftReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_2,
      CLR => reset,
      D => txFifo_n_21,
      Q => \spiMaster_txShiftReg_reg_n_0_[0]\
    );
\spiMaster_txShiftReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_2,
      CLR => reset,
      D => txFifo_n_11,
      Q => \spiMaster_txShiftReg_reg_n_0_[10]\
    );
\spiMaster_txShiftReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_2,
      CLR => reset,
      D => txFifo_n_10,
      Q => \spiMaster_txShiftReg_reg_n_0_[11]\
    );
\spiMaster_txShiftReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_2,
      CLR => reset,
      D => txFifo_n_9,
      Q => \spiMaster_txShiftReg_reg_n_0_[12]\
    );
\spiMaster_txShiftReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_2,
      CLR => reset,
      D => txFifo_n_8,
      Q => \spiMaster_txShiftReg_reg_n_0_[13]\
    );
\spiMaster_txShiftReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_2,
      CLR => reset,
      D => txFifo_n_7,
      Q => \spiMaster_txShiftReg_reg_n_0_[14]\
    );
\spiMaster_txShiftReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_2,
      CLR => reset,
      D => txFifo_n_6,
      Q => \spiMaster_txShiftReg_reg_n_0_[15]\
    );
\spiMaster_txShiftReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_2,
      CLR => reset,
      D => txFifo_n_20,
      Q => \spiMaster_txShiftReg_reg_n_0_[1]\
    );
\spiMaster_txShiftReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_2,
      CLR => reset,
      D => txFifo_n_19,
      Q => \spiMaster_txShiftReg_reg_n_0_[2]\
    );
\spiMaster_txShiftReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_2,
      CLR => reset,
      D => txFifo_n_18,
      Q => \spiMaster_txShiftReg_reg_n_0_[3]\
    );
\spiMaster_txShiftReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_2,
      CLR => reset,
      D => txFifo_n_17,
      Q => \spiMaster_txShiftReg_reg_n_0_[4]\
    );
\spiMaster_txShiftReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_2,
      CLR => reset,
      D => txFifo_n_16,
      Q => \spiMaster_txShiftReg_reg_n_0_[5]\
    );
\spiMaster_txShiftReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_2,
      CLR => reset,
      D => txFifo_n_15,
      Q => \spiMaster_txShiftReg_reg_n_0_[6]\
    );
\spiMaster_txShiftReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_2,
      CLR => reset,
      D => txFifo_n_14,
      Q => \spiMaster_txShiftReg_reg_n_0_[7]\
    );
\spiMaster_txShiftReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_2,
      CLR => reset,
      D => txFifo_n_13,
      Q => \spiMaster_txShiftReg_reg_n_0_[8]\
    );
\spiMaster_txShiftReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_2,
      CLR => reset,
      D => txFifo_n_12,
      Q => \spiMaster_txShiftReg_reg_n_0_[9]\
    );
txFifo: entity work.sys_Apb3Periph_0_0_StreamFifo_4_14
     port map (
      D(0) => txFifo_io_push_ready,
      E(0) => txFifo_n_2,
      \FSM_onehot_spiMaster_state_reg[0]\ => \FSM_onehot_spiMaster_state_reg_n_0_[0]\,
      \FSM_onehot_spiMaster_state_reg[1]\ => txFifo_n_22,
      \FSM_onehot_spiMaster_state_reg[1]_0\ => txFifo_n_23,
      \FSM_onehot_spiMaster_state_reg[2]\ => txFifo_n_1,
      \FSM_onehot_spiMaster_state_reg[2]_0\ => \FSM_onehot_spiMaster_state[2]_i_4_n_0\,
      \FSM_onehot_spiMaster_state_reg[2]_1\ => \FSM_onehot_spiMaster_state_reg_n_0_[1]\,
      Q(3) => \CR1_reg_n_0_[11]\,
      Q(2) => LSBFIRST,
      Q(1) => CPOL,
      Q(0) => \CR1_reg_n_0_[0]\,
      clk => clk,
      \ctrl_doWrite__0\ => \ctrl_doWrite__0\,
      io_apb_PADDR(5 downto 1) => io_apb_PADDR(10 downto 6),
      io_apb_PADDR(0) => io_apb_PADDR(2),
      \io_apb_PADDR[17]\ => \^io_apb_decoder_io_output_psel\(0),
      io_apb_PENABLE => io_apb_PENABLE,
      io_apb_PSEL(0) => io_apb_PSEL(0),
      io_apb_PWDATA(15 downto 0) => io_apb_PWDATA(15 downto 0),
      io_apb_PWRITE => io_apb_PWRITE,
      logic_pop_addressGen_rValid_reg_0 => spiMaster_sclkReg_reg_n_0,
      logic_pop_addressGen_rValid_reg_1(7 downto 0) => \spiMaster_clockCounter_reg__0\(7 downto 0),
      \logic_ptr_push_reg[0]_0\(0) => TXE,
      \logic_ptr_push_reg[0]_1\ => io_apb_PADDR_4_sn_1,
      \logic_ram_reg_0_15_0_5_i_3__3_0\ => \logic_ram_reg_0_15_0_5_i_3__3\,
      p_0_in_4 => p_0_in_4,
      reset => reset,
      rxFifo_io_push_valid => rxFifo_io_push_valid,
      \spiMaster_sclkToggle__6\ => \spiMaster_sclkToggle__6\,
      \spiMaster_txShiftReg_reg[14]\(15) => txFifo_n_6,
      \spiMaster_txShiftReg_reg[14]\(14) => txFifo_n_7,
      \spiMaster_txShiftReg_reg[14]\(13) => txFifo_n_8,
      \spiMaster_txShiftReg_reg[14]\(12) => txFifo_n_9,
      \spiMaster_txShiftReg_reg[14]\(11) => txFifo_n_10,
      \spiMaster_txShiftReg_reg[14]\(10) => txFifo_n_11,
      \spiMaster_txShiftReg_reg[14]\(9) => txFifo_n_12,
      \spiMaster_txShiftReg_reg[14]\(8) => txFifo_n_13,
      \spiMaster_txShiftReg_reg[14]\(7) => txFifo_n_14,
      \spiMaster_txShiftReg_reg[14]\(6) => txFifo_n_15,
      \spiMaster_txShiftReg_reg[14]\(5) => txFifo_n_16,
      \spiMaster_txShiftReg_reg[14]\(4) => txFifo_n_17,
      \spiMaster_txShiftReg_reg[14]\(3) => txFifo_n_18,
      \spiMaster_txShiftReg_reg[14]\(2) => txFifo_n_19,
      \spiMaster_txShiftReg_reg[14]\(1) => txFifo_n_20,
      \spiMaster_txShiftReg_reg[14]\(0) => txFifo_n_21,
      \spiMaster_txShiftReg_reg[14]_0\(15) => \spiMaster_txShiftReg_reg_n_0_[15]\,
      \spiMaster_txShiftReg_reg[14]_0\(14) => \spiMaster_txShiftReg_reg_n_0_[14]\,
      \spiMaster_txShiftReg_reg[14]_0\(13) => \spiMaster_txShiftReg_reg_n_0_[13]\,
      \spiMaster_txShiftReg_reg[14]_0\(12) => \spiMaster_txShiftReg_reg_n_0_[12]\,
      \spiMaster_txShiftReg_reg[14]_0\(11) => \spiMaster_txShiftReg_reg_n_0_[11]\,
      \spiMaster_txShiftReg_reg[14]_0\(10) => \spiMaster_txShiftReg_reg_n_0_[10]\,
      \spiMaster_txShiftReg_reg[14]_0\(9) => \spiMaster_txShiftReg_reg_n_0_[9]\,
      \spiMaster_txShiftReg_reg[14]_0\(8) => \spiMaster_txShiftReg_reg_n_0_[8]\,
      \spiMaster_txShiftReg_reg[14]_0\(7) => \spiMaster_txShiftReg_reg_n_0_[7]\,
      \spiMaster_txShiftReg_reg[14]_0\(6) => \spiMaster_txShiftReg_reg_n_0_[6]\,
      \spiMaster_txShiftReg_reg[14]_0\(5) => \spiMaster_txShiftReg_reg_n_0_[5]\,
      \spiMaster_txShiftReg_reg[14]_0\(4) => \spiMaster_txShiftReg_reg_n_0_[4]\,
      \spiMaster_txShiftReg_reg[14]_0\(3) => \spiMaster_txShiftReg_reg_n_0_[3]\,
      \spiMaster_txShiftReg_reg[14]_0\(2) => \spiMaster_txShiftReg_reg_n_0_[2]\,
      \spiMaster_txShiftReg_reg[14]_0\(1) => \spiMaster_txShiftReg_reg_n_0_[1]\,
      \spiMaster_txShiftReg_reg[14]_0\(0) => \spiMaster_txShiftReg_reg_n_0_[0]\,
      \spiMaster_txShiftReg_reg[7]\ => \spiMaster_txShiftReg[7]_i_2_n_0\,
      \spiMaster_txShiftReg_reg[8]\ => \spiMaster_txShiftReg[14]_i_2_n_0\,
      \spiMaster_txShiftReg_reg[8]_0\ => \spiMaster_txShiftReg[14]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_Apb3Spi_9 is
  port (
    spiMaster_mosiReg_reg_0 : out STD_LOGIC;
    io_gpio_write : out STD_LOGIC_VECTOR ( 0 to 0 );
    io_apb_PADDR_3_sp_1 : out STD_LOGIC;
    io_apb_PADDR_2_sp_1 : out STD_LOGIC;
    io_apb_PADDR_0_sp_1 : out STD_LOGIC;
    io_apb_decoder_io_output_PSEL_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \io_apb_PADDR[0]_0\ : out STD_LOGIC;
    \I2SPR_reg[0]_0\ : out STD_LOGIC;
    \I2SPR_reg[1]_0\ : out STD_LOGIC;
    \I2SPR_reg[2]_0\ : out STD_LOGIC;
    \I2SPR_reg[3]_0\ : out STD_LOGIC;
    \I2SPR_reg[4]_0\ : out STD_LOGIC;
    \I2SPR_reg[5]_0\ : out STD_LOGIC;
    \I2SPR_reg[6]_0\ : out STD_LOGIC;
    \I2SPR_reg[7]_0\ : out STD_LOGIC;
    \I2SPR_reg[8]_0\ : out STD_LOGIC;
    \I2SPR_reg[9]_0\ : out STD_LOGIC;
    \I2SPR_reg[10]_0\ : out STD_LOGIC;
    \I2SPR_reg[11]_0\ : out STD_LOGIC;
    \I2SPR_reg[12]_0\ : out STD_LOGIC;
    \I2SPR_reg[13]_0\ : out STD_LOGIC;
    \I2SPR_reg[14]_0\ : out STD_LOGIC;
    \I2SPR_reg[15]_0\ : out STD_LOGIC;
    \CR2_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    \io_gpio_write[29]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_apb_PADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \logic_ptr_push_reg[0]\ : in STD_LOGIC;
    io_apb_PENABLE : in STD_LOGIC;
    io_apb_PWRITE : in STD_LOGIC;
    \logic_pop_sync_popReg_reg[0]\ : in STD_LOGIC;
    \I2SPR_reg[0]_1\ : in STD_LOGIC;
    \CRCPR_reg[0]_0\ : in STD_LOGIC;
    io_apb_PWDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    io_apb_decoder_io_output_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    \io_apb_PRDATA[0]_INST_0_i_7\ : in STD_LOGIC;
    \io_apb_PRDATA[0]_INST_0_i_7_0\ : in STD_LOGIC;
    \io_apb_PRDATA[0]_INST_0_i_7_1\ : in STD_LOGIC;
    \io_apb_PRDATA[0]_INST_0_i_17\ : in STD_LOGIC;
    io_apb_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_gpio_read : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_Apb3Periph_0_0_Apb3Spi_9 : entity is "Apb3Spi";
end sys_Apb3Periph_0_0_Apb3Spi_9;

architecture STRUCTURE of sys_Apb3Periph_0_0_Apb3Spi_9 is
  signal CPOL : STD_LOGIC;
  signal CR1 : STD_LOGIC;
  signal \CR1_reg_n_0_[0]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[10]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[11]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[12]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[14]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[15]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[2]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[3]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[4]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[5]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[8]\ : STD_LOGIC;
  signal CR2 : STD_LOGIC;
  signal \CR2__0\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal CRCEN : STD_LOGIC;
  signal CRCERR : STD_LOGIC;
  signal CRCPR : STD_LOGIC;
  signal \FSM_onehot_spiMaster_state[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_spiMaster_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_spiMaster_state_reg_n_0_[1]\ : STD_LOGIC;
  signal I2SCFGR : STD_LOGIC;
  signal \I2SCFGR_reg_n_0_[0]\ : STD_LOGIC;
  signal \I2SCFGR_reg_n_0_[10]\ : STD_LOGIC;
  signal \I2SCFGR_reg_n_0_[11]\ : STD_LOGIC;
  signal \I2SCFGR_reg_n_0_[12]\ : STD_LOGIC;
  signal \I2SCFGR_reg_n_0_[13]\ : STD_LOGIC;
  signal \I2SCFGR_reg_n_0_[14]\ : STD_LOGIC;
  signal \I2SCFGR_reg_n_0_[15]\ : STD_LOGIC;
  signal \I2SCFGR_reg_n_0_[1]\ : STD_LOGIC;
  signal \I2SCFGR_reg_n_0_[2]\ : STD_LOGIC;
  signal \I2SCFGR_reg_n_0_[3]\ : STD_LOGIC;
  signal \I2SCFGR_reg_n_0_[4]\ : STD_LOGIC;
  signal \I2SCFGR_reg_n_0_[5]\ : STD_LOGIC;
  signal \I2SCFGR_reg_n_0_[6]\ : STD_LOGIC;
  signal \I2SCFGR_reg_n_0_[7]\ : STD_LOGIC;
  signal \I2SCFGR_reg_n_0_[8]\ : STD_LOGIC;
  signal \I2SCFGR_reg_n_0_[9]\ : STD_LOGIC;
  signal I2SPR : STD_LOGIC;
  signal \I2SPR_reg_n_0_[0]\ : STD_LOGIC;
  signal \I2SPR_reg_n_0_[10]\ : STD_LOGIC;
  signal \I2SPR_reg_n_0_[11]\ : STD_LOGIC;
  signal \I2SPR_reg_n_0_[12]\ : STD_LOGIC;
  signal \I2SPR_reg_n_0_[13]\ : STD_LOGIC;
  signal \I2SPR_reg_n_0_[14]\ : STD_LOGIC;
  signal \I2SPR_reg_n_0_[15]\ : STD_LOGIC;
  signal \I2SPR_reg_n_0_[1]\ : STD_LOGIC;
  signal \I2SPR_reg_n_0_[2]\ : STD_LOGIC;
  signal \I2SPR_reg_n_0_[3]\ : STD_LOGIC;
  signal \I2SPR_reg_n_0_[4]\ : STD_LOGIC;
  signal \I2SPR_reg_n_0_[5]\ : STD_LOGIC;
  signal \I2SPR_reg_n_0_[6]\ : STD_LOGIC;
  signal \I2SPR_reg_n_0_[7]\ : STD_LOGIC;
  signal \I2SPR_reg_n_0_[8]\ : STD_LOGIC;
  signal \I2SPR_reg_n_0_[9]\ : STD_LOGIC;
  signal LSBFIRST : STD_LOGIC;
  signal RXCRCR : STD_LOGIC;
  signal RXCRCR0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal RXCRCR1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SPE : STD_LOGIC;
  signal SR1 : STD_LOGIC;
  signal \SR1_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \SR1_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \SR1_carry__0_n_3\ : STD_LOGIC;
  signal \SR1_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \SR1_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \SR1_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \SR1_carry_i_4__0_n_0\ : STD_LOGIC;
  signal SR1_carry_n_0 : STD_LOGIC;
  signal SR1_carry_n_1 : STD_LOGIC;
  signal SR1_carry_n_2 : STD_LOGIC;
  signal SR1_carry_n_3 : STD_LOGIC;
  signal \SR[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \SR_reg_n_0_[0]\ : STD_LOGIC;
  signal \SR_reg_n_0_[7]\ : STD_LOGIC;
  signal SSM : STD_LOGIC;
  signal TXCRCR0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal TXCRCR1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TXE : STD_LOGIC;
  signal \_zz_RXCRCR\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \ctrl_doWrite__0\ : STD_LOGIC;
  signal io_apb_PADDR_0_sn_1 : STD_LOGIC;
  signal io_apb_PADDR_2_sn_1 : STD_LOGIC;
  signal io_apb_PADDR_3_sn_1 : STD_LOGIC;
  signal \io_apb_PRDATA[0]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[0]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[10]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[10]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[11]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[11]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[12]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[12]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[13]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[13]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[14]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[14]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[1]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[1]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[2]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[2]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[3]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[3]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[4]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[4]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[5]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[5]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[6]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[6]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[7]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[7]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[9]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[9]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in0_in : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_4_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_6_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rxFifo_io_push_valid : STD_LOGIC;
  signal \spiMaster_clockCounter[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \spiMaster_clockCounter[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \spiMaster_clockCounter_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \spiMaster_clockDivider[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \spiMaster_clockDivider[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \spiMaster_clockDivider[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \spiMaster_clockDivider[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \spiMaster_clockDivider[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \spiMaster_clockDivider[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \spiMaster_clockDivider[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \spiMaster_clockDivider_reg_n_0_[0]\ : STD_LOGIC;
  signal \spiMaster_clockDivider_reg_n_0_[1]\ : STD_LOGIC;
  signal \spiMaster_clockDivider_reg_n_0_[2]\ : STD_LOGIC;
  signal \spiMaster_clockDivider_reg_n_0_[3]\ : STD_LOGIC;
  signal \spiMaster_clockDivider_reg_n_0_[4]\ : STD_LOGIC;
  signal \spiMaster_clockDivider_reg_n_0_[5]\ : STD_LOGIC;
  signal \spiMaster_clockDivider_reg_n_0_[6]\ : STD_LOGIC;
  signal \spiMaster_mosiReg_i_1__0_n_0\ : STD_LOGIC;
  signal \spiMaster_mosiReg_i_2__0_n_0\ : STD_LOGIC;
  signal \^spimaster_mosireg_reg_0\ : STD_LOGIC;
  signal spiMaster_rxShiftReg : STD_LOGIC;
  signal \spiMaster_rxShiftReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \spiMaster_rxShiftReg_reg_n_0_[9]\ : STD_LOGIC;
  signal \spiMaster_sclkReg_i_1__0_n_0\ : STD_LOGIC;
  signal spiMaster_sclkReg_reg_n_0 : STD_LOGIC;
  signal \spiMaster_sclkToggle__6\ : STD_LOGIC;
  signal spiMaster_txBitCnt : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \spiMaster_txBitCnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \spiMaster_txBitCnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \spiMaster_txBitCnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \spiMaster_txBitCnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \spiMaster_txBitCnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \spiMaster_txShiftReg[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \spiMaster_txShiftReg[14]_i_3__0_n_0\ : STD_LOGIC;
  signal \spiMaster_txShiftReg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \spiMaster_txShiftReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \spiMaster_txShiftReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \spiMaster_txShiftReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \spiMaster_txShiftReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \spiMaster_txShiftReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \spiMaster_txShiftReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \spiMaster_txShiftReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \spiMaster_txShiftReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \spiMaster_txShiftReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \spiMaster_txShiftReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \spiMaster_txShiftReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \spiMaster_txShiftReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \spiMaster_txShiftReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \spiMaster_txShiftReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \spiMaster_txShiftReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \spiMaster_txShiftReg_reg_n_0_[9]\ : STD_LOGIC;
  signal txFifo_io_push_ready : STD_LOGIC;
  signal txFifo_n_0 : STD_LOGIC;
  signal txFifo_n_10 : STD_LOGIC;
  signal txFifo_n_11 : STD_LOGIC;
  signal txFifo_n_12 : STD_LOGIC;
  signal txFifo_n_13 : STD_LOGIC;
  signal txFifo_n_14 : STD_LOGIC;
  signal txFifo_n_15 : STD_LOGIC;
  signal txFifo_n_16 : STD_LOGIC;
  signal txFifo_n_17 : STD_LOGIC;
  signal txFifo_n_18 : STD_LOGIC;
  signal txFifo_n_19 : STD_LOGIC;
  signal txFifo_n_20 : STD_LOGIC;
  signal txFifo_n_21 : STD_LOGIC;
  signal txFifo_n_22 : STD_LOGIC;
  signal txFifo_n_23 : STD_LOGIC;
  signal txFifo_n_3 : STD_LOGIC;
  signal txFifo_n_6 : STD_LOGIC;
  signal txFifo_n_7 : STD_LOGIC;
  signal txFifo_n_8 : STD_LOGIC;
  signal txFifo_n_9 : STD_LOGIC;
  signal NLW_SR1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SR1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_SR1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CCR_2[15]_i_2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \CR2[15]_i_2\ : label is "soft_lutpair181";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_spiMaster_state_reg[0]\ : label is "SpiState_SHIFT:010,SpiState_IDLE:001,SpiState_DONE:100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_spiMaster_state_reg[1]\ : label is "SpiState_SHIFT:010,SpiState_IDLE:001,SpiState_DONE:100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_spiMaster_state_reg[2]\ : label is "SpiState_SHIFT:010,SpiState_IDLE:001,SpiState_DONE:100";
  attribute SOFT_HLUTNM of \RXCRCR[0]_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \RXCRCR[1]_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \SR[4]_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \SR[7]_i_1__2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \TXCRCR[0]_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \TXCRCR[1]_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \io_apb_PRDATA[0]_INST_0_i_47\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \io_apb_PRDATA[11]_INST_0_i_45\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \io_apb_PRDATA[13]_INST_0_i_42\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \spiMaster_clockCounter[0]_i_1__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \spiMaster_clockCounter[1]_i_1__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \spiMaster_clockDivider[0]_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \spiMaster_clockDivider[1]_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \spiMaster_clockDivider[2]_i_1__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \spiMaster_clockDivider[3]_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \spiMaster_clockDivider[5]_i_1__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \spiMaster_clockDivider[6]_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \spiMaster_mosiReg_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \spiMaster_rxShiftReg[0]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \spiMaster_rxShiftReg[10]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \spiMaster_rxShiftReg[11]_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \spiMaster_rxShiftReg[12]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \spiMaster_rxShiftReg[13]_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \spiMaster_rxShiftReg[14]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \spiMaster_rxShiftReg[15]_i_2__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \spiMaster_rxShiftReg[1]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \spiMaster_rxShiftReg[2]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \spiMaster_rxShiftReg[3]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \spiMaster_rxShiftReg[4]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \spiMaster_rxShiftReg[5]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \spiMaster_rxShiftReg[6]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \spiMaster_rxShiftReg[8]_i_1__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \spiMaster_rxShiftReg[9]_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \spiMaster_txBitCnt[0]_i_1__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \spiMaster_txBitCnt[1]_i_1__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \spiMaster_txBitCnt[2]_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \spiMaster_txBitCnt[3]_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \spiMaster_txShiftReg[14]_i_2__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \spiMaster_txShiftReg[14]_i_3__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \spiMaster_txShiftReg[7]_i_2__0\ : label is "soft_lutpair178";
begin
  io_apb_PADDR_0_sp_1 <= io_apb_PADDR_0_sn_1;
  io_apb_PADDR_2_sp_1 <= io_apb_PADDR_2_sn_1;
  io_apb_PADDR_3_sp_1 <= io_apb_PADDR_3_sn_1;
  spiMaster_mosiReg_reg_0 <= \^spimaster_mosireg_reg_0\;
\CCR_2[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => io_apb_PADDR(2),
      I1 => io_apb_PADDR(3),
      O => io_apb_PADDR_2_sn_1
    );
\CR1[15]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => io_apb_PADDR_0_sn_1,
      I1 => \ctrl_doWrite__0\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(4),
      I4 => io_apb_PADDR(2),
      I5 => io_apb_PADDR(1),
      O => CR1
    );
\CR1[15]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => io_apb_PADDR(5),
      O => io_apb_PADDR_0_sn_1
    );
\CR1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \CR1_reg_n_0_[0]\
    );
\CR1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \CR1_reg_n_0_[10]\
    );
\CR1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \CR1_reg_n_0_[11]\
    );
\CR1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \CR1_reg_n_0_[12]\
    );
\CR1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => CRCEN
    );
\CR1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \CR1_reg_n_0_[14]\
    );
\CR1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \CR1_reg_n_0_[15]\
    );
\CR1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => CPOL
    );
\CR1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \CR1_reg_n_0_[2]\
    );
\CR1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \CR1_reg_n_0_[3]\
    );
\CR1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \CR1_reg_n_0_[4]\
    );
\CR1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \CR1_reg_n_0_[5]\
    );
\CR1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => SPE
    );
\CR1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => LSBFIRST
    );
\CR1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \CR1_reg_n_0_[8]\
    );
\CR1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR1,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => SSM
    );
\CR2[15]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \ctrl_doWrite__0\,
      I1 => io_apb_PADDR_3_sn_1,
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(5),
      I5 => io_apb_PADDR(1),
      O => CR2
    );
\CR2[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => io_apb_PADDR(4),
      O => io_apb_PADDR_3_sn_1
    );
\CR2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => p_6_in(0)
    );
\CR2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \CR2__0\(10)
    );
\CR2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \CR2__0\(11)
    );
\CR2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \CR2__0\(12)
    );
\CR2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \CR2__0\(13)
    );
\CR2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \CR2__0\(14)
    );
\CR2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \CR2__0\(15)
    );
\CR2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => p_6_in(1)
    );
\CR2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => p_6_in(2)
    );
\CR2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => p_6_in(3)
    );
\CR2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => p_6_in(4)
    );
\CR2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => p_6_in(5)
    );
\CR2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => p_6_in(6)
    );
\CR2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => p_6_in(7)
    );
\CR2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \CR2__0\(8)
    );
\CR2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CR2,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \CR2__0\(9)
    );
\CRCPR[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \ctrl_doWrite__0\,
      I1 => \CRCPR_reg[0]_0\,
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(5),
      I5 => io_apb_PADDR(1),
      O => CRCPR
    );
\CRCPR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CRCPR,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => p_4_in(0)
    );
\CRCPR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CRCPR,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => p_4_in(10)
    );
\CRCPR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CRCPR,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => p_4_in(11)
    );
\CRCPR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CRCPR,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => p_4_in(12)
    );
\CRCPR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CRCPR,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => p_4_in(13)
    );
\CRCPR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CRCPR,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => p_4_in(14)
    );
\CRCPR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CRCPR,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => p_4_in(15)
    );
\CRCPR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CRCPR,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => p_4_in(1)
    );
\CRCPR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CRCPR,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => p_4_in(2)
    );
\CRCPR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CRCPR,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => p_4_in(3)
    );
\CRCPR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CRCPR,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => p_4_in(4)
    );
\CRCPR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CRCPR,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => p_4_in(5)
    );
\CRCPR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CRCPR,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => p_4_in(6)
    );
\CRCPR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CRCPR,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => p_4_in(7)
    );
\CRCPR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CRCPR,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => p_4_in(8)
    );
\CRCPR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => CRCPR,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => p_4_in(9)
    );
\FSM_onehot_spiMaster_state[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000018"
    )
        port map (
      I0 => \CR1_reg_n_0_[11]\,
      I1 => \spiMaster_txBitCnt_reg_n_0_[4]\,
      I2 => \spiMaster_txBitCnt_reg_n_0_[3]\,
      I3 => \spiMaster_txBitCnt_reg_n_0_[0]\,
      I4 => \spiMaster_txBitCnt_reg_n_0_[1]\,
      I5 => \spiMaster_txBitCnt_reg_n_0_[2]\,
      O => p_0_in
    );
\FSM_onehot_spiMaster_state[2]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82280000"
    )
        port map (
      I0 => \FSM_onehot_spiMaster_state_reg_n_0_[1]\,
      I1 => \CR1_reg_n_0_[0]\,
      I2 => CPOL,
      I3 => spiMaster_sclkReg_reg_n_0,
      I4 => \spiMaster_sclkToggle__6\,
      O => \FSM_onehot_spiMaster_state[2]_i_4__0_n_0\
    );
\FSM_onehot_spiMaster_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => txFifo_n_23,
      PRE => reset,
      Q => \FSM_onehot_spiMaster_state_reg_n_0_[0]\
    );
\FSM_onehot_spiMaster_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => txFifo_n_0,
      Q => \FSM_onehot_spiMaster_state_reg_n_0_[1]\
    );
\FSM_onehot_spiMaster_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => txFifo_n_22,
      Q => rxFifo_io_push_valid
    );
\I2SCFGR[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \ctrl_doWrite__0\,
      I1 => io_apb_PADDR_2_sn_1,
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(5),
      I4 => io_apb_PADDR(1),
      I5 => io_apb_PADDR(0),
      O => I2SCFGR
    );
\I2SCFGR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SCFGR,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \I2SCFGR_reg_n_0_[0]\
    );
\I2SCFGR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SCFGR,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \I2SCFGR_reg_n_0_[10]\
    );
\I2SCFGR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SCFGR,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \I2SCFGR_reg_n_0_[11]\
    );
\I2SCFGR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SCFGR,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \I2SCFGR_reg_n_0_[12]\
    );
\I2SCFGR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SCFGR,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \I2SCFGR_reg_n_0_[13]\
    );
\I2SCFGR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SCFGR,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \I2SCFGR_reg_n_0_[14]\
    );
\I2SCFGR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SCFGR,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \I2SCFGR_reg_n_0_[15]\
    );
\I2SCFGR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SCFGR,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \I2SCFGR_reg_n_0_[1]\
    );
\I2SCFGR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SCFGR,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \I2SCFGR_reg_n_0_[2]\
    );
\I2SCFGR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SCFGR,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \I2SCFGR_reg_n_0_[3]\
    );
\I2SCFGR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SCFGR,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \I2SCFGR_reg_n_0_[4]\
    );
\I2SCFGR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SCFGR,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \I2SCFGR_reg_n_0_[5]\
    );
\I2SCFGR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SCFGR,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \I2SCFGR_reg_n_0_[6]\
    );
\I2SCFGR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SCFGR,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \I2SCFGR_reg_n_0_[7]\
    );
\I2SCFGR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SCFGR,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \I2SCFGR_reg_n_0_[8]\
    );
\I2SCFGR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SCFGR,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \I2SCFGR_reg_n_0_[9]\
    );
\I2SPR[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \I2SPR_reg[0]_1\,
      I1 => \ctrl_doWrite__0\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(4),
      I4 => io_apb_PADDR(2),
      I5 => io_apb_PADDR(5),
      O => I2SPR
    );
\I2SPR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SPR,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \I2SPR_reg_n_0_[0]\
    );
\I2SPR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SPR,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \I2SPR_reg_n_0_[10]\
    );
\I2SPR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SPR,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \I2SPR_reg_n_0_[11]\
    );
\I2SPR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SPR,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \I2SPR_reg_n_0_[12]\
    );
\I2SPR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SPR,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \I2SPR_reg_n_0_[13]\
    );
\I2SPR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SPR,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \I2SPR_reg_n_0_[14]\
    );
\I2SPR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SPR,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \I2SPR_reg_n_0_[15]\
    );
\I2SPR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SPR,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \I2SPR_reg_n_0_[1]\
    );
\I2SPR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SPR,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \I2SPR_reg_n_0_[2]\
    );
\I2SPR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SPR,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \I2SPR_reg_n_0_[3]\
    );
\I2SPR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SPR,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \I2SPR_reg_n_0_[4]\
    );
\I2SPR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SPR,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \I2SPR_reg_n_0_[5]\
    );
\I2SPR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SPR,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \I2SPR_reg_n_0_[6]\
    );
\I2SPR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SPR,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \I2SPR_reg_n_0_[7]\
    );
\I2SPR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SPR,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \I2SPR_reg_n_0_[8]\
    );
\I2SPR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => I2SPR,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \I2SPR_reg_n_0_[9]\
    );
\RXCRCR[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => p_4_in(0),
      I1 => p_1_in0_in,
      I2 => io_gpio_read(0),
      O => RXCRCR1(0)
    );
\RXCRCR[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => io_gpio_read(0),
      I1 => p_1_in0_in,
      I2 => p_4_in(10),
      I3 => \_zz_RXCRCR\(10),
      O => RXCRCR0(10)
    );
\RXCRCR[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => io_gpio_read(0),
      I1 => p_1_in0_in,
      I2 => p_4_in(11),
      I3 => \_zz_RXCRCR\(11),
      O => RXCRCR0(11)
    );
\RXCRCR[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => io_gpio_read(0),
      I1 => p_1_in0_in,
      I2 => p_4_in(12),
      I3 => \_zz_RXCRCR\(12),
      O => RXCRCR0(12)
    );
\RXCRCR[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => io_gpio_read(0),
      I1 => p_1_in0_in,
      I2 => p_4_in(13),
      I3 => \_zz_RXCRCR\(13),
      O => RXCRCR0(13)
    );
\RXCRCR[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => io_gpio_read(0),
      I1 => p_1_in0_in,
      I2 => p_4_in(14),
      I3 => \_zz_RXCRCR\(14),
      O => RXCRCR0(14)
    );
\RXCRCR[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => io_gpio_read(0),
      I1 => p_1_in0_in,
      I2 => p_4_in(15),
      I3 => \_zz_RXCRCR\(15),
      O => RXCRCR0(15)
    );
\RXCRCR[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => io_gpio_read(0),
      I1 => p_1_in0_in,
      I2 => p_4_in(1),
      I3 => \_zz_RXCRCR\(1),
      O => RXCRCR0(1)
    );
\RXCRCR[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => io_gpio_read(0),
      I1 => p_1_in0_in,
      I2 => p_4_in(2),
      I3 => \_zz_RXCRCR\(2),
      O => RXCRCR0(2)
    );
\RXCRCR[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => io_gpio_read(0),
      I1 => p_1_in0_in,
      I2 => p_4_in(3),
      I3 => \_zz_RXCRCR\(3),
      O => RXCRCR0(3)
    );
\RXCRCR[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => io_gpio_read(0),
      I1 => p_1_in0_in,
      I2 => p_4_in(4),
      I3 => \_zz_RXCRCR\(4),
      O => RXCRCR0(4)
    );
\RXCRCR[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => io_gpio_read(0),
      I1 => p_1_in0_in,
      I2 => p_4_in(5),
      I3 => \_zz_RXCRCR\(5),
      O => RXCRCR0(5)
    );
\RXCRCR[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => io_gpio_read(0),
      I1 => p_1_in0_in,
      I2 => p_4_in(6),
      I3 => \_zz_RXCRCR\(6),
      O => RXCRCR0(6)
    );
\RXCRCR[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => io_gpio_read(0),
      I1 => p_1_in0_in,
      I2 => p_4_in(7),
      I3 => \_zz_RXCRCR\(7),
      O => RXCRCR0(7)
    );
\RXCRCR[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => io_gpio_read(0),
      I1 => p_1_in0_in,
      I2 => p_4_in(8),
      I3 => \_zz_RXCRCR\(8),
      O => RXCRCR0(8)
    );
\RXCRCR[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => io_gpio_read(0),
      I1 => p_1_in0_in,
      I2 => p_4_in(9),
      I3 => \_zz_RXCRCR\(9),
      O => RXCRCR0(9)
    );
\RXCRCR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => RXCRCR1(0),
      Q => \_zz_RXCRCR\(1)
    );
\RXCRCR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => RXCRCR0(10),
      Q => \_zz_RXCRCR\(11)
    );
\RXCRCR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => RXCRCR0(11),
      Q => \_zz_RXCRCR\(12)
    );
\RXCRCR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => RXCRCR0(12),
      Q => \_zz_RXCRCR\(13)
    );
\RXCRCR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => RXCRCR0(13),
      Q => \_zz_RXCRCR\(14)
    );
\RXCRCR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => RXCRCR0(14),
      Q => \_zz_RXCRCR\(15)
    );
\RXCRCR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => RXCRCR0(15),
      Q => p_1_in0_in
    );
\RXCRCR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => RXCRCR0(1),
      Q => \_zz_RXCRCR\(2)
    );
\RXCRCR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => RXCRCR0(2),
      Q => \_zz_RXCRCR\(3)
    );
\RXCRCR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => RXCRCR0(3),
      Q => \_zz_RXCRCR\(4)
    );
\RXCRCR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => RXCRCR0(4),
      Q => \_zz_RXCRCR\(5)
    );
\RXCRCR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => RXCRCR0(5),
      Q => \_zz_RXCRCR\(6)
    );
\RXCRCR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => RXCRCR0(6),
      Q => \_zz_RXCRCR\(7)
    );
\RXCRCR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => RXCRCR0(7),
      Q => \_zz_RXCRCR\(8)
    );
\RXCRCR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => RXCRCR0(8),
      Q => \_zz_RXCRCR\(9)
    );
\RXCRCR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => RXCRCR0(9),
      Q => \_zz_RXCRCR\(10)
    );
SR1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => SR1_carry_n_0,
      CO(2) => SR1_carry_n_1,
      CO(1) => SR1_carry_n_2,
      CO(0) => SR1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_SR1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \SR1_carry_i_1__0_n_0\,
      S(2) => \SR1_carry_i_2__0_n_0\,
      S(1) => \SR1_carry_i_3__0_n_0\,
      S(0) => \SR1_carry_i_4__0_n_0\
    );
\SR1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => SR1_carry_n_0,
      CO(3 downto 2) => \NLW_SR1_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => SR1,
      CO(0) => \SR1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3 downto 0) => \NLW_SR1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \SR1_carry__0_i_1__0_n_0\,
      S(0) => \SR1_carry__0_i_2__0_n_0\
    );
\SR1_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_2_in(15),
      I1 => p_1_in0_in,
      O => \SR1_carry__0_i_1__0_n_0\
    );
\SR1_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \_zz_RXCRCR\(14),
      I1 => p_2_in(13),
      I2 => \_zz_RXCRCR\(13),
      I3 => p_2_in(12),
      I4 => p_2_in(14),
      I5 => \_zz_RXCRCR\(15),
      O => \SR1_carry__0_i_2__0_n_0\
    );
\SR1_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \_zz_RXCRCR\(11),
      I1 => p_2_in(10),
      I2 => \_zz_RXCRCR\(10),
      I3 => p_2_in(9),
      I4 => p_2_in(11),
      I5 => \_zz_RXCRCR\(12),
      O => \SR1_carry_i_1__0_n_0\
    );
\SR1_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \_zz_RXCRCR\(8),
      I1 => p_2_in(7),
      I2 => \_zz_RXCRCR\(7),
      I3 => p_2_in(6),
      I4 => p_2_in(8),
      I5 => \_zz_RXCRCR\(9),
      O => \SR1_carry_i_2__0_n_0\
    );
\SR1_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \_zz_RXCRCR\(5),
      I1 => p_2_in(4),
      I2 => \_zz_RXCRCR\(4),
      I3 => p_2_in(3),
      I4 => p_2_in(5),
      I5 => \_zz_RXCRCR\(6),
      O => \SR1_carry_i_3__0_n_0\
    );
\SR1_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \_zz_RXCRCR\(2),
      I1 => p_2_in(1),
      I2 => \_zz_RXCRCR\(1),
      I3 => p_2_in(0),
      I4 => p_2_in(2),
      I5 => \_zz_RXCRCR\(3),
      O => \SR1_carry_i_4__0_n_0\
    );
\SR[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CRCEN,
      I1 => SR1,
      O => p_1_out(4)
    );
\SR[7]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FSM_onehot_spiMaster_state_reg_n_0_[0]\,
      O => \SR[7]_i_1__2_n_0\
    );
\SR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => p_1_out(0),
      Q => \SR_reg_n_0_[0]\
    );
\SR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => txFifo_io_push_ready,
      Q => TXE
    );
\SR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => p_1_out(4),
      Q => CRCERR
    );
\SR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \SR[7]_i_1__2_n_0\,
      Q => \SR_reg_n_0_[7]\
    );
\TXCRCR[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => p_4_in(0),
      I1 => p_2_in(15),
      I2 => \^spimaster_mosireg_reg_0\,
      O => TXCRCR1(0)
    );
\TXCRCR[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => \^spimaster_mosireg_reg_0\,
      I1 => p_2_in(15),
      I2 => p_4_in(10),
      I3 => p_2_in(9),
      O => TXCRCR0(10)
    );
\TXCRCR[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => \^spimaster_mosireg_reg_0\,
      I1 => p_2_in(15),
      I2 => p_4_in(11),
      I3 => p_2_in(10),
      O => TXCRCR0(11)
    );
\TXCRCR[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => \^spimaster_mosireg_reg_0\,
      I1 => p_2_in(15),
      I2 => p_4_in(12),
      I3 => p_2_in(11),
      O => TXCRCR0(12)
    );
\TXCRCR[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => \^spimaster_mosireg_reg_0\,
      I1 => p_2_in(15),
      I2 => p_4_in(13),
      I3 => p_2_in(12),
      O => TXCRCR0(13)
    );
\TXCRCR[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => \^spimaster_mosireg_reg_0\,
      I1 => p_2_in(15),
      I2 => p_4_in(14),
      I3 => p_2_in(13),
      O => TXCRCR0(14)
    );
\TXCRCR[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \spiMaster_sclkToggle__6\,
      I1 => CRCEN,
      O => RXCRCR
    );
\TXCRCR[15]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => \^spimaster_mosireg_reg_0\,
      I1 => p_2_in(15),
      I2 => p_4_in(15),
      I3 => p_2_in(14),
      O => TXCRCR0(15)
    );
\TXCRCR[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => \^spimaster_mosireg_reg_0\,
      I1 => p_2_in(15),
      I2 => p_4_in(1),
      I3 => p_2_in(0),
      O => TXCRCR0(1)
    );
\TXCRCR[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => \^spimaster_mosireg_reg_0\,
      I1 => p_2_in(15),
      I2 => p_4_in(2),
      I3 => p_2_in(1),
      O => TXCRCR0(2)
    );
\TXCRCR[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => \^spimaster_mosireg_reg_0\,
      I1 => p_2_in(15),
      I2 => p_4_in(3),
      I3 => p_2_in(2),
      O => TXCRCR0(3)
    );
\TXCRCR[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => \^spimaster_mosireg_reg_0\,
      I1 => p_2_in(15),
      I2 => p_4_in(4),
      I3 => p_2_in(3),
      O => TXCRCR0(4)
    );
\TXCRCR[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => \^spimaster_mosireg_reg_0\,
      I1 => p_2_in(15),
      I2 => p_4_in(5),
      I3 => p_2_in(4),
      O => TXCRCR0(5)
    );
\TXCRCR[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => \^spimaster_mosireg_reg_0\,
      I1 => p_2_in(15),
      I2 => p_4_in(6),
      I3 => p_2_in(5),
      O => TXCRCR0(6)
    );
\TXCRCR[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => \^spimaster_mosireg_reg_0\,
      I1 => p_2_in(15),
      I2 => p_4_in(7),
      I3 => p_2_in(6),
      O => TXCRCR0(7)
    );
\TXCRCR[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => \^spimaster_mosireg_reg_0\,
      I1 => p_2_in(15),
      I2 => p_4_in(8),
      I3 => p_2_in(7),
      O => TXCRCR0(8)
    );
\TXCRCR[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => \^spimaster_mosireg_reg_0\,
      I1 => p_2_in(15),
      I2 => p_4_in(9),
      I3 => p_2_in(8),
      O => TXCRCR0(9)
    );
\TXCRCR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => TXCRCR1(0),
      Q => p_2_in(0)
    );
\TXCRCR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => TXCRCR0(10),
      Q => p_2_in(10)
    );
\TXCRCR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => TXCRCR0(11),
      Q => p_2_in(11)
    );
\TXCRCR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => TXCRCR0(12),
      Q => p_2_in(12)
    );
\TXCRCR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => TXCRCR0(13),
      Q => p_2_in(13)
    );
\TXCRCR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => TXCRCR0(14),
      Q => p_2_in(14)
    );
\TXCRCR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => TXCRCR0(15),
      Q => p_2_in(15)
    );
\TXCRCR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => TXCRCR0(1),
      Q => p_2_in(1)
    );
\TXCRCR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => TXCRCR0(2),
      Q => p_2_in(2)
    );
\TXCRCR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => TXCRCR0(3),
      Q => p_2_in(3)
    );
\TXCRCR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => TXCRCR0(4),
      Q => p_2_in(4)
    );
\TXCRCR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => TXCRCR0(5),
      Q => p_2_in(5)
    );
\TXCRCR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => TXCRCR0(6),
      Q => p_2_in(6)
    );
\TXCRCR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => TXCRCR0(7),
      Q => p_2_in(7)
    );
\TXCRCR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => TXCRCR0(8),
      Q => p_2_in(8)
    );
\TXCRCR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => RXCRCR,
      CLR => reset,
      D => TXCRCR0(9),
      Q => p_2_in(9)
    );
\io_apb_PRDATA[0]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \_zz_RXCRCR\(1),
      I1 => \I2SCFGR_reg_n_0_[0]\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => p_4_in(0),
      I5 => p_2_in(0),
      O => \io_apb_PRDATA[0]_INST_0_i_36_n_0\
    );
\io_apb_PRDATA[0]_INST_0_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \CR1_reg_n_0_[0]\,
      I1 => p_6_in(0),
      I2 => \SR_reg_n_0_[0]\,
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PADDR(2),
      O => \io_apb_PRDATA[0]_INST_0_i_47_n_0\
    );
\io_apb_PRDATA[10]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \_zz_RXCRCR\(11),
      I1 => \I2SCFGR_reg_n_0_[10]\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => p_4_in(10),
      I5 => p_2_in(10),
      O => \io_apb_PRDATA[10]_INST_0_i_31_n_0\
    );
\io_apb_PRDATA[10]_INST_0_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \CR2__0\(10),
      I1 => \CR1_reg_n_0_[10]\,
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[10]_INST_0_i_48_n_0\
    );
\io_apb_PRDATA[11]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \_zz_RXCRCR\(12),
      I1 => \I2SCFGR_reg_n_0_[11]\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => p_4_in(11),
      I5 => p_2_in(11),
      O => \io_apb_PRDATA[11]_INST_0_i_30_n_0\
    );
\io_apb_PRDATA[11]_INST_0_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \CR2__0\(11),
      I1 => \CR1_reg_n_0_[11]\,
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[11]_INST_0_i_45_n_0\
    );
\io_apb_PRDATA[12]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \_zz_RXCRCR\(13),
      I1 => \I2SCFGR_reg_n_0_[12]\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => p_4_in(12),
      I5 => p_2_in(12),
      O => \io_apb_PRDATA[12]_INST_0_i_25_n_0\
    );
\io_apb_PRDATA[12]_INST_0_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \CR2__0\(12),
      I1 => \CR1_reg_n_0_[12]\,
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[12]_INST_0_i_42_n_0\
    );
\io_apb_PRDATA[13]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \_zz_RXCRCR\(14),
      I1 => \I2SCFGR_reg_n_0_[13]\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => p_4_in(13),
      I5 => p_2_in(13),
      O => \io_apb_PRDATA[13]_INST_0_i_25_n_0\
    );
\io_apb_PRDATA[13]_INST_0_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \CR2__0\(13),
      I1 => CRCEN,
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[13]_INST_0_i_42_n_0\
    );
\io_apb_PRDATA[14]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \_zz_RXCRCR\(15),
      I1 => \I2SCFGR_reg_n_0_[14]\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => p_4_in(14),
      I5 => p_2_in(14),
      O => \io_apb_PRDATA[14]_INST_0_i_25_n_0\
    );
\io_apb_PRDATA[14]_INST_0_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \CR2__0\(14),
      I1 => \CR1_reg_n_0_[14]\,
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[14]_INST_0_i_42_n_0\
    );
\io_apb_PRDATA[15]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_1_in0_in,
      I1 => \I2SCFGR_reg_n_0_[15]\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => p_4_in(15),
      I5 => p_2_in(15),
      O => \io_apb_PRDATA[15]_INST_0_i_33_n_0\
    );
\io_apb_PRDATA[15]_INST_0_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \CR2__0\(15),
      I1 => \CR1_reg_n_0_[15]\,
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[15]_INST_0_i_54_n_0\
    );
\io_apb_PRDATA[1]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \_zz_RXCRCR\(2),
      I1 => \I2SCFGR_reg_n_0_[1]\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => p_4_in(1),
      I5 => p_2_in(1),
      O => \io_apb_PRDATA[1]_INST_0_i_37_n_0\
    );
\io_apb_PRDATA[1]_INST_0_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => CPOL,
      I1 => TXE,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => p_6_in(1),
      O => \io_apb_PRDATA[1]_INST_0_i_48_n_0\
    );
\io_apb_PRDATA[2]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \_zz_RXCRCR\(3),
      I1 => \I2SCFGR_reg_n_0_[2]\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => p_4_in(2),
      I5 => p_2_in(2),
      O => \io_apb_PRDATA[2]_INST_0_i_36_n_0\
    );
\io_apb_PRDATA[2]_INST_0_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => p_6_in(2),
      I1 => \CR1_reg_n_0_[2]\,
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[2]_INST_0_i_46_n_0\
    );
\io_apb_PRDATA[3]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \_zz_RXCRCR\(4),
      I1 => \I2SCFGR_reg_n_0_[3]\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => p_4_in(3),
      I5 => p_2_in(3),
      O => \io_apb_PRDATA[3]_INST_0_i_35_n_0\
    );
\io_apb_PRDATA[3]_INST_0_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => p_6_in(3),
      I1 => \CR1_reg_n_0_[3]\,
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[3]_INST_0_i_45_n_0\
    );
\io_apb_PRDATA[4]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \_zz_RXCRCR\(5),
      I1 => \I2SCFGR_reg_n_0_[4]\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => p_4_in(4),
      I5 => p_2_in(4),
      O => \io_apb_PRDATA[4]_INST_0_i_35_n_0\
    );
\io_apb_PRDATA[4]_INST_0_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \CR1_reg_n_0_[4]\,
      I1 => CRCERR,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => p_6_in(4),
      O => \io_apb_PRDATA[4]_INST_0_i_45_n_0\
    );
\io_apb_PRDATA[5]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \_zz_RXCRCR\(6),
      I1 => \I2SCFGR_reg_n_0_[5]\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => p_4_in(5),
      I5 => p_2_in(5),
      O => \io_apb_PRDATA[5]_INST_0_i_35_n_0\
    );
\io_apb_PRDATA[5]_INST_0_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => p_6_in(5),
      I1 => \CR1_reg_n_0_[5]\,
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[5]_INST_0_i_45_n_0\
    );
\io_apb_PRDATA[6]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \_zz_RXCRCR\(7),
      I1 => \I2SCFGR_reg_n_0_[6]\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => p_4_in(6),
      I5 => p_2_in(6),
      O => \io_apb_PRDATA[6]_INST_0_i_35_n_0\
    );
\io_apb_PRDATA[6]_INST_0_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => p_6_in(6),
      I1 => SPE,
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[6]_INST_0_i_46_n_0\
    );
\io_apb_PRDATA[7]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \_zz_RXCRCR\(8),
      I1 => \I2SCFGR_reg_n_0_[7]\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => p_4_in(7),
      I5 => p_2_in(7),
      O => \io_apb_PRDATA[7]_INST_0_i_35_n_0\
    );
\io_apb_PRDATA[7]_INST_0_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => LSBFIRST,
      I1 => \SR_reg_n_0_[7]\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => p_6_in(7),
      O => \io_apb_PRDATA[7]_INST_0_i_47_n_0\
    );
\io_apb_PRDATA[8]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \_zz_RXCRCR\(9),
      I1 => \I2SCFGR_reg_n_0_[8]\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => p_4_in(8),
      I5 => p_2_in(8),
      O => \io_apb_PRDATA[8]_INST_0_i_38_n_0\
    );
\io_apb_PRDATA[8]_INST_0_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \CR2__0\(8),
      I1 => \CR1_reg_n_0_[8]\,
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[8]_INST_0_i_55_n_0\
    );
\io_apb_PRDATA[9]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \_zz_RXCRCR\(10),
      I1 => \I2SCFGR_reg_n_0_[9]\,
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(2),
      I4 => p_4_in(9),
      I5 => p_2_in(9),
      O => \io_apb_PRDATA[9]_INST_0_i_29_n_0\
    );
\io_apb_PRDATA[9]_INST_0_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \CR2__0\(9),
      I1 => SSM,
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[9]_INST_0_i_44_n_0\
    );
\io_gpio_write[29]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFDF00"
    )
        port map (
      I0 => p_6_in(2),
      I1 => SSM,
      I2 => \FSM_onehot_spiMaster_state_reg_n_0_[1]\,
      I3 => \io_gpio_write[29]\(0),
      I4 => Q(0),
      O => io_gpio_write(0)
    );
\io_interrupt[15]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => p_6_in(7),
      I1 => TXE,
      I2 => p_6_in(5),
      I3 => CRCERR,
      I4 => \SR_reg_n_0_[0]\,
      I5 => p_6_in(6),
      O => \CR2_reg[7]_0\(0)
    );
rxFifo: entity work.sys_Apb3Periph_0_0_StreamFifo_4_11
     port map (
      D(0) => p_1_out(0),
      \I2SPR_reg[0]\ => \I2SPR_reg[0]_0\,
      \I2SPR_reg[10]\ => \I2SPR_reg[10]_0\,
      \I2SPR_reg[11]\ => \I2SPR_reg[11]_0\,
      \I2SPR_reg[12]\ => \I2SPR_reg[12]_0\,
      \I2SPR_reg[13]\ => \I2SPR_reg[13]_0\,
      \I2SPR_reg[14]\ => \I2SPR_reg[14]_0\,
      \I2SPR_reg[15]\ => \I2SPR_reg[15]_0\,
      \I2SPR_reg[1]\ => \I2SPR_reg[1]_0\,
      \I2SPR_reg[2]\ => \I2SPR_reg[2]_0\,
      \I2SPR_reg[3]\ => \I2SPR_reg[3]_0\,
      \I2SPR_reg[4]\ => \I2SPR_reg[4]_0\,
      \I2SPR_reg[5]\ => \I2SPR_reg[5]_0\,
      \I2SPR_reg[6]\ => \I2SPR_reg[6]_0\,
      \I2SPR_reg[7]\ => \I2SPR_reg[7]_0\,
      \I2SPR_reg[8]\ => \I2SPR_reg[8]_0\,
      \I2SPR_reg[9]\ => \I2SPR_reg[9]_0\,
      Q(0) => \SR_reg_n_0_[0]\,
      clk => clk,
      io_apb_PADDR(6 downto 2) => io_apb_PADDR(10 downto 6),
      io_apb_PADDR(1 downto 0) => io_apb_PADDR(3 downto 2),
      \io_apb_PADDR[12]\ => io_apb_decoder_io_output_PSEL_0(0),
      io_apb_PENABLE => io_apb_PENABLE,
      \io_apb_PRDATA[0]_INST_0_i_17_0\ => \io_apb_PRDATA[0]_INST_0_i_47_n_0\,
      \io_apb_PRDATA[0]_INST_0_i_17_1\ => \io_apb_PRDATA[0]_INST_0_i_17\,
      \io_apb_PRDATA[0]_INST_0_i_7\ => \io_apb_PRDATA[0]_INST_0_i_7\,
      \io_apb_PRDATA[0]_INST_0_i_7_0\ => \io_apb_PRDATA[0]_INST_0_i_7_0\,
      \io_apb_PRDATA[0]_INST_0_i_7_1\ => \io_apb_PRDATA[0]_INST_0_i_36_n_0\,
      \io_apb_PRDATA[0]_INST_0_i_7_2\ => \io_apb_PRDATA[0]_INST_0_i_7_1\,
      \io_apb_PRDATA[10]_INST_0_i_17_0\ => \io_apb_PRDATA[10]_INST_0_i_48_n_0\,
      \io_apb_PRDATA[10]_INST_0_i_7\ => \io_apb_PRDATA[10]_INST_0_i_31_n_0\,
      \io_apb_PRDATA[11]_INST_0_i_17_0\ => \io_apb_PRDATA[11]_INST_0_i_45_n_0\,
      \io_apb_PRDATA[11]_INST_0_i_7\ => \io_apb_PRDATA[11]_INST_0_i_30_n_0\,
      \io_apb_PRDATA[12]_INST_0_i_15_0\ => \io_apb_PRDATA[12]_INST_0_i_42_n_0\,
      \io_apb_PRDATA[12]_INST_0_i_7\ => \io_apb_PRDATA[12]_INST_0_i_25_n_0\,
      \io_apb_PRDATA[13]_INST_0_i_15_0\ => \io_apb_PRDATA[13]_INST_0_i_42_n_0\,
      \io_apb_PRDATA[13]_INST_0_i_7\ => \io_apb_PRDATA[13]_INST_0_i_25_n_0\,
      \io_apb_PRDATA[14]_INST_0_i_15_0\ => \io_apb_PRDATA[14]_INST_0_i_42_n_0\,
      \io_apb_PRDATA[14]_INST_0_i_7\ => \io_apb_PRDATA[14]_INST_0_i_25_n_0\,
      \io_apb_PRDATA[15]_INST_0_i_10\(15) => \I2SPR_reg_n_0_[15]\,
      \io_apb_PRDATA[15]_INST_0_i_10\(14) => \I2SPR_reg_n_0_[14]\,
      \io_apb_PRDATA[15]_INST_0_i_10\(13) => \I2SPR_reg_n_0_[13]\,
      \io_apb_PRDATA[15]_INST_0_i_10\(12) => \I2SPR_reg_n_0_[12]\,
      \io_apb_PRDATA[15]_INST_0_i_10\(11) => \I2SPR_reg_n_0_[11]\,
      \io_apb_PRDATA[15]_INST_0_i_10\(10) => \I2SPR_reg_n_0_[10]\,
      \io_apb_PRDATA[15]_INST_0_i_10\(9) => \I2SPR_reg_n_0_[9]\,
      \io_apb_PRDATA[15]_INST_0_i_10\(8) => \I2SPR_reg_n_0_[8]\,
      \io_apb_PRDATA[15]_INST_0_i_10\(7) => \I2SPR_reg_n_0_[7]\,
      \io_apb_PRDATA[15]_INST_0_i_10\(6) => \I2SPR_reg_n_0_[6]\,
      \io_apb_PRDATA[15]_INST_0_i_10\(5) => \I2SPR_reg_n_0_[5]\,
      \io_apb_PRDATA[15]_INST_0_i_10\(4) => \I2SPR_reg_n_0_[4]\,
      \io_apb_PRDATA[15]_INST_0_i_10\(3) => \I2SPR_reg_n_0_[3]\,
      \io_apb_PRDATA[15]_INST_0_i_10\(2) => \I2SPR_reg_n_0_[2]\,
      \io_apb_PRDATA[15]_INST_0_i_10\(1) => \I2SPR_reg_n_0_[1]\,
      \io_apb_PRDATA[15]_INST_0_i_10\(0) => \I2SPR_reg_n_0_[0]\,
      \io_apb_PRDATA[15]_INST_0_i_10_0\ => \io_apb_PRDATA[15]_INST_0_i_33_n_0\,
      \io_apb_PRDATA[15]_INST_0_i_20_0\ => io_apb_PADDR_2_sn_1,
      \io_apb_PRDATA[15]_INST_0_i_20_1\ => \io_apb_PRDATA[15]_INST_0_i_54_n_0\,
      \io_apb_PRDATA[1]_INST_0_i_17_0\ => \io_apb_PRDATA[1]_INST_0_i_48_n_0\,
      \io_apb_PRDATA[1]_INST_0_i_7\ => \io_apb_PRDATA[1]_INST_0_i_37_n_0\,
      \io_apb_PRDATA[2]_INST_0_i_17_0\ => \io_apb_PRDATA[2]_INST_0_i_46_n_0\,
      \io_apb_PRDATA[2]_INST_0_i_7\ => \io_apb_PRDATA[2]_INST_0_i_36_n_0\,
      \io_apb_PRDATA[3]_INST_0_i_17_0\ => \io_apb_PRDATA[3]_INST_0_i_45_n_0\,
      \io_apb_PRDATA[3]_INST_0_i_7\ => \io_apb_PRDATA[3]_INST_0_i_35_n_0\,
      \io_apb_PRDATA[4]_INST_0_i_17_0\ => \io_apb_PRDATA[4]_INST_0_i_45_n_0\,
      \io_apb_PRDATA[4]_INST_0_i_7\ => \io_apb_PRDATA[4]_INST_0_i_35_n_0\,
      \io_apb_PRDATA[5]_INST_0_i_17_0\ => \io_apb_PRDATA[5]_INST_0_i_45_n_0\,
      \io_apb_PRDATA[5]_INST_0_i_7\ => \io_apb_PRDATA[5]_INST_0_i_35_n_0\,
      \io_apb_PRDATA[6]_INST_0_i_17_0\ => \io_apb_PRDATA[6]_INST_0_i_46_n_0\,
      \io_apb_PRDATA[6]_INST_0_i_7\ => \io_apb_PRDATA[6]_INST_0_i_35_n_0\,
      \io_apb_PRDATA[7]_INST_0_i_17_0\ => \io_apb_PRDATA[7]_INST_0_i_47_n_0\,
      \io_apb_PRDATA[7]_INST_0_i_7\ => \io_apb_PRDATA[7]_INST_0_i_35_n_0\,
      \io_apb_PRDATA[8]_INST_0_i_17_0\ => \io_apb_PRDATA[8]_INST_0_i_55_n_0\,
      \io_apb_PRDATA[8]_INST_0_i_7\ => \io_apb_PRDATA[8]_INST_0_i_38_n_0\,
      \io_apb_PRDATA[9]_INST_0_i_17_0\ => \io_apb_PRDATA[9]_INST_0_i_44_n_0\,
      \io_apb_PRDATA[9]_INST_0_i_7\ => \io_apb_PRDATA[9]_INST_0_i_29_n_0\,
      io_apb_PSEL(0) => io_apb_PSEL(0),
      io_apb_PWRITE => io_apb_PWRITE,
      io_apb_decoder_io_output_PSEL(0) => io_apb_decoder_io_output_PSEL(0),
      logic_pop_addressGen_rValid_reg_0 => \logic_ptr_push_reg[0]\,
      \logic_pop_sync_popReg_reg[0]_0\ => \logic_pop_sync_popReg_reg[0]\,
      \logic_ram_spinal_port1_reg[13]_0\(15) => \spiMaster_rxShiftReg_reg_n_0_[15]\,
      \logic_ram_spinal_port1_reg[13]_0\(14) => \spiMaster_rxShiftReg_reg_n_0_[14]\,
      \logic_ram_spinal_port1_reg[13]_0\(13) => \spiMaster_rxShiftReg_reg_n_0_[13]\,
      \logic_ram_spinal_port1_reg[13]_0\(12) => \spiMaster_rxShiftReg_reg_n_0_[12]\,
      \logic_ram_spinal_port1_reg[13]_0\(11) => \spiMaster_rxShiftReg_reg_n_0_[11]\,
      \logic_ram_spinal_port1_reg[13]_0\(10) => \spiMaster_rxShiftReg_reg_n_0_[10]\,
      \logic_ram_spinal_port1_reg[13]_0\(9) => \spiMaster_rxShiftReg_reg_n_0_[9]\,
      \logic_ram_spinal_port1_reg[13]_0\(8) => \spiMaster_rxShiftReg_reg_n_0_[8]\,
      \logic_ram_spinal_port1_reg[13]_0\(7) => \spiMaster_rxShiftReg_reg_n_0_[7]\,
      \logic_ram_spinal_port1_reg[13]_0\(6) => \spiMaster_rxShiftReg_reg_n_0_[6]\,
      \logic_ram_spinal_port1_reg[13]_0\(5) => \spiMaster_rxShiftReg_reg_n_0_[5]\,
      \logic_ram_spinal_port1_reg[13]_0\(4) => \spiMaster_rxShiftReg_reg_n_0_[4]\,
      \logic_ram_spinal_port1_reg[13]_0\(3) => \spiMaster_rxShiftReg_reg_n_0_[3]\,
      \logic_ram_spinal_port1_reg[13]_0\(2) => \spiMaster_rxShiftReg_reg_n_0_[2]\,
      \logic_ram_spinal_port1_reg[13]_0\(1) => \spiMaster_rxShiftReg_reg_n_0_[1]\,
      \logic_ram_spinal_port1_reg[13]_0\(0) => \spiMaster_rxShiftReg_reg_n_0_[0]\,
      reset => reset,
      rxFifo_io_push_valid => rxFifo_io_push_valid
    );
\spiMaster_clockCounter[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \spiMaster_clockDivider_reg_n_0_[0]\,
      I1 => \spiMaster_sclkToggle__6\,
      I2 => \spiMaster_clockCounter_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\spiMaster_clockCounter[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \spiMaster_clockCounter_reg__0\(1),
      I1 => \spiMaster_clockCounter_reg__0\(0),
      I2 => \spiMaster_sclkToggle__6\,
      I3 => \spiMaster_clockDivider_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\spiMaster_clockCounter[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA900A9"
    )
        port map (
      I0 => \spiMaster_clockCounter_reg__0\(2),
      I1 => \spiMaster_clockCounter_reg__0\(0),
      I2 => \spiMaster_clockCounter_reg__0\(1),
      I3 => \spiMaster_sclkToggle__6\,
      I4 => \spiMaster_clockDivider_reg_n_0_[2]\,
      O => \p_0_in__0\(2)
    );
\spiMaster_clockCounter[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAA90000AAA9"
    )
        port map (
      I0 => \spiMaster_clockCounter_reg__0\(3),
      I1 => \spiMaster_clockCounter_reg__0\(1),
      I2 => \spiMaster_clockCounter_reg__0\(0),
      I3 => \spiMaster_clockCounter_reg__0\(2),
      I4 => \spiMaster_sclkToggle__6\,
      I5 => \spiMaster_clockDivider_reg_n_0_[3]\,
      O => \p_0_in__0\(3)
    );
\spiMaster_clockCounter[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \spiMaster_clockCounter_reg__0\(4),
      I1 => \spiMaster_clockCounter[6]_i_2__0_n_0\,
      I2 => \spiMaster_sclkToggle__6\,
      I3 => \spiMaster_clockDivider_reg_n_0_[4]\,
      O => \p_0_in__0\(4)
    );
\spiMaster_clockCounter[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA900A9"
    )
        port map (
      I0 => \spiMaster_clockCounter_reg__0\(5),
      I1 => \spiMaster_clockCounter_reg__0\(4),
      I2 => \spiMaster_clockCounter[6]_i_2__0_n_0\,
      I3 => \spiMaster_sclkToggle__6\,
      I4 => \spiMaster_clockDivider_reg_n_0_[5]\,
      O => \p_0_in__0\(5)
    );
\spiMaster_clockCounter[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAA90000AAA9"
    )
        port map (
      I0 => \spiMaster_clockCounter_reg__0\(6),
      I1 => \spiMaster_clockCounter_reg__0\(5),
      I2 => \spiMaster_clockCounter[6]_i_2__0_n_0\,
      I3 => \spiMaster_clockCounter_reg__0\(4),
      I4 => \spiMaster_sclkToggle__6\,
      I5 => \spiMaster_clockDivider_reg_n_0_[6]\,
      O => \p_0_in__0\(6)
    );
\spiMaster_clockCounter[6]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \spiMaster_clockCounter_reg__0\(2),
      I1 => \spiMaster_clockCounter_reg__0\(0),
      I2 => \spiMaster_clockCounter_reg__0\(1),
      I3 => \spiMaster_clockCounter_reg__0\(3),
      O => \spiMaster_clockCounter[6]_i_2__0_n_0\
    );
\spiMaster_clockCounter[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A9"
    )
        port map (
      I0 => \spiMaster_clockCounter_reg__0\(7),
      I1 => \spiMaster_clockCounter_reg__0\(6),
      I2 => \spiMaster_clockCounter[7]_i_2__0_n_0\,
      I3 => \spiMaster_sclkToggle__6\,
      O => \p_0_in__0\(7)
    );
\spiMaster_clockCounter[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \spiMaster_clockCounter_reg__0\(4),
      I1 => \spiMaster_clockCounter_reg__0\(2),
      I2 => \spiMaster_clockCounter_reg__0\(0),
      I3 => \spiMaster_clockCounter_reg__0\(1),
      I4 => \spiMaster_clockCounter_reg__0\(3),
      I5 => \spiMaster_clockCounter_reg__0\(5),
      O => \spiMaster_clockCounter[7]_i_2__0_n_0\
    );
\spiMaster_clockCounter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SPE,
      CLR => reset,
      D => \p_0_in__0\(0),
      Q => \spiMaster_clockCounter_reg__0\(0)
    );
\spiMaster_clockCounter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SPE,
      CLR => reset,
      D => \p_0_in__0\(1),
      Q => \spiMaster_clockCounter_reg__0\(1)
    );
\spiMaster_clockCounter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SPE,
      CLR => reset,
      D => \p_0_in__0\(2),
      Q => \spiMaster_clockCounter_reg__0\(2)
    );
\spiMaster_clockCounter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SPE,
      CLR => reset,
      D => \p_0_in__0\(3),
      Q => \spiMaster_clockCounter_reg__0\(3)
    );
\spiMaster_clockCounter_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SPE,
      CLR => reset,
      D => \p_0_in__0\(4),
      Q => \spiMaster_clockCounter_reg__0\(4)
    );
\spiMaster_clockCounter_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SPE,
      CLR => reset,
      D => \p_0_in__0\(5),
      Q => \spiMaster_clockCounter_reg__0\(5)
    );
\spiMaster_clockCounter_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SPE,
      CLR => reset,
      D => \p_0_in__0\(6),
      Q => \spiMaster_clockCounter_reg__0\(6)
    );
\spiMaster_clockCounter_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => SPE,
      CLR => reset,
      D => \p_0_in__0\(7),
      Q => \spiMaster_clockCounter_reg__0\(7)
    );
\spiMaster_clockDivider[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \CR1_reg_n_0_[3]\,
      I1 => \CR1_reg_n_0_[4]\,
      I2 => \CR1_reg_n_0_[5]\,
      O => \spiMaster_clockDivider[0]_i_1__0_n_0\
    );
\spiMaster_clockDivider[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \CR1_reg_n_0_[3]\,
      I1 => \CR1_reg_n_0_[4]\,
      I2 => \CR1_reg_n_0_[5]\,
      O => \spiMaster_clockDivider[1]_i_1__0_n_0\
    );
\spiMaster_clockDivider[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => \CR1_reg_n_0_[3]\,
      I1 => \CR1_reg_n_0_[4]\,
      I2 => \CR1_reg_n_0_[5]\,
      O => \spiMaster_clockDivider[2]_i_1__0_n_0\
    );
\spiMaster_clockDivider[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \CR1_reg_n_0_[3]\,
      I1 => \CR1_reg_n_0_[4]\,
      I2 => \CR1_reg_n_0_[5]\,
      O => \spiMaster_clockDivider[3]_i_1__0_n_0\
    );
\spiMaster_clockDivider[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \CR1_reg_n_0_[3]\,
      I1 => \CR1_reg_n_0_[4]\,
      I2 => \CR1_reg_n_0_[5]\,
      O => \spiMaster_clockDivider[4]_i_1__0_n_0\
    );
\spiMaster_clockDivider[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \CR1_reg_n_0_[3]\,
      I1 => \CR1_reg_n_0_[4]\,
      I2 => \CR1_reg_n_0_[5]\,
      O => \spiMaster_clockDivider[5]_i_1__0_n_0\
    );
\spiMaster_clockDivider[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \CR1_reg_n_0_[3]\,
      I1 => \CR1_reg_n_0_[4]\,
      I2 => \CR1_reg_n_0_[5]\,
      O => \spiMaster_clockDivider[6]_i_1__0_n_0\
    );
\spiMaster_clockDivider_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \spiMaster_clockDivider[0]_i_1__0_n_0\,
      Q => \spiMaster_clockDivider_reg_n_0_[0]\
    );
\spiMaster_clockDivider_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \spiMaster_clockDivider[1]_i_1__0_n_0\,
      Q => \spiMaster_clockDivider_reg_n_0_[1]\
    );
\spiMaster_clockDivider_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \spiMaster_clockDivider[2]_i_1__0_n_0\,
      Q => \spiMaster_clockDivider_reg_n_0_[2]\
    );
\spiMaster_clockDivider_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \spiMaster_clockDivider[3]_i_1__0_n_0\,
      Q => \spiMaster_clockDivider_reg_n_0_[3]\
    );
\spiMaster_clockDivider_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \spiMaster_clockDivider[4]_i_1__0_n_0\,
      Q => \spiMaster_clockDivider_reg_n_0_[4]\
    );
\spiMaster_clockDivider_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \spiMaster_clockDivider[5]_i_1__0_n_0\,
      Q => \spiMaster_clockDivider_reg_n_0_[5]\
    );
\spiMaster_clockDivider_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \spiMaster_clockDivider[6]_i_1__0_n_0\,
      Q => \spiMaster_clockDivider_reg_n_0_[6]\
    );
\spiMaster_mosiReg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEC"
    )
        port map (
      I0 => \spiMaster_mosiReg_i_2__0_n_0\,
      I1 => \FSM_onehot_spiMaster_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_spiMaster_state[2]_i_4__0_n_0\,
      I3 => \^spimaster_mosireg_reg_0\,
      O => \spiMaster_mosiReg_i_1__0_n_0\
    );
\spiMaster_mosiReg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A8A8080"
    )
        port map (
      I0 => \FSM_onehot_spiMaster_state_reg_n_0_[1]\,
      I1 => \spiMaster_txShiftReg_reg_n_0_[0]\,
      I2 => LSBFIRST,
      I3 => \spiMaster_txShiftReg_reg_n_0_[15]\,
      I4 => \spiMaster_txShiftReg_reg_n_0_[7]\,
      I5 => \CR1_reg_n_0_[11]\,
      O => \spiMaster_mosiReg_i_2__0_n_0\
    );
spiMaster_mosiReg_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \spiMaster_mosiReg_i_1__0_n_0\,
      Q => \^spimaster_mosireg_reg_0\
    );
\spiMaster_rxShiftReg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \spiMaster_rxShiftReg_reg_n_0_[1]\,
      I1 => LSBFIRST,
      I2 => io_gpio_read(0),
      O => \spiMaster_rxShiftReg[0]_i_1_n_0\
    );
\spiMaster_rxShiftReg[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \spiMaster_rxShiftReg_reg_n_0_[11]\,
      I1 => \spiMaster_rxShiftReg_reg_n_0_[9]\,
      I2 => \CR1_reg_n_0_[11]\,
      I3 => LSBFIRST,
      O => \spiMaster_rxShiftReg[10]_i_1__0_n_0\
    );
\spiMaster_rxShiftReg[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \spiMaster_rxShiftReg_reg_n_0_[12]\,
      I1 => \spiMaster_rxShiftReg_reg_n_0_[10]\,
      I2 => \CR1_reg_n_0_[11]\,
      I3 => LSBFIRST,
      O => \spiMaster_rxShiftReg[11]_i_1__0_n_0\
    );
\spiMaster_rxShiftReg[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \spiMaster_rxShiftReg_reg_n_0_[13]\,
      I1 => \spiMaster_rxShiftReg_reg_n_0_[11]\,
      I2 => \CR1_reg_n_0_[11]\,
      I3 => LSBFIRST,
      O => \spiMaster_rxShiftReg[12]_i_1__0_n_0\
    );
\spiMaster_rxShiftReg[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \spiMaster_rxShiftReg_reg_n_0_[14]\,
      I1 => \spiMaster_rxShiftReg_reg_n_0_[12]\,
      I2 => \CR1_reg_n_0_[11]\,
      I3 => LSBFIRST,
      O => \spiMaster_rxShiftReg[13]_i_1__0_n_0\
    );
\spiMaster_rxShiftReg[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \spiMaster_rxShiftReg_reg_n_0_[15]\,
      I1 => \spiMaster_rxShiftReg_reg_n_0_[13]\,
      I2 => \CR1_reg_n_0_[11]\,
      I3 => LSBFIRST,
      O => \spiMaster_rxShiftReg[14]_i_1__0_n_0\
    );
\spiMaster_rxShiftReg[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69000000"
    )
        port map (
      I0 => \CR1_reg_n_0_[0]\,
      I1 => CPOL,
      I2 => spiMaster_sclkReg_reg_n_0,
      I3 => \FSM_onehot_spiMaster_state_reg_n_0_[1]\,
      I4 => \spiMaster_sclkToggle__6\,
      O => spiMaster_rxShiftReg
    );
\spiMaster_rxShiftReg[15]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => io_gpio_read(0),
      I1 => \spiMaster_rxShiftReg_reg_n_0_[14]\,
      I2 => \CR1_reg_n_0_[11]\,
      I3 => LSBFIRST,
      O => \spiMaster_rxShiftReg[15]_i_2__0_n_0\
    );
\spiMaster_rxShiftReg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \spiMaster_rxShiftReg_reg_n_0_[2]\,
      I1 => LSBFIRST,
      I2 => \spiMaster_rxShiftReg_reg_n_0_[0]\,
      O => \spiMaster_rxShiftReg[1]_i_1_n_0\
    );
\spiMaster_rxShiftReg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \spiMaster_rxShiftReg_reg_n_0_[3]\,
      I1 => LSBFIRST,
      I2 => \spiMaster_rxShiftReg_reg_n_0_[1]\,
      O => \spiMaster_rxShiftReg[2]_i_1_n_0\
    );
\spiMaster_rxShiftReg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \spiMaster_rxShiftReg_reg_n_0_[4]\,
      I1 => LSBFIRST,
      I2 => \spiMaster_rxShiftReg_reg_n_0_[2]\,
      O => \spiMaster_rxShiftReg[3]_i_1_n_0\
    );
\spiMaster_rxShiftReg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \spiMaster_rxShiftReg_reg_n_0_[5]\,
      I1 => LSBFIRST,
      I2 => \spiMaster_rxShiftReg_reg_n_0_[3]\,
      O => \spiMaster_rxShiftReg[4]_i_1_n_0\
    );
\spiMaster_rxShiftReg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \spiMaster_rxShiftReg_reg_n_0_[6]\,
      I1 => LSBFIRST,
      I2 => \spiMaster_rxShiftReg_reg_n_0_[4]\,
      O => \spiMaster_rxShiftReg[5]_i_1_n_0\
    );
\spiMaster_rxShiftReg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \spiMaster_rxShiftReg_reg_n_0_[7]\,
      I1 => LSBFIRST,
      I2 => \spiMaster_rxShiftReg_reg_n_0_[5]\,
      O => \spiMaster_rxShiftReg[6]_i_1_n_0\
    );
\spiMaster_rxShiftReg[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => \spiMaster_rxShiftReg_reg_n_0_[6]\,
      I1 => io_gpio_read(0),
      I2 => \spiMaster_rxShiftReg_reg_n_0_[8]\,
      I3 => LSBFIRST,
      I4 => \CR1_reg_n_0_[11]\,
      O => \spiMaster_rxShiftReg[7]_i_1__0_n_0\
    );
\spiMaster_rxShiftReg[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \spiMaster_rxShiftReg_reg_n_0_[9]\,
      I1 => \spiMaster_rxShiftReg_reg_n_0_[7]\,
      I2 => \CR1_reg_n_0_[11]\,
      I3 => LSBFIRST,
      O => \spiMaster_rxShiftReg[8]_i_1__0_n_0\
    );
\spiMaster_rxShiftReg[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \spiMaster_rxShiftReg_reg_n_0_[10]\,
      I1 => \spiMaster_rxShiftReg_reg_n_0_[8]\,
      I2 => \CR1_reg_n_0_[11]\,
      I3 => LSBFIRST,
      O => \spiMaster_rxShiftReg[9]_i_1__0_n_0\
    );
\spiMaster_rxShiftReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => spiMaster_rxShiftReg,
      CLR => reset,
      D => \spiMaster_rxShiftReg[0]_i_1_n_0\,
      Q => \spiMaster_rxShiftReg_reg_n_0_[0]\
    );
\spiMaster_rxShiftReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => spiMaster_rxShiftReg,
      CLR => reset,
      D => \spiMaster_rxShiftReg[10]_i_1__0_n_0\,
      Q => \spiMaster_rxShiftReg_reg_n_0_[10]\
    );
\spiMaster_rxShiftReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => spiMaster_rxShiftReg,
      CLR => reset,
      D => \spiMaster_rxShiftReg[11]_i_1__0_n_0\,
      Q => \spiMaster_rxShiftReg_reg_n_0_[11]\
    );
\spiMaster_rxShiftReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => spiMaster_rxShiftReg,
      CLR => reset,
      D => \spiMaster_rxShiftReg[12]_i_1__0_n_0\,
      Q => \spiMaster_rxShiftReg_reg_n_0_[12]\
    );
\spiMaster_rxShiftReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => spiMaster_rxShiftReg,
      CLR => reset,
      D => \spiMaster_rxShiftReg[13]_i_1__0_n_0\,
      Q => \spiMaster_rxShiftReg_reg_n_0_[13]\
    );
\spiMaster_rxShiftReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => spiMaster_rxShiftReg,
      CLR => reset,
      D => \spiMaster_rxShiftReg[14]_i_1__0_n_0\,
      Q => \spiMaster_rxShiftReg_reg_n_0_[14]\
    );
\spiMaster_rxShiftReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => spiMaster_rxShiftReg,
      CLR => reset,
      D => \spiMaster_rxShiftReg[15]_i_2__0_n_0\,
      Q => \spiMaster_rxShiftReg_reg_n_0_[15]\
    );
\spiMaster_rxShiftReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => spiMaster_rxShiftReg,
      CLR => reset,
      D => \spiMaster_rxShiftReg[1]_i_1_n_0\,
      Q => \spiMaster_rxShiftReg_reg_n_0_[1]\
    );
\spiMaster_rxShiftReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => spiMaster_rxShiftReg,
      CLR => reset,
      D => \spiMaster_rxShiftReg[2]_i_1_n_0\,
      Q => \spiMaster_rxShiftReg_reg_n_0_[2]\
    );
\spiMaster_rxShiftReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => spiMaster_rxShiftReg,
      CLR => reset,
      D => \spiMaster_rxShiftReg[3]_i_1_n_0\,
      Q => \spiMaster_rxShiftReg_reg_n_0_[3]\
    );
\spiMaster_rxShiftReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => spiMaster_rxShiftReg,
      CLR => reset,
      D => \spiMaster_rxShiftReg[4]_i_1_n_0\,
      Q => \spiMaster_rxShiftReg_reg_n_0_[4]\
    );
\spiMaster_rxShiftReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => spiMaster_rxShiftReg,
      CLR => reset,
      D => \spiMaster_rxShiftReg[5]_i_1_n_0\,
      Q => \spiMaster_rxShiftReg_reg_n_0_[5]\
    );
\spiMaster_rxShiftReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => spiMaster_rxShiftReg,
      CLR => reset,
      D => \spiMaster_rxShiftReg[6]_i_1_n_0\,
      Q => \spiMaster_rxShiftReg_reg_n_0_[6]\
    );
\spiMaster_rxShiftReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => spiMaster_rxShiftReg,
      CLR => reset,
      D => \spiMaster_rxShiftReg[7]_i_1__0_n_0\,
      Q => \spiMaster_rxShiftReg_reg_n_0_[7]\
    );
\spiMaster_rxShiftReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => spiMaster_rxShiftReg,
      CLR => reset,
      D => \spiMaster_rxShiftReg[8]_i_1__0_n_0\,
      Q => \spiMaster_rxShiftReg_reg_n_0_[8]\
    );
\spiMaster_rxShiftReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => spiMaster_rxShiftReg,
      CLR => reset,
      D => \spiMaster_rxShiftReg[9]_i_1__0_n_0\,
      Q => \spiMaster_rxShiftReg_reg_n_0_[9]\
    );
\spiMaster_sclkReg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \spiMaster_sclkToggle__6\,
      I1 => SPE,
      I2 => spiMaster_sclkReg_reg_n_0,
      O => \spiMaster_sclkReg_i_1__0_n_0\
    );
spiMaster_sclkReg_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \spiMaster_sclkReg_i_1__0_n_0\,
      Q => spiMaster_sclkReg_reg_n_0
    );
\spiMaster_txBitCnt[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_spiMaster_state_reg_n_0_[1]\,
      I1 => \spiMaster_txBitCnt_reg_n_0_[0]\,
      O => spiMaster_txBitCnt(0)
    );
\spiMaster_txBitCnt[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \spiMaster_txBitCnt_reg_n_0_[0]\,
      I1 => \FSM_onehot_spiMaster_state_reg_n_0_[1]\,
      I2 => \spiMaster_txBitCnt_reg_n_0_[1]\,
      O => spiMaster_txBitCnt(1)
    );
\spiMaster_txBitCnt[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \spiMaster_txBitCnt_reg_n_0_[1]\,
      I1 => \spiMaster_txBitCnt_reg_n_0_[0]\,
      I2 => \FSM_onehot_spiMaster_state_reg_n_0_[1]\,
      I3 => \spiMaster_txBitCnt_reg_n_0_[2]\,
      O => spiMaster_txBitCnt(2)
    );
\spiMaster_txBitCnt[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \spiMaster_txBitCnt_reg_n_0_[2]\,
      I1 => \spiMaster_txBitCnt_reg_n_0_[0]\,
      I2 => \spiMaster_txBitCnt_reg_n_0_[1]\,
      I3 => \FSM_onehot_spiMaster_state_reg_n_0_[1]\,
      I4 => \spiMaster_txBitCnt_reg_n_0_[3]\,
      O => spiMaster_txBitCnt(3)
    );
\spiMaster_txBitCnt[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \spiMaster_txBitCnt_reg_n_0_[3]\,
      I1 => \spiMaster_txBitCnt_reg_n_0_[1]\,
      I2 => \spiMaster_txBitCnt_reg_n_0_[0]\,
      I3 => \spiMaster_txBitCnt_reg_n_0_[2]\,
      I4 => \FSM_onehot_spiMaster_state_reg_n_0_[1]\,
      I5 => \spiMaster_txBitCnt_reg_n_0_[4]\,
      O => spiMaster_txBitCnt(4)
    );
\spiMaster_txBitCnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_3,
      CLR => reset,
      D => spiMaster_txBitCnt(0),
      Q => \spiMaster_txBitCnt_reg_n_0_[0]\
    );
\spiMaster_txBitCnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_3,
      CLR => reset,
      D => spiMaster_txBitCnt(1),
      Q => \spiMaster_txBitCnt_reg_n_0_[1]\
    );
\spiMaster_txBitCnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_3,
      CLR => reset,
      D => spiMaster_txBitCnt(2),
      Q => \spiMaster_txBitCnt_reg_n_0_[2]\
    );
\spiMaster_txBitCnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_3,
      CLR => reset,
      D => spiMaster_txBitCnt(3),
      Q => \spiMaster_txBitCnt_reg_n_0_[3]\
    );
\spiMaster_txBitCnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_3,
      CLR => reset,
      D => spiMaster_txBitCnt(4),
      Q => \spiMaster_txBitCnt_reg_n_0_[4]\
    );
\spiMaster_txShiftReg[14]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => LSBFIRST,
      I1 => \CR1_reg_n_0_[11]\,
      I2 => \FSM_onehot_spiMaster_state_reg_n_0_[1]\,
      O => \spiMaster_txShiftReg[14]_i_2__0_n_0\
    );
\spiMaster_txShiftReg[14]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \CR1_reg_n_0_[11]\,
      I1 => LSBFIRST,
      I2 => \FSM_onehot_spiMaster_state_reg_n_0_[1]\,
      O => \spiMaster_txShiftReg[14]_i_3__0_n_0\
    );
\spiMaster_txShiftReg[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_spiMaster_state_reg_n_0_[1]\,
      I1 => LSBFIRST,
      O => \spiMaster_txShiftReg[7]_i_2__0_n_0\
    );
\spiMaster_txShiftReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_3,
      CLR => reset,
      D => txFifo_n_21,
      Q => \spiMaster_txShiftReg_reg_n_0_[0]\
    );
\spiMaster_txShiftReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_3,
      CLR => reset,
      D => txFifo_n_11,
      Q => \spiMaster_txShiftReg_reg_n_0_[10]\
    );
\spiMaster_txShiftReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_3,
      CLR => reset,
      D => txFifo_n_10,
      Q => \spiMaster_txShiftReg_reg_n_0_[11]\
    );
\spiMaster_txShiftReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_3,
      CLR => reset,
      D => txFifo_n_9,
      Q => \spiMaster_txShiftReg_reg_n_0_[12]\
    );
\spiMaster_txShiftReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_3,
      CLR => reset,
      D => txFifo_n_8,
      Q => \spiMaster_txShiftReg_reg_n_0_[13]\
    );
\spiMaster_txShiftReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_3,
      CLR => reset,
      D => txFifo_n_7,
      Q => \spiMaster_txShiftReg_reg_n_0_[14]\
    );
\spiMaster_txShiftReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_3,
      CLR => reset,
      D => txFifo_n_6,
      Q => \spiMaster_txShiftReg_reg_n_0_[15]\
    );
\spiMaster_txShiftReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_3,
      CLR => reset,
      D => txFifo_n_20,
      Q => \spiMaster_txShiftReg_reg_n_0_[1]\
    );
\spiMaster_txShiftReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_3,
      CLR => reset,
      D => txFifo_n_19,
      Q => \spiMaster_txShiftReg_reg_n_0_[2]\
    );
\spiMaster_txShiftReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_3,
      CLR => reset,
      D => txFifo_n_18,
      Q => \spiMaster_txShiftReg_reg_n_0_[3]\
    );
\spiMaster_txShiftReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_3,
      CLR => reset,
      D => txFifo_n_17,
      Q => \spiMaster_txShiftReg_reg_n_0_[4]\
    );
\spiMaster_txShiftReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_3,
      CLR => reset,
      D => txFifo_n_16,
      Q => \spiMaster_txShiftReg_reg_n_0_[5]\
    );
\spiMaster_txShiftReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_3,
      CLR => reset,
      D => txFifo_n_15,
      Q => \spiMaster_txShiftReg_reg_n_0_[6]\
    );
\spiMaster_txShiftReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_3,
      CLR => reset,
      D => txFifo_n_14,
      Q => \spiMaster_txShiftReg_reg_n_0_[7]\
    );
\spiMaster_txShiftReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_3,
      CLR => reset,
      D => txFifo_n_13,
      Q => \spiMaster_txShiftReg_reg_n_0_[8]\
    );
\spiMaster_txShiftReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => txFifo_n_3,
      CLR => reset,
      D => txFifo_n_12,
      Q => \spiMaster_txShiftReg_reg_n_0_[9]\
    );
txFifo: entity work.sys_Apb3Periph_0_0_StreamFifo_4_12
     port map (
      D(0) => txFifo_io_push_ready,
      E(0) => txFifo_n_3,
      \FSM_onehot_spiMaster_state_reg[0]\ => \FSM_onehot_spiMaster_state_reg_n_0_[0]\,
      \FSM_onehot_spiMaster_state_reg[1]\ => txFifo_n_22,
      \FSM_onehot_spiMaster_state_reg[1]_0\ => txFifo_n_23,
      \FSM_onehot_spiMaster_state_reg[2]\ => txFifo_n_0,
      \FSM_onehot_spiMaster_state_reg[2]_0\ => \FSM_onehot_spiMaster_state[2]_i_4__0_n_0\,
      \FSM_onehot_spiMaster_state_reg[2]_1\ => \FSM_onehot_spiMaster_state_reg_n_0_[1]\,
      Q(0) => TXE,
      clk => clk,
      \ctrl_doWrite__0\ => \ctrl_doWrite__0\,
      io_apb_PADDR(6 downto 0) => io_apb_PADDR(6 downto 0),
      io_apb_PADDR_0_sp_1 => \io_apb_PADDR[0]_0\,
      io_apb_PENABLE => io_apb_PENABLE,
      io_apb_PWDATA(15 downto 0) => io_apb_PWDATA(15 downto 0),
      io_apb_PWRITE => io_apb_PWRITE,
      io_apb_decoder_io_output_PSEL(0) => io_apb_decoder_io_output_PSEL(0),
      logic_pop_addressGen_rValid_reg_0 => spiMaster_sclkReg_reg_n_0,
      logic_pop_addressGen_rValid_reg_1(7 downto 0) => \spiMaster_clockCounter_reg__0\(7 downto 0),
      \logic_ptr_push_reg[0]_0\ => \logic_ptr_push_reg[0]\,
      p_0_in => p_0_in,
      reset => reset,
      rxFifo_io_push_valid => rxFifo_io_push_valid,
      \spiMaster_sclkToggle__6\ => \spiMaster_sclkToggle__6\,
      \spiMaster_txShiftReg_reg[14]\(15) => txFifo_n_6,
      \spiMaster_txShiftReg_reg[14]\(14) => txFifo_n_7,
      \spiMaster_txShiftReg_reg[14]\(13) => txFifo_n_8,
      \spiMaster_txShiftReg_reg[14]\(12) => txFifo_n_9,
      \spiMaster_txShiftReg_reg[14]\(11) => txFifo_n_10,
      \spiMaster_txShiftReg_reg[14]\(10) => txFifo_n_11,
      \spiMaster_txShiftReg_reg[14]\(9) => txFifo_n_12,
      \spiMaster_txShiftReg_reg[14]\(8) => txFifo_n_13,
      \spiMaster_txShiftReg_reg[14]\(7) => txFifo_n_14,
      \spiMaster_txShiftReg_reg[14]\(6) => txFifo_n_15,
      \spiMaster_txShiftReg_reg[14]\(5) => txFifo_n_16,
      \spiMaster_txShiftReg_reg[14]\(4) => txFifo_n_17,
      \spiMaster_txShiftReg_reg[14]\(3) => txFifo_n_18,
      \spiMaster_txShiftReg_reg[14]\(2) => txFifo_n_19,
      \spiMaster_txShiftReg_reg[14]\(1) => txFifo_n_20,
      \spiMaster_txShiftReg_reg[14]\(0) => txFifo_n_21,
      \spiMaster_txShiftReg_reg[14]_0\(15) => \spiMaster_txShiftReg_reg_n_0_[15]\,
      \spiMaster_txShiftReg_reg[14]_0\(14) => \spiMaster_txShiftReg_reg_n_0_[14]\,
      \spiMaster_txShiftReg_reg[14]_0\(13) => \spiMaster_txShiftReg_reg_n_0_[13]\,
      \spiMaster_txShiftReg_reg[14]_0\(12) => \spiMaster_txShiftReg_reg_n_0_[12]\,
      \spiMaster_txShiftReg_reg[14]_0\(11) => \spiMaster_txShiftReg_reg_n_0_[11]\,
      \spiMaster_txShiftReg_reg[14]_0\(10) => \spiMaster_txShiftReg_reg_n_0_[10]\,
      \spiMaster_txShiftReg_reg[14]_0\(9) => \spiMaster_txShiftReg_reg_n_0_[9]\,
      \spiMaster_txShiftReg_reg[14]_0\(8) => \spiMaster_txShiftReg_reg_n_0_[8]\,
      \spiMaster_txShiftReg_reg[14]_0\(7) => \spiMaster_txShiftReg_reg_n_0_[7]\,
      \spiMaster_txShiftReg_reg[14]_0\(6) => \spiMaster_txShiftReg_reg_n_0_[6]\,
      \spiMaster_txShiftReg_reg[14]_0\(5) => \spiMaster_txShiftReg_reg_n_0_[5]\,
      \spiMaster_txShiftReg_reg[14]_0\(4) => \spiMaster_txShiftReg_reg_n_0_[4]\,
      \spiMaster_txShiftReg_reg[14]_0\(3) => \spiMaster_txShiftReg_reg_n_0_[3]\,
      \spiMaster_txShiftReg_reg[14]_0\(2) => \spiMaster_txShiftReg_reg_n_0_[2]\,
      \spiMaster_txShiftReg_reg[14]_0\(1) => \spiMaster_txShiftReg_reg_n_0_[1]\,
      \spiMaster_txShiftReg_reg[14]_0\(0) => \spiMaster_txShiftReg_reg_n_0_[0]\,
      \spiMaster_txShiftReg_reg[15]\(3) => \CR1_reg_n_0_[11]\,
      \spiMaster_txShiftReg_reg[15]\(2) => LSBFIRST,
      \spiMaster_txShiftReg_reg[15]\(1) => CPOL,
      \spiMaster_txShiftReg_reg[15]\(0) => \CR1_reg_n_0_[0]\,
      \spiMaster_txShiftReg_reg[7]\ => \spiMaster_txShiftReg[7]_i_2__0_n_0\,
      \spiMaster_txShiftReg_reg[8]\ => \spiMaster_txShiftReg[14]_i_2__0_n_0\,
      \spiMaster_txShiftReg_reg[8]_0\ => \spiMaster_txShiftReg[14]_i_3__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_Apb3TimArray is
  port (
    io_apb_PADDR_2_sp_1 : out STD_LOGIC;
    io_interrupt : out STD_LOGIC_VECTOR ( 0 to 0 );
    \selIndex_reg[0]\ : out STD_LOGIC;
    \selIndex_reg[0]_0\ : out STD_LOGIC;
    \selIndex_reg[0]_1\ : out STD_LOGIC;
    \selIndex_reg[0]_2\ : out STD_LOGIC;
    \selIndex_reg[0]_3\ : out STD_LOGIC;
    \selIndex_reg[0]_4\ : out STD_LOGIC;
    \selIndex_reg[0]_5\ : out STD_LOGIC;
    \selIndex_reg[0]_6\ : out STD_LOGIC;
    \selIndex_reg[0]_7\ : out STD_LOGIC;
    \selIndex_reg[0]_8\ : out STD_LOGIC;
    \selIndex_reg[0]_9\ : out STD_LOGIC;
    \selIndex_reg[0]_10\ : out STD_LOGIC;
    io_ch : out STD_LOGIC_VECTOR ( 7 downto 0 );
    timCtrl_io_apb_PRDATA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    io_apb_PADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    io_apb_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    wdgCtrl_io_apb_PRDATA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_apb_PWDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    \CCR_3_reg[0]\ : in STD_LOGIC;
    \CCR_2_reg[0]\ : in STD_LOGIC;
    io_apb_PENABLE : in STD_LOGIC;
    io_apb_PWRITE : in STD_LOGIC
  );
end sys_Apb3Periph_0_0_Apb3TimArray;

architecture STRUCTURE of sys_Apb3Periph_0_0_Apb3TimArray is
  signal TIM_0_n_10 : STD_LOGIC;
  signal TIM_0_n_11 : STD_LOGIC;
  signal TIM_0_n_12 : STD_LOGIC;
  signal TIM_0_n_13 : STD_LOGIC;
  signal TIM_0_n_14 : STD_LOGIC;
  signal TIM_0_n_15 : STD_LOGIC;
  signal TIM_0_n_16 : STD_LOGIC;
  signal TIM_0_n_17 : STD_LOGIC;
  signal TIM_0_n_18 : STD_LOGIC;
  signal TIM_0_n_20 : STD_LOGIC;
  signal TIM_0_n_21 : STD_LOGIC;
  signal TIM_0_n_22 : STD_LOGIC;
  signal TIM_0_n_23 : STD_LOGIC;
  signal TIM_0_n_24 : STD_LOGIC;
  signal TIM_0_n_25 : STD_LOGIC;
  signal TIM_0_n_26 : STD_LOGIC;
  signal TIM_0_n_27 : STD_LOGIC;
  signal TIM_0_n_28 : STD_LOGIC;
  signal TIM_0_n_29 : STD_LOGIC;
  signal TIM_0_n_30 : STD_LOGIC;
  signal TIM_0_n_4 : STD_LOGIC;
  signal TIM_0_n_5 : STD_LOGIC;
  signal TIM_0_n_6 : STD_LOGIC;
  signal TIM_0_n_7 : STD_LOGIC;
  signal TIM_0_n_8 : STD_LOGIC;
  signal TIM_0_n_9 : STD_LOGIC;
  signal TIM_1_n_22 : STD_LOGIC;
  signal TIM_1_n_23 : STD_LOGIC;
  signal io_apb_PADDR_2_sn_1 : STD_LOGIC;
  signal io_apb_decoder_io_output_PSEL : STD_LOGIC_VECTOR ( 4 to 4 );
  signal p_15_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_16_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal selIndex : STD_LOGIC;
begin
  io_apb_PADDR_2_sp_1 <= io_apb_PADDR_2_sn_1;
TIM_0: entity work.sys_Apb3Periph_0_0_Apb3Tim
     port map (
      \ARR_reg[0]_0\ => TIM_1_n_22,
      \CCER_reg[0]_0\ => io_apb_PADDR_2_sn_1,
      \CCR_2_reg[0]_0\ => \CCR_2_reg[0]\,
      \CCR_3_reg[0]_0\ => \CCR_3_reg[0]\,
      Q(0) => p_16_in(0),
      \SR_reg[0]_0\ => TIM_1_n_23,
      clk => clk,
      io_apb_PADDR(7 downto 0) => io_apb_PADDR(7 downto 0),
      \io_apb_PADDR[0]_0\ => TIM_0_n_25,
      \io_apb_PADDR[1]_0\ => TIM_0_n_27,
      \io_apb_PADDR[2]_0\ => TIM_0_n_29,
      \io_apb_PADDR[2]_1\ => TIM_0_n_30,
      \io_apb_PADDR[4]_0\ => TIM_0_n_5,
      \io_apb_PADDR[4]_1\ => TIM_0_n_6,
      \io_apb_PADDR[4]_10\ => TIM_0_n_15,
      \io_apb_PADDR[4]_11\ => TIM_0_n_16,
      \io_apb_PADDR[4]_2\ => TIM_0_n_7,
      \io_apb_PADDR[4]_3\ => TIM_0_n_8,
      \io_apb_PADDR[4]_4\ => TIM_0_n_9,
      \io_apb_PADDR[4]_5\ => TIM_0_n_10,
      \io_apb_PADDR[4]_6\ => TIM_0_n_11,
      \io_apb_PADDR[4]_7\ => TIM_0_n_12,
      \io_apb_PADDR[4]_8\ => TIM_0_n_13,
      \io_apb_PADDR[4]_9\ => TIM_0_n_14,
      \io_apb_PADDR[5]_0\ => TIM_0_n_20,
      \io_apb_PADDR[5]_1\ => TIM_0_n_21,
      \io_apb_PADDR[5]_2\ => TIM_0_n_22,
      \io_apb_PADDR[5]_3\ => TIM_0_n_23,
      io_apb_PADDR_0_sp_1 => TIM_0_n_24,
      io_apb_PADDR_1_sp_1 => TIM_0_n_26,
      io_apb_PADDR_2_sp_1 => TIM_0_n_28,
      io_apb_PADDR_4_sp_1 => TIM_0_n_4,
      io_apb_PADDR_5_sp_1 => TIM_0_n_17,
      io_apb_PADDR_6_sp_1 => TIM_0_n_18,
      io_apb_PENABLE => io_apb_PENABLE,
      io_apb_PWDATA(15 downto 0) => io_apb_PWDATA(15 downto 0),
      io_apb_PWRITE => io_apb_PWRITE,
      io_apb_decoder_io_output_PSEL(0) => io_apb_decoder_io_output_PSEL(4),
      io_ch(3 downto 0) => io_ch(3 downto 0),
      io_interrupt(0) => io_interrupt(0),
      p_15_in(0) => p_15_in(0),
      reset => reset
    );
TIM_1: entity work.sys_Apb3Periph_0_0_Apb3Tim_7
     port map (
      \CCER_reg[0]_0\ => TIM_0_n_18,
      \CCMR1_reg[0]_0\ => TIM_0_n_28,
      \CCMR2_reg[0]_0\ => TIM_0_n_27,
      \CCR_0_reg[0]_0\ => TIM_0_n_16,
      \CCR_1_reg[0]_0\ => TIM_0_n_30,
      \CCR_2_reg[0]_0\ => \CCR_2_reg[0]\,
      \CCR_3_reg[0]_0\ => \CCR_3_reg[0]\,
      \CR1_reg[0]_0\ => TIM_0_n_17,
      \DCR_reg[0]_0\ => TIM_0_n_25,
      \DIER_reg[0]_0\(0) => p_16_in(0),
      \DMAR_reg[0]_0\ => TIM_0_n_24,
      \PSC_reg[0]_0\ => TIM_0_n_29,
      Q(0) => Q(0),
      \SMCR_reg[0]_0\ => TIM_0_n_26,
      clk => clk,
      io_apb_PADDR(11 downto 0) => io_apb_PADDR(11 downto 0),
      io_apb_PADDR_1_sp_1 => TIM_1_n_22,
      io_apb_PADDR_2_sp_1 => io_apb_PADDR_2_sn_1,
      io_apb_PADDR_5_sp_1 => TIM_1_n_23,
      io_apb_PENABLE => io_apb_PENABLE,
      \io_apb_PRDATA[0]_INST_0_i_2\ => TIM_0_n_15,
      \io_apb_PRDATA[10]_INST_0_i_2\ => TIM_0_n_5,
      \io_apb_PRDATA[11]_INST_0_i_2\ => TIM_0_n_4,
      \io_apb_PRDATA[12]_INST_0_i_5\ => TIM_0_n_23,
      \io_apb_PRDATA[13]_INST_0_i_5\ => TIM_0_n_22,
      \io_apb_PRDATA[14]_INST_0_i_5\ => TIM_0_n_21,
      \io_apb_PRDATA[15]_INST_0_i_8\ => TIM_0_n_20,
      \io_apb_PRDATA[1]_INST_0_i_2\ => TIM_0_n_14,
      \io_apb_PRDATA[2]_INST_0_i_2\ => TIM_0_n_13,
      \io_apb_PRDATA[3]_INST_0_i_2\ => TIM_0_n_12,
      \io_apb_PRDATA[4]_INST_0_i_2\ => TIM_0_n_11,
      \io_apb_PRDATA[5]_INST_0_i_2\ => TIM_0_n_10,
      \io_apb_PRDATA[6]_INST_0_i_2\ => TIM_0_n_9,
      \io_apb_PRDATA[7]_INST_0_i_2\ => TIM_0_n_8,
      \io_apb_PRDATA[8]_INST_0_i_2\ => TIM_0_n_7,
      \io_apb_PRDATA[9]_INST_0_i_2\ => TIM_0_n_6,
      io_apb_PSEL(0) => io_apb_PSEL(0),
      io_apb_PWDATA(15 downto 0) => io_apb_PWDATA(15 downto 0),
      io_apb_PWRITE => io_apb_PWRITE,
      io_apb_decoder_io_output_PSEL(0) => io_apb_decoder_io_output_PSEL(4),
      io_ch(3 downto 0) => io_ch(7 downto 4),
      p_15_in(0) => p_15_in(0),
      reset => reset,
      selIndex => selIndex,
      \selIndex_reg[0]\ => \selIndex_reg[0]\,
      \selIndex_reg[0]_0\ => \selIndex_reg[0]_0\,
      \selIndex_reg[0]_1\ => \selIndex_reg[0]_1\,
      \selIndex_reg[0]_10\ => \selIndex_reg[0]_10\,
      \selIndex_reg[0]_2\ => \selIndex_reg[0]_2\,
      \selIndex_reg[0]_3\ => \selIndex_reg[0]_3\,
      \selIndex_reg[0]_4\ => \selIndex_reg[0]_4\,
      \selIndex_reg[0]_5\ => \selIndex_reg[0]_5\,
      \selIndex_reg[0]_6\ => \selIndex_reg[0]_6\,
      \selIndex_reg[0]_7\ => \selIndex_reg[0]_7\,
      \selIndex_reg[0]_8\ => \selIndex_reg[0]_8\,
      \selIndex_reg[0]_9\ => \selIndex_reg[0]_9\,
      timCtrl_io_apb_PRDATA(3 downto 0) => timCtrl_io_apb_PRDATA(3 downto 0),
      wdgCtrl_io_apb_PRDATA(11 downto 0) => wdgCtrl_io_apb_PRDATA(11 downto 0)
    );
apb3Router_7: entity work.sys_Apb3Periph_0_0_Apb3Router_8
     port map (
      clk => clk,
      io_apb_PADDR(4 downto 0) => io_apb_PADDR(11 downto 7),
      io_apb_PSEL(0) => io_apb_PSEL(0),
      selIndex => selIndex
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_Apb3Wdg is
  port (
    io_apb_PADDR_1_sp_1 : out STD_LOGIC;
    \SR_reg[15]\ : out STD_LOGIC;
    \SR_reg[14]\ : out STD_LOGIC;
    \SR_reg[13]\ : out STD_LOGIC;
    \SR_reg[12]\ : out STD_LOGIC;
    \selIndex_reg[0]\ : out STD_LOGIC;
    \selIndex_reg[0]_0\ : out STD_LOGIC;
    \selIndex_reg[0]_1\ : out STD_LOGIC;
    \selIndex_reg[0]_2\ : out STD_LOGIC;
    \selIndex_reg[0]_3\ : out STD_LOGIC;
    \selIndex_reg[0]_4\ : out STD_LOGIC;
    \selIndex_reg[0]_5\ : out STD_LOGIC;
    \selIndex_reg[0]_6\ : out STD_LOGIC;
    \selIndex_reg[0]_7\ : out STD_LOGIC;
    \selIndex_reg[0]_8\ : out STD_LOGIC;
    \selIndex_reg[0]_9\ : out STD_LOGIC;
    \selIndex_reg[0]_10\ : out STD_LOGIC;
    \selIndex_reg[0]_11\ : out STD_LOGIC;
    \selIndex_reg[0]_12\ : out STD_LOGIC;
    \selIndex_reg[0]_13\ : out STD_LOGIC;
    \selIndex_reg[0]_14\ : out STD_LOGIC;
    wdgCtrl_io_apb_PRDATA : out STD_LOGIC_VECTOR ( 11 downto 0 );
    io_apb_PADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    io_apb_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_apb_PWDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    timCtrl_io_apb_PRDATA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \io_apb_PRDATA[16]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    io_apb_PWRITE : in STD_LOGIC;
    io_apb_PENABLE : in STD_LOGIC
  );
end sys_Apb3Periph_0_0_Apb3Wdg;

architecture STRUCTURE of sys_Apb3Periph_0_0_Apb3Wdg is
  signal RLR : STD_LOGIC_VECTOR ( 11 downto 3 );
  signal SR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal WDGTB : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal apb3Router_7_n_13 : STD_LOGIC;
  signal apb3Router_7_n_14 : STD_LOGIC;
  signal apb3Router_7_n_15 : STD_LOGIC;
  signal io_apb_PADDR_1_sn_1 : STD_LOGIC;
  signal io_apb_decoder_io_output_PSEL : STD_LOGIC_VECTOR ( 5 to 5 );
  signal iwdg_n_1 : STD_LOGIC;
  signal iwdg_n_11 : STD_LOGIC;
  signal iwdg_n_12 : STD_LOGIC;
  signal selIndex : STD_LOGIC;
  signal wwdg_n_33 : STD_LOGIC;
  signal wwdg_n_34 : STD_LOGIC;
  signal wwdg_n_35 : STD_LOGIC;
  signal wwdg_n_38 : STD_LOGIC;
  signal wwdg_n_39 : STD_LOGIC;
  signal wwdg_n_40 : STD_LOGIC;
  signal wwdg_n_41 : STD_LOGIC;
  signal wwdg_n_42 : STD_LOGIC;
  signal wwdg_n_43 : STD_LOGIC;
  signal wwdg_n_44 : STD_LOGIC;
begin
  io_apb_PADDR_1_sp_1 <= io_apb_PADDR_1_sn_1;
apb3Router_7: entity work.sys_Apb3Periph_0_0_Apb3Router
     port map (
      Q(11 downto 0) => SR(11 downto 0),
      clk => clk,
      io_apb_PADDR(9 downto 0) => io_apb_PADDR(9 downto 0),
      io_apb_PADDR_0_sp_1 => apb3Router_7_n_13,
      io_apb_PADDR_1_sp_1 => apb3Router_7_n_15,
      io_apb_PADDR_3_sp_1 => apb3Router_7_n_14,
      \io_apb_PRDATA[0]_INST_0_i_5\ => iwdg_n_1,
      \io_apb_PRDATA[11]_INST_0_i_5\(11) => wwdg_n_33,
      \io_apb_PRDATA[11]_INST_0_i_5\(10) => wwdg_n_34,
      \io_apb_PRDATA[11]_INST_0_i_5\(9) => wwdg_n_35,
      \io_apb_PRDATA[11]_INST_0_i_5\(8 downto 7) => WDGTB(1 downto 0),
      \io_apb_PRDATA[11]_INST_0_i_5\(6) => wwdg_n_38,
      \io_apb_PRDATA[11]_INST_0_i_5\(5) => wwdg_n_39,
      \io_apb_PRDATA[11]_INST_0_i_5\(4) => wwdg_n_40,
      \io_apb_PRDATA[11]_INST_0_i_5\(3) => wwdg_n_41,
      \io_apb_PRDATA[11]_INST_0_i_5\(2) => wwdg_n_42,
      \io_apb_PRDATA[11]_INST_0_i_5\(1) => wwdg_n_43,
      \io_apb_PRDATA[11]_INST_0_i_5\(0) => wwdg_n_44,
      \io_apb_PRDATA[11]_INST_0_i_5_0\(8 downto 0) => RLR(11 downto 3),
      \io_apb_PRDATA[1]_INST_0_i_5\ => iwdg_n_11,
      \io_apb_PRDATA[2]_INST_0_i_5\ => iwdg_n_12,
      io_apb_PSEL(0) => io_apb_PSEL(0),
      selIndex => selIndex,
      wdgCtrl_io_apb_PRDATA(11 downto 0) => wdgCtrl_io_apb_PRDATA(11 downto 0)
    );
iwdg: entity work.sys_Apb3Periph_0_0_Apb3Iwdg
     port map (
      Q(8 downto 0) => RLR(11 downto 3),
      \RLR_reg[0]_0\ => iwdg_n_1,
      \RLR_reg[1]_0\ => iwdg_n_11,
      \RLR_reg[2]_0\ => iwdg_n_12,
      clk => clk,
      io_apb_PADDR(4) => io_apb_PADDR(5),
      io_apb_PADDR(3 downto 0) => io_apb_PADDR(3 downto 0),
      io_apb_PADDR_1_sp_1 => io_apb_PADDR_1_sn_1,
      io_apb_PENABLE => io_apb_PENABLE,
      \io_apb_PRDATA[1]_INST_0_i_11\ => apb3Router_7_n_15,
      io_apb_PWDATA(31 downto 0) => io_apb_PWDATA(31 downto 0),
      io_apb_PWRITE => io_apb_PWRITE,
      io_apb_decoder_io_output_PSEL(0) => io_apb_decoder_io_output_PSEL(5),
      reset => reset,
      selIndex => selIndex
    );
wwdg: entity work.sys_Apb3Periph_0_0_Apb3Wwdg
     port map (
      \CFR_reg[11]_0\(11) => wwdg_n_33,
      \CFR_reg[11]_0\(10) => wwdg_n_34,
      \CFR_reg[11]_0\(9) => wwdg_n_35,
      \CFR_reg[11]_0\(8 downto 7) => WDGTB(1 downto 0),
      \CFR_reg[11]_0\(6) => wwdg_n_38,
      \CFR_reg[11]_0\(5) => wwdg_n_39,
      \CFR_reg[11]_0\(4) => wwdg_n_40,
      \CFR_reg[11]_0\(3) => wwdg_n_41,
      \CFR_reg[11]_0\(2) => wwdg_n_42,
      \CFR_reg[11]_0\(1) => wwdg_n_43,
      \CFR_reg[11]_0\(0) => wwdg_n_44,
      Q(11 downto 0) => SR(11 downto 0),
      \SR_reg[12]_0\ => \SR_reg[12]\,
      \SR_reg[13]_0\ => \SR_reg[13]\,
      \SR_reg[14]_0\ => \SR_reg[14]\,
      \SR_reg[15]_0\ => \SR_reg[15]\,
      clk => clk,
      io_apb_PADDR(9 downto 0) => io_apb_PADDR(9 downto 0),
      io_apb_PENABLE => io_apb_PENABLE,
      \io_apb_PRDATA[12]_INST_0_i_2\ => apb3Router_7_n_13,
      \io_apb_PRDATA[12]_INST_0_i_2_0\ => apb3Router_7_n_14,
      \io_apb_PRDATA[16]\ => \io_apb_PRDATA[16]\,
      \io_apb_PRDATA[31]\(0) => Q(0),
      \io_apb_PRDATA[31]_0\ => io_apb_PADDR_1_sn_1,
      io_apb_PSEL(0) => io_apb_PSEL(0),
      io_apb_PWDATA(31 downto 0) => io_apb_PWDATA(31 downto 0),
      io_apb_PWRITE => io_apb_PWRITE,
      io_apb_decoder_io_output_PSEL(0) => io_apb_decoder_io_output_PSEL(5),
      reset => reset,
      selIndex => selIndex,
      \selIndex_reg[0]\ => \selIndex_reg[0]\,
      \selIndex_reg[0]_0\ => \selIndex_reg[0]_0\,
      \selIndex_reg[0]_1\ => \selIndex_reg[0]_1\,
      \selIndex_reg[0]_10\ => \selIndex_reg[0]_10\,
      \selIndex_reg[0]_11\ => \selIndex_reg[0]_11\,
      \selIndex_reg[0]_12\ => \selIndex_reg[0]_12\,
      \selIndex_reg[0]_13\ => \selIndex_reg[0]_13\,
      \selIndex_reg[0]_14\ => \selIndex_reg[0]_14\,
      \selIndex_reg[0]_2\ => \selIndex_reg[0]_2\,
      \selIndex_reg[0]_3\ => \selIndex_reg[0]_3\,
      \selIndex_reg[0]_4\ => \selIndex_reg[0]_4\,
      \selIndex_reg[0]_5\ => \selIndex_reg[0]_5\,
      \selIndex_reg[0]_6\ => \selIndex_reg[0]_6\,
      \selIndex_reg[0]_7\ => \selIndex_reg[0]_7\,
      \selIndex_reg[0]_8\ => \selIndex_reg[0]_8\,
      \selIndex_reg[0]_9\ => \selIndex_reg[0]_9\,
      timCtrl_io_apb_PRDATA(3 downto 0) => timCtrl_io_apb_PRDATA(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_uartCtrlRx is
  port (
    rx_io_read_valid : out STD_LOGIC;
    \CR1_reg[10]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \when_uartCtrlRx_l126__0\ : out STD_LOGIC;
    stateMachine_shifter : out STD_LOGIC_VECTOR ( 8 downto 0 );
    io_gpio_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    clockDivider_tickReg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_stateMachine_state[2]_i_3__2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end sys_Apb3Periph_0_0_uartCtrlRx;

architecture STRUCTURE of sys_Apb3Periph_0_0_uartCtrlRx is
  signal \^cr1_reg[10]\ : STD_LOGIC;
  signal \FSM_sequential_stateMachine_state[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_stateMachine_state[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_stateMachine_state[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_stateMachine_state[2]_i_3__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_stateMachine_state[2]_i_4__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_stateMachine_state[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \bitCounter_value[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \bitCounter_value[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \bitCounter_value[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \bitCounter_value[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \bitCounter_value[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \bitCounter_value_reg_n_0_[0]\ : STD_LOGIC;
  signal \bitCounter_value_reg_n_0_[1]\ : STD_LOGIC;
  signal \bitCounter_value_reg_n_0_[2]\ : STD_LOGIC;
  signal \bitCounter_value_reg_n_0_[3]\ : STD_LOGIC;
  signal \bitTimer_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \bitTimer_counter[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \bitTimer_counter[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \bitTimer_counter[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \bitTimer_counter[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \bitTimer_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \bitTimer_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \bitTimer_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal bitTimer_tick : STD_LOGIC;
  signal \break_counter[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \break_counter[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \break_counter[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \break_counter_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal io_rxd_buffercc_io_dataOut : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sampler_samples_1 : STD_LOGIC;
  signal \sampler_samples_1_i_1__0_n_0\ : STD_LOGIC;
  signal sampler_samples_2 : STD_LOGIC;
  signal \sampler_samples_2_i_1__0_n_0\ : STD_LOGIC;
  signal sampler_tick : STD_LOGIC;
  signal sampler_value : STD_LOGIC;
  signal sampler_value0_n_0 : STD_LOGIC;
  signal \stateMachine_parity_i_1__2_n_0\ : STD_LOGIC;
  signal \stateMachine_parity_i_2__2_n_0\ : STD_LOGIC;
  signal stateMachine_parity_reg_n_0 : STD_LOGIC;
  signal \^statemachine_shifter\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \stateMachine_shifter[0]_i_1_n_0\ : STD_LOGIC;
  signal \stateMachine_shifter[1]_i_1_n_0\ : STD_LOGIC;
  signal \stateMachine_shifter[2]_i_1_n_0\ : STD_LOGIC;
  signal \stateMachine_shifter[3]_i_1_n_0\ : STD_LOGIC;
  signal \stateMachine_shifter[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \stateMachine_shifter[4]_i_1_n_0\ : STD_LOGIC;
  signal \stateMachine_shifter[5]_i_1_n_0\ : STD_LOGIC;
  signal \stateMachine_shifter[6]_i_1_n_0\ : STD_LOGIC;
  signal \stateMachine_shifter[7]_i_1_n_0\ : STD_LOGIC;
  signal \stateMachine_shifter[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \stateMachine_shifter[8]_i_1_n_0\ : STD_LOGIC;
  signal \stateMachine_shifter[8]_i_2_n_0\ : STD_LOGIC;
  signal \stateMachine_shifter[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \stateMachine_state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal stateMachine_validReg : STD_LOGIC;
  signal \stateMachine_validReg_i_2__0_n_0\ : STD_LOGIC;
  signal \stateMachine_validReg_i_3__0_n_0\ : STD_LOGIC;
  signal \when_uartCtrlRx_l106__1\ : STD_LOGIC;
  signal \when_uartCtrlRx_l124__6\ : STD_LOGIC;
  signal \^when_uartctrlrx_l126__0\ : STD_LOGIC;
  signal \when_uartCtrlRx_l138__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_stateMachine_state[0]_i_2__0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \FSM_sequential_stateMachine_state[2]_i_2__1\ : label is "soft_lutpair254";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_stateMachine_state_reg[0]\ : label is "UartCtrlRxState_START:001,UartCtrlRxState_DATA:010,UartCtrlRxState_PARITY:011,UartCtrlRxState_IDLE:000,iSTATE:100";
  attribute FSM_ENCODED_STATES of \FSM_sequential_stateMachine_state_reg[1]\ : label is "UartCtrlRxState_START:001,UartCtrlRxState_DATA:010,UartCtrlRxState_PARITY:011,UartCtrlRxState_IDLE:000,iSTATE:100";
  attribute FSM_ENCODED_STATES of \FSM_sequential_stateMachine_state_reg[2]\ : label is "UartCtrlRxState_START:001,UartCtrlRxState_DATA:010,UartCtrlRxState_PARITY:011,UartCtrlRxState_IDLE:000,iSTATE:100";
  attribute SOFT_HLUTNM of \bitCounter_value[1]_i_1__0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \bitCounter_value[2]_i_1__0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \bitCounter_value[3]_i_3__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \bitCounter_value[3]_i_4__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \bitTimer_counter[2]_i_3__0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \break_counter[0]_i_1__0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \break_counter[1]_i_1__0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \break_counter[2]_i_1__0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \break_counter[3]_i_1__0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \break_counter[5]_i_1__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \break_counter[6]_i_2__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \break_counter[6]_i_3__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \break_counter[6]_i_4__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \sampler_samples_1_i_1__0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \sampler_samples_2_i_1__0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \stateMachine_parity_i_1__2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \stateMachine_parity_i_3__0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \stateMachine_shifter[3]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \stateMachine_shifter[8]_i_2\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \stateMachine_shifter[8]_i_3__0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \stateMachine_validReg_i_2__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \stateMachine_validReg_i_3__0\ : label is "soft_lutpair249";
begin
  \CR1_reg[10]\ <= \^cr1_reg[10]\;
  stateMachine_shifter(8 downto 0) <= \^statemachine_shifter\(8 downto 0);
  \when_uartCtrlRx_l126__0\ <= \^when_uartctrlrx_l126__0\;
\FSM_sequential_stateMachine_state[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF55510000"
    )
        port map (
      I0 => \stateMachine_state__0\(2),
      I1 => \stateMachine_state__0\(1),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \FSM_sequential_stateMachine_state[2]_i_3__2_n_0\,
      I5 => \stateMachine_state__0\(0),
      O => \FSM_sequential_stateMachine_state[0]_i_1__2_n_0\
    );
\FSM_sequential_stateMachine_state[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \^when_uartctrlrx_l126__0\
    );
\FSM_sequential_stateMachine_state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0005FFFF03000000"
    )
        port map (
      I0 => \^when_uartctrlrx_l126__0\,
      I1 => sampler_value,
      I2 => \stateMachine_state__0\(2),
      I3 => \stateMachine_state__0\(0),
      I4 => \FSM_sequential_stateMachine_state[2]_i_3__2_n_0\,
      I5 => \stateMachine_state__0\(1),
      O => \FSM_sequential_stateMachine_state[1]_i_1__2_n_0\
    );
\FSM_sequential_stateMachine_state[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFA0C00000"
    )
        port map (
      I0 => \when_uartCtrlRx_l138__0\,
      I1 => \^when_uartctrlrx_l126__0\,
      I2 => \stateMachine_state__0\(1),
      I3 => \stateMachine_state__0\(0),
      I4 => \FSM_sequential_stateMachine_state[2]_i_3__2_n_0\,
      I5 => \stateMachine_state__0\(2),
      O => \FSM_sequential_stateMachine_state[2]_i_1__2_n_0\
    );
\FSM_sequential_stateMachine_state[2]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sampler_value,
      I1 => stateMachine_parity_reg_n_0,
      O => \when_uartCtrlRx_l138__0\
    );
\FSM_sequential_stateMachine_state[2]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8A80"
    )
        port map (
      I0 => bitTimer_tick,
      I1 => \FSM_sequential_stateMachine_state[2]_i_4__2_n_0\,
      I2 => \stateMachine_state__0\(2),
      I3 => \stateMachine_state__0\(0),
      I4 => \FSM_sequential_stateMachine_state[2]_i_5__0_n_0\,
      O => \FSM_sequential_stateMachine_state[2]_i_3__2_n_0\
    );
\FSM_sequential_stateMachine_state[2]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000009FFFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_stateMachine_state[2]_i_3__2_0\(0),
      I1 => \bitCounter_value_reg_n_0_[0]\,
      I2 => \bitCounter_value_reg_n_0_[3]\,
      I3 => \bitCounter_value_reg_n_0_[2]\,
      I4 => \bitCounter_value_reg_n_0_[1]\,
      I5 => sampler_value,
      O => \FSM_sequential_stateMachine_state[2]_i_4__2_n_0\
    );
\FSM_sequential_stateMachine_state[2]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000800"
    )
        port map (
      I0 => bitTimer_tick,
      I1 => \when_uartCtrlRx_l124__6\,
      I2 => \stateMachine_state__0\(0),
      I3 => \stateMachine_state__0\(1),
      I4 => \stateMachine_state__0\(2),
      I5 => \bitTimer_counter[2]_i_2__0_n_0\,
      O => \FSM_sequential_stateMachine_state[2]_i_5__0_n_0\
    );
\FSM_sequential_stateMachine_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FSM_sequential_stateMachine_state[0]_i_1__2_n_0\,
      Q => \stateMachine_state__0\(0)
    );
\FSM_sequential_stateMachine_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FSM_sequential_stateMachine_state[1]_i_1__2_n_0\,
      Q => \stateMachine_state__0\(1)
    );
\FSM_sequential_stateMachine_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FSM_sequential_stateMachine_state[2]_i_1__2_n_0\,
      Q => \stateMachine_state__0\(2)
    );
\SR[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000080AA80AA00"
    )
        port map (
      I0 => bitTimer_tick,
      I1 => \stateMachine_state__0\(0),
      I2 => \stateMachine_state__0\(1),
      I3 => \stateMachine_state__0\(2),
      I4 => stateMachine_parity_reg_n_0,
      I5 => sampler_value,
      O => D(0)
    );
\bitCounter_value[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitCounter_value_reg_n_0_[0]\,
      O => \bitCounter_value[0]_i_1__0_n_0\
    );
\bitCounter_value[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bitCounter_value_reg_n_0_[0]\,
      I1 => \bitCounter_value_reg_n_0_[1]\,
      O => \bitCounter_value[1]_i_1__0_n_0\
    );
\bitCounter_value[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \bitCounter_value_reg_n_0_[2]\,
      I1 => \bitCounter_value_reg_n_0_[0]\,
      I2 => \bitCounter_value_reg_n_0_[1]\,
      O => \bitCounter_value[2]_i_1__0_n_0\
    );
\bitCounter_value[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54500000"
    )
        port map (
      I0 => \stateMachine_state__0\(2),
      I1 => \stateMachine_state__0\(1),
      I2 => \stateMachine_state__0\(0),
      I3 => \when_uartCtrlRx_l124__6\,
      I4 => bitTimer_tick,
      O => \bitCounter_value[3]_i_1__0_n_0\
    );
\bitCounter_value[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => sampler_tick,
      I1 => \bitTimer_counter_reg_n_0_[2]\,
      I2 => \bitTimer_counter_reg_n_0_[1]\,
      I3 => \bitTimer_counter_reg_n_0_[0]\,
      O => bitTimer_tick
    );
\bitCounter_value[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \bitCounter_value_reg_n_0_[1]\,
      I1 => \bitCounter_value_reg_n_0_[0]\,
      I2 => \bitCounter_value_reg_n_0_[2]\,
      I3 => \bitCounter_value_reg_n_0_[3]\,
      O => \bitCounter_value[3]_i_3__0_n_0\
    );
\bitCounter_value[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400200"
    )
        port map (
      I0 => \bitCounter_value_reg_n_0_[3]\,
      I1 => \bitCounter_value_reg_n_0_[2]\,
      I2 => \bitCounter_value_reg_n_0_[1]\,
      I3 => Q(2),
      I4 => \bitCounter_value_reg_n_0_[0]\,
      O => \when_uartCtrlRx_l124__6\
    );
\bitCounter_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => bitTimer_tick,
      D => \bitCounter_value[0]_i_1__0_n_0\,
      Q => \bitCounter_value_reg_n_0_[0]\,
      R => \bitCounter_value[3]_i_1__0_n_0\
    );
\bitCounter_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => bitTimer_tick,
      D => \bitCounter_value[1]_i_1__0_n_0\,
      Q => \bitCounter_value_reg_n_0_[1]\,
      R => \bitCounter_value[3]_i_1__0_n_0\
    );
\bitCounter_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => bitTimer_tick,
      D => \bitCounter_value[2]_i_1__0_n_0\,
      Q => \bitCounter_value_reg_n_0_[2]\,
      R => \bitCounter_value[3]_i_1__0_n_0\
    );
\bitCounter_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => bitTimer_tick,
      D => \bitCounter_value[3]_i_3__0_n_0\,
      Q => \bitCounter_value_reg_n_0_[3]\,
      R => \bitCounter_value[3]_i_1__0_n_0\
    );
\bitTimer_counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FFFE0"
    )
        port map (
      I0 => \bitTimer_counter_reg_n_0_[2]\,
      I1 => \bitTimer_counter_reg_n_0_[1]\,
      I2 => sampler_tick,
      I3 => \bitTimer_counter[2]_i_2__0_n_0\,
      I4 => \bitTimer_counter_reg_n_0_[0]\,
      O => \bitTimer_counter[0]_i_1_n_0\
    );
\bitTimer_counter[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F111110000E000"
    )
        port map (
      I0 => sampler_tick,
      I1 => \bitTimer_counter[2]_i_2__0_n_0\,
      I2 => \bitTimer_counter[2]_i_3__0_n_0\,
      I3 => \bitTimer_counter_reg_n_0_[2]\,
      I4 => \bitTimer_counter_reg_n_0_[0]\,
      I5 => \bitTimer_counter_reg_n_0_[1]\,
      O => \bitTimer_counter[1]_i_1__0_n_0\
    );
\bitTimer_counter[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F1F111000000E0"
    )
        port map (
      I0 => sampler_tick,
      I1 => \bitTimer_counter[2]_i_2__0_n_0\,
      I2 => \bitTimer_counter[2]_i_3__0_n_0\,
      I3 => \bitTimer_counter_reg_n_0_[0]\,
      I4 => \bitTimer_counter_reg_n_0_[1]\,
      I5 => \bitTimer_counter_reg_n_0_[2]\,
      O => \bitTimer_counter[2]_i_1__0_n_0\
    );
\bitTimer_counter[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \when_uartCtrlRx_l106__1\,
      I1 => \stateMachine_state__0\(0),
      I2 => \stateMachine_state__0\(1),
      I3 => \stateMachine_state__0\(2),
      O => \bitTimer_counter[2]_i_2__0_n_0\
    );
\bitTimer_counter[2]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \when_uartCtrlRx_l106__1\,
      I1 => \stateMachine_state__0\(2),
      I2 => \stateMachine_state__0\(1),
      I3 => \stateMachine_state__0\(0),
      O => \bitTimer_counter[2]_i_3__0_n_0\
    );
\bitTimer_counter[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444404"
    )
        port map (
      I0 => sampler_value,
      I1 => sampler_tick,
      I2 => \break_counter_reg__0\(6),
      I3 => \break_counter_reg__0\(5),
      I4 => \break_counter_reg__0\(2),
      I5 => \break_counter[6]_i_3__0_n_0\,
      O => \when_uartCtrlRx_l106__1\
    );
\bitTimer_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \bitTimer_counter[0]_i_1_n_0\,
      Q => \bitTimer_counter_reg_n_0_[0]\,
      R => '0'
    );
\bitTimer_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \bitTimer_counter[1]_i_1__0_n_0\,
      Q => \bitTimer_counter_reg_n_0_[1]\,
      R => '0'
    );
\bitTimer_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \bitTimer_counter[2]_i_1__0_n_0\,
      Q => \bitTimer_counter_reg_n_0_[2]\,
      R => '0'
    );
\break_counter[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sampler_value,
      I1 => \break_counter_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\break_counter[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \break_counter_reg__0\(0),
      I1 => \break_counter_reg__0\(1),
      I2 => sampler_value,
      O => \p_0_in__0\(1)
    );
\break_counter[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \break_counter_reg__0\(1),
      I1 => \break_counter_reg__0\(0),
      I2 => \break_counter_reg__0\(2),
      I3 => sampler_value,
      O => \p_0_in__0\(2)
    );
\break_counter[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => \break_counter_reg__0\(2),
      I1 => \break_counter_reg__0\(0),
      I2 => \break_counter_reg__0\(1),
      I3 => \break_counter_reg__0\(3),
      I4 => sampler_value,
      O => \p_0_in__0\(3)
    );
\break_counter[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => \break_counter_reg__0\(3),
      I1 => \break_counter_reg__0\(1),
      I2 => \break_counter_reg__0\(0),
      I3 => \break_counter_reg__0\(2),
      I4 => \break_counter_reg__0\(4),
      I5 => sampler_value,
      O => \p_0_in__0\(4)
    );
\break_counter[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \break_counter[6]_i_4__0_n_0\,
      I1 => \break_counter_reg__0\(5),
      I2 => sampler_value,
      O => \p_0_in__0\(5)
    );
\break_counter[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFF0000"
    )
        port map (
      I0 => \break_counter[6]_i_3__0_n_0\,
      I1 => \break_counter_reg__0\(2),
      I2 => \break_counter_reg__0\(5),
      I3 => \break_counter_reg__0\(6),
      I4 => clockDivider_tickReg,
      I5 => sampler_value,
      O => \break_counter[6]_i_1__0_n_0\
    );
\break_counter[6]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \break_counter_reg__0\(5),
      I1 => \break_counter[6]_i_4__0_n_0\,
      I2 => \break_counter_reg__0\(6),
      I3 => sampler_value,
      O => \p_0_in__0\(6)
    );
\break_counter[6]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \break_counter_reg__0\(4),
      I1 => \break_counter_reg__0\(1),
      I2 => \break_counter_reg__0\(0),
      I3 => \break_counter_reg__0\(3),
      O => \break_counter[6]_i_3__0_n_0\
    );
\break_counter[6]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \break_counter_reg__0\(4),
      I1 => \break_counter_reg__0\(2),
      I2 => \break_counter_reg__0\(0),
      I3 => \break_counter_reg__0\(1),
      I4 => \break_counter_reg__0\(3),
      O => \break_counter[6]_i_4__0_n_0\
    );
\break_counter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \break_counter[6]_i_1__0_n_0\,
      CLR => reset,
      D => \p_0_in__0\(0),
      Q => \break_counter_reg__0\(0)
    );
\break_counter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \break_counter[6]_i_1__0_n_0\,
      CLR => reset,
      D => \p_0_in__0\(1),
      Q => \break_counter_reg__0\(1)
    );
\break_counter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \break_counter[6]_i_1__0_n_0\,
      CLR => reset,
      D => \p_0_in__0\(2),
      Q => \break_counter_reg__0\(2)
    );
\break_counter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \break_counter[6]_i_1__0_n_0\,
      CLR => reset,
      D => \p_0_in__0\(3),
      Q => \break_counter_reg__0\(3)
    );
\break_counter_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \break_counter[6]_i_1__0_n_0\,
      CLR => reset,
      D => \p_0_in__0\(4),
      Q => \break_counter_reg__0\(4)
    );
\break_counter_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \break_counter[6]_i_1__0_n_0\,
      CLR => reset,
      D => \p_0_in__0\(5),
      Q => \break_counter_reg__0\(5)
    );
\break_counter_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \break_counter[6]_i_1__0_n_0\,
      CLR => reset,
      D => \p_0_in__0\(6),
      Q => \break_counter_reg__0\(6)
    );
io_rxd_buffercc: entity work.sys_Apb3Periph_0_0_BufferCC_2
     port map (
      clk => clk,
      io_dataIn => io_gpio_read(0),
      io_dataOut => io_rxd_buffercc_io_dataOut,
      reset => reset
    );
\sampler_samples_1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => io_rxd_buffercc_io_dataOut,
      I1 => clockDivider_tickReg,
      I2 => sampler_samples_1,
      O => \sampler_samples_1_i_1__0_n_0\
    );
sampler_samples_1_reg: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \sampler_samples_1_i_1__0_n_0\,
      PRE => reset,
      Q => sampler_samples_1
    );
\sampler_samples_2_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sampler_samples_1,
      I1 => clockDivider_tickReg,
      I2 => sampler_samples_2,
      O => \sampler_samples_2_i_1__0_n_0\
    );
sampler_samples_2_reg: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \sampler_samples_2_i_1__0_n_0\,
      PRE => reset,
      Q => sampler_samples_2
    );
sampler_tick_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => clockDivider_tickReg,
      Q => sampler_tick
    );
sampler_value0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => io_rxd_buffercc_io_dataOut,
      I1 => sampler_samples_2,
      I2 => sampler_samples_1,
      O => sampler_value0_n_0
    );
sampler_value_reg: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => sampler_value0_n_0,
      PRE => reset,
      Q => sampler_value
    );
\stateMachine_parity_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \stateMachine_parity_i_2__2_n_0\,
      I1 => bitTimer_tick,
      I2 => stateMachine_parity_reg_n_0,
      O => \stateMachine_parity_i_1__2_n_0\
    );
\stateMachine_parity_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFB0000FFFF"
    )
        port map (
      I0 => \^cr1_reg[10]\,
      I1 => \stateMachine_state__0\(0),
      I2 => \stateMachine_state__0\(1),
      I3 => \stateMachine_state__0\(2),
      I4 => \when_uartCtrlRx_l138__0\,
      I5 => bitTimer_tick,
      O => \stateMachine_parity_i_2__2_n_0\
    );
\stateMachine_parity_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \^cr1_reg[10]\
    );
stateMachine_parity_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stateMachine_parity_i_1__2_n_0\,
      Q => stateMachine_parity_reg_n_0,
      R => '0'
    );
\stateMachine_shifter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => sampler_value,
      I1 => \stateMachine_shifter[3]_i_2__0_n_0\,
      I2 => \bitCounter_value_reg_n_0_[1]\,
      I3 => \bitCounter_value_reg_n_0_[0]\,
      I4 => \^statemachine_shifter\(0),
      O => \stateMachine_shifter[0]_i_1_n_0\
    );
\stateMachine_shifter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => sampler_value,
      I1 => \bitCounter_value_reg_n_0_[1]\,
      I2 => \bitCounter_value_reg_n_0_[0]\,
      I3 => \stateMachine_shifter[3]_i_2__0_n_0\,
      I4 => \^statemachine_shifter\(1),
      O => \stateMachine_shifter[1]_i_1_n_0\
    );
\stateMachine_shifter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => sampler_value,
      I1 => \bitCounter_value_reg_n_0_[0]\,
      I2 => \bitCounter_value_reg_n_0_[1]\,
      I3 => \stateMachine_shifter[3]_i_2__0_n_0\,
      I4 => \^statemachine_shifter\(2),
      O => \stateMachine_shifter[2]_i_1_n_0\
    );
\stateMachine_shifter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => sampler_value,
      I1 => \stateMachine_shifter[3]_i_2__0_n_0\,
      I2 => \bitCounter_value_reg_n_0_[0]\,
      I3 => \bitCounter_value_reg_n_0_[1]\,
      I4 => \^statemachine_shifter\(3),
      O => \stateMachine_shifter[3]_i_1_n_0\
    );
\stateMachine_shifter[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => bitTimer_tick,
      I1 => \stateMachine_state__0\(2),
      I2 => \stateMachine_state__0\(1),
      I3 => \stateMachine_state__0\(0),
      I4 => \bitCounter_value_reg_n_0_[3]\,
      I5 => \bitCounter_value_reg_n_0_[2]\,
      O => \stateMachine_shifter[3]_i_2__0_n_0\
    );
\stateMachine_shifter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => sampler_value,
      I1 => \stateMachine_shifter[7]_i_2__0_n_0\,
      I2 => \bitCounter_value_reg_n_0_[1]\,
      I3 => \bitCounter_value_reg_n_0_[0]\,
      I4 => \^statemachine_shifter\(4),
      O => \stateMachine_shifter[4]_i_1_n_0\
    );
\stateMachine_shifter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => sampler_value,
      I1 => \bitCounter_value_reg_n_0_[1]\,
      I2 => \bitCounter_value_reg_n_0_[0]\,
      I3 => \stateMachine_shifter[7]_i_2__0_n_0\,
      I4 => \^statemachine_shifter\(5),
      O => \stateMachine_shifter[5]_i_1_n_0\
    );
\stateMachine_shifter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => sampler_value,
      I1 => \bitCounter_value_reg_n_0_[0]\,
      I2 => \bitCounter_value_reg_n_0_[1]\,
      I3 => \stateMachine_shifter[7]_i_2__0_n_0\,
      I4 => \^statemachine_shifter\(6),
      O => \stateMachine_shifter[6]_i_1_n_0\
    );
\stateMachine_shifter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => sampler_value,
      I1 => \stateMachine_shifter[7]_i_2__0_n_0\,
      I2 => \bitCounter_value_reg_n_0_[0]\,
      I3 => \bitCounter_value_reg_n_0_[1]\,
      I4 => \^statemachine_shifter\(7),
      O => \stateMachine_shifter[7]_i_1_n_0\
    );
\stateMachine_shifter[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => bitTimer_tick,
      I1 => \stateMachine_state__0\(2),
      I2 => \stateMachine_state__0\(1),
      I3 => \stateMachine_state__0\(0),
      I4 => \bitCounter_value_reg_n_0_[2]\,
      I5 => \bitCounter_value_reg_n_0_[3]\,
      O => \stateMachine_shifter[7]_i_2__0_n_0\
    );
\stateMachine_shifter[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => sampler_value,
      I1 => \stateMachine_shifter[8]_i_2_n_0\,
      I2 => \bitCounter_value_reg_n_0_[3]\,
      I3 => \bitCounter_value_reg_n_0_[2]\,
      I4 => \stateMachine_shifter[8]_i_3__0_n_0\,
      I5 => \^statemachine_shifter\(8),
      O => \stateMachine_shifter[8]_i_1_n_0\
    );
\stateMachine_shifter[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \bitCounter_value_reg_n_0_[0]\,
      I1 => \bitCounter_value_reg_n_0_[1]\,
      O => \stateMachine_shifter[8]_i_2_n_0\
    );
\stateMachine_shifter[8]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \stateMachine_state__0\(0),
      I1 => \stateMachine_state__0\(1),
      I2 => \stateMachine_state__0\(2),
      I3 => bitTimer_tick,
      O => \stateMachine_shifter[8]_i_3__0_n_0\
    );
\stateMachine_shifter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stateMachine_shifter[0]_i_1_n_0\,
      Q => \^statemachine_shifter\(0),
      R => '0'
    );
\stateMachine_shifter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stateMachine_shifter[1]_i_1_n_0\,
      Q => \^statemachine_shifter\(1),
      R => '0'
    );
\stateMachine_shifter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stateMachine_shifter[2]_i_1_n_0\,
      Q => \^statemachine_shifter\(2),
      R => '0'
    );
\stateMachine_shifter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stateMachine_shifter[3]_i_1_n_0\,
      Q => \^statemachine_shifter\(3),
      R => '0'
    );
\stateMachine_shifter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stateMachine_shifter[4]_i_1_n_0\,
      Q => \^statemachine_shifter\(4),
      R => '0'
    );
\stateMachine_shifter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stateMachine_shifter[5]_i_1_n_0\,
      Q => \^statemachine_shifter\(5),
      R => '0'
    );
\stateMachine_shifter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stateMachine_shifter[6]_i_1_n_0\,
      Q => \^statemachine_shifter\(6),
      R => '0'
    );
\stateMachine_shifter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stateMachine_shifter[7]_i_1_n_0\,
      Q => \^statemachine_shifter\(7),
      R => '0'
    );
\stateMachine_shifter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stateMachine_shifter[8]_i_1_n_0\,
      Q => \^statemachine_shifter\(8),
      R => '0'
    );
\stateMachine_validReg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0A0A0E0A0"
    )
        port map (
      I0 => \stateMachine_validReg_i_2__0_n_0\,
      I1 => \stateMachine_validReg_i_3__0_n_0\,
      I2 => bitTimer_tick,
      I3 => \when_uartCtrlRx_l124__6\,
      I4 => Q(0),
      I5 => Q(1),
      O => stateMachine_validReg
    );
\stateMachine_validReg_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000008"
    )
        port map (
      I0 => \stateMachine_state__0\(0),
      I1 => \stateMachine_state__0\(1),
      I2 => \stateMachine_state__0\(2),
      I3 => stateMachine_parity_reg_n_0,
      I4 => sampler_value,
      O => \stateMachine_validReg_i_2__0_n_0\
    );
\stateMachine_validReg_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \stateMachine_state__0\(2),
      I1 => \stateMachine_state__0\(1),
      I2 => \stateMachine_state__0\(0),
      O => \stateMachine_validReg_i_3__0_n_0\
    );
stateMachine_validReg_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => stateMachine_validReg,
      Q => rx_io_read_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_uartCtrlRx_3 is
  port (
    rx_io_read_valid : out STD_LOGIC;
    \CR1_reg[10]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \when_uartCtrlRx_l126__0\ : out STD_LOGIC;
    stateMachine_shifter : out STD_LOGIC_VECTOR ( 8 downto 0 );
    io_gpio_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    clockDivider_tickReg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_stateMachine_state[2]_i_3__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_Apb3Periph_0_0_uartCtrlRx_3 : entity is "uartCtrlRx";
end sys_Apb3Periph_0_0_uartCtrlRx_3;

architecture STRUCTURE of sys_Apb3Periph_0_0_uartCtrlRx_3 is
  signal \^cr1_reg[10]\ : STD_LOGIC;
  signal \FSM_sequential_stateMachine_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_stateMachine_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_stateMachine_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_stateMachine_state[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_stateMachine_state[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_stateMachine_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \bitCounter_value[0]_i_1_n_0\ : STD_LOGIC;
  signal \bitCounter_value[1]_i_1_n_0\ : STD_LOGIC;
  signal \bitCounter_value[2]_i_1_n_0\ : STD_LOGIC;
  signal \bitCounter_value[3]_i_1_n_0\ : STD_LOGIC;
  signal \bitCounter_value[3]_i_3_n_0\ : STD_LOGIC;
  signal \bitCounter_value_reg_n_0_[0]\ : STD_LOGIC;
  signal \bitCounter_value_reg_n_0_[1]\ : STD_LOGIC;
  signal \bitCounter_value_reg_n_0_[2]\ : STD_LOGIC;
  signal \bitCounter_value_reg_n_0_[3]\ : STD_LOGIC;
  signal \bitTimer_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \bitTimer_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \bitTimer_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \bitTimer_counter[2]_i_2_n_0\ : STD_LOGIC;
  signal \bitTimer_counter[2]_i_3_n_0\ : STD_LOGIC;
  signal \bitTimer_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \bitTimer_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \bitTimer_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal bitTimer_tick : STD_LOGIC;
  signal \break_counter[6]_i_1_n_0\ : STD_LOGIC;
  signal \break_counter[6]_i_3_n_0\ : STD_LOGIC;
  signal \break_counter[6]_i_4_n_0\ : STD_LOGIC;
  signal \break_counter_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal io_rxd_buffercc_io_dataOut : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sampler_samples_1 : STD_LOGIC;
  signal sampler_samples_1_i_1_n_0 : STD_LOGIC;
  signal sampler_samples_2 : STD_LOGIC;
  signal sampler_samples_2_i_1_n_0 : STD_LOGIC;
  signal sampler_tick : STD_LOGIC;
  signal sampler_value : STD_LOGIC;
  signal sampler_value0_n_0 : STD_LOGIC;
  signal \stateMachine_parity_i_1__0_n_0\ : STD_LOGIC;
  signal \stateMachine_parity_i_2__0_n_0\ : STD_LOGIC;
  signal stateMachine_parity_reg_n_0 : STD_LOGIC;
  signal \^statemachine_shifter\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \stateMachine_shifter[0]_i_1_n_0\ : STD_LOGIC;
  signal \stateMachine_shifter[1]_i_1_n_0\ : STD_LOGIC;
  signal \stateMachine_shifter[2]_i_1_n_0\ : STD_LOGIC;
  signal \stateMachine_shifter[3]_i_1_n_0\ : STD_LOGIC;
  signal \stateMachine_shifter[3]_i_2_n_0\ : STD_LOGIC;
  signal \stateMachine_shifter[4]_i_1_n_0\ : STD_LOGIC;
  signal \stateMachine_shifter[5]_i_1_n_0\ : STD_LOGIC;
  signal \stateMachine_shifter[6]_i_1_n_0\ : STD_LOGIC;
  signal \stateMachine_shifter[7]_i_1_n_0\ : STD_LOGIC;
  signal \stateMachine_shifter[7]_i_2_n_0\ : STD_LOGIC;
  signal \stateMachine_shifter[8]_i_1_n_0\ : STD_LOGIC;
  signal \stateMachine_shifter[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \stateMachine_shifter[8]_i_3_n_0\ : STD_LOGIC;
  signal \stateMachine_state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal stateMachine_validReg : STD_LOGIC;
  signal stateMachine_validReg_i_2_n_0 : STD_LOGIC;
  signal stateMachine_validReg_i_3_n_0 : STD_LOGIC;
  signal \when_uartCtrlRx_l106__1\ : STD_LOGIC;
  signal \when_uartCtrlRx_l124__6\ : STD_LOGIC;
  signal \^when_uartctrlrx_l126__0\ : STD_LOGIC;
  signal \when_uartCtrlRx_l138__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_stateMachine_state[0]_i_2\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \FSM_sequential_stateMachine_state[2]_i_2\ : label is "soft_lutpair221";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_stateMachine_state_reg[0]\ : label is "UartCtrlRxState_START:001,UartCtrlRxState_DATA:010,UartCtrlRxState_PARITY:011,UartCtrlRxState_IDLE:000,iSTATE:100";
  attribute FSM_ENCODED_STATES of \FSM_sequential_stateMachine_state_reg[1]\ : label is "UartCtrlRxState_START:001,UartCtrlRxState_DATA:010,UartCtrlRxState_PARITY:011,UartCtrlRxState_IDLE:000,iSTATE:100";
  attribute FSM_ENCODED_STATES of \FSM_sequential_stateMachine_state_reg[2]\ : label is "UartCtrlRxState_START:001,UartCtrlRxState_DATA:010,UartCtrlRxState_PARITY:011,UartCtrlRxState_IDLE:000,iSTATE:100";
  attribute SOFT_HLUTNM of \bitCounter_value[1]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \bitCounter_value[2]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \bitCounter_value[3]_i_3\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \bitCounter_value[3]_i_4\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \bitTimer_counter[2]_i_3\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \break_counter[0]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \break_counter[1]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \break_counter[2]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \break_counter[3]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \break_counter[5]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \break_counter[6]_i_2\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \break_counter[6]_i_3\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \break_counter[6]_i_4\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of sampler_samples_1_i_1 : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of sampler_samples_2_i_1 : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \stateMachine_parity_i_1__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of stateMachine_parity_i_3 : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \stateMachine_shifter[3]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \stateMachine_shifter[8]_i_2__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \stateMachine_shifter[8]_i_3\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of stateMachine_validReg_i_2 : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of stateMachine_validReg_i_3 : label is "soft_lutpair216";
begin
  \CR1_reg[10]\ <= \^cr1_reg[10]\;
  stateMachine_shifter(8 downto 0) <= \^statemachine_shifter\(8 downto 0);
  \when_uartCtrlRx_l126__0\ <= \^when_uartctrlrx_l126__0\;
\FSM_sequential_stateMachine_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF55510000"
    )
        port map (
      I0 => \stateMachine_state__0\(2),
      I1 => \stateMachine_state__0\(1),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \FSM_sequential_stateMachine_state[2]_i_3__1_n_0\,
      I5 => \stateMachine_state__0\(0),
      O => \FSM_sequential_stateMachine_state[0]_i_1__0_n_0\
    );
\FSM_sequential_stateMachine_state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \^when_uartctrlrx_l126__0\
    );
\FSM_sequential_stateMachine_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0005FFFF03000000"
    )
        port map (
      I0 => \^when_uartctrlrx_l126__0\,
      I1 => sampler_value,
      I2 => \stateMachine_state__0\(2),
      I3 => \stateMachine_state__0\(0),
      I4 => \FSM_sequential_stateMachine_state[2]_i_3__1_n_0\,
      I5 => \stateMachine_state__0\(1),
      O => \FSM_sequential_stateMachine_state[1]_i_1__0_n_0\
    );
\FSM_sequential_stateMachine_state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFA0C00000"
    )
        port map (
      I0 => \when_uartCtrlRx_l138__0\,
      I1 => \^when_uartctrlrx_l126__0\,
      I2 => \stateMachine_state__0\(1),
      I3 => \stateMachine_state__0\(0),
      I4 => \FSM_sequential_stateMachine_state[2]_i_3__1_n_0\,
      I5 => \stateMachine_state__0\(2),
      O => \FSM_sequential_stateMachine_state[2]_i_1__0_n_0\
    );
\FSM_sequential_stateMachine_state[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sampler_value,
      I1 => stateMachine_parity_reg_n_0,
      O => \when_uartCtrlRx_l138__0\
    );
\FSM_sequential_stateMachine_state[2]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8A80"
    )
        port map (
      I0 => bitTimer_tick,
      I1 => \FSM_sequential_stateMachine_state[2]_i_4__0_n_0\,
      I2 => \stateMachine_state__0\(2),
      I3 => \stateMachine_state__0\(0),
      I4 => \FSM_sequential_stateMachine_state[2]_i_5_n_0\,
      O => \FSM_sequential_stateMachine_state[2]_i_3__1_n_0\
    );
\FSM_sequential_stateMachine_state[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000009FFFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_stateMachine_state[2]_i_3__1_0\(0),
      I1 => \bitCounter_value_reg_n_0_[0]\,
      I2 => \bitCounter_value_reg_n_0_[3]\,
      I3 => \bitCounter_value_reg_n_0_[2]\,
      I4 => \bitCounter_value_reg_n_0_[1]\,
      I5 => sampler_value,
      O => \FSM_sequential_stateMachine_state[2]_i_4__0_n_0\
    );
\FSM_sequential_stateMachine_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000800"
    )
        port map (
      I0 => bitTimer_tick,
      I1 => \when_uartCtrlRx_l124__6\,
      I2 => \stateMachine_state__0\(0),
      I3 => \stateMachine_state__0\(1),
      I4 => \stateMachine_state__0\(2),
      I5 => \bitTimer_counter[2]_i_2_n_0\,
      O => \FSM_sequential_stateMachine_state[2]_i_5_n_0\
    );
\FSM_sequential_stateMachine_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FSM_sequential_stateMachine_state[0]_i_1__0_n_0\,
      Q => \stateMachine_state__0\(0)
    );
\FSM_sequential_stateMachine_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FSM_sequential_stateMachine_state[1]_i_1__0_n_0\,
      Q => \stateMachine_state__0\(1)
    );
\FSM_sequential_stateMachine_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \FSM_sequential_stateMachine_state[2]_i_1__0_n_0\,
      Q => \stateMachine_state__0\(2)
    );
\SR[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000080AA80AA00"
    )
        port map (
      I0 => bitTimer_tick,
      I1 => \stateMachine_state__0\(0),
      I2 => \stateMachine_state__0\(1),
      I3 => \stateMachine_state__0\(2),
      I4 => stateMachine_parity_reg_n_0,
      I5 => sampler_value,
      O => D(0)
    );
\bitCounter_value[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bitCounter_value_reg_n_0_[0]\,
      O => \bitCounter_value[0]_i_1_n_0\
    );
\bitCounter_value[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bitCounter_value_reg_n_0_[0]\,
      I1 => \bitCounter_value_reg_n_0_[1]\,
      O => \bitCounter_value[1]_i_1_n_0\
    );
\bitCounter_value[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \bitCounter_value_reg_n_0_[2]\,
      I1 => \bitCounter_value_reg_n_0_[0]\,
      I2 => \bitCounter_value_reg_n_0_[1]\,
      O => \bitCounter_value[2]_i_1_n_0\
    );
\bitCounter_value[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54500000"
    )
        port map (
      I0 => \stateMachine_state__0\(2),
      I1 => \stateMachine_state__0\(1),
      I2 => \stateMachine_state__0\(0),
      I3 => \when_uartCtrlRx_l124__6\,
      I4 => bitTimer_tick,
      O => \bitCounter_value[3]_i_1_n_0\
    );
\bitCounter_value[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => sampler_tick,
      I1 => \bitTimer_counter_reg_n_0_[2]\,
      I2 => \bitTimer_counter_reg_n_0_[1]\,
      I3 => \bitTimer_counter_reg_n_0_[0]\,
      O => bitTimer_tick
    );
\bitCounter_value[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \bitCounter_value_reg_n_0_[1]\,
      I1 => \bitCounter_value_reg_n_0_[0]\,
      I2 => \bitCounter_value_reg_n_0_[2]\,
      I3 => \bitCounter_value_reg_n_0_[3]\,
      O => \bitCounter_value[3]_i_3_n_0\
    );
\bitCounter_value[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400200"
    )
        port map (
      I0 => \bitCounter_value_reg_n_0_[3]\,
      I1 => \bitCounter_value_reg_n_0_[2]\,
      I2 => \bitCounter_value_reg_n_0_[1]\,
      I3 => Q(2),
      I4 => \bitCounter_value_reg_n_0_[0]\,
      O => \when_uartCtrlRx_l124__6\
    );
\bitCounter_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => bitTimer_tick,
      D => \bitCounter_value[0]_i_1_n_0\,
      Q => \bitCounter_value_reg_n_0_[0]\,
      R => \bitCounter_value[3]_i_1_n_0\
    );
\bitCounter_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => bitTimer_tick,
      D => \bitCounter_value[1]_i_1_n_0\,
      Q => \bitCounter_value_reg_n_0_[1]\,
      R => \bitCounter_value[3]_i_1_n_0\
    );
\bitCounter_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => bitTimer_tick,
      D => \bitCounter_value[2]_i_1_n_0\,
      Q => \bitCounter_value_reg_n_0_[2]\,
      R => \bitCounter_value[3]_i_1_n_0\
    );
\bitCounter_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => bitTimer_tick,
      D => \bitCounter_value[3]_i_3_n_0\,
      Q => \bitCounter_value_reg_n_0_[3]\,
      R => \bitCounter_value[3]_i_1_n_0\
    );
\bitTimer_counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FFFE0"
    )
        port map (
      I0 => \bitTimer_counter_reg_n_0_[2]\,
      I1 => \bitTimer_counter_reg_n_0_[1]\,
      I2 => sampler_tick,
      I3 => \bitTimer_counter[2]_i_2_n_0\,
      I4 => \bitTimer_counter_reg_n_0_[0]\,
      O => \bitTimer_counter[0]_i_1_n_0\
    );
\bitTimer_counter[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F111110000E000"
    )
        port map (
      I0 => sampler_tick,
      I1 => \bitTimer_counter[2]_i_2_n_0\,
      I2 => \bitTimer_counter[2]_i_3_n_0\,
      I3 => \bitTimer_counter_reg_n_0_[2]\,
      I4 => \bitTimer_counter_reg_n_0_[0]\,
      I5 => \bitTimer_counter_reg_n_0_[1]\,
      O => \bitTimer_counter[1]_i_1_n_0\
    );
\bitTimer_counter[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F1F111000000E0"
    )
        port map (
      I0 => sampler_tick,
      I1 => \bitTimer_counter[2]_i_2_n_0\,
      I2 => \bitTimer_counter[2]_i_3_n_0\,
      I3 => \bitTimer_counter_reg_n_0_[0]\,
      I4 => \bitTimer_counter_reg_n_0_[1]\,
      I5 => \bitTimer_counter_reg_n_0_[2]\,
      O => \bitTimer_counter[2]_i_1_n_0\
    );
\bitTimer_counter[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \when_uartCtrlRx_l106__1\,
      I1 => \stateMachine_state__0\(0),
      I2 => \stateMachine_state__0\(1),
      I3 => \stateMachine_state__0\(2),
      O => \bitTimer_counter[2]_i_2_n_0\
    );
\bitTimer_counter[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \when_uartCtrlRx_l106__1\,
      I1 => \stateMachine_state__0\(2),
      I2 => \stateMachine_state__0\(1),
      I3 => \stateMachine_state__0\(0),
      O => \bitTimer_counter[2]_i_3_n_0\
    );
\bitTimer_counter[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444404"
    )
        port map (
      I0 => sampler_value,
      I1 => sampler_tick,
      I2 => \break_counter_reg__0\(6),
      I3 => \break_counter_reg__0\(5),
      I4 => \break_counter_reg__0\(2),
      I5 => \break_counter[6]_i_3_n_0\,
      O => \when_uartCtrlRx_l106__1\
    );
\bitTimer_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \bitTimer_counter[0]_i_1_n_0\,
      Q => \bitTimer_counter_reg_n_0_[0]\,
      R => '0'
    );
\bitTimer_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \bitTimer_counter[1]_i_1_n_0\,
      Q => \bitTimer_counter_reg_n_0_[1]\,
      R => '0'
    );
\bitTimer_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \bitTimer_counter[2]_i_1_n_0\,
      Q => \bitTimer_counter_reg_n_0_[2]\,
      R => '0'
    );
\break_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sampler_value,
      I1 => \break_counter_reg__0\(0),
      O => p_0_in(0)
    );
\break_counter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \break_counter_reg__0\(0),
      I1 => \break_counter_reg__0\(1),
      I2 => sampler_value,
      O => p_0_in(1)
    );
\break_counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \break_counter_reg__0\(1),
      I1 => \break_counter_reg__0\(0),
      I2 => \break_counter_reg__0\(2),
      I3 => sampler_value,
      O => p_0_in(2)
    );
\break_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => \break_counter_reg__0\(2),
      I1 => \break_counter_reg__0\(0),
      I2 => \break_counter_reg__0\(1),
      I3 => \break_counter_reg__0\(3),
      I4 => sampler_value,
      O => p_0_in(3)
    );
\break_counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => \break_counter_reg__0\(3),
      I1 => \break_counter_reg__0\(1),
      I2 => \break_counter_reg__0\(0),
      I3 => \break_counter_reg__0\(2),
      I4 => \break_counter_reg__0\(4),
      I5 => sampler_value,
      O => p_0_in(4)
    );
\break_counter[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \break_counter[6]_i_4_n_0\,
      I1 => \break_counter_reg__0\(5),
      I2 => sampler_value,
      O => p_0_in(5)
    );
\break_counter[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFF0000"
    )
        port map (
      I0 => \break_counter[6]_i_3_n_0\,
      I1 => \break_counter_reg__0\(2),
      I2 => \break_counter_reg__0\(5),
      I3 => \break_counter_reg__0\(6),
      I4 => clockDivider_tickReg,
      I5 => sampler_value,
      O => \break_counter[6]_i_1_n_0\
    );
\break_counter[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \break_counter_reg__0\(5),
      I1 => \break_counter[6]_i_4_n_0\,
      I2 => \break_counter_reg__0\(6),
      I3 => sampler_value,
      O => p_0_in(6)
    );
\break_counter[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \break_counter_reg__0\(4),
      I1 => \break_counter_reg__0\(1),
      I2 => \break_counter_reg__0\(0),
      I3 => \break_counter_reg__0\(3),
      O => \break_counter[6]_i_3_n_0\
    );
\break_counter[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \break_counter_reg__0\(4),
      I1 => \break_counter_reg__0\(2),
      I2 => \break_counter_reg__0\(0),
      I3 => \break_counter_reg__0\(1),
      I4 => \break_counter_reg__0\(3),
      O => \break_counter[6]_i_4_n_0\
    );
\break_counter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \break_counter[6]_i_1_n_0\,
      CLR => reset,
      D => p_0_in(0),
      Q => \break_counter_reg__0\(0)
    );
\break_counter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \break_counter[6]_i_1_n_0\,
      CLR => reset,
      D => p_0_in(1),
      Q => \break_counter_reg__0\(1)
    );
\break_counter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \break_counter[6]_i_1_n_0\,
      CLR => reset,
      D => p_0_in(2),
      Q => \break_counter_reg__0\(2)
    );
\break_counter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \break_counter[6]_i_1_n_0\,
      CLR => reset,
      D => p_0_in(3),
      Q => \break_counter_reg__0\(3)
    );
\break_counter_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \break_counter[6]_i_1_n_0\,
      CLR => reset,
      D => p_0_in(4),
      Q => \break_counter_reg__0\(4)
    );
\break_counter_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \break_counter[6]_i_1_n_0\,
      CLR => reset,
      D => p_0_in(5),
      Q => \break_counter_reg__0\(5)
    );
\break_counter_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \break_counter[6]_i_1_n_0\,
      CLR => reset,
      D => p_0_in(6),
      Q => \break_counter_reg__0\(6)
    );
io_rxd_buffercc: entity work.\sys_Apb3Periph_0_0_BufferCC_2__1\
     port map (
      clk => clk,
      io_dataIn => io_gpio_read(0),
      io_dataOut => io_rxd_buffercc_io_dataOut,
      reset => reset
    );
sampler_samples_1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => io_rxd_buffercc_io_dataOut,
      I1 => clockDivider_tickReg,
      I2 => sampler_samples_1,
      O => sampler_samples_1_i_1_n_0
    );
sampler_samples_1_reg: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => sampler_samples_1_i_1_n_0,
      PRE => reset,
      Q => sampler_samples_1
    );
sampler_samples_2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sampler_samples_1,
      I1 => clockDivider_tickReg,
      I2 => sampler_samples_2,
      O => sampler_samples_2_i_1_n_0
    );
sampler_samples_2_reg: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => sampler_samples_2_i_1_n_0,
      PRE => reset,
      Q => sampler_samples_2
    );
sampler_tick_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => clockDivider_tickReg,
      Q => sampler_tick
    );
sampler_value0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => io_rxd_buffercc_io_dataOut,
      I1 => sampler_samples_2,
      I2 => sampler_samples_1,
      O => sampler_value0_n_0
    );
sampler_value_reg: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => sampler_value0_n_0,
      PRE => reset,
      Q => sampler_value
    );
\stateMachine_parity_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \stateMachine_parity_i_2__0_n_0\,
      I1 => bitTimer_tick,
      I2 => stateMachine_parity_reg_n_0,
      O => \stateMachine_parity_i_1__0_n_0\
    );
\stateMachine_parity_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFB0000FFFF"
    )
        port map (
      I0 => \^cr1_reg[10]\,
      I1 => \stateMachine_state__0\(0),
      I2 => \stateMachine_state__0\(1),
      I3 => \stateMachine_state__0\(2),
      I4 => \when_uartCtrlRx_l138__0\,
      I5 => bitTimer_tick,
      O => \stateMachine_parity_i_2__0_n_0\
    );
stateMachine_parity_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \^cr1_reg[10]\
    );
stateMachine_parity_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stateMachine_parity_i_1__0_n_0\,
      Q => stateMachine_parity_reg_n_0,
      R => '0'
    );
\stateMachine_shifter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => sampler_value,
      I1 => \stateMachine_shifter[3]_i_2_n_0\,
      I2 => \bitCounter_value_reg_n_0_[1]\,
      I3 => \bitCounter_value_reg_n_0_[0]\,
      I4 => \^statemachine_shifter\(0),
      O => \stateMachine_shifter[0]_i_1_n_0\
    );
\stateMachine_shifter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => sampler_value,
      I1 => \bitCounter_value_reg_n_0_[1]\,
      I2 => \bitCounter_value_reg_n_0_[0]\,
      I3 => \stateMachine_shifter[3]_i_2_n_0\,
      I4 => \^statemachine_shifter\(1),
      O => \stateMachine_shifter[1]_i_1_n_0\
    );
\stateMachine_shifter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => sampler_value,
      I1 => \bitCounter_value_reg_n_0_[0]\,
      I2 => \bitCounter_value_reg_n_0_[1]\,
      I3 => \stateMachine_shifter[3]_i_2_n_0\,
      I4 => \^statemachine_shifter\(2),
      O => \stateMachine_shifter[2]_i_1_n_0\
    );
\stateMachine_shifter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => sampler_value,
      I1 => \stateMachine_shifter[3]_i_2_n_0\,
      I2 => \bitCounter_value_reg_n_0_[0]\,
      I3 => \bitCounter_value_reg_n_0_[1]\,
      I4 => \^statemachine_shifter\(3),
      O => \stateMachine_shifter[3]_i_1_n_0\
    );
\stateMachine_shifter[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => bitTimer_tick,
      I1 => \stateMachine_state__0\(2),
      I2 => \stateMachine_state__0\(1),
      I3 => \stateMachine_state__0\(0),
      I4 => \bitCounter_value_reg_n_0_[3]\,
      I5 => \bitCounter_value_reg_n_0_[2]\,
      O => \stateMachine_shifter[3]_i_2_n_0\
    );
\stateMachine_shifter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => sampler_value,
      I1 => \stateMachine_shifter[7]_i_2_n_0\,
      I2 => \bitCounter_value_reg_n_0_[1]\,
      I3 => \bitCounter_value_reg_n_0_[0]\,
      I4 => \^statemachine_shifter\(4),
      O => \stateMachine_shifter[4]_i_1_n_0\
    );
\stateMachine_shifter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => sampler_value,
      I1 => \bitCounter_value_reg_n_0_[1]\,
      I2 => \bitCounter_value_reg_n_0_[0]\,
      I3 => \stateMachine_shifter[7]_i_2_n_0\,
      I4 => \^statemachine_shifter\(5),
      O => \stateMachine_shifter[5]_i_1_n_0\
    );
\stateMachine_shifter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => sampler_value,
      I1 => \bitCounter_value_reg_n_0_[0]\,
      I2 => \bitCounter_value_reg_n_0_[1]\,
      I3 => \stateMachine_shifter[7]_i_2_n_0\,
      I4 => \^statemachine_shifter\(6),
      O => \stateMachine_shifter[6]_i_1_n_0\
    );
\stateMachine_shifter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => sampler_value,
      I1 => \stateMachine_shifter[7]_i_2_n_0\,
      I2 => \bitCounter_value_reg_n_0_[0]\,
      I3 => \bitCounter_value_reg_n_0_[1]\,
      I4 => \^statemachine_shifter\(7),
      O => \stateMachine_shifter[7]_i_1_n_0\
    );
\stateMachine_shifter[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => bitTimer_tick,
      I1 => \stateMachine_state__0\(2),
      I2 => \stateMachine_state__0\(1),
      I3 => \stateMachine_state__0\(0),
      I4 => \bitCounter_value_reg_n_0_[2]\,
      I5 => \bitCounter_value_reg_n_0_[3]\,
      O => \stateMachine_shifter[7]_i_2_n_0\
    );
\stateMachine_shifter[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => sampler_value,
      I1 => \stateMachine_shifter[8]_i_2__0_n_0\,
      I2 => \bitCounter_value_reg_n_0_[3]\,
      I3 => \bitCounter_value_reg_n_0_[2]\,
      I4 => \stateMachine_shifter[8]_i_3_n_0\,
      I5 => \^statemachine_shifter\(8),
      O => \stateMachine_shifter[8]_i_1_n_0\
    );
\stateMachine_shifter[8]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \bitCounter_value_reg_n_0_[0]\,
      I1 => \bitCounter_value_reg_n_0_[1]\,
      O => \stateMachine_shifter[8]_i_2__0_n_0\
    );
\stateMachine_shifter[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \stateMachine_state__0\(0),
      I1 => \stateMachine_state__0\(1),
      I2 => \stateMachine_state__0\(2),
      I3 => bitTimer_tick,
      O => \stateMachine_shifter[8]_i_3_n_0\
    );
\stateMachine_shifter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stateMachine_shifter[0]_i_1_n_0\,
      Q => \^statemachine_shifter\(0),
      R => '0'
    );
\stateMachine_shifter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stateMachine_shifter[1]_i_1_n_0\,
      Q => \^statemachine_shifter\(1),
      R => '0'
    );
\stateMachine_shifter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stateMachine_shifter[2]_i_1_n_0\,
      Q => \^statemachine_shifter\(2),
      R => '0'
    );
\stateMachine_shifter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stateMachine_shifter[3]_i_1_n_0\,
      Q => \^statemachine_shifter\(3),
      R => '0'
    );
\stateMachine_shifter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stateMachine_shifter[4]_i_1_n_0\,
      Q => \^statemachine_shifter\(4),
      R => '0'
    );
\stateMachine_shifter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stateMachine_shifter[5]_i_1_n_0\,
      Q => \^statemachine_shifter\(5),
      R => '0'
    );
\stateMachine_shifter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stateMachine_shifter[6]_i_1_n_0\,
      Q => \^statemachine_shifter\(6),
      R => '0'
    );
\stateMachine_shifter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stateMachine_shifter[7]_i_1_n_0\,
      Q => \^statemachine_shifter\(7),
      R => '0'
    );
\stateMachine_shifter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \stateMachine_shifter[8]_i_1_n_0\,
      Q => \^statemachine_shifter\(8),
      R => '0'
    );
stateMachine_validReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0A0A0E0A0"
    )
        port map (
      I0 => stateMachine_validReg_i_2_n_0,
      I1 => stateMachine_validReg_i_3_n_0,
      I2 => bitTimer_tick,
      I3 => \when_uartCtrlRx_l124__6\,
      I4 => Q(0),
      I5 => Q(1),
      O => stateMachine_validReg
    );
stateMachine_validReg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000008"
    )
        port map (
      I0 => \stateMachine_state__0\(0),
      I1 => \stateMachine_state__0\(1),
      I2 => \stateMachine_state__0\(2),
      I3 => stateMachine_parity_reg_n_0,
      I4 => sampler_value,
      O => stateMachine_validReg_i_2_n_0
    );
stateMachine_validReg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \stateMachine_state__0\(2),
      I1 => \stateMachine_state__0\(1),
      I2 => \stateMachine_state__0\(0),
      O => stateMachine_validReg_i_3_n_0
    );
stateMachine_validReg_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => stateMachine_validReg,
      Q => rx_io_read_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_Apb3GpioArray is
  port (
    io_gpio_write : out STD_LOGIC_VECTOR ( 25 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    io_gpio_writeEnable : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \CRH_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \CRL_reg[27]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gpioCtrl_io_apb_PRDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \CRL_reg[16]\ : out STD_LOGIC;
    \CRL_reg[17]\ : out STD_LOGIC;
    \CRL_reg[18]\ : out STD_LOGIC;
    \CRL_reg[19]\ : out STD_LOGIC;
    \CRL_reg[20]\ : out STD_LOGIC;
    \CRL_reg[21]\ : out STD_LOGIC;
    \CRL_reg[22]\ : out STD_LOGIC;
    \CRL_reg[23]\ : out STD_LOGIC;
    \CRL_reg[24]\ : out STD_LOGIC;
    \CRL_reg[25]\ : out STD_LOGIC;
    \CRL_reg[26]\ : out STD_LOGIC;
    \CRL_reg[27]_0\ : out STD_LOGIC;
    \CRL_reg[28]\ : out STD_LOGIC;
    \CRL_reg[29]\ : out STD_LOGIC;
    \CRL_reg[30]\ : out STD_LOGIC;
    \CRL_reg[31]\ : out STD_LOGIC;
    io_gpio_read : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    spiCtrl_io_spis_1_mosi : in STD_LOGIC;
    \io_gpio_writeEnable[29]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    spiCtrl_io_spis_0_sclk : in STD_LOGIC;
    spiCtrl_io_spis_0_mosi : in STD_LOGIC;
    i2cCtrl_io_i2cs_1_scl : in STD_LOGIC;
    i2cCtrl_io_i2cs_0_scl : in STD_LOGIC;
    uartCtrl_io_uarts_1_txd : in STD_LOGIC;
    uartCtrl_io_uarts_0_txd : in STD_LOGIC;
    io_ch : in STD_LOGIC_VECTOR ( 7 downto 0 );
    io_apb_PADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \io_apb_PRDATA[16]\ : in STD_LOGIC;
    io_apb_PENABLE : in STD_LOGIC;
    io_apb_PWRITE : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_27\ : in STD_LOGIC;
    io_apb_PWDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    io_apb_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    \io_apb_PRDATA[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end sys_Apb3Periph_0_0_Apb3GpioArray;

architecture STRUCTURE of sys_Apb3Periph_0_0_Apb3GpioArray is
  signal GPIO_0_n_32 : STD_LOGIC;
  signal GPIO_0_n_33 : STD_LOGIC;
  signal GPIO_0_n_34 : STD_LOGIC;
  signal GPIO_0_n_35 : STD_LOGIC;
  signal GPIO_0_n_36 : STD_LOGIC;
  signal GPIO_0_n_37 : STD_LOGIC;
  signal GPIO_0_n_38 : STD_LOGIC;
  signal GPIO_0_n_39 : STD_LOGIC;
  signal GPIO_0_n_40 : STD_LOGIC;
  signal GPIO_0_n_41 : STD_LOGIC;
  signal GPIO_0_n_42 : STD_LOGIC;
  signal GPIO_0_n_43 : STD_LOGIC;
  signal GPIO_0_n_44 : STD_LOGIC;
  signal GPIO_0_n_45 : STD_LOGIC;
  signal GPIO_0_n_46 : STD_LOGIC;
  signal GPIO_0_n_47 : STD_LOGIC;
  signal GPIO_0_n_48 : STD_LOGIC;
  signal GPIO_0_n_49 : STD_LOGIC;
  signal GPIO_0_n_50 : STD_LOGIC;
  signal GPIO_0_n_51 : STD_LOGIC;
  signal GPIO_0_n_52 : STD_LOGIC;
  signal GPIO_0_n_53 : STD_LOGIC;
  signal GPIO_0_n_54 : STD_LOGIC;
  signal GPIO_0_n_55 : STD_LOGIC;
  signal GPIO_0_n_56 : STD_LOGIC;
  signal GPIO_0_n_57 : STD_LOGIC;
  signal GPIO_0_n_58 : STD_LOGIC;
  signal GPIO_0_n_59 : STD_LOGIC;
  signal GPIO_0_n_60 : STD_LOGIC;
  signal GPIO_0_n_61 : STD_LOGIC;
  signal GPIO_0_n_62 : STD_LOGIC;
  signal GPIO_0_n_63 : STD_LOGIC;
  signal GPIO_0_n_64 : STD_LOGIC;
  signal GPIO_0_n_65 : STD_LOGIC;
  signal GPIO_0_n_67 : STD_LOGIC;
  signal GPIO_0_n_68 : STD_LOGIC;
  signal GPIO_0_n_69 : STD_LOGIC;
  signal GPIO_0_n_70 : STD_LOGIC;
  signal GPIO_0_n_71 : STD_LOGIC;
  signal GPIO_0_n_72 : STD_LOGIC;
  signal GPIO_0_n_73 : STD_LOGIC;
  signal GPIO_0_n_74 : STD_LOGIC;
  signal GPIO_0_n_76 : STD_LOGIC;
  signal GPIO_0_n_77 : STD_LOGIC;
  signal GPIO_0_n_78 : STD_LOGIC;
  signal GPIO_0_n_79 : STD_LOGIC;
  signal GPIO_1_n_36 : STD_LOGIC;
  signal GPIO_1_n_37 : STD_LOGIC;
  signal GPIO_1_n_38 : STD_LOGIC;
  signal GPIO_1_n_39 : STD_LOGIC;
  signal GPIO_1_n_40 : STD_LOGIC;
  signal GPIO_1_n_41 : STD_LOGIC;
  signal GPIO_1_n_42 : STD_LOGIC;
  signal GPIO_1_n_43 : STD_LOGIC;
  signal GPIO_1_n_44 : STD_LOGIC;
  signal GPIO_1_n_45 : STD_LOGIC;
  signal GPIO_1_n_46 : STD_LOGIC;
  signal GPIO_1_n_47 : STD_LOGIC;
  signal GPIO_1_n_48 : STD_LOGIC;
  signal GPIO_1_n_49 : STD_LOGIC;
  signal GPIO_1_n_50 : STD_LOGIC;
  signal GPIO_1_n_51 : STD_LOGIC;
  signal GPIO_1_n_53 : STD_LOGIC;
  signal GPIO_1_n_54 : STD_LOGIC;
  signal GPIO_1_n_56 : STD_LOGIC;
  signal GPIO_1_n_57 : STD_LOGIC;
  signal GPIO_1_n_58 : STD_LOGIC;
  signal GPIO_1_n_59 : STD_LOGIC;
  signal GPIO_1_n_60 : STD_LOGIC;
  signal GPIO_1_n_61 : STD_LOGIC;
  signal GPIO_1_n_62 : STD_LOGIC;
  signal GPIO_1_n_63 : STD_LOGIC;
  signal GPIO_1_n_65 : STD_LOGIC;
  signal GPIO_1_n_66 : STD_LOGIC;
  signal GPIO_1_n_67 : STD_LOGIC;
  signal GPIO_1_n_68 : STD_LOGIC;
  signal \_zz__zz_CRH\ : STD_LOGIC;
  signal \_zz__zz_CRH_1\ : STD_LOGIC;
  signal \_zz__zz_CRL\ : STD_LOGIC;
  signal \_zz__zz_CRL_0\ : STD_LOGIC;
  signal apb3Router_7_n_16 : STD_LOGIC;
  signal apb3Router_7_n_17 : STD_LOGIC;
  signal io_apb_decoder_io_output_PSEL : STD_LOGIC_VECTOR ( 0 to 0 );
begin
GPIO_0: entity work.sys_Apb3Periph_0_0_Apb3Gpio
     port map (
      \CRH_reg[0]_0\ => GPIO_0_n_48,
      \CRH_reg[10]_0\ => GPIO_0_n_58,
      \CRH_reg[11]_0\ => GPIO_0_n_59,
      \CRH_reg[12]_0\ => GPIO_0_n_60,
      \CRH_reg[13]_0\ => GPIO_0_n_61,
      \CRH_reg[14]_0\ => GPIO_0_n_62,
      \CRH_reg[15]_0\ => GPIO_0_n_63,
      \CRH_reg[1]_0\ => GPIO_0_n_49,
      \CRH_reg[2]_0\ => GPIO_0_n_50,
      \CRH_reg[3]_0\ => GPIO_0_n_51,
      \CRH_reg[4]_0\ => GPIO_0_n_52,
      \CRH_reg[5]_0\ => GPIO_0_n_53,
      \CRH_reg[6]_0\ => GPIO_0_n_54,
      \CRH_reg[7]_0\ => GPIO_0_n_55,
      \CRH_reg[8]_0\ => GPIO_0_n_56,
      \CRH_reg[9]_0\ => GPIO_0_n_57,
      \CRL_reg[16]_0\ => GPIO_0_n_32,
      \CRL_reg[17]_0\ => GPIO_0_n_33,
      \CRL_reg[18]_0\ => GPIO_0_n_34,
      \CRL_reg[19]_0\ => GPIO_0_n_35,
      \CRL_reg[20]_0\ => GPIO_0_n_36,
      \CRL_reg[21]_0\ => GPIO_0_n_37,
      \CRL_reg[22]_0\ => GPIO_0_n_38,
      \CRL_reg[23]_0\ => GPIO_0_n_39,
      \CRL_reg[24]_0\ => GPIO_0_n_40,
      \CRL_reg[25]_0\ => GPIO_0_n_41,
      \CRL_reg[26]_0\ => GPIO_0_n_42,
      \CRL_reg[27]_0\ => GPIO_0_n_43,
      \CRL_reg[28]_0\ => GPIO_0_n_44,
      \CRL_reg[29]_0\ => GPIO_0_n_45,
      \CRL_reg[30]_0\ => GPIO_0_n_46,
      \CRL_reg[31]_0\ => GPIO_0_n_47,
      Q(15) => GPIO_0_n_64,
      Q(14) => GPIO_0_n_65,
      Q(13) => \_zz__zz_CRH\,
      Q(12) => GPIO_0_n_67,
      Q(11) => GPIO_0_n_68,
      Q(10) => GPIO_0_n_69,
      Q(9) => GPIO_0_n_70,
      Q(8) => GPIO_0_n_71,
      Q(7) => GPIO_0_n_72,
      Q(6) => GPIO_0_n_73,
      Q(5) => GPIO_0_n_74,
      Q(4) => \_zz__zz_CRL\,
      Q(3) => GPIO_0_n_76,
      Q(2) => GPIO_0_n_77,
      Q(1) => GPIO_0_n_78,
      Q(0) => GPIO_0_n_79,
      clk => clk,
      io_apb_PADDR(5 downto 0) => io_apb_PADDR(5 downto 0),
      io_apb_PENABLE => io_apb_PENABLE,
      \io_apb_PRDATA[15]_INST_0_i_27\ => \io_apb_PRDATA[16]\,
      \io_apb_PRDATA[15]_INST_0_i_27_0\ => \io_apb_PRDATA[15]_INST_0_i_27\,
      \io_apb_PRDATA[31]_INST_0_i_1\ => apb3Router_7_n_17,
      io_apb_PWDATA(31 downto 0) => io_apb_PWDATA(31 downto 0),
      io_apb_PWRITE => io_apb_PWRITE,
      io_apb_decoder_io_output_PSEL(0) => io_apb_decoder_io_output_PSEL(0),
      io_ch(7 downto 0) => io_ch(7 downto 0),
      io_gpio_read(15 downto 0) => io_gpio_read(15 downto 0),
      io_gpio_write(15 downto 0) => io_gpio_write(15 downto 0),
      io_gpio_writeEnable(15 downto 0) => io_gpio_writeEnable(15 downto 0),
      reset => reset
    );
GPIO_1: entity work.sys_Apb3Periph_0_0_Apb3Gpio_21
     port map (
      \CRH_reg[0]_0\ => GPIO_1_n_36,
      \CRH_reg[10]_0\ => GPIO_1_n_46,
      \CRH_reg[11]_0\ => GPIO_1_n_47,
      \CRH_reg[12]_0\ => GPIO_1_n_48,
      \CRH_reg[13]_0\ => GPIO_1_n_49,
      \CRH_reg[14]_0\ => GPIO_1_n_50,
      \CRH_reg[15]_0\ => GPIO_1_n_51,
      \CRH_reg[1]_0\ => GPIO_1_n_37,
      \CRH_reg[2]_0\ => GPIO_1_n_38,
      \CRH_reg[3]_0\ => GPIO_1_n_39,
      \CRH_reg[4]_0\ => GPIO_1_n_40,
      \CRH_reg[5]_0\ => GPIO_1_n_41,
      \CRH_reg[6]_0\ => GPIO_1_n_42,
      \CRH_reg[7]_0\ => GPIO_1_n_43,
      \CRH_reg[8]_0\ => GPIO_1_n_44,
      \CRH_reg[9]_0\ => GPIO_1_n_45,
      \CRL_reg[16]_0\ => \CRL_reg[16]\,
      \CRL_reg[17]_0\ => \CRL_reg[17]\,
      \CRL_reg[18]_0\ => \CRL_reg[18]\,
      \CRL_reg[19]_0\ => \CRL_reg[19]\,
      \CRL_reg[20]_0\ => \CRL_reg[20]\,
      \CRL_reg[21]_0\ => \CRL_reg[21]\,
      \CRL_reg[22]_0\ => \CRL_reg[22]\,
      \CRL_reg[23]_0\ => \CRL_reg[23]\,
      \CRL_reg[24]_0\ => \CRL_reg[24]\,
      \CRL_reg[25]_0\ => \CRL_reg[25]\,
      \CRL_reg[26]_0\ => \CRL_reg[26]\,
      \CRL_reg[27]_0\(1 downto 0) => \CRL_reg[27]\(1 downto 0),
      \CRL_reg[27]_1\ => \CRL_reg[27]_0\,
      \CRL_reg[28]_0\ => \CRL_reg[28]\,
      \CRL_reg[29]_0\ => \CRL_reg[29]\,
      \CRL_reg[30]_0\ => \CRL_reg[30]\,
      \CRL_reg[31]_0\ => \CRL_reg[31]\,
      \LCKR_reg[15]_0\(15) => GPIO_1_n_53,
      \LCKR_reg[15]_0\(14) => GPIO_1_n_54,
      \LCKR_reg[15]_0\(13) => \_zz__zz_CRH_1\,
      \LCKR_reg[15]_0\(12) => GPIO_1_n_56,
      \LCKR_reg[15]_0\(11) => GPIO_1_n_57,
      \LCKR_reg[15]_0\(10) => GPIO_1_n_58,
      \LCKR_reg[15]_0\(9) => GPIO_1_n_59,
      \LCKR_reg[15]_0\(8) => GPIO_1_n_60,
      \LCKR_reg[15]_0\(7) => GPIO_1_n_61,
      \LCKR_reg[15]_0\(6) => GPIO_1_n_62,
      \LCKR_reg[15]_0\(5) => GPIO_1_n_63,
      \LCKR_reg[15]_0\(4) => \_zz__zz_CRL_0\,
      \LCKR_reg[15]_0\(3) => GPIO_1_n_65,
      \LCKR_reg[15]_0\(2) => GPIO_1_n_66,
      \LCKR_reg[15]_0\(1) => GPIO_1_n_67,
      \LCKR_reg[15]_0\(0) => GPIO_1_n_68,
      \ODR_reg[13]_0\(5 downto 0) => Q(5 downto 0),
      Q(3 downto 0) => \CRH_reg[23]\(3 downto 0),
      clk => clk,
      i2cCtrl_io_i2cs_0_scl => i2cCtrl_io_i2cs_0_scl,
      i2cCtrl_io_i2cs_1_scl => i2cCtrl_io_i2cs_1_scl,
      io_apb_PADDR(9 downto 0) => io_apb_PADDR(9 downto 0),
      io_apb_PENABLE => io_apb_PENABLE,
      \io_apb_PRDATA[15]_INST_0_i_27\ => \io_apb_PRDATA[15]_INST_0_i_27\,
      \io_apb_PRDATA[16]\ => \io_apb_PRDATA[16]\,
      \io_apb_PRDATA[16]_0\ => GPIO_0_n_32,
      \io_apb_PRDATA[16]_1\ => apb3Router_7_n_16,
      \io_apb_PRDATA[17]\ => GPIO_0_n_33,
      \io_apb_PRDATA[18]\ => GPIO_0_n_34,
      \io_apb_PRDATA[19]\ => GPIO_0_n_35,
      \io_apb_PRDATA[20]\ => GPIO_0_n_36,
      \io_apb_PRDATA[21]\ => GPIO_0_n_37,
      \io_apb_PRDATA[22]\ => GPIO_0_n_38,
      \io_apb_PRDATA[23]\ => GPIO_0_n_39,
      \io_apb_PRDATA[24]\ => GPIO_0_n_40,
      \io_apb_PRDATA[25]\ => GPIO_0_n_41,
      \io_apb_PRDATA[26]\ => GPIO_0_n_42,
      \io_apb_PRDATA[27]\ => GPIO_0_n_43,
      \io_apb_PRDATA[28]\ => GPIO_0_n_44,
      \io_apb_PRDATA[29]\ => GPIO_0_n_45,
      \io_apb_PRDATA[30]\ => GPIO_0_n_46,
      \io_apb_PRDATA[31]\(0) => \io_apb_PRDATA[31]\(0),
      \io_apb_PRDATA[31]_0\ => GPIO_0_n_47,
      io_apb_PSEL(0) => io_apb_PSEL(0),
      io_apb_PWDATA(31 downto 0) => io_apb_PWDATA(31 downto 0),
      io_apb_PWRITE => io_apb_PWRITE,
      io_apb_decoder_io_output_PSEL(0) => io_apb_decoder_io_output_PSEL(0),
      io_gpio_read(15 downto 0) => io_gpio_read(31 downto 16),
      io_gpio_write(9 downto 0) => io_gpio_write(25 downto 16),
      io_gpio_writeEnable(15 downto 0) => io_gpio_writeEnable(31 downto 16),
      \io_gpio_writeEnable[29]\(3 downto 0) => \io_gpio_writeEnable[29]\(3 downto 0),
      reset => reset,
      spiCtrl_io_spis_0_mosi => spiCtrl_io_spis_0_mosi,
      spiCtrl_io_spis_0_sclk => spiCtrl_io_spis_0_sclk,
      spiCtrl_io_spis_1_mosi => spiCtrl_io_spis_1_mosi,
      uartCtrl_io_uarts_0_txd => uartCtrl_io_uarts_0_txd,
      uartCtrl_io_uarts_1_txd => uartCtrl_io_uarts_1_txd
    );
apb3Router_7: entity work.sys_Apb3Periph_0_0_Apb3Router_22
     port map (
      Q(15) => GPIO_0_n_64,
      Q(14) => GPIO_0_n_65,
      Q(13) => \_zz__zz_CRH\,
      Q(12) => GPIO_0_n_67,
      Q(11) => GPIO_0_n_68,
      Q(10) => GPIO_0_n_69,
      Q(9) => GPIO_0_n_70,
      Q(8) => GPIO_0_n_71,
      Q(7) => GPIO_0_n_72,
      Q(6) => GPIO_0_n_73,
      Q(5) => GPIO_0_n_74,
      Q(4) => \_zz__zz_CRL\,
      Q(3) => GPIO_0_n_76,
      Q(2) => GPIO_0_n_77,
      Q(1) => GPIO_0_n_78,
      Q(0) => GPIO_0_n_79,
      clk => clk,
      gpioCtrl_io_apb_PRDATA(15 downto 0) => gpioCtrl_io_apb_PRDATA(15 downto 0),
      io_apb_PADDR(9 downto 0) => io_apb_PADDR(9 downto 0),
      \io_apb_PADDR[4]_0\ => apb3Router_7_n_17,
      io_apb_PADDR_4_sp_1 => apb3Router_7_n_16,
      \io_apb_PRDATA[0]_INST_0_i_3\ => GPIO_0_n_48,
      \io_apb_PRDATA[0]_INST_0_i_3_0\ => GPIO_1_n_36,
      \io_apb_PRDATA[10]_INST_0_i_10\ => GPIO_0_n_58,
      \io_apb_PRDATA[10]_INST_0_i_10_0\ => GPIO_1_n_46,
      \io_apb_PRDATA[11]_INST_0_i_10\ => GPIO_0_n_59,
      \io_apb_PRDATA[11]_INST_0_i_10_0\ => GPIO_1_n_47,
      \io_apb_PRDATA[12]_INST_0_i_10\ => GPIO_0_n_60,
      \io_apb_PRDATA[12]_INST_0_i_10_0\ => GPIO_1_n_48,
      \io_apb_PRDATA[13]_INST_0_i_10\ => GPIO_0_n_61,
      \io_apb_PRDATA[13]_INST_0_i_10_0\ => GPIO_1_n_49,
      \io_apb_PRDATA[14]_INST_0_i_10\ => GPIO_0_n_62,
      \io_apb_PRDATA[14]_INST_0_i_10_0\ => GPIO_1_n_50,
      \io_apb_PRDATA[15]_INST_0_i_13\ => GPIO_0_n_63,
      \io_apb_PRDATA[15]_INST_0_i_13_0\ => GPIO_1_n_51,
      \io_apb_PRDATA[15]_INST_0_i_27_0\(15) => GPIO_1_n_53,
      \io_apb_PRDATA[15]_INST_0_i_27_0\(14) => GPIO_1_n_54,
      \io_apb_PRDATA[15]_INST_0_i_27_0\(13) => \_zz__zz_CRH_1\,
      \io_apb_PRDATA[15]_INST_0_i_27_0\(12) => GPIO_1_n_56,
      \io_apb_PRDATA[15]_INST_0_i_27_0\(11) => GPIO_1_n_57,
      \io_apb_PRDATA[15]_INST_0_i_27_0\(10) => GPIO_1_n_58,
      \io_apb_PRDATA[15]_INST_0_i_27_0\(9) => GPIO_1_n_59,
      \io_apb_PRDATA[15]_INST_0_i_27_0\(8) => GPIO_1_n_60,
      \io_apb_PRDATA[15]_INST_0_i_27_0\(7) => GPIO_1_n_61,
      \io_apb_PRDATA[15]_INST_0_i_27_0\(6) => GPIO_1_n_62,
      \io_apb_PRDATA[15]_INST_0_i_27_0\(5) => GPIO_1_n_63,
      \io_apb_PRDATA[15]_INST_0_i_27_0\(4) => \_zz__zz_CRL_0\,
      \io_apb_PRDATA[15]_INST_0_i_27_0\(3) => GPIO_1_n_65,
      \io_apb_PRDATA[15]_INST_0_i_27_0\(2) => GPIO_1_n_66,
      \io_apb_PRDATA[15]_INST_0_i_27_0\(1) => GPIO_1_n_67,
      \io_apb_PRDATA[15]_INST_0_i_27_0\(0) => GPIO_1_n_68,
      \io_apb_PRDATA[1]_INST_0_i_3\ => GPIO_0_n_49,
      \io_apb_PRDATA[1]_INST_0_i_3_0\ => GPIO_1_n_37,
      \io_apb_PRDATA[2]_INST_0_i_3\ => GPIO_0_n_50,
      \io_apb_PRDATA[2]_INST_0_i_3_0\ => GPIO_1_n_38,
      \io_apb_PRDATA[3]_INST_0_i_3\ => GPIO_0_n_51,
      \io_apb_PRDATA[3]_INST_0_i_3_0\ => GPIO_1_n_39,
      \io_apb_PRDATA[4]_INST_0_i_3\ => GPIO_0_n_52,
      \io_apb_PRDATA[4]_INST_0_i_3_0\ => GPIO_1_n_40,
      \io_apb_PRDATA[5]_INST_0_i_3\ => GPIO_0_n_53,
      \io_apb_PRDATA[5]_INST_0_i_3_0\ => GPIO_1_n_41,
      \io_apb_PRDATA[6]_INST_0_i_3\ => GPIO_0_n_54,
      \io_apb_PRDATA[6]_INST_0_i_3_0\ => GPIO_1_n_42,
      \io_apb_PRDATA[7]_INST_0_i_3\ => GPIO_0_n_55,
      \io_apb_PRDATA[7]_INST_0_i_3_0\ => GPIO_1_n_43,
      \io_apb_PRDATA[8]_INST_0_i_3\ => GPIO_0_n_56,
      \io_apb_PRDATA[8]_INST_0_i_3_0\ => GPIO_1_n_44,
      \io_apb_PRDATA[9]_INST_0_i_10\ => GPIO_0_n_57,
      \io_apb_PRDATA[9]_INST_0_i_10_0\ => GPIO_1_n_45,
      io_apb_PSEL(0) => io_apb_PSEL(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_Apb3I2cArray is
  port (
    io_gpio_write : out STD_LOGIC_VECTOR ( 1 downto 0 );
    i2cCtrl_io_i2cs_0_scl : out STD_LOGIC;
    i2cCtrl_io_apb_PRDATA : out STD_LOGIC_VECTOR ( 8 downto 0 );
    io_apb_PADDR_1_sp_1 : out STD_LOGIC;
    \io_apb_PADDR[1]_0\ : out STD_LOGIC;
    \io_apb_PADDR[1]_1\ : out STD_LOGIC;
    \io_apb_PADDR[1]_2\ : out STD_LOGIC;
    \io_apb_PADDR[1]_3\ : out STD_LOGIC;
    \io_apb_PADDR[1]_4\ : out STD_LOGIC;
    \io_apb_PADDR[1]_5\ : out STD_LOGIC;
    i2cCtrl_io_i2cs_1_scl : out STD_LOGIC;
    \io_apb_PADDR[1]_6\ : out STD_LOGIC;
    \TRISE_reg[9]\ : out STD_LOGIC;
    \TRISE_reg[11]\ : out STD_LOGIC;
    \TRISE_reg[12]\ : out STD_LOGIC;
    \TRISE_reg[13]\ : out STD_LOGIC;
    \TRISE_reg[14]\ : out STD_LOGIC;
    \TRISE_reg[15]\ : out STD_LOGIC;
    io_interrupt : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    \io_gpio_write[22]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    io_gpio_read : in STD_LOGIC_VECTOR ( 1 downto 0 );
    io_apb_PENABLE : in STD_LOGIC;
    io_apb_PWRITE : in STD_LOGIC;
    io_apb_PWDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    io_apb_PADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \io_apb_PRDATA[6]_INST_0_i_8\ : in STD_LOGIC;
    \io_apb_PRDATA[1]_INST_0_i_8\ : in STD_LOGIC;
    \io_apb_PRDATA[10]_INST_0_i_22\ : in STD_LOGIC;
    \CR1_reg[0]\ : in STD_LOGIC;
    \CCR_reg[0]\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_26\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_26_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \TRISE_reg[0]\ : in STD_LOGIC;
    \OAR1_reg[0]\ : in STD_LOGIC;
    \CR2_reg[0]\ : in STD_LOGIC;
    io_apb_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    \io_apb_PRDATA[0]_INST_0_i_22\ : in STD_LOGIC
  );
end sys_Apb3Periph_0_0_Apb3I2cArray;

architecture STRUCTURE of sys_Apb3Periph_0_0_Apb3I2cArray is
  signal I2C_0_n_10 : STD_LOGIC;
  signal I2C_0_n_11 : STD_LOGIC;
  signal I2C_0_n_12 : STD_LOGIC;
  signal I2C_0_n_13 : STD_LOGIC;
  signal I2C_0_n_14 : STD_LOGIC;
  signal I2C_0_n_15 : STD_LOGIC;
  signal I2C_0_n_16 : STD_LOGIC;
  signal I2C_0_n_17 : STD_LOGIC;
  signal I2C_0_n_18 : STD_LOGIC;
  signal I2C_0_n_2 : STD_LOGIC;
  signal I2C_0_n_28 : STD_LOGIC;
  signal I2C_0_n_3 : STD_LOGIC;
  signal I2C_0_n_4 : STD_LOGIC;
  signal I2C_0_n_5 : STD_LOGIC;
  signal I2C_0_n_6 : STD_LOGIC;
  signal I2C_0_n_7 : STD_LOGIC;
  signal I2C_0_n_8 : STD_LOGIC;
  signal I2C_1_n_20 : STD_LOGIC;
  signal I2C_1_n_21 : STD_LOGIC;
  signal TRISE : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal io_apb_PADDR_1_sn_1 : STD_LOGIC;
  signal io_apb_decoder_io_output_PSEL : STD_LOGIC_VECTOR ( 2 to 2 );
  signal io_apb_decoder_io_output_PSEL_0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal selIndex : STD_LOGIC;
begin
  io_apb_PADDR_1_sp_1 <= io_apb_PADDR_1_sn_1;
I2C_0: entity work.sys_Apb3Periph_0_0_Apb3I2c
     port map (
      \CCR_reg[0]_0\ => \CCR_reg[0]\,
      \CR1_reg[0]_0\ => \CR1_reg[0]\,
      \CR2_reg[0]_0\ => \CR2_reg[0]\,
      \OAR1_reg[0]_0\ => \OAR1_reg[0]\,
      Q(0) => Q(0),
      \SR2_reg[1]_0\ => I2C_0_n_5,
      \TRISE_reg[0]_0\ => \TRISE_reg[0]\,
      \TRISE_reg[15]_0\(8 downto 4) => TRISE(15 downto 11),
      \TRISE_reg[15]_0\(3 downto 2) => TRISE(9 downto 8),
      \TRISE_reg[15]_0\(1) => TRISE(5),
      \TRISE_reg[15]_0\(0) => TRISE(3),
      \TRISE_reg[1]_0\ => I2C_0_n_28,
      clk => clk,
      \clockCounter_reg[11]_0\ => i2cCtrl_io_i2cs_0_scl,
      io_apb_PADDR(6 downto 0) => io_apb_PADDR(6 downto 0),
      io_apb_PADDR_1_sp_1 => io_apb_PADDR_1_sn_1,
      io_apb_PADDR_4_sp_1 => I2C_0_n_2,
      io_apb_PENABLE => io_apb_PENABLE,
      \io_apb_PRDATA[0]_INST_0_i_22\ => \io_apb_PRDATA[0]_INST_0_i_22\,
      \io_apb_PRDATA[10]_INST_0_i_22\ => \io_apb_PRDATA[10]_INST_0_i_22\,
      \io_apb_PRDATA[15]_INST_0_i_26\ => \io_apb_PRDATA[15]_INST_0_i_26\,
      \io_apb_PRDATA[15]_INST_0_i_26_0\(0) => \io_apb_PRDATA[15]_INST_0_i_26_0\(0),
      \io_apb_PRDATA[1]_INST_0_i_8\ => \io_apb_PRDATA[1]_INST_0_i_8\,
      \io_apb_PRDATA[6]_INST_0_i_8\ => \io_apb_PRDATA[6]_INST_0_i_8\,
      io_apb_PWDATA(15 downto 0) => io_apb_PWDATA(15 downto 0),
      io_apb_PWRITE => io_apb_PWRITE,
      io_apb_decoder_io_output_PSEL(0) => io_apb_decoder_io_output_PSEL(2),
      io_gpio_read(0) => io_gpio_read(0),
      io_gpio_write(0) => io_gpio_write(0),
      \io_gpio_write[20]\(0) => \io_gpio_write[22]\(0),
      io_interrupt(0) => io_interrupt(0),
      \io_interrupt[4]\ => I2C_1_n_20,
      \io_interrupt[4]_0\ => I2C_1_n_21,
      \logic_ram_spinal_port1_reg[0]\ => I2C_0_n_4,
      \logic_ram_spinal_port1_reg[11]\ => I2C_0_n_14,
      \logic_ram_spinal_port1_reg[12]\ => I2C_0_n_15,
      \logic_ram_spinal_port1_reg[13]\ => I2C_0_n_16,
      \logic_ram_spinal_port1_reg[14]\ => I2C_0_n_17,
      \logic_ram_spinal_port1_reg[15]\ => I2C_0_n_18,
      \logic_ram_spinal_port1_reg[2]\ => I2C_0_n_6,
      \logic_ram_spinal_port1_reg[3]\ => I2C_0_n_10,
      \logic_ram_spinal_port1_reg[4]\ => I2C_0_n_7,
      \logic_ram_spinal_port1_reg[5]\ => I2C_0_n_11,
      \logic_ram_spinal_port1_reg[6]\ => I2C_0_n_3,
      \logic_ram_spinal_port1_reg[7]\ => I2C_0_n_8,
      \logic_ram_spinal_port1_reg[8]\ => I2C_0_n_12,
      \logic_ram_spinal_port1_reg[9]\ => I2C_0_n_13,
      reset => reset,
      selIndex => selIndex
    );
I2C_1: entity work.sys_Apb3Periph_0_0_Apb3I2c_15
     port map (
      \CCR_reg[0]_0\ => \CCR_reg[0]\,
      \CR1_reg[0]_0\ => \CR1_reg[0]\,
      \CR2_reg[0]_0\ => \CR2_reg[0]\,
      \CR2_reg[8]_0\ => I2C_1_n_21,
      \CR2_reg[9]_0\ => I2C_1_n_20,
      \OAR1_reg[0]_0\ => \OAR1_reg[0]\,
      Q(0) => Q(1),
      \TRISE_reg[0]_0\ => \TRISE_reg[0]\,
      \TRISE_reg[11]_0\ => \TRISE_reg[11]\,
      \TRISE_reg[12]_0\ => \TRISE_reg[12]\,
      \TRISE_reg[13]_0\ => \TRISE_reg[13]\,
      \TRISE_reg[14]_0\ => \TRISE_reg[14]\,
      \TRISE_reg[15]_0\ => \TRISE_reg[15]\,
      \TRISE_reg[9]_0\ => \TRISE_reg[9]\,
      clk => clk,
      \clockCounter_reg[11]_0\ => i2cCtrl_io_i2cs_1_scl,
      i2cCtrl_io_apb_PRDATA(8 downto 0) => i2cCtrl_io_apb_PRDATA(8 downto 0),
      io_apb_PADDR(10 downto 0) => io_apb_PADDR(10 downto 0),
      \io_apb_PADDR[1]_0\ => \io_apb_PADDR[1]_1\,
      \io_apb_PADDR[1]_1\ => \io_apb_PADDR[1]_2\,
      \io_apb_PADDR[1]_2\ => \io_apb_PADDR[1]_3\,
      \io_apb_PADDR[1]_3\ => \io_apb_PADDR[1]_4\,
      \io_apb_PADDR[1]_4\ => \io_apb_PADDR[1]_5\,
      \io_apb_PADDR[1]_5\ => \io_apb_PADDR[1]_6\,
      io_apb_PADDR_1_sp_1 => \io_apb_PADDR[1]_0\,
      io_apb_PENABLE => io_apb_PENABLE,
      \io_apb_PRDATA[0]_INST_0_i_3\ => I2C_0_n_4,
      \io_apb_PRDATA[0]_INST_0_i_8\ => \io_apb_PRDATA[0]_INST_0_i_22\,
      \io_apb_PRDATA[10]_INST_0_i_20\ => \io_apb_PRDATA[10]_INST_0_i_22\,
      \io_apb_PRDATA[11]_INST_0_i_3\ => I2C_0_n_14,
      \io_apb_PRDATA[12]_INST_0_i_3\ => I2C_0_n_15,
      \io_apb_PRDATA[13]_INST_0_i_3\ => I2C_0_n_16,
      \io_apb_PRDATA[14]_INST_0_i_3\ => I2C_0_n_17,
      \io_apb_PRDATA[15]_INST_0_i_25\ => \io_apb_PRDATA[15]_INST_0_i_26\,
      \io_apb_PRDATA[15]_INST_0_i_3\ => I2C_0_n_18,
      \io_apb_PRDATA[15]_INST_0_i_3_0\(8 downto 4) => TRISE(15 downto 11),
      \io_apb_PRDATA[15]_INST_0_i_3_0\(3 downto 2) => TRISE(9 downto 8),
      \io_apb_PRDATA[15]_INST_0_i_3_0\(1) => TRISE(5),
      \io_apb_PRDATA[15]_INST_0_i_3_0\(0) => TRISE(3),
      \io_apb_PRDATA[1]_INST_0_i_3\ => I2C_0_n_28,
      \io_apb_PRDATA[1]_INST_0_i_3_0\ => I2C_0_n_5,
      \io_apb_PRDATA[1]_INST_0_i_8\ => \io_apb_PRDATA[1]_INST_0_i_8\,
      \io_apb_PRDATA[2]_INST_0_i_3\ => I2C_0_n_6,
      \io_apb_PRDATA[3]_INST_0_i_3\ => I2C_0_n_10,
      \io_apb_PRDATA[4]_INST_0_i_3\ => I2C_0_n_7,
      \io_apb_PRDATA[5]_INST_0_i_3\ => I2C_0_n_11,
      \io_apb_PRDATA[6]_INST_0_i_3\ => \io_apb_PRDATA[6]_INST_0_i_8\,
      \io_apb_PRDATA[6]_INST_0_i_3_0\ => I2C_0_n_3,
      \io_apb_PRDATA[7]_INST_0_i_3\ => I2C_0_n_8,
      \io_apb_PRDATA[8]_INST_0_i_3\ => I2C_0_n_12,
      \io_apb_PRDATA[9]_INST_0_i_3\ => I2C_0_n_13,
      io_apb_PSEL(0) => io_apb_PSEL(0),
      io_apb_PWDATA(15 downto 0) => io_apb_PWDATA(15 downto 0),
      io_apb_PWRITE => io_apb_PWRITE,
      io_apb_decoder_io_output_PSEL(0) => io_apb_decoder_io_output_PSEL(2),
      io_apb_decoder_io_output_PSEL_0(0) => io_apb_decoder_io_output_PSEL_0(1),
      io_gpio_read(0) => io_gpio_read(1),
      io_gpio_write(0) => io_gpio_write(1),
      \io_gpio_write[22]\(0) => \io_gpio_write[22]\(1),
      \logic_pop_sync_popReg_reg[0]\ => I2C_0_n_2,
      reset => reset,
      selIndex => selIndex
    );
apb3Router_7: entity work.sys_Apb3Periph_0_0_Apb3Router_16
     port map (
      clk => clk,
      io_apb_decoder_io_output_PSEL_0(0) => io_apb_decoder_io_output_PSEL_0(1),
      selIndex => selIndex
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_Apb3SpiArray is
  port (
    io_gpio_write : out STD_LOGIC_VECTOR ( 3 downto 0 );
    io_apb_PADDR_4_sp_1 : out STD_LOGIC;
    io_apb_PADDR_3_sp_1 : out STD_LOGIC;
    io_apb_PADDR_2_sp_1 : out STD_LOGIC;
    io_apb_PADDR_0_sp_1 : out STD_LOGIC;
    io_interrupt : out STD_LOGIC_VECTOR ( 0 to 0 );
    spiCtrl_io_spis_0_sclk : out STD_LOGIC;
    spiCtrl_io_apb_PRDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    spiCtrl_io_spis_0_mosi : out STD_LOGIC;
    spiCtrl_io_spis_1_mosi : out STD_LOGIC;
    \io_gpio_write[29]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    io_apb_PADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    io_apb_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_apb_PENABLE : in STD_LOGIC;
    io_apb_PWRITE : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    io_apb_PWDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \io_apb_PRDATA[0]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[0]_INST_0_i_7\ : in STD_LOGIC;
    \io_apb_PRDATA[0]_INST_0_i_7_0\ : in STD_LOGIC;
    \I2SPR_reg[0]\ : in STD_LOGIC;
    \CRCPR_reg[0]\ : in STD_LOGIC;
    io_gpio_read : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end sys_Apb3Periph_0_0_Apb3SpiArray;

architecture STRUCTURE of sys_Apb3Periph_0_0_Apb3SpiArray is
  signal SPI_0_n_6 : STD_LOGIC;
  signal SPI_0_n_9 : STD_LOGIC;
  signal SPI_1_n_10 : STD_LOGIC;
  signal SPI_1_n_11 : STD_LOGIC;
  signal SPI_1_n_12 : STD_LOGIC;
  signal SPI_1_n_13 : STD_LOGIC;
  signal SPI_1_n_14 : STD_LOGIC;
  signal SPI_1_n_15 : STD_LOGIC;
  signal SPI_1_n_16 : STD_LOGIC;
  signal SPI_1_n_17 : STD_LOGIC;
  signal SPI_1_n_18 : STD_LOGIC;
  signal SPI_1_n_19 : STD_LOGIC;
  signal SPI_1_n_20 : STD_LOGIC;
  signal SPI_1_n_21 : STD_LOGIC;
  signal SPI_1_n_22 : STD_LOGIC;
  signal SPI_1_n_6 : STD_LOGIC;
  signal SPI_1_n_7 : STD_LOGIC;
  signal SPI_1_n_8 : STD_LOGIC;
  signal SPI_1_n_9 : STD_LOGIC;
  signal io_apb_PADDR_0_sn_1 : STD_LOGIC;
  signal io_apb_PADDR_2_sn_1 : STD_LOGIC;
  signal io_apb_PADDR_3_sn_1 : STD_LOGIC;
  signal io_apb_PADDR_4_sn_1 : STD_LOGIC;
  signal io_apb_decoder_io_output_PSEL : STD_LOGIC_VECTOR ( 3 to 3 );
  signal io_apb_decoder_io_output_PSEL_0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal selIndex : STD_LOGIC;
  signal spiCtrl_io_interrupt : STD_LOGIC_VECTOR ( 1 to 1 );
begin
  io_apb_PADDR_0_sp_1 <= io_apb_PADDR_0_sn_1;
  io_apb_PADDR_2_sp_1 <= io_apb_PADDR_2_sn_1;
  io_apb_PADDR_3_sp_1 <= io_apb_PADDR_3_sn_1;
  io_apb_PADDR_4_sp_1 <= io_apb_PADDR_4_sn_1;
SPI_0: entity work.sys_Apb3Periph_0_0_Apb3Spi
     port map (
      \CR1_reg[0]_0\ => io_apb_PADDR_0_sn_1,
      \CR2_reg[0]_0\ => io_apb_PADDR_3_sn_1,
      \CRCPR_reg[0]_0\ => \CRCPR_reg[0]\,
      \I2SCFGR_reg[0]_0\ => io_apb_PADDR_2_sn_1,
      \I2SPR_reg[0]_0\ => \I2SPR_reg[0]\,
      Q(2 downto 0) => Q(2 downto 0),
      clk => clk,
      io_apb_PADDR(10 downto 0) => io_apb_PADDR(10 downto 0),
      io_apb_PADDR_3_sp_1 => SPI_0_n_9,
      io_apb_PADDR_4_sp_1 => io_apb_PADDR_4_sn_1,
      io_apb_PENABLE => io_apb_PENABLE,
      io_apb_PENABLE_0 => SPI_0_n_6,
      \io_apb_PRDATA[0]_INST_0_i_3\ => SPI_1_n_7,
      \io_apb_PRDATA[0]_INST_0_i_3_0\ => \io_apb_PRDATA[0]_INST_0_i_3\,
      \io_apb_PRDATA[0]_INST_0_i_7\ => \io_apb_PRDATA[0]_INST_0_i_7\,
      \io_apb_PRDATA[0]_INST_0_i_7_0\ => \io_apb_PRDATA[0]_INST_0_i_7_0\,
      \io_apb_PRDATA[10]_INST_0_i_3\ => SPI_1_n_17,
      \io_apb_PRDATA[11]_INST_0_i_3\ => SPI_1_n_18,
      \io_apb_PRDATA[12]_INST_0_i_3\ => SPI_1_n_19,
      \io_apb_PRDATA[13]_INST_0_i_3\ => SPI_1_n_20,
      \io_apb_PRDATA[14]_INST_0_i_3\ => SPI_1_n_21,
      \io_apb_PRDATA[15]_INST_0_i_3\ => SPI_1_n_22,
      \io_apb_PRDATA[1]_INST_0_i_3\ => SPI_1_n_8,
      \io_apb_PRDATA[2]_INST_0_i_3\ => SPI_1_n_9,
      \io_apb_PRDATA[3]_INST_0_i_3\ => SPI_1_n_10,
      \io_apb_PRDATA[4]_INST_0_i_3\ => SPI_1_n_11,
      \io_apb_PRDATA[5]_INST_0_i_3\ => SPI_1_n_12,
      \io_apb_PRDATA[6]_INST_0_i_3\ => SPI_1_n_13,
      \io_apb_PRDATA[7]_INST_0_i_3\ => SPI_1_n_14,
      \io_apb_PRDATA[8]_INST_0_i_3\ => SPI_1_n_15,
      \io_apb_PRDATA[9]_INST_0_i_3\ => SPI_1_n_16,
      io_apb_PSEL(0) => io_apb_PSEL(0),
      io_apb_PWDATA(15 downto 0) => io_apb_PWDATA(15 downto 0),
      io_apb_PWRITE => io_apb_PWRITE,
      io_apb_decoder_io_output_PSEL(0) => io_apb_decoder_io_output_PSEL(3),
      io_gpio_read(0) => io_gpio_read(0),
      io_gpio_write(2 downto 0) => io_gpio_write(2 downto 0),
      \io_gpio_write[28]\(2 downto 0) => \io_gpio_write[29]\(2 downto 0),
      io_interrupt(0) => io_interrupt(0),
      \io_interrupt[15]\(0) => spiCtrl_io_interrupt(1),
      \logic_ram_reg_0_15_0_5_i_3__3\ => SPI_1_n_6,
      reset => reset,
      selIndex => selIndex,
      spiCtrl_io_apb_PRDATA(15 downto 0) => spiCtrl_io_apb_PRDATA(15 downto 0),
      spiCtrl_io_spis_0_sclk => spiCtrl_io_spis_0_sclk,
      spiMaster_mosiReg_reg_0 => spiCtrl_io_spis_0_mosi
    );
SPI_1: entity work.sys_Apb3Periph_0_0_Apb3Spi_9
     port map (
      \CR2_reg[7]_0\(0) => spiCtrl_io_interrupt(1),
      \CRCPR_reg[0]_0\ => \CRCPR_reg[0]\,
      \I2SPR_reg[0]_0\ => SPI_1_n_7,
      \I2SPR_reg[0]_1\ => \I2SPR_reg[0]\,
      \I2SPR_reg[10]_0\ => SPI_1_n_17,
      \I2SPR_reg[11]_0\ => SPI_1_n_18,
      \I2SPR_reg[12]_0\ => SPI_1_n_19,
      \I2SPR_reg[13]_0\ => SPI_1_n_20,
      \I2SPR_reg[14]_0\ => SPI_1_n_21,
      \I2SPR_reg[15]_0\ => SPI_1_n_22,
      \I2SPR_reg[1]_0\ => SPI_1_n_8,
      \I2SPR_reg[2]_0\ => SPI_1_n_9,
      \I2SPR_reg[3]_0\ => SPI_1_n_10,
      \I2SPR_reg[4]_0\ => SPI_1_n_11,
      \I2SPR_reg[5]_0\ => SPI_1_n_12,
      \I2SPR_reg[6]_0\ => SPI_1_n_13,
      \I2SPR_reg[7]_0\ => SPI_1_n_14,
      \I2SPR_reg[8]_0\ => SPI_1_n_15,
      \I2SPR_reg[9]_0\ => SPI_1_n_16,
      Q(0) => Q(3),
      clk => clk,
      io_apb_PADDR(10 downto 0) => io_apb_PADDR(10 downto 0),
      \io_apb_PADDR[0]_0\ => SPI_1_n_6,
      io_apb_PADDR_0_sp_1 => io_apb_PADDR_0_sn_1,
      io_apb_PADDR_2_sp_1 => io_apb_PADDR_2_sn_1,
      io_apb_PADDR_3_sp_1 => io_apb_PADDR_3_sn_1,
      io_apb_PENABLE => io_apb_PENABLE,
      \io_apb_PRDATA[0]_INST_0_i_17\ => SPI_0_n_6,
      \io_apb_PRDATA[0]_INST_0_i_7\ => \io_apb_PRDATA[0]_INST_0_i_7_0\,
      \io_apb_PRDATA[0]_INST_0_i_7_0\ => \io_apb_PRDATA[0]_INST_0_i_7\,
      \io_apb_PRDATA[0]_INST_0_i_7_1\ => \io_apb_PRDATA[0]_INST_0_i_3\,
      io_apb_PSEL(0) => io_apb_PSEL(0),
      io_apb_PWDATA(15 downto 0) => io_apb_PWDATA(15 downto 0),
      io_apb_PWRITE => io_apb_PWRITE,
      io_apb_decoder_io_output_PSEL(0) => io_apb_decoder_io_output_PSEL(3),
      io_apb_decoder_io_output_PSEL_0(0) => io_apb_decoder_io_output_PSEL_0(1),
      io_gpio_read(0) => io_gpio_read(1),
      io_gpio_write(0) => io_gpio_write(3),
      \io_gpio_write[29]\(0) => \io_gpio_write[29]\(3),
      \logic_pop_sync_popReg_reg[0]\ => SPI_0_n_9,
      \logic_ptr_push_reg[0]\ => io_apb_PADDR_4_sn_1,
      reset => reset,
      spiMaster_mosiReg_reg_0 => spiCtrl_io_spis_1_mosi
    );
apb3Router_7: entity work.sys_Apb3Periph_0_0_Apb3Router_10
     port map (
      clk => clk,
      io_apb_decoder_io_output_PSEL_0(0) => io_apb_decoder_io_output_PSEL_0(1),
      selIndex => selIndex
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_Apb3Uart is
  port (
    uartCtrl_io_uarts_0_txd : out STD_LOGIC;
    uartCtrl_io_apb_PRDATA : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \selIndex_reg[0]\ : out STD_LOGIC;
    \selIndex_reg[0]_0\ : out STD_LOGIC;
    \selIndex_reg[0]_1\ : out STD_LOGIC;
    \selIndex_reg[0]_2\ : out STD_LOGIC;
    \selIndex_reg[0]_3\ : out STD_LOGIC;
    \selIndex_reg[0]_4\ : out STD_LOGIC;
    \selIndex_reg[0]_5\ : out STD_LOGIC;
    \CR2_reg[9]_0\ : out STD_LOGIC;
    \CR2_reg[10]_0\ : out STD_LOGIC;
    \CR2_reg[11]_0\ : out STD_LOGIC;
    \CR2_reg[12]_0\ : out STD_LOGIC;
    \CR2_reg[13]_0\ : out STD_LOGIC;
    \CR2_reg[14]_0\ : out STD_LOGIC;
    \CR2_reg[15]_0\ : out STD_LOGIC;
    io_interrupt : out STD_LOGIC_VECTOR ( 0 to 0 );
    io_gpio_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    \logic_ptr_push_reg[0]\ : in STD_LOGIC;
    io_apb_PADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \io_apb_PRDATA[0]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_28\ : in STD_LOGIC;
    selIndex : in STD_LOGIC;
    \io_apb_PRDATA[0]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_28_0\ : in STD_LOGIC;
    \io_apb_PRDATA[7]_INST_0_i_25\ : in STD_LOGIC;
    \io_apb_PRDATA[1]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[1]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[2]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[2]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[3]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[3]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[4]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[4]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[5]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[5]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[6]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[6]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[7]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[7]_INST_0_i_3_0\ : in STD_LOGIC;
    \io_apb_PRDATA[8]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[8]_INST_0_i_3_0\ : in STD_LOGIC;
    io_apb_PWRITE : in STD_LOGIC;
    io_apb_PENABLE : in STD_LOGIC;
    io_apb_decoder_io_output_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    \io_apb_PRDATA[15]_INST_0_i_28_1\ : in STD_LOGIC;
    \logic_pop_sync_popReg_reg[0]\ : in STD_LOGIC;
    io_apb_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    \io_apb_PRDATA[15]_INST_0_i_28_2\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_28_3\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_28_4\ : in STD_LOGIC;
    uartCtrl_io_interrupt : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_apb_PWDATA : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end sys_Apb3Periph_0_0_Apb3Uart;

architecture STRUCTURE of sys_Apb3Periph_0_0_Apb3Uart is
  signal \BRR[15]_i_1_n_0\ : STD_LOGIC;
  signal \BRR_reg_n_0_[0]\ : STD_LOGIC;
  signal \BRR_reg_n_0_[1]\ : STD_LOGIC;
  signal \BRR_reg_n_0_[2]\ : STD_LOGIC;
  signal \BRR_reg_n_0_[3]\ : STD_LOGIC;
  signal \CR1[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \CR1_reg_n_0_[0]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[11]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[13]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[14]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[15]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[1]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[2]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[3]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[5]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[6]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[8]\ : STD_LOGIC;
  signal \CR2[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \CR2_reg_n_0_[0]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[10]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[11]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[12]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[14]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[15]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[1]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[2]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[3]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[4]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[5]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[6]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[7]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[8]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[9]\ : STD_LOGIC;
  signal CR3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \CR3[15]_i_1_n_0\ : STD_LOGIC;
  signal GTPR : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \GTPR[15]_i_1_n_0\ : STD_LOGIC;
  signal SR0 : STD_LOGIC;
  signal \clockDivider_counter[0]_i_2_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[0]_i_5_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[0]_i_6_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[0]_i_7_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[0]_i_8_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[0]_i_9_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[12]_i_2_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[12]_i_3_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[12]_i_4_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[12]_i_5_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[12]_i_6_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[12]_i_7_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[12]_i_8_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[12]_i_9_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[16]_i_2_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[16]_i_3_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[16]_i_4_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[16]_i_5_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[16]_i_6_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[16]_i_7_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[16]_i_8_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[4]_i_2_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[4]_i_3_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[4]_i_4_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[4]_i_5_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[4]_i_6_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[4]_i_7_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[4]_i_8_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[4]_i_9_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[8]_i_2_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[8]_i_3_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[8]_i_4_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[8]_i_5_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[8]_i_6_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[8]_i_7_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[8]_i_8_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[8]_i_9_n_0\ : STD_LOGIC;
  signal clockDivider_counter_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \clockDivider_counter_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \clockDivider_counter_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \clockDivider_counter_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \clockDivider_counter_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \clockDivider_counter_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \clockDivider_counter_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \clockDivider_counter_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \clockDivider_counter_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \clockDivider_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \clockDivider_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \clockDivider_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \clockDivider_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \clockDivider_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \clockDivider_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \clockDivider_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \clockDivider_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \clockDivider_counter_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \clockDivider_counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \clockDivider_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \clockDivider_counter_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \clockDivider_counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \clockDivider_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \clockDivider_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \clockDivider_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \clockDivider_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \clockDivider_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \clockDivider_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \clockDivider_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \clockDivider_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \clockDivider_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \clockDivider_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \clockDivider_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \clockDivider_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \clockDivider_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \clockDivider_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \clockDivider_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \clockDivider_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \clockDivider_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \clockDivider_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal clockDivider_tickReg : STD_LOGIC;
  signal clockDivider_tickReg_i_2_n_0 : STD_LOGIC;
  signal clockDivider_tickReg_i_3_n_0 : STD_LOGIC;
  signal clockDivider_tickReg_i_4_n_0 : STD_LOGIC;
  signal \ctrl_doWrite__0\ : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \io_apb_PRDATA[0]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[1]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[2]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[3]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[3]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[4]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[5]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[5]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[6]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[6]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[7]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[7]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal io_configFrame_dataLength0 : STD_LOGIC;
  signal io_configFrame_parity : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal io_configFrame_stop : STD_LOGIC;
  signal \io_interrupt[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal load : STD_LOGIC;
  signal logic_ram_spinal_port1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal p_1_in3_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal p_7_in : STD_LOGIC;
  signal rxFifo_n_9 : STD_LOGIC;
  signal rx_io_error : STD_LOGIC;
  signal rx_io_read_valid : STD_LOGIC;
  signal rx_n_1 : STD_LOGIC;
  signal stateMachine_shifter : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tickCounter_value : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txFifo_io_pop_valid : STD_LOGIC;
  signal txFifo_io_push_ready : STD_LOGIC;
  signal txFifo_n_1 : STD_LOGIC;
  signal txFifo_n_3 : STD_LOGIC;
  signal tx_io_write_ready : STD_LOGIC;
  signal \when_uartCtrlRx_l126__0\ : STD_LOGIC;
  signal \NLW_clockDivider_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\BRR[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => io_apb_PADDR(1),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PADDR(0),
      I5 => \ctrl_doWrite__0\,
      O => \BRR[15]_i_1_n_0\
    );
\BRR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \BRR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \BRR_reg_n_0_[0]\
    );
\BRR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \BRR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => data(6)
    );
\BRR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \BRR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => data(7)
    );
\BRR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \BRR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => data(8)
    );
\BRR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \BRR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => data(9)
    );
\BRR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \BRR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => data(10)
    );
\BRR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \BRR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => data(11)
    );
\BRR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \BRR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \BRR_reg_n_0_[1]\
    );
\BRR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \BRR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \BRR_reg_n_0_[2]\
    );
\BRR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \BRR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \BRR_reg_n_0_[3]\
    );
\BRR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \BRR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => data(0)
    );
\BRR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \BRR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => data(1)
    );
\BRR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \BRR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => data(2)
    );
\BRR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \BRR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => data(3)
    );
\BRR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \BRR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => data(4)
    );
\BRR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \BRR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => data(5)
    );
\CR1[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \ctrl_doWrite__0\,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(1),
      I4 => io_apb_PADDR(0),
      I5 => io_apb_PADDR(2),
      O => \CR1[15]_i_1__1_n_0\
    );
\CR1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1[15]_i_1__1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \CR1_reg_n_0_[0]\
    );
\CR1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1[15]_i_1__1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => io_configFrame_parity(1)
    );
\CR1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1[15]_i_1__1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \CR1_reg_n_0_[11]\
    );
\CR1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1[15]_i_1__1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => io_configFrame_dataLength0
    );
\CR1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1[15]_i_1__1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \CR1_reg_n_0_[13]\
    );
\CR1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1[15]_i_1__1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \CR1_reg_n_0_[14]\
    );
\CR1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1[15]_i_1__1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \CR1_reg_n_0_[15]\
    );
\CR1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1[15]_i_1__1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \CR1_reg_n_0_[1]\
    );
\CR1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1[15]_i_1__1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \CR1_reg_n_0_[2]\
    );
\CR1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1[15]_i_1__1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \CR1_reg_n_0_[3]\
    );
\CR1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1[15]_i_1__1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => p_1_in3_in
    );
\CR1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1[15]_i_1__1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \CR1_reg_n_0_[5]\
    );
\CR1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1[15]_i_1__1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \CR1_reg_n_0_[6]\
    );
\CR1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1[15]_i_1__1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => p_7_in
    );
\CR1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1[15]_i_1__1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \CR1_reg_n_0_[8]\
    );
\CR1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1[15]_i_1__1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => io_configFrame_parity(0)
    );
\CR2[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \ctrl_doWrite__0\,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PADDR(0),
      I5 => io_apb_PADDR(1),
      O => \CR2[15]_i_1__1_n_0\
    );
\CR2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR2[15]_i_1__1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \CR2_reg_n_0_[0]\
    );
\CR2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR2[15]_i_1__1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \CR2_reg_n_0_[10]\
    );
\CR2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR2[15]_i_1__1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \CR2_reg_n_0_[11]\
    );
\CR2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR2[15]_i_1__1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \CR2_reg_n_0_[12]\
    );
\CR2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR2[15]_i_1__1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => io_configFrame_stop
    );
\CR2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR2[15]_i_1__1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \CR2_reg_n_0_[14]\
    );
\CR2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR2[15]_i_1__1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \CR2_reg_n_0_[15]\
    );
\CR2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR2[15]_i_1__1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \CR2_reg_n_0_[1]\
    );
\CR2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR2[15]_i_1__1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \CR2_reg_n_0_[2]\
    );
\CR2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR2[15]_i_1__1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \CR2_reg_n_0_[3]\
    );
\CR2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR2[15]_i_1__1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \CR2_reg_n_0_[4]\
    );
\CR2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR2[15]_i_1__1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \CR2_reg_n_0_[5]\
    );
\CR2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR2[15]_i_1__1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \CR2_reg_n_0_[6]\
    );
\CR2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR2[15]_i_1__1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \CR2_reg_n_0_[7]\
    );
\CR2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR2[15]_i_1__1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \CR2_reg_n_0_[8]\
    );
\CR2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR2[15]_i_1__1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \CR2_reg_n_0_[9]\
    );
\CR3[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \ctrl_doWrite__0\,
      I1 => io_apb_PADDR(4),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(1),
      I4 => io_apb_PADDR(0),
      I5 => io_apb_PADDR(2),
      O => \CR3[15]_i_1_n_0\
    );
\CR3_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR3[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => CR3(0)
    );
\CR3_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR3[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => CR3(10)
    );
\CR3_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR3[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => CR3(11)
    );
\CR3_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR3[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => CR3(12)
    );
\CR3_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR3[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => CR3(13)
    );
\CR3_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR3[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => CR3(14)
    );
\CR3_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR3[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => CR3(15)
    );
\CR3_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR3[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => CR3(1)
    );
\CR3_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR3[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => CR3(2)
    );
\CR3_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR3[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => CR3(3)
    );
\CR3_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR3[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => CR3(4)
    );
\CR3_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR3[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => CR3(5)
    );
\CR3_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR3[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => CR3(6)
    );
\CR3_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR3[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => CR3(7)
    );
\CR3_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR3[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => CR3(8)
    );
\CR3_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR3[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => CR3(9)
    );
\GTPR[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(1),
      I5 => \ctrl_doWrite__0\,
      O => \GTPR[15]_i_1_n_0\
    );
\GTPR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \GTPR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => GTPR(0)
    );
\GTPR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \GTPR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => GTPR(10)
    );
\GTPR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \GTPR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => GTPR(11)
    );
\GTPR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \GTPR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => GTPR(12)
    );
\GTPR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \GTPR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => GTPR(13)
    );
\GTPR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \GTPR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => GTPR(14)
    );
\GTPR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \GTPR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => GTPR(15)
    );
\GTPR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \GTPR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => GTPR(1)
    );
\GTPR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \GTPR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => GTPR(2)
    );
\GTPR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \GTPR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => GTPR(3)
    );
\GTPR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \GTPR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => GTPR(4)
    );
\GTPR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \GTPR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => GTPR(5)
    );
\GTPR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \GTPR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => GTPR(6)
    );
\GTPR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \GTPR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => GTPR(7)
    );
\GTPR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \GTPR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => GTPR(8)
    );
\GTPR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \GTPR[15]_i_1_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => GTPR(9)
    );
\SR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => rx_io_error,
      Q => p_5_in(3)
    );
\SR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => rxFifo_n_9,
      Q => p_5_in(5)
    );
\SR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => SR0,
      Q => p_5_in(6)
    );
\SR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => txFifo_io_push_ready,
      Q => p_5_in(7)
    );
\clockDivider_counter[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(3),
      I1 => load,
      I2 => clockDivider_counter_reg(3),
      O => \clockDivider_counter[0]_i_2_n_0\
    );
\clockDivider_counter[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(2),
      I1 => load,
      I2 => clockDivider_counter_reg(2),
      O => \clockDivider_counter[0]_i_3_n_0\
    );
\clockDivider_counter[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(1),
      I1 => load,
      I2 => clockDivider_counter_reg(1),
      O => \clockDivider_counter[0]_i_4_n_0\
    );
\clockDivider_counter[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(0),
      I1 => load,
      I2 => clockDivider_counter_reg(0),
      O => \clockDivider_counter[0]_i_5_n_0\
    );
\clockDivider_counter[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockDivider_counter_reg(3),
      I1 => data(3),
      I2 => load,
      O => \clockDivider_counter[0]_i_6_n_0\
    );
\clockDivider_counter[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockDivider_counter_reg(2),
      I1 => data(2),
      I2 => load,
      O => \clockDivider_counter[0]_i_7_n_0\
    );
\clockDivider_counter[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockDivider_counter_reg(1),
      I1 => data(1),
      I2 => load,
      O => \clockDivider_counter[0]_i_8_n_0\
    );
\clockDivider_counter[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockDivider_counter_reg(0),
      I1 => data(0),
      I2 => load,
      O => \clockDivider_counter[0]_i_9_n_0\
    );
\clockDivider_counter[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clockDivider_counter_reg(15),
      I1 => load,
      O => \clockDivider_counter[12]_i_2_n_0\
    );
\clockDivider_counter[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clockDivider_counter_reg(14),
      I1 => load,
      O => \clockDivider_counter[12]_i_3_n_0\
    );
\clockDivider_counter[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clockDivider_counter_reg(13),
      I1 => load,
      O => \clockDivider_counter[12]_i_4_n_0\
    );
\clockDivider_counter[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clockDivider_counter_reg(12),
      I1 => load,
      O => \clockDivider_counter[12]_i_5_n_0\
    );
\clockDivider_counter[12]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clockDivider_counter_reg(15),
      I1 => load,
      O => \clockDivider_counter[12]_i_6_n_0\
    );
\clockDivider_counter[12]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clockDivider_counter_reg(14),
      I1 => load,
      O => \clockDivider_counter[12]_i_7_n_0\
    );
\clockDivider_counter[12]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clockDivider_counter_reg(13),
      I1 => load,
      O => \clockDivider_counter[12]_i_8_n_0\
    );
\clockDivider_counter[12]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clockDivider_counter_reg(12),
      I1 => load,
      O => \clockDivider_counter[12]_i_9_n_0\
    );
\clockDivider_counter[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clockDivider_counter_reg(18),
      I1 => load,
      O => \clockDivider_counter[16]_i_2_n_0\
    );
\clockDivider_counter[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clockDivider_counter_reg(17),
      I1 => load,
      O => \clockDivider_counter[16]_i_3_n_0\
    );
\clockDivider_counter[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clockDivider_counter_reg(16),
      I1 => load,
      O => \clockDivider_counter[16]_i_4_n_0\
    );
\clockDivider_counter[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clockDivider_counter_reg(19),
      I1 => load,
      O => \clockDivider_counter[16]_i_5_n_0\
    );
\clockDivider_counter[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clockDivider_counter_reg(18),
      I1 => load,
      O => \clockDivider_counter[16]_i_6_n_0\
    );
\clockDivider_counter[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clockDivider_counter_reg(17),
      I1 => load,
      O => \clockDivider_counter[16]_i_7_n_0\
    );
\clockDivider_counter[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clockDivider_counter_reg(16),
      I1 => load,
      O => \clockDivider_counter[16]_i_8_n_0\
    );
\clockDivider_counter[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(7),
      I1 => load,
      I2 => clockDivider_counter_reg(7),
      O => \clockDivider_counter[4]_i_2_n_0\
    );
\clockDivider_counter[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(6),
      I1 => load,
      I2 => clockDivider_counter_reg(6),
      O => \clockDivider_counter[4]_i_3_n_0\
    );
\clockDivider_counter[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(5),
      I1 => load,
      I2 => clockDivider_counter_reg(5),
      O => \clockDivider_counter[4]_i_4_n_0\
    );
\clockDivider_counter[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(4),
      I1 => load,
      I2 => clockDivider_counter_reg(4),
      O => \clockDivider_counter[4]_i_5_n_0\
    );
\clockDivider_counter[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockDivider_counter_reg(7),
      I1 => data(7),
      I2 => load,
      O => \clockDivider_counter[4]_i_6_n_0\
    );
\clockDivider_counter[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockDivider_counter_reg(6),
      I1 => data(6),
      I2 => load,
      O => \clockDivider_counter[4]_i_7_n_0\
    );
\clockDivider_counter[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockDivider_counter_reg(5),
      I1 => data(5),
      I2 => load,
      O => \clockDivider_counter[4]_i_8_n_0\
    );
\clockDivider_counter[4]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockDivider_counter_reg(4),
      I1 => data(4),
      I2 => load,
      O => \clockDivider_counter[4]_i_9_n_0\
    );
\clockDivider_counter[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(11),
      I1 => load,
      I2 => clockDivider_counter_reg(11),
      O => \clockDivider_counter[8]_i_2_n_0\
    );
\clockDivider_counter[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(10),
      I1 => load,
      I2 => clockDivider_counter_reg(10),
      O => \clockDivider_counter[8]_i_3_n_0\
    );
\clockDivider_counter[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(9),
      I1 => load,
      I2 => clockDivider_counter_reg(9),
      O => \clockDivider_counter[8]_i_4_n_0\
    );
\clockDivider_counter[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(8),
      I1 => load,
      I2 => clockDivider_counter_reg(8),
      O => \clockDivider_counter[8]_i_5_n_0\
    );
\clockDivider_counter[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockDivider_counter_reg(11),
      I1 => data(11),
      I2 => load,
      O => \clockDivider_counter[8]_i_6_n_0\
    );
\clockDivider_counter[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockDivider_counter_reg(10),
      I1 => data(10),
      I2 => load,
      O => \clockDivider_counter[8]_i_7_n_0\
    );
\clockDivider_counter[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockDivider_counter_reg(9),
      I1 => data(9),
      I2 => load,
      O => \clockDivider_counter[8]_i_8_n_0\
    );
\clockDivider_counter[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockDivider_counter_reg(8),
      I1 => data(8),
      I2 => load,
      O => \clockDivider_counter[8]_i_9_n_0\
    );
\clockDivider_counter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_reg[0]_i_1_n_7\,
      Q => clockDivider_counter_reg(0)
    );
\clockDivider_counter_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \clockDivider_counter_reg[0]_i_1_n_0\,
      CO(2) => \clockDivider_counter_reg[0]_i_1_n_1\,
      CO(1) => \clockDivider_counter_reg[0]_i_1_n_2\,
      CO(0) => \clockDivider_counter_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \clockDivider_counter[0]_i_2_n_0\,
      DI(2) => \clockDivider_counter[0]_i_3_n_0\,
      DI(1) => \clockDivider_counter[0]_i_4_n_0\,
      DI(0) => \clockDivider_counter[0]_i_5_n_0\,
      O(3) => \clockDivider_counter_reg[0]_i_1_n_4\,
      O(2) => \clockDivider_counter_reg[0]_i_1_n_5\,
      O(1) => \clockDivider_counter_reg[0]_i_1_n_6\,
      O(0) => \clockDivider_counter_reg[0]_i_1_n_7\,
      S(3) => \clockDivider_counter[0]_i_6_n_0\,
      S(2) => \clockDivider_counter[0]_i_7_n_0\,
      S(1) => \clockDivider_counter[0]_i_8_n_0\,
      S(0) => \clockDivider_counter[0]_i_9_n_0\
    );
\clockDivider_counter_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_reg[8]_i_1_n_5\,
      Q => clockDivider_counter_reg(10)
    );
\clockDivider_counter_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_reg[8]_i_1_n_4\,
      Q => clockDivider_counter_reg(11)
    );
\clockDivider_counter_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_reg[12]_i_1_n_7\,
      Q => clockDivider_counter_reg(12)
    );
\clockDivider_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \clockDivider_counter_reg[8]_i_1_n_0\,
      CO(3) => \clockDivider_counter_reg[12]_i_1_n_0\,
      CO(2) => \clockDivider_counter_reg[12]_i_1_n_1\,
      CO(1) => \clockDivider_counter_reg[12]_i_1_n_2\,
      CO(0) => \clockDivider_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \clockDivider_counter[12]_i_2_n_0\,
      DI(2) => \clockDivider_counter[12]_i_3_n_0\,
      DI(1) => \clockDivider_counter[12]_i_4_n_0\,
      DI(0) => \clockDivider_counter[12]_i_5_n_0\,
      O(3) => \clockDivider_counter_reg[12]_i_1_n_4\,
      O(2) => \clockDivider_counter_reg[12]_i_1_n_5\,
      O(1) => \clockDivider_counter_reg[12]_i_1_n_6\,
      O(0) => \clockDivider_counter_reg[12]_i_1_n_7\,
      S(3) => \clockDivider_counter[12]_i_6_n_0\,
      S(2) => \clockDivider_counter[12]_i_7_n_0\,
      S(1) => \clockDivider_counter[12]_i_8_n_0\,
      S(0) => \clockDivider_counter[12]_i_9_n_0\
    );
\clockDivider_counter_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_reg[12]_i_1_n_6\,
      Q => clockDivider_counter_reg(13)
    );
\clockDivider_counter_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_reg[12]_i_1_n_5\,
      Q => clockDivider_counter_reg(14)
    );
\clockDivider_counter_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_reg[12]_i_1_n_4\,
      Q => clockDivider_counter_reg(15)
    );
\clockDivider_counter_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_reg[16]_i_1_n_7\,
      Q => clockDivider_counter_reg(16)
    );
\clockDivider_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \clockDivider_counter_reg[12]_i_1_n_0\,
      CO(3) => \NLW_clockDivider_counter_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \clockDivider_counter_reg[16]_i_1_n_1\,
      CO(1) => \clockDivider_counter_reg[16]_i_1_n_2\,
      CO(0) => \clockDivider_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \clockDivider_counter[16]_i_2_n_0\,
      DI(1) => \clockDivider_counter[16]_i_3_n_0\,
      DI(0) => \clockDivider_counter[16]_i_4_n_0\,
      O(3) => \clockDivider_counter_reg[16]_i_1_n_4\,
      O(2) => \clockDivider_counter_reg[16]_i_1_n_5\,
      O(1) => \clockDivider_counter_reg[16]_i_1_n_6\,
      O(0) => \clockDivider_counter_reg[16]_i_1_n_7\,
      S(3) => \clockDivider_counter[16]_i_5_n_0\,
      S(2) => \clockDivider_counter[16]_i_6_n_0\,
      S(1) => \clockDivider_counter[16]_i_7_n_0\,
      S(0) => \clockDivider_counter[16]_i_8_n_0\
    );
\clockDivider_counter_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_reg[16]_i_1_n_6\,
      Q => clockDivider_counter_reg(17)
    );
\clockDivider_counter_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_reg[16]_i_1_n_5\,
      Q => clockDivider_counter_reg(18)
    );
\clockDivider_counter_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_reg[16]_i_1_n_4\,
      Q => clockDivider_counter_reg(19)
    );
\clockDivider_counter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_reg[0]_i_1_n_6\,
      Q => clockDivider_counter_reg(1)
    );
\clockDivider_counter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_reg[0]_i_1_n_5\,
      Q => clockDivider_counter_reg(2)
    );
\clockDivider_counter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_reg[0]_i_1_n_4\,
      Q => clockDivider_counter_reg(3)
    );
\clockDivider_counter_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_reg[4]_i_1_n_7\,
      Q => clockDivider_counter_reg(4)
    );
\clockDivider_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \clockDivider_counter_reg[0]_i_1_n_0\,
      CO(3) => \clockDivider_counter_reg[4]_i_1_n_0\,
      CO(2) => \clockDivider_counter_reg[4]_i_1_n_1\,
      CO(1) => \clockDivider_counter_reg[4]_i_1_n_2\,
      CO(0) => \clockDivider_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \clockDivider_counter[4]_i_2_n_0\,
      DI(2) => \clockDivider_counter[4]_i_3_n_0\,
      DI(1) => \clockDivider_counter[4]_i_4_n_0\,
      DI(0) => \clockDivider_counter[4]_i_5_n_0\,
      O(3) => \clockDivider_counter_reg[4]_i_1_n_4\,
      O(2) => \clockDivider_counter_reg[4]_i_1_n_5\,
      O(1) => \clockDivider_counter_reg[4]_i_1_n_6\,
      O(0) => \clockDivider_counter_reg[4]_i_1_n_7\,
      S(3) => \clockDivider_counter[4]_i_6_n_0\,
      S(2) => \clockDivider_counter[4]_i_7_n_0\,
      S(1) => \clockDivider_counter[4]_i_8_n_0\,
      S(0) => \clockDivider_counter[4]_i_9_n_0\
    );
\clockDivider_counter_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_reg[4]_i_1_n_6\,
      Q => clockDivider_counter_reg(5)
    );
\clockDivider_counter_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_reg[4]_i_1_n_5\,
      Q => clockDivider_counter_reg(6)
    );
\clockDivider_counter_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_reg[4]_i_1_n_4\,
      Q => clockDivider_counter_reg(7)
    );
\clockDivider_counter_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_reg[8]_i_1_n_7\,
      Q => clockDivider_counter_reg(8)
    );
\clockDivider_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \clockDivider_counter_reg[4]_i_1_n_0\,
      CO(3) => \clockDivider_counter_reg[8]_i_1_n_0\,
      CO(2) => \clockDivider_counter_reg[8]_i_1_n_1\,
      CO(1) => \clockDivider_counter_reg[8]_i_1_n_2\,
      CO(0) => \clockDivider_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \clockDivider_counter[8]_i_2_n_0\,
      DI(2) => \clockDivider_counter[8]_i_3_n_0\,
      DI(1) => \clockDivider_counter[8]_i_4_n_0\,
      DI(0) => \clockDivider_counter[8]_i_5_n_0\,
      O(3) => \clockDivider_counter_reg[8]_i_1_n_4\,
      O(2) => \clockDivider_counter_reg[8]_i_1_n_5\,
      O(1) => \clockDivider_counter_reg[8]_i_1_n_6\,
      O(0) => \clockDivider_counter_reg[8]_i_1_n_7\,
      S(3) => \clockDivider_counter[8]_i_6_n_0\,
      S(2) => \clockDivider_counter[8]_i_7_n_0\,
      S(1) => \clockDivider_counter[8]_i_8_n_0\,
      S(0) => \clockDivider_counter[8]_i_9_n_0\
    );
\clockDivider_counter_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_reg[8]_i_1_n_6\,
      Q => clockDivider_counter_reg(9)
    );
clockDivider_tickReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => clockDivider_counter_reg(1),
      I1 => clockDivider_counter_reg(0),
      I2 => clockDivider_counter_reg(3),
      I3 => clockDivider_counter_reg(2),
      I4 => clockDivider_tickReg_i_2_n_0,
      I5 => clockDivider_tickReg_i_3_n_0,
      O => load
    );
clockDivider_tickReg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => clockDivider_counter_reg(4),
      I1 => clockDivider_counter_reg(5),
      I2 => clockDivider_counter_reg(6),
      I3 => clockDivider_counter_reg(7),
      I4 => clockDivider_counter_reg(9),
      I5 => clockDivider_counter_reg(8),
      O => clockDivider_tickReg_i_2_n_0
    );
clockDivider_tickReg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => clockDivider_tickReg_i_4_n_0,
      I1 => clockDivider_counter_reg(12),
      I2 => clockDivider_counter_reg(13),
      I3 => clockDivider_counter_reg(10),
      I4 => clockDivider_counter_reg(11),
      O => clockDivider_tickReg_i_3_n_0
    );
clockDivider_tickReg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => clockDivider_counter_reg(14),
      I1 => clockDivider_counter_reg(15),
      I2 => clockDivider_counter_reg(16),
      I3 => clockDivider_counter_reg(17),
      I4 => clockDivider_counter_reg(19),
      I5 => clockDivider_counter_reg(18),
      O => clockDivider_tickReg_i_4_n_0
    );
clockDivider_tickReg_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => load,
      Q => clockDivider_tickReg
    );
\io_apb_PRDATA[0]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_1\,
      I1 => \CR2_reg_n_0_[0]\,
      I2 => \io_apb_PRDATA[15]_INST_0_i_28_0\,
      I3 => GTPR(0),
      I4 => CR3(0),
      I5 => \io_apb_PRDATA[15]_INST_0_i_28_4\,
      O => \io_apb_PRDATA[0]_INST_0_i_23_n_0\
    );
\io_apb_PRDATA[10]_INST_0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_1\,
      I1 => \CR2_reg_n_0_[10]\,
      I2 => \io_apb_PRDATA[15]_INST_0_i_28_0\,
      I3 => GTPR(10),
      I4 => CR3(10),
      I5 => \io_apb_PRDATA[15]_INST_0_i_28_4\,
      O => \CR2_reg[10]_0\
    );
\io_apb_PRDATA[10]_INST_0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCDDFFDFDF"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_2\,
      I1 => selIndex,
      I2 => data(6),
      I3 => io_configFrame_parity(1),
      I4 => \io_apb_PRDATA[15]_INST_0_i_28_3\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_28\,
      O => \selIndex_reg[0]_0\
    );
\io_apb_PRDATA[11]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_1\,
      I1 => \CR2_reg_n_0_[11]\,
      I2 => \io_apb_PRDATA[15]_INST_0_i_28_0\,
      I3 => GTPR(11),
      I4 => CR3(11),
      I5 => \io_apb_PRDATA[15]_INST_0_i_28_4\,
      O => \CR2_reg[11]_0\
    );
\io_apb_PRDATA[11]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCDDFFDFDF"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_2\,
      I1 => selIndex,
      I2 => data(7),
      I3 => \CR1_reg_n_0_[11]\,
      I4 => \io_apb_PRDATA[15]_INST_0_i_28_3\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_28\,
      O => \selIndex_reg[0]_1\
    );
\io_apb_PRDATA[12]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_1\,
      I1 => \CR2_reg_n_0_[12]\,
      I2 => \io_apb_PRDATA[15]_INST_0_i_28_0\,
      I3 => GTPR(12),
      I4 => CR3(12),
      I5 => \io_apb_PRDATA[15]_INST_0_i_28_4\,
      O => \CR2_reg[12]_0\
    );
\io_apb_PRDATA[12]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCDDFFDFDF"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_2\,
      I1 => selIndex,
      I2 => data(8),
      I3 => io_configFrame_dataLength0,
      I4 => \io_apb_PRDATA[15]_INST_0_i_28_3\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_28\,
      O => \selIndex_reg[0]_2\
    );
\io_apb_PRDATA[13]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_1\,
      I1 => io_configFrame_stop,
      I2 => \io_apb_PRDATA[15]_INST_0_i_28_0\,
      I3 => GTPR(13),
      I4 => CR3(13),
      I5 => \io_apb_PRDATA[15]_INST_0_i_28_4\,
      O => \CR2_reg[13]_0\
    );
\io_apb_PRDATA[13]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCDDFFDFDF"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_2\,
      I1 => selIndex,
      I2 => data(9),
      I3 => \CR1_reg_n_0_[13]\,
      I4 => \io_apb_PRDATA[15]_INST_0_i_28_3\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_28\,
      O => \selIndex_reg[0]_3\
    );
\io_apb_PRDATA[14]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_1\,
      I1 => \CR2_reg_n_0_[14]\,
      I2 => \io_apb_PRDATA[15]_INST_0_i_28_0\,
      I3 => GTPR(14),
      I4 => CR3(14),
      I5 => \io_apb_PRDATA[15]_INST_0_i_28_4\,
      O => \CR2_reg[14]_0\
    );
\io_apb_PRDATA[14]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCDDFFDFDF"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_2\,
      I1 => selIndex,
      I2 => data(10),
      I3 => \CR1_reg_n_0_[14]\,
      I4 => \io_apb_PRDATA[15]_INST_0_i_28_3\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_28\,
      O => \selIndex_reg[0]_4\
    );
\io_apb_PRDATA[15]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_1\,
      I1 => \CR2_reg_n_0_[15]\,
      I2 => \io_apb_PRDATA[15]_INST_0_i_28_0\,
      I3 => GTPR(15),
      I4 => CR3(15),
      I5 => \io_apb_PRDATA[15]_INST_0_i_28_4\,
      O => \CR2_reg[15]_0\
    );
\io_apb_PRDATA[15]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCDDFFDFDF"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_2\,
      I1 => selIndex,
      I2 => data(11),
      I3 => \CR1_reg_n_0_[15]\,
      I4 => \io_apb_PRDATA[15]_INST_0_i_28_3\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_28\,
      O => \selIndex_reg[0]_5\
    );
\io_apb_PRDATA[1]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_1\,
      I1 => \CR2_reg_n_0_[1]\,
      I2 => \io_apb_PRDATA[15]_INST_0_i_28_0\,
      I3 => GTPR(1),
      I4 => CR3(1),
      I5 => \io_apb_PRDATA[15]_INST_0_i_28_4\,
      O => \io_apb_PRDATA[1]_INST_0_i_24_n_0\
    );
\io_apb_PRDATA[2]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_1\,
      I1 => \CR2_reg_n_0_[2]\,
      I2 => \io_apb_PRDATA[15]_INST_0_i_28_0\,
      I3 => GTPR(2),
      I4 => CR3(2),
      I5 => \io_apb_PRDATA[15]_INST_0_i_28_4\,
      O => \io_apb_PRDATA[2]_INST_0_i_23_n_0\
    );
\io_apb_PRDATA[3]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_1\,
      I1 => \CR2_reg_n_0_[3]\,
      I2 => \io_apb_PRDATA[15]_INST_0_i_28_0\,
      I3 => GTPR(3),
      I4 => CR3(3),
      I5 => \io_apb_PRDATA[15]_INST_0_i_28_4\,
      O => \io_apb_PRDATA[3]_INST_0_i_23_n_0\
    );
\io_apb_PRDATA[3]_INST_0_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \CR1_reg_n_0_[3]\,
      I1 => \io_apb_PRDATA[7]_INST_0_i_25\,
      I2 => p_5_in(3),
      I3 => \io_apb_PRDATA[15]_INST_0_i_28_4\,
      O => \io_apb_PRDATA[3]_INST_0_i_39_n_0\
    );
\io_apb_PRDATA[4]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_1\,
      I1 => \CR2_reg_n_0_[4]\,
      I2 => \io_apb_PRDATA[15]_INST_0_i_28_0\,
      I3 => GTPR(4),
      I4 => CR3(4),
      I5 => \io_apb_PRDATA[15]_INST_0_i_28_4\,
      O => \io_apb_PRDATA[4]_INST_0_i_23_n_0\
    );
\io_apb_PRDATA[5]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_1\,
      I1 => \CR2_reg_n_0_[5]\,
      I2 => \io_apb_PRDATA[15]_INST_0_i_28_0\,
      I3 => GTPR(5),
      I4 => CR3(5),
      I5 => \io_apb_PRDATA[15]_INST_0_i_28_4\,
      O => \io_apb_PRDATA[5]_INST_0_i_23_n_0\
    );
\io_apb_PRDATA[5]_INST_0_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \CR1_reg_n_0_[5]\,
      I1 => \io_apb_PRDATA[7]_INST_0_i_25\,
      I2 => p_5_in(5),
      I3 => \io_apb_PRDATA[15]_INST_0_i_28_4\,
      O => \io_apb_PRDATA[5]_INST_0_i_39_n_0\
    );
\io_apb_PRDATA[6]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_1\,
      I1 => \CR2_reg_n_0_[6]\,
      I2 => \io_apb_PRDATA[15]_INST_0_i_28_0\,
      I3 => GTPR(6),
      I4 => CR3(6),
      I5 => \io_apb_PRDATA[15]_INST_0_i_28_4\,
      O => \io_apb_PRDATA[6]_INST_0_i_23_n_0\
    );
\io_apb_PRDATA[6]_INST_0_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \CR1_reg_n_0_[6]\,
      I1 => \io_apb_PRDATA[7]_INST_0_i_25\,
      I2 => p_5_in(6),
      I3 => \io_apb_PRDATA[15]_INST_0_i_28_4\,
      O => \io_apb_PRDATA[6]_INST_0_i_40_n_0\
    );
\io_apb_PRDATA[7]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_1\,
      I1 => \CR2_reg_n_0_[7]\,
      I2 => \io_apb_PRDATA[15]_INST_0_i_28_0\,
      I3 => GTPR(7),
      I4 => CR3(7),
      I5 => \io_apb_PRDATA[15]_INST_0_i_28_4\,
      O => \io_apb_PRDATA[7]_INST_0_i_23_n_0\
    );
\io_apb_PRDATA[7]_INST_0_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_7_in,
      I1 => \io_apb_PRDATA[7]_INST_0_i_25\,
      I2 => p_5_in(7),
      I3 => \io_apb_PRDATA[15]_INST_0_i_28_4\,
      O => \io_apb_PRDATA[7]_INST_0_i_41_n_0\
    );
\io_apb_PRDATA[8]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_1\,
      I1 => \CR2_reg_n_0_[8]\,
      I2 => \io_apb_PRDATA[15]_INST_0_i_28_0\,
      I3 => GTPR(8),
      I4 => CR3(8),
      I5 => \io_apb_PRDATA[15]_INST_0_i_28_4\,
      O => \io_apb_PRDATA[8]_INST_0_i_23_n_0\
    );
\io_apb_PRDATA[9]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_1\,
      I1 => \CR2_reg_n_0_[9]\,
      I2 => \io_apb_PRDATA[15]_INST_0_i_28_0\,
      I3 => GTPR(9),
      I4 => CR3(9),
      I5 => \io_apb_PRDATA[15]_INST_0_i_28_4\,
      O => \CR2_reg[9]_0\
    );
\io_apb_PRDATA[9]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCDDFFDFDF"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_2\,
      I1 => selIndex,
      I2 => data(5),
      I3 => io_configFrame_parity(0),
      I4 => \io_apb_PRDATA[15]_INST_0_i_28_3\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_28\,
      O => \selIndex_reg[0]\
    );
\io_interrupt[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \io_interrupt[0]_INST_0_i_1_n_0\,
      I1 => p_5_in(7),
      I2 => p_7_in,
      I3 => p_5_in(6),
      I4 => \CR1_reg_n_0_[6]\,
      I5 => uartCtrl_io_interrupt(0),
      O => io_interrupt(0)
    );
\io_interrupt[0]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_5_in(3),
      I1 => p_1_in3_in,
      I2 => p_5_in(5),
      I3 => \CR1_reg_n_0_[5]\,
      O => \io_interrupt[0]_INST_0_i_1_n_0\
    );
rx: entity work.sys_Apb3Periph_0_0_uartCtrlRx_3
     port map (
      \CR1_reg[10]\ => rx_n_1,
      D(0) => rx_io_error,
      \FSM_sequential_stateMachine_state[2]_i_3__1_0\(0) => io_configFrame_stop,
      Q(2) => io_configFrame_dataLength0,
      Q(1 downto 0) => io_configFrame_parity(1 downto 0),
      clk => clk,
      clockDivider_tickReg => clockDivider_tickReg,
      io_gpio_read(0) => io_gpio_read(0),
      reset => reset,
      rx_io_read_valid => rx_io_read_valid,
      stateMachine_shifter(8 downto 0) => stateMachine_shifter(8 downto 0),
      \when_uartCtrlRx_l126__0\ => \when_uartCtrlRx_l126__0\
    );
rxFifo: entity work.sys_Apb3Periph_0_0_StreamFifo_4
     port map (
      D(0) => rxFifo_n_9,
      Q(8 downto 4) => data(4 downto 0),
      Q(3) => \BRR_reg_n_0_[3]\,
      Q(2) => \BRR_reg_n_0_[2]\,
      Q(1) => \BRR_reg_n_0_[1]\,
      Q(0) => \BRR_reg_n_0_[0]\,
      clk => clk,
      io_apb_PADDR(4 downto 0) => io_apb_PADDR(9 downto 5),
      io_apb_PENABLE => io_apb_PENABLE,
      \io_apb_PRDATA[0]_INST_0_i_25_0\ => \io_apb_PRDATA[15]_INST_0_i_28_1\,
      \io_apb_PRDATA[0]_INST_0_i_3\ => \io_apb_PRDATA[0]_INST_0_i_23_n_0\,
      \io_apb_PRDATA[0]_INST_0_i_3_0\ => \io_apb_PRDATA[0]_INST_0_i_3\,
      \io_apb_PRDATA[0]_INST_0_i_3_1\ => \io_apb_PRDATA[15]_INST_0_i_28\,
      \io_apb_PRDATA[0]_INST_0_i_3_2\ => \io_apb_PRDATA[0]_INST_0_i_3_0\,
      \io_apb_PRDATA[0]_INST_0_i_9_0\ => \io_apb_PRDATA[15]_INST_0_i_28_0\,
      \io_apb_PRDATA[0]_INST_0_i_9_1\ => \io_apb_PRDATA[7]_INST_0_i_25\,
      \io_apb_PRDATA[1]_INST_0_i_3\ => \io_apb_PRDATA[1]_INST_0_i_24_n_0\,
      \io_apb_PRDATA[1]_INST_0_i_3_0\ => \io_apb_PRDATA[1]_INST_0_i_3\,
      \io_apb_PRDATA[1]_INST_0_i_3_1\ => \io_apb_PRDATA[1]_INST_0_i_3_0\,
      \io_apb_PRDATA[2]_INST_0_i_3\ => \io_apb_PRDATA[2]_INST_0_i_23_n_0\,
      \io_apb_PRDATA[2]_INST_0_i_3_0\ => \io_apb_PRDATA[2]_INST_0_i_3\,
      \io_apb_PRDATA[2]_INST_0_i_3_1\ => \io_apb_PRDATA[2]_INST_0_i_3_0\,
      \io_apb_PRDATA[3]_INST_0_i_3\ => \io_apb_PRDATA[3]_INST_0_i_23_n_0\,
      \io_apb_PRDATA[3]_INST_0_i_3_0\ => \io_apb_PRDATA[3]_INST_0_i_3\,
      \io_apb_PRDATA[3]_INST_0_i_3_1\ => \io_apb_PRDATA[3]_INST_0_i_3_0\,
      \io_apb_PRDATA[3]_INST_0_i_9_0\ => \io_apb_PRDATA[3]_INST_0_i_39_n_0\,
      \io_apb_PRDATA[4]_INST_0_i_3\ => \io_apb_PRDATA[4]_INST_0_i_23_n_0\,
      \io_apb_PRDATA[4]_INST_0_i_3_0\ => \io_apb_PRDATA[4]_INST_0_i_3\,
      \io_apb_PRDATA[4]_INST_0_i_3_1\ => \io_apb_PRDATA[4]_INST_0_i_3_0\,
      \io_apb_PRDATA[5]_INST_0_i_3\ => \io_apb_PRDATA[5]_INST_0_i_23_n_0\,
      \io_apb_PRDATA[5]_INST_0_i_3_0\ => \io_apb_PRDATA[5]_INST_0_i_3\,
      \io_apb_PRDATA[5]_INST_0_i_3_1\ => \io_apb_PRDATA[5]_INST_0_i_3_0\,
      \io_apb_PRDATA[5]_INST_0_i_9_0\ => \io_apb_PRDATA[5]_INST_0_i_39_n_0\,
      \io_apb_PRDATA[6]_INST_0_i_3\ => \io_apb_PRDATA[6]_INST_0_i_23_n_0\,
      \io_apb_PRDATA[6]_INST_0_i_3_0\ => \io_apb_PRDATA[6]_INST_0_i_3\,
      \io_apb_PRDATA[6]_INST_0_i_3_1\ => \io_apb_PRDATA[6]_INST_0_i_3_0\,
      \io_apb_PRDATA[6]_INST_0_i_9_0\ => \io_apb_PRDATA[6]_INST_0_i_40_n_0\,
      \io_apb_PRDATA[7]_INST_0_i_3\ => \io_apb_PRDATA[7]_INST_0_i_23_n_0\,
      \io_apb_PRDATA[7]_INST_0_i_3_0\ => \io_apb_PRDATA[7]_INST_0_i_3\,
      \io_apb_PRDATA[7]_INST_0_i_3_1\ => \io_apb_PRDATA[7]_INST_0_i_3_0\,
      \io_apb_PRDATA[7]_INST_0_i_9_0\ => \io_apb_PRDATA[7]_INST_0_i_41_n_0\,
      \io_apb_PRDATA[8]_INST_0_i_3\ => \io_apb_PRDATA[8]_INST_0_i_23_n_0\,
      \io_apb_PRDATA[8]_INST_0_i_3_0\ => \io_apb_PRDATA[8]_INST_0_i_3\,
      \io_apb_PRDATA[8]_INST_0_i_3_1\ => \io_apb_PRDATA[8]_INST_0_i_3_0\,
      \io_apb_PRDATA[8]_INST_0_i_9_0\(4) => \CR1_reg_n_0_[8]\,
      \io_apb_PRDATA[8]_INST_0_i_9_0\(3) => p_1_in3_in,
      \io_apb_PRDATA[8]_INST_0_i_9_0\(2) => \CR1_reg_n_0_[2]\,
      \io_apb_PRDATA[8]_INST_0_i_9_0\(1) => \CR1_reg_n_0_[1]\,
      \io_apb_PRDATA[8]_INST_0_i_9_0\(0) => \CR1_reg_n_0_[0]\,
      io_apb_PSEL(0) => io_apb_PSEL(0),
      io_apb_PWRITE => io_apb_PWRITE,
      io_apb_decoder_io_output_PSEL(0) => io_apb_decoder_io_output_PSEL(0),
      \logic_pop_sync_popReg_reg[0]_0\ => \logic_pop_sync_popReg_reg[0]\,
      reset => reset,
      rx_io_read_valid => rx_io_read_valid,
      selIndex => selIndex,
      stateMachine_shifter(8 downto 0) => stateMachine_shifter(8 downto 0),
      uartCtrl_io_apb_PRDATA(8 downto 0) => uartCtrl_io_apb_PRDATA(8 downto 0)
    );
tx: entity work.sys_Apb3Periph_0_0_uartCtrlTx_5
     port map (
      \FSM_sequential_stateMachine_state[2]_i_3_0\(0) => io_configFrame_stop,
      Q(2) => io_configFrame_dataLength0,
      Q(1 downto 0) => io_configFrame_parity(1 downto 0),
      \_zz_io_txd_reg_0\ => txFifo_n_1,
      \_zz_io_txd_reg_1\ => txFifo_n_3,
      clk => clk,
      clockDivider_tickReg => clockDivider_tickReg,
      logic_ram_spinal_port1(0) => logic_ram_spinal_port1(8),
      reset => reset,
      stateMachine_parity_reg_0 => rx_n_1,
      \tickCounter_value_reg[1]_0\(1 downto 0) => tickCounter_value(1 downto 0),
      txFifo_io_pop_valid => txFifo_io_pop_valid,
      tx_io_write_ready => tx_io_write_ready,
      uartCtrl_io_uarts_0_txd => uartCtrl_io_uarts_0_txd,
      \when_uartCtrlRx_l126__0\ => \when_uartCtrlRx_l126__0\
    );
txFifo: entity work.sys_Apb3Periph_0_0_StreamFifo_6
     port map (
      D(1) => txFifo_io_push_ready,
      D(0) => SR0,
      Q(0) => logic_ram_spinal_port1(8),
      \_zz_io_txd_i_2\(1 downto 0) => tickCounter_value(1 downto 0),
      clk => clk,
      \ctrl_doWrite__0\ => \ctrl_doWrite__0\,
      io_apb_PADDR(3 downto 2) => io_apb_PADDR(5 downto 4),
      io_apb_PADDR(1 downto 0) => io_apb_PADDR(2 downto 1),
      io_apb_PENABLE => io_apb_PENABLE,
      io_apb_PWDATA(8 downto 0) => io_apb_PWDATA(8 downto 0),
      io_apb_PWRITE => io_apb_PWRITE,
      io_apb_decoder_io_output_PSEL(0) => io_apb_decoder_io_output_PSEL(0),
      \logic_ptr_push_reg[0]_0\ => \logic_ptr_push_reg[0]\,
      \logic_ram_spinal_port1_reg[1]_0\ => txFifo_n_1,
      \logic_ram_spinal_port1_reg[5]_0\ => txFifo_n_3,
      reset => reset,
      txFifo_io_pop_valid => txFifo_io_pop_valid,
      tx_io_write_ready => tx_io_write_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_Apb3Uart_0 is
  port (
    uartCtrl_io_uarts_1_txd : out STD_LOGIC;
    io_apb_PADDR_3_sp_1 : out STD_LOGIC;
    io_apb_decoder_io_output_PSEL_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    io_apb_decoder_io_output_PSEL : out STD_LOGIC_VECTOR ( 0 to 0 );
    \io_apb_PADDR[3]_0\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[0]\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[1]\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[2]\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[3]\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[4]\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[5]\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[6]\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[7]\ : out STD_LOGIC;
    \logic_ram_spinal_port1_reg[8]\ : out STD_LOGIC;
    uartCtrl_io_interrupt : out STD_LOGIC_VECTOR ( 0 to 0 );
    uartCtrl_io_apb_PRDATA : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \CR2_reg[0]_0\ : out STD_LOGIC;
    \CR2_reg[1]_0\ : out STD_LOGIC;
    \CR2_reg[2]_0\ : out STD_LOGIC;
    \CR2_reg[3]_0\ : out STD_LOGIC;
    \CR2_reg[4]_0\ : out STD_LOGIC;
    \CR2_reg[5]_0\ : out STD_LOGIC;
    \CR2_reg[6]_0\ : out STD_LOGIC;
    \CR2_reg[7]_0\ : out STD_LOGIC;
    \CR2_reg[8]_0\ : out STD_LOGIC;
    io_gpio_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    io_apb_PWRITE : in STD_LOGIC;
    io_apb_PENABLE : in STD_LOGIC;
    io_apb_PADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \io_apb_PRDATA[15]_INST_0_i_28_0\ : in STD_LOGIC;
    \io_apb_PRDATA[7]_INST_0_i_26\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_28_1\ : in STD_LOGIC;
    io_apb_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    \io_apb_PRDATA[9]_INST_0_i_10\ : in STD_LOGIC;
    \io_apb_PRDATA[9]_INST_0_i_10_0\ : in STD_LOGIC;
    \io_apb_PRDATA[9]_INST_0_i_10_1\ : in STD_LOGIC;
    \io_apb_PRDATA[10]_INST_0_i_10\ : in STD_LOGIC;
    \io_apb_PRDATA[10]_INST_0_i_10_0\ : in STD_LOGIC;
    \io_apb_PRDATA[11]_INST_0_i_10\ : in STD_LOGIC;
    \io_apb_PRDATA[11]_INST_0_i_10_0\ : in STD_LOGIC;
    \io_apb_PRDATA[12]_INST_0_i_10\ : in STD_LOGIC;
    \io_apb_PRDATA[12]_INST_0_i_10_0\ : in STD_LOGIC;
    \io_apb_PRDATA[13]_INST_0_i_10\ : in STD_LOGIC;
    \io_apb_PRDATA[13]_INST_0_i_10_0\ : in STD_LOGIC;
    \io_apb_PRDATA[14]_INST_0_i_10\ : in STD_LOGIC;
    \io_apb_PRDATA[14]_INST_0_i_10_0\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_13\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_13_0\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_28_2\ : in STD_LOGIC;
    selIndex : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_28_3\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_28_4\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_28_5\ : in STD_LOGIC;
    io_apb_PWDATA : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_Apb3Periph_0_0_Apb3Uart_0 : entity is "Apb3Uart";
end sys_Apb3Periph_0_0_Apb3Uart_0;

architecture STRUCTURE of sys_Apb3Periph_0_0_Apb3Uart_0 is
  signal \BRR[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \BRR_reg_n_0_[0]\ : STD_LOGIC;
  signal \BRR_reg_n_0_[10]\ : STD_LOGIC;
  signal \BRR_reg_n_0_[11]\ : STD_LOGIC;
  signal \BRR_reg_n_0_[12]\ : STD_LOGIC;
  signal \BRR_reg_n_0_[13]\ : STD_LOGIC;
  signal \BRR_reg_n_0_[14]\ : STD_LOGIC;
  signal \BRR_reg_n_0_[15]\ : STD_LOGIC;
  signal \BRR_reg_n_0_[1]\ : STD_LOGIC;
  signal \BRR_reg_n_0_[2]\ : STD_LOGIC;
  signal \BRR_reg_n_0_[3]\ : STD_LOGIC;
  signal \BRR_reg_n_0_[4]\ : STD_LOGIC;
  signal \BRR_reg_n_0_[5]\ : STD_LOGIC;
  signal \BRR_reg_n_0_[6]\ : STD_LOGIC;
  signal \BRR_reg_n_0_[7]\ : STD_LOGIC;
  signal \BRR_reg_n_0_[8]\ : STD_LOGIC;
  signal \BRR_reg_n_0_[9]\ : STD_LOGIC;
  signal \CR1[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \CR1_reg_n_0_[0]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[10]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[11]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[12]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[13]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[14]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[15]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[1]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[2]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[3]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[5]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[6]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[8]\ : STD_LOGIC;
  signal \CR1_reg_n_0_[9]\ : STD_LOGIC;
  signal \CR2[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \CR2_reg_n_0_[0]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[10]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[11]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[12]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[13]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[14]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[15]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[1]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[2]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[3]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[4]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[5]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[6]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[7]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[8]\ : STD_LOGIC;
  signal \CR2_reg_n_0_[9]\ : STD_LOGIC;
  signal \CR3[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \CR3_reg_n_0_[0]\ : STD_LOGIC;
  signal \CR3_reg_n_0_[10]\ : STD_LOGIC;
  signal \CR3_reg_n_0_[11]\ : STD_LOGIC;
  signal \CR3_reg_n_0_[12]\ : STD_LOGIC;
  signal \CR3_reg_n_0_[13]\ : STD_LOGIC;
  signal \CR3_reg_n_0_[14]\ : STD_LOGIC;
  signal \CR3_reg_n_0_[15]\ : STD_LOGIC;
  signal \CR3_reg_n_0_[1]\ : STD_LOGIC;
  signal \CR3_reg_n_0_[2]\ : STD_LOGIC;
  signal \CR3_reg_n_0_[3]\ : STD_LOGIC;
  signal \CR3_reg_n_0_[4]\ : STD_LOGIC;
  signal \CR3_reg_n_0_[5]\ : STD_LOGIC;
  signal \CR3_reg_n_0_[6]\ : STD_LOGIC;
  signal \CR3_reg_n_0_[7]\ : STD_LOGIC;
  signal \CR3_reg_n_0_[8]\ : STD_LOGIC;
  signal \CR3_reg_n_0_[9]\ : STD_LOGIC;
  signal \GTPR[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \GTPR_reg_n_0_[0]\ : STD_LOGIC;
  signal \GTPR_reg_n_0_[10]\ : STD_LOGIC;
  signal \GTPR_reg_n_0_[11]\ : STD_LOGIC;
  signal \GTPR_reg_n_0_[12]\ : STD_LOGIC;
  signal \GTPR_reg_n_0_[13]\ : STD_LOGIC;
  signal \GTPR_reg_n_0_[14]\ : STD_LOGIC;
  signal \GTPR_reg_n_0_[15]\ : STD_LOGIC;
  signal \GTPR_reg_n_0_[1]\ : STD_LOGIC;
  signal \GTPR_reg_n_0_[2]\ : STD_LOGIC;
  signal \GTPR_reg_n_0_[3]\ : STD_LOGIC;
  signal \GTPR_reg_n_0_[4]\ : STD_LOGIC;
  signal \GTPR_reg_n_0_[5]\ : STD_LOGIC;
  signal \GTPR_reg_n_0_[6]\ : STD_LOGIC;
  signal \GTPR_reg_n_0_[7]\ : STD_LOGIC;
  signal \GTPR_reg_n_0_[8]\ : STD_LOGIC;
  signal \GTPR_reg_n_0_[9]\ : STD_LOGIC;
  signal \clockDivider_counter[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[12]_i_6__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[12]_i_7__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[12]_i_8__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[12]_i_9__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[16]_i_6__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[16]_i_7__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[16]_i_8__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[4]_i_8__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[4]_i_9__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[8]_i_7__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[8]_i_8__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter[8]_i_9__0_n_0\ : STD_LOGIC;
  signal clockDivider_counter_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \clockDivider_counter_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \clockDivider_counter_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \clockDivider_counter_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \clockDivider_counter_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \clockDivider_counter_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \clockDivider_counter_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \clockDivider_counter_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \clockDivider_counter_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \clockDivider_counter_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \clockDivider_counter_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \clockDivider_counter_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \clockDivider_counter_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \clockDivider_counter_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \clockDivider_counter_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \clockDivider_counter_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \clockDivider_counter_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \clockDivider_counter_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \clockDivider_counter_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \clockDivider_counter_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \clockDivider_counter_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \clockDivider_counter_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \clockDivider_counter_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \clockDivider_counter_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \clockDivider_counter_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \clockDivider_counter_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \clockDivider_counter_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \clockDivider_counter_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \clockDivider_counter_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \clockDivider_counter_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \clockDivider_counter_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \clockDivider_counter_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \clockDivider_counter_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \clockDivider_counter_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \clockDivider_counter_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \clockDivider_counter_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \clockDivider_counter_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal clockDivider_tickReg : STD_LOGIC;
  signal \clockDivider_tickReg_i_1__0_n_0\ : STD_LOGIC;
  signal \clockDivider_tickReg_i_2__0_n_0\ : STD_LOGIC;
  signal \clockDivider_tickReg_i_3__0_n_0\ : STD_LOGIC;
  signal \clockDivider_tickReg_i_4__0_n_0\ : STD_LOGIC;
  signal \ctrl_doWrite__0\ : STD_LOGIC;
  signal io_apb_PADDR_3_sn_1 : STD_LOGIC;
  signal \io_apb_PRDATA[10]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[10]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[11]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[11]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[12]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[12]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[13]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[13]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[14]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[14]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[3]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[5]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[6]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[7]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[9]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[9]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \^io_apb_decoder_io_output_psel\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \io_interrupt[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal p_1_in3_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal p_7_in : STD_LOGIC;
  signal rxFifo_n_11 : STD_LOGIC;
  signal rx_io_error : STD_LOGIC;
  signal rx_io_read_valid : STD_LOGIC;
  signal rx_n_1 : STD_LOGIC;
  signal rx_n_10 : STD_LOGIC;
  signal rx_n_11 : STD_LOGIC;
  signal rx_n_12 : STD_LOGIC;
  signal rx_n_4 : STD_LOGIC;
  signal rx_n_5 : STD_LOGIC;
  signal rx_n_6 : STD_LOGIC;
  signal rx_n_7 : STD_LOGIC;
  signal rx_n_8 : STD_LOGIC;
  signal rx_n_9 : STD_LOGIC;
  signal txFifo_io_pop_valid : STD_LOGIC;
  signal txFifo_io_push_ready : STD_LOGIC;
  signal txFifo_n_4 : STD_LOGIC;
  signal txFifo_n_5 : STD_LOGIC;
  signal txFifo_n_6 : STD_LOGIC;
  signal txFifo_n_8 : STD_LOGIC;
  signal tx_io_write_ready : STD_LOGIC;
  signal tx_n_2 : STD_LOGIC;
  signal tx_n_3 : STD_LOGIC;
  signal \when_uartCtrlRx_l126__0\ : STD_LOGIC;
  signal \NLW_clockDivider_counter_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  io_apb_PADDR_3_sp_1 <= io_apb_PADDR_3_sn_1;
  io_apb_decoder_io_output_PSEL(0) <= \^io_apb_decoder_io_output_psel\(0);
\BRR[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => io_apb_PADDR(1),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PADDR(0),
      I5 => \ctrl_doWrite__0\,
      O => \BRR[15]_i_1__0_n_0\
    );
\BRR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \BRR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \BRR_reg_n_0_[0]\
    );
\BRR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \BRR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \BRR_reg_n_0_[10]\
    );
\BRR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \BRR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \BRR_reg_n_0_[11]\
    );
\BRR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \BRR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \BRR_reg_n_0_[12]\
    );
\BRR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \BRR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \BRR_reg_n_0_[13]\
    );
\BRR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \BRR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \BRR_reg_n_0_[14]\
    );
\BRR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \BRR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \BRR_reg_n_0_[15]\
    );
\BRR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \BRR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \BRR_reg_n_0_[1]\
    );
\BRR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \BRR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \BRR_reg_n_0_[2]\
    );
\BRR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \BRR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \BRR_reg_n_0_[3]\
    );
\BRR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \BRR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \BRR_reg_n_0_[4]\
    );
\BRR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \BRR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \BRR_reg_n_0_[5]\
    );
\BRR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \BRR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \BRR_reg_n_0_[6]\
    );
\BRR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \BRR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \BRR_reg_n_0_[7]\
    );
\BRR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \BRR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \BRR_reg_n_0_[8]\
    );
\BRR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \BRR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \BRR_reg_n_0_[9]\
    );
\CR1[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \ctrl_doWrite__0\,
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(1),
      I4 => io_apb_PADDR(0),
      I5 => io_apb_PADDR(2),
      O => \CR1[15]_i_1__2_n_0\
    );
\CR1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1[15]_i_1__2_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \CR1_reg_n_0_[0]\
    );
\CR1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1[15]_i_1__2_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \CR1_reg_n_0_[10]\
    );
\CR1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1[15]_i_1__2_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \CR1_reg_n_0_[11]\
    );
\CR1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1[15]_i_1__2_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \CR1_reg_n_0_[12]\
    );
\CR1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1[15]_i_1__2_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \CR1_reg_n_0_[13]\
    );
\CR1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1[15]_i_1__2_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \CR1_reg_n_0_[14]\
    );
\CR1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1[15]_i_1__2_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \CR1_reg_n_0_[15]\
    );
\CR1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1[15]_i_1__2_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \CR1_reg_n_0_[1]\
    );
\CR1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1[15]_i_1__2_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \CR1_reg_n_0_[2]\
    );
\CR1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1[15]_i_1__2_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \CR1_reg_n_0_[3]\
    );
\CR1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1[15]_i_1__2_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => p_1_in3_in
    );
\CR1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1[15]_i_1__2_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \CR1_reg_n_0_[5]\
    );
\CR1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1[15]_i_1__2_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \CR1_reg_n_0_[6]\
    );
\CR1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1[15]_i_1__2_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => p_7_in
    );
\CR1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1[15]_i_1__2_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \CR1_reg_n_0_[8]\
    );
\CR1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR1[15]_i_1__2_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \CR1_reg_n_0_[9]\
    );
\CR2[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \ctrl_doWrite__0\,
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(3),
      I4 => io_apb_PADDR(0),
      I5 => io_apb_PADDR(1),
      O => \CR2[15]_i_1__2_n_0\
    );
\CR2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR2[15]_i_1__2_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \CR2_reg_n_0_[0]\
    );
\CR2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR2[15]_i_1__2_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \CR2_reg_n_0_[10]\
    );
\CR2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR2[15]_i_1__2_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \CR2_reg_n_0_[11]\
    );
\CR2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR2[15]_i_1__2_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \CR2_reg_n_0_[12]\
    );
\CR2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR2[15]_i_1__2_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \CR2_reg_n_0_[13]\
    );
\CR2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR2[15]_i_1__2_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \CR2_reg_n_0_[14]\
    );
\CR2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR2[15]_i_1__2_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \CR2_reg_n_0_[15]\
    );
\CR2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR2[15]_i_1__2_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \CR2_reg_n_0_[1]\
    );
\CR2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR2[15]_i_1__2_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \CR2_reg_n_0_[2]\
    );
\CR2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR2[15]_i_1__2_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \CR2_reg_n_0_[3]\
    );
\CR2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR2[15]_i_1__2_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \CR2_reg_n_0_[4]\
    );
\CR2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR2[15]_i_1__2_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \CR2_reg_n_0_[5]\
    );
\CR2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR2[15]_i_1__2_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \CR2_reg_n_0_[6]\
    );
\CR2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR2[15]_i_1__2_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \CR2_reg_n_0_[7]\
    );
\CR2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR2[15]_i_1__2_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \CR2_reg_n_0_[8]\
    );
\CR2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR2[15]_i_1__2_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \CR2_reg_n_0_[9]\
    );
\CR3[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \ctrl_doWrite__0\,
      I1 => io_apb_PADDR(4),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(1),
      I4 => io_apb_PADDR(0),
      I5 => io_apb_PADDR(2),
      O => \CR3[15]_i_1__0_n_0\
    );
\CR3_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR3[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \CR3_reg_n_0_[0]\
    );
\CR3_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR3[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \CR3_reg_n_0_[10]\
    );
\CR3_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR3[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \CR3_reg_n_0_[11]\
    );
\CR3_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR3[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \CR3_reg_n_0_[12]\
    );
\CR3_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR3[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \CR3_reg_n_0_[13]\
    );
\CR3_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR3[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \CR3_reg_n_0_[14]\
    );
\CR3_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR3[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \CR3_reg_n_0_[15]\
    );
\CR3_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR3[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \CR3_reg_n_0_[1]\
    );
\CR3_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR3[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \CR3_reg_n_0_[2]\
    );
\CR3_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR3[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \CR3_reg_n_0_[3]\
    );
\CR3_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR3[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \CR3_reg_n_0_[4]\
    );
\CR3_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR3[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \CR3_reg_n_0_[5]\
    );
\CR3_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR3[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \CR3_reg_n_0_[6]\
    );
\CR3_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR3[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \CR3_reg_n_0_[7]\
    );
\CR3_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR3[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \CR3_reg_n_0_[8]\
    );
\CR3_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \CR3[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \CR3_reg_n_0_[9]\
    );
\GTPR[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(1),
      I5 => \ctrl_doWrite__0\,
      O => \GTPR[15]_i_1__0_n_0\
    );
\GTPR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \GTPR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(0),
      Q => \GTPR_reg_n_0_[0]\
    );
\GTPR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \GTPR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(10),
      Q => \GTPR_reg_n_0_[10]\
    );
\GTPR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \GTPR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(11),
      Q => \GTPR_reg_n_0_[11]\
    );
\GTPR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \GTPR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(12),
      Q => \GTPR_reg_n_0_[12]\
    );
\GTPR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \GTPR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(13),
      Q => \GTPR_reg_n_0_[13]\
    );
\GTPR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \GTPR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(14),
      Q => \GTPR_reg_n_0_[14]\
    );
\GTPR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \GTPR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(15),
      Q => \GTPR_reg_n_0_[15]\
    );
\GTPR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \GTPR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(1),
      Q => \GTPR_reg_n_0_[1]\
    );
\GTPR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \GTPR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(2),
      Q => \GTPR_reg_n_0_[2]\
    );
\GTPR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \GTPR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(3),
      Q => \GTPR_reg_n_0_[3]\
    );
\GTPR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \GTPR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(4),
      Q => \GTPR_reg_n_0_[4]\
    );
\GTPR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \GTPR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(5),
      Q => \GTPR_reg_n_0_[5]\
    );
\GTPR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \GTPR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(6),
      Q => \GTPR_reg_n_0_[6]\
    );
\GTPR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \GTPR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(7),
      Q => \GTPR_reg_n_0_[7]\
    );
\GTPR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \GTPR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(8),
      Q => \GTPR_reg_n_0_[8]\
    );
\GTPR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \GTPR[15]_i_1__0_n_0\,
      CLR => reset,
      D => io_apb_PWDATA(9),
      Q => \GTPR_reg_n_0_[9]\
    );
\SR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => rx_io_error,
      Q => p_5_in(3)
    );
\SR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => rxFifo_n_11,
      Q => p_5_in(5)
    );
\SR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => txFifo_n_4,
      Q => p_5_in(6)
    );
\SR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => txFifo_io_push_ready,
      Q => p_5_in(7)
    );
\clockDivider_counter[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \BRR_reg_n_0_[7]\,
      I1 => \clockDivider_tickReg_i_1__0_n_0\,
      I2 => clockDivider_counter_reg(3),
      O => \clockDivider_counter[0]_i_2__0_n_0\
    );
\clockDivider_counter[0]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \BRR_reg_n_0_[6]\,
      I1 => \clockDivider_tickReg_i_1__0_n_0\,
      I2 => clockDivider_counter_reg(2),
      O => \clockDivider_counter[0]_i_3__0_n_0\
    );
\clockDivider_counter[0]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \BRR_reg_n_0_[5]\,
      I1 => \clockDivider_tickReg_i_1__0_n_0\,
      I2 => clockDivider_counter_reg(1),
      O => \clockDivider_counter[0]_i_4__0_n_0\
    );
\clockDivider_counter[0]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \BRR_reg_n_0_[4]\,
      I1 => \clockDivider_tickReg_i_1__0_n_0\,
      I2 => clockDivider_counter_reg(0),
      O => \clockDivider_counter[0]_i_5__0_n_0\
    );
\clockDivider_counter[0]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockDivider_counter_reg(3),
      I1 => \BRR_reg_n_0_[7]\,
      I2 => \clockDivider_tickReg_i_1__0_n_0\,
      O => \clockDivider_counter[0]_i_6__0_n_0\
    );
\clockDivider_counter[0]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockDivider_counter_reg(2),
      I1 => \BRR_reg_n_0_[6]\,
      I2 => \clockDivider_tickReg_i_1__0_n_0\,
      O => \clockDivider_counter[0]_i_7__0_n_0\
    );
\clockDivider_counter[0]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockDivider_counter_reg(1),
      I1 => \BRR_reg_n_0_[5]\,
      I2 => \clockDivider_tickReg_i_1__0_n_0\,
      O => \clockDivider_counter[0]_i_8__0_n_0\
    );
\clockDivider_counter[0]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockDivider_counter_reg(0),
      I1 => \BRR_reg_n_0_[4]\,
      I2 => \clockDivider_tickReg_i_1__0_n_0\,
      O => \clockDivider_counter[0]_i_9__0_n_0\
    );
\clockDivider_counter[12]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clockDivider_counter_reg(15),
      I1 => \clockDivider_tickReg_i_1__0_n_0\,
      O => \clockDivider_counter[12]_i_2__0_n_0\
    );
\clockDivider_counter[12]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clockDivider_counter_reg(14),
      I1 => \clockDivider_tickReg_i_1__0_n_0\,
      O => \clockDivider_counter[12]_i_3__0_n_0\
    );
\clockDivider_counter[12]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clockDivider_counter_reg(13),
      I1 => \clockDivider_tickReg_i_1__0_n_0\,
      O => \clockDivider_counter[12]_i_4__0_n_0\
    );
\clockDivider_counter[12]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clockDivider_counter_reg(12),
      I1 => \clockDivider_tickReg_i_1__0_n_0\,
      O => \clockDivider_counter[12]_i_5__0_n_0\
    );
\clockDivider_counter[12]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clockDivider_counter_reg(15),
      I1 => \clockDivider_tickReg_i_1__0_n_0\,
      O => \clockDivider_counter[12]_i_6__0_n_0\
    );
\clockDivider_counter[12]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clockDivider_counter_reg(14),
      I1 => \clockDivider_tickReg_i_1__0_n_0\,
      O => \clockDivider_counter[12]_i_7__0_n_0\
    );
\clockDivider_counter[12]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clockDivider_counter_reg(13),
      I1 => \clockDivider_tickReg_i_1__0_n_0\,
      O => \clockDivider_counter[12]_i_8__0_n_0\
    );
\clockDivider_counter[12]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clockDivider_counter_reg(12),
      I1 => \clockDivider_tickReg_i_1__0_n_0\,
      O => \clockDivider_counter[12]_i_9__0_n_0\
    );
\clockDivider_counter[16]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clockDivider_counter_reg(18),
      I1 => \clockDivider_tickReg_i_1__0_n_0\,
      O => \clockDivider_counter[16]_i_2__0_n_0\
    );
\clockDivider_counter[16]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clockDivider_counter_reg(17),
      I1 => \clockDivider_tickReg_i_1__0_n_0\,
      O => \clockDivider_counter[16]_i_3__0_n_0\
    );
\clockDivider_counter[16]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clockDivider_counter_reg(16),
      I1 => \clockDivider_tickReg_i_1__0_n_0\,
      O => \clockDivider_counter[16]_i_4__0_n_0\
    );
\clockDivider_counter[16]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clockDivider_counter_reg(19),
      I1 => \clockDivider_tickReg_i_1__0_n_0\,
      O => \clockDivider_counter[16]_i_5__0_n_0\
    );
\clockDivider_counter[16]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clockDivider_counter_reg(18),
      I1 => \clockDivider_tickReg_i_1__0_n_0\,
      O => \clockDivider_counter[16]_i_6__0_n_0\
    );
\clockDivider_counter[16]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clockDivider_counter_reg(17),
      I1 => \clockDivider_tickReg_i_1__0_n_0\,
      O => \clockDivider_counter[16]_i_7__0_n_0\
    );
\clockDivider_counter[16]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clockDivider_counter_reg(16),
      I1 => \clockDivider_tickReg_i_1__0_n_0\,
      O => \clockDivider_counter[16]_i_8__0_n_0\
    );
\clockDivider_counter[4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \BRR_reg_n_0_[11]\,
      I1 => \clockDivider_tickReg_i_1__0_n_0\,
      I2 => clockDivider_counter_reg(7),
      O => \clockDivider_counter[4]_i_2__0_n_0\
    );
\clockDivider_counter[4]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \BRR_reg_n_0_[10]\,
      I1 => \clockDivider_tickReg_i_1__0_n_0\,
      I2 => clockDivider_counter_reg(6),
      O => \clockDivider_counter[4]_i_3__0_n_0\
    );
\clockDivider_counter[4]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \BRR_reg_n_0_[9]\,
      I1 => \clockDivider_tickReg_i_1__0_n_0\,
      I2 => clockDivider_counter_reg(5),
      O => \clockDivider_counter[4]_i_4__0_n_0\
    );
\clockDivider_counter[4]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \BRR_reg_n_0_[8]\,
      I1 => \clockDivider_tickReg_i_1__0_n_0\,
      I2 => clockDivider_counter_reg(4),
      O => \clockDivider_counter[4]_i_5__0_n_0\
    );
\clockDivider_counter[4]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockDivider_counter_reg(7),
      I1 => \BRR_reg_n_0_[11]\,
      I2 => \clockDivider_tickReg_i_1__0_n_0\,
      O => \clockDivider_counter[4]_i_6__0_n_0\
    );
\clockDivider_counter[4]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockDivider_counter_reg(6),
      I1 => \BRR_reg_n_0_[10]\,
      I2 => \clockDivider_tickReg_i_1__0_n_0\,
      O => \clockDivider_counter[4]_i_7__0_n_0\
    );
\clockDivider_counter[4]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockDivider_counter_reg(5),
      I1 => \BRR_reg_n_0_[9]\,
      I2 => \clockDivider_tickReg_i_1__0_n_0\,
      O => \clockDivider_counter[4]_i_8__0_n_0\
    );
\clockDivider_counter[4]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockDivider_counter_reg(4),
      I1 => \BRR_reg_n_0_[8]\,
      I2 => \clockDivider_tickReg_i_1__0_n_0\,
      O => \clockDivider_counter[4]_i_9__0_n_0\
    );
\clockDivider_counter[8]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \BRR_reg_n_0_[15]\,
      I1 => \clockDivider_tickReg_i_1__0_n_0\,
      I2 => clockDivider_counter_reg(11),
      O => \clockDivider_counter[8]_i_2__0_n_0\
    );
\clockDivider_counter[8]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \BRR_reg_n_0_[14]\,
      I1 => \clockDivider_tickReg_i_1__0_n_0\,
      I2 => clockDivider_counter_reg(10),
      O => \clockDivider_counter[8]_i_3__0_n_0\
    );
\clockDivider_counter[8]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \BRR_reg_n_0_[13]\,
      I1 => \clockDivider_tickReg_i_1__0_n_0\,
      I2 => clockDivider_counter_reg(9),
      O => \clockDivider_counter[8]_i_4__0_n_0\
    );
\clockDivider_counter[8]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \BRR_reg_n_0_[12]\,
      I1 => \clockDivider_tickReg_i_1__0_n_0\,
      I2 => clockDivider_counter_reg(8),
      O => \clockDivider_counter[8]_i_5__0_n_0\
    );
\clockDivider_counter[8]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockDivider_counter_reg(11),
      I1 => \BRR_reg_n_0_[15]\,
      I2 => \clockDivider_tickReg_i_1__0_n_0\,
      O => \clockDivider_counter[8]_i_6__0_n_0\
    );
\clockDivider_counter[8]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockDivider_counter_reg(10),
      I1 => \BRR_reg_n_0_[14]\,
      I2 => \clockDivider_tickReg_i_1__0_n_0\,
      O => \clockDivider_counter[8]_i_7__0_n_0\
    );
\clockDivider_counter[8]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockDivider_counter_reg(9),
      I1 => \BRR_reg_n_0_[13]\,
      I2 => \clockDivider_tickReg_i_1__0_n_0\,
      O => \clockDivider_counter[8]_i_8__0_n_0\
    );
\clockDivider_counter[8]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => clockDivider_counter_reg(8),
      I1 => \BRR_reg_n_0_[12]\,
      I2 => \clockDivider_tickReg_i_1__0_n_0\,
      O => \clockDivider_counter[8]_i_9__0_n_0\
    );
\clockDivider_counter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_reg[0]_i_1__0_n_7\,
      Q => clockDivider_counter_reg(0)
    );
\clockDivider_counter_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \clockDivider_counter_reg[0]_i_1__0_n_0\,
      CO(2) => \clockDivider_counter_reg[0]_i_1__0_n_1\,
      CO(1) => \clockDivider_counter_reg[0]_i_1__0_n_2\,
      CO(0) => \clockDivider_counter_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \clockDivider_counter[0]_i_2__0_n_0\,
      DI(2) => \clockDivider_counter[0]_i_3__0_n_0\,
      DI(1) => \clockDivider_counter[0]_i_4__0_n_0\,
      DI(0) => \clockDivider_counter[0]_i_5__0_n_0\,
      O(3) => \clockDivider_counter_reg[0]_i_1__0_n_4\,
      O(2) => \clockDivider_counter_reg[0]_i_1__0_n_5\,
      O(1) => \clockDivider_counter_reg[0]_i_1__0_n_6\,
      O(0) => \clockDivider_counter_reg[0]_i_1__0_n_7\,
      S(3) => \clockDivider_counter[0]_i_6__0_n_0\,
      S(2) => \clockDivider_counter[0]_i_7__0_n_0\,
      S(1) => \clockDivider_counter[0]_i_8__0_n_0\,
      S(0) => \clockDivider_counter[0]_i_9__0_n_0\
    );
\clockDivider_counter_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_reg[8]_i_1__0_n_5\,
      Q => clockDivider_counter_reg(10)
    );
\clockDivider_counter_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_reg[8]_i_1__0_n_4\,
      Q => clockDivider_counter_reg(11)
    );
\clockDivider_counter_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_reg[12]_i_1__0_n_7\,
      Q => clockDivider_counter_reg(12)
    );
\clockDivider_counter_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \clockDivider_counter_reg[8]_i_1__0_n_0\,
      CO(3) => \clockDivider_counter_reg[12]_i_1__0_n_0\,
      CO(2) => \clockDivider_counter_reg[12]_i_1__0_n_1\,
      CO(1) => \clockDivider_counter_reg[12]_i_1__0_n_2\,
      CO(0) => \clockDivider_counter_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \clockDivider_counter[12]_i_2__0_n_0\,
      DI(2) => \clockDivider_counter[12]_i_3__0_n_0\,
      DI(1) => \clockDivider_counter[12]_i_4__0_n_0\,
      DI(0) => \clockDivider_counter[12]_i_5__0_n_0\,
      O(3) => \clockDivider_counter_reg[12]_i_1__0_n_4\,
      O(2) => \clockDivider_counter_reg[12]_i_1__0_n_5\,
      O(1) => \clockDivider_counter_reg[12]_i_1__0_n_6\,
      O(0) => \clockDivider_counter_reg[12]_i_1__0_n_7\,
      S(3) => \clockDivider_counter[12]_i_6__0_n_0\,
      S(2) => \clockDivider_counter[12]_i_7__0_n_0\,
      S(1) => \clockDivider_counter[12]_i_8__0_n_0\,
      S(0) => \clockDivider_counter[12]_i_9__0_n_0\
    );
\clockDivider_counter_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_reg[12]_i_1__0_n_6\,
      Q => clockDivider_counter_reg(13)
    );
\clockDivider_counter_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_reg[12]_i_1__0_n_5\,
      Q => clockDivider_counter_reg(14)
    );
\clockDivider_counter_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_reg[12]_i_1__0_n_4\,
      Q => clockDivider_counter_reg(15)
    );
\clockDivider_counter_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_reg[16]_i_1__0_n_7\,
      Q => clockDivider_counter_reg(16)
    );
\clockDivider_counter_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \clockDivider_counter_reg[12]_i_1__0_n_0\,
      CO(3) => \NLW_clockDivider_counter_reg[16]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \clockDivider_counter_reg[16]_i_1__0_n_1\,
      CO(1) => \clockDivider_counter_reg[16]_i_1__0_n_2\,
      CO(0) => \clockDivider_counter_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \clockDivider_counter[16]_i_2__0_n_0\,
      DI(1) => \clockDivider_counter[16]_i_3__0_n_0\,
      DI(0) => \clockDivider_counter[16]_i_4__0_n_0\,
      O(3) => \clockDivider_counter_reg[16]_i_1__0_n_4\,
      O(2) => \clockDivider_counter_reg[16]_i_1__0_n_5\,
      O(1) => \clockDivider_counter_reg[16]_i_1__0_n_6\,
      O(0) => \clockDivider_counter_reg[16]_i_1__0_n_7\,
      S(3) => \clockDivider_counter[16]_i_5__0_n_0\,
      S(2) => \clockDivider_counter[16]_i_6__0_n_0\,
      S(1) => \clockDivider_counter[16]_i_7__0_n_0\,
      S(0) => \clockDivider_counter[16]_i_8__0_n_0\
    );
\clockDivider_counter_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_reg[16]_i_1__0_n_6\,
      Q => clockDivider_counter_reg(17)
    );
\clockDivider_counter_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_reg[16]_i_1__0_n_5\,
      Q => clockDivider_counter_reg(18)
    );
\clockDivider_counter_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_reg[16]_i_1__0_n_4\,
      Q => clockDivider_counter_reg(19)
    );
\clockDivider_counter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_reg[0]_i_1__0_n_6\,
      Q => clockDivider_counter_reg(1)
    );
\clockDivider_counter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_reg[0]_i_1__0_n_5\,
      Q => clockDivider_counter_reg(2)
    );
\clockDivider_counter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_reg[0]_i_1__0_n_4\,
      Q => clockDivider_counter_reg(3)
    );
\clockDivider_counter_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_reg[4]_i_1__0_n_7\,
      Q => clockDivider_counter_reg(4)
    );
\clockDivider_counter_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \clockDivider_counter_reg[0]_i_1__0_n_0\,
      CO(3) => \clockDivider_counter_reg[4]_i_1__0_n_0\,
      CO(2) => \clockDivider_counter_reg[4]_i_1__0_n_1\,
      CO(1) => \clockDivider_counter_reg[4]_i_1__0_n_2\,
      CO(0) => \clockDivider_counter_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \clockDivider_counter[4]_i_2__0_n_0\,
      DI(2) => \clockDivider_counter[4]_i_3__0_n_0\,
      DI(1) => \clockDivider_counter[4]_i_4__0_n_0\,
      DI(0) => \clockDivider_counter[4]_i_5__0_n_0\,
      O(3) => \clockDivider_counter_reg[4]_i_1__0_n_4\,
      O(2) => \clockDivider_counter_reg[4]_i_1__0_n_5\,
      O(1) => \clockDivider_counter_reg[4]_i_1__0_n_6\,
      O(0) => \clockDivider_counter_reg[4]_i_1__0_n_7\,
      S(3) => \clockDivider_counter[4]_i_6__0_n_0\,
      S(2) => \clockDivider_counter[4]_i_7__0_n_0\,
      S(1) => \clockDivider_counter[4]_i_8__0_n_0\,
      S(0) => \clockDivider_counter[4]_i_9__0_n_0\
    );
\clockDivider_counter_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_reg[4]_i_1__0_n_6\,
      Q => clockDivider_counter_reg(5)
    );
\clockDivider_counter_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_reg[4]_i_1__0_n_5\,
      Q => clockDivider_counter_reg(6)
    );
\clockDivider_counter_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_reg[4]_i_1__0_n_4\,
      Q => clockDivider_counter_reg(7)
    );
\clockDivider_counter_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_reg[8]_i_1__0_n_7\,
      Q => clockDivider_counter_reg(8)
    );
\clockDivider_counter_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \clockDivider_counter_reg[4]_i_1__0_n_0\,
      CO(3) => \clockDivider_counter_reg[8]_i_1__0_n_0\,
      CO(2) => \clockDivider_counter_reg[8]_i_1__0_n_1\,
      CO(1) => \clockDivider_counter_reg[8]_i_1__0_n_2\,
      CO(0) => \clockDivider_counter_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \clockDivider_counter[8]_i_2__0_n_0\,
      DI(2) => \clockDivider_counter[8]_i_3__0_n_0\,
      DI(1) => \clockDivider_counter[8]_i_4__0_n_0\,
      DI(0) => \clockDivider_counter[8]_i_5__0_n_0\,
      O(3) => \clockDivider_counter_reg[8]_i_1__0_n_4\,
      O(2) => \clockDivider_counter_reg[8]_i_1__0_n_5\,
      O(1) => \clockDivider_counter_reg[8]_i_1__0_n_6\,
      O(0) => \clockDivider_counter_reg[8]_i_1__0_n_7\,
      S(3) => \clockDivider_counter[8]_i_6__0_n_0\,
      S(2) => \clockDivider_counter[8]_i_7__0_n_0\,
      S(1) => \clockDivider_counter[8]_i_8__0_n_0\,
      S(0) => \clockDivider_counter[8]_i_9__0_n_0\
    );
\clockDivider_counter_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_counter_reg[8]_i_1__0_n_6\,
      Q => clockDivider_counter_reg(9)
    );
\clockDivider_tickReg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => clockDivider_counter_reg(1),
      I1 => clockDivider_counter_reg(0),
      I2 => clockDivider_counter_reg(3),
      I3 => clockDivider_counter_reg(2),
      I4 => \clockDivider_tickReg_i_2__0_n_0\,
      I5 => \clockDivider_tickReg_i_3__0_n_0\,
      O => \clockDivider_tickReg_i_1__0_n_0\
    );
\clockDivider_tickReg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => clockDivider_counter_reg(4),
      I1 => clockDivider_counter_reg(5),
      I2 => clockDivider_counter_reg(6),
      I3 => clockDivider_counter_reg(7),
      I4 => clockDivider_counter_reg(9),
      I5 => clockDivider_counter_reg(8),
      O => \clockDivider_tickReg_i_2__0_n_0\
    );
\clockDivider_tickReg_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \clockDivider_tickReg_i_4__0_n_0\,
      I1 => clockDivider_counter_reg(12),
      I2 => clockDivider_counter_reg(13),
      I3 => clockDivider_counter_reg(10),
      I4 => clockDivider_counter_reg(11),
      O => \clockDivider_tickReg_i_3__0_n_0\
    );
\clockDivider_tickReg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => clockDivider_counter_reg(14),
      I1 => clockDivider_counter_reg(15),
      I2 => clockDivider_counter_reg(16),
      I3 => clockDivider_counter_reg(17),
      I4 => clockDivider_counter_reg(19),
      I5 => clockDivider_counter_reg(18),
      O => \clockDivider_tickReg_i_4__0_n_0\
    );
clockDivider_tickReg_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \clockDivider_tickReg_i_1__0_n_0\,
      Q => clockDivider_tickReg
    );
\io_apb_PRDATA[0]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_1\,
      I1 => \CR2_reg_n_0_[0]\,
      I2 => \io_apb_PRDATA[15]_INST_0_i_28_0\,
      I3 => \GTPR_reg_n_0_[0]\,
      I4 => \CR3_reg_n_0_[0]\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_28_5\,
      O => \CR2_reg[0]_0\
    );
\io_apb_PRDATA[10]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22232223FFFF222F"
    )
        port map (
      I0 => \io_apb_PRDATA[10]_INST_0_i_40_n_0\,
      I1 => \io_apb_PRDATA[10]_INST_0_i_41_n_0\,
      I2 => io_apb_PADDR(4),
      I3 => \io_apb_PRDATA[9]_INST_0_i_10\,
      I4 => \io_apb_PRDATA[10]_INST_0_i_10\,
      I5 => \io_apb_PRDATA[10]_INST_0_i_10_0\,
      O => uartCtrl_io_apb_PRDATA(1)
    );
\io_apb_PRDATA[10]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_1\,
      I1 => \CR2_reg_n_0_[10]\,
      I2 => \io_apb_PRDATA[15]_INST_0_i_28_0\,
      I3 => \GTPR_reg_n_0_[10]\,
      I4 => \CR3_reg_n_0_[10]\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_28_5\,
      O => \io_apb_PRDATA[10]_INST_0_i_40_n_0\
    );
\io_apb_PRDATA[10]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333377FF7F7F"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_2\,
      I1 => selIndex,
      I2 => \BRR_reg_n_0_[10]\,
      I3 => \CR1_reg_n_0_[10]\,
      I4 => \io_apb_PRDATA[15]_INST_0_i_28_3\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_28_4\,
      O => \io_apb_PRDATA[10]_INST_0_i_41_n_0\
    );
\io_apb_PRDATA[11]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22232223FFFF222F"
    )
        port map (
      I0 => \io_apb_PRDATA[11]_INST_0_i_37_n_0\,
      I1 => \io_apb_PRDATA[11]_INST_0_i_38_n_0\,
      I2 => io_apb_PADDR(4),
      I3 => \io_apb_PRDATA[9]_INST_0_i_10\,
      I4 => \io_apb_PRDATA[11]_INST_0_i_10\,
      I5 => \io_apb_PRDATA[11]_INST_0_i_10_0\,
      O => uartCtrl_io_apb_PRDATA(2)
    );
\io_apb_PRDATA[11]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_1\,
      I1 => \CR2_reg_n_0_[11]\,
      I2 => \io_apb_PRDATA[15]_INST_0_i_28_0\,
      I3 => \GTPR_reg_n_0_[11]\,
      I4 => \CR3_reg_n_0_[11]\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_28_5\,
      O => \io_apb_PRDATA[11]_INST_0_i_37_n_0\
    );
\io_apb_PRDATA[11]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333377FF7F7F"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_2\,
      I1 => selIndex,
      I2 => \BRR_reg_n_0_[11]\,
      I3 => \CR1_reg_n_0_[11]\,
      I4 => \io_apb_PRDATA[15]_INST_0_i_28_3\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_28_4\,
      O => \io_apb_PRDATA[11]_INST_0_i_38_n_0\
    );
\io_apb_PRDATA[12]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22232223FFFF222F"
    )
        port map (
      I0 => \io_apb_PRDATA[12]_INST_0_i_32_n_0\,
      I1 => \io_apb_PRDATA[12]_INST_0_i_33_n_0\,
      I2 => io_apb_PADDR(4),
      I3 => \io_apb_PRDATA[9]_INST_0_i_10\,
      I4 => \io_apb_PRDATA[12]_INST_0_i_10\,
      I5 => \io_apb_PRDATA[12]_INST_0_i_10_0\,
      O => uartCtrl_io_apb_PRDATA(3)
    );
\io_apb_PRDATA[12]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_1\,
      I1 => \CR2_reg_n_0_[12]\,
      I2 => \io_apb_PRDATA[15]_INST_0_i_28_0\,
      I3 => \GTPR_reg_n_0_[12]\,
      I4 => \CR3_reg_n_0_[12]\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_28_5\,
      O => \io_apb_PRDATA[12]_INST_0_i_32_n_0\
    );
\io_apb_PRDATA[12]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333377FF7F7F"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_2\,
      I1 => selIndex,
      I2 => \BRR_reg_n_0_[12]\,
      I3 => \CR1_reg_n_0_[12]\,
      I4 => \io_apb_PRDATA[15]_INST_0_i_28_3\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_28_4\,
      O => \io_apb_PRDATA[12]_INST_0_i_33_n_0\
    );
\io_apb_PRDATA[13]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22232223FFFF222F"
    )
        port map (
      I0 => \io_apb_PRDATA[13]_INST_0_i_32_n_0\,
      I1 => \io_apb_PRDATA[13]_INST_0_i_33_n_0\,
      I2 => io_apb_PADDR(4),
      I3 => \io_apb_PRDATA[9]_INST_0_i_10\,
      I4 => \io_apb_PRDATA[13]_INST_0_i_10\,
      I5 => \io_apb_PRDATA[13]_INST_0_i_10_0\,
      O => uartCtrl_io_apb_PRDATA(4)
    );
\io_apb_PRDATA[13]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_1\,
      I1 => \CR2_reg_n_0_[13]\,
      I2 => \io_apb_PRDATA[15]_INST_0_i_28_0\,
      I3 => \GTPR_reg_n_0_[13]\,
      I4 => \CR3_reg_n_0_[13]\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_28_5\,
      O => \io_apb_PRDATA[13]_INST_0_i_32_n_0\
    );
\io_apb_PRDATA[13]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333377FF7F7F"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_2\,
      I1 => selIndex,
      I2 => \BRR_reg_n_0_[13]\,
      I3 => \CR1_reg_n_0_[13]\,
      I4 => \io_apb_PRDATA[15]_INST_0_i_28_3\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_28_4\,
      O => \io_apb_PRDATA[13]_INST_0_i_33_n_0\
    );
\io_apb_PRDATA[14]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22232223FFFF222F"
    )
        port map (
      I0 => \io_apb_PRDATA[14]_INST_0_i_32_n_0\,
      I1 => \io_apb_PRDATA[14]_INST_0_i_33_n_0\,
      I2 => io_apb_PADDR(4),
      I3 => \io_apb_PRDATA[9]_INST_0_i_10\,
      I4 => \io_apb_PRDATA[14]_INST_0_i_10\,
      I5 => \io_apb_PRDATA[14]_INST_0_i_10_0\,
      O => uartCtrl_io_apb_PRDATA(5)
    );
\io_apb_PRDATA[14]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_1\,
      I1 => \CR2_reg_n_0_[14]\,
      I2 => \io_apb_PRDATA[15]_INST_0_i_28_0\,
      I3 => \GTPR_reg_n_0_[14]\,
      I4 => \CR3_reg_n_0_[14]\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_28_5\,
      O => \io_apb_PRDATA[14]_INST_0_i_32_n_0\
    );
\io_apb_PRDATA[14]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333377FF7F7F"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_2\,
      I1 => selIndex,
      I2 => \BRR_reg_n_0_[14]\,
      I3 => \CR1_reg_n_0_[14]\,
      I4 => \io_apb_PRDATA[15]_INST_0_i_28_3\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_28_4\,
      O => \io_apb_PRDATA[14]_INST_0_i_33_n_0\
    );
\io_apb_PRDATA[15]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22232223FFFF222F"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_44_n_0\,
      I1 => \io_apb_PRDATA[15]_INST_0_i_45_n_0\,
      I2 => io_apb_PADDR(4),
      I3 => \io_apb_PRDATA[9]_INST_0_i_10\,
      I4 => \io_apb_PRDATA[15]_INST_0_i_13\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_13_0\,
      O => uartCtrl_io_apb_PRDATA(6)
    );
\io_apb_PRDATA[15]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_1\,
      I1 => \CR2_reg_n_0_[15]\,
      I2 => \io_apb_PRDATA[15]_INST_0_i_28_0\,
      I3 => \GTPR_reg_n_0_[15]\,
      I4 => \CR3_reg_n_0_[15]\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_28_5\,
      O => \io_apb_PRDATA[15]_INST_0_i_44_n_0\
    );
\io_apb_PRDATA[15]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333377FF7F7F"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_2\,
      I1 => selIndex,
      I2 => \BRR_reg_n_0_[15]\,
      I3 => \CR1_reg_n_0_[15]\,
      I4 => \io_apb_PRDATA[15]_INST_0_i_28_3\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_28_4\,
      O => \io_apb_PRDATA[15]_INST_0_i_45_n_0\
    );
\io_apb_PRDATA[1]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_1\,
      I1 => \CR2_reg_n_0_[1]\,
      I2 => \io_apb_PRDATA[15]_INST_0_i_28_0\,
      I3 => \GTPR_reg_n_0_[1]\,
      I4 => \CR3_reg_n_0_[1]\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_28_5\,
      O => \CR2_reg[1]_0\
    );
\io_apb_PRDATA[2]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_1\,
      I1 => \CR2_reg_n_0_[2]\,
      I2 => \io_apb_PRDATA[15]_INST_0_i_28_0\,
      I3 => \GTPR_reg_n_0_[2]\,
      I4 => \CR3_reg_n_0_[2]\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_28_5\,
      O => \CR2_reg[2]_0\
    );
\io_apb_PRDATA[3]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_1\,
      I1 => \CR2_reg_n_0_[3]\,
      I2 => \io_apb_PRDATA[15]_INST_0_i_28_0\,
      I3 => \GTPR_reg_n_0_[3]\,
      I4 => \CR3_reg_n_0_[3]\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_28_5\,
      O => \CR2_reg[3]_0\
    );
\io_apb_PRDATA[3]_INST_0_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \CR1_reg_n_0_[3]\,
      I1 => \io_apb_PRDATA[7]_INST_0_i_26\,
      I2 => p_5_in(3),
      I3 => \io_apb_PRDATA[15]_INST_0_i_28_5\,
      O => \io_apb_PRDATA[3]_INST_0_i_40_n_0\
    );
\io_apb_PRDATA[4]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_1\,
      I1 => \CR2_reg_n_0_[4]\,
      I2 => \io_apb_PRDATA[15]_INST_0_i_28_0\,
      I3 => \GTPR_reg_n_0_[4]\,
      I4 => \CR3_reg_n_0_[4]\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_28_5\,
      O => \CR2_reg[4]_0\
    );
\io_apb_PRDATA[5]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_1\,
      I1 => \CR2_reg_n_0_[5]\,
      I2 => \io_apb_PRDATA[15]_INST_0_i_28_0\,
      I3 => \GTPR_reg_n_0_[5]\,
      I4 => \CR3_reg_n_0_[5]\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_28_5\,
      O => \CR2_reg[5]_0\
    );
\io_apb_PRDATA[5]_INST_0_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \CR1_reg_n_0_[5]\,
      I1 => \io_apb_PRDATA[7]_INST_0_i_26\,
      I2 => p_5_in(5),
      I3 => \io_apb_PRDATA[15]_INST_0_i_28_5\,
      O => \io_apb_PRDATA[5]_INST_0_i_40_n_0\
    );
\io_apb_PRDATA[6]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_1\,
      I1 => \CR2_reg_n_0_[6]\,
      I2 => \io_apb_PRDATA[15]_INST_0_i_28_0\,
      I3 => \GTPR_reg_n_0_[6]\,
      I4 => \CR3_reg_n_0_[6]\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_28_5\,
      O => \CR2_reg[6]_0\
    );
\io_apb_PRDATA[6]_INST_0_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \CR1_reg_n_0_[6]\,
      I1 => \io_apb_PRDATA[7]_INST_0_i_26\,
      I2 => p_5_in(6),
      I3 => \io_apb_PRDATA[15]_INST_0_i_28_5\,
      O => \io_apb_PRDATA[6]_INST_0_i_41_n_0\
    );
\io_apb_PRDATA[7]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_1\,
      I1 => \CR2_reg_n_0_[7]\,
      I2 => \io_apb_PRDATA[15]_INST_0_i_28_0\,
      I3 => \GTPR_reg_n_0_[7]\,
      I4 => \CR3_reg_n_0_[7]\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_28_5\,
      O => \CR2_reg[7]_0\
    );
\io_apb_PRDATA[7]_INST_0_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_7_in,
      I1 => \io_apb_PRDATA[7]_INST_0_i_26\,
      I2 => p_5_in(7),
      I3 => \io_apb_PRDATA[15]_INST_0_i_28_5\,
      O => \io_apb_PRDATA[7]_INST_0_i_42_n_0\
    );
\io_apb_PRDATA[8]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_1\,
      I1 => \CR2_reg_n_0_[8]\,
      I2 => \io_apb_PRDATA[15]_INST_0_i_28_0\,
      I3 => \GTPR_reg_n_0_[8]\,
      I4 => \CR3_reg_n_0_[8]\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_28_5\,
      O => \CR2_reg[8]_0\
    );
\io_apb_PRDATA[9]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22232223FFFF222F"
    )
        port map (
      I0 => \io_apb_PRDATA[9]_INST_0_i_36_n_0\,
      I1 => \io_apb_PRDATA[9]_INST_0_i_37_n_0\,
      I2 => io_apb_PADDR(4),
      I3 => \io_apb_PRDATA[9]_INST_0_i_10\,
      I4 => \io_apb_PRDATA[9]_INST_0_i_10_0\,
      I5 => \io_apb_PRDATA[9]_INST_0_i_10_1\,
      O => uartCtrl_io_apb_PRDATA(0)
    );
\io_apb_PRDATA[9]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_1\,
      I1 => \CR2_reg_n_0_[9]\,
      I2 => \io_apb_PRDATA[15]_INST_0_i_28_0\,
      I3 => \GTPR_reg_n_0_[9]\,
      I4 => \CR3_reg_n_0_[9]\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_28_5\,
      O => \io_apb_PRDATA[9]_INST_0_i_36_n_0\
    );
\io_apb_PRDATA[9]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333377FF7F7F"
    )
        port map (
      I0 => \io_apb_PRDATA[15]_INST_0_i_28_2\,
      I1 => selIndex,
      I2 => \BRR_reg_n_0_[9]\,
      I3 => \CR1_reg_n_0_[9]\,
      I4 => \io_apb_PRDATA[15]_INST_0_i_28_3\,
      I5 => \io_apb_PRDATA[15]_INST_0_i_28_4\,
      O => \io_apb_PRDATA[9]_INST_0_i_37_n_0\
    );
\io_interrupt[0]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \CR1_reg_n_0_[6]\,
      I1 => p_5_in(6),
      I2 => p_7_in,
      I3 => p_5_in(7),
      I4 => \io_interrupt[0]_INST_0_i_3_n_0\,
      O => uartCtrl_io_interrupt(0)
    );
\io_interrupt[0]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_5_in(3),
      I1 => p_1_in3_in,
      I2 => p_5_in(5),
      I3 => \CR1_reg_n_0_[5]\,
      O => \io_interrupt[0]_INST_0_i_3_n_0\
    );
rx: entity work.sys_Apb3Periph_0_0_uartCtrlRx
     port map (
      \CR1_reg[10]\ => rx_n_1,
      D(0) => rx_io_error,
      \FSM_sequential_stateMachine_state[2]_i_3__2_0\(0) => \CR2_reg_n_0_[13]\,
      Q(2) => \CR1_reg_n_0_[12]\,
      Q(1) => \CR1_reg_n_0_[10]\,
      Q(0) => \CR1_reg_n_0_[9]\,
      clk => clk,
      clockDivider_tickReg => clockDivider_tickReg,
      io_gpio_read(0) => io_gpio_read(0),
      reset => reset,
      rx_io_read_valid => rx_io_read_valid,
      stateMachine_shifter(8) => rx_n_4,
      stateMachine_shifter(7) => rx_n_5,
      stateMachine_shifter(6) => rx_n_6,
      stateMachine_shifter(5) => rx_n_7,
      stateMachine_shifter(4) => rx_n_8,
      stateMachine_shifter(3) => rx_n_9,
      stateMachine_shifter(2) => rx_n_10,
      stateMachine_shifter(1) => rx_n_11,
      stateMachine_shifter(0) => rx_n_12,
      \when_uartCtrlRx_l126__0\ => \when_uartCtrlRx_l126__0\
    );
rxFifo: entity work.sys_Apb3Periph_0_0_StreamFifo
     port map (
      D(0) => rxFifo_n_11,
      Q(8) => \BRR_reg_n_0_[8]\,
      Q(7) => \BRR_reg_n_0_[7]\,
      Q(6) => \BRR_reg_n_0_[6]\,
      Q(5) => \BRR_reg_n_0_[5]\,
      Q(4) => \BRR_reg_n_0_[4]\,
      Q(3) => \BRR_reg_n_0_[3]\,
      Q(2) => \BRR_reg_n_0_[2]\,
      Q(1) => \BRR_reg_n_0_[1]\,
      Q(0) => \BRR_reg_n_0_[0]\,
      clk => clk,
      io_apb_PADDR(9 downto 0) => io_apb_PADDR(9 downto 0),
      io_apb_PADDR_3_sp_1 => io_apb_PADDR_3_sn_1,
      io_apb_PENABLE => io_apb_PENABLE,
      \io_apb_PRDATA[0]_INST_0_i_26_0\ => \io_apb_PRDATA[15]_INST_0_i_28_1\,
      \io_apb_PRDATA[0]_INST_0_i_9\ => \io_apb_PRDATA[15]_INST_0_i_28_0\,
      \io_apb_PRDATA[0]_INST_0_i_9_0\ => \io_apb_PRDATA[7]_INST_0_i_26\,
      \io_apb_PRDATA[3]_INST_0_i_9\ => \io_apb_PRDATA[3]_INST_0_i_40_n_0\,
      \io_apb_PRDATA[5]_INST_0_i_9\ => \io_apb_PRDATA[5]_INST_0_i_40_n_0\,
      \io_apb_PRDATA[6]_INST_0_i_9\ => \io_apb_PRDATA[6]_INST_0_i_41_n_0\,
      \io_apb_PRDATA[7]_INST_0_i_9\ => \io_apb_PRDATA[7]_INST_0_i_42_n_0\,
      \io_apb_PRDATA[8]_INST_0_i_9\(4) => \CR1_reg_n_0_[8]\,
      \io_apb_PRDATA[8]_INST_0_i_9\(3) => p_1_in3_in,
      \io_apb_PRDATA[8]_INST_0_i_9\(2) => \CR1_reg_n_0_[2]\,
      \io_apb_PRDATA[8]_INST_0_i_9\(1) => \CR1_reg_n_0_[1]\,
      \io_apb_PRDATA[8]_INST_0_i_9\(0) => \CR1_reg_n_0_[0]\,
      io_apb_PSEL(0) => io_apb_PSEL(0),
      io_apb_PWRITE => io_apb_PWRITE,
      io_apb_decoder_io_output_PSEL_0(0) => io_apb_decoder_io_output_PSEL_0(0),
      \logic_pop_sync_popReg_reg[0]_0\ => \^io_apb_decoder_io_output_psel\(0),
      \logic_ram_spinal_port1_reg[0]_0\ => \logic_ram_spinal_port1_reg[0]\,
      \logic_ram_spinal_port1_reg[1]_0\ => \logic_ram_spinal_port1_reg[1]\,
      \logic_ram_spinal_port1_reg[2]_0\ => \logic_ram_spinal_port1_reg[2]\,
      \logic_ram_spinal_port1_reg[3]_0\ => \logic_ram_spinal_port1_reg[3]\,
      \logic_ram_spinal_port1_reg[4]_0\ => \logic_ram_spinal_port1_reg[4]\,
      \logic_ram_spinal_port1_reg[5]_0\ => \logic_ram_spinal_port1_reg[5]\,
      \logic_ram_spinal_port1_reg[6]_0\ => \logic_ram_spinal_port1_reg[6]\,
      \logic_ram_spinal_port1_reg[7]_0\ => \logic_ram_spinal_port1_reg[7]\,
      \logic_ram_spinal_port1_reg[8]_0\ => \logic_ram_spinal_port1_reg[8]\,
      reset => reset,
      rx_io_read_valid => rx_io_read_valid,
      stateMachine_shifter(8) => rx_n_4,
      stateMachine_shifter(7) => rx_n_5,
      stateMachine_shifter(6) => rx_n_6,
      stateMachine_shifter(5) => rx_n_7,
      stateMachine_shifter(4) => rx_n_8,
      stateMachine_shifter(3) => rx_n_9,
      stateMachine_shifter(2) => rx_n_10,
      stateMachine_shifter(1) => rx_n_11,
      stateMachine_shifter(0) => rx_n_12
    );
tx: entity work.sys_Apb3Periph_0_0_uartCtrlTx
     port map (
      \FSM_sequential_stateMachine_state[2]_i_3__0_0\(0) => \CR2_reg_n_0_[13]\,
      Q(2) => \CR1_reg_n_0_[12]\,
      Q(1) => \CR1_reg_n_0_[10]\,
      Q(0) => \CR1_reg_n_0_[9]\,
      \_zz_io_txd_reg_0\ => txFifo_n_5,
      \_zz_io_txd_reg_1\ => txFifo_n_6,
      clk => clk,
      clockDivider_tickReg => clockDivider_tickReg,
      logic_ram_spinal_port1(0) => txFifo_n_8,
      reset => reset,
      stateMachine_parity_reg_0 => rx_n_1,
      \tickCounter_value_reg[0]_0\ => tx_n_3,
      \tickCounter_value_reg[1]_0\ => tx_n_2,
      txFifo_io_pop_valid => txFifo_io_pop_valid,
      tx_io_write_ready => tx_io_write_ready,
      uartCtrl_io_uarts_1_txd => uartCtrl_io_uarts_1_txd,
      \when_uartCtrlRx_l126__0\ => \when_uartCtrlRx_l126__0\
    );
txFifo: entity work.sys_Apb3Periph_0_0_StreamFifo_2
     port map (
      D(1) => txFifo_io_push_ready,
      D(0) => txFifo_n_4,
      Q(0) => txFifo_n_8,
      \_zz_io_txd_i_2__0\ => tx_n_2,
      \_zz_io_txd_i_2__0_0\ => tx_n_3,
      clk => clk,
      \ctrl_doWrite__0\ => \ctrl_doWrite__0\,
      io_apb_PADDR(9 downto 0) => io_apb_PADDR(9 downto 0),
      io_apb_PADDR_3_sp_1 => \io_apb_PADDR[3]_0\,
      io_apb_PENABLE => io_apb_PENABLE,
      io_apb_PSEL(0) => io_apb_PSEL(0),
      io_apb_PWDATA(8 downto 0) => io_apb_PWDATA(8 downto 0),
      io_apb_PWRITE => io_apb_PWRITE,
      io_apb_decoder_io_output_PSEL(0) => \^io_apb_decoder_io_output_psel\(0),
      \logic_ram_spinal_port1_reg[1]_0\ => txFifo_n_5,
      \logic_ram_spinal_port1_reg[5]_0\ => txFifo_n_6,
      reset => reset,
      txFifo_io_pop_valid => txFifo_io_pop_valid,
      tx_io_write_ready => tx_io_write_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_Apb3UartArray is
  port (
    uartCtrl_io_uarts_0_txd : out STD_LOGIC;
    uartCtrl_io_uarts_1_txd : out STD_LOGIC;
    uartCtrl_io_apb_PRDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    io_interrupt : out STD_LOGIC_VECTOR ( 0 to 0 );
    io_gpio_read : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    io_apb_PADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \io_apb_PRDATA[15]_INST_0_i_28\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_28_0\ : in STD_LOGIC;
    \io_apb_PRDATA[7]_INST_0_i_25\ : in STD_LOGIC;
    io_apb_PWRITE : in STD_LOGIC;
    io_apb_PENABLE : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_28_1\ : in STD_LOGIC;
    io_apb_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    \io_apb_PRDATA[9]_INST_0_i_10\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_28_2\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_28_3\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_28_4\ : in STD_LOGIC;
    io_apb_PWDATA : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end sys_Apb3Periph_0_0_Apb3UartArray;

architecture STRUCTURE of sys_Apb3Periph_0_0_Apb3UartArray is
  signal UART_0_n_10 : STD_LOGIC;
  signal UART_0_n_11 : STD_LOGIC;
  signal UART_0_n_12 : STD_LOGIC;
  signal UART_0_n_13 : STD_LOGIC;
  signal UART_0_n_14 : STD_LOGIC;
  signal UART_0_n_15 : STD_LOGIC;
  signal UART_0_n_16 : STD_LOGIC;
  signal UART_0_n_17 : STD_LOGIC;
  signal UART_0_n_18 : STD_LOGIC;
  signal UART_0_n_19 : STD_LOGIC;
  signal UART_0_n_20 : STD_LOGIC;
  signal UART_0_n_21 : STD_LOGIC;
  signal UART_0_n_22 : STD_LOGIC;
  signal UART_0_n_23 : STD_LOGIC;
  signal UART_1_n_1 : STD_LOGIC;
  signal UART_1_n_10 : STD_LOGIC;
  signal UART_1_n_11 : STD_LOGIC;
  signal UART_1_n_12 : STD_LOGIC;
  signal UART_1_n_13 : STD_LOGIC;
  signal UART_1_n_22 : STD_LOGIC;
  signal UART_1_n_23 : STD_LOGIC;
  signal UART_1_n_24 : STD_LOGIC;
  signal UART_1_n_25 : STD_LOGIC;
  signal UART_1_n_26 : STD_LOGIC;
  signal UART_1_n_27 : STD_LOGIC;
  signal UART_1_n_28 : STD_LOGIC;
  signal UART_1_n_29 : STD_LOGIC;
  signal UART_1_n_30 : STD_LOGIC;
  signal UART_1_n_4 : STD_LOGIC;
  signal UART_1_n_5 : STD_LOGIC;
  signal UART_1_n_6 : STD_LOGIC;
  signal UART_1_n_7 : STD_LOGIC;
  signal UART_1_n_8 : STD_LOGIC;
  signal UART_1_n_9 : STD_LOGIC;
  signal io_apb_decoder_io_output_PSEL : STD_LOGIC_VECTOR ( 1 to 1 );
  signal io_apb_decoder_io_output_PSEL_0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal selIndex : STD_LOGIC;
  signal uartCtrl_io_interrupt : STD_LOGIC_VECTOR ( 1 to 1 );
begin
UART_0: entity work.sys_Apb3Periph_0_0_Apb3Uart
     port map (
      \CR2_reg[10]_0\ => UART_0_n_18,
      \CR2_reg[11]_0\ => UART_0_n_19,
      \CR2_reg[12]_0\ => UART_0_n_20,
      \CR2_reg[13]_0\ => UART_0_n_21,
      \CR2_reg[14]_0\ => UART_0_n_22,
      \CR2_reg[15]_0\ => UART_0_n_23,
      \CR2_reg[9]_0\ => UART_0_n_17,
      clk => clk,
      io_apb_PADDR(9 downto 0) => io_apb_PADDR(9 downto 0),
      io_apb_PENABLE => io_apb_PENABLE,
      \io_apb_PRDATA[0]_INST_0_i_3\ => UART_1_n_22,
      \io_apb_PRDATA[0]_INST_0_i_3_0\ => UART_1_n_5,
      \io_apb_PRDATA[15]_INST_0_i_28\ => \io_apb_PRDATA[15]_INST_0_i_28\,
      \io_apb_PRDATA[15]_INST_0_i_28_0\ => \io_apb_PRDATA[15]_INST_0_i_28_0\,
      \io_apb_PRDATA[15]_INST_0_i_28_1\ => \io_apb_PRDATA[15]_INST_0_i_28_1\,
      \io_apb_PRDATA[15]_INST_0_i_28_2\ => \io_apb_PRDATA[15]_INST_0_i_28_2\,
      \io_apb_PRDATA[15]_INST_0_i_28_3\ => \io_apb_PRDATA[15]_INST_0_i_28_3\,
      \io_apb_PRDATA[15]_INST_0_i_28_4\ => \io_apb_PRDATA[15]_INST_0_i_28_4\,
      \io_apb_PRDATA[1]_INST_0_i_3\ => UART_1_n_23,
      \io_apb_PRDATA[1]_INST_0_i_3_0\ => UART_1_n_6,
      \io_apb_PRDATA[2]_INST_0_i_3\ => UART_1_n_24,
      \io_apb_PRDATA[2]_INST_0_i_3_0\ => UART_1_n_7,
      \io_apb_PRDATA[3]_INST_0_i_3\ => UART_1_n_25,
      \io_apb_PRDATA[3]_INST_0_i_3_0\ => UART_1_n_8,
      \io_apb_PRDATA[4]_INST_0_i_3\ => UART_1_n_26,
      \io_apb_PRDATA[4]_INST_0_i_3_0\ => UART_1_n_9,
      \io_apb_PRDATA[5]_INST_0_i_3\ => UART_1_n_27,
      \io_apb_PRDATA[5]_INST_0_i_3_0\ => UART_1_n_10,
      \io_apb_PRDATA[6]_INST_0_i_3\ => UART_1_n_28,
      \io_apb_PRDATA[6]_INST_0_i_3_0\ => UART_1_n_11,
      \io_apb_PRDATA[7]_INST_0_i_25\ => \io_apb_PRDATA[7]_INST_0_i_25\,
      \io_apb_PRDATA[7]_INST_0_i_3\ => UART_1_n_29,
      \io_apb_PRDATA[7]_INST_0_i_3_0\ => UART_1_n_12,
      \io_apb_PRDATA[8]_INST_0_i_3\ => UART_1_n_30,
      \io_apb_PRDATA[8]_INST_0_i_3_0\ => UART_1_n_13,
      io_apb_PSEL(0) => io_apb_PSEL(0),
      io_apb_PWDATA(15 downto 0) => io_apb_PWDATA(15 downto 0),
      io_apb_PWRITE => io_apb_PWRITE,
      io_apb_decoder_io_output_PSEL(0) => io_apb_decoder_io_output_PSEL(1),
      io_gpio_read(0) => io_gpio_read(0),
      io_interrupt(0) => io_interrupt(0),
      \logic_pop_sync_popReg_reg[0]\ => UART_1_n_1,
      \logic_ptr_push_reg[0]\ => UART_1_n_4,
      reset => reset,
      selIndex => selIndex,
      \selIndex_reg[0]\ => UART_0_n_10,
      \selIndex_reg[0]_0\ => UART_0_n_11,
      \selIndex_reg[0]_1\ => UART_0_n_12,
      \selIndex_reg[0]_2\ => UART_0_n_13,
      \selIndex_reg[0]_3\ => UART_0_n_14,
      \selIndex_reg[0]_4\ => UART_0_n_15,
      \selIndex_reg[0]_5\ => UART_0_n_16,
      uartCtrl_io_apb_PRDATA(8 downto 0) => uartCtrl_io_apb_PRDATA(8 downto 0),
      uartCtrl_io_interrupt(0) => uartCtrl_io_interrupt(1),
      uartCtrl_io_uarts_0_txd => uartCtrl_io_uarts_0_txd
    );
UART_1: entity work.sys_Apb3Periph_0_0_Apb3Uart_0
     port map (
      \CR2_reg[0]_0\ => UART_1_n_22,
      \CR2_reg[1]_0\ => UART_1_n_23,
      \CR2_reg[2]_0\ => UART_1_n_24,
      \CR2_reg[3]_0\ => UART_1_n_25,
      \CR2_reg[4]_0\ => UART_1_n_26,
      \CR2_reg[5]_0\ => UART_1_n_27,
      \CR2_reg[6]_0\ => UART_1_n_28,
      \CR2_reg[7]_0\ => UART_1_n_29,
      \CR2_reg[8]_0\ => UART_1_n_30,
      clk => clk,
      io_apb_PADDR(9 downto 0) => io_apb_PADDR(9 downto 0),
      \io_apb_PADDR[3]_0\ => UART_1_n_4,
      io_apb_PADDR_3_sp_1 => UART_1_n_1,
      io_apb_PENABLE => io_apb_PENABLE,
      \io_apb_PRDATA[10]_INST_0_i_10\ => UART_0_n_18,
      \io_apb_PRDATA[10]_INST_0_i_10_0\ => UART_0_n_11,
      \io_apb_PRDATA[11]_INST_0_i_10\ => UART_0_n_19,
      \io_apb_PRDATA[11]_INST_0_i_10_0\ => UART_0_n_12,
      \io_apb_PRDATA[12]_INST_0_i_10\ => UART_0_n_20,
      \io_apb_PRDATA[12]_INST_0_i_10_0\ => UART_0_n_13,
      \io_apb_PRDATA[13]_INST_0_i_10\ => UART_0_n_21,
      \io_apb_PRDATA[13]_INST_0_i_10_0\ => UART_0_n_14,
      \io_apb_PRDATA[14]_INST_0_i_10\ => UART_0_n_22,
      \io_apb_PRDATA[14]_INST_0_i_10_0\ => UART_0_n_15,
      \io_apb_PRDATA[15]_INST_0_i_13\ => UART_0_n_23,
      \io_apb_PRDATA[15]_INST_0_i_13_0\ => UART_0_n_16,
      \io_apb_PRDATA[15]_INST_0_i_28_0\ => \io_apb_PRDATA[15]_INST_0_i_28_0\,
      \io_apb_PRDATA[15]_INST_0_i_28_1\ => \io_apb_PRDATA[15]_INST_0_i_28_1\,
      \io_apb_PRDATA[15]_INST_0_i_28_2\ => \io_apb_PRDATA[15]_INST_0_i_28_2\,
      \io_apb_PRDATA[15]_INST_0_i_28_3\ => \io_apb_PRDATA[15]_INST_0_i_28_3\,
      \io_apb_PRDATA[15]_INST_0_i_28_4\ => \io_apb_PRDATA[15]_INST_0_i_28\,
      \io_apb_PRDATA[15]_INST_0_i_28_5\ => \io_apb_PRDATA[15]_INST_0_i_28_4\,
      \io_apb_PRDATA[7]_INST_0_i_26\ => \io_apb_PRDATA[7]_INST_0_i_25\,
      \io_apb_PRDATA[9]_INST_0_i_10\ => \io_apb_PRDATA[9]_INST_0_i_10\,
      \io_apb_PRDATA[9]_INST_0_i_10_0\ => UART_0_n_17,
      \io_apb_PRDATA[9]_INST_0_i_10_1\ => UART_0_n_10,
      io_apb_PSEL(0) => io_apb_PSEL(0),
      io_apb_PWDATA(15 downto 0) => io_apb_PWDATA(15 downto 0),
      io_apb_PWRITE => io_apb_PWRITE,
      io_apb_decoder_io_output_PSEL(0) => io_apb_decoder_io_output_PSEL(1),
      io_apb_decoder_io_output_PSEL_0(0) => io_apb_decoder_io_output_PSEL_0(1),
      io_gpio_read(0) => io_gpio_read(1),
      \logic_ram_spinal_port1_reg[0]\ => UART_1_n_5,
      \logic_ram_spinal_port1_reg[1]\ => UART_1_n_6,
      \logic_ram_spinal_port1_reg[2]\ => UART_1_n_7,
      \logic_ram_spinal_port1_reg[3]\ => UART_1_n_8,
      \logic_ram_spinal_port1_reg[4]\ => UART_1_n_9,
      \logic_ram_spinal_port1_reg[5]\ => UART_1_n_10,
      \logic_ram_spinal_port1_reg[6]\ => UART_1_n_11,
      \logic_ram_spinal_port1_reg[7]\ => UART_1_n_12,
      \logic_ram_spinal_port1_reg[8]\ => UART_1_n_13,
      reset => reset,
      selIndex => selIndex,
      uartCtrl_io_apb_PRDATA(6 downto 0) => uartCtrl_io_apb_PRDATA(15 downto 9),
      uartCtrl_io_interrupt(0) => uartCtrl_io_interrupt(1),
      uartCtrl_io_uarts_1_txd => uartCtrl_io_uarts_1_txd
    );
apb3Router_7: entity work.sys_Apb3Periph_0_0_Apb3Router_1
     port map (
      clk => clk,
      io_apb_decoder_io_output_PSEL_0(0) => io_apb_decoder_io_output_PSEL_0(1),
      selIndex => selIndex
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0_Apb3Periph is
  port (
    io_gpio_write : out STD_LOGIC_VECTOR ( 31 downto 0 );
    io_gpio_writeEnable : out STD_LOGIC_VECTOR ( 31 downto 0 );
    io_apb_PRDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    io_interrupt : out STD_LOGIC_VECTOR ( 5 downto 0 );
    io_gpio_read : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    io_apb_PADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    io_apb_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    \io_apb_PRDATA[31]_INST_0_i_3\ : in STD_LOGIC;
    \io_apb_PRDATA[31]_INST_0_i_3_0\ : in STD_LOGIC;
    io_apb_PWDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    io_apb_PRDATA_15_sp_1 : in STD_LOGIC;
    \io_apb_PRDATA[15]_0\ : in STD_LOGIC;
    io_apb_PENABLE : in STD_LOGIC;
    io_apb_PWRITE : in STD_LOGIC;
    io_apb_PRDATA_16_sp_1 : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_27\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_28\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_28_0\ : in STD_LOGIC;
    \io_apb_PRDATA[7]_INST_0_i_25\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_28_1\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_28_2\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_28_3\ : in STD_LOGIC;
    \io_apb_PRDATA[6]_INST_0_i_8\ : in STD_LOGIC;
    \io_apb_PRDATA[16]_0\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_26\ : in STD_LOGIC;
    \io_apb_PRDATA[15]_INST_0_i_26_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \io_apb_PRDATA[0]_INST_0_i_22\ : in STD_LOGIC;
    \io_apb_PRDATA[16]_1\ : in STD_LOGIC;
    \io_apb_PRDATA[0]_INST_0_i_7\ : in STD_LOGIC
  );
end sys_Apb3Periph_0_0_Apb3Periph;

architecture STRUCTURE of sys_Apb3Periph_0_0_Apb3Periph is
  signal \GPIO_1/gpioCfg_12_cnf\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \GPIO_1/gpioCfg_13_cnf\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \GPIO_1/gpioCfg_4_cnf\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \GPIO_1/gpioCfg_6_cnf\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \GPIO_1/gpioCfg_8_cnf\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \GPIO_1/gpioCfg_9_cnf\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \GPIO_1/p_1_in\ : STD_LOGIC_VECTOR ( 13 downto 4 );
  signal afioCtrl_io_afioExti : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal afioCtrl_n_16 : STD_LOGIC;
  signal afioCtrl_n_17 : STD_LOGIC;
  signal afioCtrl_n_18 : STD_LOGIC;
  signal afioCtrl_n_19 : STD_LOGIC;
  signal afioCtrl_n_20 : STD_LOGIC;
  signal afioCtrl_n_21 : STD_LOGIC;
  signal afioCtrl_n_22 : STD_LOGIC;
  signal afioCtrl_n_23 : STD_LOGIC;
  signal afioCtrl_n_24 : STD_LOGIC;
  signal afioCtrl_n_25 : STD_LOGIC;
  signal afioCtrl_n_26 : STD_LOGIC;
  signal afioCtrl_n_27 : STD_LOGIC;
  signal afioCtrl_n_28 : STD_LOGIC;
  signal afioCtrl_n_29 : STD_LOGIC;
  signal afioCtrl_n_30 : STD_LOGIC;
  signal afioCtrl_n_31 : STD_LOGIC;
  signal afioCtrl_n_32 : STD_LOGIC;
  signal afioCtrl_n_33 : STD_LOGIC;
  signal afioCtrl_n_34 : STD_LOGIC;
  signal afioCtrl_n_35 : STD_LOGIC;
  signal afioCtrl_n_36 : STD_LOGIC;
  signal afioCtrl_n_37 : STD_LOGIC;
  signal afioCtrl_n_38 : STD_LOGIC;
  signal afioCtrl_n_39 : STD_LOGIC;
  signal afioCtrl_n_40 : STD_LOGIC;
  signal afioCtrl_n_41 : STD_LOGIC;
  signal afioCtrl_n_42 : STD_LOGIC;
  signal afioCtrl_n_43 : STD_LOGIC;
  signal afioCtrl_n_44 : STD_LOGIC;
  signal afioCtrl_n_45 : STD_LOGIC;
  signal afioCtrl_n_46 : STD_LOGIC;
  signal afioCtrl_n_47 : STD_LOGIC;
  signal extiCtrl_io_apb_PRDATA : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal gpioCtrl_io_apb_PRDATA : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal gpioCtrl_n_100 : STD_LOGIC;
  signal gpioCtrl_n_101 : STD_LOGIC;
  signal gpioCtrl_n_86 : STD_LOGIC;
  signal gpioCtrl_n_87 : STD_LOGIC;
  signal gpioCtrl_n_88 : STD_LOGIC;
  signal gpioCtrl_n_89 : STD_LOGIC;
  signal gpioCtrl_n_90 : STD_LOGIC;
  signal gpioCtrl_n_91 : STD_LOGIC;
  signal gpioCtrl_n_92 : STD_LOGIC;
  signal gpioCtrl_n_93 : STD_LOGIC;
  signal gpioCtrl_n_94 : STD_LOGIC;
  signal gpioCtrl_n_95 : STD_LOGIC;
  signal gpioCtrl_n_96 : STD_LOGIC;
  signal gpioCtrl_n_97 : STD_LOGIC;
  signal gpioCtrl_n_98 : STD_LOGIC;
  signal gpioCtrl_n_99 : STD_LOGIC;
  signal i2cCtrl_io_apb_PRDATA : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i2cCtrl_io_i2cs_0_scl : STD_LOGIC;
  signal i2cCtrl_io_i2cs_1_scl : STD_LOGIC;
  signal i2cCtrl_n_12 : STD_LOGIC;
  signal i2cCtrl_n_13 : STD_LOGIC;
  signal i2cCtrl_n_14 : STD_LOGIC;
  signal i2cCtrl_n_15 : STD_LOGIC;
  signal i2cCtrl_n_16 : STD_LOGIC;
  signal i2cCtrl_n_17 : STD_LOGIC;
  signal i2cCtrl_n_18 : STD_LOGIC;
  signal i2cCtrl_n_20 : STD_LOGIC;
  signal i2cCtrl_n_21 : STD_LOGIC;
  signal i2cCtrl_n_22 : STD_LOGIC;
  signal i2cCtrl_n_23 : STD_LOGIC;
  signal i2cCtrl_n_24 : STD_LOGIC;
  signal i2cCtrl_n_25 : STD_LOGIC;
  signal i2cCtrl_n_26 : STD_LOGIC;
  signal io_apb_PRDATA_15_sn_1 : STD_LOGIC;
  signal io_apb_PRDATA_16_sn_1 : STD_LOGIC;
  signal io_apb_decoder_io_output_PSEL : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^io_gpio_write\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \io_interrupt[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \io_interrupt[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \io_interrupt[3]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \io_interrupt[3]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \io_interrupt[3]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \io_interrupt[3]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \io_interrupt[3]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_5_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \selIndex__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal spiCtrl_io_apb_PRDATA : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal spiCtrl_io_spis_0_mosi : STD_LOGIC;
  signal spiCtrl_io_spis_0_sclk : STD_LOGIC;
  signal spiCtrl_io_spis_1_mosi : STD_LOGIC;
  signal spiCtrl_n_4 : STD_LOGIC;
  signal spiCtrl_n_5 : STD_LOGIC;
  signal spiCtrl_n_6 : STD_LOGIC;
  signal spiCtrl_n_7 : STD_LOGIC;
  signal systickCtrl_n_0 : STD_LOGIC;
  signal systickCtrl_n_1 : STD_LOGIC;
  signal systickCtrl_n_10 : STD_LOGIC;
  signal systickCtrl_n_11 : STD_LOGIC;
  signal systickCtrl_n_12 : STD_LOGIC;
  signal systickCtrl_n_13 : STD_LOGIC;
  signal systickCtrl_n_14 : STD_LOGIC;
  signal systickCtrl_n_15 : STD_LOGIC;
  signal systickCtrl_n_16 : STD_LOGIC;
  signal systickCtrl_n_17 : STD_LOGIC;
  signal systickCtrl_n_18 : STD_LOGIC;
  signal systickCtrl_n_19 : STD_LOGIC;
  signal systickCtrl_n_2 : STD_LOGIC;
  signal systickCtrl_n_20 : STD_LOGIC;
  signal systickCtrl_n_21 : STD_LOGIC;
  signal systickCtrl_n_22 : STD_LOGIC;
  signal systickCtrl_n_23 : STD_LOGIC;
  signal systickCtrl_n_24 : STD_LOGIC;
  signal systickCtrl_n_25 : STD_LOGIC;
  signal systickCtrl_n_26 : STD_LOGIC;
  signal systickCtrl_n_27 : STD_LOGIC;
  signal systickCtrl_n_28 : STD_LOGIC;
  signal systickCtrl_n_29 : STD_LOGIC;
  signal systickCtrl_n_3 : STD_LOGIC;
  signal systickCtrl_n_30 : STD_LOGIC;
  signal systickCtrl_n_31 : STD_LOGIC;
  signal systickCtrl_n_33 : STD_LOGIC;
  signal systickCtrl_n_4 : STD_LOGIC;
  signal systickCtrl_n_5 : STD_LOGIC;
  signal systickCtrl_n_6 : STD_LOGIC;
  signal systickCtrl_n_7 : STD_LOGIC;
  signal systickCtrl_n_8 : STD_LOGIC;
  signal systickCtrl_n_9 : STD_LOGIC;
  signal timCtrl_io_apb_PRDATA : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal timCtrl_io_ch : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal timCtrl_n_0 : STD_LOGIC;
  signal timCtrl_n_10 : STD_LOGIC;
  signal timCtrl_n_11 : STD_LOGIC;
  signal timCtrl_n_12 : STD_LOGIC;
  signal timCtrl_n_13 : STD_LOGIC;
  signal timCtrl_n_2 : STD_LOGIC;
  signal timCtrl_n_3 : STD_LOGIC;
  signal timCtrl_n_4 : STD_LOGIC;
  signal timCtrl_n_5 : STD_LOGIC;
  signal timCtrl_n_6 : STD_LOGIC;
  signal timCtrl_n_7 : STD_LOGIC;
  signal timCtrl_n_8 : STD_LOGIC;
  signal timCtrl_n_9 : STD_LOGIC;
  signal uartCtrl_io_apb_PRDATA : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal uartCtrl_io_uarts_0_txd : STD_LOGIC;
  signal uartCtrl_io_uarts_1_txd : STD_LOGIC;
  signal wdgCtrl_io_apb_PRDATA : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal wdgCtrl_n_0 : STD_LOGIC;
  signal wdgCtrl_n_1 : STD_LOGIC;
  signal wdgCtrl_n_10 : STD_LOGIC;
  signal wdgCtrl_n_11 : STD_LOGIC;
  signal wdgCtrl_n_12 : STD_LOGIC;
  signal wdgCtrl_n_13 : STD_LOGIC;
  signal wdgCtrl_n_14 : STD_LOGIC;
  signal wdgCtrl_n_15 : STD_LOGIC;
  signal wdgCtrl_n_16 : STD_LOGIC;
  signal wdgCtrl_n_17 : STD_LOGIC;
  signal wdgCtrl_n_18 : STD_LOGIC;
  signal wdgCtrl_n_19 : STD_LOGIC;
  signal wdgCtrl_n_2 : STD_LOGIC;
  signal wdgCtrl_n_20 : STD_LOGIC;
  signal wdgCtrl_n_3 : STD_LOGIC;
  signal wdgCtrl_n_4 : STD_LOGIC;
  signal wdgCtrl_n_5 : STD_LOGIC;
  signal wdgCtrl_n_6 : STD_LOGIC;
  signal wdgCtrl_n_7 : STD_LOGIC;
  signal wdgCtrl_n_8 : STD_LOGIC;
  signal wdgCtrl_n_9 : STD_LOGIC;
begin
  io_apb_PRDATA_15_sn_1 <= io_apb_PRDATA_15_sp_1;
  io_apb_PRDATA_16_sn_1 <= io_apb_PRDATA_16_sp_1;
  io_gpio_write(31 downto 0) <= \^io_gpio_write\(31 downto 0);
afioCtrl: entity work.sys_Apb3Periph_0_0_Apb3Afio
     port map (
      D(15 downto 0) => afioCtrl_io_afioExti(15 downto 0),
      \EXTICR_3_reg[0]_0\ => systickCtrl_n_0,
      Q(0) => \selIndex__0\(0),
      clk => clk,
      io_apb_PADDR(8 downto 5) => io_apb_PADDR(11 downto 8),
      io_apb_PADDR(4 downto 0) => io_apb_PADDR(4 downto 0),
      \io_apb_PRDATA[0]_INST_0_i_2\ => systickCtrl_n_31,
      \io_apb_PRDATA[10]_INST_0_i_2\ => systickCtrl_n_21,
      \io_apb_PRDATA[11]_INST_0_i_2\ => systickCtrl_n_20,
      \io_apb_PRDATA[12]_INST_0_i_2\ => systickCtrl_n_19,
      \io_apb_PRDATA[13]_INST_0_i_2\ => systickCtrl_n_18,
      \io_apb_PRDATA[14]_INST_0_i_2\ => systickCtrl_n_17,
      \io_apb_PRDATA[15]_INST_0_i_2\ => systickCtrl_n_16,
      \io_apb_PRDATA[16]\ => \io_apb_PRDATA[16]_1\,
      \io_apb_PRDATA[16]_0\ => systickCtrl_n_15,
      \io_apb_PRDATA[17]\ => systickCtrl_n_14,
      \io_apb_PRDATA[18]\ => systickCtrl_n_13,
      \io_apb_PRDATA[19]\ => systickCtrl_n_12,
      \io_apb_PRDATA[1]_INST_0_i_2\ => systickCtrl_n_30,
      \io_apb_PRDATA[20]\ => systickCtrl_n_11,
      \io_apb_PRDATA[21]\ => systickCtrl_n_10,
      \io_apb_PRDATA[22]\ => systickCtrl_n_9,
      \io_apb_PRDATA[23]\ => systickCtrl_n_8,
      \io_apb_PRDATA[24]\ => systickCtrl_n_7,
      \io_apb_PRDATA[25]\ => systickCtrl_n_6,
      \io_apb_PRDATA[26]\ => systickCtrl_n_5,
      \io_apb_PRDATA[27]\ => systickCtrl_n_4,
      \io_apb_PRDATA[28]\ => systickCtrl_n_3,
      \io_apb_PRDATA[29]\ => systickCtrl_n_2,
      \io_apb_PRDATA[2]_INST_0_i_2\ => systickCtrl_n_29,
      \io_apb_PRDATA[30]\ => systickCtrl_n_1,
      \io_apb_PRDATA[31]\ => systickCtrl_n_33,
      \io_apb_PRDATA[31]_INST_0_i_3_0\ => \io_apb_PRDATA[31]_INST_0_i_3\,
      \io_apb_PRDATA[31]_INST_0_i_3_1\ => \io_apb_PRDATA[31]_INST_0_i_3_0\,
      \io_apb_PRDATA[3]_INST_0_i_2\ => systickCtrl_n_28,
      \io_apb_PRDATA[4]_INST_0_i_2\ => systickCtrl_n_27,
      \io_apb_PRDATA[5]_INST_0_i_2\ => systickCtrl_n_26,
      \io_apb_PRDATA[6]_INST_0_i_2\ => systickCtrl_n_25,
      \io_apb_PRDATA[7]_INST_0_i_2\ => systickCtrl_n_24,
      \io_apb_PRDATA[8]_INST_0_i_2\ => systickCtrl_n_23,
      \io_apb_PRDATA[9]_INST_0_i_2\ => systickCtrl_n_22,
      io_apb_PSEL(0) => io_apb_PSEL(0),
      io_apb_PWDATA(31 downto 0) => io_apb_PWDATA(31 downto 0),
      io_gpio_read(31 downto 0) => io_gpio_read(31 downto 0),
      reset => reset,
      \selIndex_reg[0]\ => afioCtrl_n_16,
      \selIndex_reg[0]_0\ => afioCtrl_n_17,
      \selIndex_reg[0]_1\ => afioCtrl_n_18,
      \selIndex_reg[0]_10\ => afioCtrl_n_27,
      \selIndex_reg[0]_11\ => afioCtrl_n_28,
      \selIndex_reg[0]_12\ => afioCtrl_n_29,
      \selIndex_reg[0]_13\ => afioCtrl_n_30,
      \selIndex_reg[0]_14\ => afioCtrl_n_31,
      \selIndex_reg[0]_15\ => afioCtrl_n_32,
      \selIndex_reg[0]_16\ => afioCtrl_n_33,
      \selIndex_reg[0]_17\ => afioCtrl_n_34,
      \selIndex_reg[0]_18\ => afioCtrl_n_35,
      \selIndex_reg[0]_19\ => afioCtrl_n_36,
      \selIndex_reg[0]_2\ => afioCtrl_n_19,
      \selIndex_reg[0]_20\ => afioCtrl_n_37,
      \selIndex_reg[0]_21\ => afioCtrl_n_38,
      \selIndex_reg[0]_22\ => afioCtrl_n_39,
      \selIndex_reg[0]_23\ => afioCtrl_n_40,
      \selIndex_reg[0]_24\ => afioCtrl_n_41,
      \selIndex_reg[0]_25\ => afioCtrl_n_42,
      \selIndex_reg[0]_26\ => afioCtrl_n_43,
      \selIndex_reg[0]_27\ => afioCtrl_n_44,
      \selIndex_reg[0]_28\ => afioCtrl_n_45,
      \selIndex_reg[0]_29\ => afioCtrl_n_46,
      \selIndex_reg[0]_3\ => afioCtrl_n_20,
      \selIndex_reg[0]_30\ => afioCtrl_n_47,
      \selIndex_reg[0]_4\ => afioCtrl_n_21,
      \selIndex_reg[0]_5\ => afioCtrl_n_22,
      \selIndex_reg[0]_6\ => afioCtrl_n_23,
      \selIndex_reg[0]_7\ => afioCtrl_n_24,
      \selIndex_reg[0]_8\ => afioCtrl_n_25,
      \selIndex_reg[0]_9\ => afioCtrl_n_26
    );
apb3Router_7: entity work.sys_Apb3Periph_0_0_Apb3Router_6
     port map (
      Q(0) => \selIndex__0\(0),
      clk => clk,
      extiCtrl_io_apb_PRDATA(15 downto 0) => extiCtrl_io_apb_PRDATA(15 downto 0),
      gpioCtrl_io_apb_PRDATA(15 downto 0) => gpioCtrl_io_apb_PRDATA(15 downto 0),
      i2cCtrl_io_apb_PRDATA(8 downto 0) => i2cCtrl_io_apb_PRDATA(8 downto 0),
      io_apb_PADDR(3 downto 0) => io_apb_PADDR(11 downto 8),
      io_apb_PRDATA(31 downto 0) => io_apb_PRDATA(31 downto 0),
      \io_apb_PRDATA[0]_0\ => afioCtrl_n_47,
      \io_apb_PRDATA[10]_0\ => afioCtrl_n_37,
      \io_apb_PRDATA[10]_1\ => i2cCtrl_n_20,
      \io_apb_PRDATA[10]_2\ => i2cCtrl_n_12,
      \io_apb_PRDATA[11]_0\ => afioCtrl_n_36,
      \io_apb_PRDATA[11]_1\ => i2cCtrl_n_22,
      \io_apb_PRDATA[11]_2\ => i2cCtrl_n_14,
      \io_apb_PRDATA[12]_0\ => afioCtrl_n_35,
      \io_apb_PRDATA[12]_1\ => i2cCtrl_n_23,
      \io_apb_PRDATA[12]_2\ => i2cCtrl_n_15,
      \io_apb_PRDATA[13]_0\ => afioCtrl_n_34,
      \io_apb_PRDATA[13]_1\ => i2cCtrl_n_24,
      \io_apb_PRDATA[13]_2\ => i2cCtrl_n_16,
      \io_apb_PRDATA[14]_0\ => afioCtrl_n_33,
      \io_apb_PRDATA[14]_1\ => i2cCtrl_n_25,
      \io_apb_PRDATA[14]_2\ => i2cCtrl_n_17,
      \io_apb_PRDATA[15]_0\ => afioCtrl_n_32,
      \io_apb_PRDATA[15]_1\ => i2cCtrl_n_26,
      \io_apb_PRDATA[15]_2\ => i2cCtrl_n_18,
      \io_apb_PRDATA[16]_0\ => wdgCtrl_n_5,
      \io_apb_PRDATA[16]_1\ => afioCtrl_n_31,
      \io_apb_PRDATA[17]_0\ => wdgCtrl_n_6,
      \io_apb_PRDATA[17]_1\ => afioCtrl_n_30,
      \io_apb_PRDATA[18]_0\ => wdgCtrl_n_7,
      \io_apb_PRDATA[18]_1\ => afioCtrl_n_29,
      \io_apb_PRDATA[19]_0\ => wdgCtrl_n_8,
      \io_apb_PRDATA[19]_1\ => afioCtrl_n_28,
      \io_apb_PRDATA[1]_0\ => afioCtrl_n_46,
      \io_apb_PRDATA[20]_0\ => wdgCtrl_n_9,
      \io_apb_PRDATA[20]_1\ => afioCtrl_n_27,
      \io_apb_PRDATA[21]_0\ => wdgCtrl_n_10,
      \io_apb_PRDATA[21]_1\ => afioCtrl_n_26,
      \io_apb_PRDATA[22]_0\ => wdgCtrl_n_11,
      \io_apb_PRDATA[22]_1\ => afioCtrl_n_25,
      \io_apb_PRDATA[23]_0\ => wdgCtrl_n_12,
      \io_apb_PRDATA[23]_1\ => afioCtrl_n_24,
      \io_apb_PRDATA[24]_0\ => wdgCtrl_n_13,
      \io_apb_PRDATA[24]_1\ => afioCtrl_n_23,
      \io_apb_PRDATA[25]_0\ => wdgCtrl_n_14,
      \io_apb_PRDATA[25]_1\ => afioCtrl_n_22,
      \io_apb_PRDATA[26]_0\ => wdgCtrl_n_15,
      \io_apb_PRDATA[26]_1\ => afioCtrl_n_21,
      \io_apb_PRDATA[27]_0\ => wdgCtrl_n_16,
      \io_apb_PRDATA[27]_1\ => afioCtrl_n_20,
      \io_apb_PRDATA[28]_0\ => wdgCtrl_n_17,
      \io_apb_PRDATA[28]_1\ => afioCtrl_n_19,
      \io_apb_PRDATA[29]_0\ => wdgCtrl_n_18,
      \io_apb_PRDATA[29]_1\ => afioCtrl_n_18,
      \io_apb_PRDATA[2]_0\ => afioCtrl_n_45,
      \io_apb_PRDATA[30]_0\ => wdgCtrl_n_19,
      \io_apb_PRDATA[30]_1\ => afioCtrl_n_17,
      \io_apb_PRDATA[31]_0\ => wdgCtrl_n_20,
      \io_apb_PRDATA[31]_1\ => afioCtrl_n_16,
      \io_apb_PRDATA[3]_0\ => afioCtrl_n_44,
      \io_apb_PRDATA[4]_0\ => afioCtrl_n_43,
      \io_apb_PRDATA[5]_0\ => afioCtrl_n_42,
      \io_apb_PRDATA[6]_0\ => afioCtrl_n_41,
      \io_apb_PRDATA[7]_0\ => afioCtrl_n_40,
      \io_apb_PRDATA[8]_0\ => afioCtrl_n_39,
      \io_apb_PRDATA[9]_0\ => afioCtrl_n_38,
      \io_apb_PRDATA[9]_1\ => i2cCtrl_n_21,
      \io_apb_PRDATA[9]_2\ => i2cCtrl_n_13,
      io_apb_PRDATA_0_sp_1 => timCtrl_n_13,
      io_apb_PRDATA_10_sp_1 => timCtrl_n_3,
      io_apb_PRDATA_11_sp_1 => timCtrl_n_2,
      io_apb_PRDATA_12_sp_1 => wdgCtrl_n_4,
      io_apb_PRDATA_13_sp_1 => wdgCtrl_n_3,
      io_apb_PRDATA_14_sp_1 => wdgCtrl_n_2,
      io_apb_PRDATA_15_sp_1 => wdgCtrl_n_1,
      io_apb_PRDATA_16_sp_1 => gpioCtrl_n_86,
      io_apb_PRDATA_17_sp_1 => gpioCtrl_n_87,
      io_apb_PRDATA_18_sp_1 => gpioCtrl_n_88,
      io_apb_PRDATA_19_sp_1 => gpioCtrl_n_89,
      io_apb_PRDATA_1_sp_1 => timCtrl_n_12,
      io_apb_PRDATA_20_sp_1 => gpioCtrl_n_90,
      io_apb_PRDATA_21_sp_1 => gpioCtrl_n_91,
      io_apb_PRDATA_22_sp_1 => gpioCtrl_n_92,
      io_apb_PRDATA_23_sp_1 => gpioCtrl_n_93,
      io_apb_PRDATA_24_sp_1 => gpioCtrl_n_94,
      io_apb_PRDATA_25_sp_1 => gpioCtrl_n_95,
      io_apb_PRDATA_26_sp_1 => gpioCtrl_n_96,
      io_apb_PRDATA_27_sp_1 => gpioCtrl_n_97,
      io_apb_PRDATA_28_sp_1 => gpioCtrl_n_98,
      io_apb_PRDATA_29_sp_1 => gpioCtrl_n_99,
      io_apb_PRDATA_2_sp_1 => timCtrl_n_11,
      io_apb_PRDATA_30_sp_1 => gpioCtrl_n_100,
      io_apb_PRDATA_31_sp_1 => gpioCtrl_n_101,
      io_apb_PRDATA_3_sp_1 => timCtrl_n_10,
      io_apb_PRDATA_4_sp_1 => timCtrl_n_9,
      io_apb_PRDATA_5_sp_1 => timCtrl_n_8,
      io_apb_PRDATA_6_sp_1 => timCtrl_n_7,
      io_apb_PRDATA_7_sp_1 => timCtrl_n_6,
      io_apb_PRDATA_8_sp_1 => timCtrl_n_5,
      io_apb_PRDATA_9_sp_1 => timCtrl_n_4,
      io_apb_PSEL(0) => io_apb_PSEL(0),
      io_apb_decoder_io_output_PSEL(0) => io_apb_decoder_io_output_PSEL(8),
      spiCtrl_io_apb_PRDATA(15 downto 0) => spiCtrl_io_apb_PRDATA(15 downto 0),
      uartCtrl_io_apb_PRDATA(15 downto 0) => uartCtrl_io_apb_PRDATA(15 downto 0)
    );
extiCtrl: entity work.sys_Apb3Periph_0_0_Apb3Exti
     port map (
      D(15 downto 0) => afioCtrl_io_afioExti(15 downto 0),
      \IMR_reg[15]_0\(15 downto 0) => p_5_in(15 downto 0),
      Q(15 downto 0) => p_0_in(15 downto 0),
      \SWIER_reg[0]_0\ => wdgCtrl_n_0,
      clk => clk,
      extiCtrl_io_apb_PRDATA(15 downto 0) => extiCtrl_io_apb_PRDATA(15 downto 0),
      io_apb_PADDR(8 downto 5) => io_apb_PADDR(11 downto 8),
      io_apb_PADDR(4 downto 0) => io_apb_PADDR(4 downto 0),
      io_apb_PENABLE => io_apb_PENABLE,
      \io_apb_PRDATA[15]\ => io_apb_PRDATA_15_sn_1,
      \io_apb_PRDATA[15]_0\ => \io_apb_PRDATA[15]_0\,
      io_apb_PSEL(0) => io_apb_PSEL(0),
      io_apb_PWDATA(15 downto 0) => io_apb_PWDATA(15 downto 0),
      io_apb_PWRITE => io_apb_PWRITE,
      io_apb_decoder_io_output_PSEL(0) => io_apb_decoder_io_output_PSEL(8),
      reset => reset
    );
gpioCtrl: entity work.sys_Apb3Periph_0_0_Apb3GpioArray
     port map (
      \CRH_reg[23]\(3) => \GPIO_1/gpioCfg_13_cnf\(1),
      \CRH_reg[23]\(2) => \GPIO_1/gpioCfg_12_cnf\(1),
      \CRH_reg[23]\(1) => \GPIO_1/gpioCfg_9_cnf\(1),
      \CRH_reg[23]\(0) => \GPIO_1/gpioCfg_8_cnf\(1),
      \CRL_reg[16]\ => gpioCtrl_n_86,
      \CRL_reg[17]\ => gpioCtrl_n_87,
      \CRL_reg[18]\ => gpioCtrl_n_88,
      \CRL_reg[19]\ => gpioCtrl_n_89,
      \CRL_reg[20]\ => gpioCtrl_n_90,
      \CRL_reg[21]\ => gpioCtrl_n_91,
      \CRL_reg[22]\ => gpioCtrl_n_92,
      \CRL_reg[23]\ => gpioCtrl_n_93,
      \CRL_reg[24]\ => gpioCtrl_n_94,
      \CRL_reg[25]\ => gpioCtrl_n_95,
      \CRL_reg[26]\ => gpioCtrl_n_96,
      \CRL_reg[27]\(1) => \GPIO_1/gpioCfg_6_cnf\(1),
      \CRL_reg[27]\(0) => \GPIO_1/gpioCfg_4_cnf\(1),
      \CRL_reg[27]_0\ => gpioCtrl_n_97,
      \CRL_reg[28]\ => gpioCtrl_n_98,
      \CRL_reg[29]\ => gpioCtrl_n_99,
      \CRL_reg[30]\ => gpioCtrl_n_100,
      \CRL_reg[31]\ => gpioCtrl_n_101,
      Q(5 downto 4) => \GPIO_1/p_1_in\(13 downto 12),
      Q(3 downto 2) => \GPIO_1/p_1_in\(9 downto 8),
      Q(1) => \GPIO_1/p_1_in\(6),
      Q(0) => \GPIO_1/p_1_in\(4),
      clk => clk,
      gpioCtrl_io_apb_PRDATA(15 downto 0) => gpioCtrl_io_apb_PRDATA(15 downto 0),
      i2cCtrl_io_i2cs_0_scl => i2cCtrl_io_i2cs_0_scl,
      i2cCtrl_io_i2cs_1_scl => i2cCtrl_io_i2cs_1_scl,
      io_apb_PADDR(9 downto 5) => io_apb_PADDR(11 downto 7),
      io_apb_PADDR(4 downto 0) => io_apb_PADDR(4 downto 0),
      io_apb_PENABLE => io_apb_PENABLE,
      \io_apb_PRDATA[15]_INST_0_i_27\ => \io_apb_PRDATA[15]_INST_0_i_27\,
      \io_apb_PRDATA[16]\ => io_apb_PRDATA_16_sn_1,
      \io_apb_PRDATA[31]\(0) => \selIndex__0\(0),
      io_apb_PSEL(0) => io_apb_PSEL(0),
      io_apb_PWDATA(31 downto 0) => io_apb_PWDATA(31 downto 0),
      io_apb_PWRITE => io_apb_PWRITE,
      io_ch(7 downto 0) => timCtrl_io_ch(7 downto 0),
      io_gpio_read(31 downto 0) => io_gpio_read(31 downto 0),
      io_gpio_write(25 downto 24) => \^io_gpio_write\(31 downto 30),
      io_gpio_write(23 downto 22) => \^io_gpio_write\(27 downto 26),
      io_gpio_write(21) => \^io_gpio_write\(23),
      io_gpio_write(20) => \^io_gpio_write\(21),
      io_gpio_write(19 downto 0) => \^io_gpio_write\(19 downto 0),
      io_gpio_writeEnable(31 downto 0) => io_gpio_writeEnable(31 downto 0),
      \io_gpio_writeEnable[29]\(3) => \^io_gpio_write\(29),
      \io_gpio_writeEnable[29]\(2) => \^io_gpio_write\(25),
      \io_gpio_writeEnable[29]\(1) => \^io_gpio_write\(22),
      \io_gpio_writeEnable[29]\(0) => \^io_gpio_write\(20),
      reset => reset,
      spiCtrl_io_spis_0_mosi => spiCtrl_io_spis_0_mosi,
      spiCtrl_io_spis_0_sclk => spiCtrl_io_spis_0_sclk,
      spiCtrl_io_spis_1_mosi => spiCtrl_io_spis_1_mosi,
      uartCtrl_io_uarts_0_txd => uartCtrl_io_uarts_0_txd,
      uartCtrl_io_uarts_1_txd => uartCtrl_io_uarts_1_txd
    );
i2cCtrl: entity work.sys_Apb3Periph_0_0_Apb3I2cArray
     port map (
      \CCR_reg[0]\ => spiCtrl_n_6,
      \CR1_reg[0]\ => spiCtrl_n_7,
      \CR2_reg[0]\ => spiCtrl_n_5,
      \OAR1_reg[0]\ => spiCtrl_n_4,
      Q(1) => \GPIO_1/p_1_in\(6),
      Q(0) => \GPIO_1/p_1_in\(4),
      \TRISE_reg[0]\ => wdgCtrl_n_0,
      \TRISE_reg[11]\ => i2cCtrl_n_22,
      \TRISE_reg[12]\ => i2cCtrl_n_23,
      \TRISE_reg[13]\ => i2cCtrl_n_24,
      \TRISE_reg[14]\ => i2cCtrl_n_25,
      \TRISE_reg[15]\ => i2cCtrl_n_26,
      \TRISE_reg[9]\ => i2cCtrl_n_21,
      clk => clk,
      i2cCtrl_io_apb_PRDATA(8 downto 0) => i2cCtrl_io_apb_PRDATA(8 downto 0),
      i2cCtrl_io_i2cs_0_scl => i2cCtrl_io_i2cs_0_scl,
      i2cCtrl_io_i2cs_1_scl => i2cCtrl_io_i2cs_1_scl,
      io_apb_PADDR(10 downto 6) => io_apb_PADDR(11 downto 7),
      io_apb_PADDR(5 downto 0) => io_apb_PADDR(5 downto 0),
      \io_apb_PADDR[1]_0\ => i2cCtrl_n_13,
      \io_apb_PADDR[1]_1\ => i2cCtrl_n_14,
      \io_apb_PADDR[1]_2\ => i2cCtrl_n_15,
      \io_apb_PADDR[1]_3\ => i2cCtrl_n_16,
      \io_apb_PADDR[1]_4\ => i2cCtrl_n_17,
      \io_apb_PADDR[1]_5\ => i2cCtrl_n_18,
      \io_apb_PADDR[1]_6\ => i2cCtrl_n_20,
      io_apb_PADDR_1_sp_1 => i2cCtrl_n_12,
      io_apb_PENABLE => io_apb_PENABLE,
      \io_apb_PRDATA[0]_INST_0_i_22\ => \io_apb_PRDATA[0]_INST_0_i_22\,
      \io_apb_PRDATA[10]_INST_0_i_22\ => timCtrl_n_0,
      \io_apb_PRDATA[15]_INST_0_i_26\ => \io_apb_PRDATA[15]_INST_0_i_26\,
      \io_apb_PRDATA[15]_INST_0_i_26_0\(0) => \io_apb_PRDATA[15]_INST_0_i_26_0\(0),
      \io_apb_PRDATA[1]_INST_0_i_8\ => \io_apb_PRDATA[16]_0\,
      \io_apb_PRDATA[6]_INST_0_i_8\ => \io_apb_PRDATA[6]_INST_0_i_8\,
      io_apb_PSEL(0) => io_apb_PSEL(0),
      io_apb_PWDATA(15 downto 0) => io_apb_PWDATA(15 downto 0),
      io_apb_PWRITE => io_apb_PWRITE,
      io_gpio_read(1) => io_gpio_read(22),
      io_gpio_read(0) => io_gpio_read(20),
      io_gpio_write(1) => \^io_gpio_write\(22),
      io_gpio_write(0) => \^io_gpio_write\(20),
      \io_gpio_write[22]\(1) => \GPIO_1/gpioCfg_6_cnf\(1),
      \io_gpio_write[22]\(0) => \GPIO_1/gpioCfg_4_cnf\(1),
      io_interrupt(0) => io_interrupt(4),
      reset => reset
    );
\io_interrupt[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \io_interrupt[3]_INST_0_i_1_n_0\,
      I1 => p_5_in(0),
      I2 => p_0_in(0),
      I3 => p_5_in(1),
      I4 => p_0_in(1),
      I5 => \io_interrupt[3]_INST_0_i_2_n_0\,
      O => io_interrupt(3)
    );
\io_interrupt[3]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_5_in(2),
      I1 => p_0_in(2),
      I2 => p_5_in(3),
      I3 => p_0_in(3),
      O => \io_interrupt[3]_INST_0_i_1_n_0\
    );
\io_interrupt[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => p_5_in(4),
      I1 => p_0_in(4),
      I2 => p_5_in(5),
      I3 => p_0_in(5),
      I4 => \io_interrupt[3]_INST_0_i_3_n_0\,
      I5 => \io_interrupt[3]_INST_0_i_4_n_0\,
      O => \io_interrupt[3]_INST_0_i_2_n_0\
    );
\io_interrupt[3]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => p_0_in(7),
      I1 => p_5_in(7),
      I2 => p_0_in(6),
      I3 => p_5_in(6),
      I4 => \io_interrupt[3]_INST_0_i_5_n_0\,
      O => \io_interrupt[3]_INST_0_i_3_n_0\
    );
\io_interrupt[3]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \io_interrupt[3]_INST_0_i_6_n_0\,
      I1 => p_5_in(12),
      I2 => p_0_in(12),
      I3 => p_5_in(13),
      I4 => p_0_in(13),
      I5 => \io_interrupt[3]_INST_0_i_7_n_0\,
      O => \io_interrupt[3]_INST_0_i_4_n_0\
    );
\io_interrupt[3]_INST_0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_5_in(8),
      I1 => p_0_in(8),
      I2 => p_5_in(9),
      I3 => p_0_in(9),
      O => \io_interrupt[3]_INST_0_i_5_n_0\
    );
\io_interrupt[3]_INST_0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_5_in(14),
      I1 => p_0_in(14),
      I2 => p_5_in(15),
      I3 => p_0_in(15),
      O => \io_interrupt[3]_INST_0_i_6_n_0\
    );
\io_interrupt[3]_INST_0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_5_in(10),
      I1 => p_0_in(10),
      I2 => p_5_in(11),
      I3 => p_0_in(11),
      O => \io_interrupt[3]_INST_0_i_7_n_0\
    );
spiCtrl: entity work.sys_Apb3Periph_0_0_Apb3SpiArray
     port map (
      \CRCPR_reg[0]\ => timCtrl_n_0,
      \I2SPR_reg[0]\ => wdgCtrl_n_0,
      Q(3 downto 2) => \GPIO_1/p_1_in\(13 downto 12),
      Q(1 downto 0) => \GPIO_1/p_1_in\(9 downto 8),
      clk => clk,
      io_apb_PADDR(10 downto 6) => io_apb_PADDR(11 downto 7),
      io_apb_PADDR(5 downto 0) => io_apb_PADDR(5 downto 0),
      io_apb_PADDR_0_sp_1 => spiCtrl_n_7,
      io_apb_PADDR_2_sp_1 => spiCtrl_n_6,
      io_apb_PADDR_3_sp_1 => spiCtrl_n_5,
      io_apb_PADDR_4_sp_1 => spiCtrl_n_4,
      io_apb_PENABLE => io_apb_PENABLE,
      \io_apb_PRDATA[0]_INST_0_i_3\ => \io_apb_PRDATA[6]_INST_0_i_8\,
      \io_apb_PRDATA[0]_INST_0_i_7\ => \io_apb_PRDATA[0]_INST_0_i_22\,
      \io_apb_PRDATA[0]_INST_0_i_7_0\ => \io_apb_PRDATA[0]_INST_0_i_7\,
      io_apb_PSEL(0) => io_apb_PSEL(0),
      io_apb_PWDATA(15 downto 0) => io_apb_PWDATA(15 downto 0),
      io_apb_PWRITE => io_apb_PWRITE,
      io_gpio_read(1) => io_gpio_read(31),
      io_gpio_read(0) => io_gpio_read(27),
      io_gpio_write(3 downto 2) => \^io_gpio_write\(29 downto 28),
      io_gpio_write(1 downto 0) => \^io_gpio_write\(25 downto 24),
      \io_gpio_write[29]\(3) => \GPIO_1/gpioCfg_13_cnf\(1),
      \io_gpio_write[29]\(2) => \GPIO_1/gpioCfg_12_cnf\(1),
      \io_gpio_write[29]\(1) => \GPIO_1/gpioCfg_9_cnf\(1),
      \io_gpio_write[29]\(0) => \GPIO_1/gpioCfg_8_cnf\(1),
      io_interrupt(0) => io_interrupt(5),
      reset => reset,
      spiCtrl_io_apb_PRDATA(15 downto 0) => spiCtrl_io_apb_PRDATA(15 downto 0),
      spiCtrl_io_spis_0_mosi => spiCtrl_io_spis_0_mosi,
      spiCtrl_io_spis_0_sclk => spiCtrl_io_spis_0_sclk,
      spiCtrl_io_spis_1_mosi => spiCtrl_io_spis_1_mosi
    );
systickCtrl: entity work.sys_Apb3Periph_0_0_Apb3SysTick
     port map (
      \VAL_reg[31]_0\ => systickCtrl_n_33,
      clk => clk,
      io_apb_PADDR(7 downto 4) => io_apb_PADDR(11 downto 8),
      io_apb_PADDR(3 downto 0) => io_apb_PADDR(3 downto 0),
      \io_apb_PADDR[0]_0\ => systickCtrl_n_2,
      \io_apb_PADDR[0]_1\ => systickCtrl_n_3,
      \io_apb_PADDR[0]_10\ => systickCtrl_n_12,
      \io_apb_PADDR[0]_11\ => systickCtrl_n_13,
      \io_apb_PADDR[0]_12\ => systickCtrl_n_14,
      \io_apb_PADDR[0]_13\ => systickCtrl_n_15,
      \io_apb_PADDR[0]_14\ => systickCtrl_n_16,
      \io_apb_PADDR[0]_15\ => systickCtrl_n_17,
      \io_apb_PADDR[0]_16\ => systickCtrl_n_18,
      \io_apb_PADDR[0]_17\ => systickCtrl_n_19,
      \io_apb_PADDR[0]_18\ => systickCtrl_n_20,
      \io_apb_PADDR[0]_19\ => systickCtrl_n_21,
      \io_apb_PADDR[0]_2\ => systickCtrl_n_4,
      \io_apb_PADDR[0]_20\ => systickCtrl_n_22,
      \io_apb_PADDR[0]_21\ => systickCtrl_n_23,
      \io_apb_PADDR[0]_22\ => systickCtrl_n_24,
      \io_apb_PADDR[0]_23\ => systickCtrl_n_25,
      \io_apb_PADDR[0]_24\ => systickCtrl_n_26,
      \io_apb_PADDR[0]_25\ => systickCtrl_n_27,
      \io_apb_PADDR[0]_26\ => systickCtrl_n_28,
      \io_apb_PADDR[0]_27\ => systickCtrl_n_29,
      \io_apb_PADDR[0]_28\ => systickCtrl_n_30,
      \io_apb_PADDR[0]_29\ => systickCtrl_n_31,
      \io_apb_PADDR[0]_3\ => systickCtrl_n_5,
      \io_apb_PADDR[0]_4\ => systickCtrl_n_6,
      \io_apb_PADDR[0]_5\ => systickCtrl_n_7,
      \io_apb_PADDR[0]_6\ => systickCtrl_n_8,
      \io_apb_PADDR[0]_7\ => systickCtrl_n_9,
      \io_apb_PADDR[0]_8\ => systickCtrl_n_10,
      \io_apb_PADDR[0]_9\ => systickCtrl_n_11,
      io_apb_PADDR_0_sp_1 => systickCtrl_n_1,
      io_apb_PENABLE => io_apb_PENABLE,
      io_apb_PSEL(0) => io_apb_PSEL(0),
      io_apb_PWDATA(31 downto 0) => io_apb_PWDATA(31 downto 0),
      io_apb_PWRITE => io_apb_PWRITE,
      io_apb_PWRITE_0 => systickCtrl_n_0,
      io_interrupt(0) => io_interrupt(2),
      reset => reset
    );
timCtrl: entity work.sys_Apb3Periph_0_0_Apb3TimArray
     port map (
      \CCR_2_reg[0]\ => spiCtrl_n_6,
      \CCR_3_reg[0]\ => wdgCtrl_n_0,
      Q(0) => \selIndex__0\(0),
      clk => clk,
      io_apb_PADDR(11 downto 0) => io_apb_PADDR(11 downto 0),
      io_apb_PADDR_2_sp_1 => timCtrl_n_0,
      io_apb_PENABLE => io_apb_PENABLE,
      io_apb_PSEL(0) => io_apb_PSEL(0),
      io_apb_PWDATA(15 downto 0) => io_apb_PWDATA(15 downto 0),
      io_apb_PWRITE => io_apb_PWRITE,
      io_ch(7 downto 0) => timCtrl_io_ch(7 downto 0),
      io_interrupt(0) => io_interrupt(1),
      reset => reset,
      \selIndex_reg[0]\ => timCtrl_n_2,
      \selIndex_reg[0]_0\ => timCtrl_n_3,
      \selIndex_reg[0]_1\ => timCtrl_n_4,
      \selIndex_reg[0]_10\ => timCtrl_n_13,
      \selIndex_reg[0]_2\ => timCtrl_n_5,
      \selIndex_reg[0]_3\ => timCtrl_n_6,
      \selIndex_reg[0]_4\ => timCtrl_n_7,
      \selIndex_reg[0]_5\ => timCtrl_n_8,
      \selIndex_reg[0]_6\ => timCtrl_n_9,
      \selIndex_reg[0]_7\ => timCtrl_n_10,
      \selIndex_reg[0]_8\ => timCtrl_n_11,
      \selIndex_reg[0]_9\ => timCtrl_n_12,
      timCtrl_io_apb_PRDATA(3 downto 0) => timCtrl_io_apb_PRDATA(15 downto 12),
      wdgCtrl_io_apb_PRDATA(11 downto 0) => wdgCtrl_io_apb_PRDATA(11 downto 0)
    );
uartCtrl: entity work.sys_Apb3Periph_0_0_Apb3UartArray
     port map (
      clk => clk,
      io_apb_PADDR(9 downto 5) => io_apb_PADDR(11 downto 7),
      io_apb_PADDR(4 downto 0) => io_apb_PADDR(4 downto 0),
      io_apb_PENABLE => io_apb_PENABLE,
      \io_apb_PRDATA[15]_INST_0_i_28\ => \io_apb_PRDATA[15]_INST_0_i_28\,
      \io_apb_PRDATA[15]_INST_0_i_28_0\ => \io_apb_PRDATA[15]_INST_0_i_28_0\,
      \io_apb_PRDATA[15]_INST_0_i_28_1\ => \io_apb_PRDATA[15]_INST_0_i_28_1\,
      \io_apb_PRDATA[15]_INST_0_i_28_2\ => \io_apb_PRDATA[31]_INST_0_i_3\,
      \io_apb_PRDATA[15]_INST_0_i_28_3\ => \io_apb_PRDATA[15]_INST_0_i_28_2\,
      \io_apb_PRDATA[15]_INST_0_i_28_4\ => \io_apb_PRDATA[15]_INST_0_i_28_3\,
      \io_apb_PRDATA[7]_INST_0_i_25\ => \io_apb_PRDATA[7]_INST_0_i_25\,
      \io_apb_PRDATA[9]_INST_0_i_10\ => wdgCtrl_n_0,
      io_apb_PSEL(0) => io_apb_PSEL(0),
      io_apb_PWDATA(15 downto 0) => io_apb_PWDATA(15 downto 0),
      io_apb_PWRITE => io_apb_PWRITE,
      io_gpio_read(1) => io_gpio_read(19),
      io_gpio_read(0) => io_gpio_read(17),
      io_interrupt(0) => io_interrupt(0),
      reset => reset,
      uartCtrl_io_apb_PRDATA(15 downto 0) => uartCtrl_io_apb_PRDATA(15 downto 0),
      uartCtrl_io_uarts_0_txd => uartCtrl_io_uarts_0_txd,
      uartCtrl_io_uarts_1_txd => uartCtrl_io_uarts_1_txd
    );
wdgCtrl: entity work.sys_Apb3Periph_0_0_Apb3Wdg
     port map (
      Q(0) => \selIndex__0\(0),
      \SR_reg[12]\ => wdgCtrl_n_4,
      \SR_reg[13]\ => wdgCtrl_n_3,
      \SR_reg[14]\ => wdgCtrl_n_2,
      \SR_reg[15]\ => wdgCtrl_n_1,
      clk => clk,
      io_apb_PADDR(9 downto 5) => io_apb_PADDR(11 downto 7),
      io_apb_PADDR(4 downto 0) => io_apb_PADDR(4 downto 0),
      io_apb_PADDR_1_sp_1 => wdgCtrl_n_0,
      io_apb_PENABLE => io_apb_PENABLE,
      \io_apb_PRDATA[16]\ => \io_apb_PRDATA[16]_0\,
      io_apb_PSEL(0) => io_apb_PSEL(0),
      io_apb_PWDATA(31 downto 0) => io_apb_PWDATA(31 downto 0),
      io_apb_PWRITE => io_apb_PWRITE,
      reset => reset,
      \selIndex_reg[0]\ => wdgCtrl_n_5,
      \selIndex_reg[0]_0\ => wdgCtrl_n_6,
      \selIndex_reg[0]_1\ => wdgCtrl_n_7,
      \selIndex_reg[0]_10\ => wdgCtrl_n_16,
      \selIndex_reg[0]_11\ => wdgCtrl_n_17,
      \selIndex_reg[0]_12\ => wdgCtrl_n_18,
      \selIndex_reg[0]_13\ => wdgCtrl_n_19,
      \selIndex_reg[0]_14\ => wdgCtrl_n_20,
      \selIndex_reg[0]_2\ => wdgCtrl_n_8,
      \selIndex_reg[0]_3\ => wdgCtrl_n_9,
      \selIndex_reg[0]_4\ => wdgCtrl_n_10,
      \selIndex_reg[0]_5\ => wdgCtrl_n_11,
      \selIndex_reg[0]_6\ => wdgCtrl_n_12,
      \selIndex_reg[0]_7\ => wdgCtrl_n_13,
      \selIndex_reg[0]_8\ => wdgCtrl_n_14,
      \selIndex_reg[0]_9\ => wdgCtrl_n_15,
      timCtrl_io_apb_PRDATA(3 downto 0) => timCtrl_io_apb_PRDATA(15 downto 12),
      wdgCtrl_io_apb_PRDATA(11 downto 0) => wdgCtrl_io_apb_PRDATA(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_Apb3Periph_0_0 is
  port (
    io_apb_PADDR : in STD_LOGIC_VECTOR ( 19 downto 0 );
    io_apb_PSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    io_apb_PENABLE : in STD_LOGIC;
    io_apb_PREADY : out STD_LOGIC;
    io_apb_PWRITE : in STD_LOGIC;
    io_apb_PWDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    io_apb_PRDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    io_apb_PSLVERROR : out STD_LOGIC;
    io_gpio_read : in STD_LOGIC_VECTOR ( 31 downto 0 );
    io_gpio_write : out STD_LOGIC_VECTOR ( 31 downto 0 );
    io_gpio_writeEnable : out STD_LOGIC_VECTOR ( 31 downto 0 );
    io_interrupt : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of sys_Apb3Periph_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of sys_Apb3Periph_0_0 : entity is "sys_Apb3Periph_0_0,Apb3Periph,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of sys_Apb3Periph_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of sys_Apb3Periph_0_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of sys_Apb3Periph_0_0 : entity is "Apb3Periph,Vivado 2018.3";
end sys_Apb3Periph_0_0;

architecture STRUCTURE of sys_Apb3Periph_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \i2cCtrl/io_apb_decoder_io_output_PSEL\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \io_apb_PRDATA[15]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[15]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[31]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[31]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[31]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[31]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[31]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \io_apb_PRDATA[8]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \^io_interrupt\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \io_apb_PRDATA[15]_INST_0_i_23\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \io_apb_PRDATA[15]_INST_0_i_24\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \io_apb_PRDATA[15]_INST_0_i_31\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \io_apb_PRDATA[15]_INST_0_i_4\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \io_apb_PRDATA[15]_INST_0_i_56\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \io_apb_PRDATA[15]_INST_0_i_7\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \io_apb_PRDATA[31]_INST_0_i_10\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \io_apb_PRDATA[31]_INST_0_i_14\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \io_apb_PRDATA[31]_INST_0_i_15\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \io_apb_PRDATA[31]_INST_0_i_6\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \io_apb_PRDATA[8]_INST_0_i_25\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \io_apb_PRDATA[8]_INST_0_i_42\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \io_apb_PRDATA[8]_INST_0_i_43\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \io_apb_PRDATA[8]_INST_0_i_44\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \io_apb_PRDATA[8]_INST_0_i_46\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \io_apb_PRDATA[8]_INST_0_i_48\ : label is "soft_lutpair285";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET reset, ASSOCIATED_BUSIF SAPB_PERIPH, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN sys_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of io_apb_PENABLE : signal is "xilinx.com:interface:apb:1.0 SAPB_PERIPH PENABLE";
  attribute X_INTERFACE_INFO of io_apb_PREADY : signal is "xilinx.com:interface:apb:1.0 SAPB_PERIPH PREADY";
  attribute X_INTERFACE_INFO of io_apb_PSLVERROR : signal is "xilinx.com:interface:apb:1.0 SAPB_PERIPH PSLVERR";
  attribute X_INTERFACE_PARAMETER of io_apb_PSLVERROR : signal is "XIL_INTERFACENAME SAPB_PERIPH, ASSOCIATED_BUSIF SAPB_PERIPH";
  attribute X_INTERFACE_INFO of io_apb_PWRITE : signal is "xilinx.com:interface:apb:1.0 SAPB_PERIPH PWRITE";
  attribute X_INTERFACE_INFO of reset : signal is "xilinx.com:signal:reset:1.0 reset RST";
  attribute X_INTERFACE_PARAMETER of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of io_apb_PADDR : signal is "xilinx.com:interface:apb:1.0 SAPB_PERIPH PADDR";
  attribute X_INTERFACE_INFO of io_apb_PRDATA : signal is "xilinx.com:interface:apb:1.0 SAPB_PERIPH PRDATA";
  attribute X_INTERFACE_INFO of io_apb_PSEL : signal is "xilinx.com:interface:apb:1.0 SAPB_PERIPH PSEL";
  attribute X_INTERFACE_INFO of io_apb_PWDATA : signal is "xilinx.com:interface:apb:1.0 SAPB_PERIPH PWDATA";
  attribute X_INTERFACE_INFO of io_gpio_read : signal is "xilinx.com:interface:gpio:1.0 GPIO TRI_I";
  attribute X_INTERFACE_INFO of io_gpio_write : signal is "xilinx.com:interface:gpio:1.0 GPIO TRI_O";
  attribute X_INTERFACE_INFO of io_gpio_writeEnable : signal is "xilinx.com:interface:gpio:1.0 GPIO TRI_T";
  attribute X_INTERFACE_INFO of io_interrupt : signal is "xilinx.com:signal:interrupt:1.0 io_interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of io_interrupt : signal is "XIL_INTERFACENAME io_interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
begin
  io_apb_PREADY <= \<const1>\;
  io_interrupt(15) <= \^io_interrupt\(15);
  io_interrupt(14) <= \<const0>\;
  io_interrupt(13) <= \<const0>\;
  io_interrupt(12) <= \<const0>\;
  io_interrupt(11) <= \<const0>\;
  io_interrupt(10) <= \<const0>\;
  io_interrupt(9) <= \<const0>\;
  io_interrupt(8) <= \<const0>\;
  io_interrupt(7) <= \<const0>\;
  io_interrupt(6) <= \<const0>\;
  io_interrupt(5) <= \<const0>\;
  io_interrupt(4 downto 0) <= \^io_interrupt\(4 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.sys_Apb3Periph_0_0_Apb3Periph
     port map (
      clk => clk,
      io_apb_PADDR(11 downto 8) => io_apb_PADDR(19 downto 16),
      io_apb_PADDR(7) => io_apb_PADDR(12),
      io_apb_PADDR(6 downto 0) => io_apb_PADDR(6 downto 0),
      io_apb_PENABLE => io_apb_PENABLE,
      io_apb_PRDATA(31 downto 0) => io_apb_PRDATA(31 downto 0),
      \io_apb_PRDATA[0]_INST_0_i_22\ => \io_apb_PRDATA[15]_INST_0_i_24_n_0\,
      \io_apb_PRDATA[0]_INST_0_i_7\ => \io_apb_PRDATA[15]_INST_0_i_31_n_0\,
      \io_apb_PRDATA[15]_0\ => \io_apb_PRDATA[15]_INST_0_i_7_n_0\,
      \io_apb_PRDATA[15]_INST_0_i_26\ => \io_apb_PRDATA[15]_INST_0_i_38_n_0\,
      \io_apb_PRDATA[15]_INST_0_i_26_0\(0) => \i2cCtrl/io_apb_decoder_io_output_PSEL\(0),
      \io_apb_PRDATA[15]_INST_0_i_27\ => \io_apb_PRDATA[8]_INST_0_i_48_n_0\,
      \io_apb_PRDATA[15]_INST_0_i_28\ => \io_apb_PRDATA[8]_INST_0_i_25_n_0\,
      \io_apb_PRDATA[15]_INST_0_i_28_0\ => \io_apb_PRDATA[8]_INST_0_i_43_n_0\,
      \io_apb_PRDATA[15]_INST_0_i_28_1\ => \io_apb_PRDATA[8]_INST_0_i_42_n_0\,
      \io_apb_PRDATA[15]_INST_0_i_28_2\ => \io_apb_PRDATA[15]_INST_0_i_56_n_0\,
      \io_apb_PRDATA[15]_INST_0_i_28_3\ => \io_apb_PRDATA[8]_INST_0_i_44_n_0\,
      \io_apb_PRDATA[16]_0\ => \io_apb_PRDATA[31]_INST_0_i_7_n_0\,
      \io_apb_PRDATA[16]_1\ => \io_apb_PRDATA[31]_INST_0_i_10_n_0\,
      \io_apb_PRDATA[31]_INST_0_i_3\ => \io_apb_PRDATA[31]_INST_0_i_14_n_0\,
      \io_apb_PRDATA[31]_INST_0_i_3_0\ => \io_apb_PRDATA[31]_INST_0_i_15_n_0\,
      \io_apb_PRDATA[6]_INST_0_i_8\ => \io_apb_PRDATA[15]_INST_0_i_23_n_0\,
      \io_apb_PRDATA[7]_INST_0_i_25\ => \io_apb_PRDATA[8]_INST_0_i_46_n_0\,
      io_apb_PRDATA_15_sp_1 => \io_apb_PRDATA[15]_INST_0_i_4_n_0\,
      io_apb_PRDATA_16_sp_1 => \io_apb_PRDATA[31]_INST_0_i_6_n_0\,
      io_apb_PSEL(0) => io_apb_PSEL(0),
      io_apb_PWDATA(31 downto 0) => io_apb_PWDATA(31 downto 0),
      io_apb_PWRITE => io_apb_PWRITE,
      io_gpio_read(31 downto 0) => io_gpio_read(31 downto 0),
      io_gpio_write(31 downto 0) => io_gpio_write(31 downto 0),
      io_gpio_writeEnable(31 downto 0) => io_gpio_writeEnable(31 downto 0),
      io_interrupt(5) => \^io_interrupt\(15),
      io_interrupt(4 downto 0) => \^io_interrupt\(4 downto 0),
      reset => reset
    );
\io_apb_PRDATA[15]_INST_0_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => io_apb_PADDR(5),
      I2 => io_apb_PADDR(0),
      O => \io_apb_PRDATA[15]_INST_0_i_23_n_0\
    );
\io_apb_PRDATA[15]_INST_0_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => io_apb_PADDR(5),
      I1 => io_apb_PADDR(4),
      I2 => io_apb_PADDR(0),
      I3 => io_apb_PADDR(2),
      I4 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[15]_INST_0_i_24_n_0\
    );
\io_apb_PRDATA[15]_INST_0_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => io_apb_PADDR(5),
      I2 => io_apb_PADDR(0),
      O => \io_apb_PRDATA[15]_INST_0_i_31_n_0\
    );
\io_apb_PRDATA[15]_INST_0_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => io_apb_PADDR(5),
      I1 => io_apb_PADDR(4),
      I2 => io_apb_PADDR(0),
      O => \io_apb_PRDATA[15]_INST_0_i_38_n_0\
    );
\io_apb_PRDATA[15]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => io_apb_PADDR(2),
      I2 => io_apb_PADDR(4),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(1),
      O => \io_apb_PRDATA[15]_INST_0_i_4_n_0\
    );
\io_apb_PRDATA[15]_INST_0_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => io_apb_PSEL(0),
      I1 => io_apb_PADDR(19),
      I2 => io_apb_PADDR(18),
      I3 => io_apb_PADDR(17),
      I4 => io_apb_PADDR(16),
      I5 => io_apb_PADDR(12),
      O => \i2cCtrl/io_apb_decoder_io_output_PSEL\(0)
    );
\io_apb_PRDATA[15]_INST_0_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE1"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => io_apb_PADDR(4),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(1),
      O => \io_apb_PRDATA[15]_INST_0_i_56_n_0\
    );
\io_apb_PRDATA[15]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => io_apb_PADDR(1),
      I2 => io_apb_PADDR(0),
      O => \io_apb_PRDATA[15]_INST_0_i_7_n_0\
    );
\io_apb_PRDATA[31]_INST_0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => io_apb_PADDR(1),
      I1 => io_apb_PADDR(4),
      I2 => io_apb_PADDR(0),
      O => \io_apb_PRDATA[31]_INST_0_i_10_n_0\
    );
\io_apb_PRDATA[31]_INST_0_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => io_apb_PADDR(1),
      I1 => io_apb_PADDR(0),
      I2 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[31]_INST_0_i_14_n_0\
    );
\io_apb_PRDATA[31]_INST_0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFEEE"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => io_apb_PADDR(1),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(4),
      I4 => io_apb_PADDR(2),
      O => \io_apb_PRDATA[31]_INST_0_i_15_n_0\
    );
\io_apb_PRDATA[31]_INST_0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF4"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => io_apb_PADDR(4),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(1),
      I4 => io_apb_PADDR(0),
      O => \io_apb_PRDATA[31]_INST_0_i_6_n_0\
    );
\io_apb_PRDATA[31]_INST_0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => io_apb_PADDR(3),
      I1 => io_apb_PADDR(2),
      O => \io_apb_PRDATA[31]_INST_0_i_7_n_0\
    );
\io_apb_PRDATA[8]_INST_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => io_apb_PADDR(0),
      I1 => io_apb_PADDR(1),
      I2 => io_apb_PADDR(4),
      O => \io_apb_PRDATA[8]_INST_0_i_25_n_0\
    );
\io_apb_PRDATA[8]_INST_0_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000110"
    )
        port map (
      I0 => io_apb_PADDR(1),
      I1 => io_apb_PADDR(0),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(4),
      I4 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[8]_INST_0_i_42_n_0\
    );
\io_apb_PRDATA[8]_INST_0_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => io_apb_PADDR(1),
      I1 => io_apb_PADDR(0),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[8]_INST_0_i_43_n_0\
    );
\io_apb_PRDATA[8]_INST_0_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000009"
    )
        port map (
      I0 => io_apb_PADDR(2),
      I1 => io_apb_PADDR(4),
      I2 => io_apb_PADDR(3),
      I3 => io_apb_PADDR(0),
      I4 => io_apb_PADDR(1),
      O => \io_apb_PRDATA[8]_INST_0_i_44_n_0\
    );
\io_apb_PRDATA[8]_INST_0_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => io_apb_PADDR(1),
      I1 => io_apb_PADDR(0),
      I2 => io_apb_PADDR(2),
      I3 => io_apb_PADDR(3),
      O => \io_apb_PRDATA[8]_INST_0_i_46_n_0\
    );
\io_apb_PRDATA[8]_INST_0_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => io_apb_PADDR(4),
      I1 => io_apb_PADDR(3),
      I2 => io_apb_PADDR(0),
      I3 => io_apb_PADDR(1),
      O => \io_apb_PRDATA[8]_INST_0_i_48_n_0\
    );
io_apb_PSLVERROR_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F800000"
    )
        port map (
      I0 => io_apb_PADDR(17),
      I1 => io_apb_PADDR(16),
      I2 => io_apb_PADDR(18),
      I3 => io_apb_PADDR(19),
      I4 => io_apb_PSEL(0),
      O => io_apb_PSLVERROR
    );
end STRUCTURE;
