# Extraction Guide: Coq â†’ Verilog/Python Pipeline

**Single Source of Truth Architecture**

The Thiele Machine has a strict extraction pipeline where the Coq kernel is the canonical source of truth for all instruction semantics. Verilog and Python implementations are generated from the Coq specification to ensure perfect consistency.

## Architecture

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚      Coq Kernel (Source of Truth)       â”‚
â”‚      coq/kernel/VMStep.v                 â”‚
â”‚                                           â”‚
â”‚  â€¢ 16 instructions (vm_instruction)      â”‚
â”‚  â€¢ Operational semantics (vm_step)       â”‚
â”‚  â€¢ Î¼-cost functions (instruction_cost)   â”‚
â”‚  â€¢ Conservation proofs                    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
              â”‚
       [Extraction & Generation]
              â”‚
        â”Œâ”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚            â”‚              â”‚
        â–¼            â–¼              â–¼
   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
   â”‚  OCaml  â”‚  â”‚ Verilog â”‚   â”‚ Python  â”‚
   â”‚   .ml   â”‚  â”‚   .vh   â”‚   â”‚   .py   â”‚
   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

## Files

### Source (Coq)
- `coq/kernel/VMStep.v` - **SINGLE SOURCE OF TRUTH**
  - Defines all 16 instructions
  - Specifies operational semantics
  - Proves Î¼-cost conservation

### Extraction Infrastructure
- `coq/extraction/ExtractVM.v` - Coq extraction module
  - Extracts to OCaml for validation

### Generation Scripts
- `scripts/generate_python_from_coq.py` - Python generator
  - Reads VMStep.v
  - Generates Python dataclasses
  - Outputs: `thielecpu/generated/vm_instructions.py`

- `scripts/generate_verilog_from_coq.py` - Verilog generator
  - Reads VMStep.v
  - Generates SystemVerilog parameters
  - Outputs: `thielecpu/generated/opcode_definitions.vh`

### Generated Artifacts (DO NOT EDIT MANUALLY)
- `coq/extraction/vm_extracted.ml` - OCaml extraction (1,200+ lines)
- `thielecpu/generated/vm_instructions.py` - Python types (146 lines)
- `thielecpu/generated/opcode_definitions.vh` - Verilog opcodes (70 lines)

### Verification
- `scripts/verify_extraction_consistency.py` - Cross-layer validator
  - Checks all 16 instructions match
  - Reports any inconsistencies

## Workflow

### Adding a New Instruction

**DO THIS:**
1. Edit ONLY `coq/kernel/VMStep.v`:
   ```coq
   | instr_new_operation (param : nat) (mu_delta : nat)
   ```

2. Add to `instruction_cost` function:
   ```coq
   | instr_new_operation _ cost => cost
   ```

3. Add step rule to `vm_step`:
   ```coq
   | step_new_operation : forall s param cost,
       vm_step s (instr_new_operation param cost) ...
   ```

4. Run automated generation:
   ```bash
   make generate-all
   ```

**DO NOT DO THIS:**
- âŒ Manually edit Verilog opcode definitions
- âŒ Manually edit Python instruction types
- âŒ Try to "sync" the three layers by hand
- âŒ Edit any file marked "AUTO-GENERATED"

### Building Everything

```bash
# Full pipeline
make coq-kernel           # Compile Coq kernel
make extract-coq          # Extract to OCaml
make generate-all         # Generate Python & Verilog
make verify-sync          # Verify consistency

# Or all at once
make full-extraction
```

### Verifying Consistency

```bash
# Check all layers match
python3 scripts/verify_extraction_consistency.py

# Expected output:
# âœ… Coq â†” Verilog (generated): PERFECT MATCH
# âœ… Coq â†” Python (generated): PERFECT MATCH
# ğŸ‰ RESULT: Perfect three-layer consistency
```

## Makefile Targets

| Target | Description |
|--------|-------------|
| `extract-coq` | Extract Coq kernel to OCaml |
| `generate-python` | Generate Python from Coq |
| `generate-verilog` | Generate Verilog from Coq |
| `generate-all` | Generate Python + Verilog |
| `verify-sync` | Verify three-layer consistency |
| `full-extraction` | Complete extraction pipeline |

## Benefits

### Single Source of Truth âœ…
- Update one file (Coq)
- Generate all others automatically
- Guaranteed consistency

### Proof-Carrying Code âœ…
- Coq proofs cover all instructions
- Generated code inherits correctness
- Î¼-cost conservation proven

### Reduced Errors âœ…
- No manual synchronization
- Automated verification
- Type-safe generation

## CI Integration

The extraction pipeline runs automatically in CI:

```yaml
- name: Build Coq Kernel
  run: make coq-kernel

- name: Extract & Generate
  run: make full-extraction

- name: Verify Consistency
  run: make verify-sync
```

Any inconsistency fails the build.

## Generated File Headers

All generated files have headers:

```python
"""
AUTO-GENERATED from Coq kernel/VMStep.v
Generated: 2025-12-11T06:15:00

DO NOT EDIT THIS FILE MANUALLY
Regenerate with: make generate-python
"""
```

**If you see this header, DO NOT EDIT THE FILE.**

## Example: Current Instruction Set

All 16 instructions are generated from Coq:

1. instr_pnew â†’ OPCODE_PNEW (0x00) â†’ InstrPnew
2. instr_psplit â†’ OPCODE_PSPLIT (0x01) â†’ InstrPsplit
3. instr_pmerge â†’ OPCODE_PMERGE (0x02) â†’ InstrPmerge
4. instr_lassert â†’ OPCODE_LASSERT (0x03) â†’ InstrLassert
5. instr_ljoin â†’ OPCODE_LJOIN (0x04) â†’ InstrLjoin
6. instr_mdlacc â†’ OPCODE_MDLACC (0x05) â†’ InstrMdlacc
7. instr_pdiscover â†’ OPCODE_PDISCOVER (0x06) â†’ InstrPdiscover
8. instr_xfer â†’ OPCODE_XFER (0x07) â†’ InstrXfer
9. instr_pyexec â†’ OPCODE_PYEXEC (0x08) â†’ InstrPyexec
10. instr_xor_load â†’ OPCODE_XOR_LOAD (0x0A) â†’ InstrXor_load
11. instr_xor_add â†’ OPCODE_XOR_ADD (0x0B) â†’ InstrXor_add
12. instr_xor_swap â†’ OPCODE_XOR_SWAP (0x0C) â†’ InstrXor_swap
13. instr_xor_rank â†’ OPCODE_XOR_RANK (0x0D) â†’ InstrXor_rank
14. instr_emit â†’ OPCODE_EMIT (0x0E) â†’ InstrEmit
15. instr_oracle_halts â†’ OPCODE_ORACLE_HALTS (0x0F) â†’ InstrOracle_halts
16. instr_halt â†’ OPCODE_HALT (0xFF) â†’ InstrHalt

**Perfect 16/16 mapping across all three layers.**

## Troubleshooting

### "Inconsistency detected" error

```bash
# Regenerate all artifacts
make generate-all

# Verify again
make verify-sync
```

### Generated files out of date

```bash
# Check if Coq kernel changed
git status coq/kernel/VMStep.v

# If yes, regenerate
make full-extraction
```

### Build fails after adding instruction

1. Check Coq compiles: `make coq-kernel`
2. If Coq error, fix in VMStep.v
3. If extraction error, check ExtractVM.v
4. Regenerate: `make generate-all`

## Summary

**Golden Rule**: The Coq kernel (`coq/kernel/VMStep.v`) is the single source of truth. Everything else is generated from it. Never edit generated files manually.

**Workflow**: Edit Coq â†’ Compile Coq â†’ Extract â†’ Generate â†’ Verify

**Verification**: Run `make verify-sync` after any changes to ensure three-layer consistency.
