
XMC4300_Relax_EtherCat_APP_Slave_SSC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        0000029c  08000000  0c000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008e6c  08020000  0c020000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 Stack         00000800  1fff0000  1fff0000  00028000  2**0
                  ALLOC
  3 .data         00000c9c  1fff0800  0c028e6c  00020800  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          0000149c  1fff149c  0c029b08  0002149c  2**2
                  ALLOC
  5 .no_init      00000014  2000ffc0  2000ffc0  00027fc0  2**2
                  ALLOC
  6 .debug_aranges 00001128  00000000  00000000  000214a0  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0001a20b  00000000  00000000  000225c8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000456e  00000000  00000000  0003c7d3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000093c2  00000000  00000000  00040d41  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000043b4  00000000  00000000  0004a104  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000a061  00000000  00000000  0004e4b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000085ca  00000000  00000000  00058519  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000e68  00000000  00000000  00060ae3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .build_attributes 00000b1a  00000000  00000000  0006194b  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

08020000 <SystemInit>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

__WEAK void SystemInit(void)
{
 8020000:	b598      	push	{r3, r4, r7, lr}
 8020002:	af00      	add	r7, sp, #0
  memcpy(g_chipid, CHIPID_LOC, 16);
 8020004:	4a05      	ldr	r2, [pc, #20]	; (802001c <SystemInit+0x1c>)
 8020006:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 802000a:	4614      	mov	r4, r2
 802000c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 802000e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  SystemCoreSetup();
 8020012:	f007 ff95 	bl	8027f40 <SystemCoreSetup>
  SystemCoreClockSetup();
 8020016:	f008 f811 	bl	802803c <SystemCoreClockSetup>
}
 802001a:	bd98      	pop	{r3, r4, r7, pc}
 802001c:	2000ffc4 	.word	0x2000ffc4

08020020 <SystemCoreClockUpdate>:

  SystemCoreClockUpdate();
}

__WEAK void SystemCoreClockUpdate(void)
{
 8020020:	b580      	push	{r7, lr}
 8020022:	b084      	sub	sp, #16
 8020024:	af00      	add	r7, sp, #0
  uint32_t pdiv;
  uint32_t ndiv;
  uint32_t kdiv;
  uint32_t temp;

  if (SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk)
 8020026:	4b2f      	ldr	r3, [pc, #188]	; (80200e4 <SystemCoreClockUpdate+0xc4>)
 8020028:	68db      	ldr	r3, [r3, #12]
 802002a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 802002e:	2b00      	cmp	r3, #0
 8020030:	d03e      	beq.n	80200b0 <SystemCoreClockUpdate+0x90>
  {
    /* fPLL is clock source for fSYS */
    if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk)
 8020032:	4b2d      	ldr	r3, [pc, #180]	; (80200e8 <SystemCoreClockUpdate+0xc8>)
 8020034:	68db      	ldr	r3, [r3, #12]
 8020036:	f003 0301 	and.w	r3, r3, #1
 802003a:	2b00      	cmp	r3, #0
 802003c:	d002      	beq.n	8020044 <SystemCoreClockUpdate+0x24>
    {
      /* PLL input clock is the backup clock (fOFI) */
      temp = OFI_FREQUENCY;
 802003e:	4b2b      	ldr	r3, [pc, #172]	; (80200ec <SystemCoreClockUpdate+0xcc>)
 8020040:	60fb      	str	r3, [r7, #12]
 8020042:	e002      	b.n	802004a <SystemCoreClockUpdate+0x2a>
    }
    else
    {
      /* PLL input clock is the high performance osicllator (fOSCHP) */
      temp = OSCHP_GetFrequency();
 8020044:	f007 ffdc 	bl	8028000 <OSCHP_GetFrequency>
 8020048:	60f8      	str	r0, [r7, #12]
    }

    /* check if PLL is locked */
    if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 802004a:	4b27      	ldr	r3, [pc, #156]	; (80200e8 <SystemCoreClockUpdate+0xc8>)
 802004c:	681b      	ldr	r3, [r3, #0]
 802004e:	f003 0304 	and.w	r3, r3, #4
 8020052:	2b00      	cmp	r3, #0
 8020054:	d020      	beq.n	8020098 <SystemCoreClockUpdate+0x78>
    {
      /* PLL normal mode */
      /* read back divider settings */
      pdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1;
 8020056:	4b24      	ldr	r3, [pc, #144]	; (80200e8 <SystemCoreClockUpdate+0xc8>)
 8020058:	689b      	ldr	r3, [r3, #8]
 802005a:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 802005e:	0e1b      	lsrs	r3, r3, #24
 8020060:	3301      	adds	r3, #1
 8020062:	60bb      	str	r3, [r7, #8]
      ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1;
 8020064:	4b20      	ldr	r3, [pc, #128]	; (80200e8 <SystemCoreClockUpdate+0xc8>)
 8020066:	689b      	ldr	r3, [r3, #8]
 8020068:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 802006c:	0a1b      	lsrs	r3, r3, #8
 802006e:	3301      	adds	r3, #1
 8020070:	607b      	str	r3, [r7, #4]
      kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1;
 8020072:	4b1d      	ldr	r3, [pc, #116]	; (80200e8 <SystemCoreClockUpdate+0xc8>)
 8020074:	689b      	ldr	r3, [r3, #8]
 8020076:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 802007a:	0c1b      	lsrs	r3, r3, #16
 802007c:	3301      	adds	r3, #1
 802007e:	603b      	str	r3, [r7, #0]

      temp = (temp / (pdiv * kdiv)) * ndiv;
 8020080:	68bb      	ldr	r3, [r7, #8]
 8020082:	683a      	ldr	r2, [r7, #0]
 8020084:	fb02 f303 	mul.w	r3, r2, r3
 8020088:	68fa      	ldr	r2, [r7, #12]
 802008a:	fbb2 f3f3 	udiv	r3, r2, r3
 802008e:	687a      	ldr	r2, [r7, #4]
 8020090:	fb02 f303 	mul.w	r3, r2, r3
 8020094:	60fb      	str	r3, [r7, #12]
 8020096:	e00d      	b.n	80200b4 <SystemCoreClockUpdate+0x94>
    }
    else
    {
      /* PLL prescalar mode */
      /* read back divider settings */
      kdiv  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_Pos) + 1;
 8020098:	4b13      	ldr	r3, [pc, #76]	; (80200e8 <SystemCoreClockUpdate+0xc8>)
 802009a:	689b      	ldr	r3, [r3, #8]
 802009c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80200a0:	3301      	adds	r3, #1
 80200a2:	603b      	str	r3, [r7, #0]

      temp = (temp / kdiv);
 80200a4:	68fa      	ldr	r2, [r7, #12]
 80200a6:	683b      	ldr	r3, [r7, #0]
 80200a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80200ac:	60fb      	str	r3, [r7, #12]
 80200ae:	e001      	b.n	80200b4 <SystemCoreClockUpdate+0x94>
    }
  }
  else
  {
    /* fOFI is clock source for fSYS */
    temp = OFI_FREQUENCY;
 80200b0:	4b0e      	ldr	r3, [pc, #56]	; (80200ec <SystemCoreClockUpdate+0xcc>)
 80200b2:	60fb      	str	r3, [r7, #12]
  }

  temp = temp / ((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) + 1);
 80200b4:	4b0b      	ldr	r3, [pc, #44]	; (80200e4 <SystemCoreClockUpdate+0xc4>)
 80200b6:	68db      	ldr	r3, [r3, #12]
 80200b8:	b2db      	uxtb	r3, r3
 80200ba:	3301      	adds	r3, #1
 80200bc:	68fa      	ldr	r2, [r7, #12]
 80200be:	fbb2 f3f3 	udiv	r3, r2, r3
 80200c2:	60fb      	str	r3, [r7, #12]
  temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 80200c4:	4b07      	ldr	r3, [pc, #28]	; (80200e4 <SystemCoreClockUpdate+0xc4>)
 80200c6:	691b      	ldr	r3, [r3, #16]
 80200c8:	f003 0301 	and.w	r3, r3, #1
 80200cc:	3301      	adds	r3, #1
 80200ce:	68fa      	ldr	r2, [r7, #12]
 80200d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80200d4:	60fb      	str	r3, [r7, #12]

  SystemCoreClock = temp;
 80200d6:	4a06      	ldr	r2, [pc, #24]	; (80200f0 <SystemCoreClockUpdate+0xd0>)
 80200d8:	68fb      	ldr	r3, [r7, #12]
 80200da:	6013      	str	r3, [r2, #0]
}
 80200dc:	3710      	adds	r7, #16
 80200de:	46bd      	mov	sp, r7
 80200e0:	bd80      	pop	{r7, pc}
 80200e2:	bf00      	nop
 80200e4:	50004600 	.word	0x50004600
 80200e8:	50004710 	.word	0x50004710
 80200ec:	016e3600 	.word	0x016e3600
 80200f0:	2000ffc0 	.word	0x2000ffc0

080200f4 <APPL_AckErrorInd>:
 \brief    The function is called when an error state was acknowledged by the master

*////////////////////////////////////////////////////////////////////////////////////////

void    APPL_AckErrorInd(UINT16 stateTrans)
{
 80200f4:	b480      	push	{r7}
 80200f6:	b083      	sub	sp, #12
 80200f8:	af00      	add	r7, sp, #0
 80200fa:	4603      	mov	r3, r0
 80200fc:	80fb      	strh	r3, [r7, #6]

}
 80200fe:	370c      	adds	r7, #12
 8020100:	46bd      	mov	sp, r7
 8020102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020106:	4770      	bx	lr

08020108 <APPL_StartMailboxHandler>:
            until a value unequal NOERROR_INWORK is returned

*////////////////////////////////////////////////////////////////////////////////////////

UINT16 APPL_StartMailboxHandler(void)
{
 8020108:	b480      	push	{r7}
 802010a:	af00      	add	r7, sp, #0
    return ALSTATUSCODE_NOERROR;
 802010c:	2300      	movs	r3, #0
}
 802010e:	4618      	mov	r0, r3
 8020110:	46bd      	mov	sp, r7
 8020112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020116:	4770      	bx	lr

08020118 <APPL_StopMailboxHandler>:
             the state transition.

*////////////////////////////////////////////////////////////////////////////////////////

UINT16 APPL_StopMailboxHandler(void)
{
 8020118:	b480      	push	{r7}
 802011a:	af00      	add	r7, sp, #0
    return ALSTATUSCODE_NOERROR;
 802011c:	2300      	movs	r3, #0
}
 802011e:	4618      	mov	r0, r3
 8020120:	46bd      	mov	sp, r7
 8020122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020126:	4770      	bx	lr

08020128 <APPL_StartInputHandler>:
           the state transition immediately, in that case the application need to be complete 
           the transition by calling ECAT_StateChange.
*////////////////////////////////////////////////////////////////////////////////////////

UINT16 APPL_StartInputHandler(UINT16 *pIntMask)
{
 8020128:	b480      	push	{r7}
 802012a:	b083      	sub	sp, #12
 802012c:	af00      	add	r7, sp, #0
 802012e:	6078      	str	r0, [r7, #4]
    return ALSTATUSCODE_NOERROR;
 8020130:	2300      	movs	r3, #0
}
 8020132:	4618      	mov	r0, r3
 8020134:	370c      	adds	r7, #12
 8020136:	46bd      	mov	sp, r7
 8020138:	f85d 7b04 	ldr.w	r7, [sp], #4
 802013c:	4770      	bx	lr
 802013e:	bf00      	nop

08020140 <APPL_StopInputHandler>:
             the state transition.

*////////////////////////////////////////////////////////////////////////////////////////

UINT16 APPL_StopInputHandler(void)
{
 8020140:	b480      	push	{r7}
 8020142:	af00      	add	r7, sp, #0
    return ALSTATUSCODE_NOERROR;
 8020144:	2300      	movs	r3, #0
}
 8020146:	4618      	mov	r0, r3
 8020148:	46bd      	mov	sp, r7
 802014a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802014e:	4770      	bx	lr

08020150 <APPL_StartOutputHandler>:
           the state transition immediately, in that case the application need to be complete 
           the transition by calling ECAT_StateChange.
*////////////////////////////////////////////////////////////////////////////////////////

UINT16 APPL_StartOutputHandler(void)
{
 8020150:	b480      	push	{r7}
 8020152:	af00      	add	r7, sp, #0
    return ALSTATUSCODE_NOERROR;
 8020154:	2300      	movs	r3, #0
}
 8020156:	4618      	mov	r0, r3
 8020158:	46bd      	mov	sp, r7
 802015a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802015e:	4770      	bx	lr

08020160 <APPL_StopOutputHandler>:
             the state transition.

*////////////////////////////////////////////////////////////////////////////////////////

UINT16 APPL_StopOutputHandler(void)
{
 8020160:	b480      	push	{r7}
 8020162:	af00      	add	r7, sp, #0
    return ALSTATUSCODE_NOERROR;
 8020164:	2300      	movs	r3, #0
}
 8020166:	4618      	mov	r0, r3
 8020168:	46bd      	mov	sp, r7
 802016a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802016e:	4770      	bx	lr

08020170 <APPL_GenerateMapping>:

\brief    This function calculates the process data sizes from the actual SM-PDO-Assign
            and PDO mapping
*////////////////////////////////////////////////////////////////////////////////////////
UINT16 APPL_GenerateMapping(UINT16 *pInputSize,UINT16 *pOutputSize)
{
 8020170:	b590      	push	{r4, r7, lr}
 8020172:	b089      	sub	sp, #36	; 0x24
 8020174:	af00      	add	r7, sp, #0
 8020176:	6078      	str	r0, [r7, #4]
 8020178:	6039      	str	r1, [r7, #0]
    UINT16 result = ALSTATUSCODE_NOERROR;
 802017a:	2300      	movs	r3, #0
 802017c:	83fb      	strh	r3, [r7, #30]
    UINT16 InputSize = 0;
 802017e:	2300      	movs	r3, #0
 8020180:	83bb      	strh	r3, [r7, #28]
    UINT16 OutputSize = 0;
 8020182:	2300      	movs	r3, #0
 8020184:	837b      	strh	r3, [r7, #26]

#if COE_SUPPORTED
    UINT16 PDOAssignEntryCnt = 0;
 8020186:	2300      	movs	r3, #0
 8020188:	833b      	strh	r3, [r7, #24]
    OBJCONST TOBJECT OBJMEM * pPDO = NULL;
 802018a:	2300      	movs	r3, #0
 802018c:	613b      	str	r3, [r7, #16]
    UINT16 PDOSubindex0 = 0;
 802018e:	2300      	movs	r3, #0
 8020190:	81fb      	strh	r3, [r7, #14]
    UINT32 *pPDOEntry = NULL;
 8020192:	2300      	movs	r3, #0
 8020194:	60bb      	str	r3, [r7, #8]
    UINT16 PDOEntryCnt = 0;
 8020196:	2300      	movs	r3, #0
 8020198:	82fb      	strh	r3, [r7, #22]
   
    /*Scan object 0x1C12 RXPDO assign*/
    for(PDOAssignEntryCnt = 0; PDOAssignEntryCnt < sRxPDOassign.u16SubIndex0; PDOAssignEntryCnt++)
 802019a:	2300      	movs	r3, #0
 802019c:	833b      	strh	r3, [r7, #24]
 802019e:	e039      	b.n	8020214 <APPL_GenerateMapping+0xa4>
    {
        pPDO = OBJ_GetObjectHandle(sRxPDOassign.aEntries[PDOAssignEntryCnt]);
 80201a0:	8b3b      	ldrh	r3, [r7, #24]
 80201a2:	4a4b      	ldr	r2, [pc, #300]	; (80202d0 <APPL_GenerateMapping+0x160>)
 80201a4:	005b      	lsls	r3, r3, #1
 80201a6:	4413      	add	r3, r2
 80201a8:	885b      	ldrh	r3, [r3, #2]
 80201aa:	4618      	mov	r0, r3
 80201ac:	f003 fbcc 	bl	8023948 <OBJ_GetObjectHandle>
 80201b0:	6138      	str	r0, [r7, #16]
        if(pPDO != NULL)
 80201b2:	693b      	ldr	r3, [r7, #16]
 80201b4:	2b00      	cmp	r3, #0
 80201b6:	d025      	beq.n	8020204 <APPL_GenerateMapping+0x94>
        {
            PDOSubindex0 = *((UINT16 *)pPDO->pVarPtr);
 80201b8:	693b      	ldr	r3, [r7, #16]
 80201ba:	699b      	ldr	r3, [r3, #24]
 80201bc:	881b      	ldrh	r3, [r3, #0]
 80201be:	81fb      	strh	r3, [r7, #14]
            for(PDOEntryCnt = 0; PDOEntryCnt < PDOSubindex0; PDOEntryCnt++)
 80201c0:	2300      	movs	r3, #0
 80201c2:	82fb      	strh	r3, [r7, #22]
 80201c4:	e019      	b.n	80201fa <APPL_GenerateMapping+0x8a>
            {
                pPDOEntry = (UINT32 *)((UINT8 *)pPDO->pVarPtr + (OBJ_GetEntryOffset((PDOEntryCnt+1),pPDO)>>3));    //goto PDO entry
 80201c6:	693b      	ldr	r3, [r7, #16]
 80201c8:	699c      	ldr	r4, [r3, #24]
 80201ca:	8afb      	ldrh	r3, [r7, #22]
 80201cc:	b2db      	uxtb	r3, r3
 80201ce:	3301      	adds	r3, #1
 80201d0:	b2db      	uxtb	r3, r3
 80201d2:	4618      	mov	r0, r3
 80201d4:	6939      	ldr	r1, [r7, #16]
 80201d6:	f003 fe35 	bl	8023e44 <OBJ_GetEntryOffset>
 80201da:	4603      	mov	r3, r0
 80201dc:	08db      	lsrs	r3, r3, #3
 80201de:	b29b      	uxth	r3, r3
 80201e0:	4423      	add	r3, r4
 80201e2:	60bb      	str	r3, [r7, #8]
                // we increment the expected output size depending on the mapped Entry
                OutputSize += (UINT16) ((*pPDOEntry) & 0xFF);
 80201e4:	68bb      	ldr	r3, [r7, #8]
 80201e6:	681b      	ldr	r3, [r3, #0]
 80201e8:	b29b      	uxth	r3, r3
 80201ea:	b2db      	uxtb	r3, r3
 80201ec:	b29a      	uxth	r2, r3
 80201ee:	8b7b      	ldrh	r3, [r7, #26]
 80201f0:	4413      	add	r3, r2
 80201f2:	837b      	strh	r3, [r7, #26]
    {
        pPDO = OBJ_GetObjectHandle(sRxPDOassign.aEntries[PDOAssignEntryCnt]);
        if(pPDO != NULL)
        {
            PDOSubindex0 = *((UINT16 *)pPDO->pVarPtr);
            for(PDOEntryCnt = 0; PDOEntryCnt < PDOSubindex0; PDOEntryCnt++)
 80201f4:	8afb      	ldrh	r3, [r7, #22]
 80201f6:	3301      	adds	r3, #1
 80201f8:	82fb      	strh	r3, [r7, #22]
 80201fa:	8afa      	ldrh	r2, [r7, #22]
 80201fc:	89fb      	ldrh	r3, [r7, #14]
 80201fe:	429a      	cmp	r2, r3
 8020200:	d3e1      	bcc.n	80201c6 <APPL_GenerateMapping+0x56>
 8020202:	e004      	b.n	802020e <APPL_GenerateMapping+0x9e>
            }
        }
        else
        {
            /*assigned PDO was not found in object dictionary. return invalid mapping*/
            OutputSize = 0;
 8020204:	2300      	movs	r3, #0
 8020206:	837b      	strh	r3, [r7, #26]
            result = ALSTATUSCODE_INVALIDOUTPUTMAPPING;
 8020208:	2325      	movs	r3, #37	; 0x25
 802020a:	83fb      	strh	r3, [r7, #30]
            break;
 802020c:	e007      	b.n	802021e <APPL_GenerateMapping+0xae>
    UINT16 PDOSubindex0 = 0;
    UINT32 *pPDOEntry = NULL;
    UINT16 PDOEntryCnt = 0;
   
    /*Scan object 0x1C12 RXPDO assign*/
    for(PDOAssignEntryCnt = 0; PDOAssignEntryCnt < sRxPDOassign.u16SubIndex0; PDOAssignEntryCnt++)
 802020e:	8b3b      	ldrh	r3, [r7, #24]
 8020210:	3301      	adds	r3, #1
 8020212:	833b      	strh	r3, [r7, #24]
 8020214:	4b2e      	ldr	r3, [pc, #184]	; (80202d0 <APPL_GenerateMapping+0x160>)
 8020216:	881b      	ldrh	r3, [r3, #0]
 8020218:	8b3a      	ldrh	r2, [r7, #24]
 802021a:	429a      	cmp	r2, r3
 802021c:	d3c0      	bcc.n	80201a0 <APPL_GenerateMapping+0x30>
            result = ALSTATUSCODE_INVALIDOUTPUTMAPPING;
            break;
        }
    }

    OutputSize = (OutputSize + 7) >> 3;
 802021e:	8b7b      	ldrh	r3, [r7, #26]
 8020220:	3307      	adds	r3, #7
 8020222:	10db      	asrs	r3, r3, #3
 8020224:	837b      	strh	r3, [r7, #26]

    if(result == 0)
 8020226:	8bfb      	ldrh	r3, [r7, #30]
 8020228:	2b00      	cmp	r3, #0
 802022a:	d141      	bne.n	80202b0 <APPL_GenerateMapping+0x140>
    {
        /*Scan Object 0x1C13 TXPDO assign*/
        for(PDOAssignEntryCnt = 0; PDOAssignEntryCnt < sTxPDOassign.u16SubIndex0; PDOAssignEntryCnt++)
 802022c:	2300      	movs	r3, #0
 802022e:	833b      	strh	r3, [r7, #24]
 8020230:	e039      	b.n	80202a6 <APPL_GenerateMapping+0x136>
        {
            pPDO = OBJ_GetObjectHandle(sTxPDOassign.aEntries[PDOAssignEntryCnt]);
 8020232:	8b3b      	ldrh	r3, [r7, #24]
 8020234:	4a27      	ldr	r2, [pc, #156]	; (80202d4 <APPL_GenerateMapping+0x164>)
 8020236:	005b      	lsls	r3, r3, #1
 8020238:	4413      	add	r3, r2
 802023a:	885b      	ldrh	r3, [r3, #2]
 802023c:	4618      	mov	r0, r3
 802023e:	f003 fb83 	bl	8023948 <OBJ_GetObjectHandle>
 8020242:	6138      	str	r0, [r7, #16]
            if(pPDO != NULL)
 8020244:	693b      	ldr	r3, [r7, #16]
 8020246:	2b00      	cmp	r3, #0
 8020248:	d025      	beq.n	8020296 <APPL_GenerateMapping+0x126>
            {
                PDOSubindex0 = *((UINT16 *)pPDO->pVarPtr);
 802024a:	693b      	ldr	r3, [r7, #16]
 802024c:	699b      	ldr	r3, [r3, #24]
 802024e:	881b      	ldrh	r3, [r3, #0]
 8020250:	81fb      	strh	r3, [r7, #14]
                for(PDOEntryCnt = 0; PDOEntryCnt < PDOSubindex0; PDOEntryCnt++)
 8020252:	2300      	movs	r3, #0
 8020254:	82fb      	strh	r3, [r7, #22]
 8020256:	e019      	b.n	802028c <APPL_GenerateMapping+0x11c>
                {
                    pPDOEntry = (UINT32 *)((UINT8 *)pPDO->pVarPtr + (OBJ_GetEntryOffset((PDOEntryCnt+1),pPDO)>>3));    //goto PDO entry
 8020258:	693b      	ldr	r3, [r7, #16]
 802025a:	699c      	ldr	r4, [r3, #24]
 802025c:	8afb      	ldrh	r3, [r7, #22]
 802025e:	b2db      	uxtb	r3, r3
 8020260:	3301      	adds	r3, #1
 8020262:	b2db      	uxtb	r3, r3
 8020264:	4618      	mov	r0, r3
 8020266:	6939      	ldr	r1, [r7, #16]
 8020268:	f003 fdec 	bl	8023e44 <OBJ_GetEntryOffset>
 802026c:	4603      	mov	r3, r0
 802026e:	08db      	lsrs	r3, r3, #3
 8020270:	b29b      	uxth	r3, r3
 8020272:	4423      	add	r3, r4
 8020274:	60bb      	str	r3, [r7, #8]
                    // we increment the expected output size depending on the mapped Entry
                    InputSize += (UINT16) ((*pPDOEntry) & 0xFF);
 8020276:	68bb      	ldr	r3, [r7, #8]
 8020278:	681b      	ldr	r3, [r3, #0]
 802027a:	b29b      	uxth	r3, r3
 802027c:	b2db      	uxtb	r3, r3
 802027e:	b29a      	uxth	r2, r3
 8020280:	8bbb      	ldrh	r3, [r7, #28]
 8020282:	4413      	add	r3, r2
 8020284:	83bb      	strh	r3, [r7, #28]
        {
            pPDO = OBJ_GetObjectHandle(sTxPDOassign.aEntries[PDOAssignEntryCnt]);
            if(pPDO != NULL)
            {
                PDOSubindex0 = *((UINT16 *)pPDO->pVarPtr);
                for(PDOEntryCnt = 0; PDOEntryCnt < PDOSubindex0; PDOEntryCnt++)
 8020286:	8afb      	ldrh	r3, [r7, #22]
 8020288:	3301      	adds	r3, #1
 802028a:	82fb      	strh	r3, [r7, #22]
 802028c:	8afa      	ldrh	r2, [r7, #22]
 802028e:	89fb      	ldrh	r3, [r7, #14]
 8020290:	429a      	cmp	r2, r3
 8020292:	d3e1      	bcc.n	8020258 <APPL_GenerateMapping+0xe8>
 8020294:	e004      	b.n	80202a0 <APPL_GenerateMapping+0x130>
                }
            }
            else
            {
                /*assigned PDO was not found in object dictionary. return invalid mapping*/
                InputSize = 0;
 8020296:	2300      	movs	r3, #0
 8020298:	83bb      	strh	r3, [r7, #28]
                result = ALSTATUSCODE_INVALIDINPUTMAPPING;
 802029a:	2324      	movs	r3, #36	; 0x24
 802029c:	83fb      	strh	r3, [r7, #30]
                break;
 802029e:	e007      	b.n	80202b0 <APPL_GenerateMapping+0x140>
    OutputSize = (OutputSize + 7) >> 3;

    if(result == 0)
    {
        /*Scan Object 0x1C13 TXPDO assign*/
        for(PDOAssignEntryCnt = 0; PDOAssignEntryCnt < sTxPDOassign.u16SubIndex0; PDOAssignEntryCnt++)
 80202a0:	8b3b      	ldrh	r3, [r7, #24]
 80202a2:	3301      	adds	r3, #1
 80202a4:	833b      	strh	r3, [r7, #24]
 80202a6:	4b0b      	ldr	r3, [pc, #44]	; (80202d4 <APPL_GenerateMapping+0x164>)
 80202a8:	881b      	ldrh	r3, [r3, #0]
 80202aa:	8b3a      	ldrh	r2, [r7, #24]
 80202ac:	429a      	cmp	r2, r3
 80202ae:	d3c0      	bcc.n	8020232 <APPL_GenerateMapping+0xc2>
                result = ALSTATUSCODE_INVALIDINPUTMAPPING;
                break;
            }
        }
    }
    InputSize = (InputSize + 7) >> 3;
 80202b0:	8bbb      	ldrh	r3, [r7, #28]
 80202b2:	3307      	adds	r3, #7
 80202b4:	10db      	asrs	r3, r3, #3
 80202b6:	83bb      	strh	r3, [r7, #28]
#else
    #warning "Define 'InputSize' and 'OutputSize'."
#endif
#endif

    *pInputSize = InputSize;
 80202b8:	687b      	ldr	r3, [r7, #4]
 80202ba:	8bba      	ldrh	r2, [r7, #28]
 80202bc:	801a      	strh	r2, [r3, #0]
    *pOutputSize = OutputSize;
 80202be:	683b      	ldr	r3, [r7, #0]
 80202c0:	8b7a      	ldrh	r2, [r7, #26]
 80202c2:	801a      	strh	r2, [r3, #0]
    return result;
 80202c4:	8bfb      	ldrh	r3, [r7, #30]
}
 80202c6:	4618      	mov	r0, r3
 80202c8:	3724      	adds	r7, #36	; 0x24
 80202ca:	46bd      	mov	sp, r7
 80202cc:	bd90      	pop	{r4, r7, pc}
 80202ce:	bf00      	nop
 80202d0:	1fff0868 	.word	0x1fff0868
 80202d4:	1fff086c 	.word	0x1fff086c

080202d8 <APPL_InputMapping>:

\brief      This function will copies the inputs from the local memory to the ESC memory
            to the hardware
*////////////////////////////////////////////////////////////////////////////////////////
void APPL_InputMapping(UINT16* pData)
{
 80202d8:	b580      	push	{r7, lr}
 80202da:	b082      	sub	sp, #8
 80202dc:	af00      	add	r7, sp, #0
 80202de:	6078      	str	r0, [r7, #4]
#if _WIN32
   #pragma message ("Warning: Implement input (Slave -> Master) mapping")
#else
	  memcpy(pData, &(((UINT16 *)&IN_GENERIC0x6000)[1]), SIZEOF(IN_GENERIC0x6000)-2);
 80202e0:	6878      	ldr	r0, [r7, #4]
 80202e2:	4903      	ldr	r1, [pc, #12]	; (80202f0 <APPL_InputMapping+0x18>)
 80202e4:	220a      	movs	r2, #10
 80202e6:	f008 f845 	bl	8028374 <memcpy>
#endif
}
 80202ea:	3708      	adds	r7, #8
 80202ec:	46bd      	mov	sp, r7
 80202ee:	bd80      	pop	{r7, pc}
 80202f0:	1fff0872 	.word	0x1fff0872

080202f4 <APPL_OutputMapping>:

\brief    This function will copies the outputs from the ESC memory to the local memory
            to the hardware
*////////////////////////////////////////////////////////////////////////////////////////
void APPL_OutputMapping(UINT16* pData)
{
 80202f4:	b580      	push	{r7, lr}
 80202f6:	b082      	sub	sp, #8
 80202f8:	af00      	add	r7, sp, #0
 80202fa:	6078      	str	r0, [r7, #4]
#if _WIN32
   #pragma message ("Warning: Implement output (Master -> Slave) mapping")
#else
	  memcpy(&(((UINT16 *)&OUT_GENERIC0x7000)[1]), pData, SIZEOF(OUT_GENERIC0x7000)-2);
 80202fc:	4803      	ldr	r0, [pc, #12]	; (802030c <APPL_OutputMapping+0x18>)
 80202fe:	6879      	ldr	r1, [r7, #4]
 8020300:	220a      	movs	r2, #10
 8020302:	f008 f837 	bl	8028374 <memcpy>
#endif
}
 8020306:	3708      	adds	r7, #8
 8020308:	46bd      	mov	sp, r7
 802030a:	bd80      	pop	{r7, pc}
 802030c:	1fff087e 	.word	0x1fff087e

08020310 <APPL_Application>:
\brief    This function will called from the synchronisation ISR 
            or from the mainloop if no synchronisation is supported
*////////////////////////////////////////////////////////////////////////////////////////
void process_app(TOBJ7000 *OUT_GENERIC, TOBJ6000 *IN_GENERIC);
void APPL_Application(void)
{
 8020310:	b580      	push	{r7, lr}
 8020312:	af00      	add	r7, sp, #0
#if _WIN32
   #pragma message ("Warning: Implement the slave application")
#else
	process_app(&OUT_GENERIC0x7000, &IN_GENERIC0x6000);
 8020314:	4802      	ldr	r0, [pc, #8]	; (8020320 <APPL_Application+0x10>)
 8020316:	4903      	ldr	r1, [pc, #12]	; (8020324 <APPL_Application+0x14>)
 8020318:	f007 ff92 	bl	8028240 <process_app>
#endif
}
 802031c:	bd80      	pop	{r7, pc}
 802031e:	bf00      	nop
 8020320:	1fff087c 	.word	0x1fff087c
 8020324:	1fff0870 	.word	0x1fff0870

08020328 <COE_GetObjectDictionary>:
/**

 \brief    returns the pointer to the object dictionary
*////////////////////////////////////////////////////////////////////////////////////////
OBJCONST TOBJECT OBJMEM * COE_GetObjectDictionary(void)
{
 8020328:	b480      	push	{r7}
 802032a:	af00      	add	r7, sp, #0
    return (OBJCONST TOBJECT OBJMEM *) ObjDicList;
 802032c:	4b03      	ldr	r3, [pc, #12]	; (802033c <COE_GetObjectDictionary+0x14>)
 802032e:	681b      	ldr	r3, [r3, #0]
}
 8020330:	4618      	mov	r0, r3
 8020332:	46bd      	mov	sp, r7
 8020334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020338:	4770      	bx	lr
 802033a:	bf00      	nop
 802033c:	1fff14a0 	.word	0x1fff14a0

08020340 <COE_ObjInit>:
/**
 \brief     This function initialize the several objects
*////////////////////////////////////////////////////////////////////////////////////////

void COE_ObjInit(void)
{
 8020340:	b580      	push	{r7, lr}
 8020342:	b082      	sub	sp, #8
 8020344:	af00      	add	r7, sp, #0

    /* initialize the Sync Manager Output parameter object 0x1C32 */

    sSyncManOutPar.subindex0         = 32;
 8020346:	4b35      	ldr	r3, [pc, #212]	; (802041c <COE_ObjInit+0xdc>)
 8020348:	2220      	movs	r2, #32
 802034a:	801a      	strh	r2, [r3, #0]
      from the master to switch between ECAT FreeRun and ECAT Synchron Mode
        if the slave supports both modes,
        in DC mode (selected by the DC registers) this value will be overwritten
        with SYNCTYPE_DCSYNC0 or SYNCTYPE_DCSYNC1 */
     /*default mode is ECAT Synchron Mode */
    sSyncManOutPar.u16SyncType     = SYNCTYPE_FREERUN;
 802034c:	4b33      	ldr	r3, [pc, #204]	; (802041c <COE_ObjInit+0xdc>)
 802034e:	2200      	movs	r2, #0
 8020350:	805a      	strh	r2, [r3, #2]
    /* subindex 2 contains the cycle time of the application,
       in ECAT FreeRun mode it could be used for a timer interrupt to run the application,
        in ECAT Synchron mode it could be written from the master with its local cycle time
        that the slave can check if this cycle time is supported,
        in DC Mode this value will be overwritten with the DC cycle time register */
    sSyncManOutPar.u32CycleTime     = 0;
 8020352:	4b32      	ldr	r3, [pc, #200]	; (802041c <COE_ObjInit+0xdc>)
 8020354:	2200      	movs	r2, #0
 8020356:	605a      	str	r2, [r3, #4]
    /* only for DC Mode important: the subindex 3 contains the time shift between the
       SYNC0 (SYNC1) signal and when the outputs are put to the hardware to allow the
        master a very exactly calculation of delay times*/
    sSyncManOutPar.u32ShiftTime     = 0;
 8020358:	4b30      	ldr	r3, [pc, #192]	; (802041c <COE_ObjInit+0xdc>)
 802035a:	2200      	movs	r2, #0
 802035c:	609a      	str	r2, [r3, #8]

    /* the subindex 4 contains the supported synchronization types */

    sSyncManOutPar.u16SyncTypesSupported    = SYNCTYPE_FREERUNSUPP            /* ECAT FreeRun Mode is supported */
 802035e:	4b2f      	ldr	r3, [pc, #188]	; (802041c <COE_ObjInit+0xdc>)
 8020360:	f244 021f 	movw	r2, #16415	; 0x401f
 8020364:	819a      	strh	r2, [r3, #12]

    /* subindex 5 contains the minimum cycle time the slave is able to support,
       will be calculated dynamically because it depends on the connected modules
        (in this example we will make an online measurement in the ESC Interrupt Routine).
        For the sample application this value is set to MIN_PD_CYCLE_TIME */
    sSyncManOutPar.u32MinCycleTime = MIN_PD_CYCLE_TIME;
 8020366:	4b2d      	ldr	r3, [pc, #180]	; (802041c <COE_ObjInit+0xdc>)
 8020368:	f64b 7268 	movw	r2, #49000	; 0xbf68
 802036c:	611a      	str	r2, [r3, #16]
    /* only for DC Mode important: subindex 6 contains the minimum delay time the slave
       needs after receiving the SM2-event before the SYNC0(SYNC1) can be received without delays
       will be calculated dynamically because it depends on the connected modules
        (in this example we will make an online measurement in the ESC Interrupt Routine) */
    sSyncManOutPar.u32CalcAndCopyTime = (PD_OUTPUT_CALC_AND_COPY_TIME);
 802036e:	4b2b      	ldr	r3, [pc, #172]	; (802041c <COE_ObjInit+0xdc>)
 8020370:	2200      	movs	r2, #0
 8020372:	615a      	str	r2, [r3, #20]

    /*subindex 8: trigger cycle time measurement*/
    sSyncManOutPar.u16GetCycleTime = 0;
 8020374:	4b29      	ldr	r3, [pc, #164]	; (802041c <COE_ObjInit+0xdc>)
 8020376:	2200      	movs	r2, #0
 8020378:	839a      	strh	r2, [r3, #28]

    /*subindex 9: time from start driving outputs until outputs are valid*/
    sSyncManOutPar.u32DelayTime = (PD_OUTPUT_DELAY_TIME);
 802037a:	4b28      	ldr	r3, [pc, #160]	; (802041c <COE_ObjInit+0xdc>)
 802037c:	2200      	movs	r2, #0
 802037e:	621a      	str	r2, [r3, #32]

    /*subindex 32: indicates if a synchronisation error has occurred*/
    sSyncManOutPar.u8SyncError = 0;
 8020380:	4b26      	ldr	r3, [pc, #152]	; (802041c <COE_ObjInit+0xdc>)
 8020382:	2200      	movs	r2, #0
 8020384:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

/*ECATCHANGE_START(V5.11) ECAT4*/
    /* initialize the Sync Manager Input parameter object 0x1C33 */
    sSyncManInPar.subindex0         = 32;
 8020388:	4b25      	ldr	r3, [pc, #148]	; (8020420 <COE_ObjInit+0xe0>)
 802038a:	2220      	movs	r2, #32
 802038c:	801a      	strh	r2, [r3, #0]
    /* default mode is ECAT Synchron Mode, if output size > 0 the inputs are updated with the SM2-event */
    sSyncManInPar.u16SyncType         = SYNCTYPE_FREERUN;
 802038e:	4b24      	ldr	r3, [pc, #144]	; (8020420 <COE_ObjInit+0xe0>)
 8020390:	2200      	movs	r2, #0
 8020392:	805a      	strh	r2, [r3, #2]

    /* subindex 2: same as 0x1C32:02 */
    sSyncManInPar.u32CycleTime     = sSyncManOutPar.u32CycleTime;
 8020394:	4b21      	ldr	r3, [pc, #132]	; (802041c <COE_ObjInit+0xdc>)
 8020396:	685b      	ldr	r3, [r3, #4]
 8020398:	4a21      	ldr	r2, [pc, #132]	; (8020420 <COE_ObjInit+0xe0>)
 802039a:	6053      	str	r3, [r2, #4]
    /* only for DC Mode important: subindex 3 contains the time shift between the
       SYNC0 (SYNC1) signal and when the inputs are got to the hardware to allow the
        master a very exactly calculation of delay times,
       will be calculated dynamically because it depends on the connected modules
        (in this example we will make an online measurement in the ESC Interrupt Routine) */
    sSyncManInPar.u32ShiftTime     = 0;
 802039c:	4b20      	ldr	r3, [pc, #128]	; (8020420 <COE_ObjInit+0xe0>)
 802039e:	2200      	movs	r2, #0
 80203a0:	609a      	str	r2, [r3, #8]
    /* subindex 4: same as 0x1C32:04 */
    sSyncManInPar.u16SyncTypesSupported    = sSyncManOutPar.u16SyncTypesSupported;
 80203a2:	4b1e      	ldr	r3, [pc, #120]	; (802041c <COE_ObjInit+0xdc>)
 80203a4:	899a      	ldrh	r2, [r3, #12]
 80203a6:	4b1e      	ldr	r3, [pc, #120]	; (8020420 <COE_ObjInit+0xe0>)
 80203a8:	819a      	strh	r2, [r3, #12]

    /* subindex 5: same as 0x1C32:05 */
    sSyncManInPar.u32MinCycleTime = MIN_PD_CYCLE_TIME;
 80203aa:	4b1d      	ldr	r3, [pc, #116]	; (8020420 <COE_ObjInit+0xe0>)
 80203ac:	f64b 7268 	movw	r2, #49000	; 0xbf68
 80203b0:	611a      	str	r2, [r3, #16]
    /* subindex 6: delay read inputs, calculation and copy to SM buffer*/
    sSyncManInPar.u32CalcAndCopyTime = (PD_INPUT_CALC_AND_COPY_TIME);
 80203b2:	4b1b      	ldr	r3, [pc, #108]	; (8020420 <COE_ObjInit+0xe0>)
 80203b4:	2200      	movs	r2, #0
 80203b6:	615a      	str	r2, [r3, #20]
    /*subindex 8: trigger cycle time measurement*/
    sSyncManInPar.u16GetCycleTime = 0;
 80203b8:	4b19      	ldr	r3, [pc, #100]	; (8020420 <COE_ObjInit+0xe0>)
 80203ba:	2200      	movs	r2, #0
 80203bc:	839a      	strh	r2, [r3, #28]
    /*subindex 9: delay to prepare input latch*/
    sSyncManInPar.u32DelayTime = (PD_INPUT_DELAY_TIME);
 80203be:	4b18      	ldr	r3, [pc, #96]	; (8020420 <COE_ObjInit+0xe0>)
 80203c0:	2200      	movs	r2, #0
 80203c2:	621a      	str	r2, [r3, #32]

    /*subindex 32: incremented if a synchronisation error has occurred*/
    sSyncManInPar.u8SyncError = 0;
 80203c4:	4b16      	ldr	r3, [pc, #88]	; (8020420 <COE_ObjInit+0xe0>)
 80203c6:	2200      	movs	r2, #0
 80203c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
/*ECATCHANGE_END(V5.11) ECAT4*/

    /*Indicate no user specified Sync mode*/
    bSyncSetByUser = FALSE;
 80203cc:	4b15      	ldr	r3, [pc, #84]	; (8020424 <COE_ObjInit+0xe4>)
 80203ce:	2200      	movs	r2, #0
 80203d0:	701a      	strb	r2, [r3, #0]

    {
    UINT16 result = COE_ObjDictionaryInit();
 80203d2:	f000 f92d 	bl	8020630 <COE_ObjDictionaryInit>
 80203d6:	4603      	mov	r3, r0
 80203d8:	80fb      	strh	r3, [r7, #6]
    if(result != 0)
 80203da:	88fb      	ldrh	r3, [r7, #6]
 80203dc:	2b00      	cmp	r3, #0
 80203de:	d001      	beq.n	80203e4 <COE_ObjInit+0xa4>
    {
        /*clear already linked objects*/
        COE_ClearObjDictionary();
 80203e0:	f000 f8e6 	bl	80205b0 <COE_ClearObjDictionary>
    }
    }

    u8PendingSdo = 0;
 80203e4:	4b10      	ldr	r3, [pc, #64]	; (8020428 <COE_ObjInit+0xe8>)
 80203e6:	2200      	movs	r2, #0
 80203e8:	701a      	strb	r2, [r3, #0]
    bStoreCompleteAccess = FALSE;
 80203ea:	4b10      	ldr	r3, [pc, #64]	; (802042c <COE_ObjInit+0xec>)
 80203ec:	2200      	movs	r2, #0
 80203ee:	701a      	strb	r2, [r3, #0]
    u16StoreIndex   =   0;
 80203f0:	4b0f      	ldr	r3, [pc, #60]	; (8020430 <COE_ObjInit+0xf0>)
 80203f2:	2200      	movs	r2, #0
 80203f4:	801a      	strh	r2, [r3, #0]
    u8StoreSubindex = 0;
 80203f6:	4b0f      	ldr	r3, [pc, #60]	; (8020434 <COE_ObjInit+0xf4>)
 80203f8:	2200      	movs	r2, #0
 80203fa:	701a      	strb	r2, [r3, #0]
    u32StoreDataSize = 0;
 80203fc:	4b0e      	ldr	r3, [pc, #56]	; (8020438 <COE_ObjInit+0xf8>)
 80203fe:	2200      	movs	r2, #0
 8020400:	601a      	str	r2, [r3, #0]
    pStoreData = NULL;
 8020402:	4b0e      	ldr	r3, [pc, #56]	; (802043c <COE_ObjInit+0xfc>)
 8020404:	2200      	movs	r2, #0
 8020406:	601a      	str	r2, [r3, #0]
    pSdoPendFunc    = NULL;
 8020408:	4b0d      	ldr	r3, [pc, #52]	; (8020440 <COE_ObjInit+0x100>)
 802040a:	2200      	movs	r2, #0
 802040c:	601a      	str	r2, [r3, #0]

    pSdoSegData = NULL;
 802040e:	4b0d      	ldr	r3, [pc, #52]	; (8020444 <COE_ObjInit+0x104>)
 8020410:	2200      	movs	r2, #0
 8020412:	601a      	str	r2, [r3, #0]
}
 8020414:	3708      	adds	r7, #8
 8020416:	46bd      	mov	sp, r7
 8020418:	bd80      	pop	{r7, pc}
 802041a:	bf00      	nop
 802041c:	1fff2898 	.word	0x1fff2898
 8020420:	1fff2854 	.word	0x1fff2854
 8020424:	1fff28dc 	.word	0x1fff28dc
 8020428:	1fff28fc 	.word	0x1fff28fc
 802042c:	1fff28fd 	.word	0x1fff28fd
 8020430:	1fff292e 	.word	0x1fff292e
 8020434:	1fff2930 	.word	0x1fff2930
 8020438:	1fff290c 	.word	0x1fff290c
 802043c:	1fff28e8 	.word	0x1fff28e8
 8020440:	1fff28f8 	.word	0x1fff28f8
 8020444:	1fff2910 	.word	0x1fff2910

08020448 <COE_AddObjectToDic>:
            ALSTATUSCODE_XX add object failed

 \brief    This function adds an object to the object dictionary
 *////////////////////////////////////////////////////////////////////////////////////////
UINT16 COE_AddObjectToDic(TOBJECT OBJMEM * pNewObjEntry)
{
 8020448:	b480      	push	{r7}
 802044a:	b085      	sub	sp, #20
 802044c:	af00      	add	r7, sp, #0
 802044e:	6078      	str	r0, [r7, #4]
    if(pNewObjEntry != NULL)
 8020450:	687b      	ldr	r3, [r7, #4]
 8020452:	2b00      	cmp	r3, #0
 8020454:	d062      	beq.n	802051c <COE_AddObjectToDic+0xd4>
    {
        if(ObjDicList == NULL)
 8020456:	4b35      	ldr	r3, [pc, #212]	; (802052c <COE_AddObjectToDic+0xe4>)
 8020458:	681b      	ldr	r3, [r3, #0]
 802045a:	2b00      	cmp	r3, #0
 802045c:	d10c      	bne.n	8020478 <COE_AddObjectToDic+0x30>
        {
            /* Object dictionary is empty */
            ObjDicList = pNewObjEntry;
 802045e:	4a33      	ldr	r2, [pc, #204]	; (802052c <COE_AddObjectToDic+0xe4>)
 8020460:	687b      	ldr	r3, [r7, #4]
 8020462:	6013      	str	r3, [r2, #0]
            ObjDicList->pNext = NULL;
 8020464:	4b31      	ldr	r3, [pc, #196]	; (802052c <COE_AddObjectToDic+0xe4>)
 8020466:	681b      	ldr	r3, [r3, #0]
 8020468:	2200      	movs	r2, #0
 802046a:	605a      	str	r2, [r3, #4]
            ObjDicList->pPrev = NULL;
 802046c:	4b2f      	ldr	r3, [pc, #188]	; (802052c <COE_AddObjectToDic+0xe4>)
 802046e:	681b      	ldr	r3, [r3, #0]
 8020470:	2200      	movs	r2, #0
 8020472:	601a      	str	r2, [r3, #0]
            return 0;
 8020474:	2300      	movs	r3, #0
 8020476:	e052      	b.n	802051e <COE_AddObjectToDic+0xd6>
        }
        else if(ObjDicList->Index > pNewObjEntry->Index)
 8020478:	4b2c      	ldr	r3, [pc, #176]	; (802052c <COE_AddObjectToDic+0xe4>)
 802047a:	681b      	ldr	r3, [r3, #0]
 802047c:	891a      	ldrh	r2, [r3, #8]
 802047e:	687b      	ldr	r3, [r7, #4]
 8020480:	891b      	ldrh	r3, [r3, #8]
 8020482:	429a      	cmp	r2, r3
 8020484:	d90f      	bls.n	80204a6 <COE_AddObjectToDic+0x5e>
        {
            /*insert new object dictionary head*/
            pNewObjEntry->pPrev = NULL;
 8020486:	687b      	ldr	r3, [r7, #4]
 8020488:	2200      	movs	r2, #0
 802048a:	601a      	str	r2, [r3, #0]
            pNewObjEntry->pNext = ObjDicList;
 802048c:	4b27      	ldr	r3, [pc, #156]	; (802052c <COE_AddObjectToDic+0xe4>)
 802048e:	681a      	ldr	r2, [r3, #0]
 8020490:	687b      	ldr	r3, [r7, #4]
 8020492:	605a      	str	r2, [r3, #4]
            ObjDicList->pPrev = pNewObjEntry;
 8020494:	4b25      	ldr	r3, [pc, #148]	; (802052c <COE_AddObjectToDic+0xe4>)
 8020496:	681b      	ldr	r3, [r3, #0]
 8020498:	687a      	ldr	r2, [r7, #4]
 802049a:	601a      	str	r2, [r3, #0]
            ObjDicList = pNewObjEntry;
 802049c:	4a23      	ldr	r2, [pc, #140]	; (802052c <COE_AddObjectToDic+0xe4>)
 802049e:	687b      	ldr	r3, [r7, #4]
 80204a0:	6013      	str	r3, [r2, #0]
            return 0;
 80204a2:	2300      	movs	r3, #0
 80204a4:	e03b      	b.n	802051e <COE_AddObjectToDic+0xd6>
        }
        else
        {
            TOBJECT    OBJMEM * pDicEntry = ObjDicList;
 80204a6:	4b21      	ldr	r3, [pc, #132]	; (802052c <COE_AddObjectToDic+0xe4>)
 80204a8:	681b      	ldr	r3, [r3, #0]
 80204aa:	60fb      	str	r3, [r7, #12]
            while(pDicEntry != NULL)
 80204ac:	e033      	b.n	8020516 <COE_AddObjectToDic+0xce>
            {
                if(pDicEntry->Index == pNewObjEntry->Index)
 80204ae:	68fb      	ldr	r3, [r7, #12]
 80204b0:	891a      	ldrh	r2, [r3, #8]
 80204b2:	687b      	ldr	r3, [r7, #4]
 80204b4:	891b      	ldrh	r3, [r3, #8]
 80204b6:	429a      	cmp	r2, r3
 80204b8:	d101      	bne.n	80204be <COE_AddObjectToDic+0x76>
                {
                    /*object already exists in object dictionary*/
                    return ALSTATUSCODE_UNSPECIFIEDERROR;
 80204ba:	2301      	movs	r3, #1
 80204bc:	e02f      	b.n	802051e <COE_AddObjectToDic+0xd6>
                }
                else if(pDicEntry->Index > pNewObjEntry->Index)
 80204be:	68fb      	ldr	r3, [r7, #12]
 80204c0:	891a      	ldrh	r2, [r3, #8]
 80204c2:	687b      	ldr	r3, [r7, #4]
 80204c4:	891b      	ldrh	r3, [r3, #8]
 80204c6:	429a      	cmp	r2, r3
 80204c8:	d913      	bls.n	80204f2 <COE_AddObjectToDic+0xaa>
                {
                    pNewObjEntry->pPrev = pDicEntry->pPrev;
 80204ca:	68fb      	ldr	r3, [r7, #12]
 80204cc:	681a      	ldr	r2, [r3, #0]
 80204ce:	687b      	ldr	r3, [r7, #4]
 80204d0:	601a      	str	r2, [r3, #0]
                    pNewObjEntry->pNext = pDicEntry;
 80204d2:	687b      	ldr	r3, [r7, #4]
 80204d4:	68fa      	ldr	r2, [r7, #12]
 80204d6:	605a      	str	r2, [r3, #4]

                    if(pDicEntry->pPrev != NULL)
 80204d8:	68fb      	ldr	r3, [r7, #12]
 80204da:	681b      	ldr	r3, [r3, #0]
 80204dc:	2b00      	cmp	r3, #0
 80204de:	d003      	beq.n	80204e8 <COE_AddObjectToDic+0xa0>
                        pDicEntry->pPrev->pNext = pNewObjEntry;
 80204e0:	68fb      	ldr	r3, [r7, #12]
 80204e2:	681b      	ldr	r3, [r3, #0]
 80204e4:	687a      	ldr	r2, [r7, #4]
 80204e6:	605a      	str	r2, [r3, #4]

                    pDicEntry->pPrev = pNewObjEntry;
 80204e8:	68fb      	ldr	r3, [r7, #12]
 80204ea:	687a      	ldr	r2, [r7, #4]
 80204ec:	601a      	str	r2, [r3, #0]

                    return 0;
 80204ee:	2300      	movs	r3, #0
 80204f0:	e015      	b.n	802051e <COE_AddObjectToDic+0xd6>
                }
                else if(pDicEntry->pNext == NULL)
 80204f2:	68fb      	ldr	r3, [r7, #12]
 80204f4:	685b      	ldr	r3, [r3, #4]
 80204f6:	2b00      	cmp	r3, #0
 80204f8:	d10a      	bne.n	8020510 <COE_AddObjectToDic+0xc8>
                {
                    /*Last entry reached => add object to list tail*/
                    pDicEntry->pNext = pNewObjEntry;
 80204fa:	68fb      	ldr	r3, [r7, #12]
 80204fc:	687a      	ldr	r2, [r7, #4]
 80204fe:	605a      	str	r2, [r3, #4]
                    pNewObjEntry->pPrev = pDicEntry;
 8020500:	687b      	ldr	r3, [r7, #4]
 8020502:	68fa      	ldr	r2, [r7, #12]
 8020504:	601a      	str	r2, [r3, #0]
                    pNewObjEntry->pNext = NULL;
 8020506:	687b      	ldr	r3, [r7, #4]
 8020508:	2200      	movs	r2, #0
 802050a:	605a      	str	r2, [r3, #4]
                    return 0;
 802050c:	2300      	movs	r3, #0
 802050e:	e006      	b.n	802051e <COE_AddObjectToDic+0xd6>
                }
                else
                {
                    /*The new object index is smaller than the current index. Get next object handle.*/
                    pDicEntry = pDicEntry->pNext;
 8020510:	68fb      	ldr	r3, [r7, #12]
 8020512:	685b      	ldr	r3, [r3, #4]
 8020514:	60fb      	str	r3, [r7, #12]
            return 0;
        }
        else
        {
            TOBJECT    OBJMEM * pDicEntry = ObjDicList;
            while(pDicEntry != NULL)
 8020516:	68fb      	ldr	r3, [r7, #12]
 8020518:	2b00      	cmp	r3, #0
 802051a:	d1c8      	bne.n	80204ae <COE_AddObjectToDic+0x66>
                    pDicEntry = pDicEntry->pNext;
                }
            }
        }
    }
    return ALSTATUSCODE_UNSPECIFIEDERROR;
 802051c:	2301      	movs	r3, #1
}
 802051e:	4618      	mov	r0, r3
 8020520:	3714      	adds	r7, #20
 8020522:	46bd      	mov	sp, r7
 8020524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020528:	4770      	bx	lr
 802052a:	bf00      	nop
 802052c:	1fff14a0 	.word	0x1fff14a0

08020530 <COE_RemoveDicEntry>:
/**

 \brief    This function removes an object to the object dictionary
*////////////////////////////////////////////////////////////////////////////////////////
void COE_RemoveDicEntry(UINT16 index)
{
 8020530:	b480      	push	{r7}
 8020532:	b087      	sub	sp, #28
 8020534:	af00      	add	r7, sp, #0
 8020536:	4603      	mov	r3, r0
 8020538:	80fb      	strh	r3, [r7, #6]
    TOBJECT    OBJMEM * pDicEntry = ObjDicList;
 802053a:	4b1c      	ldr	r3, [pc, #112]	; (80205ac <COE_RemoveDicEntry+0x7c>)
 802053c:	681b      	ldr	r3, [r3, #0]
 802053e:	617b      	str	r3, [r7, #20]

    while(pDicEntry != NULL)
 8020540:	e02b      	b.n	802059a <COE_RemoveDicEntry+0x6a>
    {
        if(pDicEntry->Index == index)
 8020542:	697b      	ldr	r3, [r7, #20]
 8020544:	891b      	ldrh	r3, [r3, #8]
 8020546:	88fa      	ldrh	r2, [r7, #6]
 8020548:	429a      	cmp	r2, r3
 802054a:	d123      	bne.n	8020594 <COE_RemoveDicEntry+0x64>
        {
            TOBJECT OBJMEM *pPrevEntry = pDicEntry->pPrev;
 802054c:	697b      	ldr	r3, [r7, #20]
 802054e:	681b      	ldr	r3, [r3, #0]
 8020550:	613b      	str	r3, [r7, #16]
            TOBJECT OBJMEM *pNextEntry = pDicEntry->pNext;
 8020552:	697b      	ldr	r3, [r7, #20]
 8020554:	685b      	ldr	r3, [r3, #4]
 8020556:	60fb      	str	r3, [r7, #12]

            if(pPrevEntry != NULL)
 8020558:	693b      	ldr	r3, [r7, #16]
 802055a:	2b00      	cmp	r3, #0
 802055c:	d002      	beq.n	8020564 <COE_RemoveDicEntry+0x34>
                pPrevEntry->pNext = pNextEntry;
 802055e:	693b      	ldr	r3, [r7, #16]
 8020560:	68fa      	ldr	r2, [r7, #12]
 8020562:	605a      	str	r2, [r3, #4]

            if(pNextEntry != NULL)
 8020564:	68fb      	ldr	r3, [r7, #12]
 8020566:	2b00      	cmp	r3, #0
 8020568:	d002      	beq.n	8020570 <COE_RemoveDicEntry+0x40>
                pNextEntry->pPrev = pPrevEntry;
 802056a:	68fb      	ldr	r3, [r7, #12]
 802056c:	693a      	ldr	r2, [r7, #16]
 802056e:	601a      	str	r2, [r3, #0]

            pDicEntry->pPrev = NULL;
 8020570:	697b      	ldr	r3, [r7, #20]
 8020572:	2200      	movs	r2, #0
 8020574:	601a      	str	r2, [r3, #0]
            pDicEntry->pNext = NULL;
 8020576:	697b      	ldr	r3, [r7, #20]
 8020578:	2200      	movs	r2, #0
 802057a:	605a      	str	r2, [r3, #4]
            /*Update Object dictionary pointer if list head was removed*/
            if(pDicEntry->Index == ObjDicList->Index)
 802057c:	697b      	ldr	r3, [r7, #20]
 802057e:	891a      	ldrh	r2, [r3, #8]
 8020580:	4b0a      	ldr	r3, [pc, #40]	; (80205ac <COE_RemoveDicEntry+0x7c>)
 8020582:	681b      	ldr	r3, [r3, #0]
 8020584:	891b      	ldrh	r3, [r3, #8]
 8020586:	429a      	cmp	r2, r3
 8020588:	d103      	bne.n	8020592 <COE_RemoveDicEntry+0x62>
            {
                ObjDicList = pNextEntry;
 802058a:	4a08      	ldr	r2, [pc, #32]	; (80205ac <COE_RemoveDicEntry+0x7c>)
 802058c:	68fb      	ldr	r3, [r7, #12]
 802058e:	6013      	str	r3, [r2, #0]
            }
            return;
 8020590:	e006      	b.n	80205a0 <COE_RemoveDicEntry+0x70>
 8020592:	e005      	b.n	80205a0 <COE_RemoveDicEntry+0x70>
        }

        pDicEntry = pDicEntry->pNext;
 8020594:	697b      	ldr	r3, [r7, #20]
 8020596:	685b      	ldr	r3, [r3, #4]
 8020598:	617b      	str	r3, [r7, #20]
*////////////////////////////////////////////////////////////////////////////////////////
void COE_RemoveDicEntry(UINT16 index)
{
    TOBJECT    OBJMEM * pDicEntry = ObjDicList;

    while(pDicEntry != NULL)
 802059a:	697b      	ldr	r3, [r7, #20]
 802059c:	2b00      	cmp	r3, #0
 802059e:	d1d0      	bne.n	8020542 <COE_RemoveDicEntry+0x12>
            return;
        }

        pDicEntry = pDicEntry->pNext;
    }
}
 80205a0:	371c      	adds	r7, #28
 80205a2:	46bd      	mov	sp, r7
 80205a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80205a8:	4770      	bx	lr
 80205aa:	bf00      	nop
 80205ac:	1fff14a0 	.word	0x1fff14a0

080205b0 <COE_ClearObjDictionary>:
/**

 \brief    This function clear the object dictionary
*////////////////////////////////////////////////////////////////////////////////////////
void COE_ClearObjDictionary(void)
{
 80205b0:	b580      	push	{r7, lr}
 80205b2:	b082      	sub	sp, #8
 80205b4:	af00      	add	r7, sp, #0
    TOBJECT OBJMEM * pObjEntry = (TOBJECT OBJMEM *) ObjDicList;
 80205b6:	4b0c      	ldr	r3, [pc, #48]	; (80205e8 <COE_ClearObjDictionary+0x38>)
 80205b8:	681b      	ldr	r3, [r3, #0]
 80205ba:	607b      	str	r3, [r7, #4]
    UINT16 Index = 0;
 80205bc:	2300      	movs	r3, #0
 80205be:	807b      	strh	r3, [r7, #2]

    while(pObjEntry != NULL)
 80205c0:	e009      	b.n	80205d6 <COE_ClearObjDictionary+0x26>
    {
        Index = pObjEntry->Index;
 80205c2:	687b      	ldr	r3, [r7, #4]
 80205c4:	891b      	ldrh	r3, [r3, #8]
 80205c6:	807b      	strh	r3, [r7, #2]
        pObjEntry = pObjEntry->pNext;
 80205c8:	687b      	ldr	r3, [r7, #4]
 80205ca:	685b      	ldr	r3, [r3, #4]
 80205cc:	607b      	str	r3, [r7, #4]

        COE_RemoveDicEntry(Index);
 80205ce:	887b      	ldrh	r3, [r7, #2]
 80205d0:	4618      	mov	r0, r3
 80205d2:	f7ff ffad 	bl	8020530 <COE_RemoveDicEntry>
void COE_ClearObjDictionary(void)
{
    TOBJECT OBJMEM * pObjEntry = (TOBJECT OBJMEM *) ObjDicList;
    UINT16 Index = 0;

    while(pObjEntry != NULL)
 80205d6:	687b      	ldr	r3, [r7, #4]
 80205d8:	2b00      	cmp	r3, #0
 80205da:	d1f2      	bne.n	80205c2 <COE_ClearObjDictionary+0x12>
        Index = pObjEntry->Index;
        pObjEntry = pObjEntry->pNext;

        COE_RemoveDicEntry(Index);
    }
    ObjDicList = NULL;
 80205dc:	4b02      	ldr	r3, [pc, #8]	; (80205e8 <COE_ClearObjDictionary+0x38>)
 80205de:	2200      	movs	r2, #0
 80205e0:	601a      	str	r2, [r3, #0]
}
 80205e2:	3708      	adds	r7, #8
 80205e4:	46bd      	mov	sp, r7
 80205e6:	bd80      	pop	{r7, pc}
 80205e8:	1fff14a0 	.word	0x1fff14a0

080205ec <AddObjectsToObjDictionary>:


UINT16 AddObjectsToObjDictionary(TOBJECT OBJMEM * pObjEntry)
{
 80205ec:	b580      	push	{r7, lr}
 80205ee:	b084      	sub	sp, #16
 80205f0:	af00      	add	r7, sp, #0
 80205f2:	6078      	str	r0, [r7, #4]
    UINT16 result = 0;
 80205f4:	2300      	movs	r3, #0
 80205f6:	81fb      	strh	r3, [r7, #14]
    TOBJECT OBJMEM * pEntry = (TOBJECT OBJMEM *)pObjEntry;
 80205f8:	687b      	ldr	r3, [r7, #4]
 80205fa:	60bb      	str	r3, [r7, #8]

    while(pEntry->Index != 0xFFFF)
 80205fc:	e00c      	b.n	8020618 <AddObjectsToObjDictionary+0x2c>
    {
        result = COE_AddObjectToDic(pEntry);
 80205fe:	68b8      	ldr	r0, [r7, #8]
 8020600:	f7ff ff22 	bl	8020448 <COE_AddObjectToDic>
 8020604:	4603      	mov	r3, r0
 8020606:	81fb      	strh	r3, [r7, #14]

        if(result != 0)
 8020608:	89fb      	ldrh	r3, [r7, #14]
 802060a:	2b00      	cmp	r3, #0
 802060c:	d001      	beq.n	8020612 <AddObjectsToObjDictionary+0x26>
            return result;
 802060e:	89fb      	ldrh	r3, [r7, #14]
 8020610:	e009      	b.n	8020626 <AddObjectsToObjDictionary+0x3a>

        pEntry++;
 8020612:	68bb      	ldr	r3, [r7, #8]
 8020614:	3328      	adds	r3, #40	; 0x28
 8020616:	60bb      	str	r3, [r7, #8]
UINT16 AddObjectsToObjDictionary(TOBJECT OBJMEM * pObjEntry)
{
    UINT16 result = 0;
    TOBJECT OBJMEM * pEntry = (TOBJECT OBJMEM *)pObjEntry;

    while(pEntry->Index != 0xFFFF)
 8020618:	68bb      	ldr	r3, [r7, #8]
 802061a:	891b      	ldrh	r3, [r3, #8]
 802061c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8020620:	4293      	cmp	r3, r2
 8020622:	d1ec      	bne.n	80205fe <AddObjectsToObjDictionary+0x12>
            return result;

        pEntry++;
    }

    return result;
 8020624:	89fb      	ldrh	r3, [r7, #14]

}
 8020626:	4618      	mov	r0, r3
 8020628:	3710      	adds	r7, #16
 802062a:	46bd      	mov	sp, r7
 802062c:	bd80      	pop	{r7, pc}
 802062e:	bf00      	nop

08020630 <COE_ObjDictionaryInit>:
            ALSTATUSCODE_XX create object dictionary failed

 \brief    This function initialize the object dictionary
*////////////////////////////////////////////////////////////////////////////////////////
UINT16 COE_ObjDictionaryInit(void)
{
 8020630:	b580      	push	{r7, lr}
 8020632:	b082      	sub	sp, #8
 8020634:	af00      	add	r7, sp, #0
    UINT16 result = 0;
 8020636:	2300      	movs	r3, #0
 8020638:	80fb      	strh	r3, [r7, #6]

    /*Reset object dictionary pointer*/
    ObjDicList = NULL;
 802063a:	4b0b      	ldr	r3, [pc, #44]	; (8020668 <COE_ObjDictionaryInit+0x38>)
 802063c:	2200      	movs	r2, #0
 802063e:	601a      	str	r2, [r3, #0]

    result = AddObjectsToObjDictionary((TOBJECT OBJMEM *) GenObjDic);
 8020640:	480a      	ldr	r0, [pc, #40]	; (802066c <COE_ObjDictionaryInit+0x3c>)
 8020642:	f7ff ffd3 	bl	80205ec <AddObjectsToObjDictionary>
 8020646:	4603      	mov	r3, r0
 8020648:	80fb      	strh	r3, [r7, #6]

    if(result != 0)
 802064a:	88fb      	ldrh	r3, [r7, #6]
 802064c:	2b00      	cmp	r3, #0
 802064e:	d001      	beq.n	8020654 <COE_ObjDictionaryInit+0x24>
        return result;
 8020650:	88fb      	ldrh	r3, [r7, #6]
 8020652:	e005      	b.n	8020660 <COE_ObjDictionaryInit+0x30>
    if(ApplicationObjDic != NULL)
    {
        result = AddObjectsToObjDictionary((TOBJECT OBJMEM *) ApplicationObjDic);
 8020654:	4806      	ldr	r0, [pc, #24]	; (8020670 <COE_ObjDictionaryInit+0x40>)
 8020656:	f7ff ffc9 	bl	80205ec <AddObjectsToObjDictionary>
 802065a:	4603      	mov	r3, r0
 802065c:	80fb      	strh	r3, [r7, #6]
    }

    return result;
 802065e:	88fb      	ldrh	r3, [r7, #6]
}
 8020660:	4618      	mov	r0, r3
 8020662:	3708      	adds	r7, #8
 8020664:	46bd      	mov	sp, r7
 8020666:	bd80      	pop	{r7, pc}
 8020668:	1fff14a0 	.word	0x1fff14a0
 802066c:	1fff09d4 	.word	0x1fff09d4
 8020670:	1fff0888 	.word	0x1fff0888

08020674 <COE_Main>:
 \brief    is called for background calculations which should not influence the
             ECAT_Application in synchronous modes
*////////////////////////////////////////////////////////////////////////////////////////

void COE_Main(void)
{
 8020674:	b5b0      	push	{r4, r5, r7, lr}
 8020676:	b084      	sub	sp, #16
 8020678:	af02      	add	r7, sp, #8
     UINT8 abort = 0;
 802067a:	2300      	movs	r3, #0
 802067c:	71fb      	strb	r3, [r7, #7]
    if(pSdoPendFunc != NULL)
 802067e:	4b2f      	ldr	r3, [pc, #188]	; (802073c <COE_Main+0xc8>)
 8020680:	681b      	ldr	r3, [r3, #0]
 8020682:	2b00      	cmp	r3, #0
 8020684:	d057      	beq.n	8020736 <COE_Main+0xc2>
    {
        abort = pSdoPendFunc(u16StoreIndex,u8StoreSubindex,u32StoreDataSize,pStoreData,bStoreCompleteAccess);
 8020686:	4b2d      	ldr	r3, [pc, #180]	; (802073c <COE_Main+0xc8>)
 8020688:	681c      	ldr	r4, [r3, #0]
 802068a:	4b2d      	ldr	r3, [pc, #180]	; (8020740 <COE_Main+0xcc>)
 802068c:	8818      	ldrh	r0, [r3, #0]
 802068e:	4b2d      	ldr	r3, [pc, #180]	; (8020744 <COE_Main+0xd0>)
 8020690:	7819      	ldrb	r1, [r3, #0]
 8020692:	4b2d      	ldr	r3, [pc, #180]	; (8020748 <COE_Main+0xd4>)
 8020694:	681a      	ldr	r2, [r3, #0]
 8020696:	4b2d      	ldr	r3, [pc, #180]	; (802074c <COE_Main+0xd8>)
 8020698:	681d      	ldr	r5, [r3, #0]
 802069a:	4b2d      	ldr	r3, [pc, #180]	; (8020750 <COE_Main+0xdc>)
 802069c:	781b      	ldrb	r3, [r3, #0]
 802069e:	9300      	str	r3, [sp, #0]
 80206a0:	462b      	mov	r3, r5
 80206a2:	47a0      	blx	r4
 80206a4:	4603      	mov	r3, r0
 80206a6:	71fb      	strb	r3, [r7, #7]

        if(abort != ABORTIDX_WORKING)
 80206a8:	79fb      	ldrb	r3, [r7, #7]
 80206aa:	2bff      	cmp	r3, #255	; 0xff
 80206ac:	d043      	beq.n	8020736 <COE_Main+0xc2>
        {
            switch(u8PendingSdo)
 80206ae:	4b29      	ldr	r3, [pc, #164]	; (8020754 <COE_Main+0xe0>)
 80206b0:	781b      	ldrb	r3, [r3, #0]
 80206b2:	3b01      	subs	r3, #1
 80206b4:	2b03      	cmp	r3, #3
 80206b6:	d829      	bhi.n	802070c <COE_Main+0x98>
 80206b8:	a201      	add	r2, pc, #4	; (adr r2, 80206c0 <COE_Main+0x4c>)
 80206ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80206be:	bf00      	nop
 80206c0:	080206e9 	.word	0x080206e9
 80206c4:	080206d1 	.word	0x080206d1
 80206c8:	080206f7 	.word	0x080206f7
 80206cc:	080206f7 	.word	0x080206f7
            {
                case SDO_PENDING_SEG_WRITE:
                    if(pSdoSegData)
 80206d0:	4b21      	ldr	r3, [pc, #132]	; (8020758 <COE_Main+0xe4>)
 80206d2:	681b      	ldr	r3, [r3, #0]
 80206d4:	2b00      	cmp	r3, #0
 80206d6:	d007      	beq.n	80206e8 <COE_Main+0x74>
                    {
                        /* the allocated buffer can be released */
                        FREEMEM( (UINT16 VARMEM *) pSdoSegData );
 80206d8:	4b1f      	ldr	r3, [pc, #124]	; (8020758 <COE_Main+0xe4>)
 80206da:	681b      	ldr	r3, [r3, #0]
 80206dc:	4618      	mov	r0, r3
 80206de:	f007 fe41 	bl	8028364 <free>
                        pSdoSegData = NULL;
 80206e2:	4b1d      	ldr	r3, [pc, #116]	; (8020758 <COE_Main+0xe4>)
 80206e4:	2200      	movs	r2, #0
 80206e6:	601a      	str	r2, [r3, #0]
                    }
                case SDO_PENDING_WRITE:
                     /*send SDO Download Response*/
                    SDOS_SdoRes(abort, 0, NULL);
 80206e8:	79fb      	ldrb	r3, [r7, #7]
 80206ea:	4618      	mov	r0, r3
 80206ec:	2100      	movs	r1, #0
 80206ee:	2200      	movs	r2, #0
 80206f0:	f005 f886 	bl	8025800 <SDOS_SdoRes>
                break;
 80206f4:	e00a      	b.n	802070c <COE_Main+0x98>

                case SDO_PENDING_SEG_READ:
                case SDO_PENDING_READ:
                    /* send SDO upload response */
                      SDOS_SdoRes(abort, u32StoreDataSize, pStoreData);
 80206f6:	4b14      	ldr	r3, [pc, #80]	; (8020748 <COE_Main+0xd4>)
 80206f8:	681a      	ldr	r2, [r3, #0]
 80206fa:	4b14      	ldr	r3, [pc, #80]	; (802074c <COE_Main+0xd8>)
 80206fc:	681b      	ldr	r3, [r3, #0]
 80206fe:	79f9      	ldrb	r1, [r7, #7]
 8020700:	4608      	mov	r0, r1
 8020702:	4611      	mov	r1, r2
 8020704:	461a      	mov	r2, r3
 8020706:	f005 f87b 	bl	8025800 <SDOS_SdoRes>
                    break;
 802070a:	bf00      	nop

            }

            u8PendingSdo = 0;
 802070c:	4b11      	ldr	r3, [pc, #68]	; (8020754 <COE_Main+0xe0>)
 802070e:	2200      	movs	r2, #0
 8020710:	701a      	strb	r2, [r3, #0]
            u16StoreIndex = 0;
 8020712:	4b0b      	ldr	r3, [pc, #44]	; (8020740 <COE_Main+0xcc>)
 8020714:	2200      	movs	r2, #0
 8020716:	801a      	strh	r2, [r3, #0]
            u8StoreSubindex = 0;
 8020718:	4b0a      	ldr	r3, [pc, #40]	; (8020744 <COE_Main+0xd0>)
 802071a:	2200      	movs	r2, #0
 802071c:	701a      	strb	r2, [r3, #0]
            u32StoreDataSize = 0;
 802071e:	4b0a      	ldr	r3, [pc, #40]	; (8020748 <COE_Main+0xd4>)
 8020720:	2200      	movs	r2, #0
 8020722:	601a      	str	r2, [r3, #0]
            pStoreData = NULL;
 8020724:	4b09      	ldr	r3, [pc, #36]	; (802074c <COE_Main+0xd8>)
 8020726:	2200      	movs	r2, #0
 8020728:	601a      	str	r2, [r3, #0]
            bStoreCompleteAccess = 0;
 802072a:	4b09      	ldr	r3, [pc, #36]	; (8020750 <COE_Main+0xdc>)
 802072c:	2200      	movs	r2, #0
 802072e:	701a      	strb	r2, [r3, #0]
            pSdoPendFunc = NULL;
 8020730:	4b02      	ldr	r3, [pc, #8]	; (802073c <COE_Main+0xc8>)
 8020732:	2200      	movs	r2, #0
 8020734:	601a      	str	r2, [r3, #0]
        }
    }
}
 8020736:	3708      	adds	r7, #8
 8020738:	46bd      	mov	sp, r7
 802073a:	bdb0      	pop	{r4, r5, r7, pc}
 802073c:	1fff28f8 	.word	0x1fff28f8
 8020740:	1fff292e 	.word	0x1fff292e
 8020744:	1fff2930 	.word	0x1fff2930
 8020748:	1fff290c 	.word	0x1fff290c
 802074c:	1fff28e8 	.word	0x1fff28e8
 8020750:	1fff28fd 	.word	0x1fff28fd
 8020754:	1fff28fc 	.word	0x1fff28fc
 8020758:	1fff2910 	.word	0x1fff2910

0802075c <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 802075c:	b480      	push	{r7}
 802075e:	b083      	sub	sp, #12
 8020760:	af00      	add	r7, sp, #0
 8020762:	4603      	mov	r3, r0
 8020764:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8020766:	4908      	ldr	r1, [pc, #32]	; (8020788 <NVIC_EnableIRQ+0x2c>)
 8020768:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802076c:	095b      	lsrs	r3, r3, #5
 802076e:	79fa      	ldrb	r2, [r7, #7]
 8020770:	f002 021f 	and.w	r2, r2, #31
 8020774:	2001      	movs	r0, #1
 8020776:	fa00 f202 	lsl.w	r2, r0, r2
 802077a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 802077e:	370c      	adds	r7, #12
 8020780:	46bd      	mov	sp, r7
 8020782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020786:	4770      	bx	lr
 8020788:	e000e100 	.word	0xe000e100

0802078c <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 802078c:	b480      	push	{r7}
 802078e:	b083      	sub	sp, #12
 8020790:	af00      	add	r7, sp, #0
 8020792:	4603      	mov	r3, r0
 8020794:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8020796:	4909      	ldr	r1, [pc, #36]	; (80207bc <NVIC_DisableIRQ+0x30>)
 8020798:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802079c:	095b      	lsrs	r3, r3, #5
 802079e:	79fa      	ldrb	r2, [r7, #7]
 80207a0:	f002 021f 	and.w	r2, r2, #31
 80207a4:	2001      	movs	r0, #1
 80207a6:	fa00 f202 	lsl.w	r2, r0, r2
 80207aa:	3320      	adds	r3, #32
 80207ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80207b0:	370c      	adds	r7, #12
 80207b2:	46bd      	mov	sp, r7
 80207b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80207b8:	4770      	bx	lr
 80207ba:	bf00      	nop
 80207bc:	e000e100 	.word	0xe000e100

080207c0 <XMC_ECAT_GetALEventRegister>:
 *
 * \par
 * Get the first two bytes of the AL Event register (0x220-0x221).
 */
__STATIC_INLINE uint16_t XMC_ECAT_GetALEventRegister(void)
{
 80207c0:	b480      	push	{r7}
 80207c2:	af00      	add	r7, sp, #0
  return ((uint16_t)ECAT0->AL_EVENT_REQ);
 80207c4:	4b04      	ldr	r3, [pc, #16]	; (80207d8 <XMC_ECAT_GetALEventRegister+0x18>)
 80207c6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80207ca:	b29b      	uxth	r3, r3
}
 80207cc:	4618      	mov	r0, r3
 80207ce:	46bd      	mov	sp, r7
 80207d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80207d4:	4770      	bx	lr
 80207d6:	bf00      	nop
 80207d8:	54010000 	.word	0x54010000

080207dc <HW_EscRead>:
 * \par<b>Description:</b><br>
 * Reads from the EtherCAT Slave Controller. This function is used to access ESC registers and the DPRAM area.
 *
 */
__STATIC_INLINE void HW_EscRead(MEM_ADDR *pData, UINT16 Address, UINT16 Len)
{
 80207dc:	b580      	push	{r7, lr}
 80207de:	b082      	sub	sp, #8
 80207e0:	af00      	add	r7, sp, #0
 80207e2:	6078      	str	r0, [r7, #4]
 80207e4:	460b      	mov	r3, r1
 80207e6:	807b      	strh	r3, [r7, #2]
 80207e8:	4613      	mov	r3, r2
 80207ea:	803b      	strh	r3, [r7, #0]
  memcpy(pData, &pEsc[Address], Len);
 80207ec:	887b      	ldrh	r3, [r7, #2]
 80207ee:	f103 43a8 	add.w	r3, r3, #1409286144	; 0x54000000
 80207f2:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80207f6:	883a      	ldrh	r2, [r7, #0]
 80207f8:	6878      	ldr	r0, [r7, #4]
 80207fa:	4619      	mov	r1, r3
 80207fc:	f007 fdba 	bl	8028374 <memcpy>
}
 8020800:	3708      	adds	r7, #8
 8020802:	46bd      	mov	sp, r7
 8020804:	bd80      	pop	{r7, pc}
 8020806:	bf00      	nop

08020808 <HW_EscReadIsr>:
 * \par<b>Description:</b><br>
 * Reads from the EtherCAT Slave Controller. This function is used to access ESC registers and the DPRAM area.
 *
 */
__STATIC_INLINE void HW_EscReadIsr(MEM_ADDR *pData, UINT16 Address, UINT16 Len)
{
 8020808:	b580      	push	{r7, lr}
 802080a:	b082      	sub	sp, #8
 802080c:	af00      	add	r7, sp, #0
 802080e:	6078      	str	r0, [r7, #4]
 8020810:	460b      	mov	r3, r1
 8020812:	807b      	strh	r3, [r7, #2]
 8020814:	4613      	mov	r3, r2
 8020816:	803b      	strh	r3, [r7, #0]
  HW_EscRead(pData, Address, Len);
 8020818:	887a      	ldrh	r2, [r7, #2]
 802081a:	883b      	ldrh	r3, [r7, #0]
 802081c:	6878      	ldr	r0, [r7, #4]
 802081e:	4611      	mov	r1, r2
 8020820:	461a      	mov	r2, r3
 8020822:	f7ff ffdb 	bl	80207dc <HW_EscRead>
}
 8020826:	3708      	adds	r7, #8
 8020828:	46bd      	mov	sp, r7
 802082a:	bd80      	pop	{r7, pc}

0802082c <HW_EscWrite>:
 * \par<b>Description:</b><br>
 * Writes from the EtherCAT Slave Controller. This function is used to access ESC registers and the DPRAM area.
 *
 */
__STATIC_INLINE void HW_EscWrite(MEM_ADDR *pData, UINT16 Address, UINT16 Len)
{
 802082c:	b580      	push	{r7, lr}
 802082e:	b082      	sub	sp, #8
 8020830:	af00      	add	r7, sp, #0
 8020832:	6078      	str	r0, [r7, #4]
 8020834:	460b      	mov	r3, r1
 8020836:	807b      	strh	r3, [r7, #2]
 8020838:	4613      	mov	r3, r2
 802083a:	803b      	strh	r3, [r7, #0]
  memcpy(&pEsc[Address], pData, Len);
 802083c:	887b      	ldrh	r3, [r7, #2]
 802083e:	f103 43a8 	add.w	r3, r3, #1409286144	; 0x54000000
 8020842:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8020846:	883a      	ldrh	r2, [r7, #0]
 8020848:	4618      	mov	r0, r3
 802084a:	6879      	ldr	r1, [r7, #4]
 802084c:	f007 fd92 	bl	8028374 <memcpy>
}
 8020850:	3708      	adds	r7, #8
 8020852:	46bd      	mov	sp, r7
 8020854:	bd80      	pop	{r7, pc}
 8020856:	bf00      	nop

08020858 <HW_EscWriteIsr>:
 * \par<b>Description:</b><br>
 * Writes from the EtherCAT Slave Controller. This function is used to access ESC registers and the DPRAM area.
 *
 */
__STATIC_INLINE void HW_EscWriteIsr(MEM_ADDR *pData, UINT16 Address, UINT16 Len)
{
 8020858:	b580      	push	{r7, lr}
 802085a:	b082      	sub	sp, #8
 802085c:	af00      	add	r7, sp, #0
 802085e:	6078      	str	r0, [r7, #4]
 8020860:	460b      	mov	r3, r1
 8020862:	807b      	strh	r3, [r7, #2]
 8020864:	4613      	mov	r3, r2
 8020866:	803b      	strh	r3, [r7, #0]
  HW_EscWrite(pData, Address, Len);
 8020868:	887a      	ldrh	r2, [r7, #2]
 802086a:	883b      	ldrh	r3, [r7, #0]
 802086c:	6878      	ldr	r0, [r7, #4]
 802086e:	4611      	mov	r1, r2
 8020870:	461a      	mov	r2, r3
 8020872:	f7ff ffdb 	bl	802082c <HW_EscWrite>
}
 8020876:	3708      	adds	r7, #8
 8020878:	46bd      	mov	sp, r7
 802087a:	bd80      	pop	{r7, pc}

0802087c <HW_GetALEventRegister>:
 * \par<b>Description:</b><br>
 *
 *
 */
__STATIC_INLINE UINT16 HW_GetALEventRegister(void)
{
 802087c:	b580      	push	{r7, lr}
 802087e:	af00      	add	r7, sp, #0
  return XMC_ECAT_GetALEventRegister();
 8020880:	f7ff ff9e 	bl	80207c0 <XMC_ECAT_GetALEventRegister>
 8020884:	4603      	mov	r3, r0
}
 8020886:	4618      	mov	r0, r3
 8020888:	bd80      	pop	{r7, pc}
 802088a:	bf00      	nop

0802088c <HW_GetALEventRegister_Isr>:
 * Special function for ESC access from interrupt service routines if required, otherwise this function is defined as
 * HW_GetALEventRegister.
 *
 */
__STATIC_INLINE UINT16 HW_GetALEventRegister_Isr(void)
{
 802088c:	b580      	push	{r7, lr}
 802088e:	af00      	add	r7, sp, #0
  return HW_GetALEventRegister();
 8020890:	f7ff fff4 	bl	802087c <HW_GetALEventRegister>
 8020894:	4603      	mov	r3, r0
}
 8020896:	4618      	mov	r0, r3
 8020898:	bd80      	pop	{r7, pc}
 802089a:	bf00      	nop

0802089c <ENABLE_ESC_INT>:
 * \par<b>Description:</b><br>
 * Function to enable the XMC EtherCAT slave controller interrupt.
 *
 */
__STATIC_INLINE void ENABLE_ESC_INT(void)
{
 802089c:	b580      	push	{r7, lr}
 802089e:	af00      	add	r7, sp, #0
  NVIC_EnableIRQ(ECAT0_0_IRQn);
 80208a0:	206d      	movs	r0, #109	; 0x6d
 80208a2:	f7ff ff5b 	bl	802075c <NVIC_EnableIRQ>
}
 80208a6:	bd80      	pop	{r7, pc}

080208a8 <DISABLE_ESC_INT>:
 * \par<b>Description:</b><br>
 * Function to disable the XMC EtherCAT slave controller interrupt.
 *
 */
__STATIC_INLINE void DISABLE_ESC_INT(void)
{
 80208a8:	b580      	push	{r7, lr}
 80208aa:	af00      	add	r7, sp, #0
  NVIC_DisableIRQ(ECAT0_0_IRQn);
 80208ac:	206d      	movs	r0, #109	; 0x6d
 80208ae:	f7ff ff6d 	bl	802078c <NVIC_DisableIRQ>
}
 80208b2:	bd80      	pop	{r7, pc}

080208b4 <XMC_GPIO_SetOutputHigh>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 80208b4:	b480      	push	{r7}
 80208b6:	b083      	sub	sp, #12
 80208b8:	af00      	add	r7, sp, #0
 80208ba:	6078      	str	r0, [r7, #4]
 80208bc:	460b      	mov	r3, r1
 80208be:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
 80208c0:	78fb      	ldrb	r3, [r7, #3]
 80208c2:	2201      	movs	r2, #1
 80208c4:	409a      	lsls	r2, r3
 80208c6:	687b      	ldr	r3, [r7, #4]
 80208c8:	605a      	str	r2, [r3, #4]
}
 80208ca:	370c      	adds	r7, #12
 80208cc:	46bd      	mov	sp, r7
 80208ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80208d2:	4770      	bx	lr

080208d4 <XMC_GPIO_SetOutputLow>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.\n
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 80208d4:	b480      	push	{r7}
 80208d6:	b083      	sub	sp, #12
 80208d8:	af00      	add	r7, sp, #0
 80208da:	6078      	str	r0, [r7, #4]
 80208dc:	460b      	mov	r3, r1
 80208de:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10000U << pin;
 80208e0:	78fb      	ldrb	r3, [r7, #3]
 80208e2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80208e6:	409a      	lsls	r2, r3
 80208e8:	687b      	ldr	r3, [r7, #4]
 80208ea:	605a      	str	r2, [r3, #4]
}
 80208ec:	370c      	adds	r7, #12
 80208ee:	46bd      	mov	sp, r7
 80208f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80208f4:	4770      	bx	lr
 80208f6:	bf00      	nop

080208f8 <PDO_InputMapping>:
/**
\brief      This function will copies the inputs from the local memory to the ESC memory
            to the hardware
*////////////////////////////////////////////////////////////////////////////////////////
void PDO_InputMapping(void)
{
 80208f8:	b580      	push	{r7, lr}
 80208fa:	af00      	add	r7, sp, #0
    APPL_InputMapping((UINT16*)aPdInputData);
 80208fc:	4806      	ldr	r0, [pc, #24]	; (8020918 <PDO_InputMapping+0x20>)
 80208fe:	f7ff fceb 	bl	80202d8 <APPL_InputMapping>
    HW_EscWriteIsr(((MEM_ADDR *) aPdInputData), nEscAddrInputData, nPdInputSize );
 8020902:	4b06      	ldr	r3, [pc, #24]	; (802091c <PDO_InputMapping+0x24>)
 8020904:	881a      	ldrh	r2, [r3, #0]
 8020906:	4b06      	ldr	r3, [pc, #24]	; (8020920 <PDO_InputMapping+0x28>)
 8020908:	881b      	ldrh	r3, [r3, #0]
 802090a:	4803      	ldr	r0, [pc, #12]	; (8020918 <PDO_InputMapping+0x20>)
 802090c:	4611      	mov	r1, r2
 802090e:	461a      	mov	r2, r3
 8020910:	f7ff ffa2 	bl	8020858 <HW_EscWriteIsr>
}
 8020914:	bd80      	pop	{r7, pc}
 8020916:	bf00      	nop
 8020918:	1fff251c 	.word	0x1fff251c
 802091c:	1fff25bc 	.word	0x1fff25bc
 8020920:	1fff25a4 	.word	0x1fff25a4

08020924 <PDO_OutputMapping>:
\brief    This function will copies the outputs from the ESC memory to the local memory
          to the hardware. This function is only called in case of an SM2 
          (output process data) event.
*////////////////////////////////////////////////////////////////////////////////////////
void PDO_OutputMapping(void)
{
 8020924:	b580      	push	{r7, lr}
 8020926:	af00      	add	r7, sp, #0

    HW_EscReadIsr(((MEM_ADDR *)aPdOutputData), nEscAddrOutputData, nPdOutputSize );
 8020928:	4b06      	ldr	r3, [pc, #24]	; (8020944 <PDO_OutputMapping+0x20>)
 802092a:	881a      	ldrh	r2, [r3, #0]
 802092c:	4b06      	ldr	r3, [pc, #24]	; (8020948 <PDO_OutputMapping+0x24>)
 802092e:	881b      	ldrh	r3, [r3, #0]
 8020930:	4806      	ldr	r0, [pc, #24]	; (802094c <PDO_OutputMapping+0x28>)
 8020932:	4611      	mov	r1, r2
 8020934:	461a      	mov	r2, r3
 8020936:	f7ff ff67 	bl	8020808 <HW_EscReadIsr>

    APPL_OutputMapping((UINT16*) aPdOutputData);
 802093a:	4804      	ldr	r0, [pc, #16]	; (802094c <PDO_OutputMapping+0x28>)
 802093c:	f7ff fcda 	bl	80202f4 <APPL_OutputMapping>
}
 8020940:	bd80      	pop	{r7, pc}
 8020942:	bf00      	nop
 8020944:	1fff2586 	.word	0x1fff2586
 8020948:	1fff257a 	.word	0x1fff257a
 802094c:	1fff24d4 	.word	0x1fff24d4

08020950 <ECAT_CheckTimer>:
 \brief interrupts. In this case a local timer register is checked every ECAT_Main cycle
 \brief and the function is triggered if 1 ms is elapsed
 *////////////////////////////////////////////////////////////////////////////////////////

void ECAT_CheckTimer(void)
{
 8020950:	b580      	push	{r7, lr}
 8020952:	af00      	add	r7, sp, #0
	XMC_GPIO_SetMode(P0_6, XMC_GPIO_MODE_OUTPUT_PUSH_PULL);
 8020954:	4815      	ldr	r0, [pc, #84]	; (80209ac <ECAT_CheckTimer+0x5c>)
 8020956:	2106      	movs	r1, #6
 8020958:	2280      	movs	r2, #128	; 0x80
 802095a:	f006 f9b3 	bl	8026cc4 <XMC_GPIO_SetMode>
	XMC_GPIO_SetOutputHigh(P0_6);
 802095e:	4813      	ldr	r0, [pc, #76]	; (80209ac <ECAT_CheckTimer+0x5c>)
 8020960:	2106      	movs	r1, #6
 8020962:	f7ff ffa7 	bl	80208b4 <XMC_GPIO_SetOutputHigh>
    if(sSyncManOutPar.u32CycleTime == 0)
 8020966:	4b12      	ldr	r3, [pc, #72]	; (80209b0 <ECAT_CheckTimer+0x60>)
 8020968:	685b      	ldr	r3, [r3, #4]
 802096a:	2b00      	cmp	r3, #0
 802096c:	d105      	bne.n	802097a <ECAT_CheckTimer+0x2a>
    {
        u16BusCycleCntMs++;
 802096e:	4b11      	ldr	r3, [pc, #68]	; (80209b4 <ECAT_CheckTimer+0x64>)
 8020970:	881b      	ldrh	r3, [r3, #0]
 8020972:	3301      	adds	r3, #1
 8020974:	b29a      	uxth	r2, r3
 8020976:	4b0f      	ldr	r3, [pc, #60]	; (80209b4 <ECAT_CheckTimer+0x64>)
 8020978:	801a      	strh	r2, [r3, #0]
    }

    /*decrement the state transition timeout counter*/
    if(bEcatWaitForAlControlRes &&  (EsmTimeoutCounter > 0))
 802097a:	4b0f      	ldr	r3, [pc, #60]	; (80209b8 <ECAT_CheckTimer+0x68>)
 802097c:	781b      	ldrb	r3, [r3, #0]
 802097e:	2b00      	cmp	r3, #0
 8020980:	d00d      	beq.n	802099e <ECAT_CheckTimer+0x4e>
 8020982:	4b0e      	ldr	r3, [pc, #56]	; (80209bc <ECAT_CheckTimer+0x6c>)
 8020984:	881b      	ldrh	r3, [r3, #0]
 8020986:	b21b      	sxth	r3, r3
 8020988:	2b00      	cmp	r3, #0
 802098a:	dd08      	ble.n	802099e <ECAT_CheckTimer+0x4e>
    {
        EsmTimeoutCounter--;
 802098c:	4b0b      	ldr	r3, [pc, #44]	; (80209bc <ECAT_CheckTimer+0x6c>)
 802098e:	881b      	ldrh	r3, [r3, #0]
 8020990:	b29b      	uxth	r3, r3
 8020992:	b29b      	uxth	r3, r3
 8020994:	3b01      	subs	r3, #1
 8020996:	b29b      	uxth	r3, r3
 8020998:	b29a      	uxth	r2, r3
 802099a:	4b08      	ldr	r3, [pc, #32]	; (80209bc <ECAT_CheckTimer+0x6c>)
 802099c:	801a      	strh	r2, [r3, #0]
    }



    DC_CheckWatchdog();
 802099e:	f002 f86d 	bl	8022a7c <DC_CheckWatchdog>
    XMC_GPIO_SetOutputLow(P0_6);
 80209a2:	4802      	ldr	r0, [pc, #8]	; (80209ac <ECAT_CheckTimer+0x5c>)
 80209a4:	2106      	movs	r1, #6
 80209a6:	f7ff ff95 	bl	80208d4 <XMC_GPIO_SetOutputLow>
}
 80209aa:	bd80      	pop	{r7, pc}
 80209ac:	48028000 	.word	0x48028000
 80209b0:	1fff2898 	.word	0x1fff2898
 80209b4:	1fff256c 	.word	0x1fff256c
 80209b8:	1fff25a2 	.word	0x1fff25a2
 80209bc:	1fff25ac 	.word	0x1fff25ac

080209c0 <HandleBusCycleCalculation>:
/////////////////////////////////////////////////////////////////////////////////////////
/**
 \brief    This function is called from the PDI_Isr and is used to calculate the bus cycle time 
  *////////////////////////////////////////////////////////////////////////////////////////
void HandleBusCycleCalculation(void)
{
 80209c0:	b580      	push	{r7, lr}
 80209c2:	b084      	sub	sp, #16
 80209c4:	af00      	add	r7, sp, #0
    /*calculate the cycle time if device is in SM Sync mode and Cycle time was not calculated yet*/
    if ( !bDcSyncActive && bEscIntEnabled)
 80209c6:	4b2c      	ldr	r3, [pc, #176]	; (8020a78 <HandleBusCycleCalculation+0xb8>)
 80209c8:	781b      	ldrb	r3, [r3, #0]
 80209ca:	f083 0301 	eor.w	r3, r3, #1
 80209ce:	b2db      	uxtb	r3, r3
 80209d0:	2b00      	cmp	r3, #0
 80209d2:	d04e      	beq.n	8020a72 <HandleBusCycleCalculation+0xb2>
 80209d4:	4b29      	ldr	r3, [pc, #164]	; (8020a7c <HandleBusCycleCalculation+0xbc>)
 80209d6:	781b      	ldrb	r3, [r3, #0]
 80209d8:	2b00      	cmp	r3, #0
 80209da:	d04a      	beq.n	8020a72 <HandleBusCycleCalculation+0xb2>
    {
        BOOL bTiggerCalcCycleTime = FALSE;
 80209dc:	2300      	movs	r3, #0
 80209de:	73fb      	strb	r3, [r7, #15]

        if(sSyncManOutPar.u16GetCycleTime == 1)
 80209e0:	4b27      	ldr	r3, [pc, #156]	; (8020a80 <HandleBusCycleCalculation+0xc0>)
 80209e2:	8b9b      	ldrh	r3, [r3, #28]
 80209e4:	2b01      	cmp	r3, #1
 80209e6:	d101      	bne.n	80209ec <HandleBusCycleCalculation+0x2c>
            bTiggerCalcCycleTime = TRUE;
 80209e8:	2301      	movs	r3, #1
 80209ea:	73fb      	strb	r3, [r7, #15]
        if(bTiggerCalcCycleTime)
 80209ec:	7bfb      	ldrb	r3, [r7, #15]
 80209ee:	2b00      	cmp	r3, #0
 80209f0:	d017      	beq.n	8020a22 <HandleBusCycleCalculation+0x62>
        {
            /*get bus cycle time triggered */
            sSyncManOutPar.u32CycleTime = 0;
 80209f2:	4b23      	ldr	r3, [pc, #140]	; (8020a80 <HandleBusCycleCalculation+0xc0>)
 80209f4:	2200      	movs	r2, #0
 80209f6:	605a      	str	r2, [r3, #4]
            sSyncManOutPar.u16GetCycleTime = 0;
 80209f8:	4b21      	ldr	r3, [pc, #132]	; (8020a80 <HandleBusCycleCalculation+0xc0>)
 80209fa:	2200      	movs	r2, #0
 80209fc:	839a      	strh	r2, [r3, #28]

            sSyncManInPar.u32CycleTime  = 0;
 80209fe:	4b21      	ldr	r3, [pc, #132]	; (8020a84 <HandleBusCycleCalculation+0xc4>)
 8020a00:	2200      	movs	r2, #0
 8020a02:	605a      	str	r2, [r3, #4]
            sSyncManInPar.u16GetCycleTime = 0;
 8020a04:	4b1f      	ldr	r3, [pc, #124]	; (8020a84 <HandleBusCycleCalculation+0xc4>)
 8020a06:	2200      	movs	r2, #0
 8020a08:	839a      	strh	r2, [r3, #28]
            
            u16BusCycleCntMs = 0;
 8020a0a:	4b1f      	ldr	r3, [pc, #124]	; (8020a88 <HandleBusCycleCalculation+0xc8>)
 8020a0c:	2200      	movs	r2, #0
 8020a0e:	801a      	strh	r2, [r3, #0]
            bCycleTimeMeasurementStarted = TRUE;
 8020a10:	4b1e      	ldr	r3, [pc, #120]	; (8020a8c <HandleBusCycleCalculation+0xcc>)
 8020a12:	2201      	movs	r2, #1
 8020a14:	701a      	strb	r2, [r3, #0]
            StartTimerCnt = (UINT32) HW_GetTimer();
 8020a16:	f007 fa43 	bl	8027ea0 <HW_GetTimer>
 8020a1a:	4602      	mov	r2, r0
 8020a1c:	4b1c      	ldr	r3, [pc, #112]	; (8020a90 <HandleBusCycleCalculation+0xd0>)
 8020a1e:	601a      	str	r2, [r3, #0]
 8020a20:	e027      	b.n	8020a72 <HandleBusCycleCalculation+0xb2>
        }
        else
        {
            if(bCycleTimeMeasurementStarted == TRUE)
 8020a22:	4b1a      	ldr	r3, [pc, #104]	; (8020a8c <HandleBusCycleCalculation+0xcc>)
 8020a24:	781b      	ldrb	r3, [r3, #0]
 8020a26:	2b00      	cmp	r3, #0
 8020a28:	d023      	beq.n	8020a72 <HandleBusCycleCalculation+0xb2>
            {
                UINT32 CurTimerCnt = (UINT32)HW_GetTimer();
 8020a2a:	f007 fa39 	bl	8027ea0 <HW_GetTimer>
 8020a2e:	60b8      	str	r0, [r7, #8]
/*ECATCHANGE_START(V5.11) ECAT3*/
                UINT32 CalcCycleTime = 0;
 8020a30:	2300      	movs	r3, #0
 8020a32:	607b      	str	r3, [r7, #4]


#if ECAT_TIMER_INC_P_MS
                CalcCycleTime = (UINT32)u16BusCycleCntMs * 1000000 + (((INT32)(CurTimerCnt-StartTimerCnt))*1000000/ECAT_TIMER_INC_P_MS);    //get elapsed cycle time in ns
 8020a34:	4b14      	ldr	r3, [pc, #80]	; (8020a88 <HandleBusCycleCalculation+0xc8>)
 8020a36:	881b      	ldrh	r3, [r3, #0]
 8020a38:	461a      	mov	r2, r3
 8020a3a:	4b16      	ldr	r3, [pc, #88]	; (8020a94 <HandleBusCycleCalculation+0xd4>)
 8020a3c:	fb03 f302 	mul.w	r3, r3, r2
 8020a40:	4a13      	ldr	r2, [pc, #76]	; (8020a90 <HandleBusCycleCalculation+0xd0>)
 8020a42:	6812      	ldr	r2, [r2, #0]
 8020a44:	68b9      	ldr	r1, [r7, #8]
 8020a46:	1a8a      	subs	r2, r1, r2
 8020a48:	4611      	mov	r1, r2
 8020a4a:	4a12      	ldr	r2, [pc, #72]	; (8020a94 <HandleBusCycleCalculation+0xd4>)
 8020a4c:	fb02 f201 	mul.w	r2, r2, r1
 8020a50:	4413      	add	r3, r2
 8020a52:	607b      	str	r3, [r7, #4]
#endif

/*ECATCHANGE_START(V5.11) ECAT4*/
                sSyncManOutPar.u32CycleTime = CalcCycleTime;
 8020a54:	4a0a      	ldr	r2, [pc, #40]	; (8020a80 <HandleBusCycleCalculation+0xc0>)
 8020a56:	687b      	ldr	r3, [r7, #4]
 8020a58:	6053      	str	r3, [r2, #4]
/*ECATCHANGE_END(V5.11) ECAT4*/
                sSyncManInPar.u32CycleTime  = CalcCycleTime;
 8020a5a:	4a0a      	ldr	r2, [pc, #40]	; (8020a84 <HandleBusCycleCalculation+0xc4>)
 8020a5c:	687b      	ldr	r3, [r7, #4]
 8020a5e:	6053      	str	r3, [r2, #4]
                u16BusCycleCntMs = 0;
 8020a60:	4b09      	ldr	r3, [pc, #36]	; (8020a88 <HandleBusCycleCalculation+0xc8>)
 8020a62:	2200      	movs	r2, #0
 8020a64:	801a      	strh	r2, [r3, #0]
                StartTimerCnt = 0;
 8020a66:	4b0a      	ldr	r3, [pc, #40]	; (8020a90 <HandleBusCycleCalculation+0xd0>)
 8020a68:	2200      	movs	r2, #0
 8020a6a:	601a      	str	r2, [r3, #0]
                bCycleTimeMeasurementStarted = FALSE;
 8020a6c:	4b07      	ldr	r3, [pc, #28]	; (8020a8c <HandleBusCycleCalculation+0xcc>)
 8020a6e:	2200      	movs	r2, #0
 8020a70:	701a      	strb	r2, [r3, #0]
/*ECATCHANGE_END(V5.11) ECAT3*/
            /* CiA402 Motion controller cycle time is only set if DC Synchronisation is active*/
            }
        }
    }
}
 8020a72:	3710      	adds	r7, #16
 8020a74:	46bd      	mov	sp, r7
 8020a76:	bd80      	pop	{r7, pc}
 8020a78:	1fff25ae 	.word	0x1fff25ae
 8020a7c:	1fff25b5 	.word	0x1fff25b5
 8020a80:	1fff2898 	.word	0x1fff2898
 8020a84:	1fff2854 	.word	0x1fff2854
 8020a88:	1fff256c 	.word	0x1fff256c
 8020a8c:	1fff24c4 	.word	0x1fff24c4
 8020a90:	1fff24c0 	.word	0x1fff24c0
 8020a94:	000f4240 	.word	0x000f4240

08020a98 <PDI_Isr>:
/*ECATCHANGE_END(V5.11) ECAT6*/

void PDI_Isr(void)
{
 8020a98:	b580      	push	{r7, lr}
 8020a9a:	b082      	sub	sp, #8
 8020a9c:	af00      	add	r7, sp, #0
	//XMC_GPIO_SetMode(P2_4, XMC_GPIO_MODE_OUTPUT_PUSH_PULL);
	//XMC_GPIO_SetOutputHigh(P2_4);
    if(bEscIntEnabled)
 8020a9e:	4b49      	ldr	r3, [pc, #292]	; (8020bc4 <PDI_Isr+0x12c>)
 8020aa0:	781b      	ldrb	r3, [r3, #0]
 8020aa2:	2b00      	cmp	r3, #0
 8020aa4:	f000 808a 	beq.w	8020bbc <PDI_Isr+0x124>
    {
        /* get the AL event register */
        UINT16  ALEvent = HW_GetALEventRegister_Isr();
 8020aa8:	f7ff fef0 	bl	802088c <HW_GetALEventRegister_Isr>
 8020aac:	4603      	mov	r3, r0
 8020aae:	80fb      	strh	r3, [r7, #6]
        ALEvent = SWAPWORD(ALEvent);

        if ( ALEvent & PROCESS_OUTPUT_EVENT )
 8020ab0:	88fb      	ldrh	r3, [r7, #6]
 8020ab2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8020ab6:	2b00      	cmp	r3, #0
 8020ab8:	d037      	beq.n	8020b2a <PDI_Isr+0x92>
        {
            if(bDcRunning && bDcSyncActive)
 8020aba:	4b43      	ldr	r3, [pc, #268]	; (8020bc8 <PDI_Isr+0x130>)
 8020abc:	781b      	ldrb	r3, [r3, #0]
 8020abe:	2b00      	cmp	r3, #0
 8020ac0:	d006      	beq.n	8020ad0 <PDI_Isr+0x38>
 8020ac2:	4b42      	ldr	r3, [pc, #264]	; (8020bcc <PDI_Isr+0x134>)
 8020ac4:	781b      	ldrb	r3, [r3, #0]
 8020ac6:	2b00      	cmp	r3, #0
 8020ac8:	d002      	beq.n	8020ad0 <PDI_Isr+0x38>
            {
                /* Reset SM/Sync0 counter. Will be incremented on every Sync0 event*/
                u16SmSync0Counter = 0;
 8020aca:	4b41      	ldr	r3, [pc, #260]	; (8020bd0 <PDI_Isr+0x138>)
 8020acc:	2200      	movs	r2, #0
 8020ace:	801a      	strh	r2, [r3, #0]
            }
            if(sSyncManOutPar.u16SmEventMissedCounter > 0)
 8020ad0:	4b40      	ldr	r3, [pc, #256]	; (8020bd4 <PDI_Isr+0x13c>)
 8020ad2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8020ad4:	2b00      	cmp	r3, #0
 8020ad6:	d005      	beq.n	8020ae4 <PDI_Isr+0x4c>
                sSyncManOutPar.u16SmEventMissedCounter--;
 8020ad8:	4b3e      	ldr	r3, [pc, #248]	; (8020bd4 <PDI_Isr+0x13c>)
 8020ada:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8020adc:	3b01      	subs	r3, #1
 8020ade:	b29a      	uxth	r2, r3
 8020ae0:	4b3c      	ldr	r3, [pc, #240]	; (8020bd4 <PDI_Isr+0x13c>)
 8020ae2:	851a      	strh	r2, [r3, #40]	; 0x28


/*ECATCHANGE_START(V5.11) ECAT6*/
            //calculate the bus cycle time if required
            HandleBusCycleCalculation();
 8020ae4:	f7ff ff6c 	bl	80209c0 <HandleBusCycleCalculation>
/*ECATCHANGE_END(V5.11) ECAT6*/

        /* Outputs were updated, set flag for watchdog monitoring */
        bEcatFirstOutputsReceived = TRUE;
 8020ae8:	4b3b      	ldr	r3, [pc, #236]	; (8020bd8 <PDI_Isr+0x140>)
 8020aea:	2201      	movs	r2, #1
 8020aec:	701a      	strb	r2, [r3, #0]


        /*
            handle output process data event
        */
        if ( bEcatOutputUpdateRunning )
 8020aee:	4b3b      	ldr	r3, [pc, #236]	; (8020bdc <PDI_Isr+0x144>)
 8020af0:	781b      	ldrb	r3, [r3, #0]
 8020af2:	2b00      	cmp	r3, #0
 8020af4:	d002      	beq.n	8020afc <PDI_Isr+0x64>
        {
            /* slave is in OP, update the outputs */
            PDO_OutputMapping();
 8020af6:	f7ff ff15 	bl	8020924 <PDO_OutputMapping>
 8020afa:	e016      	b.n	8020b2a <PDI_Isr+0x92>
        }
        else
        {
            /* Just acknowledge the process data event in the INIT,PreOP and SafeOP state */
            HW_EscReadByteIsr(u8dummy,nEscAddrOutputData);
 8020afc:	4b38      	ldr	r3, [pc, #224]	; (8020be0 <PDI_Isr+0x148>)
 8020afe:	881b      	ldrh	r3, [r3, #0]
 8020b00:	f103 43a8 	add.w	r3, r3, #1409286144	; 0x54000000
 8020b04:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8020b08:	781b      	ldrb	r3, [r3, #0]
 8020b0a:	b2da      	uxtb	r2, r3
 8020b0c:	4b35      	ldr	r3, [pc, #212]	; (8020be4 <PDI_Isr+0x14c>)
 8020b0e:	701a      	strb	r2, [r3, #0]
            HW_EscReadByteIsr(u8dummy,(nEscAddrOutputData+nPdOutputSize-1));
 8020b10:	4b33      	ldr	r3, [pc, #204]	; (8020be0 <PDI_Isr+0x148>)
 8020b12:	881b      	ldrh	r3, [r3, #0]
 8020b14:	461a      	mov	r2, r3
 8020b16:	4b34      	ldr	r3, [pc, #208]	; (8020be8 <PDI_Isr+0x150>)
 8020b18:	881b      	ldrh	r3, [r3, #0]
 8020b1a:	4413      	add	r3, r2
 8020b1c:	461a      	mov	r2, r3
 8020b1e:	4b33      	ldr	r3, [pc, #204]	; (8020bec <PDI_Isr+0x154>)
 8020b20:	4413      	add	r3, r2
 8020b22:	781b      	ldrb	r3, [r3, #0]
 8020b24:	b2da      	uxtb	r2, r3
 8020b26:	4b2f      	ldr	r3, [pc, #188]	; (8020be4 <PDI_Isr+0x14c>)
 8020b28:	701a      	strb	r2, [r3, #0]
        }
        }

/*ECATCHANGE_START(V5.11) ECAT4*/
        if (( ALEvent & PROCESS_INPUT_EVENT ) && (nPdOutputSize == 0))
 8020b2a:	88fb      	ldrh	r3, [r7, #6]
 8020b2c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8020b30:	2b00      	cmp	r3, #0
 8020b32:	d005      	beq.n	8020b40 <PDI_Isr+0xa8>
 8020b34:	4b2c      	ldr	r3, [pc, #176]	; (8020be8 <PDI_Isr+0x150>)
 8020b36:	881b      	ldrh	r3, [r3, #0]
 8020b38:	2b00      	cmp	r3, #0
 8020b3a:	d101      	bne.n	8020b40 <PDI_Isr+0xa8>
        {
            //calculate the bus cycle time if required
            HandleBusCycleCalculation();
 8020b3c:	f7ff ff40 	bl	80209c0 <HandleBusCycleCalculation>
/*ECATCHANGE_END(V5.11) ECAT4*/

        /*
            Call ECAT_Application() in SM Sync mode
        */
        if (sSyncManOutPar.u16SyncType == SYNCTYPE_SM_SYNCHRON)
 8020b40:	4b24      	ldr	r3, [pc, #144]	; (8020bd4 <PDI_Isr+0x13c>)
 8020b42:	885b      	ldrh	r3, [r3, #2]
 8020b44:	2b01      	cmp	r3, #1
 8020b46:	d101      	bne.n	8020b4c <PDI_Isr+0xb4>
        {
            /* The Application is synchronized to process data Sync Manager event*/
            ECAT_Application();
 8020b48:	f000 f9ba 	bl	8020ec0 <ECAT_Application>
        }

    if ( bEcatInputUpdateRunning 
 8020b4c:	4b28      	ldr	r3, [pc, #160]	; (8020bf0 <PDI_Isr+0x158>)
 8020b4e:	781b      	ldrb	r3, [r3, #0]
 8020b50:	2b00      	cmp	r3, #0
 8020b52:	d009      	beq.n	8020b68 <PDI_Isr+0xd0>
/*ECATCHANGE_START(V5.11) ESM7*/
       && ((sSyncManInPar.u16SyncType == SYNCTYPE_SM_SYNCHRON) || (sSyncManInPar.u16SyncType == SYNCTYPE_SM2_SYNCHRON))
 8020b54:	4b27      	ldr	r3, [pc, #156]	; (8020bf4 <PDI_Isr+0x15c>)
 8020b56:	885b      	ldrh	r3, [r3, #2]
 8020b58:	2b01      	cmp	r3, #1
 8020b5a:	d003      	beq.n	8020b64 <PDI_Isr+0xcc>
 8020b5c:	4b25      	ldr	r3, [pc, #148]	; (8020bf4 <PDI_Isr+0x15c>)
 8020b5e:	885b      	ldrh	r3, [r3, #2]
 8020b60:	2b22      	cmp	r3, #34	; 0x22
 8020b62:	d101      	bne.n	8020b68 <PDI_Isr+0xd0>
/*ECATCHANGE_END(V5.11) ESM7*/
        )
    {
        /* EtherCAT slave is at least in SAFE-OPERATIONAL, update inputs */
        PDO_InputMapping();
 8020b64:	f7ff fec8 	bl	80208f8 <PDO_InputMapping>

    /*
      Check if cycle exceed
    */
    /*if next SM event was triggered during runtime increment cycle exceed counter*/
    ALEvent = HW_GetALEventRegister_Isr();
 8020b68:	f7ff fe90 	bl	802088c <HW_GetALEventRegister_Isr>
 8020b6c:	4603      	mov	r3, r0
 8020b6e:	80fb      	strh	r3, [r7, #6]
    ALEvent = SWAPWORD(ALEvent);

    if ( ALEvent & PROCESS_OUTPUT_EVENT )
 8020b70:	88fb      	ldrh	r3, [r7, #6]
 8020b72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8020b76:	2b00      	cmp	r3, #0
 8020b78:	d020      	beq.n	8020bbc <PDI_Isr+0x124>
    {
        sSyncManOutPar.u16CycleExceededCounter++;
 8020b7a:	4b16      	ldr	r3, [pc, #88]	; (8020bd4 <PDI_Isr+0x13c>)
 8020b7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8020b7e:	3301      	adds	r3, #1
 8020b80:	b29a      	uxth	r2, r3
 8020b82:	4b14      	ldr	r3, [pc, #80]	; (8020bd4 <PDI_Isr+0x13c>)
 8020b84:	855a      	strh	r2, [r3, #42]	; 0x2a
        sSyncManInPar.u16CycleExceededCounter = sSyncManOutPar.u16CycleExceededCounter;
 8020b86:	4b13      	ldr	r3, [pc, #76]	; (8020bd4 <PDI_Isr+0x13c>)
 8020b88:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8020b8a:	4b1a      	ldr	r3, [pc, #104]	; (8020bf4 <PDI_Isr+0x15c>)
 8020b8c:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Acknowledge the process data event*/
            HW_EscReadByteIsr(u8dummy,nEscAddrOutputData);
 8020b8e:	4b14      	ldr	r3, [pc, #80]	; (8020be0 <PDI_Isr+0x148>)
 8020b90:	881b      	ldrh	r3, [r3, #0]
 8020b92:	f103 43a8 	add.w	r3, r3, #1409286144	; 0x54000000
 8020b96:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8020b9a:	781b      	ldrb	r3, [r3, #0]
 8020b9c:	b2da      	uxtb	r2, r3
 8020b9e:	4b11      	ldr	r3, [pc, #68]	; (8020be4 <PDI_Isr+0x14c>)
 8020ba0:	701a      	strb	r2, [r3, #0]
            HW_EscReadByteIsr(u8dummy,(nEscAddrOutputData+nPdOutputSize-1));
 8020ba2:	4b0f      	ldr	r3, [pc, #60]	; (8020be0 <PDI_Isr+0x148>)
 8020ba4:	881b      	ldrh	r3, [r3, #0]
 8020ba6:	461a      	mov	r2, r3
 8020ba8:	4b0f      	ldr	r3, [pc, #60]	; (8020be8 <PDI_Isr+0x150>)
 8020baa:	881b      	ldrh	r3, [r3, #0]
 8020bac:	4413      	add	r3, r2
 8020bae:	461a      	mov	r2, r3
 8020bb0:	4b0e      	ldr	r3, [pc, #56]	; (8020bec <PDI_Isr+0x154>)
 8020bb2:	4413      	add	r3, r2
 8020bb4:	781b      	ldrb	r3, [r3, #0]
 8020bb6:	b2da      	uxtb	r2, r3
 8020bb8:	4b0a      	ldr	r3, [pc, #40]	; (8020be4 <PDI_Isr+0x14c>)
 8020bba:	701a      	strb	r2, [r3, #0]
    }
    } //if(bEscIntEnabled)
    //XMC_GPIO_SetOutputLow(P2_4);
}
 8020bbc:	3708      	adds	r7, #8
 8020bbe:	46bd      	mov	sp, r7
 8020bc0:	bd80      	pop	{r7, pc}
 8020bc2:	bf00      	nop
 8020bc4:	1fff25b5 	.word	0x1fff25b5
 8020bc8:	1fff2594 	.word	0x1fff2594
 8020bcc:	1fff25ae 	.word	0x1fff25ae
 8020bd0:	1fff25b8 	.word	0x1fff25b8
 8020bd4:	1fff2898 	.word	0x1fff2898
 8020bd8:	1fff25aa 	.word	0x1fff25aa
 8020bdc:	1fff25af 	.word	0x1fff25af
 8020be0:	1fff2586 	.word	0x1fff2586
 8020be4:	1fff2590 	.word	0x1fff2590
 8020be8:	1fff257a 	.word	0x1fff257a
 8020bec:	5400ffff 	.word	0x5400ffff
 8020bf0:	1fff25b4 	.word	0x1fff25b4
 8020bf4:	1fff2854 	.word	0x1fff2854

08020bf8 <Sync0_Isr>:

void Sync0_Isr(void)
{
 8020bf8:	b580      	push	{r7, lr}
 8020bfa:	b082      	sub	sp, #8
 8020bfc:	af00      	add	r7, sp, #0
     Sync0WdCounter = 0;
 8020bfe:	4b47      	ldr	r3, [pc, #284]	; (8020d1c <Sync0_Isr+0x124>)
 8020c00:	2200      	movs	r2, #0
 8020c02:	801a      	strh	r2, [r3, #0]

    if(bDcSyncActive)
 8020c04:	4b46      	ldr	r3, [pc, #280]	; (8020d20 <Sync0_Isr+0x128>)
 8020c06:	781b      	ldrb	r3, [r3, #0]
 8020c08:	2b00      	cmp	r3, #0
 8020c0a:	f000 8083 	beq.w	8020d14 <Sync0_Isr+0x11c>
    {

        if ( bEcatInputUpdateRunning )
 8020c0e:	4b45      	ldr	r3, [pc, #276]	; (8020d24 <Sync0_Isr+0x12c>)
 8020c10:	781b      	ldrb	r3, [r3, #0]
 8020c12:	2b00      	cmp	r3, #0
 8020c14:	d005      	beq.n	8020c22 <Sync0_Isr+0x2a>
        {
            LatchInputSync0Counter++;
 8020c16:	4b44      	ldr	r3, [pc, #272]	; (8020d28 <Sync0_Isr+0x130>)
 8020c18:	881b      	ldrh	r3, [r3, #0]
 8020c1a:	3301      	adds	r3, #1
 8020c1c:	b29a      	uxth	r2, r3
 8020c1e:	4b42      	ldr	r3, [pc, #264]	; (8020d28 <Sync0_Isr+0x130>)
 8020c20:	801a      	strh	r2, [r3, #0]
        }

/*ECATCHANGE_START(V5.11) ECAT4*/
        if(u16SmSync0Value > 0)
 8020c22:	4b42      	ldr	r3, [pc, #264]	; (8020d2c <Sync0_Isr+0x134>)
 8020c24:	881b      	ldrh	r3, [r3, #0]
 8020c26:	2b00      	cmp	r3, #0
 8020c28:	d04e      	beq.n	8020cc8 <Sync0_Isr+0xd0>
        {
           /* Check if Sm-Sync sequence is invalid */
           if (u16SmSync0Counter > u16SmSync0Value)
 8020c2a:	4b41      	ldr	r3, [pc, #260]	; (8020d30 <Sync0_Isr+0x138>)
 8020c2c:	881a      	ldrh	r2, [r3, #0]
 8020c2e:	4b3f      	ldr	r3, [pc, #252]	; (8020d2c <Sync0_Isr+0x134>)
 8020c30:	881b      	ldrh	r3, [r3, #0]
 8020c32:	429a      	cmp	r2, r3
 8020c34:	d923      	bls.n	8020c7e <Sync0_Isr+0x86>
           {
              /*ECATCHANGE_START(V5.11) COE3*/
              if ((nPdOutputSize > 0) && (sSyncManOutPar.u16SmEventMissedCounter <= sErrorSettings.u16SyncErrorCounterLimit))
 8020c36:	4b3f      	ldr	r3, [pc, #252]	; (8020d34 <Sync0_Isr+0x13c>)
 8020c38:	881b      	ldrh	r3, [r3, #0]
 8020c3a:	2b00      	cmp	r3, #0
 8020c3c:	d00b      	beq.n	8020c56 <Sync0_Isr+0x5e>
 8020c3e:	4b3e      	ldr	r3, [pc, #248]	; (8020d38 <Sync0_Isr+0x140>)
 8020c40:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8020c42:	4b3e      	ldr	r3, [pc, #248]	; (8020d3c <Sync0_Isr+0x144>)
 8020c44:	891b      	ldrh	r3, [r3, #8]
 8020c46:	429a      	cmp	r2, r3
 8020c48:	d805      	bhi.n	8020c56 <Sync0_Isr+0x5e>
              {
                 /*ECATCHANGE_END(V5.11) COE3*/
                 sSyncManOutPar.u16SmEventMissedCounter = sSyncManOutPar.u16SmEventMissedCounter + 3;
 8020c4a:	4b3b      	ldr	r3, [pc, #236]	; (8020d38 <Sync0_Isr+0x140>)
 8020c4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8020c4e:	3303      	adds	r3, #3
 8020c50:	b29a      	uxth	r2, r3
 8020c52:	4b39      	ldr	r3, [pc, #228]	; (8020d38 <Sync0_Isr+0x140>)
 8020c54:	851a      	strh	r2, [r3, #40]	; 0x28
              }

/*ECATCHANGE_START(V5.11) COE3*/
           if ((nPdInputSize > 0) && (nPdOutputSize == 0) && (sSyncManInPar.u16SmEventMissedCounter <= sErrorSettings.u16SyncErrorCounterLimit))
 8020c56:	4b3a      	ldr	r3, [pc, #232]	; (8020d40 <Sync0_Isr+0x148>)
 8020c58:	881b      	ldrh	r3, [r3, #0]
 8020c5a:	2b00      	cmp	r3, #0
 8020c5c:	d00f      	beq.n	8020c7e <Sync0_Isr+0x86>
 8020c5e:	4b35      	ldr	r3, [pc, #212]	; (8020d34 <Sync0_Isr+0x13c>)
 8020c60:	881b      	ldrh	r3, [r3, #0]
 8020c62:	2b00      	cmp	r3, #0
 8020c64:	d10b      	bne.n	8020c7e <Sync0_Isr+0x86>
 8020c66:	4b37      	ldr	r3, [pc, #220]	; (8020d44 <Sync0_Isr+0x14c>)
 8020c68:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8020c6a:	4b34      	ldr	r3, [pc, #208]	; (8020d3c <Sync0_Isr+0x144>)
 8020c6c:	891b      	ldrh	r3, [r3, #8]
 8020c6e:	429a      	cmp	r2, r3
 8020c70:	d805      	bhi.n	8020c7e <Sync0_Isr+0x86>
           {
/*ECATCHANGE_END(V5.11) COE3*/
               sSyncManInPar.u16SmEventMissedCounter = sSyncManInPar.u16SmEventMissedCounter + 3;
 8020c72:	4b34      	ldr	r3, [pc, #208]	; (8020d44 <Sync0_Isr+0x14c>)
 8020c74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8020c76:	3303      	adds	r3, #3
 8020c78:	b29a      	uxth	r2, r3
 8020c7a:	4b32      	ldr	r3, [pc, #200]	; (8020d44 <Sync0_Isr+0x14c>)
 8020c7c:	851a      	strh	r2, [r3, #40]	; 0x28
           }

           } // if (u16SmSync0Counter > u16SmSync0Value)

           
           if ((nPdOutputSize == 0) && (nPdInputSize > 0))
 8020c7e:	4b2d      	ldr	r3, [pc, #180]	; (8020d34 <Sync0_Isr+0x13c>)
 8020c80:	881b      	ldrh	r3, [r3, #0]
 8020c82:	2b00      	cmp	r3, #0
 8020c84:	d11a      	bne.n	8020cbc <Sync0_Isr+0xc4>
 8020c86:	4b2e      	ldr	r3, [pc, #184]	; (8020d40 <Sync0_Isr+0x148>)
 8020c88:	881b      	ldrh	r3, [r3, #0]
 8020c8a:	2b00      	cmp	r3, #0
 8020c8c:	d016      	beq.n	8020cbc <Sync0_Isr+0xc4>
           {
              /* Input only with DC, check if the last input data was read*/
              UINT16  ALEvent = HW_GetALEventRegister_Isr();
 8020c8e:	f7ff fdfd 	bl	802088c <HW_GetALEventRegister_Isr>
 8020c92:	4603      	mov	r3, r0
 8020c94:	80fb      	strh	r3, [r7, #6]
              ALEvent = SWAPWORD(ALEvent);

              if ((ALEvent & PROCESS_INPUT_EVENT) == 0)
 8020c96:	88fb      	ldrh	r3, [r7, #6]
 8020c98:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8020c9c:	2b00      	cmp	r3, #0
 8020c9e:	d106      	bne.n	8020cae <Sync0_Isr+0xb6>
              {
                 /* no input data was read by the master, increment the sm missed counter*/
                 u16SmSync0Counter++;
 8020ca0:	4b23      	ldr	r3, [pc, #140]	; (8020d30 <Sync0_Isr+0x138>)
 8020ca2:	881b      	ldrh	r3, [r3, #0]
 8020ca4:	3301      	adds	r3, #1
 8020ca6:	b29a      	uxth	r2, r3
 8020ca8:	4b21      	ldr	r3, [pc, #132]	; (8020d30 <Sync0_Isr+0x138>)
 8020caa:	801a      	strh	r2, [r3, #0]

           } // if (u16SmSync0Counter > u16SmSync0Value)

           
           if ((nPdOutputSize == 0) && (nPdInputSize > 0))
           {
 8020cac:	e00c      	b.n	8020cc8 <Sync0_Isr+0xd0>
                 u16SmSync0Counter++;
              }
              else
              {
                 /* Reset SM/Sync0 counter*/
                 u16SmSync0Counter = 0;
 8020cae:	4b20      	ldr	r3, [pc, #128]	; (8020d30 <Sync0_Isr+0x138>)
 8020cb0:	2200      	movs	r2, #0
 8020cb2:	801a      	strh	r2, [r3, #0]

                 sSyncManInPar.u16SmEventMissedCounter = 0;
 8020cb4:	4b23      	ldr	r3, [pc, #140]	; (8020d44 <Sync0_Isr+0x14c>)
 8020cb6:	2200      	movs	r2, #0
 8020cb8:	851a      	strh	r2, [r3, #40]	; 0x28

           } // if (u16SmSync0Counter > u16SmSync0Value)

           
           if ((nPdOutputSize == 0) && (nPdInputSize > 0))
           {
 8020cba:	e005      	b.n	8020cc8 <Sync0_Isr+0xd0>

              }
           }
           else
           {
              u16SmSync0Counter++;
 8020cbc:	4b1c      	ldr	r3, [pc, #112]	; (8020d30 <Sync0_Isr+0x138>)
 8020cbe:	881b      	ldrh	r3, [r3, #0]
 8020cc0:	3301      	adds	r3, #1
 8020cc2:	b29a      	uxth	r2, r3
 8020cc4:	4b1a      	ldr	r3, [pc, #104]	; (8020d30 <Sync0_Isr+0x138>)
 8020cc6:	801a      	strh	r2, [r3, #0]
           }
        }//SM -Sync monitoring enabled
/*ECATCHANGE_END(V5.11) ECAT4*/


        if(!bEscIntEnabled && bEcatOutputUpdateRunning)
 8020cc8:	4b1f      	ldr	r3, [pc, #124]	; (8020d48 <Sync0_Isr+0x150>)
 8020cca:	781b      	ldrb	r3, [r3, #0]
 8020ccc:	f083 0301 	eor.w	r3, r3, #1
 8020cd0:	b2db      	uxtb	r3, r3
 8020cd2:	2b00      	cmp	r3, #0
 8020cd4:	d005      	beq.n	8020ce2 <Sync0_Isr+0xea>
 8020cd6:	4b1d      	ldr	r3, [pc, #116]	; (8020d4c <Sync0_Isr+0x154>)
 8020cd8:	781b      	ldrb	r3, [r3, #0]
 8020cda:	2b00      	cmp	r3, #0
 8020cdc:	d001      	beq.n	8020ce2 <Sync0_Isr+0xea>
        {
            /* Output mapping was not done by the PDI ISR */
            PDO_OutputMapping();
 8020cde:	f7ff fe21 	bl	8020924 <PDO_OutputMapping>
        }

        /* Application is synchronized to SYNC0 event*/
        ECAT_Application();
 8020ce2:	f000 f8ed 	bl	8020ec0 <ECAT_Application>

        if ( bEcatInputUpdateRunning 
 8020ce6:	4b0f      	ldr	r3, [pc, #60]	; (8020d24 <Sync0_Isr+0x12c>)
 8020ce8:	781b      	ldrb	r3, [r3, #0]
 8020cea:	2b00      	cmp	r3, #0
 8020cec:	d012      	beq.n	8020d14 <Sync0_Isr+0x11c>
           && (LatchInputSync0Value > 0) && (LatchInputSync0Value == LatchInputSync0Counter) ) /* Inputs shall be latched on a specific Sync0 event */
 8020cee:	4b18      	ldr	r3, [pc, #96]	; (8020d50 <Sync0_Isr+0x158>)
 8020cf0:	881b      	ldrh	r3, [r3, #0]
 8020cf2:	2b00      	cmp	r3, #0
 8020cf4:	d00e      	beq.n	8020d14 <Sync0_Isr+0x11c>
 8020cf6:	4b16      	ldr	r3, [pc, #88]	; (8020d50 <Sync0_Isr+0x158>)
 8020cf8:	881a      	ldrh	r2, [r3, #0]
 8020cfa:	4b0b      	ldr	r3, [pc, #44]	; (8020d28 <Sync0_Isr+0x130>)
 8020cfc:	881b      	ldrh	r3, [r3, #0]
 8020cfe:	429a      	cmp	r2, r3
 8020d00:	d108      	bne.n	8020d14 <Sync0_Isr+0x11c>
        {
            /* EtherCAT slave is at least in SAFE-OPERATIONAL, update inputs */
            PDO_InputMapping();
 8020d02:	f7ff fdf9 	bl	80208f8 <PDO_InputMapping>

            if(LatchInputSync0Value == 1)
 8020d06:	4b12      	ldr	r3, [pc, #72]	; (8020d50 <Sync0_Isr+0x158>)
 8020d08:	881b      	ldrh	r3, [r3, #0]
 8020d0a:	2b01      	cmp	r3, #1
 8020d0c:	d102      	bne.n	8020d14 <Sync0_Isr+0x11c>
            {
                /* if inputs are latched on every Sync0 event (otherwise the counter is reset on the next Sync1 event) */
                LatchInputSync0Counter = 0;
 8020d0e:	4b06      	ldr	r3, [pc, #24]	; (8020d28 <Sync0_Isr+0x130>)
 8020d10:	2200      	movs	r2, #0
 8020d12:	801a      	strh	r2, [r3, #0]
            }
        }

    }
}
 8020d14:	3708      	adds	r7, #8
 8020d16:	46bd      	mov	sp, r7
 8020d18:	bd80      	pop	{r7, pc}
 8020d1a:	bf00      	nop
 8020d1c:	1fff257e 	.word	0x1fff257e
 8020d20:	1fff25ae 	.word	0x1fff25ae
 8020d24:	1fff25b4 	.word	0x1fff25b4
 8020d28:	1fff2582 	.word	0x1fff2582
 8020d2c:	1fff25a6 	.word	0x1fff25a6
 8020d30:	1fff25b8 	.word	0x1fff25b8
 8020d34:	1fff257a 	.word	0x1fff257a
 8020d38:	1fff2898 	.word	0x1fff2898
 8020d3c:	1fff138c 	.word	0x1fff138c
 8020d40:	1fff25a4 	.word	0x1fff25a4
 8020d44:	1fff2854 	.word	0x1fff2854
 8020d48:	1fff25b5 	.word	0x1fff25b5
 8020d4c:	1fff25af 	.word	0x1fff25af
 8020d50:	1fff25a0 	.word	0x1fff25a0

08020d54 <Sync1_Isr>:

void Sync1_Isr(void)
{
 8020d54:	b580      	push	{r7, lr}
 8020d56:	af00      	add	r7, sp, #0
    Sync1WdCounter = 0;
 8020d58:	4b0a      	ldr	r3, [pc, #40]	; (8020d84 <Sync1_Isr+0x30>)
 8020d5a:	2200      	movs	r2, #0
 8020d5c:	801a      	strh	r2, [r3, #0]

        if ( bEcatInputUpdateRunning 
 8020d5e:	4b0a      	ldr	r3, [pc, #40]	; (8020d88 <Sync1_Isr+0x34>)
 8020d60:	781b      	ldrb	r3, [r3, #0]
 8020d62:	2b00      	cmp	r3, #0
 8020d64:	d009      	beq.n	8020d7a <Sync1_Isr+0x26>
            && (sSyncManInPar.u16SyncType == SYNCTYPE_DCSYNC1)
 8020d66:	4b09      	ldr	r3, [pc, #36]	; (8020d8c <Sync1_Isr+0x38>)
 8020d68:	885b      	ldrh	r3, [r3, #2]
 8020d6a:	2b03      	cmp	r3, #3
 8020d6c:	d105      	bne.n	8020d7a <Sync1_Isr+0x26>
            && (LatchInputSync0Value == 0)) /* Inputs are latched on Sync1 (LatchInputSync0Value == 0), if LatchInputSync0Value > 0 inputs are latched with Sync0 */
 8020d6e:	4b08      	ldr	r3, [pc, #32]	; (8020d90 <Sync1_Isr+0x3c>)
 8020d70:	881b      	ldrh	r3, [r3, #0]
 8020d72:	2b00      	cmp	r3, #0
 8020d74:	d101      	bne.n	8020d7a <Sync1_Isr+0x26>
        {
            /* EtherCAT slave is at least in SAFE-OPERATIONAL, update inputs */
            PDO_InputMapping();
 8020d76:	f7ff fdbf 	bl	80208f8 <PDO_InputMapping>
        }

        /* Reset Sync0 latch counter (to start next Sync0 latch cycle) */
        LatchInputSync0Counter = 0;
 8020d7a:	4b06      	ldr	r3, [pc, #24]	; (8020d94 <Sync1_Isr+0x40>)
 8020d7c:	2200      	movs	r2, #0
 8020d7e:	801a      	strh	r2, [r3, #0]
}
 8020d80:	bd80      	pop	{r7, pc}
 8020d82:	bf00      	nop
 8020d84:	1fff25b0 	.word	0x1fff25b0
 8020d88:	1fff25b4 	.word	0x1fff25b4
 8020d8c:	1fff2854 	.word	0x1fff2854
 8020d90:	1fff25a0 	.word	0x1fff25a0
 8020d94:	1fff2582 	.word	0x1fff2582

08020d98 <MainInit>:
 \brief    This function initialize the EtherCAT Sample Code

*////////////////////////////////////////////////////////////////////////////////////////

UINT16 MainInit(void)
{
 8020d98:	b580      	push	{r7, lr}
 8020d9a:	b082      	sub	sp, #8
 8020d9c:	af00      	add	r7, sp, #0
    UINT16 Error = 0;
 8020d9e:	2300      	movs	r3, #0
 8020da0:	80fb      	strh	r3, [r7, #6]
/*Hardware init function need to be called from the application layer*/

/*ECATCHANGE_START(V5.11) EEPROM1*/
#ifdef SET_EEPROM_PTR
    SET_EEPROM_PTR
 8020da2:	4b0c      	ldr	r3, [pc, #48]	; (8020dd4 <MainInit+0x3c>)
 8020da4:	4a0c      	ldr	r2, [pc, #48]	; (8020dd8 <MainInit+0x40>)
 8020da6:	601a      	str	r2, [r3, #0]
#endif
/*ECATCHANGE_END(V5.11) EEPROM1*/

    /* initialize the EtherCAT Slave Interface */
    ECAT_Init();
 8020da8:	f001 ff4a 	bl	8022c40 <ECAT_Init>
    /* initialize the objects */
    COE_ObjInit();
 8020dac:	f7ff fac8 	bl	8020340 <COE_ObjInit>


    /*Timer initialization*/
    u16BusCycleCntMs = 0;
 8020db0:	4b0a      	ldr	r3, [pc, #40]	; (8020ddc <MainInit+0x44>)
 8020db2:	2200      	movs	r2, #0
 8020db4:	801a      	strh	r2, [r3, #0]
    StartTimerCnt = 0;
 8020db6:	4b0a      	ldr	r3, [pc, #40]	; (8020de0 <MainInit+0x48>)
 8020db8:	2200      	movs	r2, #0
 8020dba:	601a      	str	r2, [r3, #0]
    bCycleTimeMeasurementStarted = FALSE;
 8020dbc:	4b09      	ldr	r3, [pc, #36]	; (8020de4 <MainInit+0x4c>)
 8020dbe:	2200      	movs	r2, #0
 8020dc0:	701a      	strb	r2, [r3, #0]

    /*indicate that the slave stack initialization finished*/
    bInitFinished = TRUE;
 8020dc2:	4b09      	ldr	r3, [pc, #36]	; (8020de8 <MainInit+0x50>)
 8020dc4:	2201      	movs	r2, #1
 8020dc6:	701a      	strb	r2, [r3, #0]

/*Application Init need to be called from the application layer*/
     return Error;
 8020dc8:	88fb      	ldrh	r3, [r7, #6]
}
 8020dca:	4618      	mov	r0, r3
 8020dcc:	3708      	adds	r7, #8
 8020dce:	46bd      	mov	sp, r7
 8020dd0:	bd80      	pop	{r7, pc}
 8020dd2:	bf00      	nop
 8020dd4:	1fff2560 	.word	0x1fff2560
 8020dd8:	1fff0b8c 	.word	0x1fff0b8c
 8020ddc:	1fff256c 	.word	0x1fff256c
 8020de0:	1fff24c0 	.word	0x1fff24c0
 8020de4:	1fff24c4 	.word	0x1fff24c4
 8020de8:	1fff14a4 	.word	0x1fff14a4

08020dec <MainLoop>:
 \brief    This function shall be called cyclically from main

*////////////////////////////////////////////////////////////////////////////////////////

void MainLoop(void)
{
 8020dec:	b580      	push	{r7, lr}
 8020dee:	b082      	sub	sp, #8
 8020df0:	af00      	add	r7, sp, #0
    /*return if initialization not finished */
    if(bInitFinished == FALSE)
 8020df2:	4b2c      	ldr	r3, [pc, #176]	; (8020ea4 <MainLoop+0xb8>)
 8020df4:	781b      	ldrb	r3, [r3, #0]
 8020df6:	f083 0301 	eor.w	r3, r3, #1
 8020dfa:	b2db      	uxtb	r3, r3
 8020dfc:	2b00      	cmp	r3, #0
 8020dfe:	d000      	beq.n	8020e02 <MainLoop+0x16>
        return;
 8020e00:	e04c      	b.n	8020e9c <MainLoop+0xb0>

        /* FreeRun-Mode:  bEscIntEnabled = FALSE, bDcSyncActive = FALSE
           Synchron-Mode: bEscIntEnabled = TRUE, bDcSyncActive = FALSE
           DC-Mode:       bEscIntEnabled = TRUE, bDcSyncActive = TRUE */
        if (
            (!bEscIntEnabled || !bEcatFirstOutputsReceived)     /* SM-Synchronous, but not SM-event received */
 8020e02:	4b29      	ldr	r3, [pc, #164]	; (8020ea8 <MainLoop+0xbc>)
 8020e04:	781b      	ldrb	r3, [r3, #0]
 8020e06:	f083 0301 	eor.w	r3, r3, #1
 8020e0a:	b2db      	uxtb	r3, r3


        /* FreeRun-Mode:  bEscIntEnabled = FALSE, bDcSyncActive = FALSE
           Synchron-Mode: bEscIntEnabled = TRUE, bDcSyncActive = FALSE
           DC-Mode:       bEscIntEnabled = TRUE, bDcSyncActive = TRUE */
        if (
 8020e0c:	2b00      	cmp	r3, #0
 8020e0e:	d106      	bne.n	8020e1e <MainLoop+0x32>
            (!bEscIntEnabled || !bEcatFirstOutputsReceived)     /* SM-Synchronous, but not SM-event received */
 8020e10:	4b26      	ldr	r3, [pc, #152]	; (8020eac <MainLoop+0xc0>)
 8020e12:	781b      	ldrb	r3, [r3, #0]
 8020e14:	f083 0301 	eor.w	r3, r3, #1
 8020e18:	b2db      	uxtb	r3, r3
 8020e1a:	2b00      	cmp	r3, #0
 8020e1c:	d038      	beq.n	8020e90 <MainLoop+0xa4>
          && !bDcSyncActive                                               /* DC-Synchronous */
 8020e1e:	4b24      	ldr	r3, [pc, #144]	; (8020eb0 <MainLoop+0xc4>)
 8020e20:	781b      	ldrb	r3, [r3, #0]
 8020e22:	f083 0301 	eor.w	r3, r3, #1
 8020e26:	b2db      	uxtb	r3, r3
 8020e28:	2b00      	cmp	r3, #0
 8020e2a:	d031      	beq.n	8020e90 <MainLoop+0xa4>
               from the ESC interrupt routine (in mcihw.c or spihw.c),
               in ECAT Synchron Mode it should be additionally checked, if the SM-event is received
               at least once (bEcatFirstOutputsReceived = 1), otherwise no interrupt is generated
               and the function ECAT_Application has to be called here (with interrupts disabled,
               because the SM-event could be generated while executing ECAT_Application) */
            if ( !bEscIntEnabled )
 8020e2c:	4b1e      	ldr	r3, [pc, #120]	; (8020ea8 <MainLoop+0xbc>)
 8020e2e:	781b      	ldrb	r3, [r3, #0]
 8020e30:	f083 0301 	eor.w	r3, r3, #1
 8020e34:	b2db      	uxtb	r3, r3
 8020e36:	2b00      	cmp	r3, #0
 8020e38:	d01e      	beq.n	8020e78 <MainLoop+0x8c>
            {
                /* application is running in ECAT FreeRun Mode,
                   first we have to check, if outputs were received */
                UINT16 ALEvent = HW_GetALEventRegister();
 8020e3a:	f7ff fd1f 	bl	802087c <HW_GetALEventRegister>
 8020e3e:	4603      	mov	r3, r0
 8020e40:	80fb      	strh	r3, [r7, #6]
                ALEvent = SWAPWORD(ALEvent);

                if ( ALEvent & PROCESS_OUTPUT_EVENT )
 8020e42:	88fb      	ldrh	r3, [r7, #6]
 8020e44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8020e48:	2b00      	cmp	r3, #0
 8020e4a:	d009      	beq.n	8020e60 <MainLoop+0x74>
                {
                    /* set the flag for the state machine behaviour */
                    bEcatFirstOutputsReceived = TRUE;
 8020e4c:	4b17      	ldr	r3, [pc, #92]	; (8020eac <MainLoop+0xc0>)
 8020e4e:	2201      	movs	r2, #1
 8020e50:	701a      	strb	r2, [r3, #0]
                    if ( bEcatOutputUpdateRunning )
 8020e52:	4b18      	ldr	r3, [pc, #96]	; (8020eb4 <MainLoop+0xc8>)
 8020e54:	781b      	ldrb	r3, [r3, #0]
 8020e56:	2b00      	cmp	r3, #0
 8020e58:	d00e      	beq.n	8020e78 <MainLoop+0x8c>
                    {
                        /* update the outputs */
                        PDO_OutputMapping();
 8020e5a:	f7ff fd63 	bl	8020924 <PDO_OutputMapping>
 8020e5e:	e00b      	b.n	8020e78 <MainLoop+0x8c>
                    }
                }
                else if ( nPdOutputSize == 0 )
 8020e60:	4b15      	ldr	r3, [pc, #84]	; (8020eb8 <MainLoop+0xcc>)
 8020e62:	881b      	ldrh	r3, [r3, #0]
 8020e64:	2b00      	cmp	r3, #0
 8020e66:	d107      	bne.n	8020e78 <MainLoop+0x8c>
                {
                    /* if no outputs are transmitted, the watchdog must be reset, when the inputs were read */
                    if ( ALEvent & PROCESS_INPUT_EVENT )
 8020e68:	88fb      	ldrh	r3, [r7, #6]
 8020e6a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8020e6e:	2b00      	cmp	r3, #0
 8020e70:	d002      	beq.n	8020e78 <MainLoop+0x8c>
                    {
                        /* Outputs were updated, set flag for watchdog monitoring */
                        bEcatFirstOutputsReceived = TRUE;
 8020e72:	4b0e      	ldr	r3, [pc, #56]	; (8020eac <MainLoop+0xc0>)
 8020e74:	2201      	movs	r2, #1
 8020e76:	701a      	strb	r2, [r3, #0]
                    }
                }
            }

            DISABLE_ESC_INT();
 8020e78:	f7ff fd16 	bl	80208a8 <DISABLE_ESC_INT>
            ECAT_Application();
 8020e7c:	f000 f820 	bl	8020ec0 <ECAT_Application>

            if ( bEcatInputUpdateRunning )
 8020e80:	4b0e      	ldr	r3, [pc, #56]	; (8020ebc <MainLoop+0xd0>)
 8020e82:	781b      	ldrb	r3, [r3, #0]
 8020e84:	2b00      	cmp	r3, #0
 8020e86:	d001      	beq.n	8020e8c <MainLoop+0xa0>
            {
                /* EtherCAT slave is at least in SAFE-OPERATIONAL, update inputs */
                PDO_InputMapping();
 8020e88:	f7ff fd36 	bl	80208f8 <PDO_InputMapping>
            }
            ENABLE_ESC_INT();
 8020e8c:	f7ff fd06 	bl	802089c <ENABLE_ESC_INT>
        }


        /* call EtherCAT functions */
        ECAT_Main();
 8020e90:	f001 ff7c 	bl	8022d8c <ECAT_Main>

        /* call lower prior application part */
       COE_Main();
 8020e94:	f7ff fbee 	bl	8020674 <COE_Main>
       CheckIfEcatError();
 8020e98:	f001 fe7e 	bl	8022b98 <CheckIfEcatError>

}
 8020e9c:	3708      	adds	r7, #8
 8020e9e:	46bd      	mov	sp, r7
 8020ea0:	bd80      	pop	{r7, pc}
 8020ea2:	bf00      	nop
 8020ea4:	1fff14a4 	.word	0x1fff14a4
 8020ea8:	1fff25b5 	.word	0x1fff25b5
 8020eac:	1fff25aa 	.word	0x1fff25aa
 8020eb0:	1fff25ae 	.word	0x1fff25ae
 8020eb4:	1fff25af 	.word	0x1fff25af
 8020eb8:	1fff257a 	.word	0x1fff257a
 8020ebc:	1fff25b4 	.word	0x1fff25b4

08020ec0 <ECAT_Application>:
/**
 \brief    ECAT_Application (prev. SSC versions "COE_Application")
 this function calculates and the physical process signals and triggers the input mapping
*////////////////////////////////////////////////////////////////////////////////////////
void ECAT_Application(void)
{
 8020ec0:	b580      	push	{r7, lr}
 8020ec2:	af00      	add	r7, sp, #0
    {
        APPL_Application();
 8020ec4:	f7ff fa24 	bl	8020310 <APPL_Application>
    }
/* PDO Input mapping is called from the specific trigger ISR */
}
 8020ec8:	bd80      	pop	{r7, pc}
 8020eca:	bf00      	nop

08020ecc <EEPROM_CommandHandler>:


void EEPROM_CommandHandler(void)
{
 8020ecc:	b580      	push	{r7, lr}
 8020ece:	b086      	sub	sp, #24
 8020ed0:	af00      	add	r7, sp, #0
   UINT16 Result = 0;
 8020ed2:	2300      	movs	r3, #0
 8020ed4:	82bb      	strh	r3, [r7, #20]
    UINT16 EEPROMReg = 0; //Regvalue 0x502 - 0x5003
 8020ed6:	2300      	movs	r3, #0
 8020ed8:	82fb      	strh	r3, [r7, #22]

    HW_EscReadWord(EEPROMReg,ESC_EEPROM_CONTROL_OFFSET);
 8020eda:	4b59      	ldr	r3, [pc, #356]	; (8021040 <EEPROM_CommandHandler+0x174>)
 8020edc:	881b      	ldrh	r3, [r3, #0]
 8020ede:	82fb      	strh	r3, [r7, #22]
    EEPROMReg = SWAPWORD(EEPROMReg);

    if (EEPROMReg & ESC_EEPROM_BUSY_MASK) 
 8020ee0:	8afb      	ldrh	r3, [r7, #22]
 8020ee2:	b21b      	sxth	r3, r3
 8020ee4:	2b00      	cmp	r3, #0
 8020ee6:	f280 80a7 	bge.w	8021038 <EEPROM_CommandHandler+0x16c>
    {
        UINT32 cmd = EEPROMReg  & ESC_EEPROM_CMD_MASK;
 8020eea:	8afb      	ldrh	r3, [r7, #22]
 8020eec:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8020ef0:	613b      	str	r3, [r7, #16]
        UINT32 addr;
        HW_EscReadDWord(addr,ESC_EEPROM_ADDRESS_OFFSET);
 8020ef2:	4b54      	ldr	r3, [pc, #336]	; (8021044 <EEPROM_CommandHandler+0x178>)
 8020ef4:	681b      	ldr	r3, [r3, #0]
 8020ef6:	60fb      	str	r3, [r7, #12]
        addr = SWAPDWORD(addr);

/* ECATCHANGE_START(V5.11) EEPROM3*/
        //Clear error bits
        EEPROMReg &= ~(ESC_EEPROM_ERROR_MASK);
 8020ef8:	8afb      	ldrh	r3, [r7, #22]
 8020efa:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
 8020efe:	82fb      	strh	r3, [r7, #22]
/* ECATCHANGE_END(V5.11) EEPROM3*/
        switch (cmd) {
 8020f00:	693b      	ldr	r3, [r7, #16]
 8020f02:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8020f06:	d00d      	beq.n	8020f24 <EEPROM_CommandHandler+0x58>
 8020f08:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8020f0c:	d803      	bhi.n	8020f16 <EEPROM_CommandHandler+0x4a>
 8020f0e:	2b00      	cmp	r3, #0
 8020f10:	f000 808c 	beq.w	802102c <EEPROM_CommandHandler+0x160>
 8020f14:	e085      	b.n	8021022 <EEPROM_CommandHandler+0x156>
 8020f16:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8020f1a:	d031      	beq.n	8020f80 <EEPROM_CommandHandler+0xb4>
 8020f1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8020f20:	d05c      	beq.n	8020fdc <EEPROM_CommandHandler+0x110>
 8020f22:	e07e      	b.n	8021022 <EEPROM_CommandHandler+0x156>
        case 0x00: //IDLE
            break;
        case ESC_EEPROM_CMD_READ_MASK:
        {
/* ECATCHANGE_START(V5.11) ECAT11*/
           if (pAPPL_EEPROM_Read != NULL)
 8020f24:	4b48      	ldr	r3, [pc, #288]	; (8021048 <EEPROM_CommandHandler+0x17c>)
 8020f26:	681b      	ldr	r3, [r3, #0]
 8020f28:	2b00      	cmp	r3, #0
 8020f2a:	d00d      	beq.n	8020f48 <EEPROM_CommandHandler+0x7c>
           {
              Result = pAPPL_EEPROM_Read(addr);
 8020f2c:	4b46      	ldr	r3, [pc, #280]	; (8021048 <EEPROM_CommandHandler+0x17c>)
 8020f2e:	681b      	ldr	r3, [r3, #0]
 8020f30:	68f8      	ldr	r0, [r7, #12]
 8020f32:	4798      	blx	r3
 8020f34:	4603      	mov	r3, r0
 8020f36:	82bb      	strh	r3, [r7, #20]
              if (Result > 0)
 8020f38:	8abb      	ldrh	r3, [r7, #20]
 8020f3a:	2b00      	cmp	r3, #0
 8020f3c:	d01f      	beq.n	8020f7e <EEPROM_CommandHandler+0xb2>
              {
                 //Set Error
                 EEPROMReg |= ESC_EEPROM_ERROR_CMD_ACK;
 8020f3e:	8afb      	ldrh	r3, [r7, #22]
 8020f40:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8020f44:	82fb      	strh	r3, [r7, #22]
                 //Set Error
                 EEPROMReg |= ESC_EEPROM_ERROR_CMD_ACK;
              }
           }
        }
        break;
 8020f46:	e072      	b.n	802102e <EEPROM_CommandHandler+0x162>
           }
           else
           {
/* ECATCHANGE_END(V5.11) ECAT11*/

              if (addr <= ESC_EEPROM_SIZE && (pEEPROM != NULL))
 8020f48:	68fb      	ldr	r3, [r7, #12]
 8020f4a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8020f4e:	d811      	bhi.n	8020f74 <EEPROM_CommandHandler+0xa8>
 8020f50:	4b3e      	ldr	r3, [pc, #248]	; (802104c <EEPROM_CommandHandler+0x180>)
 8020f52:	681b      	ldr	r3, [r3, #0]
 8020f54:	2b00      	cmp	r3, #0
 8020f56:	d00d      	beq.n	8020f74 <EEPROM_CommandHandler+0xa8>
              {
                 UINT16 *pData = (UINT16 *)pEEPROM;
 8020f58:	4b3c      	ldr	r3, [pc, #240]	; (802104c <EEPROM_CommandHandler+0x180>)
 8020f5a:	681b      	ldr	r3, [r3, #0]
 8020f5c:	60bb      	str	r3, [r7, #8]
                 HW_EscWrite((MEM_ADDR *)&pData[(addr)], ESC_EEPROM_DATA_OFFSET, EEPROM_READ_SIZE);
 8020f5e:	68fb      	ldr	r3, [r7, #12]
 8020f60:	005b      	lsls	r3, r3, #1
 8020f62:	68ba      	ldr	r2, [r7, #8]
 8020f64:	4413      	add	r3, r2
 8020f66:	4618      	mov	r0, r3
 8020f68:	f44f 61a1 	mov.w	r1, #1288	; 0x508
 8020f6c:	2208      	movs	r2, #8
 8020f6e:	f7ff fc5d 	bl	802082c <HW_EscWrite>
           else
           {
/* ECATCHANGE_END(V5.11) ECAT11*/

              if (addr <= ESC_EEPROM_SIZE && (pEEPROM != NULL))
              {
 8020f72:	e004      	b.n	8020f7e <EEPROM_CommandHandler+0xb2>
                 HW_EscWrite((MEM_ADDR *)&pData[(addr)], ESC_EEPROM_DATA_OFFSET, EEPROM_READ_SIZE);
              }
              else
              {
                 //Set Error
                 EEPROMReg |= ESC_EEPROM_ERROR_CMD_ACK;
 8020f74:	8afb      	ldrh	r3, [r7, #22]
 8020f76:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8020f7a:	82fb      	strh	r3, [r7, #22]
              }
           }
        }
        break;
 8020f7c:	e057      	b.n	802102e <EEPROM_CommandHandler+0x162>
 8020f7e:	e056      	b.n	802102e <EEPROM_CommandHandler+0x162>
        case ESC_EEPROM_CMD_WRITE_MASK:
            {
/* ECATCHANGE_START(V5.11) ECAT11*/
                 if (pAPPL_EEPROM_Write != NULL)
 8020f80:	4b33      	ldr	r3, [pc, #204]	; (8021050 <EEPROM_CommandHandler+0x184>)
 8020f82:	681b      	ldr	r3, [r3, #0]
 8020f84:	2b00      	cmp	r3, #0
 8020f86:	d00d      	beq.n	8020fa4 <EEPROM_CommandHandler+0xd8>
                 {
                    Result = pAPPL_EEPROM_Write(addr);
 8020f88:	4b31      	ldr	r3, [pc, #196]	; (8021050 <EEPROM_CommandHandler+0x184>)
 8020f8a:	681b      	ldr	r3, [r3, #0]
 8020f8c:	68f8      	ldr	r0, [r7, #12]
 8020f8e:	4798      	blx	r3
 8020f90:	4603      	mov	r3, r0
 8020f92:	82bb      	strh	r3, [r7, #20]
                    if (Result > 0)
 8020f94:	8abb      	ldrh	r3, [r7, #20]
 8020f96:	2b00      	cmp	r3, #0
 8020f98:	d01f      	beq.n	8020fda <EEPROM_CommandHandler+0x10e>
                    {
                       //Set Error
                       EEPROMReg |= ESC_EEPROM_ERROR_CMD_ACK;
 8020f9a:	8afb      	ldrh	r3, [r7, #22]
 8020f9c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8020fa0:	82fb      	strh	r3, [r7, #22]
                       //Set Error
                       EEPROMReg |= ESC_EEPROM_ERROR_CMD_ACK;
                    }
                 }
            }
            break;
 8020fa2:	e044      	b.n	802102e <EEPROM_CommandHandler+0x162>
                 }
                 else
                 {
/* ECATCHANGE_END(V5.11) ECAT11*/

                    if (addr <= ESC_EEPROM_SIZE && (pEEPROM != NULL))
 8020fa4:	68fb      	ldr	r3, [r7, #12]
 8020fa6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8020faa:	d811      	bhi.n	8020fd0 <EEPROM_CommandHandler+0x104>
 8020fac:	4b27      	ldr	r3, [pc, #156]	; (802104c <EEPROM_CommandHandler+0x180>)
 8020fae:	681b      	ldr	r3, [r3, #0]
 8020fb0:	2b00      	cmp	r3, #0
 8020fb2:	d00d      	beq.n	8020fd0 <EEPROM_CommandHandler+0x104>
                    {
                       UINT16 *pData = (UINT16 *)pEEPROM;
 8020fb4:	4b25      	ldr	r3, [pc, #148]	; (802104c <EEPROM_CommandHandler+0x180>)
 8020fb6:	681b      	ldr	r3, [r3, #0]
 8020fb8:	607b      	str	r3, [r7, #4]
                       HW_EscRead((MEM_ADDR *)&pData[(addr)], ESC_EEPROM_DATA_OFFSET, EEPROM_WRITE_SIZE);
 8020fba:	68fb      	ldr	r3, [r7, #12]
 8020fbc:	005b      	lsls	r3, r3, #1
 8020fbe:	687a      	ldr	r2, [r7, #4]
 8020fc0:	4413      	add	r3, r2
 8020fc2:	4618      	mov	r0, r3
 8020fc4:	f44f 61a1 	mov.w	r1, #1288	; 0x508
 8020fc8:	2202      	movs	r2, #2
 8020fca:	f7ff fc07 	bl	80207dc <HW_EscRead>
                 else
                 {
/* ECATCHANGE_END(V5.11) ECAT11*/

                    if (addr <= ESC_EEPROM_SIZE && (pEEPROM != NULL))
                    {
 8020fce:	e004      	b.n	8020fda <EEPROM_CommandHandler+0x10e>
                       HW_EscRead((MEM_ADDR *)&pData[(addr)], ESC_EEPROM_DATA_OFFSET, EEPROM_WRITE_SIZE);
                    }
                    else
                    {
                       //Set Error
                       EEPROMReg |= ESC_EEPROM_ERROR_CMD_ACK;
 8020fd0:	8afb      	ldrh	r3, [r7, #22]
 8020fd2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8020fd6:	82fb      	strh	r3, [r7, #22]
                    }
                 }
            }
            break;
 8020fd8:	e029      	b.n	802102e <EEPROM_CommandHandler+0x162>
 8020fda:	e028      	b.n	802102e <EEPROM_CommandHandler+0x162>
        case ESC_EEPROM_CMD_RELOAD_MASK:
        {
/* ECATCHANGE_START(V5.11) ECAT11*/
           if (pAPPL_EEPROM_Reload != NULL)
 8020fdc:	4b1d      	ldr	r3, [pc, #116]	; (8021054 <EEPROM_CommandHandler+0x188>)
 8020fde:	681b      	ldr	r3, [r3, #0]
 8020fe0:	2b00      	cmp	r3, #0
 8020fe2:	d00c      	beq.n	8020ffe <EEPROM_CommandHandler+0x132>
           {
              Result = pAPPL_EEPROM_Reload();
 8020fe4:	4b1b      	ldr	r3, [pc, #108]	; (8021054 <EEPROM_CommandHandler+0x188>)
 8020fe6:	681b      	ldr	r3, [r3, #0]
 8020fe8:	4798      	blx	r3
 8020fea:	4603      	mov	r3, r0
 8020fec:	82bb      	strh	r3, [r7, #20]
              if (Result > 0)
 8020fee:	8abb      	ldrh	r3, [r7, #20]
 8020ff0:	2b00      	cmp	r3, #0
 8020ff2:	d015      	beq.n	8021020 <EEPROM_CommandHandler+0x154>
              {
                 //Set Error
                 EEPROMReg |= ESC_EEPROM_ERROR_CMD_ACK;
 8020ff4:	8afb      	ldrh	r3, [r7, #22]
 8020ff6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8020ffa:	82fb      	strh	r3, [r7, #22]

                 EEPROMReg |= ESC_EEPROM_ERROR_CRC;
              }
           }
        }
         break;
 8020ffc:	e017      	b.n	802102e <EEPROM_CommandHandler+0x162>
           }
           else
           {
/* ECATCHANGE_END(V5.11) ECAT11*/

              Result = HW_EepromReload();
 8020ffe:	f006 fef7 	bl	8027df0 <HW_EepromReload>
 8021002:	4603      	mov	r3, r0
 8021004:	82bb      	strh	r3, [r7, #20]
              if (Result != 0)
 8021006:	8abb      	ldrh	r3, [r7, #20]
 8021008:	2b00      	cmp	r3, #0
 802100a:	d009      	beq.n	8021020 <EEPROM_CommandHandler+0x154>
              {
                 /* ECATCHANGE_START(V5.11) EEPROM2*/
                 //copy the configured station alias
                 HW_EscWriteWord(((UINT16 *)pEEPROM)[0x4], ESC_EEPROM_DATA_OFFSET);
 802100c:	4a12      	ldr	r2, [pc, #72]	; (8021058 <EEPROM_CommandHandler+0x18c>)
 802100e:	4b0f      	ldr	r3, [pc, #60]	; (802104c <EEPROM_CommandHandler+0x180>)
 8021010:	681b      	ldr	r3, [r3, #0]
 8021012:	891b      	ldrh	r3, [r3, #8]
 8021014:	8013      	strh	r3, [r2, #0]
                 /* ECATCHANGE_END(V5.11) EEPROM2*/

                 EEPROMReg |= ESC_EEPROM_ERROR_CRC;
 8021016:	8afb      	ldrh	r3, [r7, #22]
 8021018:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 802101c:	82fb      	strh	r3, [r7, #22]
              }
           }
        }
         break;
 802101e:	e006      	b.n	802102e <EEPROM_CommandHandler+0x162>
 8021020:	e005      	b.n	802102e <EEPROM_CommandHandler+0x162>
        default:
            EEPROMReg |= ESC_EEPROM_ERROR_CMD_ACK;
 8021022:	8afb      	ldrh	r3, [r7, #22]
 8021024:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8021028:	82fb      	strh	r3, [r7, #22]
            break;
 802102a:	e000      	b.n	802102e <EEPROM_CommandHandler+0x162>
        //Clear error bits
        EEPROMReg &= ~(ESC_EEPROM_ERROR_MASK);
/* ECATCHANGE_END(V5.11) EEPROM3*/
        switch (cmd) {
        case 0x00: //IDLE
            break;
 802102c:	bf00      	nop
            EEPROMReg |= ESC_EEPROM_ERROR_CMD_ACK;
            break;
        }

        {
        UINT16 TmpData = SWAPWORD(EEPROMReg);
 802102e:	8afb      	ldrh	r3, [r7, #22]
 8021030:	807b      	strh	r3, [r7, #2]
        HW_EscWriteWord(TmpData,ESC_EEPROM_CONTROL_OFFSET);
 8021032:	4a03      	ldr	r2, [pc, #12]	; (8021040 <EEPROM_CommandHandler+0x174>)
 8021034:	887b      	ldrh	r3, [r7, #2]
 8021036:	8013      	strh	r3, [r2, #0]
        }
    }
}
 8021038:	3718      	adds	r7, #24
 802103a:	46bd      	mov	sp, r7
 802103c:	bd80      	pop	{r7, pc}
 802103e:	bf00      	nop
 8021040:	54010502 	.word	0x54010502
 8021044:	54010504 	.word	0x54010504
 8021048:	1fff24c8 	.word	0x1fff24c8
 802104c:	1fff2560 	.word	0x1fff2560
 8021050:	1fff24cc 	.word	0x1fff24cc
 8021054:	1fff2568 	.word	0x1fff2568
 8021058:	54010508 	.word	0x54010508

0802105c <COE_Init>:

 \brief    This function intialize the CoE Interface.
*////////////////////////////////////////////////////////////////////////////////////////

void COE_Init(void)
{
 802105c:	b480      	push	{r7}
 802105e:	af00      	add	r7, sp, #0
    pCoeSendStored = 0;
 8021060:	4b04      	ldr	r3, [pc, #16]	; (8021074 <COE_Init+0x18>)
 8021062:	2200      	movs	r2, #0
 8021064:	601a      	str	r2, [r3, #0]
    nSdoInfoFragmentsLeft = 0;
 8021066:	4b04      	ldr	r3, [pc, #16]	; (8021078 <COE_Init+0x1c>)
 8021068:	2200      	movs	r2, #0
 802106a:	801a      	strh	r2, [r3, #0]
}
 802106c:	46bd      	mov	sp, r7
 802106e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021072:	4770      	bx	lr
 8021074:	1fff2570 	.word	0x1fff2570
 8021078:	1fff2904 	.word	0x1fff2904

0802107c <COE_ServiceInd>:
 \brief    This function is called when a CoE (CAN application layer over EtherCAT) service is received from
             the master.
*////////////////////////////////////////////////////////////////////////////////////////

UINT8 COE_ServiceInd(TCOEMBX MBXMEM *pCoeMbx)
{
 802107c:	b580      	push	{r7, lr}
 802107e:	b084      	sub	sp, #16
 8021080:	af00      	add	r7, sp, #0
 8021082:	6078      	str	r0, [r7, #4]
    UINT8 result = 0;
 8021084:	2300      	movs	r3, #0
 8021086:	73fb      	strb	r3, [r7, #15]

    switch ((pCoeMbx->CoeHeader & COEHEADER_COESERVICEMASK) >> COEHEADER_COESERVICESHIFT)
 8021088:	687b      	ldr	r3, [r7, #4]
 802108a:	88db      	ldrh	r3, [r3, #6]
 802108c:	0b1b      	lsrs	r3, r3, #12
 802108e:	b29b      	uxth	r3, r3
 8021090:	3b01      	subs	r3, #1
 8021092:	2b07      	cmp	r3, #7
 8021094:	d821      	bhi.n	80210da <COE_ServiceInd+0x5e>
 8021096:	a201      	add	r2, pc, #4	; (adr r2, 802109c <COE_ServiceInd+0x20>)
 8021098:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802109c:	080210d5 	.word	0x080210d5
 80210a0:	080210bd 	.word	0x080210bd
 80210a4:	080210d5 	.word	0x080210d5
 80210a8:	080210d5 	.word	0x080210d5
 80210ac:	080210d5 	.word	0x080210d5
 80210b0:	080210d5 	.word	0x080210d5
 80210b4:	080210d5 	.word	0x080210d5
 80210b8:	080210c9 	.word	0x080210c9
    {
    case COESERVICE_SDOREQUEST:
        /* SDO-Request received, call SDOS_SdoInd to process the SDO-Request
           if an existing SDO-Stack shall be used, the corresponding function
            should be called */
        result = SDOS_SdoInd( (TINITSDOMBX MBXMEM *) pCoeMbx );
 80210bc:	6878      	ldr	r0, [r7, #4]
 80210be:	f004 f8e9 	bl	8025294 <SDOS_SdoInd>
 80210c2:	4603      	mov	r3, r0
 80210c4:	73fb      	strb	r3, [r7, #15]
        break;
 80210c6:	e00b      	b.n	80210e0 <COE_ServiceInd+0x64>

    case COESERVICE_SDOINFO:
        /* SDO-Information Request received, call SDOS_SdoInfoInd to process the SDO-Request */
        result = SDOS_SdoInfoInd( (TSDOINFORMATION MBXMEM *) pCoeMbx );
 80210c8:	6878      	ldr	r0, [r7, #4]
 80210ca:	f004 fc2b 	bl	8025924 <SDOS_SdoInfoInd>
 80210ce:	4603      	mov	r3, r0
 80210d0:	73fb      	strb	r3, [r7, #15]
        /*NOERROR_INWORK is never returned by SDOS_SdoInfoInd() => delete return code handling*/
        break;
 80210d2:	e005      	b.n	80210e0 <COE_ServiceInd+0x64>
    case COESERVICE_TXPDO:
    case COESERVICE_RXPDO:
    case COESERVICE_TXPDOREMREQ:
    case COESERVICE_RXPDOREMREQ:
        /* these CoE services are not supported yet */
        result = MBXERR_SERVICENOTSUPPORTED;
 80210d4:	2304      	movs	r3, #4
 80210d6:	73fb      	strb	r3, [r7, #15]
        break;
 80210d8:	e002      	b.n	80210e0 <COE_ServiceInd+0x64>

    default:
        result = MBXERR_INVALIDHEADER;
 80210da:	2305      	movs	r3, #5
 80210dc:	73fb      	strb	r3, [r7, #15]
        break;
 80210de:	bf00      	nop
    }
    return result;
 80210e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80210e2:	4618      	mov	r0, r3
 80210e4:	3710      	adds	r7, #16
 80210e6:	46bd      	mov	sp, r7
 80210e8:	bd80      	pop	{r7, pc}
 80210ea:	bf00      	nop

080210ec <COE_ContinueInd>:
*////////////////////////////////////////////////////////////////////////////////////////

/*ECATCHANGE_START(V5.11) COE4*/
UINT8 COE_ContinueInd(TMBX MBXMEM * pMbx)
/*ECATCHANGE_END(V5.11) COE4*/
{
 80210ec:	b580      	push	{r7, lr}
 80210ee:	b082      	sub	sp, #8
 80210f0:	af00      	add	r7, sp, #0
 80210f2:	6078      	str	r0, [r7, #4]
    if (pCoeSendStored)
 80210f4:	4b12      	ldr	r3, [pc, #72]	; (8021140 <COE_ContinueInd+0x54>)
 80210f6:	681b      	ldr	r3, [r3, #0]
 80210f8:	2b00      	cmp	r3, #0
 80210fa:	d009      	beq.n	8021110 <COE_ContinueInd+0x24>
    {
        /* send the stored CoE service which could not be sent before */
        MBX_MailboxSendReq(pCoeSendStored, 0);
 80210fc:	4b10      	ldr	r3, [pc, #64]	; (8021140 <COE_ContinueInd+0x54>)
 80210fe:	681b      	ldr	r3, [r3, #0]
 8021100:	4618      	mov	r0, r3
 8021102:	2100      	movs	r1, #0
 8021104:	f002 fa66 	bl	80235d4 <MBX_MailboxSendReq>
        pCoeSendStored = 0;
 8021108:	4b0d      	ldr	r3, [pc, #52]	; (8021140 <COE_ContinueInd+0x54>)
 802110a:	2200      	movs	r2, #0
 802110c:	601a      	str	r2, [r3, #0]
 802110e:	e012      	b.n	8021136 <COE_ContinueInd+0x4a>
    }
    else
    {
        /* send the next fragment of the last CoE service (only for SDO-Information possible) */
        /* in mailbox queue mode pMbx is always 0, so a mailbox buffer shall be get */
        pMbx = (TMBX MBXMEM *) APPL_AllocMailboxBuffer(SIZEOF(TMBX));
 8021110:	f44f 7080 	mov.w	r0, #256	; 0x100
 8021114:	f007 f91e 	bl	8028354 <malloc>
 8021118:	4603      	mov	r3, r0
 802111a:	607b      	str	r3, [r7, #4]
        /* it shall be checked if a valid pointer was returned */
/*ECATCHANGE_START(V5.11) COE4*/
        if (pMbx == NULL)
 802111c:	687b      	ldr	r3, [r7, #4]
 802111e:	2b00      	cmp	r3, #0
 8021120:	d101      	bne.n	8021126 <COE_ContinueInd+0x3a>
        {
            return MBXERR_NOMOREMEMORY;
 8021122:	2307      	movs	r3, #7
 8021124:	e008      	b.n	8021138 <COE_ContinueInd+0x4c>
        }
        else
/*ECATCHANGE_END(V5.11) COE4*/
        {
            /* copy the stored SDO-Info-Header in the request */
            MBXMEMCPY(pMbx, aSdoInfoHeader, SDO_INFO_HEADER_BYTE_SIZE);
 8021126:	6878      	ldr	r0, [r7, #4]
 8021128:	4906      	ldr	r1, [pc, #24]	; (8021144 <COE_ContinueInd+0x58>)
 802112a:	220e      	movs	r2, #14
 802112c:	f007 f922 	bl	8028374 <memcpy>
            /* call SDOS_SdoInfoInd to generate and send the next fragment */
            SDOS_SdoInfoInd( (TSDOINFORMATION MBXMEM *) pMbx );
 8021130:	6878      	ldr	r0, [r7, #4]
 8021132:	f004 fbf7 	bl	8025924 <SDOS_SdoInfoInd>
        }
    }

    return 0;
 8021136:	2300      	movs	r3, #0
}
 8021138:	4618      	mov	r0, r3
 802113a:	3708      	adds	r7, #8
 802113c:	46bd      	mov	sp, r7
 802113e:	bd80      	pop	{r7, pc}
 8021140:	1fff2570 	.word	0x1fff2570
 8021144:	1fff2918 	.word	0x1fff2918

08021148 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8021148:	b480      	push	{r7}
 802114a:	b083      	sub	sp, #12
 802114c:	af00      	add	r7, sp, #0
 802114e:	4603      	mov	r3, r0
 8021150:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8021152:	4908      	ldr	r1, [pc, #32]	; (8021174 <NVIC_EnableIRQ+0x2c>)
 8021154:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8021158:	095b      	lsrs	r3, r3, #5
 802115a:	79fa      	ldrb	r2, [r7, #7]
 802115c:	f002 021f 	and.w	r2, r2, #31
 8021160:	2001      	movs	r0, #1
 8021162:	fa00 f202 	lsl.w	r2, r0, r2
 8021166:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 802116a:	370c      	adds	r7, #12
 802116c:	46bd      	mov	sp, r7
 802116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021172:	4770      	bx	lr
 8021174:	e000e100 	.word	0xe000e100

08021178 <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8021178:	b480      	push	{r7}
 802117a:	b083      	sub	sp, #12
 802117c:	af00      	add	r7, sp, #0
 802117e:	4603      	mov	r3, r0
 8021180:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8021182:	4909      	ldr	r1, [pc, #36]	; (80211a8 <NVIC_DisableIRQ+0x30>)
 8021184:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8021188:	095b      	lsrs	r3, r3, #5
 802118a:	79fa      	ldrb	r2, [r7, #7]
 802118c:	f002 021f 	and.w	r2, r2, #31
 8021190:	2001      	movs	r0, #1
 8021192:	fa00 f202 	lsl.w	r2, r0, r2
 8021196:	3320      	adds	r3, #32
 8021198:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 802119c:	370c      	adds	r7, #12
 802119e:	46bd      	mov	sp, r7
 80211a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80211a4:	4770      	bx	lr
 80211a6:	bf00      	nop
 80211a8:	e000e100 	.word	0xe000e100

080211ac <XMC_ECAT_GetALEventRegister>:
 *
 * \par
 * Get the first two bytes of the AL Event register (0x220-0x221).
 */
__STATIC_INLINE uint16_t XMC_ECAT_GetALEventRegister(void)
{
 80211ac:	b480      	push	{r7}
 80211ae:	af00      	add	r7, sp, #0
  return ((uint16_t)ECAT0->AL_EVENT_REQ);
 80211b0:	4b04      	ldr	r3, [pc, #16]	; (80211c4 <XMC_ECAT_GetALEventRegister+0x18>)
 80211b2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80211b6:	b29b      	uxth	r3, r3
}
 80211b8:	4618      	mov	r0, r3
 80211ba:	46bd      	mov	sp, r7
 80211bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80211c0:	4770      	bx	lr
 80211c2:	bf00      	nop
 80211c4:	54010000 	.word	0x54010000

080211c8 <HW_EscRead>:
 * \par<b>Description:</b><br>
 * Reads from the EtherCAT Slave Controller. This function is used to access ESC registers and the DPRAM area.
 *
 */
__STATIC_INLINE void HW_EscRead(MEM_ADDR *pData, UINT16 Address, UINT16 Len)
{
 80211c8:	b580      	push	{r7, lr}
 80211ca:	b082      	sub	sp, #8
 80211cc:	af00      	add	r7, sp, #0
 80211ce:	6078      	str	r0, [r7, #4]
 80211d0:	460b      	mov	r3, r1
 80211d2:	807b      	strh	r3, [r7, #2]
 80211d4:	4613      	mov	r3, r2
 80211d6:	803b      	strh	r3, [r7, #0]
  memcpy(pData, &pEsc[Address], Len);
 80211d8:	887b      	ldrh	r3, [r7, #2]
 80211da:	f103 43a8 	add.w	r3, r3, #1409286144	; 0x54000000
 80211de:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80211e2:	883a      	ldrh	r2, [r7, #0]
 80211e4:	6878      	ldr	r0, [r7, #4]
 80211e6:	4619      	mov	r1, r3
 80211e8:	f007 f8c4 	bl	8028374 <memcpy>
}
 80211ec:	3708      	adds	r7, #8
 80211ee:	46bd      	mov	sp, r7
 80211f0:	bd80      	pop	{r7, pc}
 80211f2:	bf00      	nop

080211f4 <HW_GetALEventRegister>:
 * \par<b>Description:</b><br>
 *
 *
 */
__STATIC_INLINE UINT16 HW_GetALEventRegister(void)
{
 80211f4:	b580      	push	{r7, lr}
 80211f6:	af00      	add	r7, sp, #0
  return XMC_ECAT_GetALEventRegister();
 80211f8:	f7ff ffd8 	bl	80211ac <XMC_ECAT_GetALEventRegister>
 80211fc:	4603      	mov	r3, r0
}
 80211fe:	4618      	mov	r0, r3
 8021200:	bd80      	pop	{r7, pc}
 8021202:	bf00      	nop

08021204 <ENABLE_ESC_INT>:
 * \par<b>Description:</b><br>
 * Function to enable the XMC EtherCAT slave controller interrupt.
 *
 */
__STATIC_INLINE void ENABLE_ESC_INT(void)
{
 8021204:	b580      	push	{r7, lr}
 8021206:	af00      	add	r7, sp, #0
  NVIC_EnableIRQ(ECAT0_0_IRQn);
 8021208:	206d      	movs	r0, #109	; 0x6d
 802120a:	f7ff ff9d 	bl	8021148 <NVIC_EnableIRQ>
}
 802120e:	bd80      	pop	{r7, pc}

08021210 <DISABLE_ESC_INT>:
 * \par<b>Description:</b><br>
 * Function to disable the XMC EtherCAT slave controller interrupt.
 *
 */
__STATIC_INLINE void DISABLE_ESC_INT(void)
{
 8021210:	b580      	push	{r7, lr}
 8021212:	af00      	add	r7, sp, #0
  NVIC_DisableIRQ(ECAT0_0_IRQn);
 8021214:	206d      	movs	r0, #109	; 0x6d
 8021216:	f7ff ffaf 	bl	8021178 <NVIC_DisableIRQ>
}
 802121a:	bd80      	pop	{r7, pc}

0802121c <ResetALEventMask>:
 \param    intMask        interrupt mask (disabled interrupt shall be zero)

 \brief    This function makes an logical and with the AL Event Mask register (0x204)
*////////////////////////////////////////////////////////////////////////////////////////
void ResetALEventMask(UINT16 intMask)
{
 802121c:	b580      	push	{r7, lr}
 802121e:	b084      	sub	sp, #16
 8021220:	af00      	add	r7, sp, #0
 8021222:	4603      	mov	r3, r0
 8021224:	80fb      	strh	r3, [r7, #6]
    UINT16 mask;
    HW_EscReadWord(mask, ESC_AL_EVENTMASK_OFFSET);
 8021226:	4b08      	ldr	r3, [pc, #32]	; (8021248 <ResetALEventMask+0x2c>)
 8021228:	881b      	ldrh	r3, [r3, #0]
 802122a:	81fb      	strh	r3, [r7, #14]
    
    mask &= intMask;
 802122c:	89fa      	ldrh	r2, [r7, #14]
 802122e:	88fb      	ldrh	r3, [r7, #6]
 8021230:	4013      	ands	r3, r2
 8021232:	81fb      	strh	r3, [r7, #14]

    DISABLE_ESC_INT();
 8021234:	f7ff ffec 	bl	8021210 <DISABLE_ESC_INT>


    HW_EscWriteWord(mask, ESC_AL_EVENTMASK_OFFSET);
 8021238:	4a03      	ldr	r2, [pc, #12]	; (8021248 <ResetALEventMask+0x2c>)
 802123a:	89fb      	ldrh	r3, [r7, #14]
 802123c:	8013      	strh	r3, [r2, #0]
    ENABLE_ESC_INT();
 802123e:	f7ff ffe1 	bl	8021204 <ENABLE_ESC_INT>
}
 8021242:	3710      	adds	r7, #16
 8021244:	46bd      	mov	sp, r7
 8021246:	bd80      	pop	{r7, pc}
 8021248:	54010204 	.word	0x54010204

0802124c <SetALEventMask>:
 \param    intMask        interrupt mask (enabled interrupt shall be one)

  \brief    This function makes an logical or with the AL Event Mask register (0x204)
*////////////////////////////////////////////////////////////////////////////////////////
void SetALEventMask(UINT16 intMask)
{
 802124c:	b580      	push	{r7, lr}
 802124e:	b084      	sub	sp, #16
 8021250:	af00      	add	r7, sp, #0
 8021252:	4603      	mov	r3, r0
 8021254:	80fb      	strh	r3, [r7, #6]
    UINT16 mask;
    HW_EscReadWord(mask, ESC_AL_EVENTMASK_OFFSET);
 8021256:	4b08      	ldr	r3, [pc, #32]	; (8021278 <SetALEventMask+0x2c>)
 8021258:	881b      	ldrh	r3, [r3, #0]
 802125a:	81fb      	strh	r3, [r7, #14]
    
    mask |= intMask;
 802125c:	89fa      	ldrh	r2, [r7, #14]
 802125e:	88fb      	ldrh	r3, [r7, #6]
 8021260:	4313      	orrs	r3, r2
 8021262:	81fb      	strh	r3, [r7, #14]

    DISABLE_ESC_INT();
 8021264:	f7ff ffd4 	bl	8021210 <DISABLE_ESC_INT>


    HW_EscWriteWord(mask, ESC_AL_EVENTMASK_OFFSET);
 8021268:	4a03      	ldr	r2, [pc, #12]	; (8021278 <SetALEventMask+0x2c>)
 802126a:	89fb      	ldrh	r3, [r7, #14]
 802126c:	8013      	strh	r3, [r2, #0]
    ENABLE_ESC_INT();
 802126e:	f7ff ffc9 	bl	8021204 <ENABLE_ESC_INT>
}
 8021272:	3710      	adds	r7, #16
 8021274:	46bd      	mov	sp, r7
 8021276:	bd80      	pop	{r7, pc}
 8021278:	54010204 	.word	0x54010204

0802127c <UpdateEEPROMLoadedState>:
/**

\brief    This function reads the EEPROM loaded state
*////////////////////////////////////////////////////////////////////////////////////////
void UpdateEEPROMLoadedState(void)
{
 802127c:	b480      	push	{r7}
 802127e:	b083      	sub	sp, #12
 8021280:	af00      	add	r7, sp, #0
    {
       UINT16 TmpVar = 0;
 8021282:	2300      	movs	r3, #0
 8021284:	80fb      	strh	r3, [r7, #6]
       //read EEPROM loaded information
       HW_EscReadWord(TmpVar, ESC_EEPROM_CONTROL_OFFSET);
 8021286:	4b0c      	ldr	r3, [pc, #48]	; (80212b8 <UpdateEEPROMLoadedState+0x3c>)
 8021288:	881b      	ldrh	r3, [r3, #0]
 802128a:	80fb      	strh	r3, [r7, #6]
       TmpVar = SWAPWORD(TmpVar);

       if (((TmpVar & ESC_EEPROM_ERROR_CRC) > 0)
 802128c:	88fb      	ldrh	r3, [r7, #6]
 802128e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8021292:	2b00      	cmp	r3, #0
 8021294:	dc04      	bgt.n	80212a0 <UpdateEEPROMLoadedState+0x24>
          || ((TmpVar & ESC_EEPROM_ERROR_LOAD) > 0))
 8021296:	88fb      	ldrh	r3, [r7, #6]
 8021298:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 802129c:	2b00      	cmp	r3, #0
 802129e:	dd03      	ble.n	80212a8 <UpdateEEPROMLoadedState+0x2c>
       {
          EepromLoaded = FALSE;
 80212a0:	4b06      	ldr	r3, [pc, #24]	; (80212bc <UpdateEEPROMLoadedState+0x40>)
 80212a2:	2200      	movs	r2, #0
 80212a4:	701a      	strb	r2, [r3, #0]
 80212a6:	e002      	b.n	80212ae <UpdateEEPROMLoadedState+0x32>
       }
       else
       {
          EepromLoaded = TRUE;
 80212a8:	4b04      	ldr	r3, [pc, #16]	; (80212bc <UpdateEEPROMLoadedState+0x40>)
 80212aa:	2201      	movs	r2, #1
 80212ac:	701a      	strb	r2, [r3, #0]
       }
    }
}
 80212ae:	370c      	adds	r7, #12
 80212b0:	46bd      	mov	sp, r7
 80212b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80212b6:	4770      	bx	lr
 80212b8:	54010502 	.word	0x54010502
 80212bc:	1fff14a6 	.word	0x1fff14a6

080212c0 <GetSyncMan>:
 \brief    This function is called to read the SYNC Manager channel descriptions of the
             process data SYNC Managers.
*////////////////////////////////////////////////////////////////////////////////////////

TSYNCMAN ESCMEM * GetSyncMan( UINT8 channel )
{
 80212c0:	b580      	push	{r7, lr}
 80212c2:	b082      	sub	sp, #8
 80212c4:	af00      	add	r7, sp, #0
 80212c6:	4603      	mov	r3, r0
 80212c8:	71fb      	strb	r3, [r7, #7]
    HW_EscRead((MEM_ADDR *)&SyncManInfo, ESC_SYNCMAN_REG_OFFSET + (channel * SIZEOF_SM_REGISTER), SIZEOF_SM_REGISTER );
 80212ca:	79fb      	ldrb	r3, [r7, #7]
 80212cc:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80212d0:	b29b      	uxth	r3, r3
 80212d2:	00db      	lsls	r3, r3, #3
 80212d4:	b29b      	uxth	r3, r3
 80212d6:	4805      	ldr	r0, [pc, #20]	; (80212ec <GetSyncMan+0x2c>)
 80212d8:	4619      	mov	r1, r3
 80212da:	2208      	movs	r2, #8
 80212dc:	f7ff ff74 	bl	80211c8 <HW_EscRead>


    return &SyncManInfo;
 80212e0:	4b02      	ldr	r3, [pc, #8]	; (80212ec <GetSyncMan+0x2c>)
}
 80212e2:	4618      	mov	r0, r3
 80212e4:	3708      	adds	r7, #8
 80212e6:	46bd      	mov	sp, r7
 80212e8:	bd80      	pop	{r7, pc}
 80212ea:	bf00      	nop
 80212ec:	1fff2598 	.word	0x1fff2598

080212f0 <DisableSyncManChannel>:
 \param     channel        Sync Manager channel

 \brief    This function disables a Sync Manager channel
*////////////////////////////////////////////////////////////////////////////////////////
void DisableSyncManChannel(UINT8 channel)
{
 80212f0:	b480      	push	{r7}
 80212f2:	b085      	sub	sp, #20
 80212f4:	af00      	add	r7, sp, #0
 80212f6:	4603      	mov	r3, r0
 80212f8:	71fb      	strb	r3, [r7, #7]
    UINT16 Offset;
    VARVOLATILE UINT8 smStatus = SM_SETTING_PDI_DISABLE;
 80212fa:	2301      	movs	r3, #1
 80212fc:	737b      	strb	r3, [r7, #13]
    Offset = (ESC_SM_PDICONTROL_OFFSET + (SIZEOF_SM_REGISTER*channel));
 80212fe:	79fb      	ldrb	r3, [r7, #7]
 8021300:	b29b      	uxth	r3, r3
 8021302:	00db      	lsls	r3, r3, #3
 8021304:	b29b      	uxth	r3, r3
 8021306:	f603 0307 	addw	r3, r3, #2055	; 0x807
 802130a:	81fb      	strh	r3, [r7, #14]

    HW_EscWriteByte(smStatus,Offset);
 802130c:	89fb      	ldrh	r3, [r7, #14]
 802130e:	f103 43a8 	add.w	r3, r3, #1409286144	; 0x54000000
 8021312:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8021316:	7b7a      	ldrb	r2, [r7, #13]
 8021318:	b2d2      	uxtb	r2, r2
 802131a:	701a      	strb	r2, [r3, #0]
    
    /*wait until SyncManager is disabled*/
    do
    {
        HW_EscReadByte(smStatus, Offset);
 802131c:	89fb      	ldrh	r3, [r7, #14]
 802131e:	f103 43a8 	add.w	r3, r3, #1409286144	; 0x54000000
 8021322:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8021326:	781b      	ldrb	r3, [r3, #0]
 8021328:	b2db      	uxtb	r3, r3
 802132a:	737b      	strb	r3, [r7, #13]
    }while(!(smStatus & SM_SETTING_PDI_DISABLE));
 802132c:	7b7b      	ldrb	r3, [r7, #13]
 802132e:	b2db      	uxtb	r3, r3
 8021330:	f003 0301 	and.w	r3, r3, #1
 8021334:	2b00      	cmp	r3, #0
 8021336:	d0f1      	beq.n	802131c <DisableSyncManChannel+0x2c>
}
 8021338:	3714      	adds	r7, #20
 802133a:	46bd      	mov	sp, r7
 802133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021340:	4770      	bx	lr
 8021342:	bf00      	nop

08021344 <EnableSyncManChannel>:
 \param     channel        Sync Manager channel

 \brief    This function enables a Sync Manager channel
*////////////////////////////////////////////////////////////////////////////////////////
void EnableSyncManChannel(UINT8 channel)
{
 8021344:	b480      	push	{r7}
 8021346:	b085      	sub	sp, #20
 8021348:	af00      	add	r7, sp, #0
 802134a:	4603      	mov	r3, r0
 802134c:	71fb      	strb	r3, [r7, #7]
    UINT16 Offset;
    VARVOLATILE UINT8 smStatus = 0x00;
 802134e:	2300      	movs	r3, #0
 8021350:	737b      	strb	r3, [r7, #13]
    Offset = (ESC_SM_PDICONTROL_OFFSET + (SIZEOF_SM_REGISTER*channel));
 8021352:	79fb      	ldrb	r3, [r7, #7]
 8021354:	b29b      	uxth	r3, r3
 8021356:	00db      	lsls	r3, r3, #3
 8021358:	b29b      	uxth	r3, r3
 802135a:	f603 0307 	addw	r3, r3, #2055	; 0x807
 802135e:	81fb      	strh	r3, [r7, #14]

    HW_EscWriteByte(smStatus,Offset);
 8021360:	89fb      	ldrh	r3, [r7, #14]
 8021362:	f103 43a8 	add.w	r3, r3, #1409286144	; 0x54000000
 8021366:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 802136a:	7b7a      	ldrb	r2, [r7, #13]
 802136c:	b2d2      	uxtb	r2, r2
 802136e:	701a      	strb	r2, [r3, #0]
    
    /*wait until SyncManager is enabled*/
    do
    {
        HW_EscReadByte(smStatus,Offset);
 8021370:	89fb      	ldrh	r3, [r7, #14]
 8021372:	f103 43a8 	add.w	r3, r3, #1409286144	; 0x54000000
 8021376:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 802137a:	781b      	ldrb	r3, [r3, #0]
 802137c:	b2db      	uxtb	r3, r3
 802137e:	737b      	strb	r3, [r7, #13]
    }while((smStatus & SM_SETTING_PDI_DISABLE));
 8021380:	7b7b      	ldrb	r3, [r7, #13]
 8021382:	b2db      	uxtb	r3, r3
 8021384:	f003 0301 	and.w	r3, r3, #1
 8021388:	2b00      	cmp	r3, #0
 802138a:	d1f1      	bne.n	8021370 <EnableSyncManChannel+0x2c>
}
 802138c:	3714      	adds	r7, #20
 802138e:	46bd      	mov	sp, r7
 8021390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021394:	4770      	bx	lr
 8021396:	bf00      	nop

08021398 <CheckSmSettings>:
 \brief    This function checks all SM channels

*////////////////////////////////////////////////////////////////////////////////////////

UINT8    CheckSmSettings(UINT8 maxChannel)
{
 8021398:	b580      	push	{r7, lr}
 802139a:	b086      	sub	sp, #24
 802139c:	af00      	add	r7, sp, #0
 802139e:	4603      	mov	r3, r0
 80213a0:	71fb      	strb	r3, [r7, #7]
    UINT8 i;
    UINT8 result = 0;
 80213a2:	2300      	movs	r3, #0
 80213a4:	75bb      	strb	r3, [r7, #22]
    TSYNCMAN ESCMEM *pSyncMan;
    UINT16 SMLength = 0;
 80213a6:	2300      	movs	r3, #0
 80213a8:	82bb      	strh	r3, [r7, #20]
    UINT16 SMAddress = 0;
 80213aa:	2300      	movs	r3, #0
 80213ac:	827b      	strh	r3, [r7, #18]

    //Check if max address defines are within the available ESC address range
    if((nMaxEscAddress < MAX_PD_WRITE_ADDRESS)
 80213ae:	4ba0      	ldr	r3, [pc, #640]	; (8021630 <CheckSmSettings+0x298>)
 80213b0:	881b      	ldrh	r3, [r3, #0]
 80213b2:	f642 72fe 	movw	r2, #12286	; 0x2ffe
 80213b6:	4293      	cmp	r3, r2
 80213b8:	d911      	bls.n	80213de <CheckSmSettings+0x46>
        ||(nMaxEscAddress < MAX_PD_READ_ADDRESS)
 80213ba:	4b9d      	ldr	r3, [pc, #628]	; (8021630 <CheckSmSettings+0x298>)
 80213bc:	881b      	ldrh	r3, [r3, #0]
 80213be:	f642 72fe 	movw	r2, #12286	; 0x2ffe
 80213c2:	4293      	cmp	r3, r2
 80213c4:	d90b      	bls.n	80213de <CheckSmSettings+0x46>
/*ECATCHANGE_START(V5.11) ESM5*/
        ||(nMaxEscAddress < MAX_MBX_WRITE_ADDRESS)
 80213c6:	4b9a      	ldr	r3, [pc, #616]	; (8021630 <CheckSmSettings+0x298>)
 80213c8:	881b      	ldrh	r3, [r3, #0]
 80213ca:	f642 72fe 	movw	r2, #12286	; 0x2ffe
 80213ce:	4293      	cmp	r3, r2
 80213d0:	d905      	bls.n	80213de <CheckSmSettings+0x46>
/*ECATCHANGE_END(V5.11) ESM5*/
        ||(nMaxEscAddress < MAX_MBX_READ_ADDRESS))
 80213d2:	4b97      	ldr	r3, [pc, #604]	; (8021630 <CheckSmSettings+0x298>)
 80213d4:	881b      	ldrh	r3, [r3, #0]
 80213d6:	f642 72fe 	movw	r2, #12286	; 0x2ffe
 80213da:	4293      	cmp	r3, r2
 80213dc:	d801      	bhi.n	80213e2 <CheckSmSettings+0x4a>
    {
        /*The defines for maximum SM addresses are invalid for the used ESC (change the defines in the file ecat_def.h or the SSC Tool)
        It may be also required to adapt the SM settings in the ESI file*/

        return ALSTATUSCODE_NOVALIDFIRMWARE;
 80213de:	2314      	movs	r3, #20
 80213e0:	e1a7      	b.n	8021732 <CheckSmSettings+0x39a>
    }

    /* check the Sync Manager Parameter for the Receive Mailbox (Sync Manager Channel 0) */
/*ECATCHANGE_START(V5.11) HW1*/
    pSyncMan = GetSyncMan(MAILBOX_WRITE);
 80213e2:	2000      	movs	r0, #0
 80213e4:	f7ff ff6c 	bl	80212c0 <GetSyncMan>
 80213e8:	60f8      	str	r0, [r7, #12]
/*ECATCHANGE_END(V5.11) HW1*/

    SMLength = pSyncMan->Length;
 80213ea:	68fb      	ldr	r3, [r7, #12]
 80213ec:	789a      	ldrb	r2, [r3, #2]
 80213ee:	78db      	ldrb	r3, [r3, #3]
 80213f0:	021b      	lsls	r3, r3, #8
 80213f2:	4313      	orrs	r3, r2
 80213f4:	82bb      	strh	r3, [r7, #20]
    SMAddress = pSyncMan->PhysicalStartAddress;
 80213f6:	68fb      	ldr	r3, [r7, #12]
 80213f8:	781a      	ldrb	r2, [r3, #0]
 80213fa:	785b      	ldrb	r3, [r3, #1]
 80213fc:	021b      	lsls	r3, r3, #8
 80213fe:	4313      	orrs	r3, r2
 8021400:	827b      	strh	r3, [r7, #18]


    if (!(pSyncMan->Settings[SM_SETTING_ACTIVATE_OFFSET] & SM_SETTING_ENABLE_VALUE))
 8021402:	68fb      	ldr	r3, [r7, #12]
 8021404:	799b      	ldrb	r3, [r3, #6]
 8021406:	f003 0301 	and.w	r3, r3, #1
 802140a:	2b00      	cmp	r3, #0
 802140c:	d102      	bne.n	8021414 <CheckSmSettings+0x7c>
        /* receive mailbox is not enabled */
        result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 802140e:	2316      	movs	r3, #22
 8021410:	75bb      	strb	r3, [r7, #22]
 8021412:	e02b      	b.n	802146c <CheckSmSettings+0xd4>
    else if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_DIRECTION_MASK) != SM_SETTING_DIRECTION_WRITE_VALUE)
 8021414:	68fb      	ldr	r3, [r7, #12]
 8021416:	791b      	ldrb	r3, [r3, #4]
 8021418:	f003 030c 	and.w	r3, r3, #12
 802141c:	2b04      	cmp	r3, #4
 802141e:	d002      	beq.n	8021426 <CheckSmSettings+0x8e>
       /* receive mailbox is not writable by the master*/
        result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 8021420:	2316      	movs	r3, #22
 8021422:	75bb      	strb	r3, [r7, #22]
 8021424:	e022      	b.n	802146c <CheckSmSettings+0xd4>
    else if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_MODE_MASK) != SM_SETTING_MODE_ONE_BUFFER_VALUE )
 8021426:	68fb      	ldr	r3, [r7, #12]
 8021428:	791b      	ldrb	r3, [r3, #4]
 802142a:	f003 0302 	and.w	r3, r3, #2
 802142e:	2b00      	cmp	r3, #0
 8021430:	d102      	bne.n	8021438 <CheckSmSettings+0xa0>
        /* receive mailbox is not in one buffer mode */
        result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 8021432:	2316      	movs	r3, #22
 8021434:	75bb      	strb	r3, [r7, #22]
 8021436:	e019      	b.n	802146c <CheckSmSettings+0xd4>
    else if ( SMLength < MIN_MBX_SIZE )
 8021438:	8abb      	ldrh	r3, [r7, #20]
 802143a:	2b21      	cmp	r3, #33	; 0x21
 802143c:	d802      	bhi.n	8021444 <CheckSmSettings+0xac>
        /* receive mailbox size is too small */
        result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 802143e:	2316      	movs	r3, #22
 8021440:	75bb      	strb	r3, [r7, #22]
 8021442:	e013      	b.n	802146c <CheckSmSettings+0xd4>
    else if ( SMLength > MAX_MBX_SIZE )
 8021444:	8abb      	ldrh	r3, [r7, #20]
 8021446:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 802144a:	d902      	bls.n	8021452 <CheckSmSettings+0xba>
        /* receive mailbox size is too great */
        result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 802144c:	2316      	movs	r3, #22
 802144e:	75bb      	strb	r3, [r7, #22]
 8021450:	e00c      	b.n	802146c <CheckSmSettings+0xd4>
     else if ( SMAddress < MIN_MBX_WRITE_ADDRESS )
 8021452:	8a7b      	ldrh	r3, [r7, #18]
 8021454:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8021458:	d202      	bcs.n	8021460 <CheckSmSettings+0xc8>
        /* receive mailbox address is too small */
        result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 802145a:	2316      	movs	r3, #22
 802145c:	75bb      	strb	r3, [r7, #22]
 802145e:	e005      	b.n	802146c <CheckSmSettings+0xd4>
    else if ( SMAddress > MAX_MBX_WRITE_ADDRESS)
 8021460:	8a7b      	ldrh	r3, [r7, #18]
 8021462:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8021466:	d301      	bcc.n	802146c <CheckSmSettings+0xd4>
        /* receive mailbox address is too great */
        result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 8021468:	2316      	movs	r3, #22
 802146a:	75bb      	strb	r3, [r7, #22]


    if ( result == 0 )
 802146c:	7dbb      	ldrb	r3, [r7, #22]
 802146e:	2b00      	cmp	r3, #0
 8021470:	d144      	bne.n	80214fc <CheckSmSettings+0x164>
    {
        /* check the Sync Manager Parameter for the Send Mailbox (Sync Manager Channel 1) */
/*ECATCHANGE_START(V5.11) HW1*/
        pSyncMan = GetSyncMan(MAILBOX_READ);
 8021472:	2001      	movs	r0, #1
 8021474:	f7ff ff24 	bl	80212c0 <GetSyncMan>
 8021478:	60f8      	str	r0, [r7, #12]
/*ECATCHANGE_END(V5.11) HW1*/

    SMLength = pSyncMan->Length;
 802147a:	68fb      	ldr	r3, [r7, #12]
 802147c:	789a      	ldrb	r2, [r3, #2]
 802147e:	78db      	ldrb	r3, [r3, #3]
 8021480:	021b      	lsls	r3, r3, #8
 8021482:	4313      	orrs	r3, r2
 8021484:	82bb      	strh	r3, [r7, #20]
    SMAddress = pSyncMan->PhysicalStartAddress;
 8021486:	68fb      	ldr	r3, [r7, #12]
 8021488:	781a      	ldrb	r2, [r3, #0]
 802148a:	785b      	ldrb	r3, [r3, #1]
 802148c:	021b      	lsls	r3, r3, #8
 802148e:	4313      	orrs	r3, r2
 8021490:	827b      	strh	r3, [r7, #18]


      if (!(pSyncMan->Settings[SM_SETTING_ACTIVATE_OFFSET] & SM_SETTING_ENABLE_VALUE))
 8021492:	68fb      	ldr	r3, [r7, #12]
 8021494:	799b      	ldrb	r3, [r3, #6]
 8021496:	f003 0301 	and.w	r3, r3, #1
 802149a:	2b00      	cmp	r3, #0
 802149c:	d102      	bne.n	80214a4 <CheckSmSettings+0x10c>
            /* send mailbox is not enabled */
            result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 802149e:	2316      	movs	r3, #22
 80214a0:	75bb      	strb	r3, [r7, #22]
 80214a2:	e02b      	b.n	80214fc <CheckSmSettings+0x164>
        else if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_DIRECTION_MASK) != SM_SETTING_DIRECTION_READ_VALUE)
 80214a4:	68fb      	ldr	r3, [r7, #12]
 80214a6:	791b      	ldrb	r3, [r3, #4]
 80214a8:	f003 030c 	and.w	r3, r3, #12
 80214ac:	2b00      	cmp	r3, #0
 80214ae:	d002      	beq.n	80214b6 <CheckSmSettings+0x11e>
           /* receive mailbox is not readable by the master*/
            result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 80214b0:	2316      	movs	r3, #22
 80214b2:	75bb      	strb	r3, [r7, #22]
 80214b4:	e022      	b.n	80214fc <CheckSmSettings+0x164>
        else if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_MODE_MASK) != SM_SETTING_MODE_ONE_BUFFER_VALUE )
 80214b6:	68fb      	ldr	r3, [r7, #12]
 80214b8:	791b      	ldrb	r3, [r3, #4]
 80214ba:	f003 0302 	and.w	r3, r3, #2
 80214be:	2b00      	cmp	r3, #0
 80214c0:	d102      	bne.n	80214c8 <CheckSmSettings+0x130>
            /* receive mailbox is not in one buffer mode */
            result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 80214c2:	2316      	movs	r3, #22
 80214c4:	75bb      	strb	r3, [r7, #22]
 80214c6:	e019      	b.n	80214fc <CheckSmSettings+0x164>
        else if ( SMLength < MIN_MBX_SIZE )
 80214c8:	8abb      	ldrh	r3, [r7, #20]
 80214ca:	2b21      	cmp	r3, #33	; 0x21
 80214cc:	d802      	bhi.n	80214d4 <CheckSmSettings+0x13c>
            /* send mailbox size is too small */
            result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 80214ce:	2316      	movs	r3, #22
 80214d0:	75bb      	strb	r3, [r7, #22]
 80214d2:	e013      	b.n	80214fc <CheckSmSettings+0x164>
        else if ( SMLength > MAX_MBX_SIZE )
 80214d4:	8abb      	ldrh	r3, [r7, #20]
 80214d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80214da:	d902      	bls.n	80214e2 <CheckSmSettings+0x14a>
            /* send mailbox size is too great */
            result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 80214dc:	2316      	movs	r3, #22
 80214de:	75bb      	strb	r3, [r7, #22]
 80214e0:	e00c      	b.n	80214fc <CheckSmSettings+0x164>
         else if ( SMAddress < MIN_MBX_READ_ADDRESS )
 80214e2:	8a7b      	ldrh	r3, [r7, #18]
 80214e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80214e8:	d202      	bcs.n	80214f0 <CheckSmSettings+0x158>
            /* send mailbox address is too small */
            result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 80214ea:	2316      	movs	r3, #22
 80214ec:	75bb      	strb	r3, [r7, #22]
 80214ee:	e005      	b.n	80214fc <CheckSmSettings+0x164>
        else if ( SMAddress > MAX_MBX_READ_ADDRESS )
 80214f0:	8a7b      	ldrh	r3, [r7, #18]
 80214f2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80214f6:	d301      	bcc.n	80214fc <CheckSmSettings+0x164>
            /* send mailbox address is too great */
            result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 80214f8:	2316      	movs	r3, #22
 80214fa:	75bb      	strb	r3, [r7, #22]

    }

    if ( result == 0 && maxChannel > PROCESS_DATA_IN )
 80214fc:	7dbb      	ldrb	r3, [r7, #22]
 80214fe:	2b00      	cmp	r3, #0
 8021500:	d171      	bne.n	80215e6 <CheckSmSettings+0x24e>
 8021502:	79fb      	ldrb	r3, [r7, #7]
 8021504:	2b03      	cmp	r3, #3
 8021506:	d96e      	bls.n	80215e6 <CheckSmSettings+0x24e>
    {
        /* b3BufferMode is only set, if inputs and outputs are running in 3-Buffer-Mode when leaving this function */
        b3BufferMode = TRUE;
 8021508:	4b4a      	ldr	r3, [pc, #296]	; (8021634 <CheckSmSettings+0x29c>)
 802150a:	2201      	movs	r2, #1
 802150c:	701a      	strb	r2, [r3, #0]
        /* check the Sync Manager Parameter for the Inputs (Sync Manager Channel 2) */
/*ECATCHANGE_START(V5.11) HW1*/
        pSyncMan = GetSyncMan(PROCESS_DATA_IN);
 802150e:	2003      	movs	r0, #3
 8021510:	f7ff fed6 	bl	80212c0 <GetSyncMan>
 8021514:	60f8      	str	r0, [r7, #12]
/*ECATCHANGE_END(V5.11) HW1*/

    SMLength = pSyncMan->Length;
 8021516:	68fb      	ldr	r3, [r7, #12]
 8021518:	789a      	ldrb	r2, [r3, #2]
 802151a:	78db      	ldrb	r3, [r3, #3]
 802151c:	021b      	lsls	r3, r3, #8
 802151e:	4313      	orrs	r3, r2
 8021520:	82bb      	strh	r3, [r7, #20]
    SMAddress = pSyncMan->PhysicalStartAddress;
 8021522:	68fb      	ldr	r3, [r7, #12]
 8021524:	781a      	ldrb	r2, [r3, #0]
 8021526:	785b      	ldrb	r3, [r3, #1]
 8021528:	021b      	lsls	r3, r3, #8
 802152a:	4313      	orrs	r3, r2
 802152c:	827b      	strh	r3, [r7, #18]


        if ((pSyncMan->Settings[SM_SETTING_ACTIVATE_OFFSET] & SM_SETTING_ENABLE_VALUE) != 0 && SMLength == 0 )
 802152e:	68fb      	ldr	r3, [r7, #12]
 8021530:	799b      	ldrb	r3, [r3, #6]
 8021532:	f003 0301 	and.w	r3, r3, #1
 8021536:	2b00      	cmp	r3, #0
 8021538:	d005      	beq.n	8021546 <CheckSmSettings+0x1ae>
 802153a:	8abb      	ldrh	r3, [r7, #20]
 802153c:	2b00      	cmp	r3, #0
 802153e:	d102      	bne.n	8021546 <CheckSmSettings+0x1ae>
            /* the SM3 size is 0 and the SM3 is active */
            result = SYNCMANCHSETTINGS+1;
 8021540:	2304      	movs	r3, #4
 8021542:	75bb      	strb	r3, [r7, #22]
 8021544:	e04a      	b.n	80215dc <CheckSmSettings+0x244>
        else if (pSyncMan->Settings[SM_SETTING_ACTIVATE_OFFSET] & SM_SETTING_ENABLE_VALUE)
 8021546:	68fb      	ldr	r3, [r7, #12]
 8021548:	799b      	ldrb	r3, [r3, #6]
 802154a:	f003 0301 	and.w	r3, r3, #1
 802154e:	2b00      	cmp	r3, #0
 8021550:	d03b      	beq.n	80215ca <CheckSmSettings+0x232>
        {
            /* Sync Manager Channel 3 is active, input size has to greater 0 */
            if ( SMLength != nPdInputSize || nPdInputSize == 0 || SMLength > MAX_PD_INPUT_SIZE)
 8021552:	4b39      	ldr	r3, [pc, #228]	; (8021638 <CheckSmSettings+0x2a0>)
 8021554:	881b      	ldrh	r3, [r3, #0]
 8021556:	8aba      	ldrh	r2, [r7, #20]
 8021558:	429a      	cmp	r2, r3
 802155a:	d106      	bne.n	802156a <CheckSmSettings+0x1d2>
 802155c:	4b36      	ldr	r3, [pc, #216]	; (8021638 <CheckSmSettings+0x2a0>)
 802155e:	881b      	ldrh	r3, [r3, #0]
 8021560:	2b00      	cmp	r3, #0
 8021562:	d002      	beq.n	802156a <CheckSmSettings+0x1d2>
 8021564:	8abb      	ldrh	r3, [r7, #20]
 8021566:	2b44      	cmp	r3, #68	; 0x44
 8021568:	d902      	bls.n	8021570 <CheckSmSettings+0x1d8>
                /* sizes don't match */
                result = SYNCMANCHSIZE+1;
 802156a:	2303      	movs	r3, #3
 802156c:	75bb      	strb	r3, [r7, #22]
 802156e:	e035      	b.n	80215dc <CheckSmSettings+0x244>
            else
                /* sizes matches */
            if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_DIRECTION_MASK) == SM_SETTING_DIRECTION_READ_VALUE )
 8021570:	68fb      	ldr	r3, [r7, #12]
 8021572:	791b      	ldrb	r3, [r3, #4]
 8021574:	f003 030c 	and.w	r3, r3, #12
 8021578:	2b00      	cmp	r3, #0
 802157a:	d123      	bne.n	80215c4 <CheckSmSettings+0x22c>
            {
                /* settings match */
                if ( ( ( nAlStatus == STATE_PREOP )&&( SMAddress >= MIN_PD_READ_ADDRESS )&&( SMAddress <= MAX_PD_READ_ADDRESS ) )
 802157c:	4b2f      	ldr	r3, [pc, #188]	; (802163c <CheckSmSettings+0x2a4>)
 802157e:	781b      	ldrb	r3, [r3, #0]
 8021580:	2b02      	cmp	r3, #2
 8021582:	d107      	bne.n	8021594 <CheckSmSettings+0x1fc>
 8021584:	8a7b      	ldrh	r3, [r7, #18]
 8021586:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 802158a:	d303      	bcc.n	8021594 <CheckSmSettings+0x1fc>
 802158c:	8a7b      	ldrh	r3, [r7, #18]
 802158e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8021592:	d308      	bcc.n	80215a6 <CheckSmSettings+0x20e>
                   ||( ( nAlStatus != STATE_PREOP )&&( SMAddress == nEscAddrInputData ) )
 8021594:	4b29      	ldr	r3, [pc, #164]	; (802163c <CheckSmSettings+0x2a4>)
 8021596:	781b      	ldrb	r3, [r3, #0]
 8021598:	2b02      	cmp	r3, #2
 802159a:	d00f      	beq.n	80215bc <CheckSmSettings+0x224>
 802159c:	4b28      	ldr	r3, [pc, #160]	; (8021640 <CheckSmSettings+0x2a8>)
 802159e:	881b      	ldrh	r3, [r3, #0]
 80215a0:	8a7a      	ldrh	r2, [r7, #18]
 80215a2:	429a      	cmp	r2, r3
 80215a4:	d10a      	bne.n	80215bc <CheckSmSettings+0x224>
                    )
                {
                    /* addresses match */

                    if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_MODE_MASK) == SM_SETTING_MODE_ONE_BUFFER_VALUE )
 80215a6:	68fb      	ldr	r3, [r7, #12]
 80215a8:	791b      	ldrb	r3, [r3, #4]
 80215aa:	f003 0302 	and.w	r3, r3, #2
 80215ae:	2b00      	cmp	r3, #0
 80215b0:	d003      	beq.n	80215ba <CheckSmSettings+0x222>
                        /* inputs are running in 1-Buffer-Mode, reset flag b3BufferMode */
                        b3BufferMode = FALSE;
 80215b2:	4b20      	ldr	r3, [pc, #128]	; (8021634 <CheckSmSettings+0x29c>)
 80215b4:	2200      	movs	r2, #0
 80215b6:	701a      	strb	r2, [r3, #0]
                   ||( ( nAlStatus != STATE_PREOP )&&( SMAddress == nEscAddrInputData ) )
                    )
                {
                    /* addresses match */

                    if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_MODE_MASK) == SM_SETTING_MODE_ONE_BUFFER_VALUE )
 80215b8:	e003      	b.n	80215c2 <CheckSmSettings+0x22a>
 80215ba:	e002      	b.n	80215c2 <CheckSmSettings+0x22a>
                        /* inputs are running in 1-Buffer-Mode, reset flag b3BufferMode */
                        b3BufferMode = FALSE;
                }
                else
                    /* input address is out of the allowed area or has changed in SAFEOP or OP */
                    result = SYNCMANCHADDRESS+1;
 80215bc:	2302      	movs	r3, #2
 80215be:	75bb      	strb	r3, [r7, #22]
 80215c0:	e00c      	b.n	80215dc <CheckSmSettings+0x244>
 80215c2:	e00b      	b.n	80215dc <CheckSmSettings+0x244>
            }
            else
                /* input settings do not match */
                result = SYNCMANCHSETTINGS+1;
 80215c4:	2304      	movs	r3, #4
 80215c6:	75bb      	strb	r3, [r7, #22]
 80215c8:	e008      	b.n	80215dc <CheckSmSettings+0x244>
        }
        else if ( SMLength != 0 || nPdInputSize != 0 )
 80215ca:	8abb      	ldrh	r3, [r7, #20]
 80215cc:	2b00      	cmp	r3, #0
 80215ce:	d103      	bne.n	80215d8 <CheckSmSettings+0x240>
 80215d0:	4b19      	ldr	r3, [pc, #100]	; (8021638 <CheckSmSettings+0x2a0>)
 80215d2:	881b      	ldrh	r3, [r3, #0]
 80215d4:	2b00      	cmp	r3, #0
 80215d6:	d001      	beq.n	80215dc <CheckSmSettings+0x244>
            /* input size is not zero although the SM3 channel is not enabled */
            result = SYNCMANCHSIZE+1;
 80215d8:	2303      	movs	r3, #3
 80215da:	75bb      	strb	r3, [r7, #22]



        if ( result != 0 )
 80215dc:	7dbb      	ldrb	r3, [r7, #22]
 80215de:	2b00      	cmp	r3, #0
 80215e0:	d001      	beq.n	80215e6 <CheckSmSettings+0x24e>
        {
            result = ALSTATUSCODE_INVALIDSMINCFG;
 80215e2:	231e      	movs	r3, #30
 80215e4:	75bb      	strb	r3, [r7, #22]
        }
    }


//    else
    if ( result == 0 && maxChannel > PROCESS_DATA_OUT )
 80215e6:	7dbb      	ldrb	r3, [r7, #22]
 80215e8:	2b00      	cmp	r3, #0
 80215ea:	f040 808a 	bne.w	8021702 <CheckSmSettings+0x36a>
 80215ee:	79fb      	ldrb	r3, [r7, #7]
 80215f0:	2b02      	cmp	r3, #2
 80215f2:	f240 8086 	bls.w	8021702 <CheckSmSettings+0x36a>
    {
        /* check the Sync Manager Parameter for the Outputs (Sync Manager Channel 2) */
/*ECATCHANGE_START(V5.11) HW1*/
        pSyncMan = GetSyncMan(PROCESS_DATA_OUT);
 80215f6:	2002      	movs	r0, #2
 80215f8:	f7ff fe62 	bl	80212c0 <GetSyncMan>
 80215fc:	60f8      	str	r0, [r7, #12]
/*ECATCHANGE_END(V5.11) HW1*/

    SMLength = pSyncMan->Length;
 80215fe:	68fb      	ldr	r3, [r7, #12]
 8021600:	789a      	ldrb	r2, [r3, #2]
 8021602:	78db      	ldrb	r3, [r3, #3]
 8021604:	021b      	lsls	r3, r3, #8
 8021606:	4313      	orrs	r3, r2
 8021608:	82bb      	strh	r3, [r7, #20]
    SMAddress = pSyncMan->PhysicalStartAddress;
 802160a:	68fb      	ldr	r3, [r7, #12]
 802160c:	781a      	ldrb	r2, [r3, #0]
 802160e:	785b      	ldrb	r3, [r3, #1]
 8021610:	021b      	lsls	r3, r3, #8
 8021612:	4313      	orrs	r3, r2
 8021614:	827b      	strh	r3, [r7, #18]


    if ( (pSyncMan->Settings[SM_SETTING_ACTIVATE_OFFSET] & SM_SETTING_ENABLE_VALUE) != 0 && SMLength == 0 )
 8021616:	68fb      	ldr	r3, [r7, #12]
 8021618:	799b      	ldrb	r3, [r3, #6]
 802161a:	f003 0301 	and.w	r3, r3, #1
 802161e:	2b00      	cmp	r3, #0
 8021620:	d010      	beq.n	8021644 <CheckSmSettings+0x2ac>
 8021622:	8abb      	ldrh	r3, [r7, #20]
 8021624:	2b00      	cmp	r3, #0
 8021626:	d10d      	bne.n	8021644 <CheckSmSettings+0x2ac>
            /* the SM2 size is 0 and the SM2 is active */
            result = SYNCMANCHSETTINGS+1;
 8021628:	2304      	movs	r3, #4
 802162a:	75bb      	strb	r3, [r7, #22]
 802162c:	e064      	b.n	80216f8 <CheckSmSettings+0x360>
 802162e:	bf00      	nop
 8021630:	1fff25a8 	.word	0x1fff25a8
 8021634:	1fff2574 	.word	0x1fff2574
 8021638:	1fff25a4 	.word	0x1fff25a4
 802163c:	1fff2579 	.word	0x1fff2579
 8021640:	1fff25bc 	.word	0x1fff25bc
        else if (pSyncMan->Settings[SM_SETTING_ACTIVATE_OFFSET] & SM_SETTING_ENABLE_VALUE)
 8021644:	68fb      	ldr	r3, [r7, #12]
 8021646:	799b      	ldrb	r3, [r3, #6]
 8021648:	f003 0301 	and.w	r3, r3, #1
 802164c:	2b00      	cmp	r3, #0
 802164e:	d04a      	beq.n	80216e6 <CheckSmSettings+0x34e>
        {
            /* Sync Manager Channel 2 is active, output size has to greater 0 */
            if ( SMLength == nPdOutputSize && nPdOutputSize != 0 && SMLength <= ((UINT16)MAX_PD_OUTPUT_SIZE))
 8021650:	4b3a      	ldr	r3, [pc, #232]	; (802173c <CheckSmSettings+0x3a4>)
 8021652:	881b      	ldrh	r3, [r3, #0]
 8021654:	8aba      	ldrh	r2, [r7, #20]
 8021656:	429a      	cmp	r2, r3
 8021658:	d141      	bne.n	80216de <CheckSmSettings+0x346>
 802165a:	4b38      	ldr	r3, [pc, #224]	; (802173c <CheckSmSettings+0x3a4>)
 802165c:	881b      	ldrh	r3, [r3, #0]
 802165e:	2b00      	cmp	r3, #0
 8021660:	d03d      	beq.n	80216de <CheckSmSettings+0x346>
 8021662:	8abb      	ldrh	r3, [r7, #20]
 8021664:	2b44      	cmp	r3, #68	; 0x44
 8021666:	d83a      	bhi.n	80216de <CheckSmSettings+0x346>

            {
                /* sizes match */
                if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_DIRECTION_MASK) == SM_SETTING_DIRECTION_WRITE_VALUE )
 8021668:	68fb      	ldr	r3, [r7, #12]
 802166a:	791b      	ldrb	r3, [r3, #4]
 802166c:	f003 030c 	and.w	r3, r3, #12
 8021670:	2b04      	cmp	r3, #4
 8021672:	d130      	bne.n	80216d6 <CheckSmSettings+0x33e>
                {
                    /* settings match */
                    if ( ( ( nAlStatus == STATE_PREOP )&&( SMAddress >= MIN_PD_WRITE_ADDRESS )&&( SMAddress <= MAX_PD_WRITE_ADDRESS ) )
 8021674:	4b32      	ldr	r3, [pc, #200]	; (8021740 <CheckSmSettings+0x3a8>)
 8021676:	781b      	ldrb	r3, [r3, #0]
 8021678:	2b02      	cmp	r3, #2
 802167a:	d107      	bne.n	802168c <CheckSmSettings+0x2f4>
 802167c:	8a7b      	ldrh	r3, [r7, #18]
 802167e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8021682:	d303      	bcc.n	802168c <CheckSmSettings+0x2f4>
 8021684:	8a7b      	ldrh	r3, [r7, #18]
 8021686:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 802168a:	d308      	bcc.n	802169e <CheckSmSettings+0x306>
                       ||( ( nAlStatus != STATE_PREOP )&&( SMAddress == nEscAddrOutputData ) )
 802168c:	4b2c      	ldr	r3, [pc, #176]	; (8021740 <CheckSmSettings+0x3a8>)
 802168e:	781b      	ldrb	r3, [r3, #0]
 8021690:	2b02      	cmp	r3, #2
 8021692:	d01c      	beq.n	80216ce <CheckSmSettings+0x336>
 8021694:	4b2b      	ldr	r3, [pc, #172]	; (8021744 <CheckSmSettings+0x3ac>)
 8021696:	881b      	ldrh	r3, [r3, #0]
 8021698:	8a7a      	ldrh	r2, [r7, #18]
 802169a:	429a      	cmp	r2, r3
 802169c:	d117      	bne.n	80216ce <CheckSmSettings+0x336>
                        )
                    {
                        /* addresses match */
                        {
                            /* check, if watchdog trigger is enabled */
                            if (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_WATCHDOG_VALUE)
 802169e:	68fb      	ldr	r3, [r7, #12]
 80216a0:	791b      	ldrb	r3, [r3, #4]
 80216a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80216a6:	2b00      	cmp	r3, #0
 80216a8:	d003      	beq.n	80216b2 <CheckSmSettings+0x31a>
                            {
                                bWdTrigger = TRUE;
 80216aa:	4b27      	ldr	r3, [pc, #156]	; (8021748 <CheckSmSettings+0x3b0>)
 80216ac:	2201      	movs	r2, #1
 80216ae:	701a      	strb	r2, [r3, #0]
 80216b0:	e002      	b.n	80216b8 <CheckSmSettings+0x320>
                            }
                            else
                            {
                                bWdTrigger = FALSE;
 80216b2:	4b25      	ldr	r3, [pc, #148]	; (8021748 <CheckSmSettings+0x3b0>)
 80216b4:	2200      	movs	r2, #0
 80216b6:	701a      	strb	r2, [r3, #0]
                            }

                            if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_MODE_MASK) == SM_SETTING_MODE_ONE_BUFFER_VALUE )
 80216b8:	68fb      	ldr	r3, [r7, #12]
 80216ba:	791b      	ldrb	r3, [r3, #4]
 80216bc:	f003 0302 	and.w	r3, r3, #2
 80216c0:	2b00      	cmp	r3, #0
 80216c2:	d003      	beq.n	80216cc <CheckSmSettings+0x334>
                                /* outputs are running in 1-Buffer-Mode, reset flag b3BufferMode */
                                b3BufferMode = FALSE;
 80216c4:	4b21      	ldr	r3, [pc, #132]	; (802174c <CheckSmSettings+0x3b4>)
 80216c6:	2200      	movs	r2, #0
 80216c8:	701a      	strb	r2, [r3, #0]
                            else
                            {
                                bWdTrigger = FALSE;
                            }

                            if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_MODE_MASK) == SM_SETTING_MODE_ONE_BUFFER_VALUE )
 80216ca:	e003      	b.n	80216d4 <CheckSmSettings+0x33c>
 80216cc:	e002      	b.n	80216d4 <CheckSmSettings+0x33c>
                                b3BufferMode = FALSE;
                        }
                    }
                    else
                        /* output address is out of the allowed area or has changed in SAFEOP or OP */
                        result = SYNCMANCHADDRESS+1;
 80216ce:	2302      	movs	r3, #2
 80216d0:	75bb      	strb	r3, [r7, #22]
 80216d2:	e003      	b.n	80216dc <CheckSmSettings+0x344>
 80216d4:	e002      	b.n	80216dc <CheckSmSettings+0x344>
                }
                else
                    /* output settings do not match */
                    result = SYNCMANCHSETTINGS+1;
 80216d6:	2304      	movs	r3, #4
 80216d8:	75bb      	strb	r3, [r7, #22]
            /* Sync Manager Channel 2 is active, output size has to greater 0 */
            if ( SMLength == nPdOutputSize && nPdOutputSize != 0 && SMLength <= ((UINT16)MAX_PD_OUTPUT_SIZE))

            {
                /* sizes match */
                if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_DIRECTION_MASK) == SM_SETTING_DIRECTION_WRITE_VALUE )
 80216da:	e003      	b.n	80216e4 <CheckSmSettings+0x34c>
 80216dc:	e002      	b.n	80216e4 <CheckSmSettings+0x34c>
                    /* output settings do not match */
                    result = SYNCMANCHSETTINGS+1;
            }
            else
                /* output sizes don't match */
                result = SYNCMANCHSIZE+1;
 80216de:	2303      	movs	r3, #3
 80216e0:	75bb      	strb	r3, [r7, #22]
 80216e2:	e009      	b.n	80216f8 <CheckSmSettings+0x360>
 80216e4:	e008      	b.n	80216f8 <CheckSmSettings+0x360>
        }
        else if ( SMLength != 0 || nPdOutputSize != 0 )
 80216e6:	8abb      	ldrh	r3, [r7, #20]
 80216e8:	2b00      	cmp	r3, #0
 80216ea:	d103      	bne.n	80216f4 <CheckSmSettings+0x35c>
 80216ec:	4b13      	ldr	r3, [pc, #76]	; (802173c <CheckSmSettings+0x3a4>)
 80216ee:	881b      	ldrh	r3, [r3, #0]
 80216f0:	2b00      	cmp	r3, #0
 80216f2:	d001      	beq.n	80216f8 <CheckSmSettings+0x360>
            /* output size is not zero although the SM2 channel is not enabled */
            result = SYNCMANCHSIZE+1;
 80216f4:	2303      	movs	r3, #3
 80216f6:	75bb      	strb	r3, [r7, #22]

        if ( result != 0 )
 80216f8:	7dbb      	ldrb	r3, [r7, #22]
 80216fa:	2b00      	cmp	r3, #0
 80216fc:	d001      	beq.n	8021702 <CheckSmSettings+0x36a>
        {
            result = ALSTATUSCODE_INVALIDSMOUTCFG;
 80216fe:	231d      	movs	r3, #29
 8021700:	75bb      	strb	r3, [r7, #22]
        }
    }


    if ( result == 0 )
 8021702:	7dbb      	ldrb	r3, [r7, #22]
 8021704:	2b00      	cmp	r3, #0
 8021706:	d113      	bne.n	8021730 <CheckSmSettings+0x398>
    {
        /* the Enable-Byte of the rest of the SM channels has to be read to acknowledge the SM-Change-Interrupt */
        for (i = maxChannel; i < nMaxSyncMan; i++)
 8021708:	79fb      	ldrb	r3, [r7, #7]
 802170a:	75fb      	strb	r3, [r7, #23]
 802170c:	e00b      	b.n	8021726 <CheckSmSettings+0x38e>
        {
/*ECATCHANGE_START(V5.11) HW1*/
            pSyncMan = GetSyncMan(i);
 802170e:	7dfb      	ldrb	r3, [r7, #23]
 8021710:	4618      	mov	r0, r3
 8021712:	f7ff fdd5 	bl	80212c0 <GetSyncMan>
 8021716:	60f8      	str	r0, [r7, #12]
/*ECATCHANGE_END(V5.11) HW1*/
            SMActivate = pSyncMan->Settings[SM_SETTING_ACTIVATE_OFFSET];
 8021718:	68fb      	ldr	r3, [r7, #12]
 802171a:	799a      	ldrb	r2, [r3, #6]
 802171c:	4b0c      	ldr	r3, [pc, #48]	; (8021750 <CheckSmSettings+0x3b8>)
 802171e:	701a      	strb	r2, [r3, #0]


    if ( result == 0 )
    {
        /* the Enable-Byte of the rest of the SM channels has to be read to acknowledge the SM-Change-Interrupt */
        for (i = maxChannel; i < nMaxSyncMan; i++)
 8021720:	7dfb      	ldrb	r3, [r7, #23]
 8021722:	3301      	adds	r3, #1
 8021724:	75fb      	strb	r3, [r7, #23]
 8021726:	4b0b      	ldr	r3, [pc, #44]	; (8021754 <CheckSmSettings+0x3bc>)
 8021728:	781b      	ldrb	r3, [r3, #0]
 802172a:	7dfa      	ldrb	r2, [r7, #23]
 802172c:	429a      	cmp	r2, r3
 802172e:	d3ee      	bcc.n	802170e <CheckSmSettings+0x376>
            pSyncMan = GetSyncMan(i);
/*ECATCHANGE_END(V5.11) HW1*/
            SMActivate = pSyncMan->Settings[SM_SETTING_ACTIVATE_OFFSET];
        }
    }
    return result;
 8021730:	7dbb      	ldrb	r3, [r7, #22]
}
 8021732:	4618      	mov	r0, r3
 8021734:	3718      	adds	r7, #24
 8021736:	46bd      	mov	sp, r7
 8021738:	bd80      	pop	{r7, pc}
 802173a:	bf00      	nop
 802173c:	1fff257a 	.word	0x1fff257a
 8021740:	1fff2579 	.word	0x1fff2579
 8021744:	1fff2586 	.word	0x1fff2586
 8021748:	1fff25b6 	.word	0x1fff25b6
 802174c:	1fff2574 	.word	0x1fff2574
 8021750:	1fff14a5 	.word	0x1fff14a5
 8021754:	1fff25ba 	.word	0x1fff25ba

08021758 <StartInputHandler>:
 \brief  and the AL Event Mask register will be set

*////////////////////////////////////////////////////////////////////////////////////////

UINT16 StartInputHandler(void)
{
 8021758:	b580      	push	{r7, lr}
 802175a:	b08c      	sub	sp, #48	; 0x30
 802175c:	af00      	add	r7, sp, #0
    TSYNCMAN ESCMEM * pSyncMan;
    UINT8        dcControl;
    UINT16     wdiv = 0;
 802175e:	2300      	movs	r3, #0
 8021760:	84bb      	strh	r3, [r7, #36]	; 0x24
/*ECATCHANGE_START(V5.11) ECAT4*/
    UINT16     wd = 0;
 8021762:	2300      	movs	r3, #0
 8021764:	847b      	strh	r3, [r7, #34]	; 0x22
/*ECATCHANGE_END(V5.11) ECAT4*/
    UINT32     cycleTimeSync0 = 0; /* Sync0 cycle time */
 8021766:	2300      	movs	r3, #0
 8021768:	61fb      	str	r3, [r7, #28]
    UINT32     cycleTimeSync1 = 0; /* Delay between the Sync0 and Sycn1 signal. A new Sync1 cycle starts on the next Sync0 signal after Sync1 signal.*/
 802176a:	2300      	movs	r3, #0
 802176c:	61bb      	str	r3, [r7, #24]
    BOOL bSubordinatedCycles = FALSE;
 802176e:	2300      	movs	r3, #0
 8021770:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    UINT16    nPdInputBuffer = 3;
 8021774:	2303      	movs	r3, #3
 8021776:	85bb      	strh	r3, [r7, #44]	; 0x2c
    UINT16    nPdOutputBuffer = 3;
 8021778:	2303      	movs	r3, #3
 802177a:	857b      	strh	r3, [r7, #42]	; 0x2a

    UINT16 SyncType0x1C32 = 0; /* Helper variable for sync type for SM2 (required if no CoE is supported or no output process data available)*/
 802177c:	2300      	movs	r3, #0
 802177e:	853b      	strh	r3, [r7, #40]	; 0x28
    UINT16 SyncType0x1C33 = 0; /* Helper variable for sync type for SM3 (required if no CoE is supported or no input process data available)*/
 8021780:	2300      	movs	r3, #0
 8021782:	84fb      	strh	r3, [r7, #38]	; 0x26

    UINT16 u16MinSuppSyncType = 0xFFFF;  /* Minimum supported Sync Types */
 8021784:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8021788:	82fb      	strh	r3, [r7, #22]

    u16MinSuppSyncType &= sSyncManOutPar.u16SyncTypesSupported;
 802178a:	4ba2      	ldr	r3, [pc, #648]	; (8021a14 <StartInputHandler+0x2bc>)
 802178c:	899a      	ldrh	r2, [r3, #12]
 802178e:	8afb      	ldrh	r3, [r7, #22]
 8021790:	4013      	ands	r3, r2
 8021792:	82fb      	strh	r3, [r7, #22]
    u16MinSuppSyncType &= sSyncManInPar.u16SyncTypesSupported;
 8021794:	4ba0      	ldr	r3, [pc, #640]	; (8021a18 <StartInputHandler+0x2c0>)
 8021796:	899a      	ldrh	r2, [r3, #12]
 8021798:	8afb      	ldrh	r3, [r7, #22]
 802179a:	4013      	ands	r3, r2
 802179c:	82fb      	strh	r3, [r7, #22]

    u16ALEventMask = 0;
 802179e:	4b9f      	ldr	r3, [pc, #636]	; (8021a1c <StartInputHandler+0x2c4>)
 80217a0:	2200      	movs	r2, #0
 80217a2:	801a      	strh	r2, [r3, #0]

    /* 
        --- Check if SyncManager areas overlapping --- 
    */
    bEcatFirstOutputsReceived = FALSE;
 80217a4:	4b9e      	ldr	r3, [pc, #632]	; (8021a20 <StartInputHandler+0x2c8>)
 80217a6:	2200      	movs	r2, #0
 80217a8:	701a      	strb	r2, [r3, #0]

    /* get a pointer to the Sync Manager Channel 2 (Outputs) */
/*ECATCHANGE_START(V5.11) HW1*/
    pSyncMan = GetSyncMan(PROCESS_DATA_OUT);
 80217aa:	2002      	movs	r0, #2
 80217ac:	f7ff fd88 	bl	80212c0 <GetSyncMan>
 80217b0:	6138      	str	r0, [r7, #16]
/*ECATCHANGE_END(V5.11) HW1*/
    /* store the address of the Sync Manager Channel 2 (Outputs) */
    nEscAddrOutputData = pSyncMan->PhysicalStartAddress;
 80217b2:	693b      	ldr	r3, [r7, #16]
 80217b4:	881b      	ldrh	r3, [r3, #0]
 80217b6:	b29a      	uxth	r2, r3
 80217b8:	4b9a      	ldr	r3, [pc, #616]	; (8021a24 <StartInputHandler+0x2cc>)
 80217ba:	801a      	strh	r2, [r3, #0]
    /* get the number of output buffer used for calculating the address areas */
    if (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_MODE_ONE_BUFFER_VALUE)
 80217bc:	693b      	ldr	r3, [r7, #16]
 80217be:	791b      	ldrb	r3, [r3, #4]
 80217c0:	f003 0302 	and.w	r3, r3, #2
 80217c4:	2b00      	cmp	r3, #0
 80217c6:	d001      	beq.n	80217cc <StartInputHandler+0x74>
    {
       nPdOutputBuffer = 1;
 80217c8:	2301      	movs	r3, #1
 80217ca:	857b      	strh	r3, [r7, #42]	; 0x2a
    }


    /* get a pointer to the Sync Manager Channel 3 (Inputs) */
/*ECATCHANGE_START(V5.11) HW1*/
    pSyncMan = GetSyncMan(PROCESS_DATA_IN);
 80217cc:	2003      	movs	r0, #3
 80217ce:	f7ff fd77 	bl	80212c0 <GetSyncMan>
 80217d2:	6138      	str	r0, [r7, #16]
/*ECATCHANGE_END(V5.11) HW1*/
    /* store the address of the Sync Manager Channel 3 (Inputs)*/
    nEscAddrInputData = pSyncMan->PhysicalStartAddress;
 80217d4:	693b      	ldr	r3, [r7, #16]
 80217d6:	881b      	ldrh	r3, [r3, #0]
 80217d8:	b29a      	uxth	r2, r3
 80217da:	4b93      	ldr	r3, [pc, #588]	; (8021a28 <StartInputHandler+0x2d0>)
 80217dc:	801a      	strh	r2, [r3, #0]
    
    /* get the number of input buffer used for calculating the address areas */
    if ( pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_MODE_ONE_BUFFER_VALUE )
 80217de:	693b      	ldr	r3, [r7, #16]
 80217e0:	791b      	ldrb	r3, [r3, #4]
 80217e2:	f003 0302 	and.w	r3, r3, #2
 80217e6:	2b00      	cmp	r3, #0
 80217e8:	d001      	beq.n	80217ee <StartInputHandler+0x96>
        nPdInputBuffer = 1;
 80217ea:	2301      	movs	r3, #1
 80217ec:	85bb      	strh	r3, [r7, #44]	; 0x2c

    /* it has be checked if the Sync Manager memory areas for Inputs and Outputs will not overlap
       the Sync Manager memory areas for the Mailbox */

    if (((nEscAddrInputData + nPdInputSize * nPdInputBuffer) > u16EscAddrSendMbx && (nEscAddrInputData < (u16EscAddrSendMbx + u16SendMbxSize)))
 80217ee:	4b8e      	ldr	r3, [pc, #568]	; (8021a28 <StartInputHandler+0x2d0>)
 80217f0:	881b      	ldrh	r3, [r3, #0]
 80217f2:	461a      	mov	r2, r3
 80217f4:	4b8d      	ldr	r3, [pc, #564]	; (8021a2c <StartInputHandler+0x2d4>)
 80217f6:	881b      	ldrh	r3, [r3, #0]
 80217f8:	4619      	mov	r1, r3
 80217fa:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80217fc:	fb03 f301 	mul.w	r3, r3, r1
 8021800:	4413      	add	r3, r2
 8021802:	4a8b      	ldr	r2, [pc, #556]	; (8021a30 <StartInputHandler+0x2d8>)
 8021804:	8812      	ldrh	r2, [r2, #0]
 8021806:	4293      	cmp	r3, r2
 8021808:	dd0a      	ble.n	8021820 <StartInputHandler+0xc8>
 802180a:	4b87      	ldr	r3, [pc, #540]	; (8021a28 <StartInputHandler+0x2d0>)
 802180c:	881b      	ldrh	r3, [r3, #0]
 802180e:	461a      	mov	r2, r3
 8021810:	4b87      	ldr	r3, [pc, #540]	; (8021a30 <StartInputHandler+0x2d8>)
 8021812:	881b      	ldrh	r3, [r3, #0]
 8021814:	4619      	mov	r1, r3
 8021816:	4b87      	ldr	r3, [pc, #540]	; (8021a34 <StartInputHandler+0x2dc>)
 8021818:	881b      	ldrh	r3, [r3, #0]
 802181a:	440b      	add	r3, r1
 802181c:	429a      	cmp	r2, r3
 802181e:	db18      	blt.n	8021852 <StartInputHandler+0xfa>
       || ((nEscAddrInputData + nPdInputSize * nPdInputBuffer) > u16EscAddrReceiveMbx && (nEscAddrInputData < (u16EscAddrReceiveMbx + u16ReceiveMbxSize)))
 8021820:	4b81      	ldr	r3, [pc, #516]	; (8021a28 <StartInputHandler+0x2d0>)
 8021822:	881b      	ldrh	r3, [r3, #0]
 8021824:	461a      	mov	r2, r3
 8021826:	4b81      	ldr	r3, [pc, #516]	; (8021a2c <StartInputHandler+0x2d4>)
 8021828:	881b      	ldrh	r3, [r3, #0]
 802182a:	4619      	mov	r1, r3
 802182c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 802182e:	fb03 f301 	mul.w	r3, r3, r1
 8021832:	4413      	add	r3, r2
 8021834:	4a80      	ldr	r2, [pc, #512]	; (8021a38 <StartInputHandler+0x2e0>)
 8021836:	8812      	ldrh	r2, [r2, #0]
 8021838:	4293      	cmp	r3, r2
 802183a:	dd0c      	ble.n	8021856 <StartInputHandler+0xfe>
 802183c:	4b7a      	ldr	r3, [pc, #488]	; (8021a28 <StartInputHandler+0x2d0>)
 802183e:	881b      	ldrh	r3, [r3, #0]
 8021840:	461a      	mov	r2, r3
 8021842:	4b7d      	ldr	r3, [pc, #500]	; (8021a38 <StartInputHandler+0x2e0>)
 8021844:	881b      	ldrh	r3, [r3, #0]
 8021846:	4619      	mov	r1, r3
 8021848:	4b7c      	ldr	r3, [pc, #496]	; (8021a3c <StartInputHandler+0x2e4>)
 802184a:	881b      	ldrh	r3, [r3, #0]
 802184c:	440b      	add	r3, r1
 802184e:	429a      	cmp	r2, r3
 8021850:	da01      	bge.n	8021856 <StartInputHandler+0xfe>
        )
    {
        return ALSTATUSCODE_INVALIDSMINCFG;
 8021852:	231e      	movs	r3, #30
 8021854:	e30a      	b.n	8021e6c <StartInputHandler+0x714>
    }

    if (
        ((nEscAddrOutputData + nPdOutputSize * nPdOutputBuffer) > u16EscAddrSendMbx && (nEscAddrOutputData < (u16EscAddrSendMbx + u16SendMbxSize)))
 8021856:	4b73      	ldr	r3, [pc, #460]	; (8021a24 <StartInputHandler+0x2cc>)
 8021858:	881b      	ldrh	r3, [r3, #0]
 802185a:	461a      	mov	r2, r3
 802185c:	4b78      	ldr	r3, [pc, #480]	; (8021a40 <StartInputHandler+0x2e8>)
 802185e:	881b      	ldrh	r3, [r3, #0]
 8021860:	4619      	mov	r1, r3
 8021862:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8021864:	fb03 f301 	mul.w	r3, r3, r1
 8021868:	4413      	add	r3, r2
 802186a:	4a71      	ldr	r2, [pc, #452]	; (8021a30 <StartInputHandler+0x2d8>)
 802186c:	8812      	ldrh	r2, [r2, #0]
        )
    {
        return ALSTATUSCODE_INVALIDSMINCFG;
    }

    if (
 802186e:	4293      	cmp	r3, r2
 8021870:	dd0a      	ble.n	8021888 <StartInputHandler+0x130>
        ((nEscAddrOutputData + nPdOutputSize * nPdOutputBuffer) > u16EscAddrSendMbx && (nEscAddrOutputData < (u16EscAddrSendMbx + u16SendMbxSize)))
 8021872:	4b6c      	ldr	r3, [pc, #432]	; (8021a24 <StartInputHandler+0x2cc>)
 8021874:	881b      	ldrh	r3, [r3, #0]
 8021876:	461a      	mov	r2, r3
 8021878:	4b6d      	ldr	r3, [pc, #436]	; (8021a30 <StartInputHandler+0x2d8>)
 802187a:	881b      	ldrh	r3, [r3, #0]
 802187c:	4619      	mov	r1, r3
 802187e:	4b6d      	ldr	r3, [pc, #436]	; (8021a34 <StartInputHandler+0x2dc>)
 8021880:	881b      	ldrh	r3, [r3, #0]
 8021882:	440b      	add	r3, r1
 8021884:	429a      	cmp	r2, r3
 8021886:	db31      	blt.n	80218ec <StartInputHandler+0x194>
        ||((nEscAddrOutputData + nPdOutputSize * nPdOutputBuffer) > u16EscAddrReceiveMbx && (nEscAddrOutputData < (u16EscAddrReceiveMbx + u16ReceiveMbxSize)))
 8021888:	4b66      	ldr	r3, [pc, #408]	; (8021a24 <StartInputHandler+0x2cc>)
 802188a:	881b      	ldrh	r3, [r3, #0]
 802188c:	461a      	mov	r2, r3
 802188e:	4b6c      	ldr	r3, [pc, #432]	; (8021a40 <StartInputHandler+0x2e8>)
 8021890:	881b      	ldrh	r3, [r3, #0]
 8021892:	4619      	mov	r1, r3
 8021894:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8021896:	fb03 f301 	mul.w	r3, r3, r1
 802189a:	4413      	add	r3, r2
 802189c:	4a66      	ldr	r2, [pc, #408]	; (8021a38 <StartInputHandler+0x2e0>)
 802189e:	8812      	ldrh	r2, [r2, #0]
 80218a0:	4293      	cmp	r3, r2
 80218a2:	dd0a      	ble.n	80218ba <StartInputHandler+0x162>
 80218a4:	4b5f      	ldr	r3, [pc, #380]	; (8021a24 <StartInputHandler+0x2cc>)
 80218a6:	881b      	ldrh	r3, [r3, #0]
 80218a8:	461a      	mov	r2, r3
 80218aa:	4b63      	ldr	r3, [pc, #396]	; (8021a38 <StartInputHandler+0x2e0>)
 80218ac:	881b      	ldrh	r3, [r3, #0]
 80218ae:	4619      	mov	r1, r3
 80218b0:	4b62      	ldr	r3, [pc, #392]	; (8021a3c <StartInputHandler+0x2e4>)
 80218b2:	881b      	ldrh	r3, [r3, #0]
 80218b4:	440b      	add	r3, r1
 80218b6:	429a      	cmp	r2, r3
 80218b8:	db18      	blt.n	80218ec <StartInputHandler+0x194>
        ||
        ((nEscAddrOutputData + nPdOutputSize * nPdOutputBuffer) > nEscAddrInputData && (nEscAddrOutputData < (nEscAddrInputData + nPdInputSize)))
 80218ba:	4b5a      	ldr	r3, [pc, #360]	; (8021a24 <StartInputHandler+0x2cc>)
 80218bc:	881b      	ldrh	r3, [r3, #0]
 80218be:	461a      	mov	r2, r3
 80218c0:	4b5f      	ldr	r3, [pc, #380]	; (8021a40 <StartInputHandler+0x2e8>)
 80218c2:	881b      	ldrh	r3, [r3, #0]
 80218c4:	4619      	mov	r1, r3
 80218c6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80218c8:	fb03 f301 	mul.w	r3, r3, r1
 80218cc:	4413      	add	r3, r2
 80218ce:	4a56      	ldr	r2, [pc, #344]	; (8021a28 <StartInputHandler+0x2d0>)
 80218d0:	8812      	ldrh	r2, [r2, #0]
    }

    if (
        ((nEscAddrOutputData + nPdOutputSize * nPdOutputBuffer) > u16EscAddrSendMbx && (nEscAddrOutputData < (u16EscAddrSendMbx + u16SendMbxSize)))
        ||((nEscAddrOutputData + nPdOutputSize * nPdOutputBuffer) > u16EscAddrReceiveMbx && (nEscAddrOutputData < (u16EscAddrReceiveMbx + u16ReceiveMbxSize)))
        ||
 80218d2:	4293      	cmp	r3, r2
 80218d4:	dd0c      	ble.n	80218f0 <StartInputHandler+0x198>
        ((nEscAddrOutputData + nPdOutputSize * nPdOutputBuffer) > nEscAddrInputData && (nEscAddrOutputData < (nEscAddrInputData + nPdInputSize)))
 80218d6:	4b53      	ldr	r3, [pc, #332]	; (8021a24 <StartInputHandler+0x2cc>)
 80218d8:	881b      	ldrh	r3, [r3, #0]
 80218da:	461a      	mov	r2, r3
 80218dc:	4b52      	ldr	r3, [pc, #328]	; (8021a28 <StartInputHandler+0x2d0>)
 80218de:	881b      	ldrh	r3, [r3, #0]
 80218e0:	4619      	mov	r1, r3
 80218e2:	4b52      	ldr	r3, [pc, #328]	; (8021a2c <StartInputHandler+0x2d4>)
 80218e4:	881b      	ldrh	r3, [r3, #0]
 80218e6:	440b      	add	r3, r1
 80218e8:	429a      	cmp	r2, r3
 80218ea:	da01      	bge.n	80218f0 <StartInputHandler+0x198>
        )
    {
        /* Sync Manager Channel 2 memory area (Outputs) overlaps the Sync Manager memory areas for the Mailbox
           or the Sync Manager Channel 3 memory area (Inputs) */
        return ALSTATUSCODE_INVALIDSMOUTCFG;
 80218ec:	231d      	movs	r3, #29
 80218ee:	e2bd      	b.n	8021e6c <StartInputHandler+0x714>
        --- Check configured synchronisation ---
    */

    /* Get the DC Control/Activation register value*/
    /*Read register 0x981 (corresponding masks are adapted)*/
    HW_EscReadByte(dcControl, ESC_DC_SYNC_ACTIVATION_OFFSET);
 80218f0:	4b54      	ldr	r3, [pc, #336]	; (8021a44 <StartInputHandler+0x2ec>)
 80218f2:	781b      	ldrb	r3, [r3, #0]
 80218f4:	73fb      	strb	r3, [r7, #15]

    // Cycle time for Sync0
        HW_EscReadDWord(cycleTimeSync0, ESC_DC_SYNC0_CYCLETIME_OFFSET);
 80218f6:	4b54      	ldr	r3, [pc, #336]	; (8021a48 <StartInputHandler+0x2f0>)
 80218f8:	681b      	ldr	r3, [r3, #0]
 80218fa:	61fb      	str	r3, [r7, #28]
        cycleTimeSync0 = SWAPDWORD(cycleTimeSync0);

    // Cycle time for Sync1
        HW_EscReadDWord(cycleTimeSync1, ESC_DC_SYNC1_CYCLETIME_OFFSET);
 80218fc:	4b53      	ldr	r3, [pc, #332]	; (8021a4c <StartInputHandler+0x2f4>)
 80218fe:	681b      	ldr	r3, [r3, #0]
 8021900:	61bb      	str	r3, [r7, #24]
        cycleTimeSync1 = SWAPDWORD(cycleTimeSync1);


    SyncType0x1C32 = sSyncManOutPar.u16SyncType;
 8021902:	4b44      	ldr	r3, [pc, #272]	; (8021a14 <StartInputHandler+0x2bc>)
 8021904:	885b      	ldrh	r3, [r3, #2]
 8021906:	853b      	strh	r3, [r7, #40]	; 0x28
    SyncType0x1C33 = sSyncManInPar.u16SyncType;
 8021908:	4b43      	ldr	r3, [pc, #268]	; (8021a18 <StartInputHandler+0x2c0>)
 802190a:	885b      	ldrh	r3, [r3, #2]
 802190c:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* check general DC register plausibility and if configuration is supported
       - 0x981 DC Active
       - 0x9A0:0x9A3 Sync0 Cycle
       - 0x9A4:0x9A7 Sync1 Cycle
    */
    if((dcControl & (ESC_DC_SYNC_UNIT_ACTIVE_MASK | ESC_DC_SYNC_UNIT_AUTO_ACTIVE_MASK)) != 0)
 802190e:	7bfb      	ldrb	r3, [r7, #15]
 8021910:	f003 0309 	and.w	r3, r3, #9
 8021914:	2b00      	cmp	r3, #0
 8021916:	d058      	beq.n	80219ca <StartInputHandler+0x272>
    {
        /* DC unit is active at least one Sync signal shall be generated */
        if((dcControl & (ESC_DC_SYNC0_ACTIVE_MASK | ESC_DC_SYNC1_ACTIVE_MASK)) == 0)
 8021918:	7bfb      	ldrb	r3, [r7, #15]
 802191a:	f003 0306 	and.w	r3, r3, #6
 802191e:	2b00      	cmp	r3, #0
 8021920:	d101      	bne.n	8021926 <StartInputHandler+0x1ce>
        {
            return ALSTATUSCODE_DCINVALIDSYNCCFG;
 8021922:	2330      	movs	r3, #48	; 0x30
 8021924:	e2a2      	b.n	8021e6c <StartInputHandler+0x714>
        }

        /* If Sync1 shall only be active if also Sync0 will be generated*/
        if(((dcControl & ESC_DC_SYNC0_ACTIVE_MASK) == 0)
 8021926:	7bfb      	ldrb	r3, [r7, #15]
 8021928:	f003 0302 	and.w	r3, r3, #2
 802192c:	2b00      	cmp	r3, #0
 802192e:	d106      	bne.n	802193e <StartInputHandler+0x1e6>
            && ((dcControl & ESC_DC_SYNC1_ACTIVE_MASK) != 0))
 8021930:	7bfb      	ldrb	r3, [r7, #15]
 8021932:	f003 0304 	and.w	r3, r3, #4
 8021936:	2b00      	cmp	r3, #0
 8021938:	d001      	beq.n	802193e <StartInputHandler+0x1e6>
        {
            return ALSTATUSCODE_DCINVALIDSYNCCFG;
 802193a:	2330      	movs	r3, #48	; 0x30
 802193c:	e296      	b.n	8021e6c <StartInputHandler+0x714>
        }

        if(u16MinSuppSyncType != 0)
 802193e:	8afb      	ldrh	r3, [r7, #22]
 8021940:	2b00      	cmp	r3, #0
 8021942:	d015      	beq.n	8021970 <StartInputHandler+0x218>
        {
/*ECATCHANGE_START(V5.11) ESM2*/
            if((((u16MinSuppSyncType & SYNCTYPE_DCSYNC0SUPP) == 0) && ((dcControl & ESC_DC_SYNC0_ACTIVE_MASK) != 0))
 8021944:	8afb      	ldrh	r3, [r7, #22]
 8021946:	f003 0304 	and.w	r3, r3, #4
 802194a:	2b00      	cmp	r3, #0
 802194c:	d104      	bne.n	8021958 <StartInputHandler+0x200>
 802194e:	7bfb      	ldrb	r3, [r7, #15]
 8021950:	f003 0302 	and.w	r3, r3, #2
 8021954:	2b00      	cmp	r3, #0
 8021956:	d109      	bne.n	802196c <StartInputHandler+0x214>
                ||(((u16MinSuppSyncType & SYNCTYPE_DCSYNC1SUPP) == 0) && ((dcControl & ESC_DC_SYNC1_ACTIVE_MASK) != 0)))
 8021958:	8afb      	ldrh	r3, [r7, #22]
 802195a:	f003 0308 	and.w	r3, r3, #8
 802195e:	2b00      	cmp	r3, #0
 8021960:	d106      	bne.n	8021970 <StartInputHandler+0x218>
 8021962:	7bfb      	ldrb	r3, [r7, #15]
 8021964:	f003 0304 	and.w	r3, r3, #4
 8021968:	2b00      	cmp	r3, #0
 802196a:	d001      	beq.n	8021970 <StartInputHandler+0x218>
/*ECATCHANGE_END(V5.11) ESM2*/
            {
                /* Sync0 is not supported but will be generated*/
                return ALSTATUSCODE_DCINVALIDSYNCCFG;                   
 802196c:	2330      	movs	r3, #48	; 0x30
 802196e:	e27d      	b.n	8021e6c <StartInputHandler+0x714>
    }
        }

        /*Check if Sync0 cycle time is supported*/
        if ( cycleTimeSync0 != 0 && (cycleTimeSync0 < MIN_PD_CYCLE_TIME || cycleTimeSync0 > MAX_PD_CYCLE_TIME) )
 8021970:	69fb      	ldr	r3, [r7, #28]
 8021972:	2b00      	cmp	r3, #0
 8021974:	d00a      	beq.n	802198c <StartInputHandler+0x234>
 8021976:	69fb      	ldr	r3, [r7, #28]
 8021978:	f64b 7267 	movw	r2, #48999	; 0xbf67
 802197c:	4293      	cmp	r3, r2
 802197e:	d903      	bls.n	8021988 <StartInputHandler+0x230>
 8021980:	69fb      	ldr	r3, [r7, #28]
 8021982:	4a33      	ldr	r2, [pc, #204]	; (8021a50 <StartInputHandler+0x2f8>)
 8021984:	4293      	cmp	r3, r2
 8021986:	d901      	bls.n	802198c <StartInputHandler+0x234>
            return ALSTATUSCODE_DCSYNC0CYCLETIME;
 8021988:	2336      	movs	r3, #54	; 0x36
 802198a:	e26f      	b.n	8021e6c <StartInputHandler+0x714>


        /* Check if Subordinated cycles are configured */
        if(((dcControl & ESC_DC_SYNC0_ACTIVE_MASK) != 0) && ((dcControl & ESC_DC_SYNC1_ACTIVE_MASK) != 0))
 802198c:	7bfb      	ldrb	r3, [r7, #15]
 802198e:	f003 0302 	and.w	r3, r3, #2
 8021992:	2b00      	cmp	r3, #0
 8021994:	d00e      	beq.n	80219b4 <StartInputHandler+0x25c>
 8021996:	7bfb      	ldrb	r3, [r7, #15]
 8021998:	f003 0304 	and.w	r3, r3, #4
 802199c:	2b00      	cmp	r3, #0
 802199e:	d009      	beq.n	80219b4 <StartInputHandler+0x25c>
        {
            /* For Subordinated cycles both Sync signals shall be active and Sync0 is not configured in single shot (cycle time == 0)*/
/*ECATCHANGE_START(V5.11) ESM1*/
            if((cycleTimeSync1 > 0) && (cycleTimeSync1 >= cycleTimeSync0))
 80219a0:	69bb      	ldr	r3, [r7, #24]
 80219a2:	2b00      	cmp	r3, #0
 80219a4:	d006      	beq.n	80219b4 <StartInputHandler+0x25c>
 80219a6:	69ba      	ldr	r2, [r7, #24]
 80219a8:	69fb      	ldr	r3, [r7, #28]
 80219aa:	429a      	cmp	r2, r3
 80219ac:	d302      	bcc.n	80219b4 <StartInputHandler+0x25c>
/*ECATCHANGE_END(V5.11) ESM1*/
            {
                bSubordinatedCycles = TRUE;
 80219ae:	2301      	movs	r3, #1
 80219b0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            }
        }

        /* Dump an error if subordinated cycles are configured but not supported */
        if(bSubordinatedCycles && ((u16MinSuppSyncType & SYNCTYPE_SUBCYCLESUPP) == 0))
 80219b4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80219b8:	2b00      	cmp	r3, #0
 80219ba:	d006      	beq.n	80219ca <StartInputHandler+0x272>
 80219bc:	8afb      	ldrh	r3, [r7, #22]
 80219be:	f003 0310 	and.w	r3, r3, #16
 80219c2:	2b00      	cmp	r3, #0
 80219c4:	d101      	bne.n	80219ca <StartInputHandler+0x272>
        {
             return ALSTATUSCODE_DCINVALIDSYNCCFG;
 80219c6:	2330      	movs	r3, #48	; 0x30
 80219c8:	e250      	b.n	8021e6c <StartInputHandler+0x714>


    /*
        Check if the user configured Sync Type matches the DC register values (if the Sync Type is supported was already checked in the object write function)
    */
    if(bSyncSetByUser)
 80219ca:	4b22      	ldr	r3, [pc, #136]	; (8021a54 <StartInputHandler+0x2fc>)
 80219cc:	781b      	ldrb	r3, [r3, #0]
 80219ce:	2b00      	cmp	r3, #0
 80219d0:	d04f      	beq.n	8021a72 <StartInputHandler+0x31a>
    {
        if((dcControl & (ESC_DC_SYNC_UNIT_ACTIVE_MASK | ESC_DC_SYNC_UNIT_AUTO_ACTIVE_MASK)) == 0)
 80219d2:	7bfb      	ldrb	r3, [r7, #15]
 80219d4:	f003 0309 	and.w	r3, r3, #9
 80219d8:	2b00      	cmp	r3, #0
 80219da:	d10e      	bne.n	80219fa <StartInputHandler+0x2a2>
        {
            /* DC out unit not enabled => no DC mode shall be set */
            if((SyncType0x1C32 == SYNCTYPE_DCSYNC0) || (SyncType0x1C32 == SYNCTYPE_DCSYNC1)
 80219dc:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80219de:	2b02      	cmp	r3, #2
 80219e0:	d009      	beq.n	80219f6 <StartInputHandler+0x29e>
 80219e2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80219e4:	2b03      	cmp	r3, #3
 80219e6:	d006      	beq.n	80219f6 <StartInputHandler+0x29e>
                ||(SyncType0x1C33 == SYNCTYPE_DCSYNC0) || (SyncType0x1C33 == SYNCTYPE_DCSYNC1))
 80219e8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80219ea:	2b02      	cmp	r3, #2
 80219ec:	d003      	beq.n	80219f6 <StartInputHandler+0x29e>
 80219ee:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80219f0:	2b03      	cmp	r3, #3
 80219f2:	f040 8085 	bne.w	8021b00 <StartInputHandler+0x3a8>
            {
                return ALSTATUSCODE_DCINVALIDSYNCCFG;
 80219f6:	2330      	movs	r3, #48	; 0x30
 80219f8:	e238      	b.n	8021e6c <StartInputHandler+0x714>
            }
        } //if((dcControl & (ESC_DC_SYNC_UNIT_ACTIVE_MASK | ESC_DC_SYNC_UNIT_AUTO_ACTIVE_MASK)) == 0)
    else
    {
            if((dcControl & ESC_DC_SYNC1_ACTIVE_MASK) == 0)
 80219fa:	7bfb      	ldrb	r3, [r7, #15]
 80219fc:	f003 0304 	and.w	r3, r3, #4
 8021a00:	2b00      	cmp	r3, #0
 8021a02:	d129      	bne.n	8021a58 <StartInputHandler+0x300>
            {
                /* No Sync 1 is generated => No Sync1 Sync Type shall configured*/
/*ECATCHANGE_START(V5.11) ESM3*/
                if((SyncType0x1C32 == (UINT16)SYNCTYPE_DCSYNC1)
 8021a04:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8021a06:	2b03      	cmp	r3, #3
 8021a08:	d002      	beq.n	8021a10 <StartInputHandler+0x2b8>
                    ||(SyncType0x1C33 == (UINT16)SYNCTYPE_DCSYNC1))
 8021a0a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8021a0c:	2b03      	cmp	r3, #3
 8021a0e:	d123      	bne.n	8021a58 <StartInputHandler+0x300>
/*ECATCHANGE_END(V5.11) ESM3*/
                {
                    return ALSTATUSCODE_DCINVALIDSYNCCFG;
 8021a10:	2330      	movs	r3, #48	; 0x30
 8021a12:	e22b      	b.n	8021e6c <StartInputHandler+0x714>
 8021a14:	1fff2898 	.word	0x1fff2898
 8021a18:	1fff2854 	.word	0x1fff2854
 8021a1c:	1fff2592 	.word	0x1fff2592
 8021a20:	1fff25aa 	.word	0x1fff25aa
 8021a24:	1fff2586 	.word	0x1fff2586
 8021a28:	1fff25bc 	.word	0x1fff25bc
 8021a2c:	1fff25a4 	.word	0x1fff25a4
 8021a30:	1fff2842 	.word	0x1fff2842
 8021a34:	1fff2838 	.word	0x1fff2838
 8021a38:	1fff2830 	.word	0x1fff2830
 8021a3c:	1fff284a 	.word	0x1fff284a
 8021a40:	1fff257a 	.word	0x1fff257a
 8021a44:	54010981 	.word	0x54010981
 8021a48:	540109a0 	.word	0x540109a0
 8021a4c:	540109a4 	.word	0x540109a4
 8021a50:	c3500000 	.word	0xc3500000
 8021a54:	1fff28dc 	.word	0x1fff28dc
                }
            } //if((dcControl & ESC_DC_SYNC1_ACTIVE_MASK) == 0)

            if((dcControl & ESC_DC_SYNC0_ACTIVE_MASK) == 0)
 8021a58:	7bfb      	ldrb	r3, [r7, #15]
 8021a5a:	f003 0302 	and.w	r3, r3, #2
 8021a5e:	2b00      	cmp	r3, #0
 8021a60:	d14e      	bne.n	8021b00 <StartInputHandler+0x3a8>
            {
                /* No Sync 0 is generated => No Sync0 Sync Type shall configured*/
/*ECATCHANGE_START(V5.11) ESM3*/
                if((SyncType0x1C32 == (UINT16)SYNCTYPE_DCSYNC0)
 8021a62:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8021a64:	2b02      	cmp	r3, #2
 8021a66:	d002      	beq.n	8021a6e <StartInputHandler+0x316>
                    ||(SyncType0x1C33 == (UINT16)SYNCTYPE_DCSYNC0))
 8021a68:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8021a6a:	2b02      	cmp	r3, #2
 8021a6c:	d148      	bne.n	8021b00 <StartInputHandler+0x3a8>
/*ECATCHANGE_END(V5.11) ESM3*/
                {
                    return ALSTATUSCODE_DCINVALIDSYNCCFG;
 8021a6e:	2330      	movs	r3, #48	; 0x30
 8021a70:	e1fc      	b.n	8021e6c <StartInputHandler+0x714>
        }
    } //if(bSyncSetByUser)
    else
    {
        /* No Sync Type selected by user => Configure Sync Type based on DC register values*/
        if((dcControl & (ESC_DC_SYNC_UNIT_ACTIVE_MASK | ESC_DC_SYNC_UNIT_AUTO_ACTIVE_MASK)) == 0)
 8021a72:	7bfb      	ldrb	r3, [r7, #15]
 8021a74:	f003 0309 	and.w	r3, r3, #9
 8021a78:	2b00      	cmp	r3, #0
 8021a7a:	d120      	bne.n	8021abe <StartInputHandler+0x366>
        {
            /* Activation or auto activation of the Sync Out Unit is disabled => Free Run or SM Sync is configured*/

            /* AL Event enabled => Configure SM Sync*/
            if (nPdOutputSize > 0)
 8021a7c:	4b92      	ldr	r3, [pc, #584]	; (8021cc8 <StartInputHandler+0x570>)
 8021a7e:	881b      	ldrh	r3, [r3, #0]
 8021a80:	2b00      	cmp	r3, #0
 8021a82:	d00b      	beq.n	8021a9c <StartInputHandler+0x344>
            {
                SyncType0x1C32 = SYNCTYPE_SM_SYNCHRON;
 8021a84:	2301      	movs	r3, #1
 8021a86:	853b      	strh	r3, [r7, #40]	; 0x28
                
                if (nPdInputSize > 0)
 8021a88:	4b90      	ldr	r3, [pc, #576]	; (8021ccc <StartInputHandler+0x574>)
 8021a8a:	881b      	ldrh	r3, [r3, #0]
 8021a8c:	2b00      	cmp	r3, #0
 8021a8e:	d002      	beq.n	8021a96 <StartInputHandler+0x33e>
                    SyncType0x1C33 = SYNCTYPE_SM2_SYNCHRON;
 8021a90:	2322      	movs	r3, #34	; 0x22
 8021a92:	84fb      	strh	r3, [r7, #38]	; 0x26
 8021a94:	e00f      	b.n	8021ab6 <StartInputHandler+0x35e>
                else
                    SyncType0x1C33 = SYNCTYPE_FREERUN;
 8021a96:	2300      	movs	r3, #0
 8021a98:	84fb      	strh	r3, [r7, #38]	; 0x26
 8021a9a:	e00c      	b.n	8021ab6 <StartInputHandler+0x35e>
            }
            else if (nPdInputSize > 0)
 8021a9c:	4b8b      	ldr	r3, [pc, #556]	; (8021ccc <StartInputHandler+0x574>)
 8021a9e:	881b      	ldrh	r3, [r3, #0]
 8021aa0:	2b00      	cmp	r3, #0
 8021aa2:	d004      	beq.n	8021aae <StartInputHandler+0x356>
            {
                SyncType0x1C32 = SYNCTYPE_FREERUN;
 8021aa4:	2300      	movs	r3, #0
 8021aa6:	853b      	strh	r3, [r7, #40]	; 0x28
                SyncType0x1C33 = SYNCTYPE_SM_SYNCHRON;
 8021aa8:	2301      	movs	r3, #1
 8021aaa:	84fb      	strh	r3, [r7, #38]	; 0x26
 8021aac:	e003      	b.n	8021ab6 <StartInputHandler+0x35e>
            }
            else
            {
                SyncType0x1C32 = SYNCTYPE_FREERUN;
 8021aae:	2300      	movs	r3, #0
 8021ab0:	853b      	strh	r3, [r7, #40]	; 0x28
                SyncType0x1C33 = SYNCTYPE_FREERUN;
 8021ab2:	2300      	movs	r3, #0
 8021ab4:	84fb      	strh	r3, [r7, #38]	; 0x26
            }
            sSyncManOutPar.u16GetCycleTime = 1;
 8021ab6:	4b86      	ldr	r3, [pc, #536]	; (8021cd0 <StartInputHandler+0x578>)
 8021ab8:	2201      	movs	r2, #1
 8021aba:	839a      	strh	r2, [r3, #28]
 8021abc:	e020      	b.n	8021b00 <StartInputHandler+0x3a8>

        }
        else
        {
            if (nPdOutputSize > 0)
 8021abe:	4b82      	ldr	r3, [pc, #520]	; (8021cc8 <StartInputHandler+0x570>)
 8021ac0:	881b      	ldrh	r3, [r3, #0]
 8021ac2:	2b00      	cmp	r3, #0
 8021ac4:	d009      	beq.n	8021ada <StartInputHandler+0x382>
            {
                /* Sync Signal generation is active*/
                if (bSubordinatedCycles)
 8021ac6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8021aca:	2b00      	cmp	r3, #0
 8021acc:	d002      	beq.n	8021ad4 <StartInputHandler+0x37c>
                {
                    SyncType0x1C32 = SYNCTYPE_DCSYNC1;
 8021ace:	2303      	movs	r3, #3
 8021ad0:	853b      	strh	r3, [r7, #40]	; 0x28
 8021ad2:	e004      	b.n	8021ade <StartInputHandler+0x386>
                }
                else
                {
                    SyncType0x1C32 = SYNCTYPE_DCSYNC0;
 8021ad4:	2302      	movs	r3, #2
 8021ad6:	853b      	strh	r3, [r7, #40]	; 0x28
 8021ad8:	e001      	b.n	8021ade <StartInputHandler+0x386>
                }
            }
            else
            {
                SyncType0x1C32 = SYNCTYPE_FREERUN;
 8021ada:	2300      	movs	r3, #0
 8021adc:	853b      	strh	r3, [r7, #40]	; 0x28
            }


            if (nPdInputSize > 0)
 8021ade:	4b7b      	ldr	r3, [pc, #492]	; (8021ccc <StartInputHandler+0x574>)
 8021ae0:	881b      	ldrh	r3, [r3, #0]
 8021ae2:	2b00      	cmp	r3, #0
 8021ae4:	d00a      	beq.n	8021afc <StartInputHandler+0x3a4>
            {
                if ((dcControl & ESC_DC_SYNC1_ACTIVE_MASK) != 0)
 8021ae6:	7bfb      	ldrb	r3, [r7, #15]
 8021ae8:	f003 0304 	and.w	r3, r3, #4
 8021aec:	2b00      	cmp	r3, #0
 8021aee:	d002      	beq.n	8021af6 <StartInputHandler+0x39e>
                {
                    /* If Sync1 is available the inputs will always be mapped with Sync1 */
                    SyncType0x1C33 = SYNCTYPE_DCSYNC1;
 8021af0:	2303      	movs	r3, #3
 8021af2:	84fb      	strh	r3, [r7, #38]	; 0x26
 8021af4:	e004      	b.n	8021b00 <StartInputHandler+0x3a8>
                }
                else
                {
                    /* Map Inputs based on Sync0*/
                    SyncType0x1C33 = SYNCTYPE_DCSYNC0;
 8021af6:	2302      	movs	r3, #2
 8021af8:	84fb      	strh	r3, [r7, #38]	; 0x26
 8021afa:	e001      	b.n	8021b00 <StartInputHandler+0x3a8>
                }
            }
            else
            {
                SyncType0x1C33 = SYNCTYPE_FREERUN;
 8021afc:	2300      	movs	r3, #0
 8021afe:	84fb      	strh	r3, [r7, #38]	; 0x26
            }
        }
    }

    /* Update Cycle time entries if DC Sync Mode enabled */
    if(SyncType0x1C32 == SYNCTYPE_DCSYNC1)
 8021b00:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8021b02:	2b03      	cmp	r3, #3
 8021b04:	d106      	bne.n	8021b14 <StartInputHandler+0x3bc>
    {
        sSyncManOutPar.u32Sync0CycleTime = (UINT32)cycleTimeSync0;
 8021b06:	4a72      	ldr	r2, [pc, #456]	; (8021cd0 <StartInputHandler+0x578>)
 8021b08:	69fb      	ldr	r3, [r7, #28]
 8021b0a:	6253      	str	r3, [r2, #36]	; 0x24

/*ECATCHANGE_START(V5.11) ECAT4*/
        sSyncManInPar.u32Sync0CycleTime = (UINT32)cycleTimeSync0;
 8021b0c:	4a71      	ldr	r2, [pc, #452]	; (8021cd4 <StartInputHandler+0x57c>)
 8021b0e:	69fb      	ldr	r3, [r7, #28]
 8021b10:	6253      	str	r3, [r2, #36]	; 0x24
 8021b12:	e00a      	b.n	8021b2a <StartInputHandler+0x3d2>
/*ECATCHANGE_END(V5.11) ECAT4*/
    }
    else if(SyncType0x1C32 == SYNCTYPE_DCSYNC0)
 8021b14:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8021b16:	2b02      	cmp	r3, #2
 8021b18:	d107      	bne.n	8021b2a <StartInputHandler+0x3d2>
    {
        sSyncManOutPar.u32Sync0CycleTime = (UINT32)cycleTimeSync0;
 8021b1a:	4a6d      	ldr	r2, [pc, #436]	; (8021cd0 <StartInputHandler+0x578>)
 8021b1c:	69fb      	ldr	r3, [r7, #28]
 8021b1e:	6253      	str	r3, [r2, #36]	; 0x24

/*ECATCHANGE_START(V5.11) ECAT4*/
        sSyncManInPar.u32Sync0CycleTime = (UINT16)cycleTimeSync0;
 8021b20:	69fb      	ldr	r3, [r7, #28]
 8021b22:	b29b      	uxth	r3, r3
 8021b24:	461a      	mov	r2, r3
 8021b26:	4b6b      	ldr	r3, [pc, #428]	; (8021cd4 <StartInputHandler+0x57c>)
 8021b28:	625a      	str	r2, [r3, #36]	; 0x24
/*ECATCHANGE_END(V5.11) ECAT4*/
    }

    /* Set global flags based on Sync Type */
    if ( !b3BufferMode )
 8021b2a:	4b6b      	ldr	r3, [pc, #428]	; (8021cd8 <StartInputHandler+0x580>)
 8021b2c:	781b      	ldrb	r3, [r3, #0]
 8021b2e:	f083 0301 	eor.w	r3, r3, #1
 8021b32:	b2db      	uxtb	r3, r3
 8021b34:	2b00      	cmp	r3, #0
 8021b36:	d007      	beq.n	8021b48 <StartInputHandler+0x3f0>
    {
        /* 1-Buffer-Mode configured => For free run it shall be 3Buffer mode*/
        if (( SyncType0x1C32 == SYNCTYPE_FREERUN ) || ( SyncType0x1C33 == SYNCTYPE_FREERUN ))
 8021b38:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8021b3a:	2b00      	cmp	r3, #0
 8021b3c:	d002      	beq.n	8021b44 <StartInputHandler+0x3ec>
 8021b3e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8021b40:	2b00      	cmp	r3, #0
 8021b42:	d101      	bne.n	8021b48 <StartInputHandler+0x3f0>
        {
                return ALSTATUSCODE_FREERUNNEEDS3BUFFERMODE;
 8021b44:	2329      	movs	r3, #41	; 0x29
 8021b46:	e191      	b.n	8021e6c <StartInputHandler+0x714>
        }
    }

    /* If no free run is supported the EscInt is always enabled*/
        if (( SyncType0x1C32 != SYNCTYPE_FREERUN ) || ( SyncType0x1C33 != SYNCTYPE_FREERUN ))
 8021b48:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8021b4a:	2b00      	cmp	r3, #0
 8021b4c:	d102      	bne.n	8021b54 <StartInputHandler+0x3fc>
 8021b4e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8021b50:	2b00      	cmp	r3, #0
 8021b52:	d002      	beq.n	8021b5a <StartInputHandler+0x402>
        {
        /* ECAT Synchron Mode, the ESC interrupt is enabled */
        bEscIntEnabled = TRUE;
 8021b54:	4b61      	ldr	r3, [pc, #388]	; (8021cdc <StartInputHandler+0x584>)
 8021b56:	2201      	movs	r2, #1
 8021b58:	701a      	strb	r2, [r3, #0]
    }

        /* Update value for AL Event Mask register (0x204) */
        if(bEscIntEnabled)
 8021b5a:	4b60      	ldr	r3, [pc, #384]	; (8021cdc <StartInputHandler+0x584>)
 8021b5c:	781b      	ldrb	r3, [r3, #0]
 8021b5e:	2b00      	cmp	r3, #0
 8021b60:	d010      	beq.n	8021b84 <StartInputHandler+0x42c>
        {
            if(nPdOutputSize > 0)
 8021b62:	4b59      	ldr	r3, [pc, #356]	; (8021cc8 <StartInputHandler+0x570>)
 8021b64:	881b      	ldrh	r3, [r3, #0]
 8021b66:	2b00      	cmp	r3, #0
 8021b68:	d004      	beq.n	8021b74 <StartInputHandler+0x41c>
            {
                u16ALEventMask = PROCESS_OUTPUT_EVENT;
 8021b6a:	4b5d      	ldr	r3, [pc, #372]	; (8021ce0 <StartInputHandler+0x588>)
 8021b6c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8021b70:	801a      	strh	r2, [r3, #0]
 8021b72:	e007      	b.n	8021b84 <StartInputHandler+0x42c>
            }
            else if(nPdInputSize > 0)
 8021b74:	4b55      	ldr	r3, [pc, #340]	; (8021ccc <StartInputHandler+0x574>)
 8021b76:	881b      	ldrh	r3, [r3, #0]
 8021b78:	2b00      	cmp	r3, #0
 8021b7a:	d003      	beq.n	8021b84 <StartInputHandler+0x42c>
            {
                u16ALEventMask = PROCESS_INPUT_EVENT;
 8021b7c:	4b58      	ldr	r3, [pc, #352]	; (8021ce0 <StartInputHandler+0x588>)
 8021b7e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8021b82:	801a      	strh	r2, [r3, #0]
            }

        }

        if ((SyncType0x1C32 == SYNCTYPE_DCSYNC0) || (SyncType0x1C32 == SYNCTYPE_DCSYNC1)
 8021b84:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8021b86:	2b02      	cmp	r3, #2
 8021b88:	d008      	beq.n	8021b9c <StartInputHandler+0x444>
 8021b8a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8021b8c:	2b03      	cmp	r3, #3
 8021b8e:	d005      	beq.n	8021b9c <StartInputHandler+0x444>
            || (SyncType0x1C33 == SYNCTYPE_DCSYNC0) || (SyncType0x1C33 == SYNCTYPE_DCSYNC1))/* Sync to Sync0 or Sync1 is enabled*/
 8021b90:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8021b92:	2b02      	cmp	r3, #2
 8021b94:	d002      	beq.n	8021b9c <StartInputHandler+0x444>
 8021b96:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8021b98:	2b03      	cmp	r3, #3
 8021b9a:	d109      	bne.n	8021bb0 <StartInputHandler+0x458>
        {
            /* slave is running in DC-mode */
            bDcSyncActive = TRUE;
 8021b9c:	4b51      	ldr	r3, [pc, #324]	; (8021ce4 <StartInputHandler+0x58c>)
 8021b9e:	2201      	movs	r2, #1
 8021ba0:	701a      	strb	r2, [r3, #0]

/*ECATCHANGE_START(V5.11) ECAT4*/
            /*In case of an Input only application with DC no PDI Isr handling is required*/
            if (nPdOutputSize == 0)
 8021ba2:	4b49      	ldr	r3, [pc, #292]	; (8021cc8 <StartInputHandler+0x570>)
 8021ba4:	881b      	ldrh	r3, [r3, #0]
 8021ba6:	2b00      	cmp	r3, #0
 8021ba8:	d102      	bne.n	8021bb0 <StartInputHandler+0x458>
            {
               u16ALEventMask = 0;
 8021baa:	4b4d      	ldr	r3, [pc, #308]	; (8021ce0 <StartInputHandler+0x588>)
 8021bac:	2200      	movs	r2, #0
 8021bae:	801a      	strh	r2, [r3, #0]
            }
/*ECATCHANGE_END(V5.11) ECAT4*/
        }

    sSyncManOutPar.u16SyncType = SyncType0x1C32;
 8021bb0:	4a47      	ldr	r2, [pc, #284]	; (8021cd0 <StartInputHandler+0x578>)
 8021bb2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8021bb4:	8053      	strh	r3, [r2, #2]
    sSyncManInPar.u16SyncType = SyncType0x1C33;
 8021bb6:	4a47      	ldr	r2, [pc, #284]	; (8021cd4 <StartInputHandler+0x57c>)
 8021bb8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8021bba:	8053      	strh	r3, [r2, #2]

    /* Calculate number of Sync0 events within one SM cycle and the Sync0 events on which the inputs has to be latched*/
    LatchInputSync0Value = 0;
 8021bbc:	4b4a      	ldr	r3, [pc, #296]	; (8021ce8 <StartInputHandler+0x590>)
 8021bbe:	2200      	movs	r2, #0
 8021bc0:	801a      	strh	r2, [r3, #0]
    LatchInputSync0Counter = 0;
 8021bc2:	4b4a      	ldr	r3, [pc, #296]	; (8021cec <StartInputHandler+0x594>)
 8021bc4:	2200      	movs	r2, #0
 8021bc6:	801a      	strh	r2, [r3, #0]
    u16SmSync0Value = 0;
 8021bc8:	4b49      	ldr	r3, [pc, #292]	; (8021cf0 <StartInputHandler+0x598>)
 8021bca:	2200      	movs	r2, #0
 8021bcc:	801a      	strh	r2, [r3, #0]
    u16SmSync0Counter = 0;
 8021bce:	4b49      	ldr	r3, [pc, #292]	; (8021cf4 <StartInputHandler+0x59c>)
 8021bd0:	2200      	movs	r2, #0
 8021bd2:	801a      	strh	r2, [r3, #0]


    if(bSubordinatedCycles == TRUE)
 8021bd4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8021bd8:	2b00      	cmp	r3, #0
 8021bda:	d036      	beq.n	8021c4a <StartInputHandler+0x4f2>
    {
        /* get the number of Sync0 event within on SM cycle */
        if(cycleTimeSync1 >= cycleTimeSync0)
 8021bdc:	69ba      	ldr	r2, [r7, #24]
 8021bde:	69fb      	ldr	r3, [r7, #28]
 8021be0:	429a      	cmp	r2, r3
 8021be2:	d317      	bcc.n	8021c14 <StartInputHandler+0x4bc>
        {
            u16SmSync0Value = (UINT16)(cycleTimeSync1 / cycleTimeSync0);
 8021be4:	69ba      	ldr	r2, [r7, #24]
 8021be6:	69fb      	ldr	r3, [r7, #28]
 8021be8:	fbb2 f3f3 	udiv	r3, r2, r3
 8021bec:	b29a      	uxth	r2, r3
 8021bee:	4b40      	ldr	r3, [pc, #256]	; (8021cf0 <StartInputHandler+0x598>)
 8021bf0:	801a      	strh	r2, [r3, #0]
            
            if((cycleTimeSync1 % cycleTimeSync0) == 0)
 8021bf2:	69bb      	ldr	r3, [r7, #24]
 8021bf4:	69fa      	ldr	r2, [r7, #28]
 8021bf6:	fbb3 f2f2 	udiv	r2, r3, r2
 8021bfa:	69f9      	ldr	r1, [r7, #28]
 8021bfc:	fb01 f202 	mul.w	r2, r1, r2
 8021c00:	1a9b      	subs	r3, r3, r2
 8021c02:	2b00      	cmp	r3, #0
 8021c04:	d109      	bne.n	8021c1a <StartInputHandler+0x4c2>
            {
                /* if the Sync1cycletime/Sync0cycletime ratio is even one additional tick */
                u16SmSync0Value ++;
 8021c06:	4b3a      	ldr	r3, [pc, #232]	; (8021cf0 <StartInputHandler+0x598>)
 8021c08:	881b      	ldrh	r3, [r3, #0]
 8021c0a:	3301      	adds	r3, #1
 8021c0c:	b29a      	uxth	r2, r3
 8021c0e:	4b38      	ldr	r3, [pc, #224]	; (8021cf0 <StartInputHandler+0x598>)
 8021c10:	801a      	strh	r2, [r3, #0]
 8021c12:	e002      	b.n	8021c1a <StartInputHandler+0x4c2>
        }
        }
        else
        {
            u16SmSync0Value = 1;
 8021c14:	4b36      	ldr	r3, [pc, #216]	; (8021cf0 <StartInputHandler+0x598>)
 8021c16:	2201      	movs	r2, #1
 8021c18:	801a      	strh	r2, [r3, #0]
        }

        /* Calculate the Sync0 tick on which the inputs shall be latched (last Sync0 before the next Sync1 event)*/
        LatchInputSync0Value = (UINT16) (cycleTimeSync1 / cycleTimeSync0);
 8021c1a:	69ba      	ldr	r2, [r7, #24]
 8021c1c:	69fb      	ldr	r3, [r7, #28]
 8021c1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8021c22:	b29a      	uxth	r2, r3
 8021c24:	4b30      	ldr	r3, [pc, #192]	; (8021ce8 <StartInputHandler+0x590>)
 8021c26:	801a      	strh	r2, [r3, #0]

        if((cycleTimeSync1 % cycleTimeSync0) > 0)
 8021c28:	69bb      	ldr	r3, [r7, #24]
 8021c2a:	69fa      	ldr	r2, [r7, #28]
 8021c2c:	fbb3 f2f2 	udiv	r2, r3, r2
 8021c30:	69f9      	ldr	r1, [r7, #28]
 8021c32:	fb01 f202 	mul.w	r2, r1, r2
 8021c36:	1a9b      	subs	r3, r3, r2
 8021c38:	2b00      	cmp	r3, #0
 8021c3a:	d012      	beq.n	8021c62 <StartInputHandler+0x50a>
            LatchInputSync0Value++;
 8021c3c:	4b2a      	ldr	r3, [pc, #168]	; (8021ce8 <StartInputHandler+0x590>)
 8021c3e:	881b      	ldrh	r3, [r3, #0]
 8021c40:	3301      	adds	r3, #1
 8021c42:	b29a      	uxth	r2, r3
 8021c44:	4b28      	ldr	r3, [pc, #160]	; (8021ce8 <StartInputHandler+0x590>)
 8021c46:	801a      	strh	r2, [r3, #0]
 8021c48:	e00b      	b.n	8021c62 <StartInputHandler+0x50a>

    }
    else 
    {
        if(SyncType0x1C32 == SYNCTYPE_DCSYNC0)
 8021c4a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8021c4c:	2b02      	cmp	r3, #2
 8021c4e:	d102      	bne.n	8021c56 <StartInputHandler+0x4fe>
        {
            /* if SyncType of 0x1C32 is 2 the Sync0 event is trigger once during a SM cycle */
            u16SmSync0Value = 1;
 8021c50:	4b27      	ldr	r3, [pc, #156]	; (8021cf0 <StartInputHandler+0x598>)
 8021c52:	2201      	movs	r2, #1
 8021c54:	801a      	strh	r2, [r3, #0]
        }   

        if(SyncType0x1C33 != SYNCTYPE_DCSYNC1)
 8021c56:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8021c58:	2b03      	cmp	r3, #3
 8021c5a:	d002      	beq.n	8021c62 <StartInputHandler+0x50a>
        {
            LatchInputSync0Value = 1;
 8021c5c:	4b22      	ldr	r3, [pc, #136]	; (8021ce8 <StartInputHandler+0x590>)
 8021c5e:	2201      	movs	r2, #1
 8021c60:	801a      	strh	r2, [r3, #0]
    }



    /* reset the error counter indicating synchronization problems */
    sCycleDiag.syncFailedCounter = 0;
 8021c62:	4b25      	ldr	r3, [pc, #148]	; (8021cf8 <StartInputHandler+0x5a0>)
 8021c64:	2200      	movs	r2, #0
 8021c66:	801a      	strh	r2, [r3, #0]
        --- Check watchdog settings ---
    */

    /*get the watchdog time (register 0x420). if value is > 0 watchdog is active*/
/*ECATCHANGE_START(V5.11) ECAT4*/
    HW_EscReadWord(wd, ESC_PD_WD_TIME);
 8021c68:	4b24      	ldr	r3, [pc, #144]	; (8021cfc <StartInputHandler+0x5a4>)
 8021c6a:	881b      	ldrh	r3, [r3, #0]
 8021c6c:	847b      	strh	r3, [r7, #34]	; 0x22
    wd = SWAPWORD(wd);
/*ECATCHANGE_END(V5.11) ECAT4*/

    if (nPdOutputSize > 0 &&  wd != 0 )
 8021c6e:	4b16      	ldr	r3, [pc, #88]	; (8021cc8 <StartInputHandler+0x570>)
 8021c70:	881b      	ldrh	r3, [r3, #0]
 8021c72:	2b00      	cmp	r3, #0
 8021c74:	d04a      	beq.n	8021d0c <StartInputHandler+0x5b4>
 8021c76:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8021c78:	2b00      	cmp	r3, #0
 8021c7a:	d047      	beq.n	8021d0c <StartInputHandler+0x5b4>
    {
    /*get watchdog divider (register 0x400)*/
    HW_EscReadWord(wdiv, ESC_WD_DIVIDER_OFFSET);
 8021c7c:	4b20      	ldr	r3, [pc, #128]	; (8021d00 <StartInputHandler+0x5a8>)
 8021c7e:	881b      	ldrh	r3, [r3, #0]
 8021c80:	84bb      	strh	r3, [r7, #36]	; 0x24
    wdiv = SWAPWORD(wdiv);
        if ( wdiv != 0 )
 8021c82:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8021c84:	2b00      	cmp	r3, #0
 8021c86:	d018      	beq.n	8021cba <StartInputHandler+0x562>
        {
            /* the ESC subtracts 2 in register 0x400 so it has to be added here */
            UINT32 d = wdiv+2;
 8021c88:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8021c8a:	3302      	adds	r3, #2
 8021c8c:	60bb      	str	r3, [r7, #8]

            d *= wd;
 8021c8e:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8021c90:	68bb      	ldr	r3, [r7, #8]
 8021c92:	fb02 f303 	mul.w	r3, r2, r3
 8021c96:	60bb      	str	r3, [r7, #8]
            /* store watchdog in ms in variable u16WdValue */
            /* watchdog value has to be rounded up */
            d += 24999;
 8021c98:	68bb      	ldr	r3, [r7, #8]
 8021c9a:	f503 43c3 	add.w	r3, r3, #24960	; 0x6180
 8021c9e:	3327      	adds	r3, #39	; 0x27
 8021ca0:	60bb      	str	r3, [r7, #8]
            d /= 25000;
 8021ca2:	68bb      	ldr	r3, [r7, #8]
 8021ca4:	08db      	lsrs	r3, r3, #3
 8021ca6:	4a17      	ldr	r2, [pc, #92]	; (8021d04 <StartInputHandler+0x5ac>)
 8021ca8:	fba2 2303 	umull	r2, r3, r2, r3
 8021cac:	0a1b      	lsrs	r3, r3, #8
 8021cae:	60bb      	str	r3, [r7, #8]
            EcatWdValue = (UINT16) d;
 8021cb0:	68bb      	ldr	r3, [r7, #8]
 8021cb2:	b29a      	uxth	r2, r3
 8021cb4:	4b14      	ldr	r3, [pc, #80]	; (8021d08 <StartInputHandler+0x5b0>)
 8021cb6:	801a      	strh	r2, [r3, #0]
    if (nPdOutputSize > 0 &&  wd != 0 )
    {
    /*get watchdog divider (register 0x400)*/
    HW_EscReadWord(wdiv, ESC_WD_DIVIDER_OFFSET);
    wdiv = SWAPWORD(wdiv);
        if ( wdiv != 0 )
 8021cb8:	e02d      	b.n	8021d16 <StartInputHandler+0x5be>
            d /= 25000;
            EcatWdValue = (UINT16) d;
        }
        else
        {
            wd = 0;
 8021cba:	2300      	movs	r3, #0
 8021cbc:	847b      	strh	r3, [r7, #34]	; 0x22
            /* wd value has to be set to zero, if the wd is 0 */
            EcatWdValue = 0;
 8021cbe:	4b12      	ldr	r3, [pc, #72]	; (8021d08 <StartInputHandler+0x5b0>)
 8021cc0:	2200      	movs	r2, #0
 8021cc2:	801a      	strh	r2, [r3, #0]
    if (nPdOutputSize > 0 &&  wd != 0 )
    {
    /*get watchdog divider (register 0x400)*/
    HW_EscReadWord(wdiv, ESC_WD_DIVIDER_OFFSET);
    wdiv = SWAPWORD(wdiv);
        if ( wdiv != 0 )
 8021cc4:	e027      	b.n	8021d16 <StartInputHandler+0x5be>
 8021cc6:	bf00      	nop
 8021cc8:	1fff257a 	.word	0x1fff257a
 8021ccc:	1fff25a4 	.word	0x1fff25a4
 8021cd0:	1fff2898 	.word	0x1fff2898
 8021cd4:	1fff2854 	.word	0x1fff2854
 8021cd8:	1fff2574 	.word	0x1fff2574
 8021cdc:	1fff25b5 	.word	0x1fff25b5
 8021ce0:	1fff2592 	.word	0x1fff2592
 8021ce4:	1fff25ae 	.word	0x1fff25ae
 8021ce8:	1fff25a0 	.word	0x1fff25a0
 8021cec:	1fff2582 	.word	0x1fff2582
 8021cf0:	1fff25a6 	.word	0x1fff25a6
 8021cf4:	1fff25b8 	.word	0x1fff25b8
 8021cf8:	1fff28e0 	.word	0x1fff28e0
 8021cfc:	54010420 	.word	0x54010420
 8021d00:	54010400 	.word	0x54010400
 8021d04:	14f8b589 	.word	0x14f8b589
 8021d08:	1fff25b2 	.word	0x1fff25b2
        }
    }
    else
    {
        /* the watchdog is deactivated or slave has no output process data*/
        wdiv = 0;
 8021d0c:	2300      	movs	r3, #0
 8021d0e:	84bb      	strh	r3, [r7, #36]	; 0x24
        EcatWdValue = 0;
 8021d10:	4b58      	ldr	r3, [pc, #352]	; (8021e74 <StartInputHandler+0x71c>)
 8021d12:	2200      	movs	r2, #0
 8021d14:	801a      	strh	r2, [r3, #0]
    }

    if((EcatWdValue == 0 && bWdTrigger) || (EcatWdValue != 0 && !bWdTrigger))
 8021d16:	4b57      	ldr	r3, [pc, #348]	; (8021e74 <StartInputHandler+0x71c>)
 8021d18:	881b      	ldrh	r3, [r3, #0]
 8021d1a:	2b00      	cmp	r3, #0
 8021d1c:	d103      	bne.n	8021d26 <StartInputHandler+0x5ce>
 8021d1e:	4b56      	ldr	r3, [pc, #344]	; (8021e78 <StartInputHandler+0x720>)
 8021d20:	781b      	ldrb	r3, [r3, #0]
 8021d22:	2b00      	cmp	r3, #0
 8021d24:	d10a      	bne.n	8021d3c <StartInputHandler+0x5e4>
 8021d26:	4b53      	ldr	r3, [pc, #332]	; (8021e74 <StartInputHandler+0x71c>)
 8021d28:	881b      	ldrh	r3, [r3, #0]
 8021d2a:	2b00      	cmp	r3, #0
 8021d2c:	d008      	beq.n	8021d40 <StartInputHandler+0x5e8>
 8021d2e:	4b52      	ldr	r3, [pc, #328]	; (8021e78 <StartInputHandler+0x720>)
 8021d30:	781b      	ldrb	r3, [r3, #0]
 8021d32:	f083 0301 	eor.w	r3, r3, #1
 8021d36:	b2db      	uxtb	r3, r3
 8021d38:	2b00      	cmp	r3, #0
 8021d3a:	d001      	beq.n	8021d40 <StartInputHandler+0x5e8>
    {
        /* if the WD-Trigger in the Sync Manager Channel 2 Control-Byte is set (Bit 6 of Register 0x814)
            an error has to be returned */
        return ALSTATUSCODE_INVALIDWDCFG;
 8021d3c:	231f      	movs	r3, #31
 8021d3e:	e095      	b.n	8021e6c <StartInputHandler+0x714>
    }

    if ( bEscIntEnabled && nPdOutputSize != 0 )
 8021d40:	4b4e      	ldr	r3, [pc, #312]	; (8021e7c <StartInputHandler+0x724>)
 8021d42:	781b      	ldrb	r3, [r3, #0]
 8021d44:	2b00      	cmp	r3, #0
 8021d46:	d00a      	beq.n	8021d5e <StartInputHandler+0x606>
 8021d48:	4b4d      	ldr	r3, [pc, #308]	; (8021e80 <StartInputHandler+0x728>)
 8021d4a:	881b      	ldrh	r3, [r3, #0]
 8021d4c:	2b00      	cmp	r3, #0
 8021d4e:	d006      	beq.n	8021d5e <StartInputHandler+0x606>
    {
        /* ECAT synchron Mode is active, the Sync Manager Channel 2 event
           has to activated in the AL-Event mask register */
        u16ALEventMask |= PROCESS_OUTPUT_EVENT;
 8021d50:	4b4c      	ldr	r3, [pc, #304]	; (8021e84 <StartInputHandler+0x72c>)
 8021d52:	881b      	ldrh	r3, [r3, #0]
 8021d54:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8021d58:	b29a      	uxth	r2, r3
 8021d5a:	4b4a      	ldr	r3, [pc, #296]	; (8021e84 <StartInputHandler+0x72c>)
 8021d5c:	801a      	strh	r2, [r3, #0]
    }
/*The application ESM function is separated from this function to handle pending transitions*/

    Sync0WdValue = 0;
 8021d5e:	4b4a      	ldr	r3, [pc, #296]	; (8021e88 <StartInputHandler+0x730>)
 8021d60:	2200      	movs	r2, #0
 8021d62:	801a      	strh	r2, [r3, #0]
    Sync0WdCounter = 0;
 8021d64:	4b49      	ldr	r3, [pc, #292]	; (8021e8c <StartInputHandler+0x734>)
 8021d66:	2200      	movs	r2, #0
 8021d68:	801a      	strh	r2, [r3, #0]
    Sync1WdCounter = 0;
 8021d6a:	4b49      	ldr	r3, [pc, #292]	; (8021e90 <StartInputHandler+0x738>)
 8021d6c:	2200      	movs	r2, #0
 8021d6e:	801a      	strh	r2, [r3, #0]
    Sync1WdValue = 0;
 8021d70:	4b48      	ldr	r3, [pc, #288]	; (8021e94 <StartInputHandler+0x73c>)
 8021d72:	2200      	movs	r2, #0
 8021d74:	801a      	strh	r2, [r3, #0]
    bDcRunning = FALSE;
 8021d76:	4b48      	ldr	r3, [pc, #288]	; (8021e98 <StartInputHandler+0x740>)
 8021d78:	2200      	movs	r2, #0
 8021d7a:	701a      	strb	r2, [r3, #0]
    bSmSyncSequenceValid = FALSE;
 8021d7c:	4b47      	ldr	r3, [pc, #284]	; (8021e9c <StartInputHandler+0x744>)
 8021d7e:	2200      	movs	r2, #0
 8021d80:	701a      	strb	r2, [r3, #0]
    i16WaitForPllRunningTimeout = 0;
 8021d82:	4b47      	ldr	r3, [pc, #284]	; (8021ea0 <StartInputHandler+0x748>)
 8021d84:	2200      	movs	r2, #0
 8021d86:	801a      	strh	r2, [r3, #0]
/*ECATCHANGE_START(V5.11) ECAT4*/
    sSyncManInPar.u8SyncError = 0;
 8021d88:	4b46      	ldr	r3, [pc, #280]	; (8021ea4 <StartInputHandler+0x74c>)
 8021d8a:	2200      	movs	r2, #0
 8021d8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
/*ECATCHANGE_END(V5.11) ECAT4*/
    sSyncManOutPar.u8SyncError = 0;
 8021d90:	4b45      	ldr	r3, [pc, #276]	; (8021ea8 <StartInputHandler+0x750>)
 8021d92:	2200      	movs	r2, #0
 8021d94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    sSyncManOutPar.u16SmEventMissedCounter = 0;
 8021d98:	4b43      	ldr	r3, [pc, #268]	; (8021ea8 <StartInputHandler+0x750>)
 8021d9a:	2200      	movs	r2, #0
 8021d9c:	851a      	strh	r2, [r3, #40]	; 0x28

    /* calculate the Sync0/Sync1 watchdog timeouts */
    if ( (dcControl & ESC_DC_SYNC0_ACTIVE_MASK) != 0 )
 8021d9e:	7bfb      	ldrb	r3, [r7, #15]
 8021da0:	f003 0302 	and.w	r3, r3, #2
 8021da4:	2b00      	cmp	r3, #0
 8021da6:	d050      	beq.n	8021e4a <StartInputHandler+0x6f2>
    {
        /*calculate the Sync0 Watchdog counter value the minimum value is 1 ms
            if the sync0 cycle is greater 500us the Sync0 Wd value is 2*Sycn0 cycle */
        if(cycleTimeSync0 == 0)
 8021da8:	69fb      	ldr	r3, [r7, #28]
 8021daa:	2b00      	cmp	r3, #0
 8021dac:	d103      	bne.n	8021db6 <StartInputHandler+0x65e>
        {
            Sync0WdValue = 0;
 8021dae:	4b36      	ldr	r3, [pc, #216]	; (8021e88 <StartInputHandler+0x730>)
 8021db0:	2200      	movs	r2, #0
 8021db2:	801a      	strh	r2, [r3, #0]
 8021db4:	e018      	b.n	8021de8 <StartInputHandler+0x690>
        }
        else
        {
            UINT32 Sync0Cycle = cycleTimeSync0/100000;
 8021db6:	69fb      	ldr	r3, [r7, #28]
 8021db8:	095b      	lsrs	r3, r3, #5
 8021dba:	4a3c      	ldr	r2, [pc, #240]	; (8021eac <StartInputHandler+0x754>)
 8021dbc:	fba2 2303 	umull	r2, r3, r2, r3
 8021dc0:	09db      	lsrs	r3, r3, #7
 8021dc2:	607b      	str	r3, [r7, #4]
            if(Sync0Cycle < 5)
 8021dc4:	687b      	ldr	r3, [r7, #4]
 8021dc6:	2b04      	cmp	r3, #4
 8021dc8:	d803      	bhi.n	8021dd2 <StartInputHandler+0x67a>
            {
                /*Sync0 cycle less than 500us*/
                Sync0WdValue = 1;
 8021dca:	4b2f      	ldr	r3, [pc, #188]	; (8021e88 <StartInputHandler+0x730>)
 8021dcc:	2201      	movs	r2, #1
 8021dce:	801a      	strh	r2, [r3, #0]
 8021dd0:	e00a      	b.n	8021de8 <StartInputHandler+0x690>
            }
            else
            {
                Sync0WdValue = (UINT16)(Sync0Cycle*2)/10;
 8021dd2:	687b      	ldr	r3, [r7, #4]
 8021dd4:	b29b      	uxth	r3, r3
 8021dd6:	005b      	lsls	r3, r3, #1
 8021dd8:	b29b      	uxth	r3, r3
 8021dda:	4a35      	ldr	r2, [pc, #212]	; (8021eb0 <StartInputHandler+0x758>)
 8021ddc:	fba2 2303 	umull	r2, r3, r2, r3
 8021de0:	08db      	lsrs	r3, r3, #3
 8021de2:	b29a      	uxth	r2, r3
 8021de4:	4b28      	ldr	r3, [pc, #160]	; (8021e88 <StartInputHandler+0x730>)
 8021de6:	801a      	strh	r2, [r3, #0]
            }
        }

        /* Calculate also the watchdog time for Sync1*/
        if ( (dcControl & ESC_DC_SYNC1_ACTIVE_MASK) != 0 )
 8021de8:	7bfb      	ldrb	r3, [r7, #15]
 8021dea:	f003 0304 	and.w	r3, r3, #4
 8021dee:	2b00      	cmp	r3, #0
 8021df0:	d02b      	beq.n	8021e4a <StartInputHandler+0x6f2>
        {
            if(cycleTimeSync1 < cycleTimeSync0)
 8021df2:	69ba      	ldr	r2, [r7, #24]
 8021df4:	69fb      	ldr	r3, [r7, #28]
 8021df6:	429a      	cmp	r2, r3
 8021df8:	d204      	bcs.n	8021e04 <StartInputHandler+0x6ac>
        {
                /* Sync 1 has the same cycle time than Sync0 (maybe with a shift (cycleTimeSync1 > 0))*/
                Sync1WdValue = Sync0WdValue;
 8021dfa:	4b23      	ldr	r3, [pc, #140]	; (8021e88 <StartInputHandler+0x730>)
 8021dfc:	881a      	ldrh	r2, [r3, #0]
 8021dfe:	4b25      	ldr	r3, [pc, #148]	; (8021e94 <StartInputHandler+0x73c>)
 8021e00:	801a      	strh	r2, [r3, #0]
 8021e02:	e022      	b.n	8021e4a <StartInputHandler+0x6f2>
        }
        else
        {
                /* Sync1 cycle is larger than Sync0 (e.g. subordinated Sync0 cycles) */
                UINT32 Sync1Cycle = cycleTimeSync1/100000;
 8021e04:	69bb      	ldr	r3, [r7, #24]
 8021e06:	095b      	lsrs	r3, r3, #5
 8021e08:	4a28      	ldr	r2, [pc, #160]	; (8021eac <StartInputHandler+0x754>)
 8021e0a:	fba2 2303 	umull	r2, r3, r2, r3
 8021e0e:	09db      	lsrs	r3, r3, #7
 8021e10:	603b      	str	r3, [r7, #0]
                if(Sync1Cycle < 5)
 8021e12:	683b      	ldr	r3, [r7, #0]
 8021e14:	2b04      	cmp	r3, #4
 8021e16:	d803      	bhi.n	8021e20 <StartInputHandler+0x6c8>
                {
                    /*Sync0 cycle less than 500us*/
                    Sync1WdValue = 1;
 8021e18:	4b1e      	ldr	r3, [pc, #120]	; (8021e94 <StartInputHandler+0x73c>)
 8021e1a:	2201      	movs	r2, #1
 8021e1c:	801a      	strh	r2, [r3, #0]
 8021e1e:	e00a      	b.n	8021e36 <StartInputHandler+0x6de>
    }
    else
    {
                    Sync1WdValue = (UINT16)(Sync1Cycle*2)/10;
 8021e20:	683b      	ldr	r3, [r7, #0]
 8021e22:	b29b      	uxth	r3, r3
 8021e24:	005b      	lsls	r3, r3, #1
 8021e26:	b29b      	uxth	r3, r3
 8021e28:	4a21      	ldr	r2, [pc, #132]	; (8021eb0 <StartInputHandler+0x758>)
 8021e2a:	fba2 2303 	umull	r2, r3, r2, r3
 8021e2e:	08db      	lsrs	r3, r3, #3
 8021e30:	b29a      	uxth	r2, r3
 8021e32:	4b18      	ldr	r3, [pc, #96]	; (8021e94 <StartInputHandler+0x73c>)
 8021e34:	801a      	strh	r2, [r3, #0]
                }

                /* add one Sync0 cycle because the Sync1 cycle starts on the next Sync0 after the Sync1 signal */
                Sync1WdValue += Sync0WdValue/2;
 8021e36:	4b14      	ldr	r3, [pc, #80]	; (8021e88 <StartInputHandler+0x730>)
 8021e38:	881b      	ldrh	r3, [r3, #0]
 8021e3a:	085b      	lsrs	r3, r3, #1
 8021e3c:	b29a      	uxth	r2, r3
 8021e3e:	4b15      	ldr	r3, [pc, #84]	; (8021e94 <StartInputHandler+0x73c>)
 8021e40:	881b      	ldrh	r3, [r3, #0]
 8021e42:	4413      	add	r3, r2
 8021e44:	b29a      	uxth	r2, r3
 8021e46:	4b13      	ldr	r3, [pc, #76]	; (8021e94 <StartInputHandler+0x73c>)
 8021e48:	801a      	strh	r2, [r3, #0]





    if(nPdOutputSize > 0)
 8021e4a:	4b0d      	ldr	r3, [pc, #52]	; (8021e80 <StartInputHandler+0x728>)
 8021e4c:	881b      	ldrh	r3, [r3, #0]
 8021e4e:	2b00      	cmp	r3, #0
 8021e50:	d002      	beq.n	8021e58 <StartInputHandler+0x700>
    {
/*ECATCHANGE_START(V5.11) HW1*/
        EnableSyncManChannel(PROCESS_DATA_OUT);
 8021e52:	2002      	movs	r0, #2
 8021e54:	f7ff fa76 	bl	8021344 <EnableSyncManChannel>
/*ECATCHANGE_END(V5.11) HW1*/
    }

    if(nPdInputSize > 0)
 8021e58:	4b16      	ldr	r3, [pc, #88]	; (8021eb4 <StartInputHandler+0x75c>)
 8021e5a:	881b      	ldrh	r3, [r3, #0]
 8021e5c:	2b00      	cmp	r3, #0
 8021e5e:	d002      	beq.n	8021e66 <StartInputHandler+0x70e>
    {
/*ECATCHANGE_START(V5.11) HW1*/
        EnableSyncManChannel(PROCESS_DATA_IN);
 8021e60:	2003      	movs	r0, #3
 8021e62:	f7ff fa6f 	bl	8021344 <EnableSyncManChannel>
/*ECATCHANGE_END(V5.11) HW1*/
    }

    /*write initial input data*/
    PDO_InputMapping();
 8021e66:	f7fe fd47 	bl	80208f8 <PDO_InputMapping>

    return ALSTATUSCODE_NOERROR;
 8021e6a:	2300      	movs	r3, #0
}
 8021e6c:	4618      	mov	r0, r3
 8021e6e:	3730      	adds	r7, #48	; 0x30
 8021e70:	46bd      	mov	sp, r7
 8021e72:	bd80      	pop	{r7, pc}
 8021e74:	1fff25b2 	.word	0x1fff25b2
 8021e78:	1fff25b6 	.word	0x1fff25b6
 8021e7c:	1fff25b5 	.word	0x1fff25b5
 8021e80:	1fff257a 	.word	0x1fff257a
 8021e84:	1fff2592 	.word	0x1fff2592
 8021e88:	1fff2588 	.word	0x1fff2588
 8021e8c:	1fff257e 	.word	0x1fff257e
 8021e90:	1fff25b0 	.word	0x1fff25b0
 8021e94:	1fff258e 	.word	0x1fff258e
 8021e98:	1fff2594 	.word	0x1fff2594
 8021e9c:	1fff25ab 	.word	0x1fff25ab
 8021ea0:	1fff258c 	.word	0x1fff258c
 8021ea4:	1fff2854 	.word	0x1fff2854
 8021ea8:	1fff2898 	.word	0x1fff2898
 8021eac:	0a7c5ac5 	.word	0x0a7c5ac5
 8021eb0:	cccccccd 	.word	0xcccccccd
 8021eb4:	1fff25a4 	.word	0x1fff25a4

08021eb8 <StartOutputHandler>:
 \brief  and the state transition would be refused if outputs are missing

*////////////////////////////////////////////////////////////////////////////////////////

UINT16 StartOutputHandler(void)
{
 8021eb8:	b480      	push	{r7}
 8021eba:	b083      	sub	sp, #12
 8021ebc:	af00      	add	r7, sp, #0
/*ECATCHANGE_START(V5.11) ESM6*/
    /* by default the SO transition should be completed in AlControlRes().
       required to support also masters which starts to send process data after the SO transition was triggered
       (if the master don't send process data within "SAFEOP2OPTIMEOUT" the transition is rejected)*/
    UINT16 result = NOERROR_INWORK;
 8021ebe:	23ff      	movs	r3, #255	; 0xff
 8021ec0:	80fb      	strh	r3, [r7, #6]
/*ECATCHANGE_END(V5.11) ESM6*/
    if(bLocalErrorFlag)
 8021ec2:	4b0c      	ldr	r3, [pc, #48]	; (8021ef4 <StartOutputHandler+0x3c>)
 8021ec4:	781b      	ldrb	r3, [r3, #0]
 8021ec6:	2b00      	cmp	r3, #0
 8021ec8:	d002      	beq.n	8021ed0 <StartOutputHandler+0x18>
    {
        /*Local error still exists => skip state request to OP and response with "u16LocalErrorCode"*/
        return u16LocalErrorCode;
 8021eca:	4b0b      	ldr	r3, [pc, #44]	; (8021ef8 <StartOutputHandler+0x40>)
 8021ecc:	881b      	ldrh	r3, [r3, #0]
 8021ece:	e00a      	b.n	8021ee6 <StartOutputHandler+0x2e>
    }
/*The application ESM function is separated from this function to handle pending transitions*/


    /*DC synchronisation is active wait until pll is valid*/
    if(bDcSyncActive)
 8021ed0:	4b0a      	ldr	r3, [pc, #40]	; (8021efc <StartOutputHandler+0x44>)
 8021ed2:	781b      	ldrb	r3, [r3, #0]
 8021ed4:	2b00      	cmp	r3, #0
 8021ed6:	d005      	beq.n	8021ee4 <StartOutputHandler+0x2c>
    {
        i16WaitForPllRunningTimeout = 200;
 8021ed8:	4b09      	ldr	r3, [pc, #36]	; (8021f00 <StartOutputHandler+0x48>)
 8021eda:	22c8      	movs	r2, #200	; 0xc8
 8021edc:	801a      	strh	r2, [r3, #0]
        i16WaitForPllRunningCnt = 0;
 8021ede:	4b09      	ldr	r3, [pc, #36]	; (8021f04 <StartOutputHandler+0x4c>)
 8021ee0:	2200      	movs	r2, #0
 8021ee2:	801a      	strh	r2, [r3, #0]
    }


    return result;
 8021ee4:	88fb      	ldrh	r3, [r7, #6]
}
 8021ee6:	4618      	mov	r0, r3
 8021ee8:	370c      	adds	r7, #12
 8021eea:	46bd      	mov	sp, r7
 8021eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021ef0:	4770      	bx	lr
 8021ef2:	bf00      	nop
 8021ef4:	1fff2580 	.word	0x1fff2580
 8021ef8:	1fff257c 	.word	0x1fff257c
 8021efc:	1fff25ae 	.word	0x1fff25ae
 8021f00:	1fff258c 	.word	0x1fff258c
 8021f04:	1fff2584 	.word	0x1fff2584

08021f08 <StopOutputHandler>:
 \brief  the state transition can be delayed by returning NOERROR_INWORK

*////////////////////////////////////////////////////////////////////////////////////////

void StopOutputHandler(void)
{
 8021f08:	b480      	push	{r7}
 8021f0a:	af00      	add	r7, sp, #0
    /* reset the flags that outputs were received and that the slave is in OP */
    bEcatFirstOutputsReceived = FALSE;
 8021f0c:	4b04      	ldr	r3, [pc, #16]	; (8021f20 <StopOutputHandler+0x18>)
 8021f0e:	2200      	movs	r2, #0
 8021f10:	701a      	strb	r2, [r3, #0]
    bEcatOutputUpdateRunning = FALSE;
 8021f12:	4b04      	ldr	r3, [pc, #16]	; (8021f24 <StopOutputHandler+0x1c>)
 8021f14:	2200      	movs	r2, #0
 8021f16:	701a      	strb	r2, [r3, #0]
}
 8021f18:	46bd      	mov	sp, r7
 8021f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021f1e:	4770      	bx	lr
 8021f20:	1fff25aa 	.word	0x1fff25aa
 8021f24:	1fff25af 	.word	0x1fff25af

08021f28 <StopInputHandler>:
  \brief    This function is called in case of the state transition from SAFEOP to PREOP

*////////////////////////////////////////////////////////////////////////////////////////

void StopInputHandler(void)
{
 8021f28:	b580      	push	{r7, lr}
 8021f2a:	b082      	sub	sp, #8
 8021f2c:	af00      	add	r7, sp, #0
    if(nPdOutputSize > 0)
 8021f2e:	4b2c      	ldr	r3, [pc, #176]	; (8021fe0 <StopInputHandler+0xb8>)
 8021f30:	881b      	ldrh	r3, [r3, #0]
 8021f32:	2b00      	cmp	r3, #0
 8021f34:	d002      	beq.n	8021f3c <StopInputHandler+0x14>
    {
        /* disable the Sync Manager Channel 2 (outputs) */
/*ECATCHANGE_END(V5.11) HW1*/
        DisableSyncManChannel(PROCESS_DATA_OUT);
 8021f36:	2002      	movs	r0, #2
 8021f38:	f7ff f9da 	bl	80212f0 <DisableSyncManChannel>
/*ECATCHANGE_END(V5.11) HW1*/
    }

    if(nPdInputSize > 0)
 8021f3c:	4b29      	ldr	r3, [pc, #164]	; (8021fe4 <StopInputHandler+0xbc>)
 8021f3e:	881b      	ldrh	r3, [r3, #0]
 8021f40:	2b00      	cmp	r3, #0
 8021f42:	d002      	beq.n	8021f4a <StopInputHandler+0x22>
    {
        /*disable Sync Manager 3 (inputs) if no outputs available*/
/*ECATCHANGE_START(V5.11) HW1*/
        DisableSyncManChannel(PROCESS_DATA_IN);
 8021f44:	2003      	movs	r0, #3
 8021f46:	f7ff f9d3 	bl	80212f0 <DisableSyncManChannel>
/*ECATCHANGE_END(V5.11) HW1*/
    }

    /* reset the events in the AL Event mask register (0x204) */
    {
        UINT16 ResetMask = SYNC0_EVENT | SYNC1_EVENT;
 8021f4a:	230c      	movs	r3, #12
 8021f4c:	80fb      	strh	r3, [r7, #6]
        ResetMask |= PROCESS_OUTPUT_EVENT;
 8021f4e:	88fb      	ldrh	r3, [r7, #6]
 8021f50:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8021f54:	80fb      	strh	r3, [r7, #6]
        ResetMask |= PROCESS_INPUT_EVENT;
 8021f56:	88fb      	ldrh	r3, [r7, #6]
 8021f58:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8021f5c:	80fb      	strh	r3, [r7, #6]

/*ECATCHANGE_START(V5.11) HW1*/
    ResetALEventMask( ~(ResetMask) );
 8021f5e:	88fb      	ldrh	r3, [r7, #6]
 8021f60:	43db      	mvns	r3, r3
 8021f62:	b29b      	uxth	r3, r3
 8021f64:	4618      	mov	r0, r3
 8021f66:	f7ff f959 	bl	802121c <ResetALEventMask>
/*ECATCHANGE_END(V5.11) HW1*/
    }
    /* reset the flags */
    bEcatFirstOutputsReceived = FALSE;
 8021f6a:	4b1f      	ldr	r3, [pc, #124]	; (8021fe8 <StopInputHandler+0xc0>)
 8021f6c:	2200      	movs	r2, #0
 8021f6e:	701a      	strb	r2, [r3, #0]
    bEscIntEnabled = FALSE;
 8021f70:	4b1e      	ldr	r3, [pc, #120]	; (8021fec <StopInputHandler+0xc4>)
 8021f72:	2200      	movs	r2, #0
 8021f74:	701a      	strb	r2, [r3, #0]
/*The application ESM function is separated from this function to handle pending transitions*/

    bDcSyncActive = FALSE;
 8021f76:	4b1e      	ldr	r3, [pc, #120]	; (8021ff0 <StopInputHandler+0xc8>)
 8021f78:	2200      	movs	r2, #0
 8021f7a:	701a      	strb	r2, [r3, #0]
    bDcRunning = FALSE;
 8021f7c:	4b1d      	ldr	r3, [pc, #116]	; (8021ff4 <StopInputHandler+0xcc>)
 8021f7e:	2200      	movs	r2, #0
 8021f80:	701a      	strb	r2, [r3, #0]
    bSmSyncSequenceValid = FALSE;
 8021f82:	4b1d      	ldr	r3, [pc, #116]	; (8021ff8 <StopInputHandler+0xd0>)
 8021f84:	2200      	movs	r2, #0
 8021f86:	701a      	strb	r2, [r3, #0]
    u16SmSync0Value = 0;
 8021f88:	4b1c      	ldr	r3, [pc, #112]	; (8021ffc <StopInputHandler+0xd4>)
 8021f8a:	2200      	movs	r2, #0
 8021f8c:	801a      	strh	r2, [r3, #0]
    u16SmSync0Counter = 0;
 8021f8e:	4b1c      	ldr	r3, [pc, #112]	; (8022000 <StopInputHandler+0xd8>)
 8021f90:	2200      	movs	r2, #0
 8021f92:	801a      	strh	r2, [r3, #0]

    Sync0WdValue = 0;
 8021f94:	4b1b      	ldr	r3, [pc, #108]	; (8022004 <StopInputHandler+0xdc>)
 8021f96:	2200      	movs	r2, #0
 8021f98:	801a      	strh	r2, [r3, #0]
    Sync0WdCounter = 0;
 8021f9a:	4b1b      	ldr	r3, [pc, #108]	; (8022008 <StopInputHandler+0xe0>)
 8021f9c:	2200      	movs	r2, #0
 8021f9e:	801a      	strh	r2, [r3, #0]
    Sync1WdCounter = 0;
 8021fa0:	4b1a      	ldr	r3, [pc, #104]	; (802200c <StopInputHandler+0xe4>)
 8021fa2:	2200      	movs	r2, #0
 8021fa4:	801a      	strh	r2, [r3, #0]
    Sync1WdValue = 0;
 8021fa6:	4b1a      	ldr	r3, [pc, #104]	; (8022010 <StopInputHandler+0xe8>)
 8021fa8:	2200      	movs	r2, #0
 8021faa:	801a      	strh	r2, [r3, #0]
    LatchInputSync0Value = 0;
 8021fac:	4b19      	ldr	r3, [pc, #100]	; (8022014 <StopInputHandler+0xec>)
 8021fae:	2200      	movs	r2, #0
 8021fb0:	801a      	strh	r2, [r3, #0]
    LatchInputSync0Counter = 0;
 8021fb2:	4b19      	ldr	r3, [pc, #100]	; (8022018 <StopInputHandler+0xf0>)
 8021fb4:	2200      	movs	r2, #0
 8021fb6:	801a      	strh	r2, [r3, #0]
/*ECATCHANGE_START(V5.11) ECAT4*/
    sSyncManInPar.u8SyncError = 0;
 8021fb8:	4b18      	ldr	r3, [pc, #96]	; (802201c <StopInputHandler+0xf4>)
 8021fba:	2200      	movs	r2, #0
 8021fbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
/*ECATCHANGE_END(V5.11) ECAT4*/

    i16WaitForPllRunningTimeout = 0;
 8021fc0:	4b17      	ldr	r3, [pc, #92]	; (8022020 <StopInputHandler+0xf8>)
 8021fc2:	2200      	movs	r2, #0
 8021fc4:	801a      	strh	r2, [r3, #0]

    bWdTrigger = FALSE;
 8021fc6:	4b17      	ldr	r3, [pc, #92]	; (8022024 <StopInputHandler+0xfc>)
 8021fc8:	2200      	movs	r2, #0
 8021fca:	701a      	strb	r2, [r3, #0]
    bEcatInputUpdateRunning = FALSE;
 8021fcc:	4b16      	ldr	r3, [pc, #88]	; (8022028 <StopInputHandler+0x100>)
 8021fce:	2200      	movs	r2, #0
 8021fd0:	701a      	strb	r2, [r3, #0]

    /*Indicate no user specified Sync mode*/
    bSyncSetByUser = FALSE;
 8021fd2:	4b16      	ldr	r3, [pc, #88]	; (802202c <StopInputHandler+0x104>)
 8021fd4:	2200      	movs	r2, #0
 8021fd6:	701a      	strb	r2, [r3, #0]
}
 8021fd8:	3708      	adds	r7, #8
 8021fda:	46bd      	mov	sp, r7
 8021fdc:	bd80      	pop	{r7, pc}
 8021fde:	bf00      	nop
 8021fe0:	1fff257a 	.word	0x1fff257a
 8021fe4:	1fff25a4 	.word	0x1fff25a4
 8021fe8:	1fff25aa 	.word	0x1fff25aa
 8021fec:	1fff25b5 	.word	0x1fff25b5
 8021ff0:	1fff25ae 	.word	0x1fff25ae
 8021ff4:	1fff2594 	.word	0x1fff2594
 8021ff8:	1fff25ab 	.word	0x1fff25ab
 8021ffc:	1fff25a6 	.word	0x1fff25a6
 8022000:	1fff25b8 	.word	0x1fff25b8
 8022004:	1fff2588 	.word	0x1fff2588
 8022008:	1fff257e 	.word	0x1fff257e
 802200c:	1fff25b0 	.word	0x1fff25b0
 8022010:	1fff258e 	.word	0x1fff258e
 8022014:	1fff25a0 	.word	0x1fff25a0
 8022018:	1fff2582 	.word	0x1fff2582
 802201c:	1fff2854 	.word	0x1fff2854
 8022020:	1fff258c 	.word	0x1fff258c
 8022024:	1fff25b6 	.word	0x1fff25b6
 8022028:	1fff25b4 	.word	0x1fff25b4
 802202c:	1fff28dc 	.word	0x1fff28dc

08022030 <BackToInitTransition>:
\brief    This function is called when a X to Init transition is completed

*////////////////////////////////////////////////////////////////////////////////////////

void BackToInitTransition(void)
{
 8022030:	b480      	push	{r7}
 8022032:	af00      	add	r7, sp, #0
    /* Reset indication that the user has written a sync mode*/
    bSyncSetByUser = FALSE;
 8022034:	4b03      	ldr	r3, [pc, #12]	; (8022044 <BackToInitTransition+0x14>)
 8022036:	2200      	movs	r2, #0
 8022038:	701a      	strb	r2, [r3, #0]
}
 802203a:	46bd      	mov	sp, r7
 802203c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022040:	4770      	bx	lr
 8022042:	bf00      	nop
 8022044:	1fff28dc 	.word	0x1fff28dc

08022048 <SetALStatus>:
 \param alStatusCode    New AL Status Code (written to register 0x134)

  \brief  The function changes the state of the EtherCAT ASIC to the requested.
*////////////////////////////////////////////////////////////////////////////////////////
void SetALStatus(UINT8 alStatus, UINT16 alStatusCode)
{
 8022048:	b480      	push	{r7}
 802204a:	b085      	sub	sp, #20
 802204c:	af00      	add	r7, sp, #0
 802204e:	4603      	mov	r3, r0
 8022050:	460a      	mov	r2, r1
 8022052:	71fb      	strb	r3, [r7, #7]
 8022054:	4613      	mov	r3, r2
 8022056:	80bb      	strh	r3, [r7, #4]
    UINT16 Value = alStatusCode;
 8022058:	88bb      	ldrh	r3, [r7, #4]
 802205a:	81fb      	strh	r3, [r7, #14]

    /*update global status variable if required*/
    if(nAlStatus != alStatus)
 802205c:	4b24      	ldr	r3, [pc, #144]	; (80220f0 <SetALStatus+0xa8>)
 802205e:	781b      	ldrb	r3, [r3, #0]
 8022060:	79fa      	ldrb	r2, [r7, #7]
 8022062:	429a      	cmp	r2, r3
 8022064:	d002      	beq.n	802206c <SetALStatus+0x24>
    {
        nAlStatus = alStatus;
 8022066:	4a22      	ldr	r2, [pc, #136]	; (80220f0 <SetALStatus+0xa8>)
 8022068:	79fb      	ldrb	r3, [r7, #7]
 802206a:	7013      	strb	r3, [r2, #0]
    }


    if (alStatusCode != 0xFFFF)
 802206c:	88bb      	ldrh	r3, [r7, #4]
 802206e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8022072:	4293      	cmp	r3, r2
 8022074:	d002      	beq.n	802207c <SetALStatus+0x34>
    {
        Value = SWAPWORD(Value);

        HW_EscWriteWord(Value,ESC_AL_STATUS_CODE_OFFSET);
 8022076:	4a1f      	ldr	r2, [pc, #124]	; (80220f4 <SetALStatus+0xac>)
 8022078:	89fb      	ldrh	r3, [r7, #14]
 802207a:	8013      	strh	r3, [r2, #0]
    }

    Value = nAlStatus;
 802207c:	4b1c      	ldr	r3, [pc, #112]	; (80220f0 <SetALStatus+0xa8>)
 802207e:	781b      	ldrb	r3, [r3, #0]
 8022080:	81fb      	strh	r3, [r7, #14]
    Value = SWAPWORD(Value);
    HW_EscWriteWord(Value,ESC_AL_STATUS_OFFSET);
 8022082:	4a1d      	ldr	r2, [pc, #116]	; (80220f8 <SetALStatus+0xb0>)
 8022084:	89fb      	ldrh	r3, [r7, #14]
 8022086:	8013      	strh	r3, [r2, #0]

    /*The Run LED state is set in Set LED Indication, only the Error LED blink code is set here*/

    /*set Error blink code*/
    if(alStatusCode == 0x00 || !(alStatus & STATE_CHANGE))
 8022088:	88bb      	ldrh	r3, [r7, #4]
 802208a:	2b00      	cmp	r3, #0
 802208c:	d004      	beq.n	8022098 <SetALStatus+0x50>
 802208e:	79fb      	ldrb	r3, [r7, #7]
 8022090:	f003 0310 	and.w	r3, r3, #16
 8022094:	2b00      	cmp	r3, #0
 8022096:	d103      	bne.n	80220a0 <SetALStatus+0x58>
    {
        u8EcatErrorLed = LED_OFF;
 8022098:	4b18      	ldr	r3, [pc, #96]	; (80220fc <SetALStatus+0xb4>)
 802209a:	2200      	movs	r2, #0
 802209c:	701a      	strb	r2, [r3, #0]
 802209e:	e016      	b.n	80220ce <SetALStatus+0x86>
    }
    else if((alStatusCode == ALSTATUSCODE_NOSYNCERROR) ||
 80220a0:	88bb      	ldrh	r3, [r7, #4]
 80220a2:	2b2d      	cmp	r3, #45	; 0x2d
 80220a4:	d005      	beq.n	80220b2 <SetALStatus+0x6a>
 80220a6:	88bb      	ldrh	r3, [r7, #4]
 80220a8:	2b1a      	cmp	r3, #26
 80220aa:	d002      	beq.n	80220b2 <SetALStatus+0x6a>
        (alStatusCode == ALSTATUSCODE_SYNCERROR) ||
 80220ac:	88bb      	ldrh	r3, [r7, #4]
 80220ae:	2b32      	cmp	r3, #50	; 0x32
 80220b0:	d103      	bne.n	80220ba <SetALStatus+0x72>
        (alStatusCode == ALSTATUSCODE_DCPLLSYNCERROR))
    {
        u8EcatErrorLed = LED_SINGLEFLASH;
 80220b2:	4b12      	ldr	r3, [pc, #72]	; (80220fc <SetALStatus+0xb4>)
 80220b4:	2201      	movs	r2, #1
 80220b6:	701a      	strb	r2, [r3, #0]
 80220b8:	e009      	b.n	80220ce <SetALStatus+0x86>
    }
    else if((alStatusCode == ALSTATUSCODE_SMWATCHDOG))
 80220ba:	88bb      	ldrh	r3, [r7, #4]
 80220bc:	2b1b      	cmp	r3, #27
 80220be:	d103      	bne.n	80220c8 <SetALStatus+0x80>
    {
        u8EcatErrorLed = LED_DOUBLEFLASH;
 80220c0:	4b0e      	ldr	r3, [pc, #56]	; (80220fc <SetALStatus+0xb4>)
 80220c2:	2202      	movs	r2, #2
 80220c4:	701a      	strb	r2, [r3, #0]
 80220c6:	e002      	b.n	80220ce <SetALStatus+0x86>
    }
    else
    {
        u8EcatErrorLed = LED_BLINKING;
 80220c8:	4b0c      	ldr	r3, [pc, #48]	; (80220fc <SetALStatus+0xb4>)
 80220ca:	220d      	movs	r2, #13
 80220cc:	701a      	strb	r2, [r3, #0]
    }
    u8EcatErrorLed |= LED_OVERRIDE;
 80220ce:	4b0b      	ldr	r3, [pc, #44]	; (80220fc <SetALStatus+0xb4>)
 80220d0:	781b      	ldrb	r3, [r3, #0]
 80220d2:	f043 0310 	orr.w	r3, r3, #16
 80220d6:	b2da      	uxtb	r2, r3
 80220d8:	4b08      	ldr	r3, [pc, #32]	; (80220fc <SetALStatus+0xb4>)
 80220da:	701a      	strb	r2, [r3, #0]

    HW_EscWriteByte(u8EcatErrorLed,ESC_ERROR_LED_OVERRIDE);
 80220dc:	4b08      	ldr	r3, [pc, #32]	; (8022100 <SetALStatus+0xb8>)
 80220de:	4a07      	ldr	r2, [pc, #28]	; (80220fc <SetALStatus+0xb4>)
 80220e0:	7812      	ldrb	r2, [r2, #0]
 80220e2:	701a      	strb	r2, [r3, #0]
}
 80220e4:	3714      	adds	r7, #20
 80220e6:	46bd      	mov	sp, r7
 80220e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80220ec:	4770      	bx	lr
 80220ee:	bf00      	nop
 80220f0:	1fff2579 	.word	0x1fff2579
 80220f4:	54010134 	.word	0x54010134
 80220f8:	54010130 	.word	0x54010130
 80220fc:	1fff25bb 	.word	0x1fff25bb
 8022100:	54010139 	.word	0x54010139

08022104 <AL_ControlInd>:
              alControl contains the requested new state (INIT, PRE_OP or SAFE_OP)

*////////////////////////////////////////////////////////////////////////////////////////

void AL_ControlInd(UINT8 alControl, UINT16 alStatusCode)
{
 8022104:	b580      	push	{r7, lr}
 8022106:	b084      	sub	sp, #16
 8022108:	af00      	add	r7, sp, #0
 802210a:	4603      	mov	r3, r0
 802210c:	460a      	mov	r2, r1
 802210e:	71fb      	strb	r3, [r7, #7]
 8022110:	4613      	mov	r3, r2
 8022112:	80bb      	strh	r3, [r7, #4]
    UINT16        result = 0;
 8022114:	2300      	movs	r3, #0
 8022116:	81fb      	strh	r3, [r7, #14]
    UINT8            bErrAck = 0;
 8022118:	2300      	movs	r3, #0
 802211a:	737b      	strb	r3, [r7, #13]
    UINT8         stateTrans;
    /*deactivate ESM timeout counter*/
    EsmTimeoutCounter = -1;
 802211c:	4bd3      	ldr	r3, [pc, #844]	; (802246c <AL_ControlInd+0x368>)
 802211e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8022122:	801a      	strh	r2, [r3, #0]
    bApplEsmPending = TRUE;
 8022124:	4bd2      	ldr	r3, [pc, #840]	; (8022470 <AL_ControlInd+0x36c>)
 8022126:	2201      	movs	r2, #1
 8022128:	701a      	strb	r2, [r3, #0]

    /* reset the Error Flag in case of acknowledge by the Master */
    if ( alControl & STATE_CHANGE )
 802212a:	79fb      	ldrb	r3, [r7, #7]
 802212c:	f003 0310 	and.w	r3, r3, #16
 8022130:	2b00      	cmp	r3, #0
 8022132:	d009      	beq.n	8022148 <AL_ControlInd+0x44>
    {
        bErrAck = 1;
 8022134:	2301      	movs	r3, #1
 8022136:	737b      	strb	r3, [r7, #13]
        nAlStatus &= ~STATE_CHANGE;
 8022138:	4bce      	ldr	r3, [pc, #824]	; (8022474 <AL_ControlInd+0x370>)
 802213a:	781b      	ldrb	r3, [r3, #0]
 802213c:	f023 0310 	bic.w	r3, r3, #16
 8022140:	b2da      	uxtb	r2, r3
 8022142:	4bcc      	ldr	r3, [pc, #816]	; (8022474 <AL_ControlInd+0x370>)
 8022144:	701a      	strb	r2, [r3, #0]
 8022146:	e012      	b.n	802216e <AL_ControlInd+0x6a>
        /*enable SM2 is moved to state transition block. First check SM Settings.*/
    }
    else if ( (nAlStatus & STATE_CHANGE)
 8022148:	4bca      	ldr	r3, [pc, #808]	; (8022474 <AL_ControlInd+0x370>)
 802214a:	781b      	ldrb	r3, [r3, #0]
 802214c:	f003 0310 	and.w	r3, r3, #16
 8022150:	2b00      	cmp	r3, #0
 8022152:	d005      	beq.n	8022160 <AL_ControlInd+0x5c>
    // HBu 17.04.08: the error has to be acknowledged before when sending the same (or a higher) state
    //               (the error was acknowledged with the same state before independent of the acknowledge flag)
    /*Error Acknowledge with 0xX1 is allowed*/
           && (alControl & STATE_MASK) != STATE_INIT )
 8022154:	79fb      	ldrb	r3, [r7, #7]
 8022156:	f003 030f 	and.w	r3, r3, #15
 802215a:	2b01      	cmp	r3, #1
 802215c:	d000      	beq.n	8022160 <AL_ControlInd+0x5c>
        /* the error flag (Bit 4) is set in the AL-Status and the ErrAck bit (Bit 4)
           is not set in the AL-Control, so the state cannot be set to a higher state
           and the new state request will be ignored */
        return;
 802215e:	e325      	b.n	80227ac <AL_ControlInd+0x6a8>
    else
    {
        nAlStatus &= STATE_MASK;
 8022160:	4bc4      	ldr	r3, [pc, #784]	; (8022474 <AL_ControlInd+0x370>)
 8022162:	781b      	ldrb	r3, [r3, #0]
 8022164:	f003 030f 	and.w	r3, r3, #15
 8022168:	b2da      	uxtb	r2, r3
 802216a:	4bc2      	ldr	r3, [pc, #776]	; (8022474 <AL_ControlInd+0x370>)
 802216c:	701a      	strb	r2, [r3, #0]
    }

    /* generate a variable for the state transition
      (Bit 0-3: new state (AL Control), Bit 4-7: old state (AL Status) */
    alControl &= STATE_MASK;
 802216e:	79fb      	ldrb	r3, [r7, #7]
 8022170:	f003 030f 	and.w	r3, r3, #15
 8022174:	71fb      	strb	r3, [r7, #7]
    stateTrans = nAlStatus;
 8022176:	4bbf      	ldr	r3, [pc, #764]	; (8022474 <AL_ControlInd+0x370>)
 8022178:	781b      	ldrb	r3, [r3, #0]
 802217a:	733b      	strb	r3, [r7, #12]
    stateTrans <<= 4;
 802217c:	7b3b      	ldrb	r3, [r7, #12]
 802217e:	011b      	lsls	r3, r3, #4
 8022180:	733b      	strb	r3, [r7, #12]
    stateTrans += alControl;
 8022182:	7b3a      	ldrb	r2, [r7, #12]
 8022184:	79fb      	ldrb	r3, [r7, #7]
 8022186:	4413      	add	r3, r2
 8022188:	733b      	strb	r3, [r7, #12]


    /* check the SYNCM settings depending on the state transition */
    switch ( stateTrans )
 802218a:	7b3b      	ldrb	r3, [r7, #12]
 802218c:	2b44      	cmp	r3, #68	; 0x44
 802218e:	d029      	beq.n	80221e4 <AL_ControlInd+0xe0>
 8022190:	2b44      	cmp	r3, #68	; 0x44
 8022192:	dc0b      	bgt.n	80221ac <AL_ControlInd+0xa8>
 8022194:	2b22      	cmp	r3, #34	; 0x22
 8022196:	d015      	beq.n	80221c4 <AL_ControlInd+0xc0>
 8022198:	2b22      	cmp	r3, #34	; 0x22
 802219a:	dc02      	bgt.n	80221a2 <AL_ControlInd+0x9e>
 802219c:	2b12      	cmp	r3, #18
 802219e:	d011      	beq.n	80221c4 <AL_ControlInd+0xc0>
 80221a0:	e028      	b.n	80221f4 <AL_ControlInd+0xf0>
 80221a2:	2b24      	cmp	r3, #36	; 0x24
 80221a4:	d014      	beq.n	80221d0 <AL_ControlInd+0xcc>
 80221a6:	2b42      	cmp	r3, #66	; 0x42
 80221a8:	d00c      	beq.n	80221c4 <AL_ControlInd+0xc0>
 80221aa:	e023      	b.n	80221f4 <AL_ControlInd+0xf0>
 80221ac:	2b82      	cmp	r3, #130	; 0x82
 80221ae:	d009      	beq.n	80221c4 <AL_ControlInd+0xc0>
 80221b0:	2b82      	cmp	r3, #130	; 0x82
 80221b2:	dc02      	bgt.n	80221ba <AL_ControlInd+0xb6>
 80221b4:	2b48      	cmp	r3, #72	; 0x48
 80221b6:	d015      	beq.n	80221e4 <AL_ControlInd+0xe0>
 80221b8:	e01c      	b.n	80221f4 <AL_ControlInd+0xf0>
 80221ba:	2b84      	cmp	r3, #132	; 0x84
 80221bc:	d012      	beq.n	80221e4 <AL_ControlInd+0xe0>
 80221be:	2b88      	cmp	r3, #136	; 0x88
 80221c0:	d010      	beq.n	80221e4 <AL_ControlInd+0xe0>
 80221c2:	e017      	b.n	80221f4 <AL_ControlInd+0xf0>
    case SAFEOP_2_PREOP:
    case PREOP_2_PREOP:
        /* in PREOP only the SYNCM settings for SYNCM0 and SYNCM1 (mailbox)
           are checked, if result is unequal 0, the slave will stay in or
           switch to INIT and set the ErrorInd Bit (bit 4) of the AL-Status */
        result = CheckSmSettings(MAILBOX_READ+1);
 80221c4:	2002      	movs	r0, #2
 80221c6:	f7ff f8e7 	bl	8021398 <CheckSmSettings>
 80221ca:	4603      	mov	r3, r0
 80221cc:	81fb      	strh	r3, [r7, #14]
        break;
 80221ce:	e011      	b.n	80221f4 <AL_ControlInd+0xf0>
        /* before checking the SYNCM settings for SYNCM2 and SYNCM3 (process data)
           the expected length of input data (nPdInputSize) and output data (nPdOutputSize)
            could be adapted (changed by PDO-Assign and/or PDO-Mapping)
            if result is unequal 0, the slave will stay in PREOP and set
            the ErrorInd Bit (bit 4) of the AL-Status */
        result = APPL_GenerateMapping(&nPdInputSize,&nPdOutputSize);
 80221d0:	48a9      	ldr	r0, [pc, #676]	; (8022478 <AL_ControlInd+0x374>)
 80221d2:	49aa      	ldr	r1, [pc, #680]	; (802247c <AL_ControlInd+0x378>)
 80221d4:	f7fd ffcc 	bl	8020170 <APPL_GenerateMapping>
 80221d8:	4603      	mov	r3, r0
 80221da:	81fb      	strh	r3, [r7, #14]

        if (result != 0)
 80221dc:	89fb      	ldrh	r3, [r7, #14]
 80221de:	2b00      	cmp	r3, #0
 80221e0:	d000      	beq.n	80221e4 <AL_ControlInd+0xe0>
            break;
 80221e2:	e007      	b.n	80221f4 <AL_ControlInd+0xf0>
    case SAFEOP_2_SAFEOP:
    case OP_2_OP:
        /* in SAFEOP or OP the SYNCM settings for all SYNCM are checked
           if result is unequal 0, the slave will stay in or
           switch to PREOP and set the ErrorInd Bit (bit 4) of the AL-Status */
        result = CheckSmSettings(nMaxSyncMan);
 80221e4:	4ba6      	ldr	r3, [pc, #664]	; (8022480 <AL_ControlInd+0x37c>)
 80221e6:	781b      	ldrb	r3, [r3, #0]
 80221e8:	4618      	mov	r0, r3
 80221ea:	f7ff f8d5 	bl	8021398 <CheckSmSettings>
 80221ee:	4603      	mov	r3, r0
 80221f0:	81fb      	strh	r3, [r7, #14]
        break;
 80221f2:	bf00      	nop
    }

    if ( result == 0 )
 80221f4:	89fb      	ldrh	r3, [r7, #14]
 80221f6:	2b00      	cmp	r3, #0
 80221f8:	f040 8215 	bne.w	8022626 <AL_ControlInd+0x522>
    {
        /* execute the corresponding local management service(s) depending on the state transition */
        nEcatStateTrans = 0;
 80221fc:	4ba1      	ldr	r3, [pc, #644]	; (8022484 <AL_ControlInd+0x380>)
 80221fe:	2200      	movs	r2, #0
 8022200:	801a      	strh	r2, [r3, #0]
        switch ( stateTrans )
 8022202:	7b3b      	ldrb	r3, [r7, #12]
 8022204:	3b11      	subs	r3, #17
 8022206:	2b77      	cmp	r3, #119	; 0x77
 8022208:	f200 8209 	bhi.w	802261e <AL_ControlInd+0x51a>
 802220c:	a201      	add	r2, pc, #4	; (adr r2, 8022214 <AL_ControlInd+0x110>)
 802220e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8022212:	bf00      	nop
 8022214:	080225c7 	.word	0x080225c7
 8022218:	08022405 	.word	0x08022405
 802221c:	080223f5 	.word	0x080223f5
 8022220:	08022619 	.word	0x08022619
 8022224:	0802261f 	.word	0x0802261f
 8022228:	0802261f 	.word	0x0802261f
 802222c:	0802261f 	.word	0x0802261f
 8022230:	08022619 	.word	0x08022619
 8022234:	0802261f 	.word	0x0802261f
 8022238:	0802261f 	.word	0x0802261f
 802223c:	0802261f 	.word	0x0802261f
 8022240:	0802261f 	.word	0x0802261f
 8022244:	0802261f 	.word	0x0802261f
 8022248:	0802261f 	.word	0x0802261f
 802224c:	0802261f 	.word	0x0802261f
 8022250:	0802261f 	.word	0x0802261f
 8022254:	080225b5 	.word	0x080225b5
 8022258:	080225cb 	.word	0x080225cb
 802225c:	08022619 	.word	0x08022619
 8022260:	08022493 	.word	0x08022493
 8022264:	0802261f 	.word	0x0802261f
 8022268:	0802261f 	.word	0x0802261f
 802226c:	0802261f 	.word	0x0802261f
 8022270:	08022619 	.word	0x08022619
 8022274:	0802261f 	.word	0x0802261f
 8022278:	0802261f 	.word	0x0802261f
 802227c:	0802261f 	.word	0x0802261f
 8022280:	0802261f 	.word	0x0802261f
 8022284:	0802261f 	.word	0x0802261f
 8022288:	0802261f 	.word	0x0802261f
 802228c:	0802261f 	.word	0x0802261f
 8022290:	0802261f 	.word	0x0802261f
 8022294:	080223fb 	.word	0x080223fb
 8022298:	08022619 	.word	0x08022619
 802229c:	0802261f 	.word	0x0802261f
 80222a0:	08022619 	.word	0x08022619
 80222a4:	0802261f 	.word	0x0802261f
 80222a8:	0802261f 	.word	0x0802261f
 80222ac:	0802261f 	.word	0x0802261f
 80222b0:	08022619 	.word	0x08022619
 80222b4:	0802261f 	.word	0x0802261f
 80222b8:	0802261f 	.word	0x0802261f
 80222bc:	0802261f 	.word	0x0802261f
 80222c0:	0802261f 	.word	0x0802261f
 80222c4:	0802261f 	.word	0x0802261f
 80222c8:	0802261f 	.word	0x0802261f
 80222cc:	0802261f 	.word	0x0802261f
 80222d0:	0802261f 	.word	0x0802261f
 80222d4:	08022597 	.word	0x08022597
 80222d8:	08022569 	.word	0x08022569
 80222dc:	08022619 	.word	0x08022619
 80222e0:	080225cb 	.word	0x080225cb
 80222e4:	0802261f 	.word	0x0802261f
 80222e8:	0802261f 	.word	0x0802261f
 80222ec:	0802261f 	.word	0x0802261f
 80222f0:	080224ed 	.word	0x080224ed
 80222f4:	0802261f 	.word	0x0802261f
 80222f8:	0802261f 	.word	0x0802261f
 80222fc:	0802261f 	.word	0x0802261f
 8022300:	0802261f 	.word	0x0802261f
 8022304:	0802261f 	.word	0x0802261f
 8022308:	0802261f 	.word	0x0802261f
 802230c:	0802261f 	.word	0x0802261f
 8022310:	0802261f 	.word	0x0802261f
 8022314:	0802261f 	.word	0x0802261f
 8022318:	0802261f 	.word	0x0802261f
 802231c:	0802261f 	.word	0x0802261f
 8022320:	0802261f 	.word	0x0802261f
 8022324:	0802261f 	.word	0x0802261f
 8022328:	0802261f 	.word	0x0802261f
 802232c:	0802261f 	.word	0x0802261f
 8022330:	0802261f 	.word	0x0802261f
 8022334:	0802261f 	.word	0x0802261f
 8022338:	0802261f 	.word	0x0802261f
 802233c:	0802261f 	.word	0x0802261f
 8022340:	0802261f 	.word	0x0802261f
 8022344:	0802261f 	.word	0x0802261f
 8022348:	0802261f 	.word	0x0802261f
 802234c:	0802261f 	.word	0x0802261f
 8022350:	0802261f 	.word	0x0802261f
 8022354:	0802261f 	.word	0x0802261f
 8022358:	0802261f 	.word	0x0802261f
 802235c:	0802261f 	.word	0x0802261f
 8022360:	0802261f 	.word	0x0802261f
 8022364:	0802261f 	.word	0x0802261f
 8022368:	0802261f 	.word	0x0802261f
 802236c:	0802261f 	.word	0x0802261f
 8022370:	0802261f 	.word	0x0802261f
 8022374:	0802261f 	.word	0x0802261f
 8022378:	0802261f 	.word	0x0802261f
 802237c:	0802261f 	.word	0x0802261f
 8022380:	0802261f 	.word	0x0802261f
 8022384:	0802261f 	.word	0x0802261f
 8022388:	0802261f 	.word	0x0802261f
 802238c:	0802261f 	.word	0x0802261f
 8022390:	0802261f 	.word	0x0802261f
 8022394:	0802261f 	.word	0x0802261f
 8022398:	0802261f 	.word	0x0802261f
 802239c:	0802261f 	.word	0x0802261f
 80223a0:	0802261f 	.word	0x0802261f
 80223a4:	0802261f 	.word	0x0802261f
 80223a8:	0802261f 	.word	0x0802261f
 80223ac:	0802261f 	.word	0x0802261f
 80223b0:	0802261f 	.word	0x0802261f
 80223b4:	0802261f 	.word	0x0802261f
 80223b8:	0802261f 	.word	0x0802261f
 80223bc:	0802261f 	.word	0x0802261f
 80223c0:	0802261f 	.word	0x0802261f
 80223c4:	0802261f 	.word	0x0802261f
 80223c8:	0802261f 	.word	0x0802261f
 80223cc:	0802261f 	.word	0x0802261f
 80223d0:	0802261f 	.word	0x0802261f
 80223d4:	08022579 	.word	0x08022579
 80223d8:	0802254b 	.word	0x0802254b
 80223dc:	08022619 	.word	0x08022619
 80223e0:	0802253b 	.word	0x0802253b
 80223e4:	0802261f 	.word	0x0802261f
 80223e8:	0802261f 	.word	0x0802261f
 80223ec:	0802261f 	.word	0x0802261f
 80223f0:	080225cb 	.word	0x080225cb
        {
        case INIT_2_BOOT    :
            result = ALSTATUSCODE_BOOTNOTSUPP;
 80223f4:	2313      	movs	r3, #19
 80223f6:	81fb      	strh	r3, [r7, #14]
            break;
 80223f8:	e114      	b.n	8022624 <AL_ControlInd+0x520>

        case BOOT_2_INIT    :
            result = ALSTATUSCODE_BOOTNOTSUPP;
 80223fa:	2313      	movs	r3, #19
 80223fc:	81fb      	strh	r3, [r7, #14]

            BackToInitTransition();
 80223fe:	f7ff fe17 	bl	8022030 <BackToInitTransition>

            break;
 8022402:	e10f      	b.n	8022624 <AL_ControlInd+0x520>
        case INIT_2_PREOP :

           UpdateEEPROMLoadedState();
 8022404:	f7fe ff3a 	bl	802127c <UpdateEEPROMLoadedState>

            if (EepromLoaded == FALSE)
 8022408:	4b1f      	ldr	r3, [pc, #124]	; (8022488 <AL_ControlInd+0x384>)
 802240a:	781b      	ldrb	r3, [r3, #0]
 802240c:	f083 0301 	eor.w	r3, r3, #1
 8022410:	b2db      	uxtb	r3, r3
 8022412:	2b00      	cmp	r3, #0
 8022414:	d001      	beq.n	802241a <AL_ControlInd+0x316>
            {
                //return an error if the EEPROM was not loaded correct  (device restart is required after the new EEPORM update)
                result = ALSTATUSCODE_EE_ERROR;
 8022416:	2351      	movs	r3, #81	; 0x51
 8022418:	81fb      	strh	r3, [r7, #14]
            }
            if (result == 0)
 802241a:	89fb      	ldrh	r3, [r7, #14]
 802241c:	2b00      	cmp	r3, #0
 802241e:	d137      	bne.n	8022490 <AL_ControlInd+0x38c>
            {
            /* MBX_StartMailboxHandler (in mailbox.c) checks if the areas of the mailbox
               sync managers SYNCM0 and SYNCM1 overlap each other
              if result is unequal 0, the slave will stay in INIT
              and sets the ErrorInd Bit (bit 4) of the AL-Status */
            result = MBX_StartMailboxHandler();
 8022420:	f000 fea2 	bl	8023168 <MBX_StartMailboxHandler>
 8022424:	4603      	mov	r3, r0
 8022426:	81fb      	strh	r3, [r7, #14]
            if (result == 0)
 8022428:	89fb      	ldrh	r3, [r7, #14]
 802242a:	2b00      	cmp	r3, #0
 802242c:	d10c      	bne.n	8022448 <AL_ControlInd+0x344>
            {
                bApplEsmPending = FALSE;
 802242e:	4b10      	ldr	r3, [pc, #64]	; (8022470 <AL_ControlInd+0x36c>)
 8022430:	2200      	movs	r2, #0
 8022432:	701a      	strb	r2, [r3, #0]
                /* additionally there could be an application specific check (in ecatappl.c)
                   if the state transition from INIT to PREOP should be done
                 if result is unequal 0, the slave will stay in INIT
                 and sets the ErrorInd Bit (bit 4) of the AL-Status */
                result = APPL_StartMailboxHandler();
 8022434:	f7fd fe68 	bl	8020108 <APPL_StartMailboxHandler>
 8022438:	4603      	mov	r3, r0
 802243a:	81fb      	strh	r3, [r7, #14]
                if ( result == 0 )
 802243c:	89fb      	ldrh	r3, [r7, #14]
 802243e:	2b00      	cmp	r3, #0
 8022440:	d102      	bne.n	8022448 <AL_ControlInd+0x344>
                {
                    bMbxRunning = TRUE;
 8022442:	4b12      	ldr	r3, [pc, #72]	; (802248c <AL_ControlInd+0x388>)
 8022444:	2201      	movs	r2, #1
 8022446:	701a      	strb	r2, [r3, #0]
                }
            }

            if(result != 0 && result != NOERROR_INWORK)
 8022448:	89fb      	ldrh	r3, [r7, #14]
 802244a:	2b00      	cmp	r3, #0
 802244c:	d020      	beq.n	8022490 <AL_ControlInd+0x38c>
 802244e:	89fb      	ldrh	r3, [r7, #14]
 8022450:	2bff      	cmp	r3, #255	; 0xff
 8022452:	d01d      	beq.n	8022490 <AL_ControlInd+0x38c>
            {
                /*Stop APPL Mbx handler if APPL Start Mbx handler was called before*/
                if(!bApplEsmPending)
 8022454:	4b06      	ldr	r3, [pc, #24]	; (8022470 <AL_ControlInd+0x36c>)
 8022456:	781b      	ldrb	r3, [r3, #0]
 8022458:	f083 0301 	eor.w	r3, r3, #1
 802245c:	b2db      	uxtb	r3, r3
 802245e:	2b00      	cmp	r3, #0
 8022460:	d001      	beq.n	8022466 <AL_ControlInd+0x362>
                    APPL_StopMailboxHandler();
 8022462:	f7fd fe59 	bl	8020118 <APPL_StopMailboxHandler>

                 MBX_StopMailboxHandler();
 8022466:	f000 fef9 	bl	802325c <MBX_StopMailboxHandler>
            }

            }
            break;
 802246a:	e0db      	b.n	8022624 <AL_ControlInd+0x520>
 802246c:	1fff25ac 	.word	0x1fff25ac
 8022470:	1fff2578 	.word	0x1fff2578
 8022474:	1fff2579 	.word	0x1fff2579
 8022478:	1fff25a4 	.word	0x1fff25a4
 802247c:	1fff257a 	.word	0x1fff257a
 8022480:	1fff25ba 	.word	0x1fff25ba
 8022484:	1fff2576 	.word	0x1fff2576
 8022488:	1fff14a6 	.word	0x1fff14a6
 802248c:	1fff282e 	.word	0x1fff282e
 8022490:	e0c8      	b.n	8022624 <AL_ControlInd+0x520>

        case PREOP_2_SAFEOP:
            /* start the input handler (function is defined above) */
            result = StartInputHandler();
 8022492:	f7ff f961 	bl	8021758 <StartInputHandler>
 8022496:	4603      	mov	r3, r0
 8022498:	81fb      	strh	r3, [r7, #14]
            if ( result == 0 )
 802249a:	89fb      	ldrh	r3, [r7, #14]
 802249c:	2b00      	cmp	r3, #0
 802249e:	d112      	bne.n	80224c6 <AL_ControlInd+0x3c2>
            {
                bApplEsmPending = FALSE;
 80224a0:	4ba7      	ldr	r3, [pc, #668]	; (8022740 <AL_ControlInd+0x63c>)
 80224a2:	2200      	movs	r2, #0
 80224a4:	701a      	strb	r2, [r3, #0]
                result = APPL_StartInputHandler(&u16ALEventMask);
 80224a6:	48a7      	ldr	r0, [pc, #668]	; (8022744 <AL_ControlInd+0x640>)
 80224a8:	f7fd fe3e 	bl	8020128 <APPL_StartInputHandler>
 80224ac:	4603      	mov	r3, r0
 80224ae:	81fb      	strh	r3, [r7, #14]

                if(result == 0)
 80224b0:	89fb      	ldrh	r3, [r7, #14]
 80224b2:	2b00      	cmp	r3, #0
 80224b4:	d107      	bne.n	80224c6 <AL_ControlInd+0x3c2>
                {
                    /* initialize the AL Event Mask register (0x204) */
/*ECATCHANGE_START(V5.11) HW1*/
                    SetALEventMask( u16ALEventMask );
 80224b6:	4ba3      	ldr	r3, [pc, #652]	; (8022744 <AL_ControlInd+0x640>)
 80224b8:	881b      	ldrh	r3, [r3, #0]
 80224ba:	4618      	mov	r0, r3
 80224bc:	f7fe fec6 	bl	802124c <SetALEventMask>
/*ECATCHANGE_END(V5.11) HW1*/

                    bEcatInputUpdateRunning = TRUE;
 80224c0:	4ba1      	ldr	r3, [pc, #644]	; (8022748 <AL_ControlInd+0x644>)
 80224c2:	2201      	movs	r2, #1
 80224c4:	701a      	strb	r2, [r3, #0]
                }
            }

            /*if one start input handler returned an error stop the input handler*/
            if(result != 0 && result != NOERROR_INWORK)
 80224c6:	89fb      	ldrh	r3, [r7, #14]
 80224c8:	2b00      	cmp	r3, #0
 80224ca:	d00e      	beq.n	80224ea <AL_ControlInd+0x3e6>
 80224cc:	89fb      	ldrh	r3, [r7, #14]
 80224ce:	2bff      	cmp	r3, #255	; 0xff
 80224d0:	d00b      	beq.n	80224ea <AL_ControlInd+0x3e6>
            {
                if(!bApplEsmPending)
 80224d2:	4b9b      	ldr	r3, [pc, #620]	; (8022740 <AL_ControlInd+0x63c>)
 80224d4:	781b      	ldrb	r3, [r3, #0]
 80224d6:	f083 0301 	eor.w	r3, r3, #1
 80224da:	b2db      	uxtb	r3, r3
 80224dc:	2b00      	cmp	r3, #0
 80224de:	d001      	beq.n	80224e4 <AL_ControlInd+0x3e0>
                {
                    /*Call only the APPL stop handler if the APPL start handler was called before*/
                    /*The application can react to the state transition in the function APPL_StopInputHandler */
                    APPL_StopInputHandler();
 80224e0:	f7fd fe2e 	bl	8020140 <APPL_StopInputHandler>
                }

                StopInputHandler();
 80224e4:	f7ff fd20 	bl	8021f28 <StopInputHandler>
            }
            break;
 80224e8:	e09c      	b.n	8022624 <AL_ControlInd+0x520>
 80224ea:	e09b      	b.n	8022624 <AL_ControlInd+0x520>

        case SAFEOP_2_OP:
            /* start the output handler (function is defined above) */
            result = StartOutputHandler();
 80224ec:	f7ff fce4 	bl	8021eb8 <StartOutputHandler>
 80224f0:	4603      	mov	r3, r0
 80224f2:	81fb      	strh	r3, [r7, #14]
            if(result == 0)
 80224f4:	89fb      	ldrh	r3, [r7, #14]
 80224f6:	2b00      	cmp	r3, #0
 80224f8:	d10c      	bne.n	8022514 <AL_ControlInd+0x410>
            {
                bApplEsmPending = FALSE;
 80224fa:	4b91      	ldr	r3, [pc, #580]	; (8022740 <AL_ControlInd+0x63c>)
 80224fc:	2200      	movs	r2, #0
 80224fe:	701a      	strb	r2, [r3, #0]
                result = APPL_StartOutputHandler();
 8022500:	f7fd fe26 	bl	8020150 <APPL_StartOutputHandler>
 8022504:	4603      	mov	r3, r0
 8022506:	81fb      	strh	r3, [r7, #14]

                if(result == 0)
 8022508:	89fb      	ldrh	r3, [r7, #14]
 802250a:	2b00      	cmp	r3, #0
 802250c:	d102      	bne.n	8022514 <AL_ControlInd+0x410>
                {
                    /*Device is in OPERATINAL*/
                    bEcatOutputUpdateRunning = TRUE;
 802250e:	4b8f      	ldr	r3, [pc, #572]	; (802274c <AL_ControlInd+0x648>)
 8022510:	2201      	movs	r2, #1
 8022512:	701a      	strb	r2, [r3, #0]
                }

            }

            if ( result != 0 && result != NOERROR_INWORK)
 8022514:	89fb      	ldrh	r3, [r7, #14]
 8022516:	2b00      	cmp	r3, #0
 8022518:	d00e      	beq.n	8022538 <AL_ControlInd+0x434>
 802251a:	89fb      	ldrh	r3, [r7, #14]
 802251c:	2bff      	cmp	r3, #255	; 0xff
 802251e:	d00b      	beq.n	8022538 <AL_ControlInd+0x434>
            {
                if(!bApplEsmPending)
 8022520:	4b87      	ldr	r3, [pc, #540]	; (8022740 <AL_ControlInd+0x63c>)
 8022522:	781b      	ldrb	r3, [r3, #0]
 8022524:	f083 0301 	eor.w	r3, r3, #1
 8022528:	b2db      	uxtb	r3, r3
 802252a:	2b00      	cmp	r3, #0
 802252c:	d001      	beq.n	8022532 <AL_ControlInd+0x42e>
                    APPL_StopOutputHandler();
 802252e:	f7fd fe17 	bl	8020160 <APPL_StopOutputHandler>

                StopOutputHandler();
 8022532:	f7ff fce9 	bl	8021f08 <StopOutputHandler>
            }

            break;
 8022536:	e075      	b.n	8022624 <AL_ControlInd+0x520>
 8022538:	e074      	b.n	8022624 <AL_ControlInd+0x520>

        case OP_2_SAFEOP:
            /* stop the output handler (function is defined above) */
            APPL_StopOutputHandler();
 802253a:	f7fd fe11 	bl	8020160 <APPL_StopOutputHandler>

            StopOutputHandler();
 802253e:	f7ff fce3 	bl	8021f08 <StopOutputHandler>

            bApplEsmPending = FALSE;
 8022542:	4b7f      	ldr	r3, [pc, #508]	; (8022740 <AL_ControlInd+0x63c>)
 8022544:	2200      	movs	r2, #0
 8022546:	701a      	strb	r2, [r3, #0]

            break;
 8022548:	e06c      	b.n	8022624 <AL_ControlInd+0x520>

        case OP_2_PREOP:
            /* stop the output handler (function is defined above) */
            result = APPL_StopOutputHandler();
 802254a:	f7fd fe09 	bl	8020160 <APPL_StopOutputHandler>
 802254e:	4603      	mov	r3, r0
 8022550:	81fb      	strh	r3, [r7, #14]

            StopOutputHandler();
 8022552:	f7ff fcd9 	bl	8021f08 <StopOutputHandler>

            bApplEsmPending = FALSE;
 8022556:	4b7a      	ldr	r3, [pc, #488]	; (8022740 <AL_ControlInd+0x63c>)
 8022558:	2200      	movs	r2, #0
 802255a:	701a      	strb	r2, [r3, #0]

            if (result != 0)
 802255c:	89fb      	ldrh	r3, [r7, #14]
 802255e:	2b00      	cmp	r3, #0
 8022560:	d000      	beq.n	8022564 <AL_ControlInd+0x460>
                break;
 8022562:	e05f      	b.n	8022624 <AL_ControlInd+0x520>

            stateTrans = SAFEOP_2_PREOP;
 8022564:	2342      	movs	r3, #66	; 0x42
 8022566:	733b      	strb	r3, [r7, #12]

        case SAFEOP_2_PREOP:
            /* stop the input handler (function is defined above) */
            APPL_StopInputHandler();
 8022568:	f7fd fdea 	bl	8020140 <APPL_StopInputHandler>
           
            StopInputHandler();
 802256c:	f7ff fcdc 	bl	8021f28 <StopInputHandler>

            bApplEsmPending = FALSE;
 8022570:	4b73      	ldr	r3, [pc, #460]	; (8022740 <AL_ControlInd+0x63c>)
 8022572:	2200      	movs	r2, #0
 8022574:	701a      	strb	r2, [r3, #0]

            break;
 8022576:	e055      	b.n	8022624 <AL_ControlInd+0x520>

        case OP_2_INIT:
            /* stop the output handler (function is defined above) */
            result = APPL_StopOutputHandler();
 8022578:	f7fd fdf2 	bl	8020160 <APPL_StopOutputHandler>
 802257c:	4603      	mov	r3, r0
 802257e:	81fb      	strh	r3, [r7, #14]

            StopOutputHandler();
 8022580:	f7ff fcc2 	bl	8021f08 <StopOutputHandler>

            bApplEsmPending = FALSE;
 8022584:	4b6e      	ldr	r3, [pc, #440]	; (8022740 <AL_ControlInd+0x63c>)
 8022586:	2200      	movs	r2, #0
 8022588:	701a      	strb	r2, [r3, #0]

            if (result != 0)
 802258a:	89fb      	ldrh	r3, [r7, #14]
 802258c:	2b00      	cmp	r3, #0
 802258e:	d000      	beq.n	8022592 <AL_ControlInd+0x48e>
                break;
 8022590:	e048      	b.n	8022624 <AL_ControlInd+0x520>
            
            stateTrans = SAFEOP_2_INIT;
 8022592:	2341      	movs	r3, #65	; 0x41
 8022594:	733b      	strb	r3, [r7, #12]

        case SAFEOP_2_INIT:
            /* stop the input handler (function is defined above) */
            result = APPL_StopInputHandler();
 8022596:	f7fd fdd3 	bl	8020140 <APPL_StopInputHandler>
 802259a:	4603      	mov	r3, r0
 802259c:	81fb      	strh	r3, [r7, #14]
            
            StopInputHandler();
 802259e:	f7ff fcc3 	bl	8021f28 <StopInputHandler>

            bApplEsmPending = FALSE;
 80225a2:	4b67      	ldr	r3, [pc, #412]	; (8022740 <AL_ControlInd+0x63c>)
 80225a4:	2200      	movs	r2, #0
 80225a6:	701a      	strb	r2, [r3, #0]

            if (result != 0)
 80225a8:	89fb      	ldrh	r3, [r7, #14]
 80225aa:	2b00      	cmp	r3, #0
 80225ac:	d000      	beq.n	80225b0 <AL_ControlInd+0x4ac>
                break;
 80225ae:	e039      	b.n	8022624 <AL_ControlInd+0x520>
            stateTrans = PREOP_2_INIT;
 80225b0:	2321      	movs	r3, #33	; 0x21
 80225b2:	733b      	strb	r3, [r7, #12]

        case PREOP_2_INIT:
            MBX_StopMailboxHandler();
 80225b4:	f000 fe52 	bl	802325c <MBX_StopMailboxHandler>
            result = APPL_StopMailboxHandler();
 80225b8:	f7fd fdae 	bl	8020118 <APPL_StopMailboxHandler>
 80225bc:	4603      	mov	r3, r0
 80225be:	81fb      	strh	r3, [r7, #14]

            BackToInitTransition();
 80225c0:	f7ff fd36 	bl	8022030 <BackToInitTransition>
            break;
 80225c4:	e02e      	b.n	8022624 <AL_ControlInd+0x520>

        case INIT_2_INIT:
            BackToInitTransition();
 80225c6:	f7ff fd33 	bl	8022030 <BackToInitTransition>
        case PREOP_2_PREOP:
        case SAFEOP_2_SAFEOP:
        case OP_2_OP:
            if(bErrAck)
 80225ca:	7b7b      	ldrb	r3, [r7, #13]
 80225cc:	2b00      	cmp	r3, #0
 80225ce:	d004      	beq.n	80225da <AL_ControlInd+0x4d6>
                APPL_AckErrorInd(stateTrans);
 80225d0:	7b3b      	ldrb	r3, [r7, #12]
 80225d2:	b29b      	uxth	r3, r3
 80225d4:	4618      	mov	r0, r3
 80225d6:	f7fd fd8d 	bl	80200f4 <APPL_AckErrorInd>

            if(!bLocalErrorFlag)
 80225da:	4b5d      	ldr	r3, [pc, #372]	; (8022750 <AL_ControlInd+0x64c>)
 80225dc:	781b      	ldrb	r3, [r3, #0]
 80225de:	f083 0301 	eor.w	r3, r3, #1
 80225e2:	b2db      	uxtb	r3, r3
 80225e4:	2b00      	cmp	r3, #0
 80225e6:	d014      	beq.n	8022612 <AL_ControlInd+0x50e>
            {
                /*no local error flag is currently active, enable SM*/
                if ( nAlStatus & (STATE_SAFEOP | STATE_OP))
 80225e8:	4b5a      	ldr	r3, [pc, #360]	; (8022754 <AL_ControlInd+0x650>)
 80225ea:	781b      	ldrb	r3, [r3, #0]
 80225ec:	f003 030c 	and.w	r3, r3, #12
 80225f0:	2b00      	cmp	r3, #0
 80225f2:	d00e      	beq.n	8022612 <AL_ControlInd+0x50e>
                {
                    if(nPdOutputSize > 0)
 80225f4:	4b58      	ldr	r3, [pc, #352]	; (8022758 <AL_ControlInd+0x654>)
 80225f6:	881b      	ldrh	r3, [r3, #0]
 80225f8:	2b00      	cmp	r3, #0
 80225fa:	d003      	beq.n	8022604 <AL_ControlInd+0x500>
                    {
/*ECATCHANGE_START(V5.11) HW1*/
                        EnableSyncManChannel(PROCESS_DATA_OUT);
 80225fc:	2002      	movs	r0, #2
 80225fe:	f7fe fea1 	bl	8021344 <EnableSyncManChannel>
 8022602:	e006      	b.n	8022612 <AL_ControlInd+0x50e>
/*ECATCHANGE_END(V5.11) HW1*/
                    }
                    else 
                    if(nPdInputSize > 0)
 8022604:	4b55      	ldr	r3, [pc, #340]	; (802275c <AL_ControlInd+0x658>)
 8022606:	881b      	ldrh	r3, [r3, #0]
 8022608:	2b00      	cmp	r3, #0
 802260a:	d002      	beq.n	8022612 <AL_ControlInd+0x50e>
                    {
/*ECATCHANGE_START(V5.11) HW1*/
                        EnableSyncManChannel(PROCESS_DATA_IN);
 802260c:	2003      	movs	r0, #3
 802260e:	f7fe fe99 	bl	8021344 <EnableSyncManChannel>
/*ECATCHANGE_END(V5.11) HW1*/
                    }
                }
            }
            result = NOERROR_NOSTATECHANGE;
 8022612:	23fe      	movs	r3, #254	; 0xfe
 8022614:	81fb      	strh	r3, [r7, #14]
            break;
 8022616:	e005      	b.n	8022624 <AL_ControlInd+0x520>
        case SAFEOP_2_BOOT:
        case OP_2_BOOT:
        case BOOT_2_PREOP:
        case BOOT_2_SAFEOP:
        case BOOT_2_OP:
            result = ALSTATUSCODE_INVALIDALCONTROL;
 8022618:	2311      	movs	r3, #17
 802261a:	81fb      	strh	r3, [r7, #14]
            break;
 802261c:	e002      	b.n	8022624 <AL_ControlInd+0x520>

        default:
            result = ALSTATUSCODE_UNKNOWNALCONTROL;
 802261e:	2312      	movs	r3, #18
 8022620:	81fb      	strh	r3, [r7, #14]
            break;
 8022622:	bf00      	nop
 8022624:	e01e      	b.n	8022664 <AL_ControlInd+0x560>
    }
    else
    {
        /* the checking of the sync manager settings was not successful
            switch back the state to PREOP or INIT */
        switch (nAlStatus)
 8022626:	4b4b      	ldr	r3, [pc, #300]	; (8022754 <AL_ControlInd+0x650>)
 8022628:	781b      	ldrb	r3, [r3, #0]
 802262a:	2b04      	cmp	r3, #4
 802262c:	d008      	beq.n	8022640 <AL_ControlInd+0x53c>
 802262e:	2b08      	cmp	r3, #8
 8022630:	d002      	beq.n	8022638 <AL_ControlInd+0x534>
 8022632:	2b02      	cmp	r3, #2
 8022634:	d008      	beq.n	8022648 <AL_ControlInd+0x544>
 8022636:	e015      	b.n	8022664 <AL_ControlInd+0x560>
        {
        case STATE_OP:
            /* stop the output handler (function is defined above) */
            APPL_StopOutputHandler();
 8022638:	f7fd fd92 	bl	8020160 <APPL_StopOutputHandler>
            StopOutputHandler();
 802263c:	f7ff fc64 	bl	8021f08 <StopOutputHandler>
        case STATE_SAFEOP:
            /* stop the input handler (function is defined above) */
            APPL_StopInputHandler();
 8022640:	f7fd fd7e 	bl	8020140 <APPL_StopInputHandler>

            StopInputHandler();
 8022644:	f7ff fc70 	bl	8021f28 <StopInputHandler>

        case STATE_PREOP:

            if ( result == ALSTATUSCODE_INVALIDMBXCFGINPREOP )
 8022648:	89fb      	ldrh	r3, [r7, #14]
 802264a:	2b16      	cmp	r3, #22
 802264c:	d107      	bne.n	802265e <AL_ControlInd+0x55a>
            {
                /* the mailbox sync manager settings were wrong, switch back to INIT */
                MBX_StopMailboxHandler();
 802264e:	f000 fe05 	bl	802325c <MBX_StopMailboxHandler>
                APPL_StopMailboxHandler();
 8022652:	f7fd fd61 	bl	8020118 <APPL_StopMailboxHandler>

                nAlStatus = STATE_INIT;
 8022656:	4b3f      	ldr	r3, [pc, #252]	; (8022754 <AL_ControlInd+0x650>)
 8022658:	2201      	movs	r2, #1
 802265a:	701a      	strb	r2, [r3, #0]
 802265c:	e002      	b.n	8022664 <AL_ControlInd+0x560>
            }
            else
                nAlStatus = STATE_PREOP;
 802265e:	4b3d      	ldr	r3, [pc, #244]	; (8022754 <AL_ControlInd+0x650>)
 8022660:	2202      	movs	r2, #2
 8022662:	701a      	strb	r2, [r3, #0]
        }
    }

    if ( result == NOERROR_INWORK )
 8022664:	89fb      	ldrh	r3, [r7, #14]
 8022666:	2bff      	cmp	r3, #255	; 0xff
 8022668:	d12a      	bne.n	80226c0 <AL_ControlInd+0x5bc>
    {
        /* state transition is still in work
            ECAT_StateChange must be called from the application */
        bEcatWaitForAlControlRes = TRUE;
 802266a:	4b3d      	ldr	r3, [pc, #244]	; (8022760 <AL_ControlInd+0x65c>)
 802266c:	2201      	movs	r2, #1
 802266e:	701a      	strb	r2, [r3, #0]
        /* state transition has to be stored */
        nEcatStateTrans = stateTrans;
 8022670:	7b3b      	ldrb	r3, [r7, #12]
 8022672:	b29a      	uxth	r2, r3
 8022674:	4b3b      	ldr	r3, [pc, #236]	; (8022764 <AL_ControlInd+0x660>)
 8022676:	801a      	strh	r2, [r3, #0]

        /*Init ESM timeout counter (will be decremented with the local 1ms timer)*/
        switch(nEcatStateTrans)
 8022678:	4b3a      	ldr	r3, [pc, #232]	; (8022764 <AL_ControlInd+0x660>)
 802267a:	881b      	ldrh	r3, [r3, #0]
 802267c:	2b24      	cmp	r3, #36	; 0x24
 802267e:	d00d      	beq.n	802269c <AL_ControlInd+0x598>
 8022680:	2b24      	cmp	r3, #36	; 0x24
 8022682:	dc03      	bgt.n	802268c <AL_ControlInd+0x588>
 8022684:	3b12      	subs	r3, #18
 8022686:	2b01      	cmp	r3, #1
 8022688:	d80d      	bhi.n	80226a6 <AL_ControlInd+0x5a2>
 802268a:	e002      	b.n	8022692 <AL_ControlInd+0x58e>
 802268c:	2b48      	cmp	r3, #72	; 0x48
 802268e:	d005      	beq.n	802269c <AL_ControlInd+0x598>
 8022690:	e009      	b.n	80226a6 <AL_ControlInd+0x5a2>
        {
            case INIT_2_PREOP:
            case INIT_2_BOOT:
                EsmTimeoutCounter = PREOPTIMEOUT;
 8022692:	4b35      	ldr	r3, [pc, #212]	; (8022768 <AL_ControlInd+0x664>)
 8022694:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8022698:	801a      	strh	r2, [r3, #0]
            break;
 802269a:	e008      	b.n	80226ae <AL_ControlInd+0x5aa>
            case PREOP_2_SAFEOP:
            case SAFEOP_2_OP:
                EsmTimeoutCounter = SAFEOP2OPTIMEOUT;
 802269c:	4b32      	ldr	r3, [pc, #200]	; (8022768 <AL_ControlInd+0x664>)
 802269e:	f242 3228 	movw	r2, #9000	; 0x2328
 80226a2:	801a      	strh	r2, [r3, #0]
                break;
 80226a4:	e003      	b.n	80226ae <AL_ControlInd+0x5aa>
           default:
                EsmTimeoutCounter = 200; //Set default timeout value to 200ms
 80226a6:	4b30      	ldr	r3, [pc, #192]	; (8022768 <AL_ControlInd+0x664>)
 80226a8:	22c8      	movs	r2, #200	; 0xc8
 80226aa:	801a      	strh	r2, [r3, #0]
                break;
 80226ac:	bf00      	nop
        }
        EsmTimeoutCounter -= 50; //subtract 50ms from the timeout to react before the master runs into a timeout.
 80226ae:	4b2e      	ldr	r3, [pc, #184]	; (8022768 <AL_ControlInd+0x664>)
 80226b0:	881b      	ldrh	r3, [r3, #0]
 80226b2:	b29b      	uxth	r3, r3
 80226b4:	3b32      	subs	r3, #50	; 0x32
 80226b6:	b29b      	uxth	r3, r3
 80226b8:	b29a      	uxth	r2, r3
 80226ba:	4b2b      	ldr	r3, [pc, #172]	; (8022768 <AL_ControlInd+0x664>)
 80226bc:	801a      	strh	r2, [r3, #0]
 80226be:	e075      	b.n	80227ac <AL_ControlInd+0x6a8>

    }
    else if ( alControl != (nAlStatus & STATE_MASK) )
 80226c0:	79fa      	ldrb	r2, [r7, #7]
 80226c2:	4b24      	ldr	r3, [pc, #144]	; (8022754 <AL_ControlInd+0x650>)
 80226c4:	781b      	ldrb	r3, [r3, #0]
 80226c6:	f003 030f 	and.w	r3, r3, #15
 80226ca:	429a      	cmp	r2, r3
 80226cc:	d065      	beq.n	802279a <AL_ControlInd+0x696>
    {
        /* The slave state has changed */

        if ( (result != 0 || alStatusCode != 0) && ((alControl | nAlStatus) & STATE_OP) )
 80226ce:	89fb      	ldrh	r3, [r7, #14]
 80226d0:	2b00      	cmp	r3, #0
 80226d2:	d102      	bne.n	80226da <AL_ControlInd+0x5d6>
 80226d4:	88bb      	ldrh	r3, [r7, #4]
 80226d6:	2b00      	cmp	r3, #0
 80226d8:	d01f      	beq.n	802271a <AL_ControlInd+0x616>
 80226da:	4b1e      	ldr	r3, [pc, #120]	; (8022754 <AL_ControlInd+0x650>)
 80226dc:	781a      	ldrb	r2, [r3, #0]
 80226de:	79fb      	ldrb	r3, [r7, #7]
 80226e0:	4313      	orrs	r3, r2
 80226e2:	b2db      	uxtb	r3, r3
 80226e4:	f003 0308 	and.w	r3, r3, #8
 80226e8:	2b00      	cmp	r3, #0
 80226ea:	d016      	beq.n	802271a <AL_ControlInd+0x616>
        {
            /* the local application requested to leave the state OP so we have to disable the SM2
               and make the state change from OP to SAFEOP by calling StopOutputHandler */

            //only execute StopOutputHandler() if Output update is still running
            if(bEcatOutputUpdateRunning)
 80226ec:	4b17      	ldr	r3, [pc, #92]	; (802274c <AL_ControlInd+0x648>)
 80226ee:	781b      	ldrb	r3, [r3, #0]
 80226f0:	2b00      	cmp	r3, #0
 80226f2:	d003      	beq.n	80226fc <AL_ControlInd+0x5f8>
            {
                APPL_StopOutputHandler();
 80226f4:	f7fd fd34 	bl	8020160 <APPL_StopOutputHandler>

                StopOutputHandler();
 80226f8:	f7ff fc06 	bl	8021f08 <StopOutputHandler>
            }

            if(nPdOutputSize > 0)
 80226fc:	4b16      	ldr	r3, [pc, #88]	; (8022758 <AL_ControlInd+0x654>)
 80226fe:	881b      	ldrh	r3, [r3, #0]
 8022700:	2b00      	cmp	r3, #0
 8022702:	d003      	beq.n	802270c <AL_ControlInd+0x608>
            {
                /* disable the Sync Manager Channel 2 (outputs) */
/*ECATCHANGE_START(V5.11) HW1*/
                DisableSyncManChannel(PROCESS_DATA_OUT);
 8022704:	2002      	movs	r0, #2
 8022706:	f7fe fdf3 	bl	80212f0 <DisableSyncManChannel>
 802270a:	e006      	b.n	802271a <AL_ControlInd+0x616>
/*ECATCHANGE_END(V5.11) HW1*/
            }
            else
                if(nPdInputSize > 0)
 802270c:	4b13      	ldr	r3, [pc, #76]	; (802275c <AL_ControlInd+0x658>)
 802270e:	881b      	ldrh	r3, [r3, #0]
 8022710:	2b00      	cmp	r3, #0
 8022712:	d002      	beq.n	802271a <AL_ControlInd+0x616>
            {
                /*disable Sync Manager 3 (inputs) if no outputs available*/
/*ECATCHANGE_START(V5.11) HW1*/
                DisableSyncManChannel(PROCESS_DATA_IN);
 8022714:	2003      	movs	r0, #3
 8022716:	f7fe fdeb 	bl	80212f0 <DisableSyncManChannel>
/*ECATCHANGE_END(V5.11) HW1*/
            }

        }
        if ( result != 0 )
 802271a:	89fb      	ldrh	r3, [r7, #14]
 802271c:	2b00      	cmp	r3, #0
 802271e:	d025      	beq.n	802276c <AL_ControlInd+0x668>
        {
            if ( nAlStatus == STATE_OP )
 8022720:	4b0c      	ldr	r3, [pc, #48]	; (8022754 <AL_ControlInd+0x650>)
 8022722:	781b      	ldrb	r3, [r3, #0]
 8022724:	2b08      	cmp	r3, #8
 8022726:	d102      	bne.n	802272e <AL_ControlInd+0x62a>
                nAlStatus = STATE_SAFEOP;
 8022728:	4b0a      	ldr	r3, [pc, #40]	; (8022754 <AL_ControlInd+0x650>)
 802272a:	2204      	movs	r2, #4
 802272c:	701a      	strb	r2, [r3, #0]
            /* save the failed status to be able to decide, if the AL Status Code shall be
               reset in case of a coming successful state transition */
            nAlStatus |= STATE_CHANGE;
 802272e:	4b09      	ldr	r3, [pc, #36]	; (8022754 <AL_ControlInd+0x650>)
 8022730:	781b      	ldrb	r3, [r3, #0]
 8022732:	f043 0310 	orr.w	r3, r3, #16
 8022736:	b2da      	uxtb	r2, r3
 8022738:	4b06      	ldr	r3, [pc, #24]	; (8022754 <AL_ControlInd+0x650>)
 802273a:	701a      	strb	r2, [r3, #0]
 802273c:	e022      	b.n	8022784 <AL_ControlInd+0x680>
 802273e:	bf00      	nop
 8022740:	1fff2578 	.word	0x1fff2578
 8022744:	1fff2592 	.word	0x1fff2592
 8022748:	1fff25b4 	.word	0x1fff25b4
 802274c:	1fff25af 	.word	0x1fff25af
 8022750:	1fff2580 	.word	0x1fff2580
 8022754:	1fff2579 	.word	0x1fff2579
 8022758:	1fff257a 	.word	0x1fff257a
 802275c:	1fff25a4 	.word	0x1fff25a4
 8022760:	1fff25a2 	.word	0x1fff25a2
 8022764:	1fff2576 	.word	0x1fff2576
 8022768:	1fff25ac 	.word	0x1fff25ac
        }
        else
        {
            /* state transition was successful */
            if ( alStatusCode != 0 )
 802276c:	88bb      	ldrh	r3, [r7, #4]
 802276e:	2b00      	cmp	r3, #0
 8022770:	d005      	beq.n	802277e <AL_ControlInd+0x67a>
            {
                /* state change request from the user */
                result = alStatusCode;
 8022772:	88bb      	ldrh	r3, [r7, #4]
 8022774:	81fb      	strh	r3, [r7, #14]
                alControl |= STATE_CHANGE;
 8022776:	79fb      	ldrb	r3, [r7, #7]
 8022778:	f043 0310 	orr.w	r3, r3, #16
 802277c:	71fb      	strb	r3, [r7, #7]
            }
            /* acknowledge the new state */
            nAlStatus = alControl;
 802277e:	4a0d      	ldr	r2, [pc, #52]	; (80227b4 <AL_ControlInd+0x6b0>)
 8022780:	79fb      	ldrb	r3, [r7, #7]
 8022782:	7013      	strb	r3, [r2, #0]
        }

        bEcatWaitForAlControlRes = FALSE;
 8022784:	4b0c      	ldr	r3, [pc, #48]	; (80227b8 <AL_ControlInd+0x6b4>)
 8022786:	2200      	movs	r2, #0
 8022788:	701a      	strb	r2, [r3, #0]

        /* write the AL Status register */
        SetALStatus(nAlStatus, result);
 802278a:	4b0a      	ldr	r3, [pc, #40]	; (80227b4 <AL_ControlInd+0x6b0>)
 802278c:	781a      	ldrb	r2, [r3, #0]
 802278e:	89fb      	ldrh	r3, [r7, #14]
 8022790:	4610      	mov	r0, r2
 8022792:	4619      	mov	r1, r3
 8022794:	f7ff fc58 	bl	8022048 <SetALStatus>
 8022798:	e008      	b.n	80227ac <AL_ControlInd+0x6a8>
    }
    else
    {
        /* Error acknowledgement without a state transition */

         bEcatWaitForAlControlRes = FALSE;
 802279a:	4b07      	ldr	r3, [pc, #28]	; (80227b8 <AL_ControlInd+0x6b4>)
 802279c:	2200      	movs	r2, #0
 802279e:	701a      	strb	r2, [r3, #0]

        /* AL-Status has to be updated and AL-Status-Code has to be reset
           if the the error bit was acknowledged */
        SetALStatus(nAlStatus, 0);
 80227a0:	4b04      	ldr	r3, [pc, #16]	; (80227b4 <AL_ControlInd+0x6b0>)
 80227a2:	781b      	ldrb	r3, [r3, #0]
 80227a4:	4618      	mov	r0, r3
 80227a6:	2100      	movs	r1, #0
 80227a8:	f7ff fc4e 	bl	8022048 <SetALStatus>
    }

}
 80227ac:	3710      	adds	r7, #16
 80227ae:	46bd      	mov	sp, r7
 80227b0:	bd80      	pop	{r7, pc}
 80227b2:	bf00      	nop
 80227b4:	1fff2579 	.word	0x1fff2579
 80227b8:	1fff25a2 	.word	0x1fff25a2

080227bc <AL_ControlRes>:
 \brief    This function is called cyclic if a state transition is pending (bEcatWaitForAlControlRes == TRUE)
 \brief    If the ESM timeout is expired the state transition will be rejected. Otherwise the application specific state transition function is called.
 \brief    If the pending state transition is triggered by the application the transition need to be completed by the application (ECAT_StateChange())
  *////////////////////////////////////////////////////////////////////////////////////////
void AL_ControlRes(void)
{
 80227bc:	b580      	push	{r7, lr}
 80227be:	b082      	sub	sp, #8
 80227c0:	af00      	add	r7, sp, #0
    if(bEcatWaitForAlControlRes)
 80227c2:	4b9e      	ldr	r3, [pc, #632]	; (8022a3c <AL_ControlRes+0x280>)
 80227c4:	781b      	ldrb	r3, [r3, #0]
 80227c6:	2b00      	cmp	r3, #0
 80227c8:	f000 8135 	beq.w	8022a36 <AL_ControlRes+0x27a>
    {
        UINT16 result = 0;
 80227cc:	2300      	movs	r3, #0
 80227ce:	807b      	strh	r3, [r7, #2]
        UINT8 Status = 0;
 80227d0:	2300      	movs	r3, #0
 80227d2:	71fb      	strb	r3, [r7, #7]
        UINT16 StatusCode = 0;
 80227d4:	2300      	movs	r3, #0
 80227d6:	80bb      	strh	r3, [r7, #4]

        if(EsmTimeoutCounter == 0)
 80227d8:	4b99      	ldr	r3, [pc, #612]	; (8022a40 <AL_ControlRes+0x284>)
 80227da:	881b      	ldrh	r3, [r3, #0]
 80227dc:	2b00      	cmp	r3, #0
 80227de:	d17c      	bne.n	80228da <AL_ControlRes+0x11e>
        {
            Status =  (UINT8)(nEcatStateTrans >> 4);
 80227e0:	4b98      	ldr	r3, [pc, #608]	; (8022a44 <AL_ControlRes+0x288>)
 80227e2:	881b      	ldrh	r3, [r3, #0]
 80227e4:	091b      	lsrs	r3, r3, #4
 80227e6:	b29b      	uxth	r3, r3
 80227e8:	71fb      	strb	r3, [r7, #7]

            /* ESM timeout expired*/
            switch(nEcatStateTrans)
 80227ea:	4b96      	ldr	r3, [pc, #600]	; (8022a44 <AL_ControlRes+0x288>)
 80227ec:	881b      	ldrh	r3, [r3, #0]
 80227ee:	2b24      	cmp	r3, #36	; 0x24
 80227f0:	d01f      	beq.n	8022832 <AL_ControlRes+0x76>
 80227f2:	2b24      	cmp	r3, #36	; 0x24
 80227f4:	dc04      	bgt.n	8022800 <AL_ControlRes+0x44>
 80227f6:	3b12      	subs	r3, #18
 80227f8:	2b01      	cmp	r3, #1
 80227fa:	f200 8109 	bhi.w	8022a10 <AL_ControlRes+0x254>
 80227fe:	e002      	b.n	8022806 <AL_ControlRes+0x4a>
 8022800:	2b48      	cmp	r3, #72	; 0x48
 8022802:	d02c      	beq.n	802285e <AL_ControlRes+0xa2>
 8022804:	e104      	b.n	8022a10 <AL_ControlRes+0x254>
            {
                case INIT_2_PREOP:
                case INIT_2_BOOT:

                    if(!bApplEsmPending)
 8022806:	4b90      	ldr	r3, [pc, #576]	; (8022a48 <AL_ControlRes+0x28c>)
 8022808:	781b      	ldrb	r3, [r3, #0]
 802280a:	f083 0301 	eor.w	r3, r3, #1
 802280e:	b2db      	uxtb	r3, r3
 8022810:	2b00      	cmp	r3, #0
 8022812:	d001      	beq.n	8022818 <AL_ControlRes+0x5c>
                        APPL_StopMailboxHandler();
 8022814:	f7fd fc80 	bl	8020118 <APPL_StopMailboxHandler>

                    MBX_StopMailboxHandler();
 8022818:	f000 fd20 	bl	802325c <MBX_StopMailboxHandler>
                    if(bLocalErrorFlag)
 802281c:	4b8b      	ldr	r3, [pc, #556]	; (8022a4c <AL_ControlRes+0x290>)
 802281e:	781b      	ldrb	r3, [r3, #0]
 8022820:	2b00      	cmp	r3, #0
 8022822:	d003      	beq.n	802282c <AL_ControlRes+0x70>
                    {
                        /*Set application specified error*/
                        StatusCode = u16LocalErrorCode;
 8022824:	4b8a      	ldr	r3, [pc, #552]	; (8022a50 <AL_ControlRes+0x294>)
 8022826:	881b      	ldrh	r3, [r3, #0]
 8022828:	80bb      	strh	r3, [r7, #4]
                    else
                    {
                        /*Set unspecified error*/
                        StatusCode = ALSTATUSCODE_UNSPECIFIEDERROR;
                    }
                break;
 802282a:	e055      	b.n	80228d8 <AL_ControlRes+0x11c>
                        StatusCode = u16LocalErrorCode;
                    }
                    else
                    {
                        /*Set unspecified error*/
                        StatusCode = ALSTATUSCODE_UNSPECIFIEDERROR;
 802282c:	2301      	movs	r3, #1
 802282e:	80bb      	strh	r3, [r7, #4]
                    }
                break;
 8022830:	e052      	b.n	80228d8 <AL_ControlRes+0x11c>
                case PREOP_2_SAFEOP:
                    if(!bApplEsmPending)
 8022832:	4b85      	ldr	r3, [pc, #532]	; (8022a48 <AL_ControlRes+0x28c>)
 8022834:	781b      	ldrb	r3, [r3, #0]
 8022836:	f083 0301 	eor.w	r3, r3, #1
 802283a:	b2db      	uxtb	r3, r3
 802283c:	2b00      	cmp	r3, #0
 802283e:	d001      	beq.n	8022844 <AL_ControlRes+0x88>
                        APPL_StopInputHandler();
 8022840:	f7fd fc7e 	bl	8020140 <APPL_StopInputHandler>

                    StopInputHandler();
 8022844:	f7ff fb70 	bl	8021f28 <StopInputHandler>
                    
                    if(bLocalErrorFlag)
 8022848:	4b80      	ldr	r3, [pc, #512]	; (8022a4c <AL_ControlRes+0x290>)
 802284a:	781b      	ldrb	r3, [r3, #0]
 802284c:	2b00      	cmp	r3, #0
 802284e:	d003      	beq.n	8022858 <AL_ControlRes+0x9c>
                    {
                        /*Set application specified error*/
                        StatusCode = u16LocalErrorCode;
 8022850:	4b7f      	ldr	r3, [pc, #508]	; (8022a50 <AL_ControlRes+0x294>)
 8022852:	881b      	ldrh	r3, [r3, #0]
 8022854:	80bb      	strh	r3, [r7, #4]
                    else
                    {
                        /*Set unspecified error*/
                        StatusCode = ALSTATUSCODE_UNSPECIFIEDERROR;
                    }
                break;
 8022856:	e03f      	b.n	80228d8 <AL_ControlRes+0x11c>
                        StatusCode = u16LocalErrorCode;
                    }
                    else
                    {
                        /*Set unspecified error*/
                        StatusCode = ALSTATUSCODE_UNSPECIFIEDERROR;
 8022858:	2301      	movs	r3, #1
 802285a:	80bb      	strh	r3, [r7, #4]
                    }
                break;
 802285c:	e03c      	b.n	80228d8 <AL_ControlRes+0x11c>
                case SAFEOP_2_OP:
                    if(bDcSyncActive)
 802285e:	4b7d      	ldr	r3, [pc, #500]	; (8022a54 <AL_ControlRes+0x298>)
 8022860:	781b      	ldrb	r3, [r3, #0]
 8022862:	2b00      	cmp	r3, #0
 8022864:	d01a      	beq.n	802289c <AL_ControlRes+0xe0>
                    {
                        /*SafeOP to OP timeout expired check which AL status code need to be written*/
                        if(!bDcRunning)
 8022866:	4b7c      	ldr	r3, [pc, #496]	; (8022a58 <AL_ControlRes+0x29c>)
 8022868:	781b      	ldrb	r3, [r3, #0]
 802286a:	f083 0301 	eor.w	r3, r3, #1
 802286e:	b2db      	uxtb	r3, r3
 8022870:	2b00      	cmp	r3, #0
 8022872:	d002      	beq.n	802287a <AL_ControlRes+0xbe>
                        {
                            /*no Sync0 signal received*/
                            StatusCode = ALSTATUSCODE_NOSYNCERROR;
 8022874:	232d      	movs	r3, #45	; 0x2d
 8022876:	80bb      	strh	r3, [r7, #4]
 8022878:	e01e      	b.n	80228b8 <AL_ControlRes+0xfc>
                        }
/*ECATCHANGE_START(V5.11) ECAT4*/
                        else if(!bEcatFirstOutputsReceived && (nPdOutputSize > 0))
 802287a:	4b78      	ldr	r3, [pc, #480]	; (8022a5c <AL_ControlRes+0x2a0>)
 802287c:	781b      	ldrb	r3, [r3, #0]
 802287e:	f083 0301 	eor.w	r3, r3, #1
 8022882:	b2db      	uxtb	r3, r3
 8022884:	2b00      	cmp	r3, #0
 8022886:	d006      	beq.n	8022896 <AL_ControlRes+0xda>
 8022888:	4b75      	ldr	r3, [pc, #468]	; (8022a60 <AL_ControlRes+0x2a4>)
 802288a:	881b      	ldrh	r3, [r3, #0]
 802288c:	2b00      	cmp	r3, #0
 802288e:	d002      	beq.n	8022896 <AL_ControlRes+0xda>
/*ECATCHANGE_END(V5.11) ECAT4*/
                        {
                            /*no process data received*/
                            StatusCode = ALSTATUSCODE_SMWATCHDOG;
 8022890:	231b      	movs	r3, #27
 8022892:	80bb      	strh	r3, [r7, #4]
 8022894:	e010      	b.n	80228b8 <AL_ControlRes+0xfc>
                        }
                        else
                        {
                            /*SM/Sync Sequence is not valid*/
                            StatusCode = ALSTATUSCODE_SYNCERROR;
 8022896:	231a      	movs	r3, #26
 8022898:	80bb      	strh	r3, [r7, #4]
 802289a:	e00d      	b.n	80228b8 <AL_ControlRes+0xfc>
                        }
                    }
                    else
                    {
/*ECATCHANGE_START(V5.11) ECAT4*/
                        if (nPdOutputSize > 0)
 802289c:	4b70      	ldr	r3, [pc, #448]	; (8022a60 <AL_ControlRes+0x2a4>)
 802289e:	881b      	ldrh	r3, [r3, #0]
 80228a0:	2b00      	cmp	r3, #0
 80228a2:	d002      	beq.n	80228aa <AL_ControlRes+0xee>
                        {
                            StatusCode = ALSTATUSCODE_SMWATCHDOG;
 80228a4:	231b      	movs	r3, #27
 80228a6:	80bb      	strh	r3, [r7, #4]
 80228a8:	e006      	b.n	80228b8 <AL_ControlRes+0xfc>
                        }
                        else
/*ECATCHANGE_END(V5.11) ECAT4*/
                        {
                            /*Set valid state transition even if timeout expired*/
                            Status = STATE_OP;
 80228aa:	2308      	movs	r3, #8
 80228ac:	71fb      	strb	r3, [r7, #7]
                            StatusCode = 0;
 80228ae:	2300      	movs	r3, #0
 80228b0:	80bb      	strh	r3, [r7, #4]
                            /* Slave is OPERATIONAL */
                            bEcatOutputUpdateRunning = TRUE;
 80228b2:	4b6c      	ldr	r3, [pc, #432]	; (8022a64 <AL_ControlRes+0x2a8>)
 80228b4:	2201      	movs	r2, #1
 80228b6:	701a      	strb	r2, [r3, #0]
                        }
                    }

                    /*Stop handler on failed transition*/
                    if(StatusCode != 0)
 80228b8:	88bb      	ldrh	r3, [r7, #4]
 80228ba:	2b00      	cmp	r3, #0
 80228bc:	d00b      	beq.n	80228d6 <AL_ControlRes+0x11a>
                    {
                        if(!bApplEsmPending)
 80228be:	4b62      	ldr	r3, [pc, #392]	; (8022a48 <AL_ControlRes+0x28c>)
 80228c0:	781b      	ldrb	r3, [r3, #0]
 80228c2:	f083 0301 	eor.w	r3, r3, #1
 80228c6:	b2db      	uxtb	r3, r3
 80228c8:	2b00      	cmp	r3, #0
 80228ca:	d001      	beq.n	80228d0 <AL_ControlRes+0x114>
                            APPL_StopOutputHandler();
 80228cc:	f7fd fc48 	bl	8020160 <APPL_StopOutputHandler>

                        StopOutputHandler();
 80228d0:	f7ff fb1a 	bl	8021f08 <StopOutputHandler>
                    }
                break;
 80228d4:	e7ff      	b.n	80228d6 <AL_ControlRes+0x11a>
 80228d6:	bf00      	nop
 80228d8:	e09a      	b.n	8022a10 <AL_ControlRes+0x254>
            }
        } //ESM timeout
        else
        {
            /*Call application specific transition function and complete transition it the function returns 0*/
            switch(nEcatStateTrans)
 80228da:	4b5a      	ldr	r3, [pc, #360]	; (8022a44 <AL_ControlRes+0x288>)
 80228dc:	881b      	ldrh	r3, [r3, #0]
 80228de:	2b24      	cmp	r3, #36	; 0x24
 80228e0:	d02a      	beq.n	8022938 <AL_ControlRes+0x17c>
 80228e2:	2b24      	cmp	r3, #36	; 0x24
 80228e4:	dc04      	bgt.n	80228f0 <AL_ControlRes+0x134>
 80228e6:	3b12      	subs	r3, #18
 80228e8:	2b01      	cmp	r3, #1
 80228ea:	f200 8091 	bhi.w	8022a10 <AL_ControlRes+0x254>
 80228ee:	e002      	b.n	80228f6 <AL_ControlRes+0x13a>
 80228f0:	2b48      	cmp	r3, #72	; 0x48
 80228f2:	d03f      	beq.n	8022974 <AL_ControlRes+0x1b8>
 80228f4:	e08c      	b.n	8022a10 <AL_ControlRes+0x254>
            {
                case INIT_2_PREOP:
                case INIT_2_BOOT:
                    if(bApplEsmPending)
 80228f6:	4b54      	ldr	r3, [pc, #336]	; (8022a48 <AL_ControlRes+0x28c>)
 80228f8:	781b      	ldrb	r3, [r3, #0]
 80228fa:	2b00      	cmp	r3, #0
 80228fc:	d01b      	beq.n	8022936 <AL_ControlRes+0x17a>
                    {
                        bApplEsmPending = FALSE;
 80228fe:	4b52      	ldr	r3, [pc, #328]	; (8022a48 <AL_ControlRes+0x28c>)
 8022900:	2200      	movs	r2, #0
 8022902:	701a      	strb	r2, [r3, #0]
                        /*APPL_StartMailboxHandler() need to be called*/
                        result = APPL_StartMailboxHandler();
 8022904:	f7fd fc00 	bl	8020108 <APPL_StartMailboxHandler>
 8022908:	4603      	mov	r3, r0
 802290a:	807b      	strh	r3, [r7, #2]

                        if(result == 0)
 802290c:	887b      	ldrh	r3, [r7, #2]
 802290e:	2b00      	cmp	r3, #0
 8022910:	d109      	bne.n	8022926 <AL_ControlRes+0x16a>
                        {
                            /*The application specific transition was successful => set active mailbox handler indication*/
                            bMbxRunning = TRUE;
 8022912:	4b55      	ldr	r3, [pc, #340]	; (8022a68 <AL_ControlRes+0x2ac>)
 8022914:	2201      	movs	r2, #1
 8022916:	701a      	strb	r2, [r3, #0]
                            Status =  (UINT8)(nEcatStateTrans & STATE_MASK);
 8022918:	4b4a      	ldr	r3, [pc, #296]	; (8022a44 <AL_ControlRes+0x288>)
 802291a:	881b      	ldrh	r3, [r3, #0]
 802291c:	b2db      	uxtb	r3, r3
 802291e:	f003 030f 	and.w	r3, r3, #15
 8022922:	71fb      	strb	r3, [r7, #7]
 8022924:	e007      	b.n	8022936 <AL_ControlRes+0x17a>
                        else
                        {
                            /*The application specific transition failed.
                            (In pending case the application need to complete the transition)*/

                            if(result != NOERROR_INWORK)
 8022926:	887b      	ldrh	r3, [r7, #2]
 8022928:	2bff      	cmp	r3, #255	; 0xff
 802292a:	d004      	beq.n	8022936 <AL_ControlRes+0x17a>
                            {
                                APPL_StopMailboxHandler();
 802292c:	f7fd fbf4 	bl	8020118 <APPL_StopMailboxHandler>
                                MBX_StopMailboxHandler();
 8022930:	f000 fc94 	bl	802325c <MBX_StopMailboxHandler>
                            }
                        }
                    }
                break;
 8022934:	e06c      	b.n	8022a10 <AL_ControlRes+0x254>
 8022936:	e06b      	b.n	8022a10 <AL_ControlRes+0x254>
                case PREOP_2_SAFEOP:
                    if(bApplEsmPending)
 8022938:	4b43      	ldr	r3, [pc, #268]	; (8022a48 <AL_ControlRes+0x28c>)
 802293a:	781b      	ldrb	r3, [r3, #0]
 802293c:	2b00      	cmp	r3, #0
 802293e:	d018      	beq.n	8022972 <AL_ControlRes+0x1b6>
                    {
                        bApplEsmPending = FALSE;
 8022940:	4b41      	ldr	r3, [pc, #260]	; (8022a48 <AL_ControlRes+0x28c>)
 8022942:	2200      	movs	r2, #0
 8022944:	701a      	strb	r2, [r3, #0]
                        result = APPL_StartInputHandler(&u16ALEventMask);
 8022946:	4849      	ldr	r0, [pc, #292]	; (8022a6c <AL_ControlRes+0x2b0>)
 8022948:	f7fd fbee 	bl	8020128 <APPL_StartInputHandler>
 802294c:	4603      	mov	r3, r0
 802294e:	807b      	strh	r3, [r7, #2]

                        if(result == 0)
 8022950:	887b      	ldrh	r3, [r7, #2]
 8022952:	2b00      	cmp	r3, #0
 8022954:	d105      	bne.n	8022962 <AL_ControlRes+0x1a6>
                        {
                            bEcatInputUpdateRunning = TRUE;
 8022956:	4b46      	ldr	r3, [pc, #280]	; (8022a70 <AL_ControlRes+0x2b4>)
 8022958:	2201      	movs	r2, #1
 802295a:	701a      	strb	r2, [r3, #0]
                            Status = STATE_SAFEOP;
 802295c:	2304      	movs	r3, #4
 802295e:	71fb      	strb	r3, [r7, #7]
 8022960:	e007      	b.n	8022972 <AL_ControlRes+0x1b6>
                        else
                        {
                            /*The application specific transition failed.
                            (In pending case the application need to complete the transition)*/

                            if(result != NOERROR_INWORK)
 8022962:	887b      	ldrh	r3, [r7, #2]
 8022964:	2bff      	cmp	r3, #255	; 0xff
 8022966:	d004      	beq.n	8022972 <AL_ControlRes+0x1b6>
                            {
                                APPL_StopInputHandler();
 8022968:	f7fd fbea 	bl	8020140 <APPL_StopInputHandler>
                                StopInputHandler();
 802296c:	f7ff fadc 	bl	8021f28 <StopInputHandler>
                            }
                        }
                    }
                break;
 8022970:	e04e      	b.n	8022a10 <AL_ControlRes+0x254>
 8022972:	e04d      	b.n	8022a10 <AL_ControlRes+0x254>
                case SAFEOP_2_OP:
                   if(bApplEsmPending)
 8022974:	4b34      	ldr	r3, [pc, #208]	; (8022a48 <AL_ControlRes+0x28c>)
 8022976:	781b      	ldrb	r3, [r3, #0]
 8022978:	2b00      	cmp	r3, #0
 802297a:	d048      	beq.n	8022a0e <AL_ControlRes+0x252>
                    {
                        if(bDcSyncActive)
 802297c:	4b35      	ldr	r3, [pc, #212]	; (8022a54 <AL_ControlRes+0x298>)
 802297e:	781b      	ldrb	r3, [r3, #0]
 8022980:	2b00      	cmp	r3, #0
 8022982:	d027      	beq.n	80229d4 <AL_ControlRes+0x218>
                        {
                            if(i16WaitForPllRunningTimeout > 0 && i16WaitForPllRunningTimeout <= i16WaitForPllRunningCnt)
 8022984:	4b3b      	ldr	r3, [pc, #236]	; (8022a74 <AL_ControlRes+0x2b8>)
 8022986:	881b      	ldrh	r3, [r3, #0]
 8022988:	b21b      	sxth	r3, r3
 802298a:	2b00      	cmp	r3, #0
 802298c:	dd3f      	ble.n	8022a0e <AL_ControlRes+0x252>
 802298e:	4b39      	ldr	r3, [pc, #228]	; (8022a74 <AL_ControlRes+0x2b8>)
 8022990:	881a      	ldrh	r2, [r3, #0]
 8022992:	4b39      	ldr	r3, [pc, #228]	; (8022a78 <AL_ControlRes+0x2bc>)
 8022994:	881b      	ldrh	r3, [r3, #0]
 8022996:	b212      	sxth	r2, r2
 8022998:	b21b      	sxth	r3, r3
 802299a:	429a      	cmp	r2, r3
 802299c:	dc37      	bgt.n	8022a0e <AL_ControlRes+0x252>
                            {
                                /*Pll sequence valid for 200ms (set in APPL_StartOutputHandler() )
                                acknowledge state transition to OP */

                                i16WaitForPllRunningTimeout = 0;
 802299e:	4b35      	ldr	r3, [pc, #212]	; (8022a74 <AL_ControlRes+0x2b8>)
 80229a0:	2200      	movs	r2, #0
 80229a2:	801a      	strh	r2, [r3, #0]
                                i16WaitForPllRunningCnt = 0;
 80229a4:	4b34      	ldr	r3, [pc, #208]	; (8022a78 <AL_ControlRes+0x2bc>)
 80229a6:	2200      	movs	r2, #0
 80229a8:	801a      	strh	r2, [r3, #0]

                                result = APPL_StartOutputHandler();
 80229aa:	f7fd fbd1 	bl	8020150 <APPL_StartOutputHandler>
 80229ae:	4603      	mov	r3, r0
 80229b0:	807b      	strh	r3, [r7, #2]

                                if(result == 0)
 80229b2:	887b      	ldrh	r3, [r7, #2]
 80229b4:	2b00      	cmp	r3, #0
 80229b6:	d105      	bne.n	80229c4 <AL_ControlRes+0x208>
                                {
                                    /* Slave is OPERATIONAL */
                                    bEcatOutputUpdateRunning = TRUE;
 80229b8:	4b2a      	ldr	r3, [pc, #168]	; (8022a64 <AL_ControlRes+0x2a8>)
 80229ba:	2201      	movs	r2, #1
 80229bc:	701a      	strb	r2, [r3, #0]
                                    Status = STATE_OP;
 80229be:	2308      	movs	r3, #8
 80229c0:	71fb      	strb	r3, [r7, #7]
 80229c2:	e024      	b.n	8022a0e <AL_ControlRes+0x252>
                                }
                                else
                                {
                                    if(result != NOERROR_INWORK)
 80229c4:	887b      	ldrh	r3, [r7, #2]
 80229c6:	2bff      	cmp	r3, #255	; 0xff
 80229c8:	d021      	beq.n	8022a0e <AL_ControlRes+0x252>
                                    {
                                        APPL_StopOutputHandler();
 80229ca:	f7fd fbc9 	bl	8020160 <APPL_StopOutputHandler>
                                        StopOutputHandler();
 80229ce:	f7ff fa9b 	bl	8021f08 <StopOutputHandler>
                                    }
                                }
                            }
                        }       
                    }             
                break;
 80229d2:	e01c      	b.n	8022a0e <AL_ControlRes+0x252>
                                }
                            }
                        }
                        else
                        {
                            if(nPdOutputSize == 0 || bEcatFirstOutputsReceived)
 80229d4:	4b22      	ldr	r3, [pc, #136]	; (8022a60 <AL_ControlRes+0x2a4>)
 80229d6:	881b      	ldrh	r3, [r3, #0]
 80229d8:	2b00      	cmp	r3, #0
 80229da:	d003      	beq.n	80229e4 <AL_ControlRes+0x228>
 80229dc:	4b1f      	ldr	r3, [pc, #124]	; (8022a5c <AL_ControlRes+0x2a0>)
 80229de:	781b      	ldrb	r3, [r3, #0]
 80229e0:	2b00      	cmp	r3, #0
 80229e2:	d014      	beq.n	8022a0e <AL_ControlRes+0x252>
                            {
                                result = APPL_StartOutputHandler();
 80229e4:	f7fd fbb4 	bl	8020150 <APPL_StartOutputHandler>
 80229e8:	4603      	mov	r3, r0
 80229ea:	807b      	strh	r3, [r7, #2]

                                if(result == 0)
 80229ec:	887b      	ldrh	r3, [r7, #2]
 80229ee:	2b00      	cmp	r3, #0
 80229f0:	d105      	bne.n	80229fe <AL_ControlRes+0x242>
                                {
                                    /* Slave is OPERATIONAL */
                                    bEcatOutputUpdateRunning = TRUE;
 80229f2:	4b1c      	ldr	r3, [pc, #112]	; (8022a64 <AL_ControlRes+0x2a8>)
 80229f4:	2201      	movs	r2, #1
 80229f6:	701a      	strb	r2, [r3, #0]
                                    Status = STATE_OP;
 80229f8:	2308      	movs	r3, #8
 80229fa:	71fb      	strb	r3, [r7, #7]
 80229fc:	e007      	b.n	8022a0e <AL_ControlRes+0x252>
                                }
                                else
                                {
                                    if(result != NOERROR_INWORK)
 80229fe:	887b      	ldrh	r3, [r7, #2]
 8022a00:	2bff      	cmp	r3, #255	; 0xff
 8022a02:	d004      	beq.n	8022a0e <AL_ControlRes+0x252>
                                    {
                                        APPL_StopOutputHandler();
 8022a04:	f7fd fbac 	bl	8020160 <APPL_StopOutputHandler>
                                        StopOutputHandler();
 8022a08:	f7ff fa7e 	bl	8021f08 <StopOutputHandler>
                                    }
                                }
                            }
                        }       
                    }             
                break;
 8022a0c:	e7ff      	b.n	8022a0e <AL_ControlRes+0x252>
 8022a0e:	bf00      	nop
            }//Switch - transition
        }

        if(Status != 0)
 8022a10:	79fb      	ldrb	r3, [r7, #7]
 8022a12:	2b00      	cmp	r3, #0
 8022a14:	d00f      	beq.n	8022a36 <AL_ControlRes+0x27a>
        {
            /*Pending state transition finished => write AL Status and AL Status Code*/
            bEcatWaitForAlControlRes = FALSE;
 8022a16:	4b09      	ldr	r3, [pc, #36]	; (8022a3c <AL_ControlRes+0x280>)
 8022a18:	2200      	movs	r2, #0
 8022a1a:	701a      	strb	r2, [r3, #0]

            if (StatusCode != 0)
 8022a1c:	88bb      	ldrh	r3, [r7, #4]
 8022a1e:	2b00      	cmp	r3, #0
 8022a20:	d003      	beq.n	8022a2a <AL_ControlRes+0x26e>
            {
                Status |= STATE_CHANGE;
 8022a22:	79fb      	ldrb	r3, [r7, #7]
 8022a24:	f043 0310 	orr.w	r3, r3, #16
 8022a28:	71fb      	strb	r3, [r7, #7]
            }

            SetALStatus(Status,StatusCode);
 8022a2a:	79fa      	ldrb	r2, [r7, #7]
 8022a2c:	88bb      	ldrh	r3, [r7, #4]
 8022a2e:	4610      	mov	r0, r2
 8022a30:	4619      	mov	r1, r3
 8022a32:	f7ff fb09 	bl	8022048 <SetALStatus>
        }
    }// Pending state transition (bEcatWaitForAlControlRes == true)
}
 8022a36:	3708      	adds	r7, #8
 8022a38:	46bd      	mov	sp, r7
 8022a3a:	bd80      	pop	{r7, pc}
 8022a3c:	1fff25a2 	.word	0x1fff25a2
 8022a40:	1fff25ac 	.word	0x1fff25ac
 8022a44:	1fff2576 	.word	0x1fff2576
 8022a48:	1fff2578 	.word	0x1fff2578
 8022a4c:	1fff2580 	.word	0x1fff2580
 8022a50:	1fff257c 	.word	0x1fff257c
 8022a54:	1fff25ae 	.word	0x1fff25ae
 8022a58:	1fff2594 	.word	0x1fff2594
 8022a5c:	1fff25aa 	.word	0x1fff25aa
 8022a60:	1fff257a 	.word	0x1fff257a
 8022a64:	1fff25af 	.word	0x1fff25af
 8022a68:	1fff282e 	.word	0x1fff282e
 8022a6c:	1fff2592 	.word	0x1fff2592
 8022a70:	1fff25b4 	.word	0x1fff25b4
 8022a74:	1fff258c 	.word	0x1fff258c
 8022a78:	1fff2584 	.word	0x1fff2584

08022a7c <DC_CheckWatchdog>:
 \brief    This function checks the current Sync state and set the local flags
 The analyse of the local flags is handled in "CheckIfEcatError"

*////////////////////////////////////////////////////////////////////////////////////////
void DC_CheckWatchdog(void)
{
 8022a7c:	b580      	push	{r7, lr}
 8022a7e:	af00      	add	r7, sp, #0
    DISABLE_ESC_INT();
 8022a80:	f7fe fbc6 	bl	8021210 <DISABLE_ESC_INT>
    if(bDcSyncActive)
 8022a84:	4b39      	ldr	r3, [pc, #228]	; (8022b6c <DC_CheckWatchdog+0xf0>)
 8022a86:	781b      	ldrb	r3, [r3, #0]
 8022a88:	2b00      	cmp	r3, #0
 8022a8a:	d06b      	beq.n	8022b64 <DC_CheckWatchdog+0xe8>
    {
/*ECATCHANGE_START(V5.11) ESM4*/
        /*If Sync0 watchdog is enabled and expired*/
        if((Sync0WdValue > 0) && (Sync0WdCounter >= Sync0WdValue))
 8022a8c:	4b38      	ldr	r3, [pc, #224]	; (8022b70 <DC_CheckWatchdog+0xf4>)
 8022a8e:	881b      	ldrh	r3, [r3, #0]
 8022a90:	2b00      	cmp	r3, #0
 8022a92:	d009      	beq.n	8022aa8 <DC_CheckWatchdog+0x2c>
 8022a94:	4b37      	ldr	r3, [pc, #220]	; (8022b74 <DC_CheckWatchdog+0xf8>)
 8022a96:	881a      	ldrh	r2, [r3, #0]
 8022a98:	4b35      	ldr	r3, [pc, #212]	; (8022b70 <DC_CheckWatchdog+0xf4>)
 8022a9a:	881b      	ldrh	r3, [r3, #0]
 8022a9c:	429a      	cmp	r2, r3
 8022a9e:	d303      	bcc.n	8022aa8 <DC_CheckWatchdog+0x2c>
        {
                /*Sync0 watchdog expired*/
                bDcRunning = FALSE;        
 8022aa0:	4b35      	ldr	r3, [pc, #212]	; (8022b78 <DC_CheckWatchdog+0xfc>)
 8022aa2:	2200      	movs	r2, #0
 8022aa4:	701a      	strb	r2, [r3, #0]
 8022aa6:	e00e      	b.n	8022ac6 <DC_CheckWatchdog+0x4a>
        }
        else
        {
            if(Sync0WdCounter < Sync0WdValue)
 8022aa8:	4b32      	ldr	r3, [pc, #200]	; (8022b74 <DC_CheckWatchdog+0xf8>)
 8022aaa:	881a      	ldrh	r2, [r3, #0]
 8022aac:	4b30      	ldr	r3, [pc, #192]	; (8022b70 <DC_CheckWatchdog+0xf4>)
 8022aae:	881b      	ldrh	r3, [r3, #0]
 8022ab0:	429a      	cmp	r2, r3
 8022ab2:	d205      	bcs.n	8022ac0 <DC_CheckWatchdog+0x44>
            {
                Sync0WdCounter ++;
 8022ab4:	4b2f      	ldr	r3, [pc, #188]	; (8022b74 <DC_CheckWatchdog+0xf8>)
 8022ab6:	881b      	ldrh	r3, [r3, #0]
 8022ab8:	3301      	adds	r3, #1
 8022aba:	b29a      	uxth	r2, r3
 8022abc:	4b2d      	ldr	r3, [pc, #180]	; (8022b74 <DC_CheckWatchdog+0xf8>)
 8022abe:	801a      	strh	r2, [r3, #0]
            }

            bDcRunning = TRUE;
 8022ac0:	4b2d      	ldr	r3, [pc, #180]	; (8022b78 <DC_CheckWatchdog+0xfc>)
 8022ac2:	2201      	movs	r2, #1
 8022ac4:	701a      	strb	r2, [r3, #0]
        }

        if(bDcRunning)
 8022ac6:	4b2c      	ldr	r3, [pc, #176]	; (8022b78 <DC_CheckWatchdog+0xfc>)
 8022ac8:	781b      	ldrb	r3, [r3, #0]
 8022aca:	2b00      	cmp	r3, #0
 8022acc:	d013      	beq.n	8022af6 <DC_CheckWatchdog+0x7a>
        {
            /*Check the Sync1 cycle if Sync1 Wd is enabled*/
            if(Sync1WdValue > 0)
 8022ace:	4b2b      	ldr	r3, [pc, #172]	; (8022b7c <DC_CheckWatchdog+0x100>)
 8022ad0:	881b      	ldrh	r3, [r3, #0]
 8022ad2:	2b00      	cmp	r3, #0
 8022ad4:	d00f      	beq.n	8022af6 <DC_CheckWatchdog+0x7a>
            {
                if(Sync1WdCounter < Sync1WdValue)
 8022ad6:	4b2a      	ldr	r3, [pc, #168]	; (8022b80 <DC_CheckWatchdog+0x104>)
 8022ad8:	881a      	ldrh	r2, [r3, #0]
 8022ada:	4b28      	ldr	r3, [pc, #160]	; (8022b7c <DC_CheckWatchdog+0x100>)
 8022adc:	881b      	ldrh	r3, [r3, #0]
 8022ade:	429a      	cmp	r2, r3
 8022ae0:	d206      	bcs.n	8022af0 <DC_CheckWatchdog+0x74>
                {
                    Sync1WdCounter ++;
 8022ae2:	4b27      	ldr	r3, [pc, #156]	; (8022b80 <DC_CheckWatchdog+0x104>)
 8022ae4:	881b      	ldrh	r3, [r3, #0]
 8022ae6:	3301      	adds	r3, #1
 8022ae8:	b29a      	uxth	r2, r3
 8022aea:	4b25      	ldr	r3, [pc, #148]	; (8022b80 <DC_CheckWatchdog+0x104>)
 8022aec:	801a      	strh	r2, [r3, #0]
 8022aee:	e002      	b.n	8022af6 <DC_CheckWatchdog+0x7a>
                }
                else
                {
                    /*Sync1 watchdog expired*/
                    bDcRunning = FALSE;
 8022af0:	4b21      	ldr	r3, [pc, #132]	; (8022b78 <DC_CheckWatchdog+0xfc>)
 8022af2:	2200      	movs	r2, #0
 8022af4:	701a      	strb	r2, [r3, #0]
                }
            }
        }
/*ECATCHANGE_END(V5.11) ESM4*/

        if(bDcRunning)
 8022af6:	4b20      	ldr	r3, [pc, #128]	; (8022b78 <DC_CheckWatchdog+0xfc>)
 8022af8:	781b      	ldrb	r3, [r3, #0]
 8022afa:	2b00      	cmp	r3, #0
 8022afc:	d02b      	beq.n	8022b56 <DC_CheckWatchdog+0xda>
        {
/*ECATCHANGE_START(V5.11) COE3*/
           if(sSyncManOutPar.u16SmEventMissedCounter < sErrorSettings.u16SyncErrorCounterLimit)
 8022afe:	4b21      	ldr	r3, [pc, #132]	; (8022b84 <DC_CheckWatchdog+0x108>)
 8022b00:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8022b02:	4b21      	ldr	r3, [pc, #132]	; (8022b88 <DC_CheckWatchdog+0x10c>)
 8022b04:	891b      	ldrh	r3, [r3, #8]
 8022b06:	429a      	cmp	r2, r3
 8022b08:	d211      	bcs.n	8022b2e <DC_CheckWatchdog+0xb2>
/*ECATCHANGE_END(V5.11) COE3*/
            {
                bSmSyncSequenceValid = TRUE;
 8022b0a:	4b20      	ldr	r3, [pc, #128]	; (8022b8c <DC_CheckWatchdog+0x110>)
 8022b0c:	2201      	movs	r2, #1
 8022b0e:	701a      	strb	r2, [r3, #0]

                /*Wait for PLL is active increment the Pll valid counter*/
                if(i16WaitForPllRunningTimeout > 0)
 8022b10:	4b1f      	ldr	r3, [pc, #124]	; (8022b90 <DC_CheckWatchdog+0x114>)
 8022b12:	881b      	ldrh	r3, [r3, #0]
 8022b14:	b21b      	sxth	r3, r3
 8022b16:	2b00      	cmp	r3, #0
 8022b18:	dd24      	ble.n	8022b64 <DC_CheckWatchdog+0xe8>
                {
                    i16WaitForPllRunningCnt++;
 8022b1a:	4b1e      	ldr	r3, [pc, #120]	; (8022b94 <DC_CheckWatchdog+0x118>)
 8022b1c:	881b      	ldrh	r3, [r3, #0]
 8022b1e:	b29b      	uxth	r3, r3
 8022b20:	b29b      	uxth	r3, r3
 8022b22:	3301      	adds	r3, #1
 8022b24:	b29b      	uxth	r3, r3
 8022b26:	b29a      	uxth	r2, r3
 8022b28:	4b1a      	ldr	r3, [pc, #104]	; (8022b94 <DC_CheckWatchdog+0x118>)
 8022b2a:	801a      	strh	r2, [r3, #0]
 8022b2c:	e01a      	b.n	8022b64 <DC_CheckWatchdog+0xe8>
                }
            }
            else if(bSmSyncSequenceValid)
 8022b2e:	4b17      	ldr	r3, [pc, #92]	; (8022b8c <DC_CheckWatchdog+0x110>)
 8022b30:	781b      	ldrb	r3, [r3, #0]
 8022b32:	2b00      	cmp	r3, #0
 8022b34:	d016      	beq.n	8022b64 <DC_CheckWatchdog+0xe8>
            {
                bSmSyncSequenceValid = FALSE;
 8022b36:	4b15      	ldr	r3, [pc, #84]	; (8022b8c <DC_CheckWatchdog+0x110>)
 8022b38:	2200      	movs	r2, #0
 8022b3a:	701a      	strb	r2, [r3, #0]
                sSyncManOutPar.u8SyncError = 1;
 8022b3c:	4b11      	ldr	r3, [pc, #68]	; (8022b84 <DC_CheckWatchdog+0x108>)
 8022b3e:	2201      	movs	r2, #1
 8022b40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

                /*Wait for PLL is active reset the Pll valid counter*/
                if(i16WaitForPllRunningTimeout > 0)
 8022b44:	4b12      	ldr	r3, [pc, #72]	; (8022b90 <DC_CheckWatchdog+0x114>)
 8022b46:	881b      	ldrh	r3, [r3, #0]
 8022b48:	b21b      	sxth	r3, r3
 8022b4a:	2b00      	cmp	r3, #0
 8022b4c:	dd0a      	ble.n	8022b64 <DC_CheckWatchdog+0xe8>
                {
                    i16WaitForPllRunningCnt = 0;
 8022b4e:	4b11      	ldr	r3, [pc, #68]	; (8022b94 <DC_CheckWatchdog+0x118>)
 8022b50:	2200      	movs	r2, #0
 8022b52:	801a      	strh	r2, [r3, #0]
 8022b54:	e006      	b.n	8022b64 <DC_CheckWatchdog+0xe8>
                }
            }
        }
        else if(bSmSyncSequenceValid)
 8022b56:	4b0d      	ldr	r3, [pc, #52]	; (8022b8c <DC_CheckWatchdog+0x110>)
 8022b58:	781b      	ldrb	r3, [r3, #0]
 8022b5a:	2b00      	cmp	r3, #0
 8022b5c:	d002      	beq.n	8022b64 <DC_CheckWatchdog+0xe8>
        {
            bSmSyncSequenceValid = FALSE;
 8022b5e:	4b0b      	ldr	r3, [pc, #44]	; (8022b8c <DC_CheckWatchdog+0x110>)
 8022b60:	2200      	movs	r2, #0
 8022b62:	701a      	strb	r2, [r3, #0]
        }

    }
    ENABLE_ESC_INT();
 8022b64:	f7fe fb4e 	bl	8021204 <ENABLE_ESC_INT>
}
 8022b68:	bd80      	pop	{r7, pc}
 8022b6a:	bf00      	nop
 8022b6c:	1fff25ae 	.word	0x1fff25ae
 8022b70:	1fff2588 	.word	0x1fff2588
 8022b74:	1fff257e 	.word	0x1fff257e
 8022b78:	1fff2594 	.word	0x1fff2594
 8022b7c:	1fff258e 	.word	0x1fff258e
 8022b80:	1fff25b0 	.word	0x1fff25b0
 8022b84:	1fff2898 	.word	0x1fff2898
 8022b88:	1fff138c 	.word	0x1fff138c
 8022b8c:	1fff25ab 	.word	0x1fff25ab
 8022b90:	1fff258c 	.word	0x1fff258c
 8022b94:	1fff2584 	.word	0x1fff2584

08022b98 <CheckIfEcatError>:

 \brief    Checks communication and synchronisation variables and update AL status / AL status code if an error has occurred

*////////////////////////////////////////////////////////////////////////////////////////
void CheckIfEcatError(void)
{
 8022b98:	b580      	push	{r7, lr}
 8022b9a:	b082      	sub	sp, #8
 8022b9c:	af00      	add	r7, sp, #0
   /*if the watchdog is enabled check the the process data watchdog in the ESC
   and set the AL status code 0x1B if the watchdog expired*/
   if (EcatWdValue != 0)
 8022b9e:	4b20      	ldr	r3, [pc, #128]	; (8022c20 <CheckIfEcatError+0x88>)
 8022ba0:	881b      	ldrh	r3, [r3, #0]
 8022ba2:	2b00      	cmp	r3, #0
 8022ba4:	d019      	beq.n	8022bda <CheckIfEcatError+0x42>
   {
      /*watchdog time is set => watchdog is active*/
      UINT16 WdStatusOK = 0;
 8022ba6:	2300      	movs	r3, #0
 8022ba8:	80fb      	strh	r3, [r7, #6]

      HW_EscReadWord(WdStatusOK, ESC_PD_WD_STATE);
 8022baa:	4b1e      	ldr	r3, [pc, #120]	; (8022c24 <CheckIfEcatError+0x8c>)
 8022bac:	881b      	ldrh	r3, [r3, #0]
 8022bae:	80fb      	strh	r3, [r7, #6]
      WdStatusOK = SWAPWORD(WdStatusOK);

      /*ECATCHANGE_START(V5.11) ECAT4*/
      if (!(WdStatusOK & ESC_PD_WD_TRIGGER_MASK) && (nPdOutputSize > 0))
 8022bb0:	88fb      	ldrh	r3, [r7, #6]
 8022bb2:	f003 0301 	and.w	r3, r3, #1
 8022bb6:	2b00      	cmp	r3, #0
 8022bb8:	d10f      	bne.n	8022bda <CheckIfEcatError+0x42>
 8022bba:	4b1b      	ldr	r3, [pc, #108]	; (8022c28 <CheckIfEcatError+0x90>)
 8022bbc:	881b      	ldrh	r3, [r3, #0]
 8022bbe:	2b00      	cmp	r3, #0
 8022bc0:	d00b      	beq.n	8022bda <CheckIfEcatError+0x42>
      {
         /*The device is in OP state*/

         if (bEcatOutputUpdateRunning
 8022bc2:	4b1a      	ldr	r3, [pc, #104]	; (8022c2c <CheckIfEcatError+0x94>)
 8022bc4:	781b      	ldrb	r3, [r3, #0]
 8022bc6:	2b00      	cmp	r3, #0
 8022bc8:	d004      	beq.n	8022bd4 <CheckIfEcatError+0x3c>
            )
         {
            AL_ControlInd(STATE_SAFEOP, ALSTATUSCODE_SMWATCHDOG);
 8022bca:	2004      	movs	r0, #4
 8022bcc:	211b      	movs	r1, #27
 8022bce:	f7ff fa99 	bl	8022104 <AL_ControlInd>
            return;
 8022bd2:	e022      	b.n	8022c1a <CheckIfEcatError+0x82>
         }

         else
         {
            bEcatFirstOutputsReceived = FALSE;
 8022bd4:	4b16      	ldr	r3, [pc, #88]	; (8022c30 <CheckIfEcatError+0x98>)
 8022bd6:	2200      	movs	r2, #0
 8022bd8:	701a      	strb	r2, [r3, #0]
         }
      }
      /*ECATCHANGE_END(V5.11) ECAT4*/
   }

   if(bDcSyncActive)
 8022bda:	4b16      	ldr	r3, [pc, #88]	; (8022c34 <CheckIfEcatError+0x9c>)
 8022bdc:	781b      	ldrb	r3, [r3, #0]
 8022bde:	2b00      	cmp	r3, #0
 8022be0:	d01b      	beq.n	8022c1a <CheckIfEcatError+0x82>
   {
       if(bEcatOutputUpdateRunning)
 8022be2:	4b12      	ldr	r3, [pc, #72]	; (8022c2c <CheckIfEcatError+0x94>)
 8022be4:	781b      	ldrb	r3, [r3, #0]
 8022be6:	2b00      	cmp	r3, #0
 8022be8:	d017      	beq.n	8022c1a <CheckIfEcatError+0x82>
       {
           /*Slave is in OP state*/
           if(!bDcRunning)
 8022bea:	4b13      	ldr	r3, [pc, #76]	; (8022c38 <CheckIfEcatError+0xa0>)
 8022bec:	781b      	ldrb	r3, [r3, #0]
 8022bee:	f083 0301 	eor.w	r3, r3, #1
 8022bf2:	b2db      	uxtb	r3, r3
 8022bf4:	2b00      	cmp	r3, #0
 8022bf6:	d004      	beq.n	8022c02 <CheckIfEcatError+0x6a>
           {
               AL_ControlInd(STATE_SAFEOP, ALSTATUSCODE_FATALSYNCERROR);
 8022bf8:	2004      	movs	r0, #4
 8022bfa:	212c      	movs	r1, #44	; 0x2c
 8022bfc:	f7ff fa82 	bl	8022104 <AL_ControlInd>
               return;
 8022c00:	e00b      	b.n	8022c1a <CheckIfEcatError+0x82>
           }
           else if(!bSmSyncSequenceValid)
 8022c02:	4b0e      	ldr	r3, [pc, #56]	; (8022c3c <CheckIfEcatError+0xa4>)
 8022c04:	781b      	ldrb	r3, [r3, #0]
 8022c06:	f083 0301 	eor.w	r3, r3, #1
 8022c0a:	b2db      	uxtb	r3, r3
 8022c0c:	2b00      	cmp	r3, #0
 8022c0e:	d004      	beq.n	8022c1a <CheckIfEcatError+0x82>
           {
               AL_ControlInd(STATE_SAFEOP, ALSTATUSCODE_SYNCERROR);
 8022c10:	2004      	movs	r0, #4
 8022c12:	211a      	movs	r1, #26
 8022c14:	f7ff fa76 	bl	8022104 <AL_ControlInd>
               return;
 8022c18:	bf00      	nop
           }
        
       }
   }
}
 8022c1a:	3708      	adds	r7, #8
 8022c1c:	46bd      	mov	sp, r7
 8022c1e:	bd80      	pop	{r7, pc}
 8022c20:	1fff25b2 	.word	0x1fff25b2
 8022c24:	54010440 	.word	0x54010440
 8022c28:	1fff257a 	.word	0x1fff257a
 8022c2c:	1fff25af 	.word	0x1fff25af
 8022c30:	1fff25aa 	.word	0x1fff25aa
 8022c34:	1fff25ae 	.word	0x1fff25ae
 8022c38:	1fff2594 	.word	0x1fff2594
 8022c3c:	1fff25ab 	.word	0x1fff25ab

08022c40 <ECAT_Init>:

 \brief    This function initialize the EtherCAT Slave Interface.
*////////////////////////////////////////////////////////////////////////////////////////

void ECAT_Init(void)
{
 8022c40:	b580      	push	{r7, lr}
 8022c42:	b082      	sub	sp, #8
 8022c44:	af00      	add	r7, sp, #0
    UINT8 i;

    /*Get Maximum Number of SyncManagers and supported DPRAM size*/
    HW_EscReadByte(nMaxSyncMan, ESC_SM_CHANNELS_OFFSET);
 8022c46:	4b38      	ldr	r3, [pc, #224]	; (8022d28 <ECAT_Init+0xe8>)
 8022c48:	781b      	ldrb	r3, [r3, #0]
 8022c4a:	b2da      	uxtb	r2, r3
 8022c4c:	4b37      	ldr	r3, [pc, #220]	; (8022d2c <ECAT_Init+0xec>)
 8022c4e:	701a      	strb	r2, [r3, #0]

    HW_EscReadWord(nMaxEscAddress, ESC_DPRAM_SIZE_OFFSET);
 8022c50:	4b37      	ldr	r3, [pc, #220]	; (8022d30 <ECAT_Init+0xf0>)
 8022c52:	881b      	ldrh	r3, [r3, #0]
 8022c54:	b29a      	uxth	r2, r3
 8022c56:	4b37      	ldr	r3, [pc, #220]	; (8022d34 <ECAT_Init+0xf4>)
 8022c58:	801a      	strh	r2, [r3, #0]
    //get max address (register + DPRAM size in Byte (in the register it is stored in KB))
    /* ECATCHANGE_START(V5.11) ESC1*/
    nMaxEscAddress = (nMaxEscAddress << 10) + 0xFFF;
 8022c5a:	4b36      	ldr	r3, [pc, #216]	; (8022d34 <ECAT_Init+0xf4>)
 8022c5c:	881b      	ldrh	r3, [r3, #0]
 8022c5e:	029b      	lsls	r3, r3, #10
 8022c60:	b29b      	uxth	r3, r3
 8022c62:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8022c66:	b29a      	uxth	r2, r3
 8022c68:	4b32      	ldr	r3, [pc, #200]	; (8022d34 <ECAT_Init+0xf4>)
 8022c6a:	801a      	strh	r2, [r3, #0]
    /* ECATCHANGE_END(V5.11) ESC1*/

    /* Get EEPROM loaded information */
    UpdateEEPROMLoadedState();
 8022c6c:	f7fe fb06 	bl	802127c <UpdateEEPROMLoadedState>

    /* disable all Sync Manager channels */
    for (i = 0; i < nMaxSyncMan; i++)
 8022c70:	2300      	movs	r3, #0
 8022c72:	71fb      	strb	r3, [r7, #7]
 8022c74:	e006      	b.n	8022c84 <ECAT_Init+0x44>
    {
/*ECATCHANGE_START(V5.11) HW1*/
        DisableSyncManChannel(i);
 8022c76:	79fb      	ldrb	r3, [r7, #7]
 8022c78:	4618      	mov	r0, r3
 8022c7a:	f7fe fb39 	bl	80212f0 <DisableSyncManChannel>

    /* Get EEPROM loaded information */
    UpdateEEPROMLoadedState();

    /* disable all Sync Manager channels */
    for (i = 0; i < nMaxSyncMan; i++)
 8022c7e:	79fb      	ldrb	r3, [r7, #7]
 8022c80:	3301      	adds	r3, #1
 8022c82:	71fb      	strb	r3, [r7, #7]
 8022c84:	4b29      	ldr	r3, [pc, #164]	; (8022d2c <ECAT_Init+0xec>)
 8022c86:	781b      	ldrb	r3, [r3, #0]
 8022c88:	79fa      	ldrb	r2, [r7, #7]
 8022c8a:	429a      	cmp	r2, r3
 8022c8c:	d3f3      	bcc.n	8022c76 <ECAT_Init+0x36>
        DisableSyncManChannel(i);
/*ECATCHANGE_END(V5.11) HW1*/
    }

    /* initialize the mailbox handler */
    MBX_Init();
 8022c8e:	f000 f9f1 	bl	8023074 <MBX_Init>

    /* initialize variables */
    bApplEsmPending = FALSE;
 8022c92:	4b29      	ldr	r3, [pc, #164]	; (8022d38 <ECAT_Init+0xf8>)
 8022c94:	2200      	movs	r2, #0
 8022c96:	701a      	strb	r2, [r3, #0]
    bEcatWaitForAlControlRes = FALSE;
 8022c98:	4b28      	ldr	r3, [pc, #160]	; (8022d3c <ECAT_Init+0xfc>)
 8022c9a:	2200      	movs	r2, #0
 8022c9c:	701a      	strb	r2, [r3, #0]
    bEcatFirstOutputsReceived = FALSE;
 8022c9e:	4b28      	ldr	r3, [pc, #160]	; (8022d40 <ECAT_Init+0x100>)
 8022ca0:	2200      	movs	r2, #0
 8022ca2:	701a      	strb	r2, [r3, #0]
     bEcatOutputUpdateRunning = FALSE;
 8022ca4:	4b27      	ldr	r3, [pc, #156]	; (8022d44 <ECAT_Init+0x104>)
 8022ca6:	2200      	movs	r2, #0
 8022ca8:	701a      	strb	r2, [r3, #0]
     bEcatInputUpdateRunning = FALSE;
 8022caa:	4b27      	ldr	r3, [pc, #156]	; (8022d48 <ECAT_Init+0x108>)
 8022cac:	2200      	movs	r2, #0
 8022cae:	701a      	strb	r2, [r3, #0]
    bWdTrigger = FALSE;
 8022cb0:	4b26      	ldr	r3, [pc, #152]	; (8022d4c <ECAT_Init+0x10c>)
 8022cb2:	2200      	movs	r2, #0
 8022cb4:	701a      	strb	r2, [r3, #0]
    EcatWdValue = 0;
 8022cb6:	4b26      	ldr	r3, [pc, #152]	; (8022d50 <ECAT_Init+0x110>)
 8022cb8:	2200      	movs	r2, #0
 8022cba:	801a      	strh	r2, [r3, #0]
    Sync0WdCounter = 0;
 8022cbc:	4b25      	ldr	r3, [pc, #148]	; (8022d54 <ECAT_Init+0x114>)
 8022cbe:	2200      	movs	r2, #0
 8022cc0:	801a      	strh	r2, [r3, #0]
    Sync0WdValue = 0;
 8022cc2:	4b25      	ldr	r3, [pc, #148]	; (8022d58 <ECAT_Init+0x118>)
 8022cc4:	2200      	movs	r2, #0
 8022cc6:	801a      	strh	r2, [r3, #0]
    Sync1WdCounter = 0;
 8022cc8:	4b24      	ldr	r3, [pc, #144]	; (8022d5c <ECAT_Init+0x11c>)
 8022cca:	2200      	movs	r2, #0
 8022ccc:	801a      	strh	r2, [r3, #0]
    Sync1WdValue = 0;
 8022cce:	4b24      	ldr	r3, [pc, #144]	; (8022d60 <ECAT_Init+0x120>)
 8022cd0:	2200      	movs	r2, #0
 8022cd2:	801a      	strh	r2, [r3, #0]
    bDcSyncActive = FALSE;
 8022cd4:	4b23      	ldr	r3, [pc, #140]	; (8022d64 <ECAT_Init+0x124>)
 8022cd6:	2200      	movs	r2, #0
 8022cd8:	701a      	strb	r2, [r3, #0]
    bLocalErrorFlag = FALSE;
 8022cda:	4b23      	ldr	r3, [pc, #140]	; (8022d68 <ECAT_Init+0x128>)
 8022cdc:	2200      	movs	r2, #0
 8022cde:	701a      	strb	r2, [r3, #0]
    u16LocalErrorCode = 0x00;
 8022ce0:	4b22      	ldr	r3, [pc, #136]	; (8022d6c <ECAT_Init+0x12c>)
 8022ce2:	2200      	movs	r2, #0
 8022ce4:	801a      	strh	r2, [r3, #0]

    u16ALEventMask = 0;
 8022ce6:	4b22      	ldr	r3, [pc, #136]	; (8022d70 <ECAT_Init+0x130>)
 8022ce8:	2200      	movs	r2, #0
 8022cea:	801a      	strh	r2, [r3, #0]
    nPdOutputSize = 0;
 8022cec:	4b21      	ldr	r3, [pc, #132]	; (8022d74 <ECAT_Init+0x134>)
 8022cee:	2200      	movs	r2, #0
 8022cf0:	801a      	strh	r2, [r3, #0]
    nPdInputSize = 0;
 8022cf2:	4b21      	ldr	r3, [pc, #132]	; (8022d78 <ECAT_Init+0x138>)
 8022cf4:	2200      	movs	r2, #0
 8022cf6:	801a      	strh	r2, [r3, #0]

    /* initialize the AL Status register */
    nAlStatus    = STATE_INIT;
 8022cf8:	4b20      	ldr	r3, [pc, #128]	; (8022d7c <ECAT_Init+0x13c>)
 8022cfa:	2201      	movs	r2, #1
 8022cfc:	701a      	strb	r2, [r3, #0]
    SetALStatus(nAlStatus, 0);
 8022cfe:	4b1f      	ldr	r3, [pc, #124]	; (8022d7c <ECAT_Init+0x13c>)
 8022d00:	781b      	ldrb	r3, [r3, #0]
 8022d02:	4618      	mov	r0, r3
 8022d04:	2100      	movs	r1, #0
 8022d06:	f7ff f99f 	bl	8022048 <SetALStatus>
    nEcatStateTrans = 0;
 8022d0a:	4b1d      	ldr	r3, [pc, #116]	; (8022d80 <ECAT_Init+0x140>)
 8022d0c:	2200      	movs	r2, #0
 8022d0e:	801a      	strh	r2, [r3, #0]
    u8EcatErrorLed = LED_OFF;
 8022d10:	4b1c      	ldr	r3, [pc, #112]	; (8022d84 <ECAT_Init+0x144>)
 8022d12:	2200      	movs	r2, #0
 8022d14:	701a      	strb	r2, [r3, #0]

/* ECATCHANGE_START(V5.11) ECAT5*/
    bEscIntEnabled = FALSE;
 8022d16:	4b1c      	ldr	r3, [pc, #112]	; (8022d88 <ECAT_Init+0x148>)
 8022d18:	2200      	movs	r2, #0
 8022d1a:	701a      	strb	r2, [r3, #0]
/* ECATCHANGE_END(V5.11) ECAT5*/

    /* initialize the COE part */
    COE_Init();
 8022d1c:	f7fe f99e 	bl	802105c <COE_Init>
}
 8022d20:	3708      	adds	r7, #8
 8022d22:	46bd      	mov	sp, r7
 8022d24:	bd80      	pop	{r7, pc}
 8022d26:	bf00      	nop
 8022d28:	54010005 	.word	0x54010005
 8022d2c:	1fff25ba 	.word	0x1fff25ba
 8022d30:	54010006 	.word	0x54010006
 8022d34:	1fff25a8 	.word	0x1fff25a8
 8022d38:	1fff2578 	.word	0x1fff2578
 8022d3c:	1fff25a2 	.word	0x1fff25a2
 8022d40:	1fff25aa 	.word	0x1fff25aa
 8022d44:	1fff25af 	.word	0x1fff25af
 8022d48:	1fff25b4 	.word	0x1fff25b4
 8022d4c:	1fff25b6 	.word	0x1fff25b6
 8022d50:	1fff25b2 	.word	0x1fff25b2
 8022d54:	1fff257e 	.word	0x1fff257e
 8022d58:	1fff2588 	.word	0x1fff2588
 8022d5c:	1fff25b0 	.word	0x1fff25b0
 8022d60:	1fff258e 	.word	0x1fff258e
 8022d64:	1fff25ae 	.word	0x1fff25ae
 8022d68:	1fff2580 	.word	0x1fff2580
 8022d6c:	1fff257c 	.word	0x1fff257c
 8022d70:	1fff2592 	.word	0x1fff2592
 8022d74:	1fff257a 	.word	0x1fff257a
 8022d78:	1fff25a4 	.word	0x1fff25a4
 8022d7c:	1fff2579 	.word	0x1fff2579
 8022d80:	1fff2576 	.word	0x1fff2576
 8022d84:	1fff25bb 	.word	0x1fff25bb
 8022d88:	1fff25b5 	.word	0x1fff25b5

08022d8c <ECAT_Main>:
/**
 \brief        This function has to be called cyclically.
*////////////////////////////////////////////////////////////////////////////////////////

void ECAT_Main(void)
{
 8022d8c:	b580      	push	{r7, lr}
 8022d8e:	b082      	sub	sp, #8
 8022d90:	af00      	add	r7, sp, #0
    UINT16 ALEventReg;
    UINT16 EscAlControl = 0x0000;
 8022d92:	2300      	movs	r3, #0
 8022d94:	807b      	strh	r3, [r7, #2]
    UINT8 sm1Activate = SM_SETTING_ENABLE_VALUE;
 8022d96:	2301      	movs	r3, #1
 8022d98:	717b      	strb	r3, [r7, #5]

    /* check if services are stored in the mailbox */
    MBX_Main();
 8022d9a:	f000 fd99 	bl	80238d0 <MBX_Main>


    if ( bMbxRunning )
 8022d9e:	4b58      	ldr	r3, [pc, #352]	; (8022f00 <ECAT_Main+0x174>)
 8022da0:	781b      	ldrb	r3, [r3, #0]
 8022da2:	2b00      	cmp	r3, #0
 8022da4:	d002      	beq.n	8022dac <ECAT_Main+0x20>
    {
        /* Slave is at least in PREOP, Mailbox is running */
        /* get the Activate-Byte of SM 1 (Register 0x80E) to check if a mailbox repeat request was received */
        HW_EscReadByte(sm1Activate,(ESC_SYNCMAN_ACTIVE_OFFSET + SIZEOF_SM_REGISTER));
 8022da6:	4b57      	ldr	r3, [pc, #348]	; (8022f04 <ECAT_Main+0x178>)
 8022da8:	781b      	ldrb	r3, [r3, #0]
 8022daa:	717b      	strb	r3, [r7, #5]
    }

    /* Read AL Event-Register from ESC */
    ALEventReg = HW_GetALEventRegister();
 8022dac:	f7fe fa22 	bl	80211f4 <HW_GetALEventRegister>
 8022db0:	4603      	mov	r3, r0
 8022db2:	80fb      	strh	r3, [r7, #6]
    ALEventReg = SWAPWORD(ALEventReg);

    if ((ALEventReg & EEPROM_CMD_PENDING)) 
 8022db4:	88fb      	ldrh	r3, [r7, #6]
 8022db6:	f003 0320 	and.w	r3, r3, #32
 8022dba:	2b00      	cmp	r3, #0
 8022dbc:	d001      	beq.n	8022dc2 <ECAT_Main+0x36>
    {
        EEPROM_CommandHandler();
 8022dbe:	f7fe f885 	bl	8020ecc <EEPROM_CommandHandler>
    }

    if ((ALEventReg & AL_CONTROL_EVENT) && !bEcatWaitForAlControlRes)
 8022dc2:	88fb      	ldrh	r3, [r7, #6]
 8022dc4:	f003 0301 	and.w	r3, r3, #1
 8022dc8:	2b00      	cmp	r3, #0
 8022dca:	d014      	beq.n	8022df6 <ECAT_Main+0x6a>
 8022dcc:	4b4e      	ldr	r3, [pc, #312]	; (8022f08 <ECAT_Main+0x17c>)
 8022dce:	781b      	ldrb	r3, [r3, #0]
 8022dd0:	f083 0301 	eor.w	r3, r3, #1
 8022dd4:	b2db      	uxtb	r3, r3
 8022dd6:	2b00      	cmp	r3, #0
 8022dd8:	d00d      	beq.n	8022df6 <ECAT_Main+0x6a>
    {
        /* AL Control event is set, get the AL Control register sent by the Master to acknowledge the event
          (that the corresponding bit in the AL Event register will be reset) */
        HW_EscReadByte( EscAlControl, ESC_AL_CONTROL_OFFSET);
 8022dda:	4b4c      	ldr	r3, [pc, #304]	; (8022f0c <ECAT_Main+0x180>)
 8022ddc:	781b      	ldrb	r3, [r3, #0]
 8022dde:	b2db      	uxtb	r3, r3
 8022de0:	807b      	strh	r3, [r7, #2]
        EscAlControl = SWAPWORD(EscAlControl);


        /* reset AL Control event and the SM Change event (because the Sync Manager settings will be checked
           in AL_ControlInd, too)*/
        ALEventReg &= ~((AL_CONTROL_EVENT) | (SM_CHANGE_EVENT));
 8022de2:	88fb      	ldrh	r3, [r7, #6]
 8022de4:	f023 0311 	bic.w	r3, r3, #17
 8022de8:	80fb      	strh	r3, [r7, #6]

        AL_ControlInd((UINT8)EscAlControl, 0); /* in AL_ControlInd the state transition will be checked and done */
 8022dea:	887b      	ldrh	r3, [r7, #2]
 8022dec:	b2db      	uxtb	r3, r3
 8022dee:	4618      	mov	r0, r3
 8022df0:	2100      	movs	r1, #0
 8022df2:	f7ff f987 	bl	8022104 <AL_ControlInd>
        
        /* SM-Change-Event was handled too */
    }

    if ( (ALEventReg & SM_CHANGE_EVENT) && !bEcatWaitForAlControlRes && (nAlStatus & STATE_CHANGE) == 0 && (nAlStatus & ~STATE_CHANGE) != STATE_INIT )
 8022df6:	88fb      	ldrh	r3, [r7, #6]
 8022df8:	f003 0310 	and.w	r3, r3, #16
 8022dfc:	2b00      	cmp	r3, #0
 8022dfe:	d01f      	beq.n	8022e40 <ECAT_Main+0xb4>
 8022e00:	4b41      	ldr	r3, [pc, #260]	; (8022f08 <ECAT_Main+0x17c>)
 8022e02:	781b      	ldrb	r3, [r3, #0]
 8022e04:	f083 0301 	eor.w	r3, r3, #1
 8022e08:	b2db      	uxtb	r3, r3
 8022e0a:	2b00      	cmp	r3, #0
 8022e0c:	d018      	beq.n	8022e40 <ECAT_Main+0xb4>
 8022e0e:	4b40      	ldr	r3, [pc, #256]	; (8022f10 <ECAT_Main+0x184>)
 8022e10:	781b      	ldrb	r3, [r3, #0]
 8022e12:	f003 0310 	and.w	r3, r3, #16
 8022e16:	2b00      	cmp	r3, #0
 8022e18:	d112      	bne.n	8022e40 <ECAT_Main+0xb4>
 8022e1a:	4b3d      	ldr	r3, [pc, #244]	; (8022f10 <ECAT_Main+0x184>)
 8022e1c:	781b      	ldrb	r3, [r3, #0]
 8022e1e:	f023 0310 	bic.w	r3, r3, #16
 8022e22:	2b01      	cmp	r3, #1
 8022e24:	d00c      	beq.n	8022e40 <ECAT_Main+0xb4>
    {
        /* the SM Change event is set (Bit 4 of Register 0x220), when the Byte 6 (Enable, Lo-Byte of Register 0x806, 0x80E, 0x816,...)
           of a Sync Manager channel was written */
        ALEventReg &= ~(SM_CHANGE_EVENT);
 8022e26:	88fb      	ldrh	r3, [r7, #6]
 8022e28:	f023 0310 	bic.w	r3, r3, #16
 8022e2c:	80fb      	strh	r3, [r7, #6]

        /* AL_ControlInd is called with the actual state, so that the correct SM settings will be checked */
        AL_ControlInd(nAlStatus & STATE_MASK, 0);
 8022e2e:	4b38      	ldr	r3, [pc, #224]	; (8022f10 <ECAT_Main+0x184>)
 8022e30:	781b      	ldrb	r3, [r3, #0]
 8022e32:	f003 030f 	and.w	r3, r3, #15
 8022e36:	b2db      	uxtb	r3, r3
 8022e38:	4618      	mov	r0, r3
 8022e3a:	2100      	movs	r1, #0
 8022e3c:	f7ff f962 	bl	8022104 <AL_ControlInd>
    }

    if(bEcatWaitForAlControlRes)
 8022e40:	4b31      	ldr	r3, [pc, #196]	; (8022f08 <ECAT_Main+0x17c>)
 8022e42:	781b      	ldrb	r3, [r3, #0]
 8022e44:	2b00      	cmp	r3, #0
 8022e46:	d001      	beq.n	8022e4c <ECAT_Main+0xc0>
    {
        AL_ControlRes();
 8022e48:	f7ff fcb8 	bl	80227bc <AL_ControlRes>
        The SM1 activate Byte (Register 0x80E) was read before reading AL Event register.
        1. Handle Mailbox Read event
        2. Handle repeat toggle request
        3. Handle Mailbox write event
    */
    if ( bMbxRunning )
 8022e4c:	4b2c      	ldr	r3, [pc, #176]	; (8022f00 <ECAT_Main+0x174>)
 8022e4e:	781b      	ldrb	r3, [r3, #0]
 8022e50:	2b00      	cmp	r3, #0
 8022e52:	d052      	beq.n	8022efa <ECAT_Main+0x16e>
    {
        /*SnycManger change event (0x220:4) could be acknowledged by reading the SM1 control register without notification to the local application
        => check if the SyncManger 1 is still enabled*/
        if(!(sm1Activate & SM_SETTING_ENABLE_VALUE))
 8022e54:	797b      	ldrb	r3, [r7, #5]
 8022e56:	f003 0301 	and.w	r3, r3, #1
 8022e5a:	2b00      	cmp	r3, #0
 8022e5c:	d108      	bne.n	8022e70 <ECAT_Main+0xe4>
            AL_ControlInd(nAlStatus & STATE_MASK, 0);
 8022e5e:	4b2c      	ldr	r3, [pc, #176]	; (8022f10 <ECAT_Main+0x184>)
 8022e60:	781b      	ldrb	r3, [r3, #0]
 8022e62:	f003 030f 	and.w	r3, r3, #15
 8022e66:	b2db      	uxtb	r3, r3
 8022e68:	4618      	mov	r0, r3
 8022e6a:	2100      	movs	r1, #0
 8022e6c:	f7ff f94a 	bl	8022104 <AL_ControlInd>

        if ( ALEventReg & (MAILBOX_READ_EVENT) )
 8022e70:	88fb      	ldrh	r3, [r7, #6]
 8022e72:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8022e76:	2b00      	cmp	r3, #0
 8022e78:	d012      	beq.n	8022ea0 <ECAT_Main+0x114>
        {
            /* SM 1 (Mailbox Read) event is set, when the mailbox was read from the master,
               to acknowledge the event the first byte of the mailbox has to be written,
               by writing the first byte the mailbox is locked, too */
            u8dummy = 0;
 8022e7a:	4b26      	ldr	r3, [pc, #152]	; (8022f14 <ECAT_Main+0x188>)
 8022e7c:	2200      	movs	r2, #0
 8022e7e:	701a      	strb	r2, [r3, #0]
            HW_EscWriteByte(u8dummy,u16EscAddrSendMbx);
 8022e80:	4b25      	ldr	r3, [pc, #148]	; (8022f18 <ECAT_Main+0x18c>)
 8022e82:	881b      	ldrh	r3, [r3, #0]
 8022e84:	f103 43a8 	add.w	r3, r3, #1409286144	; 0x54000000
 8022e88:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8022e8c:	4a21      	ldr	r2, [pc, #132]	; (8022f14 <ECAT_Main+0x188>)
 8022e8e:	7812      	ldrb	r2, [r2, #0]
 8022e90:	b2d2      	uxtb	r2, r2
 8022e92:	701a      	strb	r2, [r3, #0]

            /* the Mailbox Read event in the variable ALEventReg shall be reset before calling
               MBX_MailboxReadInd, where a new mailbox datagram (if available) could be stored in the send mailbox */
            ALEventReg &= ~(MAILBOX_READ_EVENT);
 8022e94:	88fb      	ldrh	r3, [r7, #6]
 8022e96:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8022e9a:	80fb      	strh	r3, [r7, #6]
            MBX_MailboxReadInd();
 8022e9c:	f000 faf0 	bl	8023480 <MBX_MailboxReadInd>
        }

        DISABLE_MBX_INT;
        /* bMbxRepeatToggle holds the last state of the Repeat Bit (Bit 1) */

        if ( ( (sm1Activate & SM_SETTING_REPAET_REQ_MASK) && !bMbxRepeatToggle )
 8022ea0:	797b      	ldrb	r3, [r7, #5]
 8022ea2:	f003 0302 	and.w	r3, r3, #2
 8022ea6:	2b00      	cmp	r3, #0
 8022ea8:	d006      	beq.n	8022eb8 <ECAT_Main+0x12c>
 8022eaa:	4b1c      	ldr	r3, [pc, #112]	; (8022f1c <ECAT_Main+0x190>)
 8022eac:	781b      	ldrb	r3, [r3, #0]
 8022eae:	f083 0301 	eor.w	r3, r3, #1
 8022eb2:	b2db      	uxtb	r3, r3
 8022eb4:	2b00      	cmp	r3, #0
 8022eb6:	d108      	bne.n	8022eca <ECAT_Main+0x13e>
            ||( !(sm1Activate & SM_SETTING_REPAET_REQ_MASK) && bMbxRepeatToggle ))
 8022eb8:	797b      	ldrb	r3, [r7, #5]
 8022eba:	f003 0302 	and.w	r3, r3, #2
 8022ebe:	2b00      	cmp	r3, #0
 8022ec0:	d10c      	bne.n	8022edc <ECAT_Main+0x150>
 8022ec2:	4b16      	ldr	r3, [pc, #88]	; (8022f1c <ECAT_Main+0x190>)
 8022ec4:	781b      	ldrb	r3, [r3, #0]
 8022ec6:	2b00      	cmp	r3, #0
 8022ec8:	d008      	beq.n	8022edc <ECAT_Main+0x150>
        {
            /* Repeat Bit (Bit 1) has toggled, there is a repeat request, in MBX_MailboxRepeatReq the correct
               response will put in the send mailbox again */
            MBX_MailboxRepeatReq();
 8022eca:	f000 fb41 	bl	8023550 <MBX_MailboxRepeatReq>
            /* acknowledge the repeat request after the send mailbox was updated by writing the Repeat Bit
               in the Repeat Ack Bit (Bit 1) of the PDI Ctrl-Byte of SM 1 (Register 0x80F) */
            sm1Activate &= SM_SETTING_REPEAT_ACK;
 8022ece:	797b      	ldrb	r3, [r7, #5]
 8022ed0:	f003 0302 	and.w	r3, r3, #2
 8022ed4:	717b      	strb	r3, [r7, #5]
            HW_EscWriteByte(sm1Activate,(ESC_SM_PDICONTROL_OFFSET + SIZEOF_SM_REGISTER));
 8022ed6:	4a12      	ldr	r2, [pc, #72]	; (8022f20 <ECAT_Main+0x194>)
 8022ed8:	797b      	ldrb	r3, [r7, #5]
 8022eda:	7013      	strb	r3, [r2, #0]
        }
        ENABLE_MBX_INT;

        /* Reload the AlEvent because it may be changed due to a SM disable, enable in case of an repeat request */
        ALEventReg = HW_GetALEventRegister();
 8022edc:	f7fe f98a 	bl	80211f4 <HW_GetALEventRegister>
 8022ee0:	4603      	mov	r3, r0
 8022ee2:	80fb      	strh	r3, [r7, #6]
        ALEventReg = SWAPWORD(ALEventReg);

        if ( ALEventReg & (MAILBOX_WRITE_EVENT) )
 8022ee4:	88fb      	ldrh	r3, [r7, #6]
 8022ee6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8022eea:	2b00      	cmp	r3, #0
 8022eec:	d005      	beq.n	8022efa <ECAT_Main+0x16e>
            /* SM 0 (Mailbox Write) event is set, when the mailbox was written from the master,
               to acknowledge the event the first byte of the mailbox has to be read,
               which will be done in MBX_CheckAndCopyMailbox */
            /* the Mailbox Write event in the variable ALEventReg shall be reset before calling
               MBX_CheckAndCopyMailbox, where the received mailbox datagram will be processed */
            ALEventReg &= ~(MAILBOX_WRITE_EVENT);
 8022eee:	88fb      	ldrh	r3, [r7, #6]
 8022ef0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8022ef4:	80fb      	strh	r3, [r7, #6]
            MBX_CheckAndCopyMailbox();
 8022ef6:	f000 fbd7 	bl	80236a8 <MBX_CheckAndCopyMailbox>

        }
    }
}
 8022efa:	3708      	adds	r7, #8
 8022efc:	46bd      	mov	sp, r7
 8022efe:	bd80      	pop	{r7, pc}
 8022f00:	1fff282e 	.word	0x1fff282e
 8022f04:	5401080e 	.word	0x5401080e
 8022f08:	1fff25a2 	.word	0x1fff25a2
 8022f0c:	54010120 	.word	0x54010120
 8022f10:	1fff2579 	.word	0x1fff2579
 8022f14:	1fff2590 	.word	0x1fff2590
 8022f18:	1fff2842 	.word	0x1fff2842
 8022f1c:	1fff284c 	.word	0x1fff284c
 8022f20:	5401080f 	.word	0x5401080f

08022f24 <HW_EscRead>:
 * \par<b>Description:</b><br>
 * Reads from the EtherCAT Slave Controller. This function is used to access ESC registers and the DPRAM area.
 *
 */
__STATIC_INLINE void HW_EscRead(MEM_ADDR *pData, UINT16 Address, UINT16 Len)
{
 8022f24:	b580      	push	{r7, lr}
 8022f26:	b082      	sub	sp, #8
 8022f28:	af00      	add	r7, sp, #0
 8022f2a:	6078      	str	r0, [r7, #4]
 8022f2c:	460b      	mov	r3, r1
 8022f2e:	807b      	strh	r3, [r7, #2]
 8022f30:	4613      	mov	r3, r2
 8022f32:	803b      	strh	r3, [r7, #0]
  memcpy(pData, &pEsc[Address], Len);
 8022f34:	887b      	ldrh	r3, [r7, #2]
 8022f36:	f103 43a8 	add.w	r3, r3, #1409286144	; 0x54000000
 8022f3a:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8022f3e:	883a      	ldrh	r2, [r7, #0]
 8022f40:	6878      	ldr	r0, [r7, #4]
 8022f42:	4619      	mov	r1, r3
 8022f44:	f005 fa16 	bl	8028374 <memcpy>
}
 8022f48:	3708      	adds	r7, #8
 8022f4a:	46bd      	mov	sp, r7
 8022f4c:	bd80      	pop	{r7, pc}
 8022f4e:	bf00      	nop

08022f50 <HW_EscReadMbxMem>:
 * Reads data from the ESC and copies to slave mailbox memory. If the local mailbox memory is also located in the
 * application memory this function is equal to HW_EscRead.
 *
 */
__STATIC_INLINE void HW_EscReadMbxMem(MEM_ADDR *pData, UINT16 Address, UINT16 Len)
{
 8022f50:	b580      	push	{r7, lr}
 8022f52:	b082      	sub	sp, #8
 8022f54:	af00      	add	r7, sp, #0
 8022f56:	6078      	str	r0, [r7, #4]
 8022f58:	460b      	mov	r3, r1
 8022f5a:	807b      	strh	r3, [r7, #2]
 8022f5c:	4613      	mov	r3, r2
 8022f5e:	803b      	strh	r3, [r7, #0]
  HW_EscRead(pData, Address, Len);
 8022f60:	887a      	ldrh	r2, [r7, #2]
 8022f62:	883b      	ldrh	r3, [r7, #0]
 8022f64:	6878      	ldr	r0, [r7, #4]
 8022f66:	4611      	mov	r1, r2
 8022f68:	461a      	mov	r2, r3
 8022f6a:	f7ff ffdb 	bl	8022f24 <HW_EscRead>
}
 8022f6e:	3708      	adds	r7, #8
 8022f70:	46bd      	mov	sp, r7
 8022f72:	bd80      	pop	{r7, pc}

08022f74 <HW_EscWrite>:
 * \par<b>Description:</b><br>
 * Writes from the EtherCAT Slave Controller. This function is used to access ESC registers and the DPRAM area.
 *
 */
__STATIC_INLINE void HW_EscWrite(MEM_ADDR *pData, UINT16 Address, UINT16 Len)
{
 8022f74:	b580      	push	{r7, lr}
 8022f76:	b082      	sub	sp, #8
 8022f78:	af00      	add	r7, sp, #0
 8022f7a:	6078      	str	r0, [r7, #4]
 8022f7c:	460b      	mov	r3, r1
 8022f7e:	807b      	strh	r3, [r7, #2]
 8022f80:	4613      	mov	r3, r2
 8022f82:	803b      	strh	r3, [r7, #0]
  memcpy(&pEsc[Address], pData, Len);
 8022f84:	887b      	ldrh	r3, [r7, #2]
 8022f86:	f103 43a8 	add.w	r3, r3, #1409286144	; 0x54000000
 8022f8a:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8022f8e:	883a      	ldrh	r2, [r7, #0]
 8022f90:	4618      	mov	r0, r3
 8022f92:	6879      	ldr	r1, [r7, #4]
 8022f94:	f005 f9ee 	bl	8028374 <memcpy>
}
 8022f98:	3708      	adds	r7, #8
 8022f9a:	46bd      	mov	sp, r7
 8022f9c:	bd80      	pop	{r7, pc}
 8022f9e:	bf00      	nop

08022fa0 <HW_EscWriteMbxMem>:
 * Writes data from the slave mailbox memory to ESC memory. If the local mailbox memory is also located in the
 * application memory this function is equal to HW_EscWrite.
 *
 */
__STATIC_INLINE void HW_EscWriteMbxMem(MEM_ADDR *pData, UINT16 Address, UINT16 Len)
{
 8022fa0:	b580      	push	{r7, lr}
 8022fa2:	b082      	sub	sp, #8
 8022fa4:	af00      	add	r7, sp, #0
 8022fa6:	6078      	str	r0, [r7, #4]
 8022fa8:	460b      	mov	r3, r1
 8022faa:	807b      	strh	r3, [r7, #2]
 8022fac:	4613      	mov	r3, r2
 8022fae:	803b      	strh	r3, [r7, #0]
  HW_EscWrite(pData, Address, Len);
 8022fb0:	887a      	ldrh	r2, [r7, #2]
 8022fb2:	883b      	ldrh	r3, [r7, #0]
 8022fb4:	6878      	ldr	r0, [r7, #4]
 8022fb6:	4611      	mov	r1, r2
 8022fb8:	461a      	mov	r2, r3
 8022fba:	f7ff ffdb 	bl	8022f74 <HW_EscWrite>
}
 8022fbe:	3708      	adds	r7, #8
 8022fc0:	46bd      	mov	sp, r7
 8022fc2:	bd80      	pop	{r7, pc}

08022fc4 <PutInMbxQueue>:
//
//    PutInMbxQueue
//

UINT8 PutInMbxQueue(TMBX MBXMEM * pMbx, TMBXQUEUE MBXMEM * pQueue)
{
 8022fc4:	b480      	push	{r7}
 8022fc6:	b085      	sub	sp, #20
 8022fc8:	af00      	add	r7, sp, #0
 8022fca:	6078      	str	r0, [r7, #4]
 8022fcc:	6039      	str	r1, [r7, #0]
    UINT16 lastInQueue;
    ENTER_MBX_CRITICAL;


    lastInQueue = pQueue->lastInQueue+1;
 8022fce:	683b      	ldr	r3, [r7, #0]
 8022fd0:	885b      	ldrh	r3, [r3, #2]
 8022fd2:	3301      	adds	r3, #1
 8022fd4:	81fb      	strh	r3, [r7, #14]
    if (lastInQueue == pQueue->maxQueueSize)
 8022fd6:	683b      	ldr	r3, [r7, #0]
 8022fd8:	889b      	ldrh	r3, [r3, #4]
 8022fda:	89fa      	ldrh	r2, [r7, #14]
 8022fdc:	429a      	cmp	r2, r3
 8022fde:	d101      	bne.n	8022fe4 <PutInMbxQueue+0x20>
    {
        // Umbruch der Queue
        lastInQueue = 0;
 8022fe0:	2300      	movs	r3, #0
 8022fe2:	81fb      	strh	r3, [r7, #14]
    }

    if (pQueue->firstInQueue == lastInQueue)
 8022fe4:	683b      	ldr	r3, [r7, #0]
 8022fe6:	881b      	ldrh	r3, [r3, #0]
 8022fe8:	89fa      	ldrh	r2, [r7, #14]
 8022fea:	429a      	cmp	r2, r3
 8022fec:	d101      	bne.n	8022ff2 <PutInMbxQueue+0x2e>
    {
        // Ueberlauf der Queue -> letztes Element wieder herausnehmen
        LEAVE_MBX_CRITICAL;
        return MBXERR_NOMOREMEMORY;
 8022fee:	2307      	movs	r3, #7
 8022ff0:	e00b      	b.n	802300a <PutInMbxQueue+0x46>
    }

    pQueue->queue[pQueue->lastInQueue] = pMbx;
 8022ff2:	683b      	ldr	r3, [r7, #0]
 8022ff4:	885b      	ldrh	r3, [r3, #2]
 8022ff6:	461a      	mov	r2, r3
 8022ff8:	683b      	ldr	r3, [r7, #0]
 8022ffa:	3202      	adds	r2, #2
 8022ffc:	6879      	ldr	r1, [r7, #4]
 8022ffe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pQueue->lastInQueue = lastInQueue;
 8023002:	683b      	ldr	r3, [r7, #0]
 8023004:	89fa      	ldrh	r2, [r7, #14]
 8023006:	805a      	strh	r2, [r3, #2]

    LEAVE_MBX_CRITICAL;

    return 0;
 8023008:	2300      	movs	r3, #0
}
 802300a:	4618      	mov	r0, r3
 802300c:	3714      	adds	r7, #20
 802300e:	46bd      	mov	sp, r7
 8023010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023014:	4770      	bx	lr
 8023016:	bf00      	nop

08023018 <GetOutOfMbxQueue>:
//
//    GetOutOfMbxQueue
//

TMBX MBXMEM * GetOutOfMbxQueue(TMBXQUEUE MBXMEM * pQueue)
{
 8023018:	b480      	push	{r7}
 802301a:	b085      	sub	sp, #20
 802301c:	af00      	add	r7, sp, #0
 802301e:	6078      	str	r0, [r7, #4]
    TMBX MBXMEM * pMbx;
    ENTER_MBX_CRITICAL;

    if (pQueue->firstInQueue != pQueue->lastInQueue)
 8023020:	687b      	ldr	r3, [r7, #4]
 8023022:	881a      	ldrh	r2, [r3, #0]
 8023024:	687b      	ldr	r3, [r7, #4]
 8023026:	885b      	ldrh	r3, [r3, #2]
 8023028:	429a      	cmp	r2, r3
 802302a:	d019      	beq.n	8023060 <GetOutOfMbxQueue+0x48>
    {
        // Queue ist nicht leer
        UINT16 firstInQueue = pQueue->firstInQueue;
 802302c:	687b      	ldr	r3, [r7, #4]
 802302e:	881b      	ldrh	r3, [r3, #0]
 8023030:	817b      	strh	r3, [r7, #10]
        pMbx = pQueue->queue[firstInQueue];
 8023032:	897a      	ldrh	r2, [r7, #10]
 8023034:	687b      	ldr	r3, [r7, #4]
 8023036:	3202      	adds	r2, #2
 8023038:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802303c:	60fb      	str	r3, [r7, #12]
        firstInQueue++;
 802303e:	897b      	ldrh	r3, [r7, #10]
 8023040:	3301      	adds	r3, #1
 8023042:	817b      	strh	r3, [r7, #10]
        pQueue->firstInQueue = firstInQueue;
 8023044:	687b      	ldr	r3, [r7, #4]
 8023046:	897a      	ldrh	r2, [r7, #10]
 8023048:	801a      	strh	r2, [r3, #0]
        if (pQueue->firstInQueue == pQueue->maxQueueSize)
 802304a:	687b      	ldr	r3, [r7, #4]
 802304c:	881a      	ldrh	r2, [r3, #0]
 802304e:	687b      	ldr	r3, [r7, #4]
 8023050:	889b      	ldrh	r3, [r3, #4]
 8023052:	429a      	cmp	r2, r3
 8023054:	d103      	bne.n	802305e <GetOutOfMbxQueue+0x46>
        {
            // Umbruch der Queue
            pQueue->firstInQueue = 0;
 8023056:	687b      	ldr	r3, [r7, #4]
 8023058:	2200      	movs	r2, #0
 802305a:	801a      	strh	r2, [r3, #0]
 802305c:	e002      	b.n	8023064 <GetOutOfMbxQueue+0x4c>
 802305e:	e001      	b.n	8023064 <GetOutOfMbxQueue+0x4c>
        }
    }
    else
        pMbx = 0;
 8023060:	2300      	movs	r3, #0
 8023062:	60fb      	str	r3, [r7, #12]


    LEAVE_MBX_CRITICAL;

    return pMbx;
 8023064:	68fb      	ldr	r3, [r7, #12]
}
 8023066:	4618      	mov	r0, r3
 8023068:	3714      	adds	r7, #20
 802306a:	46bd      	mov	sp, r7
 802306c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023070:	4770      	bx	lr
 8023072:	bf00      	nop

08023074 <MBX_Init>:
/**
 \brief    This function intialize the Mailbox Interface.
*////////////////////////////////////////////////////////////////////////////////////////

void MBX_Init(void)
{
 8023074:	b480      	push	{r7}
 8023076:	b083      	sub	sp, #12
 8023078:	af00      	add	r7, sp, #0
    u16ReceiveMbxSize = MIN_MBX_SIZE;
 802307a:	4b29      	ldr	r3, [pc, #164]	; (8023120 <MBX_Init+0xac>)
 802307c:	2222      	movs	r2, #34	; 0x22
 802307e:	801a      	strh	r2, [r3, #0]
    u16SendMbxSize = MAX_MBX_SIZE;
 8023080:	4b28      	ldr	r3, [pc, #160]	; (8023124 <MBX_Init+0xb0>)
 8023082:	f44f 7280 	mov.w	r2, #256	; 0x100
 8023086:	801a      	strh	r2, [r3, #0]
    u16EscAddrReceiveMbx = MIN_MBX_WRITE_ADDRESS;
 8023088:	4b27      	ldr	r3, [pc, #156]	; (8023128 <MBX_Init+0xb4>)
 802308a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 802308e:	801a      	strh	r2, [r3, #0]
    u16EscAddrSendMbx = MIN_MBX_READ_ADDRESS;
 8023090:	4b26      	ldr	r3, [pc, #152]	; (802312c <MBX_Init+0xb8>)
 8023092:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8023096:	801a      	strh	r2, [r3, #0]

    sMbxReceiveQueue.firstInQueue    = 0;
 8023098:	4b25      	ldr	r3, [pc, #148]	; (8023130 <MBX_Init+0xbc>)
 802309a:	2200      	movs	r2, #0
 802309c:	801a      	strh	r2, [r3, #0]
    sMbxReceiveQueue.lastInQueue     = 0;
 802309e:	4b24      	ldr	r3, [pc, #144]	; (8023130 <MBX_Init+0xbc>)
 80230a0:	2200      	movs	r2, #0
 80230a2:	805a      	strh	r2, [r3, #2]
    sMbxReceiveQueue.maxQueueSize = MAX_MBX_QUEUE_SIZE;
 80230a4:	4b22      	ldr	r3, [pc, #136]	; (8023130 <MBX_Init+0xbc>)
 80230a6:	220a      	movs	r2, #10
 80230a8:	809a      	strh	r2, [r3, #4]
    sMbxSendQueue.firstInQueue        = 0;
 80230aa:	4b22      	ldr	r3, [pc, #136]	; (8023134 <MBX_Init+0xc0>)
 80230ac:	2200      	movs	r2, #0
 80230ae:	801a      	strh	r2, [r3, #0]
    sMbxSendQueue.lastInQueue         = 0;
 80230b0:	4b20      	ldr	r3, [pc, #128]	; (8023134 <MBX_Init+0xc0>)
 80230b2:	2200      	movs	r2, #0
 80230b4:	805a      	strh	r2, [r3, #2]
    sMbxSendQueue.maxQueueSize     = MAX_MBX_QUEUE_SIZE;
 80230b6:	4b1f      	ldr	r3, [pc, #124]	; (8023134 <MBX_Init+0xc0>)
 80230b8:	220a      	movs	r2, #10
 80230ba:	809a      	strh	r2, [r3, #4]
    psWriteMbx  = NULL;
 80230bc:	4b1e      	ldr	r3, [pc, #120]	; (8023138 <MBX_Init+0xc4>)
 80230be:	2200      	movs	r2, #0
 80230c0:	601a      	str	r2, [r3, #0]


    psRepeatMbx = NULL;
 80230c2:	4b1e      	ldr	r3, [pc, #120]	; (802313c <MBX_Init+0xc8>)
 80230c4:	2200      	movs	r2, #0
 80230c6:	601a      	str	r2, [r3, #0]
    psReadMbx    = NULL;
 80230c8:	4b1d      	ldr	r3, [pc, #116]	; (8023140 <MBX_Init+0xcc>)
 80230ca:	2200      	movs	r2, #0
 80230cc:	601a      	str	r2, [r3, #0]
    psStoreMbx    = NULL;
 80230ce:	4b1d      	ldr	r3, [pc, #116]	; (8023144 <MBX_Init+0xd0>)
 80230d0:	2200      	movs	r2, #0
 80230d2:	601a      	str	r2, [r3, #0]

    bMbxRepeatToggle    = FALSE;
 80230d4:	4b1c      	ldr	r3, [pc, #112]	; (8023148 <MBX_Init+0xd4>)
 80230d6:	2200      	movs	r2, #0
 80230d8:	701a      	strb	r2, [r3, #0]
    /*Reset Repeat acknowledge bit of SyncManager1 (0x80F bit 2)*/
    {
        UINT8 sm1Activate = 0;
 80230da:	2300      	movs	r3, #0
 80230dc:	71fb      	strb	r3, [r7, #7]
        HW_EscReadByte(sm1Activate,(ESC_SM_PDICONTROL_OFFSET + SIZEOF_SM_REGISTER));
 80230de:	4b1b      	ldr	r3, [pc, #108]	; (802314c <MBX_Init+0xd8>)
 80230e0:	781b      	ldrb	r3, [r3, #0]
 80230e2:	71fb      	strb	r3, [r7, #7]
        sm1Activate &= ~0x02;
 80230e4:	79fb      	ldrb	r3, [r7, #7]
 80230e6:	f023 0302 	bic.w	r3, r3, #2
 80230ea:	71fb      	strb	r3, [r7, #7]
        HW_EscWriteByte(sm1Activate,(ESC_SM_PDICONTROL_OFFSET + SIZEOF_SM_REGISTER));
 80230ec:	4a17      	ldr	r2, [pc, #92]	; (802314c <MBX_Init+0xd8>)
 80230ee:	79fb      	ldrb	r3, [r7, #7]
 80230f0:	7013      	strb	r3, [r2, #0]
    }
    bMbxRunning = FALSE;
 80230f2:	4b17      	ldr	r3, [pc, #92]	; (8023150 <MBX_Init+0xdc>)
 80230f4:	2200      	movs	r2, #0
 80230f6:	701a      	strb	r2, [r3, #0]
    bSendMbxIsFull = FALSE;
 80230f8:	4b16      	ldr	r3, [pc, #88]	; (8023154 <MBX_Init+0xe0>)
 80230fa:	2200      	movs	r2, #0
 80230fc:	701a      	strb	r2, [r3, #0]
    bReceiveMbxIsLocked = FALSE;
 80230fe:	4b16      	ldr	r3, [pc, #88]	; (8023158 <MBX_Init+0xe4>)
 8023100:	2200      	movs	r2, #0
 8023102:	701a      	strb	r2, [r3, #0]
    u8MailboxSendReqStored    = 0;
 8023104:	4b15      	ldr	r3, [pc, #84]	; (802315c <MBX_Init+0xe8>)
 8023106:	2200      	movs	r2, #0
 8023108:	701a      	strb	r2, [r3, #0]
    u8MbxWriteCounter = 0;
 802310a:	4b15      	ldr	r3, [pc, #84]	; (8023160 <MBX_Init+0xec>)
 802310c:	2200      	movs	r2, #0
 802310e:	701a      	strb	r2, [r3, #0]
    u8MbxReadCounter    = 0;
 8023110:	4b14      	ldr	r3, [pc, #80]	; (8023164 <MBX_Init+0xf0>)
 8023112:	2200      	movs	r2, #0
 8023114:	701a      	strb	r2, [r3, #0]
}
 8023116:	370c      	adds	r7, #12
 8023118:	46bd      	mov	sp, r7
 802311a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802311e:	4770      	bx	lr
 8023120:	1fff284a 	.word	0x1fff284a
 8023124:	1fff2838 	.word	0x1fff2838
 8023128:	1fff2830 	.word	0x1fff2830
 802312c:	1fff2842 	.word	0x1fff2842
 8023130:	1fff27f8 	.word	0x1fff27f8
 8023134:	1fff27c4 	.word	0x1fff27c4
 8023138:	1fff2844 	.word	0x1fff2844
 802313c:	1fff2850 	.word	0x1fff2850
 8023140:	1fff283c 	.word	0x1fff283c
 8023144:	1fff2834 	.word	0x1fff2834
 8023148:	1fff284c 	.word	0x1fff284c
 802314c:	5401080f 	.word	0x5401080f
 8023150:	1fff282e 	.word	0x1fff282e
 8023154:	1fff282d 	.word	0x1fff282d
 8023158:	1fff2840 	.word	0x1fff2840
 802315c:	1fff2849 	.word	0x1fff2849
 8023160:	1fff2848 	.word	0x1fff2848
 8023164:	1fff27c0 	.word	0x1fff27c0

08023168 <MBX_StartMailboxHandler>:
 \brief     it is checked if the mailbox areas overlaps each other
 \brief     and the Sync Manager channels 0 and 1 are enabled.
 \brief     This function shall only be called if mailbox is supported.
*////////////////////////////////////////////////////////////////////////////////////////
UINT16 MBX_StartMailboxHandler(void)
{
 8023168:	b580      	push	{r7, lr}
 802316a:	b082      	sub	sp, #8
 802316c:	af00      	add	r7, sp, #0
    UINT16 result = 0;
 802316e:	2300      	movs	r3, #0
 8023170:	80fb      	strh	r3, [r7, #6]
    /* get address of the receive mailbox sync manager (SM0) */
/*ECATCHANGE_START(V5.11) HW1*/
    TSYNCMAN ESCMEM * pSyncMan = (TSYNCMAN ESCMEM *)GetSyncMan(MAILBOX_WRITE);
 8023172:	2000      	movs	r0, #0
 8023174:	f7fe f8a4 	bl	80212c0 <GetSyncMan>
 8023178:	6038      	str	r0, [r7, #0]
/*ECATCHANGE_END(V5.11) HW1*/
    /* store size of the receive mailbox */
    u16ReceiveMbxSize     = pSyncMan->Length;
 802317a:	683b      	ldr	r3, [r7, #0]
 802317c:	885b      	ldrh	r3, [r3, #2]
 802317e:	b29a      	uxth	r2, r3
 8023180:	4b30      	ldr	r3, [pc, #192]	; (8023244 <MBX_StartMailboxHandler+0xdc>)
 8023182:	801a      	strh	r2, [r3, #0]
    /* store the address of the receive mailbox */
    u16EscAddrReceiveMbx = pSyncMan->PhysicalStartAddress;
 8023184:	683b      	ldr	r3, [r7, #0]
 8023186:	881b      	ldrh	r3, [r3, #0]
 8023188:	b29a      	uxth	r2, r3
 802318a:	4b2f      	ldr	r3, [pc, #188]	; (8023248 <MBX_StartMailboxHandler+0xe0>)
 802318c:	801a      	strh	r2, [r3, #0]

    /* get address of the send mailbox sync manager (SM1) */
/*ECATCHANGE_START(V5.11) HW1*/
    pSyncMan =(TSYNCMAN ESCMEM *) GetSyncMan(MAILBOX_READ);
 802318e:	2001      	movs	r0, #1
 8023190:	f7fe f896 	bl	80212c0 <GetSyncMan>
 8023194:	6038      	str	r0, [r7, #0]
/*ECATCHANGE_END(V5.11) HW1*/

    /* store the size of the send mailbox */
    u16SendMbxSize = pSyncMan->Length;
 8023196:	683b      	ldr	r3, [r7, #0]
 8023198:	885b      	ldrh	r3, [r3, #2]
 802319a:	b29a      	uxth	r2, r3
 802319c:	4b2b      	ldr	r3, [pc, #172]	; (802324c <MBX_StartMailboxHandler+0xe4>)
 802319e:	801a      	strh	r2, [r3, #0]
    /* store the address of the send mailbox */
    u16EscAddrSendMbx = pSyncMan->PhysicalStartAddress;
 80231a0:	683b      	ldr	r3, [r7, #0]
 80231a2:	881b      	ldrh	r3, [r3, #0]
 80231a4:	b29a      	uxth	r2, r3
 80231a6:	4b2a      	ldr	r3, [pc, #168]	; (8023250 <MBX_StartMailboxHandler+0xe8>)
 80231a8:	801a      	strh	r2, [r3, #0]

    // HBu 02.05.06: it should be checked if there are overlaps in the sync manager areas
    if ((u16EscAddrReceiveMbx + u16ReceiveMbxSize) > u16EscAddrSendMbx && (u16EscAddrReceiveMbx < (u16EscAddrSendMbx + u16SendMbxSize)))
 80231aa:	4b27      	ldr	r3, [pc, #156]	; (8023248 <MBX_StartMailboxHandler+0xe0>)
 80231ac:	881b      	ldrh	r3, [r3, #0]
 80231ae:	461a      	mov	r2, r3
 80231b0:	4b24      	ldr	r3, [pc, #144]	; (8023244 <MBX_StartMailboxHandler+0xdc>)
 80231b2:	881b      	ldrh	r3, [r3, #0]
 80231b4:	4413      	add	r3, r2
 80231b6:	4a26      	ldr	r2, [pc, #152]	; (8023250 <MBX_StartMailboxHandler+0xe8>)
 80231b8:	8812      	ldrh	r2, [r2, #0]
 80231ba:	4293      	cmp	r3, r2
 80231bc:	dd0c      	ble.n	80231d8 <MBX_StartMailboxHandler+0x70>
 80231be:	4b22      	ldr	r3, [pc, #136]	; (8023248 <MBX_StartMailboxHandler+0xe0>)
 80231c0:	881b      	ldrh	r3, [r3, #0]
 80231c2:	461a      	mov	r2, r3
 80231c4:	4b22      	ldr	r3, [pc, #136]	; (8023250 <MBX_StartMailboxHandler+0xe8>)
 80231c6:	881b      	ldrh	r3, [r3, #0]
 80231c8:	4619      	mov	r1, r3
 80231ca:	4b20      	ldr	r3, [pc, #128]	; (802324c <MBX_StartMailboxHandler+0xe4>)
 80231cc:	881b      	ldrh	r3, [r3, #0]
 80231ce:	440b      	add	r3, r1
 80231d0:	429a      	cmp	r2, r3
 80231d2:	da01      	bge.n	80231d8 <MBX_StartMailboxHandler+0x70>
    {
        return ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 80231d4:	2316      	movs	r3, #22
 80231d6:	e031      	b.n	802323c <MBX_StartMailboxHandler+0xd4>
    }

    /* enable the receive mailbox sync manager channel */
/*ECATCHANGE_START(V5.11) HW1*/
    EnableSyncManChannel(MAILBOX_WRITE);
 80231d8:	2000      	movs	r0, #0
 80231da:	f7fe f8b3 	bl	8021344 <EnableSyncManChannel>
    /* enable the send mailbox sync manager channel */
    EnableSyncManChannel(MAILBOX_READ);
 80231de:	2001      	movs	r0, #1
 80231e0:	f7fe f8b0 	bl	8021344 <EnableSyncManChannel>
/*ECATCHANGE_END(V5.11) HW1*/

/* ECATCHANGE_START(V5.11) MBX2*/
        psWriteMbx = (TMBX MBXMEM *) APPL_AllocMailboxBuffer(u16ReceiveMbxSize);
 80231e4:	4b17      	ldr	r3, [pc, #92]	; (8023244 <MBX_StartMailboxHandler+0xdc>)
 80231e6:	881b      	ldrh	r3, [r3, #0]
 80231e8:	4618      	mov	r0, r3
 80231ea:	f005 f8b3 	bl	8028354 <malloc>
 80231ee:	4603      	mov	r3, r0
 80231f0:	461a      	mov	r2, r3
 80231f2:	4b18      	ldr	r3, [pc, #96]	; (8023254 <MBX_StartMailboxHandler+0xec>)
 80231f4:	601a      	str	r2, [r3, #0]
        if(psWriteMbx == NULL)
 80231f6:	4b17      	ldr	r3, [pc, #92]	; (8023254 <MBX_StartMailboxHandler+0xec>)
 80231f8:	681b      	ldr	r3, [r3, #0]
 80231fa:	2b00      	cmp	r3, #0
 80231fc:	d115      	bne.n	802322a <MBX_StartMailboxHandler+0xc2>
        {
            bNoMbxMemoryAvailable = TRUE;
 80231fe:	4b16      	ldr	r3, [pc, #88]	; (8023258 <MBX_StartMailboxHandler+0xf0>)
 8023200:	2201      	movs	r2, #1
 8023202:	701a      	strb	r2, [r3, #0]

            //check if at least enough memory for an mailbox error is available (other wise stop the state transition)
            psWriteMbx = (TMBX MBXMEM *) APPL_AllocMailboxBuffer(10); /* a mailbox error datagram length*/
 8023204:	200a      	movs	r0, #10
 8023206:	f005 f8a5 	bl	8028354 <malloc>
 802320a:	4603      	mov	r3, r0
 802320c:	461a      	mov	r2, r3
 802320e:	4b11      	ldr	r3, [pc, #68]	; (8023254 <MBX_StartMailboxHandler+0xec>)
 8023210:	601a      	str	r2, [r3, #0]
            if(psWriteMbx == NULL)
 8023212:	4b10      	ldr	r3, [pc, #64]	; (8023254 <MBX_StartMailboxHandler+0xec>)
 8023214:	681b      	ldr	r3, [r3, #0]
 8023216:	2b00      	cmp	r3, #0
 8023218:	d101      	bne.n	802321e <MBX_StartMailboxHandler+0xb6>
            {
                result = ALSTATUSCODE_NOMEMORY;
 802321a:	2302      	movs	r3, #2
 802321c:	80fb      	strh	r3, [r7, #6]
            }
           
            APPL_FreeMailboxBuffer(psWriteMbx);
 802321e:	4b0d      	ldr	r3, [pc, #52]	; (8023254 <MBX_StartMailboxHandler+0xec>)
 8023220:	681b      	ldr	r3, [r3, #0]
 8023222:	4618      	mov	r0, r3
 8023224:	f005 f89e 	bl	8028364 <free>
 8023228:	e007      	b.n	802323a <MBX_StartMailboxHandler+0xd2>
        }
        else
        {
            bNoMbxMemoryAvailable = FALSE;
 802322a:	4b0b      	ldr	r3, [pc, #44]	; (8023258 <MBX_StartMailboxHandler+0xf0>)
 802322c:	2200      	movs	r2, #0
 802322e:	701a      	strb	r2, [r3, #0]
            APPL_FreeMailboxBuffer(psWriteMbx);
 8023230:	4b08      	ldr	r3, [pc, #32]	; (8023254 <MBX_StartMailboxHandler+0xec>)
 8023232:	681b      	ldr	r3, [r3, #0]
 8023234:	4618      	mov	r0, r3
 8023236:	f005 f895 	bl	8028364 <free>
        }
/* ECATCHANGE_END(V5.11) MBX2*/

    return result;
 802323a:	88fb      	ldrh	r3, [r7, #6]
}
 802323c:	4618      	mov	r0, r3
 802323e:	3708      	adds	r7, #8
 8023240:	46bd      	mov	sp, r7
 8023242:	bd80      	pop	{r7, pc}
 8023244:	1fff284a 	.word	0x1fff284a
 8023248:	1fff2830 	.word	0x1fff2830
 802324c:	1fff2838 	.word	0x1fff2838
 8023250:	1fff2842 	.word	0x1fff2842
 8023254:	1fff2844 	.word	0x1fff2844
 8023258:	1fff282c 	.word	0x1fff282c

0802325c <MBX_StopMailboxHandler>:
 \brief  local management service Stop Mailbox Handler
 \brief  the Sync Manager channels 0 and 1 are disabled
*////////////////////////////////////////////////////////////////////////////////////////

void MBX_StopMailboxHandler(void)
{
 802325c:	b580      	push	{r7, lr}
 802325e:	b082      	sub	sp, #8
 8023260:	af00      	add	r7, sp, #0
    TMBX MBXMEM * pMbx;

    /* mailbox handler is stopped */
    bMbxRunning = FALSE;
 8023262:	4b3f      	ldr	r3, [pc, #252]	; (8023360 <MBX_StopMailboxHandler+0x104>)
 8023264:	2200      	movs	r2, #0
 8023266:	701a      	strb	r2, [r3, #0]
    /* disable the receive mailbox sync manager channel */
/*ECATCHANGE_START(V5.11) HW1*/
    DisableSyncManChannel(MAILBOX_WRITE);
 8023268:	2000      	movs	r0, #0
 802326a:	f7fe f841 	bl	80212f0 <DisableSyncManChannel>
    /* disable the send mailbox sync manager channel */
    DisableSyncManChannel(MAILBOX_READ);
 802326e:	2001      	movs	r0, #1
 8023270:	f7fe f83e 	bl	80212f0 <DisableSyncManChannel>
/*ECATCHANGE_END(V5.11) HW1*/
    /* initialize variables again */


    if (psRepeatMbx != NULL)
 8023274:	4b3b      	ldr	r3, [pc, #236]	; (8023364 <MBX_StopMailboxHandler+0x108>)
 8023276:	681b      	ldr	r3, [r3, #0]
 8023278:	2b00      	cmp	r3, #0
 802327a:	d004      	beq.n	8023286 <MBX_StopMailboxHandler+0x2a>
        APPL_FreeMailboxBuffer(psRepeatMbx);
 802327c:	4b39      	ldr	r3, [pc, #228]	; (8023364 <MBX_StopMailboxHandler+0x108>)
 802327e:	681b      	ldr	r3, [r3, #0]
 8023280:	4618      	mov	r0, r3
 8023282:	f005 f86f 	bl	8028364 <free>

    if (psStoreMbx != NULL && psStoreMbx != psRepeatMbx)
 8023286:	4b38      	ldr	r3, [pc, #224]	; (8023368 <MBX_StopMailboxHandler+0x10c>)
 8023288:	681b      	ldr	r3, [r3, #0]
 802328a:	2b00      	cmp	r3, #0
 802328c:	d00a      	beq.n	80232a4 <MBX_StopMailboxHandler+0x48>
 802328e:	4b36      	ldr	r3, [pc, #216]	; (8023368 <MBX_StopMailboxHandler+0x10c>)
 8023290:	681a      	ldr	r2, [r3, #0]
 8023292:	4b34      	ldr	r3, [pc, #208]	; (8023364 <MBX_StopMailboxHandler+0x108>)
 8023294:	681b      	ldr	r3, [r3, #0]
 8023296:	429a      	cmp	r2, r3
 8023298:	d004      	beq.n	80232a4 <MBX_StopMailboxHandler+0x48>
        APPL_FreeMailboxBuffer(psStoreMbx);
 802329a:	4b33      	ldr	r3, [pc, #204]	; (8023368 <MBX_StopMailboxHandler+0x10c>)
 802329c:	681b      	ldr	r3, [r3, #0]
 802329e:	4618      	mov	r0, r3
 80232a0:	f005 f860 	bl	8028364 <free>

    if (psReadMbx != NULL && psReadMbx != psRepeatMbx && psReadMbx != psStoreMbx)
 80232a4:	4b31      	ldr	r3, [pc, #196]	; (802336c <MBX_StopMailboxHandler+0x110>)
 80232a6:	681b      	ldr	r3, [r3, #0]
 80232a8:	2b00      	cmp	r3, #0
 80232aa:	d010      	beq.n	80232ce <MBX_StopMailboxHandler+0x72>
 80232ac:	4b2f      	ldr	r3, [pc, #188]	; (802336c <MBX_StopMailboxHandler+0x110>)
 80232ae:	681a      	ldr	r2, [r3, #0]
 80232b0:	4b2c      	ldr	r3, [pc, #176]	; (8023364 <MBX_StopMailboxHandler+0x108>)
 80232b2:	681b      	ldr	r3, [r3, #0]
 80232b4:	429a      	cmp	r2, r3
 80232b6:	d00a      	beq.n	80232ce <MBX_StopMailboxHandler+0x72>
 80232b8:	4b2c      	ldr	r3, [pc, #176]	; (802336c <MBX_StopMailboxHandler+0x110>)
 80232ba:	681a      	ldr	r2, [r3, #0]
 80232bc:	4b2a      	ldr	r3, [pc, #168]	; (8023368 <MBX_StopMailboxHandler+0x10c>)
 80232be:	681b      	ldr	r3, [r3, #0]
 80232c0:	429a      	cmp	r2, r3
 80232c2:	d004      	beq.n	80232ce <MBX_StopMailboxHandler+0x72>
        APPL_FreeMailboxBuffer(psReadMbx);
 80232c4:	4b29      	ldr	r3, [pc, #164]	; (802336c <MBX_StopMailboxHandler+0x110>)
 80232c6:	681b      	ldr	r3, [r3, #0]
 80232c8:	4618      	mov	r0, r3
 80232ca:	f005 f84b 	bl	8028364 <free>


    psRepeatMbx = NULL;
 80232ce:	4b25      	ldr	r3, [pc, #148]	; (8023364 <MBX_StopMailboxHandler+0x108>)
 80232d0:	2200      	movs	r2, #0
 80232d2:	601a      	str	r2, [r3, #0]
    psReadMbx = NULL;
 80232d4:	4b25      	ldr	r3, [pc, #148]	; (802336c <MBX_StopMailboxHandler+0x110>)
 80232d6:	2200      	movs	r2, #0
 80232d8:	601a      	str	r2, [r3, #0]
    psStoreMbx = NULL;
 80232da:	4b23      	ldr	r3, [pc, #140]	; (8023368 <MBX_StopMailboxHandler+0x10c>)
 80232dc:	2200      	movs	r2, #0
 80232de:	601a      	str	r2, [r3, #0]

    bMbxRepeatToggle    = FALSE;
 80232e0:	4b23      	ldr	r3, [pc, #140]	; (8023370 <MBX_StopMailboxHandler+0x114>)
 80232e2:	2200      	movs	r2, #0
 80232e4:	701a      	strb	r2, [r3, #0]
    /*Reset Repeat acknowledge bit of SyncManager1 (0x080F bit 2)*/
    {
        UINT8 sm1Activate = 0;
 80232e6:	2300      	movs	r3, #0
 80232e8:	70fb      	strb	r3, [r7, #3]
        HW_EscReadByte(sm1Activate,(ESC_SM_PDICONTROL_OFFSET + SIZEOF_SM_REGISTER));
 80232ea:	4b22      	ldr	r3, [pc, #136]	; (8023374 <MBX_StopMailboxHandler+0x118>)
 80232ec:	781b      	ldrb	r3, [r3, #0]
 80232ee:	70fb      	strb	r3, [r7, #3]
        sm1Activate &= ~0x02;
 80232f0:	78fb      	ldrb	r3, [r7, #3]
 80232f2:	f023 0302 	bic.w	r3, r3, #2
 80232f6:	70fb      	strb	r3, [r7, #3]
        HW_EscWriteByte(sm1Activate,(ESC_SM_PDICONTROL_OFFSET + SIZEOF_SM_REGISTER));
 80232f8:	4a1e      	ldr	r2, [pc, #120]	; (8023374 <MBX_StopMailboxHandler+0x118>)
 80232fa:	78fb      	ldrb	r3, [r7, #3]
 80232fc:	7013      	strb	r3, [r2, #0]
    }
    bSendMbxIsFull         = FALSE;
 80232fe:	4b1e      	ldr	r3, [pc, #120]	; (8023378 <MBX_StopMailboxHandler+0x11c>)
 8023300:	2200      	movs	r2, #0
 8023302:	701a      	strb	r2, [r3, #0]
    bReceiveMbxIsLocked = FALSE;
 8023304:	4b1d      	ldr	r3, [pc, #116]	; (802337c <MBX_StopMailboxHandler+0x120>)
 8023306:	2200      	movs	r2, #0
 8023308:	701a      	strb	r2, [r3, #0]
    u8MailboxSendReqStored    = 0;
 802330a:	4b1d      	ldr	r3, [pc, #116]	; (8023380 <MBX_StopMailboxHandler+0x124>)
 802330c:	2200      	movs	r2, #0
 802330e:	701a      	strb	r2, [r3, #0]
    u8MbxWriteCounter         = 0;
 8023310:	4b1c      	ldr	r3, [pc, #112]	; (8023384 <MBX_StopMailboxHandler+0x128>)
 8023312:	2200      	movs	r2, #0
 8023314:	701a      	strb	r2, [r3, #0]
    u8MbxReadCounter        = 0;
 8023316:	4b1c      	ldr	r3, [pc, #112]	; (8023388 <MBX_StopMailboxHandler+0x12c>)
 8023318:	2200      	movs	r2, #0
 802331a:	701a      	strb	r2, [r3, #0]

    do
    {
        pMbx = GetOutOfMbxQueue(&sMbxReceiveQueue);
 802331c:	481b      	ldr	r0, [pc, #108]	; (802338c <MBX_StopMailboxHandler+0x130>)
 802331e:	f7ff fe7b 	bl	8023018 <GetOutOfMbxQueue>
 8023322:	6078      	str	r0, [r7, #4]
        if (pMbx)
 8023324:	687b      	ldr	r3, [r7, #4]
 8023326:	2b00      	cmp	r3, #0
 8023328:	d004      	beq.n	8023334 <MBX_StopMailboxHandler+0xd8>
        {
            APPL_FreeMailboxBuffer(pMbx);
 802332a:	6878      	ldr	r0, [r7, #4]
 802332c:	f005 f81a 	bl	8028364 <free>
            pMbx = NULL;
 8023330:	2300      	movs	r3, #0
 8023332:	607b      	str	r3, [r7, #4]
        }
    } while (pMbx != NULL);
 8023334:	687b      	ldr	r3, [r7, #4]
 8023336:	2b00      	cmp	r3, #0
 8023338:	d1f0      	bne.n	802331c <MBX_StopMailboxHandler+0xc0>
    do
    {
        pMbx = GetOutOfMbxQueue(&sMbxSendQueue);
 802333a:	4815      	ldr	r0, [pc, #84]	; (8023390 <MBX_StopMailboxHandler+0x134>)
 802333c:	f7ff fe6c 	bl	8023018 <GetOutOfMbxQueue>
 8023340:	6078      	str	r0, [r7, #4]
        if (pMbx)
 8023342:	687b      	ldr	r3, [r7, #4]
 8023344:	2b00      	cmp	r3, #0
 8023346:	d004      	beq.n	8023352 <MBX_StopMailboxHandler+0xf6>
        {
            APPL_FreeMailboxBuffer(pMbx);
 8023348:	6878      	ldr	r0, [r7, #4]
 802334a:	f005 f80b 	bl	8028364 <free>
            pMbx = NULL;
 802334e:	2300      	movs	r3, #0
 8023350:	607b      	str	r3, [r7, #4]
        }
    } while (pMbx != NULL);
 8023352:	687b      	ldr	r3, [r7, #4]
 8023354:	2b00      	cmp	r3, #0
 8023356:	d1f0      	bne.n	802333a <MBX_StopMailboxHandler+0xde>

}
 8023358:	3708      	adds	r7, #8
 802335a:	46bd      	mov	sp, r7
 802335c:	bd80      	pop	{r7, pc}
 802335e:	bf00      	nop
 8023360:	1fff282e 	.word	0x1fff282e
 8023364:	1fff2850 	.word	0x1fff2850
 8023368:	1fff2834 	.word	0x1fff2834
 802336c:	1fff283c 	.word	0x1fff283c
 8023370:	1fff284c 	.word	0x1fff284c
 8023374:	5401080f 	.word	0x5401080f
 8023378:	1fff282d 	.word	0x1fff282d
 802337c:	1fff2840 	.word	0x1fff2840
 8023380:	1fff2849 	.word	0x1fff2849
 8023384:	1fff2848 	.word	0x1fff2848
 8023388:	1fff27c0 	.word	0x1fff27c0
 802338c:	1fff27f8 	.word	0x1fff27f8
 8023390:	1fff27c4 	.word	0x1fff27c4

08023394 <MailboxServiceInd>:
 \brief    The function checks the mailbox header for the requested service and calls the
 \brief    corresponding XXXX_ServiceInd-function
*////////////////////////////////////////////////////////////////////////////////////////

UINT8 MailboxServiceInd(TMBX MBXMEM *pMbx)
{
 8023394:	b580      	push	{r7, lr}
 8023396:	b084      	sub	sp, #16
 8023398:	af00      	add	r7, sp, #0
 802339a:	6078      	str	r0, [r7, #4]
    UINT8 result;


    switch ( (pMbx->MbxHeader.Flags[MBX_OFFS_TYPE] & MBX_MASK_TYPE) >> MBX_SHIFT_TYPE )
 802339c:	687b      	ldr	r3, [r7, #4]
 802339e:	795b      	ldrb	r3, [r3, #5]
 80233a0:	f003 030f 	and.w	r3, r3, #15
 80233a4:	2b03      	cmp	r3, #3
 80233a6:	d105      	bne.n	80233b4 <MailboxServiceInd+0x20>
    {
    case MBX_TYPE_COE:
        /* CoE datagram received */
        result = COE_ServiceInd((TCOEMBX MBXMEM *) pMbx);
 80233a8:	6878      	ldr	r0, [r7, #4]
 80233aa:	f7fd fe67 	bl	802107c <COE_ServiceInd>
 80233ae:	4603      	mov	r3, r0
 80233b0:	73fb      	strb	r3, [r7, #15]
        break;
 80233b2:	e002      	b.n	80233ba <MailboxServiceInd+0x26>

    default:

        result = MBXERR_UNSUPPORTEDPROTOCOL;
 80233b4:	2302      	movs	r3, #2
 80233b6:	73fb      	strb	r3, [r7, #15]
        break;
 80233b8:	bf00      	nop
    }

    return result;
 80233ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80233bc:	4618      	mov	r0, r3
 80233be:	3710      	adds	r7, #16
 80233c0:	46bd      	mov	sp, r7
 80233c2:	bd80      	pop	{r7, pc}

080233c4 <MBX_MailboxWriteInd>:
 \brief    The function checks the mailbox header for the requested service and calls the
 \brief    corresponding XXXX_ServiceInd-function
*////////////////////////////////////////////////////////////////////////////////////////

void MBX_MailboxWriteInd(TMBX MBXMEM *pMbx)
{
 80233c4:	b580      	push	{r7, lr}
 80233c6:	b084      	sub	sp, #16
 80233c8:	af00      	add	r7, sp, #0
 80233ca:	6078      	str	r0, [r7, #4]
    UINT8 result = 0;
 80233cc:	2300      	movs	r3, #0
 80233ce:	73fb      	strb	r3, [r7, #15]
    UINT8 mbxCounter = pMbx->MbxHeader.Flags[MBX_OFFS_COUNTER] >> MBX_SHIFT_COUNTER;
 80233d0:	687b      	ldr	r3, [r7, #4]
 80233d2:	795b      	ldrb	r3, [r3, #5]
 80233d4:	091b      	lsrs	r3, r3, #4
 80233d6:	73bb      	strb	r3, [r7, #14]
    UINT16 MbxLen = SWAPWORD(pMbx->MbxHeader.Length);
 80233d8:	687b      	ldr	r3, [r7, #4]
 80233da:	881b      	ldrh	r3, [r3, #0]
 80233dc:	81bb      	strh	r3, [r7, #12]

    if(MbxLen > MAX_MBX_SIZE)
 80233de:	89bb      	ldrh	r3, [r7, #12]
 80233e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80233e4:	d914      	bls.n	8023410 <MBX_MailboxWriteInd+0x4c>
    {
        /* Mailbox error response: size specified in mailbox header too large*/
        pMbx->MbxHeader.Length     = 4;
 80233e6:	687b      	ldr	r3, [r7, #4]
 80233e8:	2204      	movs	r2, #4
 80233ea:	801a      	strh	r2, [r3, #0]
        pMbx->MbxHeader.Flags[MBX_OFFS_TYPE]        &= ~MBX_MASK_TYPE;
 80233ec:	687b      	ldr	r3, [r7, #4]
 80233ee:	795b      	ldrb	r3, [r3, #5]
 80233f0:	f023 030f 	bic.w	r3, r3, #15
 80233f4:	b2da      	uxtb	r2, r3
 80233f6:	687b      	ldr	r3, [r7, #4]
 80233f8:	715a      	strb	r2, [r3, #5]
        pMbx->Data[0]                        = SWAPWORD(MBXSERVICE_MBXERRORCMD);
 80233fa:	687b      	ldr	r3, [r7, #4]
 80233fc:	2201      	movs	r2, #1
 80233fe:	80da      	strh	r2, [r3, #6]
        pMbx->Data[1]                        = SWAPWORD(MBXERR_INVALIDSIZE);
 8023400:	687b      	ldr	r3, [r7, #4]
 8023402:	2208      	movs	r2, #8
 8023404:	811a      	strh	r2, [r3, #8]
        MBX_MailboxSendReq(pMbx, 0);
 8023406:	6878      	ldr	r0, [r7, #4]
 8023408:	2100      	movs	r1, #0
 802340a:	f000 f8e3 	bl	80235d4 <MBX_MailboxSendReq>
 802340e:	e02f      	b.n	8023470 <MBX_MailboxWriteInd+0xac>
    else
    /* if the mailbox datagram counter (Bit 4-6 of Byte 5 of the mailbox header) is unequal zero,
       the master supports the mailbox data link layer,
        in that case a repeated mailbox write request will be detected, if the counter is unequal zero
        and unchanged */
    if ( mbxCounter == 0 || mbxCounter != u8MbxWriteCounter )
 8023410:	7bbb      	ldrb	r3, [r7, #14]
 8023412:	2b00      	cmp	r3, #0
 8023414:	d004      	beq.n	8023420 <MBX_MailboxWriteInd+0x5c>
 8023416:	4b18      	ldr	r3, [pc, #96]	; (8023478 <MBX_MailboxWriteInd+0xb4>)
 8023418:	781b      	ldrb	r3, [r3, #0]
 802341a:	7bba      	ldrb	r2, [r7, #14]
 802341c:	429a      	cmp	r2, r3
 802341e:	d022      	beq.n	8023466 <MBX_MailboxWriteInd+0xa2>
    {
        /* new mailbox service received */
        /* mbxCounter = 0: old EtherCAT master */
        /* new MBX service received, store the new mailbox counter */
        u8MbxWriteCounter = mbxCounter;
 8023420:	4a15      	ldr	r2, [pc, #84]	; (8023478 <MBX_MailboxWriteInd+0xb4>)
 8023422:	7bbb      	ldrb	r3, [r7, #14]
 8023424:	7013      	strb	r3, [r2, #0]

        {
            /* check the protocol type and call the XXXX_ServiceInd-function */

            result = PutInMbxQueue(pMbx, &sMbxReceiveQueue);
 8023426:	6878      	ldr	r0, [r7, #4]
 8023428:	4914      	ldr	r1, [pc, #80]	; (802347c <MBX_MailboxWriteInd+0xb8>)
 802342a:	f7ff fdcb 	bl	8022fc4 <PutInMbxQueue>
 802342e:	4603      	mov	r3, r0
 8023430:	73fb      	strb	r3, [r7, #15]
        }

        if ( result != 0 )
 8023432:	7bfb      	ldrb	r3, [r7, #15]
 8023434:	2b00      	cmp	r3, #0
 8023436:	d015      	beq.n	8023464 <MBX_MailboxWriteInd+0xa0>
        {
            /* Mailbox error response: type 0 (mailbox service protocol) */
            pMbx->MbxHeader.Length     = 4;
 8023438:	687b      	ldr	r3, [r7, #4]
 802343a:	2204      	movs	r2, #4
 802343c:	801a      	strh	r2, [r3, #0]
            pMbx->MbxHeader.Flags[MBX_OFFS_TYPE]        &= ~MBX_MASK_TYPE;
 802343e:	687b      	ldr	r3, [r7, #4]
 8023440:	795b      	ldrb	r3, [r3, #5]
 8023442:	f023 030f 	bic.w	r3, r3, #15
 8023446:	b2da      	uxtb	r2, r3
 8023448:	687b      	ldr	r3, [r7, #4]
 802344a:	715a      	strb	r2, [r3, #5]
            pMbx->Data[0]                        = SWAPWORD(MBXSERVICE_MBXERRORCMD);
 802344c:	687b      	ldr	r3, [r7, #4]
 802344e:	2201      	movs	r2, #1
 8023450:	80da      	strh	r2, [r3, #6]
            pMbx->Data[1]                        = SWAPWORD(result);
 8023452:	7bfb      	ldrb	r3, [r7, #15]
 8023454:	b29a      	uxth	r2, r3
 8023456:	687b      	ldr	r3, [r7, #4]
 8023458:	811a      	strh	r2, [r3, #8]
            MBX_MailboxSendReq(pMbx, 0);
 802345a:	6878      	ldr	r0, [r7, #4]
 802345c:	2100      	movs	r1, #0
 802345e:	f000 f8b9 	bl	80235d4 <MBX_MailboxSendReq>
            /* check the protocol type and call the XXXX_ServiceInd-function */

            result = PutInMbxQueue(pMbx, &sMbxReceiveQueue);
        }

        if ( result != 0 )
 8023462:	e005      	b.n	8023470 <MBX_MailboxWriteInd+0xac>
 8023464:	e004      	b.n	8023470 <MBX_MailboxWriteInd+0xac>
        }
    }
    // the mailbox buffer has to be freed here
    else
    {
        APPL_FreeMailboxBuffer(pMbx);
 8023466:	6878      	ldr	r0, [r7, #4]
 8023468:	f004 ff7c 	bl	8028364 <free>
        pMbx = NULL;
 802346c:	2300      	movs	r3, #0
 802346e:	607b      	str	r3, [r7, #4]
    }
}
 8023470:	3710      	adds	r7, #16
 8023472:	46bd      	mov	sp, r7
 8023474:	bd80      	pop	{r7, pc}
 8023476:	bf00      	nop
 8023478:	1fff2848 	.word	0x1fff2848
 802347c:	1fff27f8 	.word	0x1fff27f8

08023480 <MBX_MailboxReadInd>:
/**
 \brief This function is called when the Master has read the Send-Mailbox.
*////////////////////////////////////////////////////////////////////////////////////////

void MBX_MailboxReadInd(void)
{
 8023480:	b580      	push	{r7, lr}
 8023482:	b082      	sub	sp, #8
 8023484:	af00      	add	r7, sp, #0
    bSendMbxIsFull = FALSE;
 8023486:	4b2b      	ldr	r3, [pc, #172]	; (8023534 <MBX_MailboxReadInd+0xb4>)
 8023488:	2200      	movs	r2, #0
 802348a:	701a      	strb	r2, [r3, #0]
    // HBu 02.05.06: the pointer psRepeatMbx is only free if there is no stored
    //               mailbox service from the last repeat
    if ( psRepeatMbx && psStoreMbx == NULL )
 802348c:	4b2a      	ldr	r3, [pc, #168]	; (8023538 <MBX_MailboxReadInd+0xb8>)
 802348e:	681b      	ldr	r3, [r3, #0]
 8023490:	2b00      	cmp	r3, #0
 8023492:	d00b      	beq.n	80234ac <MBX_MailboxReadInd+0x2c>
 8023494:	4b29      	ldr	r3, [pc, #164]	; (802353c <MBX_MailboxReadInd+0xbc>)
 8023496:	681b      	ldr	r3, [r3, #0]
 8023498:	2b00      	cmp	r3, #0
 802349a:	d107      	bne.n	80234ac <MBX_MailboxReadInd+0x2c>
    {
    /* the last sent service is not stored for repeat any longer */
        APPL_FreeMailboxBuffer(psRepeatMbx);
 802349c:	4b26      	ldr	r3, [pc, #152]	; (8023538 <MBX_MailboxReadInd+0xb8>)
 802349e:	681b      	ldr	r3, [r3, #0]
 80234a0:	4618      	mov	r0, r3
 80234a2:	f004 ff5f 	bl	8028364 <free>
        psRepeatMbx = NULL;
 80234a6:	4b24      	ldr	r3, [pc, #144]	; (8023538 <MBX_MailboxReadInd+0xb8>)
 80234a8:	2200      	movs	r2, #0
 80234aa:	601a      	str	r2, [r3, #0]
    }

    /* the actual sent service has to be stored for repeat */
    psRepeatMbx = psReadMbx;
 80234ac:	4b24      	ldr	r3, [pc, #144]	; (8023540 <MBX_MailboxReadInd+0xc0>)
 80234ae:	681b      	ldr	r3, [r3, #0]
 80234b0:	4a21      	ldr	r2, [pc, #132]	; (8023538 <MBX_MailboxReadInd+0xb8>)
 80234b2:	6013      	str	r3, [r2, #0]

      if ( psStoreMbx )
 80234b4:	4b21      	ldr	r3, [pc, #132]	; (802353c <MBX_MailboxReadInd+0xbc>)
 80234b6:	681b      	ldr	r3, [r3, #0]
 80234b8:	2b00      	cmp	r3, #0
 80234ba:	d008      	beq.n	80234ce <MBX_MailboxReadInd+0x4e>
      {
        /* there was a buffer stored */
        MBX_CopyToSendMailbox(psStoreMbx);
 80234bc:	4b1f      	ldr	r3, [pc, #124]	; (802353c <MBX_MailboxReadInd+0xbc>)
 80234be:	681b      	ldr	r3, [r3, #0]
 80234c0:	4618      	mov	r0, r3
 80234c2:	f000 f995 	bl	80237f0 <MBX_CopyToSendMailbox>
        /* no more buffer to be stored any more */
        psStoreMbx = NULL;
 80234c6:	4b1d      	ldr	r3, [pc, #116]	; (802353c <MBX_MailboxReadInd+0xbc>)
 80234c8:	2200      	movs	r2, #0
 80234ca:	601a      	str	r2, [r3, #0]
 80234cc:	e009      	b.n	80234e2 <MBX_MailboxReadInd+0x62>
      }
      else
    {
        TMBX MBXMEM *pMbx = GetOutOfMbxQueue(&sMbxSendQueue);
 80234ce:	481d      	ldr	r0, [pc, #116]	; (8023544 <MBX_MailboxReadInd+0xc4>)
 80234d0:	f7ff fda2 	bl	8023018 <GetOutOfMbxQueue>
 80234d4:	6078      	str	r0, [r7, #4]
        if (pMbx)
 80234d6:	687b      	ldr	r3, [r7, #4]
 80234d8:	2b00      	cmp	r3, #0
 80234da:	d002      	beq.n	80234e2 <MBX_MailboxReadInd+0x62>
        {
            MBX_CopyToSendMailbox(pMbx);
 80234dc:	6878      	ldr	r0, [r7, #4]
 80234de:	f000 f987 	bl	80237f0 <MBX_CopyToSendMailbox>
        }
    }

      if ( u8MailboxSendReqStored )
 80234e2:	4b19      	ldr	r3, [pc, #100]	; (8023548 <MBX_MailboxReadInd+0xc8>)
 80234e4:	781b      	ldrb	r3, [r3, #0]
 80234e6:	2b00      	cmp	r3, #0
 80234e8:	d020      	beq.n	802352c <MBX_MailboxReadInd+0xac>
    {
        /* there are mailbox services stored to be sent */
        if ( u8MailboxSendReqStored & COE_SERVICE )
 80234ea:	4b17      	ldr	r3, [pc, #92]	; (8023548 <MBX_MailboxReadInd+0xc8>)
 80234ec:	781b      	ldrb	r3, [r3, #0]
 80234ee:	f003 0302 	and.w	r3, r3, #2
 80234f2:	2b00      	cmp	r3, #0
 80234f4:	d01a      	beq.n	802352c <MBX_MailboxReadInd+0xac>
        {
           UINT8 result = 0;
 80234f6:	2300      	movs	r3, #0
 80234f8:	70fb      	strb	r3, [r7, #3]
            /* reset the flag indicating that CoE service to be sent was stored */
            u8MailboxSendReqStored &= ~COE_SERVICE;
 80234fa:	4b13      	ldr	r3, [pc, #76]	; (8023548 <MBX_MailboxReadInd+0xc8>)
 80234fc:	781b      	ldrb	r3, [r3, #0]
 80234fe:	f023 0302 	bic.w	r3, r3, #2
 8023502:	b2da      	uxtb	r2, r3
 8023504:	4b10      	ldr	r3, [pc, #64]	; (8023548 <MBX_MailboxReadInd+0xc8>)
 8023506:	701a      	strb	r2, [r3, #0]

            /* call CoE function that will send the stored CoE service */
            result = COE_ContinueInd(psWriteMbx);
 8023508:	4b10      	ldr	r3, [pc, #64]	; (802354c <MBX_MailboxReadInd+0xcc>)
 802350a:	681b      	ldr	r3, [r3, #0]
 802350c:	4618      	mov	r0, r3
 802350e:	f7fd fded 	bl	80210ec <COE_ContinueInd>
 8023512:	4603      	mov	r3, r0
 8023514:	70fb      	strb	r3, [r7, #3]

            if (result != 0)
 8023516:	78fb      	ldrb	r3, [r7, #3]
 8023518:	2b00      	cmp	r3, #0
 802351a:	d007      	beq.n	802352c <MBX_MailboxReadInd+0xac>
            {
                /*Set the pending CoE indication is an error occurred during the continue indication*/
                u8MailboxSendReqStored |= COE_SERVICE;
 802351c:	4b0a      	ldr	r3, [pc, #40]	; (8023548 <MBX_MailboxReadInd+0xc8>)
 802351e:	781b      	ldrb	r3, [r3, #0]
 8023520:	f043 0302 	orr.w	r3, r3, #2
 8023524:	b2da      	uxtb	r2, r3
 8023526:	4b08      	ldr	r3, [pc, #32]	; (8023548 <MBX_MailboxReadInd+0xc8>)
 8023528:	701a      	strb	r2, [r3, #0]
 802352a:	e7ff      	b.n	802352c <MBX_MailboxReadInd+0xac>
        }
        else
        {
        }
    }
}
 802352c:	3708      	adds	r7, #8
 802352e:	46bd      	mov	sp, r7
 8023530:	bd80      	pop	{r7, pc}
 8023532:	bf00      	nop
 8023534:	1fff282d 	.word	0x1fff282d
 8023538:	1fff2850 	.word	0x1fff2850
 802353c:	1fff2834 	.word	0x1fff2834
 8023540:	1fff283c 	.word	0x1fff283c
 8023544:	1fff27c4 	.word	0x1fff27c4
 8023548:	1fff2849 	.word	0x1fff2849
 802354c:	1fff2844 	.word	0x1fff2844

08023550 <MBX_MailboxRepeatReq>:
 \brief This function is called if the Master has requested a resending of the last
 \brief sent mailbox
*////////////////////////////////////////////////////////////////////////////////////////

void MBX_MailboxRepeatReq(void)
{
 8023550:	b580      	push	{r7, lr}
 8023552:	b082      	sub	sp, #8
 8023554:	af00      	add	r7, sp, #0
    if (psRepeatMbx)
 8023556:	4b1a      	ldr	r3, [pc, #104]	; (80235c0 <MBX_MailboxRepeatReq+0x70>)
 8023558:	681b      	ldr	r3, [r3, #0]
 802355a:	2b00      	cmp	r3, #0
 802355c:	d01d      	beq.n	802359a <MBX_MailboxRepeatReq+0x4a>
    {
        TMBX MBXMEM *pMbx = psRepeatMbx;
 802355e:	4b18      	ldr	r3, [pc, #96]	; (80235c0 <MBX_MailboxRepeatReq+0x70>)
 8023560:	681b      	ldr	r3, [r3, #0]
 8023562:	607b      	str	r3, [r7, #4]
        /* HBu 13.10.06: if a repeat request is received (again) before the previously repeated mailbox telegram
           was read from the master (psStoreMbx != NULL) the next mailbox telegram to be sent is still in the
            read mailbox so it has not to updated exchanged */
        ENTER_MBX_CRITICAL;

       if (bSendMbxIsFull && psStoreMbx == NULL)
 8023564:	4b17      	ldr	r3, [pc, #92]	; (80235c4 <MBX_MailboxRepeatReq+0x74>)
 8023566:	781b      	ldrb	r3, [r3, #0]
 8023568:	2b00      	cmp	r3, #0
 802356a:	d010      	beq.n	802358e <MBX_MailboxRepeatReq+0x3e>
 802356c:	4b16      	ldr	r3, [pc, #88]	; (80235c8 <MBX_MailboxRepeatReq+0x78>)
 802356e:	681b      	ldr	r3, [r3, #0]
 8023570:	2b00      	cmp	r3, #0
 8023572:	d10c      	bne.n	802358e <MBX_MailboxRepeatReq+0x3e>
        {
            /* mailbox is full, take the buffer off */
/*ECATCHANGE_START(V5.11) HW1*/
            DisableSyncManChannel(MAILBOX_READ);
 8023574:	2001      	movs	r0, #1
 8023576:	f7fd febb 	bl	80212f0 <DisableSyncManChannel>

            /* store the buffer to be sent next */
            psStoreMbx = psReadMbx;
 802357a:	4b14      	ldr	r3, [pc, #80]	; (80235cc <MBX_MailboxRepeatReq+0x7c>)
 802357c:	681b      	ldr	r3, [r3, #0]
 802357e:	4a12      	ldr	r2, [pc, #72]	; (80235c8 <MBX_MailboxRepeatReq+0x78>)
 8023580:	6013      	str	r3, [r2, #0]
            /* enable the mailbox again */
            EnableSyncManChannel(MAILBOX_READ);
 8023582:	2001      	movs	r0, #1
 8023584:	f7fd fede 	bl	8021344 <EnableSyncManChannel>
/*ECATCHANGE_END(V5.11) HW1*/

            /* HBu 15.02.06: flag has to be reset otherwise the mailbox service
                             will not be copied by MBX_CopyToSendMailbox */
            bSendMbxIsFull = FALSE;
 8023588:	4b0e      	ldr	r3, [pc, #56]	; (80235c4 <MBX_MailboxRepeatReq+0x74>)
 802358a:	2200      	movs	r2, #0
 802358c:	701a      	strb	r2, [r3, #0]
        }


        MBX_CopyToSendMailbox(pMbx);
 802358e:	6878      	ldr	r0, [r7, #4]
 8023590:	f000 f92e 	bl	80237f0 <MBX_CopyToSendMailbox>
        // HBu 17.06.06: psRepeatMbx has to be set to 0, when it was repeated, otherwise it would be returned twice
        // to the empty queue (MAILBOX_QUEUE=1) or a buffer get lost, if the the next repeat request will happen before
        // the repeated buffer was read
        psRepeatMbx = NULL;
 8023594:	4b0a      	ldr	r3, [pc, #40]	; (80235c0 <MBX_MailboxRepeatReq+0x70>)
 8023596:	2200      	movs	r2, #0
 8023598:	601a      	str	r2, [r3, #0]
        LEAVE_MBX_CRITICAL;
    }

    // Repeat was finished, toggle the acknowledge bit
    bMbxRepeatToggle = !bMbxRepeatToggle;
 802359a:	4b0d      	ldr	r3, [pc, #52]	; (80235d0 <MBX_MailboxRepeatReq+0x80>)
 802359c:	781b      	ldrb	r3, [r3, #0]
 802359e:	2b00      	cmp	r3, #0
 80235a0:	bf14      	ite	ne
 80235a2:	2301      	movne	r3, #1
 80235a4:	2300      	moveq	r3, #0
 80235a6:	b2db      	uxtb	r3, r3
 80235a8:	f083 0301 	eor.w	r3, r3, #1
 80235ac:	b2db      	uxtb	r3, r3
 80235ae:	f003 0301 	and.w	r3, r3, #1
 80235b2:	b2da      	uxtb	r2, r3
 80235b4:	4b06      	ldr	r3, [pc, #24]	; (80235d0 <MBX_MailboxRepeatReq+0x80>)
 80235b6:	701a      	strb	r2, [r3, #0]
}
 80235b8:	3708      	adds	r7, #8
 80235ba:	46bd      	mov	sp, r7
 80235bc:	bd80      	pop	{r7, pc}
 80235be:	bf00      	nop
 80235c0:	1fff2850 	.word	0x1fff2850
 80235c4:	1fff282d 	.word	0x1fff282d
 80235c8:	1fff2834 	.word	0x1fff2834
 80235cc:	1fff283c 	.word	0x1fff283c
 80235d0:	1fff284c 	.word	0x1fff284c

080235d4 <MBX_MailboxSendReq>:

 \brief        This function puts a new Mailbox service in the Send Mailbox
*////////////////////////////////////////////////////////////////////////////////////////

UINT8 MBX_MailboxSendReq( TMBX MBXMEM * pMbx, UINT8 flags )
{
 80235d4:	b580      	push	{r7, lr}
 80235d6:	b084      	sub	sp, #16
 80235d8:	af00      	add	r7, sp, #0
 80235da:	6078      	str	r0, [r7, #4]
 80235dc:	460b      	mov	r3, r1
 80235de:	70fb      	strb	r3, [r7, #3]
    UINT8 result = 0;
 80235e0:	2300      	movs	r3, #0
 80235e2:	73fb      	strb	r3, [r7, #15]

    /* HBu 06.02.06: in INIT-state a mailbox send request shall be refused */
    if ( (nAlStatus & STATE_MASK) == STATE_INIT )
 80235e4:	4b2c      	ldr	r3, [pc, #176]	; (8023698 <MBX_MailboxSendReq+0xc4>)
 80235e6:	781b      	ldrb	r3, [r3, #0]
 80235e8:	f003 030f 	and.w	r3, r3, #15
 80235ec:	2b01      	cmp	r3, #1
 80235ee:	d101      	bne.n	80235f4 <MBX_MailboxSendReq+0x20>
        return ERROR_INVALIDSTATE;
 80235f0:	23f0      	movs	r3, #240	; 0xf0
 80235f2:	e04d      	b.n	8023690 <MBX_MailboxSendReq+0xbc>
    ENTER_MBX_CRITICAL;
    DISABLE_MBX_INT;

    /* the counter in the mailbox header has to be incremented with every new mailbox service to be sent
       if the mailbox data link layer is supported (software switch MAILBOX_REPEAT_SUPPORTED set)*/
    pMbx->MbxHeader.Flags[MBX_OFFS_COUNTER] &= ~MBX_MASK_COUNTER;
 80235f4:	687b      	ldr	r3, [r7, #4]
 80235f6:	795b      	ldrb	r3, [r3, #5]
 80235f8:	f003 030f 	and.w	r3, r3, #15
 80235fc:	b2da      	uxtb	r2, r3
 80235fe:	687b      	ldr	r3, [r7, #4]
 8023600:	715a      	strb	r2, [r3, #5]
    /* HBu 13.02.06: Repeat-Counter was incremented too much if the mailbox service could not be sent */
    /* u8MbxCounter holds the actual counter for the mailbox header, only the values
       1-7 are allowed if the mailbox data link layer is supported  */
    if ( (u8MbxReadCounter & 0x07) == 0 )
 8023602:	4b26      	ldr	r3, [pc, #152]	; (802369c <MBX_MailboxSendReq+0xc8>)
 8023604:	781b      	ldrb	r3, [r3, #0]
 8023606:	f003 0307 	and.w	r3, r3, #7
 802360a:	2b00      	cmp	r3, #0
 802360c:	d102      	bne.n	8023614 <MBX_MailboxSendReq+0x40>
        u8MbxReadCounter = 1;
 802360e:	4b23      	ldr	r3, [pc, #140]	; (802369c <MBX_MailboxSendReq+0xc8>)
 8023610:	2201      	movs	r2, #1
 8023612:	701a      	strb	r2, [r3, #0]

    pMbx->MbxHeader.Flags[MBX_OFFS_COUNTER] |= u8MbxReadCounter << MBX_SHIFT_COUNTER;
 8023614:	687b      	ldr	r3, [r7, #4]
 8023616:	795b      	ldrb	r3, [r3, #5]
 8023618:	b2da      	uxtb	r2, r3
 802361a:	4b20      	ldr	r3, [pc, #128]	; (802369c <MBX_MailboxSendReq+0xc8>)
 802361c:	781b      	ldrb	r3, [r3, #0]
 802361e:	011b      	lsls	r3, r3, #4
 8023620:	b2db      	uxtb	r3, r3
 8023622:	4313      	orrs	r3, r2
 8023624:	b2db      	uxtb	r3, r3
 8023626:	b2da      	uxtb	r2, r3
 8023628:	687b      	ldr	r3, [r7, #4]
 802362a:	715a      	strb	r2, [r3, #5]

    /* try to copy the mailbox command in the ESC */
    if ( MBX_CopyToSendMailbox(pMbx) != 0 )
 802362c:	6878      	ldr	r0, [r7, #4]
 802362e:	f000 f8df 	bl	80237f0 <MBX_CopyToSendMailbox>
 8023632:	4603      	mov	r3, r0
 8023634:	2b00      	cmp	r3, #0
 8023636:	d014      	beq.n	8023662 <MBX_MailboxSendReq+0x8e>
    {
        /* no success, send mailbox was full, set flag  */
        result = PutInMbxQueue(pMbx, &sMbxSendQueue);
 8023638:	6878      	ldr	r0, [r7, #4]
 802363a:	4919      	ldr	r1, [pc, #100]	; (80236a0 <MBX_MailboxSendReq+0xcc>)
 802363c:	f7ff fcc2 	bl	8022fc4 <PutInMbxQueue>
 8023640:	4603      	mov	r3, r0
 8023642:	73fb      	strb	r3, [r7, #15]
        if (result != 0)
 8023644:	7bfb      	ldrb	r3, [r7, #15]
 8023646:	2b00      	cmp	r3, #0
 8023648:	d004      	beq.n	8023654 <MBX_MailboxSendReq+0x80>
            flags |= FRAGMENTS_FOLLOW;
 802364a:	78fb      	ldrb	r3, [r7, #3]
 802364c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8023650:	70fb      	strb	r3, [r7, #3]
 8023652:	e00c      	b.n	802366e <MBX_MailboxSendReq+0x9a>
        else
            u8MbxReadCounter++;
 8023654:	4b11      	ldr	r3, [pc, #68]	; (802369c <MBX_MailboxSendReq+0xc8>)
 8023656:	781b      	ldrb	r3, [r3, #0]
 8023658:	3301      	adds	r3, #1
 802365a:	b2da      	uxtb	r2, r3
 802365c:	4b0f      	ldr	r3, [pc, #60]	; (802369c <MBX_MailboxSendReq+0xc8>)
 802365e:	701a      	strb	r2, [r3, #0]
 8023660:	e005      	b.n	802366e <MBX_MailboxSendReq+0x9a>
    }
    /* HBu 13.02.06: Repeat-Counter was incremented too much if the mailbox service could not be sent */
    else
    {
        u8MbxReadCounter++;
 8023662:	4b0e      	ldr	r3, [pc, #56]	; (802369c <MBX_MailboxSendReq+0xc8>)
 8023664:	781b      	ldrb	r3, [r3, #0]
 8023666:	3301      	adds	r3, #1
 8023668:	b2da      	uxtb	r2, r3
 802366a:	4b0c      	ldr	r3, [pc, #48]	; (802369c <MBX_MailboxSendReq+0xc8>)
 802366c:	701a      	strb	r2, [r3, #0]
    }

    if ( flags & FRAGMENTS_FOLLOW )
 802366e:	78fb      	ldrb	r3, [r7, #3]
 8023670:	b25b      	sxtb	r3, r3
 8023672:	2b00      	cmp	r3, #0
 8023674:	da0b      	bge.n	802368e <MBX_MailboxSendReq+0xba>
    {
        /* store the mailbox service that the corresponding XXX_ContinueInd function will
           be called when the send mailbox will have been read by the master because there
           are mailbox commands to be sent for this service */
        u8MailboxSendReqStored |= (flags & ((UINT8) ~FRAGMENTS_FOLLOW));
 8023676:	78fb      	ldrb	r3, [r7, #3]
 8023678:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 802367c:	b2da      	uxtb	r2, r3
 802367e:	4b09      	ldr	r3, [pc, #36]	; (80236a4 <MBX_MailboxSendReq+0xd0>)
 8023680:	781b      	ldrb	r3, [r3, #0]
 8023682:	b2db      	uxtb	r3, r3
 8023684:	4313      	orrs	r3, r2
 8023686:	b2db      	uxtb	r3, r3
 8023688:	b2da      	uxtb	r2, r3
 802368a:	4b06      	ldr	r3, [pc, #24]	; (80236a4 <MBX_MailboxSendReq+0xd0>)
 802368c:	701a      	strb	r2, [r3, #0]
    }

    ENABLE_MBX_INT;
    LEAVE_MBX_CRITICAL;

    return result;
 802368e:	7bfb      	ldrb	r3, [r7, #15]
}
 8023690:	4618      	mov	r0, r3
 8023692:	3710      	adds	r7, #16
 8023694:	46bd      	mov	sp, r7
 8023696:	bd80      	pop	{r7, pc}
 8023698:	1fff2579 	.word	0x1fff2579
 802369c:	1fff27c0 	.word	0x1fff27c0
 80236a0:	1fff27c4 	.word	0x1fff27c4
 80236a4:	1fff2849 	.word	0x1fff2849

080236a8 <MBX_CheckAndCopyMailbox>:

        Also the contents of the Receive Mailbox will be copied in the variable sMbx.
*////////////////////////////////////////////////////////////////////////////////////////

void MBX_CheckAndCopyMailbox( void )
{
 80236a8:	b580      	push	{r7, lr}
 80236aa:	b084      	sub	sp, #16
 80236ac:	af00      	add	r7, sp, #0
    UINT16 mbxLen;

    /* get the size of the received mailbox command and acknowledge the event*/
    HW_EscReadWord(mbxLen,u16EscAddrReceiveMbx);
 80236ae:	4b46      	ldr	r3, [pc, #280]	; (80237c8 <MBX_CheckAndCopyMailbox+0x120>)
 80236b0:	881b      	ldrh	r3, [r3, #0]
 80236b2:	085b      	lsrs	r3, r3, #1
 80236b4:	b29b      	uxth	r3, r3
 80236b6:	005b      	lsls	r3, r3, #1
 80236b8:	f103 43a8 	add.w	r3, r3, #1409286144	; 0x54000000
 80236bc:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80236c0:	881b      	ldrh	r3, [r3, #0]
 80236c2:	81fb      	strh	r3, [r7, #14]
    
    /* the size has to be swapped here, all other bytes of the mailbox service will be swapped later */
    mbxLen = SWAPWORD(mbxLen);

/* ECATCHANGE_START(V5.11) MBX2*/
    if(bNoMbxMemoryAvailable == TRUE)
 80236c4:	4b41      	ldr	r3, [pc, #260]	; (80237cc <MBX_CheckAndCopyMailbox+0x124>)
 80236c6:	781b      	ldrb	r3, [r3, #0]
 80236c8:	2b00      	cmp	r3, #0
 80236ca:	d023      	beq.n	8023714 <MBX_CheckAndCopyMailbox+0x6c>
    {
        /* Return a no memory error in case of any mailbox request*/
        TMBX MBXMEM *pMbx = (TMBX MBXMEM *) APPL_AllocMailboxBuffer(10); /* a mailbox error datagram length*/
 80236cc:	200a      	movs	r0, #10
 80236ce:	f004 fe41 	bl	8028354 <malloc>
 80236d2:	4603      	mov	r3, r0
 80236d4:	60bb      	str	r3, [r7, #8]

        if(pMbx != NULL)
 80236d6:	68bb      	ldr	r3, [r7, #8]
 80236d8:	2b00      	cmp	r3, #0
 80236da:	d01b      	beq.n	8023714 <MBX_CheckAndCopyMailbox+0x6c>
        {
            HMEMSET(pMbx,0x00,10);
 80236dc:	68b8      	ldr	r0, [r7, #8]
 80236de:	2100      	movs	r1, #0
 80236e0:	220a      	movs	r2, #10
 80236e2:	f004 fe52 	bl	802838a <memset>

            /* Mailbox error response: type 0 (mailbox service protocol) */
            pMbx->MbxHeader.Length     = 4;
 80236e6:	68bb      	ldr	r3, [r7, #8]
 80236e8:	2204      	movs	r2, #4
 80236ea:	801a      	strh	r2, [r3, #0]
            pMbx->MbxHeader.Flags[MBX_OFFS_TYPE]        &= ~(MBX_MASK_TYPE);
 80236ec:	68bb      	ldr	r3, [r7, #8]
 80236ee:	795b      	ldrb	r3, [r3, #5]
 80236f0:	f023 030f 	bic.w	r3, r3, #15
 80236f4:	b2da      	uxtb	r2, r3
 80236f6:	68bb      	ldr	r3, [r7, #8]
 80236f8:	715a      	strb	r2, [r3, #5]
            pMbx->Data[0]                        = SWAPWORD(MBXSERVICE_MBXERRORCMD);
 80236fa:	68bb      	ldr	r3, [r7, #8]
 80236fc:	2201      	movs	r2, #1
 80236fe:	80da      	strh	r2, [r3, #6]
            pMbx->Data[1]                        = SWAPWORD(MBXERR_NOMOREMEMORY);
 8023700:	68bb      	ldr	r3, [r7, #8]
 8023702:	2207      	movs	r2, #7
 8023704:	811a      	strh	r2, [r3, #8]
            MBX_MailboxSendReq(pMbx, 0);
 8023706:	68b8      	ldr	r0, [r7, #8]
 8023708:	2100      	movs	r1, #0
 802370a:	f7ff ff63 	bl	80235d4 <MBX_MailboxSendReq>

            APPL_FreeMailboxBuffer(pMbx);
 802370e:	68b8      	ldr	r0, [r7, #8]
 8023710:	f004 fe28 	bl	8028364 <free>
        }
    }
/* ECATCHANGE_END(V5.11) MBX2*/
    /* the length of the mailbox data is in the first two bytes of the mailbox,
       so the length of the mailbox header has to be added */
    mbxLen += MBX_HEADER_SIZE;
 8023714:	89fb      	ldrh	r3, [r7, #14]
 8023716:	3306      	adds	r3, #6
 8023718:	81fb      	strh	r3, [r7, #14]

    /* in this example there are only two mailbox buffers available in the firmware (one for processing and
       one to stored the last sent response for a possible repeat request), so a
       received mailbox service can only be processed if a free buffer is available */
    if ( ( bSendMbxIsFull )                /* a received mailbox service will not be processed
 802371a:	4b2d      	ldr	r3, [pc, #180]	; (80237d0 <MBX_CheckAndCopyMailbox+0x128>)
 802371c:	781b      	ldrb	r3, [r3, #0]
 802371e:	2b00      	cmp	r3, #0
 8023720:	d103      	bne.n	802372a <MBX_CheckAndCopyMailbox+0x82>
                                                    as long as the send mailbox is still full
                                                    (waits to be read from the master) */
        ||( u8MailboxSendReqStored )    /* a mailbox service to be sent is still stored
 8023722:	4b2c      	ldr	r3, [pc, #176]	; (80237d4 <MBX_CheckAndCopyMailbox+0x12c>)
 8023724:	781b      	ldrb	r3, [r3, #0]
 8023726:	2b00      	cmp	r3, #0
 8023728:	d003      	beq.n	8023732 <MBX_CheckAndCopyMailbox+0x8a>
                                                    until all stored mailbox services are sent */
        )
    {
        /* set flag that the processing of the mailbox service will be checked in the
            function MBX_Main (called from ECAT_Main) */
        bReceiveMbxIsLocked = TRUE;
 802372a:	4b2b      	ldr	r3, [pc, #172]	; (80237d8 <MBX_CheckAndCopyMailbox+0x130>)
 802372c:	2201      	movs	r2, #1
 802372e:	701a      	strb	r2, [r3, #0]
 8023730:	e046      	b.n	80237c0 <MBX_CheckAndCopyMailbox+0x118>
    }
    else
    {
        /* received mailbox command can be processed, reset flag */
        bReceiveMbxIsLocked = FALSE;
 8023732:	4b29      	ldr	r3, [pc, #164]	; (80237d8 <MBX_CheckAndCopyMailbox+0x130>)
 8023734:	2200      	movs	r2, #0
 8023736:	701a      	strb	r2, [r3, #0]

        /* if the read mailbox size is too big for the buffer, set the copy size to the maximum buffer size, otherwise
           memory could be overwritten,
           the evaluation of the mailbox size will be done in the mailbox protocols called from MBX_WriteMailboxInd */

        if (mbxLen > u16ReceiveMbxSize)
 8023738:	4b28      	ldr	r3, [pc, #160]	; (80237dc <MBX_CheckAndCopyMailbox+0x134>)
 802373a:	881b      	ldrh	r3, [r3, #0]
 802373c:	89fa      	ldrh	r2, [r7, #14]
 802373e:	429a      	cmp	r2, r3
 8023740:	d902      	bls.n	8023748 <MBX_CheckAndCopyMailbox+0xa0>
            mbxLen = u16ReceiveMbxSize;
 8023742:	4b26      	ldr	r3, [pc, #152]	; (80237dc <MBX_CheckAndCopyMailbox+0x134>)
 8023744:	881b      	ldrh	r3, [r3, #0]
 8023746:	81fb      	strh	r3, [r7, #14]

        psWriteMbx = (TMBX MBXMEM *) APPL_AllocMailboxBuffer(u16ReceiveMbxSize);
 8023748:	4b24      	ldr	r3, [pc, #144]	; (80237dc <MBX_CheckAndCopyMailbox+0x134>)
 802374a:	881b      	ldrh	r3, [r3, #0]
 802374c:	4618      	mov	r0, r3
 802374e:	f004 fe01 	bl	8028354 <malloc>
 8023752:	4603      	mov	r3, r0
 8023754:	461a      	mov	r2, r3
 8023756:	4b22      	ldr	r3, [pc, #136]	; (80237e0 <MBX_CheckAndCopyMailbox+0x138>)
 8023758:	601a      	str	r2, [r3, #0]

        /* if there is no more memory for mailbox buffer, the mailbox should not be read */
        if (psWriteMbx == NULL)
 802375a:	4b21      	ldr	r3, [pc, #132]	; (80237e0 <MBX_CheckAndCopyMailbox+0x138>)
 802375c:	681b      	ldr	r3, [r3, #0]
 802375e:	2b00      	cmp	r3, #0
 8023760:	d103      	bne.n	802376a <MBX_CheckAndCopyMailbox+0xc2>
        {
            /* set flag that the processing of the mailbox service will be checked in the
                function MBX_Main (called from ECAT_Main) */
            bReceiveMbxIsLocked = TRUE;
 8023762:	4b1d      	ldr	r3, [pc, #116]	; (80237d8 <MBX_CheckAndCopyMailbox+0x130>)
 8023764:	2201      	movs	r2, #1
 8023766:	701a      	strb	r2, [r3, #0]
            return;
 8023768:	e02a      	b.n	80237c0 <MBX_CheckAndCopyMailbox+0x118>
        }
        /* copy the mailbox header and data*/
        HW_EscReadMbxMem((MEM_ADDR MBXMEM *) psWriteMbx,u16EscAddrReceiveMbx,mbxLen);
 802376a:	4b1d      	ldr	r3, [pc, #116]	; (80237e0 <MBX_CheckAndCopyMailbox+0x138>)
 802376c:	6819      	ldr	r1, [r3, #0]
 802376e:	4b16      	ldr	r3, [pc, #88]	; (80237c8 <MBX_CheckAndCopyMailbox+0x120>)
 8023770:	881a      	ldrh	r2, [r3, #0]
 8023772:	89fb      	ldrh	r3, [r7, #14]
 8023774:	4608      	mov	r0, r1
 8023776:	4611      	mov	r1, r2
 8023778:	461a      	mov	r2, r3
 802377a:	f7ff fbe9 	bl	8022f50 <HW_EscReadMbxMem>


        {
        /*Read Control and Status of SyncManager 0 to check if the buffer is unlocked*/
        VARVOLATILE UINT8 smstate = 0x00;
 802377e:	2300      	movs	r3, #0
 8023780:	71fb      	strb	r3, [r7, #7]
        HW_EscReadByte(smstate,ESC_SYNCMAN_STATUS_OFFSET);
 8023782:	4b18      	ldr	r3, [pc, #96]	; (80237e4 <MBX_CheckAndCopyMailbox+0x13c>)
 8023784:	781b      	ldrb	r3, [r3, #0]
 8023786:	b2db      	uxtb	r3, r3
 8023788:	71fb      	strb	r3, [r7, #7]

        if(smstate & SM_STATUS_MBX_BUFFER_FULL)
 802378a:	79fb      	ldrb	r3, [r7, #7]
 802378c:	b2db      	uxtb	r3, r3
 802378e:	f003 0308 	and.w	r3, r3, #8
 8023792:	2b00      	cmp	r3, #0
 8023794:	d00f      	beq.n	80237b6 <MBX_CheckAndCopyMailbox+0x10e>
        {
            /*Unlock the mailbox SyncManger buffer*/
            u8dummy = 0;
 8023796:	4b14      	ldr	r3, [pc, #80]	; (80237e8 <MBX_CheckAndCopyMailbox+0x140>)
 8023798:	2200      	movs	r2, #0
 802379a:	701a      	strb	r2, [r3, #0]
            HW_EscReadByte(u8dummy,(u16EscAddrReceiveMbx + u16ReceiveMbxSize - 1));
 802379c:	4b0a      	ldr	r3, [pc, #40]	; (80237c8 <MBX_CheckAndCopyMailbox+0x120>)
 802379e:	881b      	ldrh	r3, [r3, #0]
 80237a0:	461a      	mov	r2, r3
 80237a2:	4b0e      	ldr	r3, [pc, #56]	; (80237dc <MBX_CheckAndCopyMailbox+0x134>)
 80237a4:	881b      	ldrh	r3, [r3, #0]
 80237a6:	4413      	add	r3, r2
 80237a8:	461a      	mov	r2, r3
 80237aa:	4b10      	ldr	r3, [pc, #64]	; (80237ec <MBX_CheckAndCopyMailbox+0x144>)
 80237ac:	4413      	add	r3, r2
 80237ae:	781b      	ldrb	r3, [r3, #0]
 80237b0:	b2da      	uxtb	r2, r3
 80237b2:	4b0d      	ldr	r3, [pc, #52]	; (80237e8 <MBX_CheckAndCopyMailbox+0x140>)
 80237b4:	701a      	strb	r2, [r3, #0]
        }

        }

        /* in MBX_MailboxWriteInd the mailbox protocol will be processed */
        MBX_MailboxWriteInd( psWriteMbx );
 80237b6:	4b0a      	ldr	r3, [pc, #40]	; (80237e0 <MBX_CheckAndCopyMailbox+0x138>)
 80237b8:	681b      	ldr	r3, [r3, #0]
 80237ba:	4618      	mov	r0, r3
 80237bc:	f7ff fe02 	bl	80233c4 <MBX_MailboxWriteInd>

    }
}
 80237c0:	3710      	adds	r7, #16
 80237c2:	46bd      	mov	sp, r7
 80237c4:	bd80      	pop	{r7, pc}
 80237c6:	bf00      	nop
 80237c8:	1fff2830 	.word	0x1fff2830
 80237cc:	1fff282c 	.word	0x1fff282c
 80237d0:	1fff282d 	.word	0x1fff282d
 80237d4:	1fff2849 	.word	0x1fff2849
 80237d8:	1fff2840 	.word	0x1fff2840
 80237dc:	1fff284a 	.word	0x1fff284a
 80237e0:	1fff2844 	.word	0x1fff2844
 80237e4:	54010805 	.word	0x54010805
 80237e8:	1fff2590 	.word	0x1fff2590
 80237ec:	5400ffff 	.word	0x5400ffff

080237f0 <MBX_CopyToSendMailbox>:

 \brief    This function copies data to the Send Mailbox.
*////////////////////////////////////////////////////////////////////////////////////////

UINT8 MBX_CopyToSendMailbox( TMBX MBXMEM *pMbx )
{
 80237f0:	b580      	push	{r7, lr}
 80237f2:	b084      	sub	sp, #16
 80237f4:	af00      	add	r7, sp, #0
 80237f6:	6078      	str	r0, [r7, #4]
    if ( (nAlStatus & STATE_MASK) == STATE_INIT)
 80237f8:	4b2a      	ldr	r3, [pc, #168]	; (80238a4 <MBX_CopyToSendMailbox+0xb4>)
 80237fa:	781b      	ldrb	r3, [r3, #0]
 80237fc:	f003 030f 	and.w	r3, r3, #15
 8023800:	2b01      	cmp	r3, #1
 8023802:	d101      	bne.n	8023808 <MBX_CopyToSendMailbox+0x18>
    {
        /* the mailbox is disabled if the slave is in the INIT state */
        return( ERROR_INVALIDSTATE );
 8023804:	23f0      	movs	r3, #240	; 0xf0
 8023806:	e049      	b.n	802389c <MBX_CopyToSendMailbox+0xac>
    }


    if ( !bMbxRunning )
 8023808:	4b27      	ldr	r3, [pc, #156]	; (80238a8 <MBX_CopyToSendMailbox+0xb8>)
 802380a:	781b      	ldrb	r3, [r3, #0]
 802380c:	f083 0301 	eor.w	r3, r3, #1
 8023810:	b2db      	uxtb	r3, r3
 8023812:	2b00      	cmp	r3, #0
 8023814:	d001      	beq.n	802381a <MBX_CopyToSendMailbox+0x2a>
    {
        /* the mailbox is disabled if the slave is in the INIT state */
        return( ERROR_INVALIDSTATE );
 8023816:	23f0      	movs	r3, #240	; 0xf0
 8023818:	e040      	b.n	802389c <MBX_CopyToSendMailbox+0xac>
    }

    if ( bSendMbxIsFull )
 802381a:	4b24      	ldr	r3, [pc, #144]	; (80238ac <MBX_CopyToSendMailbox+0xbc>)
 802381c:	781b      	ldrb	r3, [r3, #0]
 802381e:	2b00      	cmp	r3, #0
 8023820:	d001      	beq.n	8023826 <MBX_CopyToSendMailbox+0x36>
    {
        /* mailbox service cannot be sent because the send mailbox is still full */
        return MBXERR_NOMOREMEMORY;
 8023822:	2307      	movs	r3, #7
 8023824:	e03a      	b.n	802389c <MBX_CopyToSendMailbox+0xac>
    }
    else
    {
        /* the variable mbxSize contains the size of the mailbox data to be sent */
        UINT16 mbxSize = pMbx->MbxHeader.Length;
 8023826:	687b      	ldr	r3, [r7, #4]
 8023828:	881b      	ldrh	r3, [r3, #0]
 802382a:	81fb      	strh	r3, [r7, #14]
        HW_EscWriteMbxMem((MEM_ADDR *)pMbx, u16EscAddrSendMbx, (mbxSize + MBX_HEADER_SIZE));
 802382c:	4b20      	ldr	r3, [pc, #128]	; (80238b0 <MBX_CopyToSendMailbox+0xc0>)
 802382e:	881a      	ldrh	r2, [r3, #0]
 8023830:	89fb      	ldrh	r3, [r7, #14]
 8023832:	3306      	adds	r3, #6
 8023834:	b29b      	uxth	r3, r3
 8023836:	6878      	ldr	r0, [r7, #4]
 8023838:	4611      	mov	r1, r2
 802383a:	461a      	mov	r2, r3
 802383c:	f7ff fbb0 	bl	8022fa0 <HW_EscWriteMbxMem>
/* ECATCHANGE_HW(V5.10) HW1*/

        {
        /*Read Control and Status of SyncManager 1 to check if the buffer is still marked as empty*/
        VARVOLATILE UINT8 smstate = 0x00;
 8023840:	2300      	movs	r3, #0
 8023842:	737b      	strb	r3, [r7, #13]
        HW_EscReadByte(smstate,(ESC_SYNCMAN_STATUS_OFFSET + SIZEOF_SM_REGISTER));
 8023844:	4b1b      	ldr	r3, [pc, #108]	; (80238b4 <MBX_CopyToSendMailbox+0xc4>)
 8023846:	781b      	ldrb	r3, [r3, #0]
 8023848:	b2db      	uxtb	r3, r3
 802384a:	737b      	strb	r3, [r7, #13]

        if(!(smstate & SM_STATUS_MBX_BUFFER_FULL))
 802384c:	7b7b      	ldrb	r3, [r7, #13]
 802384e:	b2db      	uxtb	r3, r3
 8023850:	f003 0308 	and.w	r3, r3, #8
 8023854:	2b00      	cmp	r3, #0
 8023856:	d10f      	bne.n	8023878 <MBX_CopyToSendMailbox+0x88>
        {

            /*Write last Byte to trigger mailbox full flag*/
            u8dummy = 0;
 8023858:	4b17      	ldr	r3, [pc, #92]	; (80238b8 <MBX_CopyToSendMailbox+0xc8>)
 802385a:	2200      	movs	r2, #0
 802385c:	701a      	strb	r2, [r3, #0]
            HW_EscWriteByte(u8dummy,(u16EscAddrSendMbx + u16SendMbxSize - 1));
 802385e:	4b14      	ldr	r3, [pc, #80]	; (80238b0 <MBX_CopyToSendMailbox+0xc0>)
 8023860:	881b      	ldrh	r3, [r3, #0]
 8023862:	461a      	mov	r2, r3
 8023864:	4b15      	ldr	r3, [pc, #84]	; (80238bc <MBX_CopyToSendMailbox+0xcc>)
 8023866:	881b      	ldrh	r3, [r3, #0]
 8023868:	4413      	add	r3, r2
 802386a:	461a      	mov	r2, r3
 802386c:	4b14      	ldr	r3, [pc, #80]	; (80238c0 <MBX_CopyToSendMailbox+0xd0>)
 802386e:	4413      	add	r3, r2
 8023870:	4a11      	ldr	r2, [pc, #68]	; (80238b8 <MBX_CopyToSendMailbox+0xc8>)
 8023872:	7812      	ldrb	r2, [r2, #0]
 8023874:	b2d2      	uxtb	r2, r2
 8023876:	701a      	strb	r2, [r3, #0]
            the other one the actual service to be sent (psReadMbx),
            there is no buffer available for a mailbox receive service
            until the last sent buffer was read from the master
            the exception is after the INIT2PREOP transition, in that
            case there is no last sent service (psReadMbx = 0) */
        if ( psReadMbx )
 8023878:	4b12      	ldr	r3, [pc, #72]	; (80238c4 <MBX_CopyToSendMailbox+0xd4>)
 802387a:	681b      	ldr	r3, [r3, #0]
 802387c:	2b00      	cmp	r3, #0
 802387e:	d003      	beq.n	8023888 <MBX_CopyToSendMailbox+0x98>
            psWriteMbx = NULL;
 8023880:	4b11      	ldr	r3, [pc, #68]	; (80238c8 <MBX_CopyToSendMailbox+0xd8>)
 8023882:	2200      	movs	r2, #0
 8023884:	601a      	str	r2, [r3, #0]
 8023886:	e002      	b.n	802388e <MBX_CopyToSendMailbox+0x9e>
        else
        {
            /* only the first time after the INIT2PREOP-transition */
            psWriteMbx = &asMbx[1];
 8023888:	4b0f      	ldr	r3, [pc, #60]	; (80238c8 <MBX_CopyToSendMailbox+0xd8>)
 802388a:	4a10      	ldr	r2, [pc, #64]	; (80238cc <MBX_CopyToSendMailbox+0xdc>)
 802388c:	601a      	str	r2, [r3, #0]
        }
        // HBu 17.06.06: psRepeatMbx was already updated in MBX_MailboxReadInd
        // psRepeatMbx = psReadMbx;
        psReadMbx = pMbx;
 802388e:	4a0d      	ldr	r2, [pc, #52]	; (80238c4 <MBX_CopyToSendMailbox+0xd4>)
 8023890:	687b      	ldr	r3, [r7, #4]
 8023892:	6013      	str	r3, [r2, #0]

        /* set flag that send mailbox is full now */
        bSendMbxIsFull = TRUE;
 8023894:	4b05      	ldr	r3, [pc, #20]	; (80238ac <MBX_CopyToSendMailbox+0xbc>)
 8023896:	2201      	movs	r2, #1
 8023898:	701a      	strb	r2, [r3, #0]


        return 0;
 802389a:	2300      	movs	r3, #0
    }
}
 802389c:	4618      	mov	r0, r3
 802389e:	3710      	adds	r7, #16
 80238a0:	46bd      	mov	sp, r7
 80238a2:	bd80      	pop	{r7, pc}
 80238a4:	1fff2579 	.word	0x1fff2579
 80238a8:	1fff282e 	.word	0x1fff282e
 80238ac:	1fff282d 	.word	0x1fff282d
 80238b0:	1fff2842 	.word	0x1fff2842
 80238b4:	5401080d 	.word	0x5401080d
 80238b8:	1fff2590 	.word	0x1fff2590
 80238bc:	1fff2838 	.word	0x1fff2838
 80238c0:	5400ffff 	.word	0x5400ffff
 80238c4:	1fff283c 	.word	0x1fff283c
 80238c8:	1fff2844 	.word	0x1fff2844
 80238cc:	1fff26c0 	.word	0x1fff26c0

080238d0 <MBX_Main>:
 \brief    This function is called cyclically to check if a received Mailbox service was
             stored.
*////////////////////////////////////////////////////////////////////////////////////////

void MBX_Main(void)
{
 80238d0:	b580      	push	{r7, lr}
 80238d2:	b082      	sub	sp, #8
 80238d4:	af00      	add	r7, sp, #0
    TMBX MBXMEM *pMbx = NULL;
 80238d6:	2300      	movs	r3, #0
 80238d8:	603b      	str	r3, [r7, #0]

    do
    {
        UINT8 result = 0;
 80238da:	2300      	movs	r3, #0
 80238dc:	71fb      	strb	r3, [r7, #7]

        pMbx = GetOutOfMbxQueue(&sMbxReceiveQueue);
 80238de:	4818      	ldr	r0, [pc, #96]	; (8023940 <MBX_Main+0x70>)
 80238e0:	f7ff fb9a 	bl	8023018 <GetOutOfMbxQueue>
 80238e4:	6038      	str	r0, [r7, #0]
        if ( pMbx )
 80238e6:	683b      	ldr	r3, [r7, #0]
 80238e8:	2b00      	cmp	r3, #0
 80238ea:	d004      	beq.n	80238f6 <MBX_Main+0x26>
            result = MailboxServiceInd(pMbx);
 80238ec:	6838      	ldr	r0, [r7, #0]
 80238ee:	f7ff fd51 	bl	8023394 <MailboxServiceInd>
 80238f2:	4603      	mov	r3, r0
 80238f4:	71fb      	strb	r3, [r7, #7]

        if ( result != 0 )
 80238f6:	79fb      	ldrb	r3, [r7, #7]
 80238f8:	2b00      	cmp	r3, #0
 80238fa:	d014      	beq.n	8023926 <MBX_Main+0x56>
        {
            /* Mailbox error response: type 0 (mailbox service protocol) */
            pMbx->MbxHeader.Length     = 4;
 80238fc:	683b      	ldr	r3, [r7, #0]
 80238fe:	2204      	movs	r2, #4
 8023900:	801a      	strh	r2, [r3, #0]
            pMbx->MbxHeader.Flags[MBX_OFFS_TYPE]        &= ~(MBX_MASK_TYPE);
 8023902:	683b      	ldr	r3, [r7, #0]
 8023904:	795b      	ldrb	r3, [r3, #5]
 8023906:	f023 030f 	bic.w	r3, r3, #15
 802390a:	b2da      	uxtb	r2, r3
 802390c:	683b      	ldr	r3, [r7, #0]
 802390e:	715a      	strb	r2, [r3, #5]
            pMbx->Data[0]                        = SWAPWORD(MBXSERVICE_MBXERRORCMD);
 8023910:	683b      	ldr	r3, [r7, #0]
 8023912:	2201      	movs	r2, #1
 8023914:	80da      	strh	r2, [r3, #6]
            pMbx->Data[1]                        = SWAPWORD(result);
 8023916:	79fb      	ldrb	r3, [r7, #7]
 8023918:	b29a      	uxth	r2, r3
 802391a:	683b      	ldr	r3, [r7, #0]
 802391c:	811a      	strh	r2, [r3, #8]
            MBX_MailboxSendReq(pMbx, 0);
 802391e:	6838      	ldr	r0, [r7, #0]
 8023920:	2100      	movs	r1, #0
 8023922:	f7ff fe57 	bl	80235d4 <MBX_MailboxSendReq>
        }
    }
    while ( pMbx != NULL );
 8023926:	683b      	ldr	r3, [r7, #0]
 8023928:	2b00      	cmp	r3, #0
 802392a:	d1d6      	bne.n	80238da <MBX_Main+0xa>



      if ( bReceiveMbxIsLocked )
 802392c:	4b05      	ldr	r3, [pc, #20]	; (8023944 <MBX_Main+0x74>)
 802392e:	781b      	ldrb	r3, [r3, #0]
 8023930:	2b00      	cmp	r3, #0
 8023932:	d001      	beq.n	8023938 <MBX_Main+0x68>
      {
          /* the work on the receive mailbox is locked, check if it can be unlocked (if all
             mailbox commands has been sent */
          MBX_CheckAndCopyMailbox();
 8023934:	f7ff feb8 	bl	80236a8 <MBX_CheckAndCopyMailbox>
      }
}
 8023938:	3708      	adds	r7, #8
 802393a:	46bd      	mov	sp, r7
 802393c:	bd80      	pop	{r7, pc}
 802393e:	bf00      	nop
 8023940:	1fff27f8 	.word	0x1fff27f8
 8023944:	1fff2840 	.word	0x1fff2840

08023948 <OBJ_GetObjectHandle>:
             and returns a handle if found.

*////////////////////////////////////////////////////////////////////////////////////////

OBJCONST TOBJECT OBJMEM *  OBJ_GetObjectHandle( UINT16 index )
{
 8023948:	b580      	push	{r7, lr}
 802394a:	b084      	sub	sp, #16
 802394c:	af00      	add	r7, sp, #0
 802394e:	4603      	mov	r3, r0
 8023950:	80fb      	strh	r3, [r7, #6]
    OBJCONST TOBJECT OBJMEM * pObjEntry = (OBJCONST TOBJECT OBJMEM *) COE_GetObjectDictionary();
 8023952:	f7fc fce9 	bl	8020328 <COE_GetObjectDictionary>
 8023956:	60f8      	str	r0, [r7, #12]

    while (pObjEntry!= NULL)
 8023958:	e009      	b.n	802396e <OBJ_GetObjectHandle+0x26>
    {
        if (pObjEntry->Index == index)
 802395a:	68fb      	ldr	r3, [r7, #12]
 802395c:	891b      	ldrh	r3, [r3, #8]
 802395e:	88fa      	ldrh	r2, [r7, #6]
 8023960:	429a      	cmp	r2, r3
 8023962:	d101      	bne.n	8023968 <OBJ_GetObjectHandle+0x20>
            return pObjEntry;
 8023964:	68fb      	ldr	r3, [r7, #12]
 8023966:	e006      	b.n	8023976 <OBJ_GetObjectHandle+0x2e>
        pObjEntry = (TOBJECT OBJMEM *) pObjEntry->pNext;
 8023968:	68fb      	ldr	r3, [r7, #12]
 802396a:	685b      	ldr	r3, [r3, #4]
 802396c:	60fb      	str	r3, [r7, #12]

OBJCONST TOBJECT OBJMEM *  OBJ_GetObjectHandle( UINT16 index )
{
    OBJCONST TOBJECT OBJMEM * pObjEntry = (OBJCONST TOBJECT OBJMEM *) COE_GetObjectDictionary();

    while (pObjEntry!= NULL)
 802396e:	68fb      	ldr	r3, [r7, #12]
 8023970:	2b00      	cmp	r3, #0
 8023972:	d1f2      	bne.n	802395a <OBJ_GetObjectHandle+0x12>
    {
        if (pObjEntry->Index == index)
            return pObjEntry;
        pObjEntry = (TOBJECT OBJMEM *) pObjEntry->pNext;
    }
    return 0;
 8023974:	2300      	movs	r3, #0
}
 8023976:	4618      	mov	r0, r3
 8023978:	3710      	adds	r7, #16
 802397a:	46bd      	mov	sp, r7
 802397c:	bd80      	pop	{r7, pc}
 802397e:	bf00      	nop

08023980 <OBJ_GetObjectLength>:

 \brief     This function returns the size of the requested entry. If bCompleteaccess is set the size of the complete object is returned (the returned size is byte packed, gaps based on the used platform/compiler are not taken into account)

*////////////////////////////////////////////////////////////////////////////////////////
UINT32 OBJ_GetObjectLength( UINT16 index, UINT8 subindex, OBJCONST TOBJECT OBJMEM * pObjEntry, UINT8 bCompleteAccess)
{
 8023980:	b480      	push	{r7}
 8023982:	b085      	sub	sp, #20
 8023984:	af00      	add	r7, sp, #0
 8023986:	603a      	str	r2, [r7, #0]
 8023988:	461a      	mov	r2, r3
 802398a:	4603      	mov	r3, r0
 802398c:	80fb      	strh	r3, [r7, #6]
 802398e:	460b      	mov	r3, r1
 8023990:	717b      	strb	r3, [r7, #5]
 8023992:	4613      	mov	r3, r2
 8023994:	713b      	strb	r3, [r7, #4]
    /* get the information of ObjCode and MaxSubindex in local variables to support different types of microcontroller */
    UINT8 objCode = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_OBJCODEMASK) >> OBJFLAGS_OBJCODESHIFT;
 8023996:	683b      	ldr	r3, [r7, #0]
 8023998:	899b      	ldrh	r3, [r3, #12]
 802399a:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 802399e:	121b      	asrs	r3, r3, #8
 80239a0:	72bb      	strb	r3, [r7, #10]
    UINT8 maxSubindex = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_MAXSUBINDEXMASK) >> OBJFLAGS_MAXSUBINDEXSHIFT;
 80239a2:	683b      	ldr	r3, [r7, #0]
 80239a4:	899b      	ldrh	r3, [r3, #12]
 80239a6:	727b      	strb	r3, [r7, #9]
    UINT32 size = 0;
 80239a8:	2300      	movs	r3, #0
 80239aa:	60fb      	str	r3, [r7, #12]

    if ( bCompleteAccess )
 80239ac:	793b      	ldrb	r3, [r7, #4]
 80239ae:	2b00      	cmp	r3, #0
 80239b0:	d043      	beq.n	8023a3a <OBJ_GetObjectLength+0xba>
    {
        if ( objCode == OBJCODE_VAR )
 80239b2:	7abb      	ldrb	r3, [r7, #10]
 80239b4:	2b07      	cmp	r3, #7
 80239b6:	d101      	bne.n	80239bc <OBJ_GetObjectLength+0x3c>
            return 0;
 80239b8:	2300      	movs	r3, #0
 80239ba:	e061      	b.n	8023a80 <OBJ_GetObjectLength+0x100>
        else if ((objCode == OBJCODE_ARR)
 80239bc:	7abb      	ldrb	r3, [r7, #10]
 80239be:	2b08      	cmp	r3, #8
 80239c0:	d118      	bne.n	80239f4 <OBJ_GetObjectLength+0x74>
            )
        {

            /* we have to get the maxSubindex from the actual value of subindex 0,
                which is stored as UINT16 at the beginning of the object's variable */
            maxSubindex = (UINT8) ((UINT16 MBXMEM *) (pObjEntry->pVarPtr))[0];
 80239c2:	683b      	ldr	r3, [r7, #0]
 80239c4:	699b      	ldr	r3, [r3, #24]
 80239c6:	881b      	ldrh	r3, [r3, #0]
 80239c8:	727b      	strb	r3, [r7, #9]


            size = pObjEntry->pEntryDesc[1].BitLength *maxSubindex;
 80239ca:	683b      	ldr	r3, [r7, #0]
 80239cc:	691b      	ldr	r3, [r3, #16]
 80239ce:	3306      	adds	r3, #6
 80239d0:	885b      	ldrh	r3, [r3, #2]
 80239d2:	461a      	mov	r2, r3
 80239d4:	7a7b      	ldrb	r3, [r7, #9]
 80239d6:	fb03 f302 	mul.w	r3, r3, r2
 80239da:	60fb      	str	r3, [r7, #12]

/* no padding required: Bit entries within an array object may overlap byte borders*/

            /* we have to convert the size in bytes */
            size = BIT2BYTE(size);
 80239dc:	68fb      	ldr	r3, [r7, #12]
 80239de:	3307      	adds	r3, #7
 80239e0:	08db      	lsrs	r3, r3, #3
 80239e2:	60fb      	str	r3, [r7, #12]

            if ( subindex == 0 )
 80239e4:	797b      	ldrb	r3, [r7, #5]
 80239e6:	2b00      	cmp	r3, #0
 80239e8:	d102      	bne.n	80239f0 <OBJ_GetObjectLength+0x70>
            {
                /* add size for subindex 0 (is transmitted as UINT16) */
                size += 2;
 80239ea:	68fb      	ldr	r3, [r7, #12]
 80239ec:	3302      	adds	r3, #2
 80239ee:	60fb      	str	r3, [r7, #12]
            }
            return size;
 80239f0:	68fb      	ldr	r3, [r7, #12]
 80239f2:	e045      	b.n	8023a80 <OBJ_GetObjectLength+0x100>
        else
        {
            UINT8 i;

            /* add the sizes of all entries */
            for (i = 1; i <= maxSubindex; i++)
 80239f4:	2301      	movs	r3, #1
 80239f6:	72fb      	strb	r3, [r7, #11]
 80239f8:	e00f      	b.n	8023a1a <OBJ_GetObjectLength+0x9a>
            {
                size += pObjEntry->pEntryDesc[i].BitLength;
 80239fa:	683b      	ldr	r3, [r7, #0]
 80239fc:	6919      	ldr	r1, [r3, #16]
 80239fe:	7afa      	ldrb	r2, [r7, #11]
 8023a00:	4613      	mov	r3, r2
 8023a02:	005b      	lsls	r3, r3, #1
 8023a04:	4413      	add	r3, r2
 8023a06:	005b      	lsls	r3, r3, #1
 8023a08:	440b      	add	r3, r1
 8023a0a:	885b      	ldrh	r3, [r3, #2]
 8023a0c:	461a      	mov	r2, r3
 8023a0e:	68fb      	ldr	r3, [r7, #12]
 8023a10:	4413      	add	r3, r2
 8023a12:	60fb      	str	r3, [r7, #12]
        else
        {
            UINT8 i;

            /* add the sizes of all entries */
            for (i = 1; i <= maxSubindex; i++)
 8023a14:	7afb      	ldrb	r3, [r7, #11]
 8023a16:	3301      	adds	r3, #1
 8023a18:	72fb      	strb	r3, [r7, #11]
 8023a1a:	7afa      	ldrb	r2, [r7, #11]
 8023a1c:	7a7b      	ldrb	r3, [r7, #9]
 8023a1e:	429a      	cmp	r2, r3
 8023a20:	d9eb      	bls.n	80239fa <OBJ_GetObjectLength+0x7a>
            {
                size += pObjEntry->pEntryDesc[i].BitLength;
            }
            /* we have to convert the size in bytes */
            size = BIT2BYTE(size);
 8023a22:	68fb      	ldr	r3, [r7, #12]
 8023a24:	3307      	adds	r3, #7
 8023a26:	08db      	lsrs	r3, r3, #3
 8023a28:	60fb      	str	r3, [r7, #12]

            if ( subindex == 0 )
 8023a2a:	797b      	ldrb	r3, [r7, #5]
 8023a2c:	2b00      	cmp	r3, #0
 8023a2e:	d102      	bne.n	8023a36 <OBJ_GetObjectLength+0xb6>
            {
                /* add size for subindex 0 (is transmitted as UINT16) */
                size += 2;
 8023a30:	68fb      	ldr	r3, [r7, #12]
 8023a32:	3302      	adds	r3, #2
 8023a34:	60fb      	str	r3, [r7, #12]
            }
            return size;
 8023a36:	68fb      	ldr	r3, [r7, #12]
 8023a38:	e022      	b.n	8023a80 <OBJ_GetObjectLength+0x100>
        }
    }
    else
    {
        if ( objCode == OBJCODE_VAR )
 8023a3a:	7abb      	ldrb	r3, [r7, #10]
 8023a3c:	2b07      	cmp	r3, #7
 8023a3e:	d105      	bne.n	8023a4c <OBJ_GetObjectLength+0xcc>
        {
            return (BIT2BYTE(pObjEntry->pEntryDesc->BitLength));
 8023a40:	683b      	ldr	r3, [r7, #0]
 8023a42:	691b      	ldr	r3, [r3, #16]
 8023a44:	885b      	ldrh	r3, [r3, #2]
 8023a46:	3307      	adds	r3, #7
 8023a48:	10db      	asrs	r3, r3, #3
 8023a4a:	e019      	b.n	8023a80 <OBJ_GetObjectLength+0x100>

        }
        else if ( subindex == 0 )
 8023a4c:	797b      	ldrb	r3, [r7, #5]
 8023a4e:	2b00      	cmp	r3, #0
 8023a50:	d101      	bne.n	8023a56 <OBJ_GetObjectLength+0xd6>
        {
            /* for single access subindex 0 is transmitted as UINT8 */
            return 1;
 8023a52:	2301      	movs	r3, #1
 8023a54:	e014      	b.n	8023a80 <OBJ_GetObjectLength+0x100>
        }
        else if((objCode == OBJCODE_ARR)
 8023a56:	7abb      	ldrb	r3, [r7, #10]
 8023a58:	2b08      	cmp	r3, #8
 8023a5a:	d106      	bne.n	8023a6a <OBJ_GetObjectLength+0xea>
            )
        {
            return (BIT2BYTE(pObjEntry->pEntryDesc[1].BitLength));
 8023a5c:	683b      	ldr	r3, [r7, #0]
 8023a5e:	691b      	ldr	r3, [r3, #16]
 8023a60:	3306      	adds	r3, #6
 8023a62:	885b      	ldrh	r3, [r3, #2]
 8023a64:	3307      	adds	r3, #7
 8023a66:	10db      	asrs	r3, r3, #3
 8023a68:	e00a      	b.n	8023a80 <OBJ_GetObjectLength+0x100>
        }
        else
        {
                return (BIT2BYTE(pObjEntry->pEntryDesc[subindex].BitLength));
 8023a6a:	683b      	ldr	r3, [r7, #0]
 8023a6c:	6919      	ldr	r1, [r3, #16]
 8023a6e:	797a      	ldrb	r2, [r7, #5]
 8023a70:	4613      	mov	r3, r2
 8023a72:	005b      	lsls	r3, r3, #1
 8023a74:	4413      	add	r3, r2
 8023a76:	005b      	lsls	r3, r3, #1
 8023a78:	440b      	add	r3, r1
 8023a7a:	885b      	ldrh	r3, [r3, #2]
 8023a7c:	3307      	adds	r3, #7
 8023a7e:	10db      	asrs	r3, r3, #3
        }
    }
}
 8023a80:	4618      	mov	r0, r3
 8023a82:	3714      	adds	r7, #20
 8023a84:	46bd      	mov	sp, r7
 8023a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023a8a:	4770      	bx	lr

08023a8c <OBJ_CopyNumberToString>:
         which shall be initialized with 000

*////////////////////////////////////////////////////////////////////////////////////////

void OBJ_CopyNumberToString(UCHAR MBXMEM *pStr, UINT8 Number)
{
 8023a8c:	b490      	push	{r4, r7}
 8023a8e:	b084      	sub	sp, #16
 8023a90:	af00      	add	r7, sp, #0
 8023a92:	6078      	str	r0, [r7, #4]
 8023a94:	460b      	mov	r3, r1
 8023a96:	70fb      	strb	r3, [r7, #3]
    UINT8 Modulo;

    pStr[2] = '0';
 8023a98:	687b      	ldr	r3, [r7, #4]
 8023a9a:	3302      	adds	r3, #2
 8023a9c:	2230      	movs	r2, #48	; 0x30
 8023a9e:	701a      	strb	r2, [r3, #0]
    pStr[0] += (Number / 100);
 8023aa0:	687b      	ldr	r3, [r7, #4]
 8023aa2:	781a      	ldrb	r2, [r3, #0]
 8023aa4:	78fb      	ldrb	r3, [r7, #3]
 8023aa6:	491c      	ldr	r1, [pc, #112]	; (8023b18 <OBJ_CopyNumberToString+0x8c>)
 8023aa8:	fba1 1303 	umull	r1, r3, r1, r3
 8023aac:	095b      	lsrs	r3, r3, #5
 8023aae:	b2db      	uxtb	r3, r3
 8023ab0:	4413      	add	r3, r2
 8023ab2:	b2da      	uxtb	r2, r3
 8023ab4:	687b      	ldr	r3, [r7, #4]
 8023ab6:	701a      	strb	r2, [r3, #0]
    Modulo = Number % 100;
 8023ab8:	78fb      	ldrb	r3, [r7, #3]
 8023aba:	4a17      	ldr	r2, [pc, #92]	; (8023b18 <OBJ_CopyNumberToString+0x8c>)
 8023abc:	fba2 1203 	umull	r1, r2, r2, r3
 8023ac0:	0952      	lsrs	r2, r2, #5
 8023ac2:	2164      	movs	r1, #100	; 0x64
 8023ac4:	fb01 f202 	mul.w	r2, r1, r2
 8023ac8:	1a9b      	subs	r3, r3, r2
 8023aca:	73fb      	strb	r3, [r7, #15]
    pStr[1] += (Modulo / 10);
 8023acc:	687b      	ldr	r3, [r7, #4]
 8023ace:	3301      	adds	r3, #1
 8023ad0:	687a      	ldr	r2, [r7, #4]
 8023ad2:	3201      	adds	r2, #1
 8023ad4:	7811      	ldrb	r1, [r2, #0]
 8023ad6:	7bfa      	ldrb	r2, [r7, #15]
 8023ad8:	4810      	ldr	r0, [pc, #64]	; (8023b1c <OBJ_CopyNumberToString+0x90>)
 8023ada:	fba0 0202 	umull	r0, r2, r0, r2
 8023ade:	08d2      	lsrs	r2, r2, #3
 8023ae0:	b2d2      	uxtb	r2, r2
 8023ae2:	440a      	add	r2, r1
 8023ae4:	b2d2      	uxtb	r2, r2
 8023ae6:	701a      	strb	r2, [r3, #0]
    pStr[2] += (Modulo % 10);
 8023ae8:	687b      	ldr	r3, [r7, #4]
 8023aea:	1c98      	adds	r0, r3, #2
 8023aec:	687b      	ldr	r3, [r7, #4]
 8023aee:	3302      	adds	r3, #2
 8023af0:	781c      	ldrb	r4, [r3, #0]
 8023af2:	7bfa      	ldrb	r2, [r7, #15]
 8023af4:	4b09      	ldr	r3, [pc, #36]	; (8023b1c <OBJ_CopyNumberToString+0x90>)
 8023af6:	fba3 1302 	umull	r1, r3, r3, r2
 8023afa:	08d9      	lsrs	r1, r3, #3
 8023afc:	460b      	mov	r3, r1
 8023afe:	009b      	lsls	r3, r3, #2
 8023b00:	440b      	add	r3, r1
 8023b02:	005b      	lsls	r3, r3, #1
 8023b04:	1ad3      	subs	r3, r2, r3
 8023b06:	b2db      	uxtb	r3, r3
 8023b08:	4423      	add	r3, r4
 8023b0a:	b2db      	uxtb	r3, r3
 8023b0c:	7003      	strb	r3, [r0, #0]
}
 8023b0e:	3710      	adds	r7, #16
 8023b10:	46bd      	mov	sp, r7
 8023b12:	bc90      	pop	{r4, r7}
 8023b14:	4770      	bx	lr
 8023b16:	bf00      	nop
 8023b18:	51eb851f 	.word	0x51eb851f
 8023b1c:	cccccccd 	.word	0xcccccccd

08023b20 <OBJ_GetNoOfObjects>:
 \brief    The function counts the number of objects of the requested list type

*////////////////////////////////////////////////////////////////////////////////////////

UINT16    OBJ_GetNoOfObjects(UINT8 listType)
{
 8023b20:	b580      	push	{r7, lr}
 8023b22:	b086      	sub	sp, #24
 8023b24:	af00      	add	r7, sp, #0
 8023b26:	4603      	mov	r3, r0
 8023b28:	71fb      	strb	r3, [r7, #7]
    /* the variable listFlags contains the mask used for the ObjAccess in the Entry-Desc
       see the structure TSDOINFOENTRYDESC in sdoserv.h, listType = 0 indicates that
       all objects has to be counted */
    
    UINT16 listFlags = 0x0020 << listType;
 8023b2a:	79fb      	ldrb	r3, [r7, #7]
 8023b2c:	2220      	movs	r2, #32
 8023b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8023b32:	81bb      	strh	r3, [r7, #12]
    
    /* set pObjEntry to the beginning of the object dictionary */
    OBJCONST TOBJECT OBJMEM * pObjEntry = (OBJCONST TOBJECT OBJMEM *) COE_GetObjectDictionary();
 8023b34:	f7fc fbf8 	bl	8020328 <COE_GetObjectDictionary>
 8023b38:	6178      	str	r0, [r7, #20]
    UINT16 n = 0;
 8023b3a:	2300      	movs	r3, #0
 8023b3c:	827b      	strh	r3, [r7, #18]


    while (pObjEntry != NULL)
 8023b3e:	e032      	b.n	8023ba6 <OBJ_GetNoOfObjects+0x86>
    {
        /* count the objects of the requested list type */
        if ( pObjEntry->Index >= 0x1000 )
 8023b40:	697b      	ldr	r3, [r7, #20]
 8023b42:	891b      	ldrh	r3, [r3, #8]
 8023b44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8023b48:	d32a      	bcc.n	8023ba0 <OBJ_GetNoOfObjects+0x80>
        {
            UINT8 t = listType;
 8023b4a:	79fb      	ldrb	r3, [r7, #7]
 8023b4c:	747b      	strb	r3, [r7, #17]
            if ( t )
 8023b4e:	7c7b      	ldrb	r3, [r7, #17]
 8023b50:	2b00      	cmp	r3, #0
 8023b52:	d01f      	beq.n	8023b94 <OBJ_GetNoOfObjects+0x74>
            {
                UINT8 maxSubindex = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_MAXSUBINDEXMASK) >> OBJFLAGS_MAXSUBINDEXSHIFT;
 8023b54:	697b      	ldr	r3, [r7, #20]
 8023b56:	899b      	ldrh	r3, [r3, #12]
 8023b58:	72fb      	strb	r3, [r7, #11]
                UINT16 i = 0;
 8023b5a:	2300      	movs	r3, #0
 8023b5c:	81fb      	strh	r3, [r7, #14]

                while ( t && i <= maxSubindex )
 8023b5e:	e011      	b.n	8023b84 <OBJ_GetNoOfObjects+0x64>
                {
                    if ( OBJ_GetEntryDesc(pObjEntry,(UINT8) i)->ObjAccess & listFlags )
 8023b60:	89fb      	ldrh	r3, [r7, #14]
 8023b62:	b2db      	uxtb	r3, r3
 8023b64:	6978      	ldr	r0, [r7, #20]
 8023b66:	4619      	mov	r1, r3
 8023b68:	f000 f934 	bl	8023dd4 <OBJ_GetEntryDesc>
 8023b6c:	4603      	mov	r3, r0
 8023b6e:	889a      	ldrh	r2, [r3, #4]
 8023b70:	89bb      	ldrh	r3, [r7, #12]
 8023b72:	4013      	ands	r3, r2
 8023b74:	b29b      	uxth	r3, r3
 8023b76:	2b00      	cmp	r3, #0
 8023b78:	d001      	beq.n	8023b7e <OBJ_GetNoOfObjects+0x5e>
                        t = 0;
 8023b7a:	2300      	movs	r3, #0
 8023b7c:	747b      	strb	r3, [r7, #17]
                    i++;
 8023b7e:	89fb      	ldrh	r3, [r7, #14]
 8023b80:	3301      	adds	r3, #1
 8023b82:	81fb      	strh	r3, [r7, #14]
            if ( t )
            {
                UINT8 maxSubindex = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_MAXSUBINDEXMASK) >> OBJFLAGS_MAXSUBINDEXSHIFT;
                UINT16 i = 0;

                while ( t && i <= maxSubindex )
 8023b84:	7c7b      	ldrb	r3, [r7, #17]
 8023b86:	2b00      	cmp	r3, #0
 8023b88:	d004      	beq.n	8023b94 <OBJ_GetNoOfObjects+0x74>
 8023b8a:	7afb      	ldrb	r3, [r7, #11]
 8023b8c:	b29b      	uxth	r3, r3
 8023b8e:	89fa      	ldrh	r2, [r7, #14]
 8023b90:	429a      	cmp	r2, r3
 8023b92:	d9e5      	bls.n	8023b60 <OBJ_GetNoOfObjects+0x40>
                    if ( OBJ_GetEntryDesc(pObjEntry,(UINT8) i)->ObjAccess & listFlags )
                        t = 0;
                    i++;
                }
            }
            if ( !t )
 8023b94:	7c7b      	ldrb	r3, [r7, #17]
 8023b96:	2b00      	cmp	r3, #0
 8023b98:	d102      	bne.n	8023ba0 <OBJ_GetNoOfObjects+0x80>
            {
                /* object from listType found */
                n++;
 8023b9a:	8a7b      	ldrh	r3, [r7, #18]
 8023b9c:	3301      	adds	r3, #1
 8023b9e:	827b      	strh	r3, [r7, #18]
            }
        }
        /* next object in object dictionary */
        pObjEntry = (TOBJECT OBJMEM *) pObjEntry->pNext;
 8023ba0:	697b      	ldr	r3, [r7, #20]
 8023ba2:	685b      	ldr	r3, [r3, #4]
 8023ba4:	617b      	str	r3, [r7, #20]
    /* set pObjEntry to the beginning of the object dictionary */
    OBJCONST TOBJECT OBJMEM * pObjEntry = (OBJCONST TOBJECT OBJMEM *) COE_GetObjectDictionary();
    UINT16 n = 0;


    while (pObjEntry != NULL)
 8023ba6:	697b      	ldr	r3, [r7, #20]
 8023ba8:	2b00      	cmp	r3, #0
 8023baa:	d1c9      	bne.n	8023b40 <OBJ_GetNoOfObjects+0x20>
        }
        /* next object in object dictionary */
        pObjEntry = (TOBJECT OBJMEM *) pObjEntry->pNext;
    }

    return n;
 8023bac:	8a7b      	ldrh	r3, [r7, #18]
}
 8023bae:	4618      	mov	r0, r3
 8023bb0:	3718      	adds	r7, #24
 8023bb2:	46bd      	mov	sp, r7
 8023bb4:	bd80      	pop	{r7, pc}
 8023bb6:	bf00      	nop

08023bb8 <OBJ_GetObjectList>:

 \brief    The function copies (the part of) the object list in the mailbox buffer

*////////////////////////////////////////////////////////////////////////////////////////
UINT16    OBJ_GetObjectList(UINT16 listType, UINT16 *pIndex, UINT16 size, UINT16 MBXMEM *pData,UINT8 *pAbort)
{
 8023bb8:	b580      	push	{r7, lr}
 8023bba:	b088      	sub	sp, #32
 8023bbc:	af00      	add	r7, sp, #0
 8023bbe:	60b9      	str	r1, [r7, #8]
 8023bc0:	607b      	str	r3, [r7, #4]
 8023bc2:	4603      	mov	r3, r0
 8023bc4:	81fb      	strh	r3, [r7, #14]
 8023bc6:	4613      	mov	r3, r2
 8023bc8:	81bb      	strh	r3, [r7, #12]
    /* the variable listFlags contains the mask used for the ObjAccess in the Entry-Desc
       see the structure TSDOINFOENTRYDESC in sdoserv.h, listType = 0 indicates that
       all objects has to be counted */
    UINT16 listFlags = 0x0020 << listType;
 8023bca:	89fb      	ldrh	r3, [r7, #14]
 8023bcc:	2220      	movs	r2, #32
 8023bce:	fa02 f303 	lsl.w	r3, r2, r3
 8023bd2:	82fb      	strh	r3, [r7, #22]
    OBJCONST TOBJECT OBJMEM * pObjEntry;


    if ( pIndex[0] == 0x1000 )
 8023bd4:	68bb      	ldr	r3, [r7, #8]
 8023bd6:	881b      	ldrh	r3, [r3, #0]
 8023bd8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8023bdc:	d10c      	bne.n	8023bf8 <OBJ_GetObjectList+0x40>
    {
        /* beginning of object list, set pObjEntry to the beginning of the object dictionary */
       pObjEntry = (OBJCONST TOBJECT OBJMEM *) COE_GetObjectDictionary();
 8023bde:	f7fc fba3 	bl	8020328 <COE_GetObjectDictionary>
 8023be2:	61f8      	str	r0, [r7, #28]
        // set abort code if no object dictionary is available
        if((pObjEntry == NULL) && (pAbort != NULL))
 8023be4:	69fb      	ldr	r3, [r7, #28]
 8023be6:	2b00      	cmp	r3, #0
 8023be8:	d109      	bne.n	8023bfe <OBJ_GetObjectList+0x46>
 8023bea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8023bec:	2b00      	cmp	r3, #0
 8023bee:	d006      	beq.n	8023bfe <OBJ_GetObjectList+0x46>
        {
            *pAbort = ABORTIDX_NO_OBJECT_DICTIONARY_IS_PRESENT;
 8023bf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8023bf2:	221b      	movs	r2, #27
 8023bf4:	701a      	strb	r2, [r3, #0]
 8023bf6:	e002      	b.n	8023bfe <OBJ_GetObjectList+0x46>
        }
    }
    else
    {
        /* next fragment, the next object to be handled was stored in pSdoInfoObjEntry */
        pObjEntry = pSdoInfoObjEntry;
 8023bf8:	4b2c      	ldr	r3, [pc, #176]	; (8023cac <OBJ_GetObjectList+0xf4>)
 8023bfa:	681b      	ldr	r3, [r3, #0]
 8023bfc:	61fb      	str	r3, [r7, #28]
    }

    if ( pObjEntry != NULL )
 8023bfe:	69fb      	ldr	r3, [r7, #28]
 8023c00:	2b00      	cmp	r3, #0
 8023c02:	d03e      	beq.n	8023c82 <OBJ_GetObjectList+0xca>
    {
        while (pObjEntry != NULL && size > 1 )
 8023c04:	e037      	b.n	8023c76 <OBJ_GetObjectList+0xbe>
        {
            /* get the next index of the requested object list if there is enough space in the mailbox buffer */
            if ( pObjEntry->Index >= 0x1000 )
 8023c06:	69fb      	ldr	r3, [r7, #28]
 8023c08:	891b      	ldrh	r3, [r3, #8]
 8023c0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8023c0e:	d32f      	bcc.n	8023c70 <OBJ_GetObjectList+0xb8>
            {
                /* UINT8 was changed to UINT16 */
                UINT16 t = listType;
 8023c10:	89fb      	ldrh	r3, [r7, #14]
 8023c12:	837b      	strh	r3, [r7, #26]
                if ( t )
 8023c14:	8b7b      	ldrh	r3, [r7, #26]
 8023c16:	2b00      	cmp	r3, #0
 8023c18:	d01d      	beq.n	8023c56 <OBJ_GetObjectList+0x9e>
                {
                    UINT8 maxSubindex = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_MAXSUBINDEXMASK) >> OBJFLAGS_MAXSUBINDEXSHIFT;
 8023c1a:	69fb      	ldr	r3, [r7, #28]
 8023c1c:	899b      	ldrh	r3, [r3, #12]
 8023c1e:	757b      	strb	r3, [r7, #21]
                    UINT8 i = 0;
 8023c20:	2300      	movs	r3, #0
 8023c22:	767b      	strb	r3, [r7, #25]

                    while ( t && i <= maxSubindex )
 8023c24:	e010      	b.n	8023c48 <OBJ_GetObjectList+0x90>
                    {
                        if ( OBJ_GetEntryDesc(pObjEntry, i)->ObjAccess & listFlags )
 8023c26:	7e7b      	ldrb	r3, [r7, #25]
 8023c28:	69f8      	ldr	r0, [r7, #28]
 8023c2a:	4619      	mov	r1, r3
 8023c2c:	f000 f8d2 	bl	8023dd4 <OBJ_GetEntryDesc>
 8023c30:	4603      	mov	r3, r0
 8023c32:	889a      	ldrh	r2, [r3, #4]
 8023c34:	8afb      	ldrh	r3, [r7, #22]
 8023c36:	4013      	ands	r3, r2
 8023c38:	b29b      	uxth	r3, r3
 8023c3a:	2b00      	cmp	r3, #0
 8023c3c:	d001      	beq.n	8023c42 <OBJ_GetObjectList+0x8a>
                            t = 0;
 8023c3e:	2300      	movs	r3, #0
 8023c40:	837b      	strh	r3, [r7, #26]
                        i++;
 8023c42:	7e7b      	ldrb	r3, [r7, #25]
 8023c44:	3301      	adds	r3, #1
 8023c46:	767b      	strb	r3, [r7, #25]
                if ( t )
                {
                    UINT8 maxSubindex = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_MAXSUBINDEXMASK) >> OBJFLAGS_MAXSUBINDEXSHIFT;
                    UINT8 i = 0;

                    while ( t && i <= maxSubindex )
 8023c48:	8b7b      	ldrh	r3, [r7, #26]
 8023c4a:	2b00      	cmp	r3, #0
 8023c4c:	d003      	beq.n	8023c56 <OBJ_GetObjectList+0x9e>
 8023c4e:	7e7a      	ldrb	r2, [r7, #25]
 8023c50:	7d7b      	ldrb	r3, [r7, #21]
 8023c52:	429a      	cmp	r2, r3
 8023c54:	d9e7      	bls.n	8023c26 <OBJ_GetObjectList+0x6e>
                        if ( OBJ_GetEntryDesc(pObjEntry, i)->ObjAccess & listFlags )
                            t = 0;
                        i++;
                    }
                }
                if ( !t )
 8023c56:	8b7b      	ldrh	r3, [r7, #26]
 8023c58:	2b00      	cmp	r3, #0
 8023c5a:	d109      	bne.n	8023c70 <OBJ_GetObjectList+0xb8>
                {
                    /* store the index in the mailbox buffer */
                    *pData = SWAPWORD(pObjEntry->Index);
 8023c5c:	69fb      	ldr	r3, [r7, #28]
 8023c5e:	891a      	ldrh	r2, [r3, #8]
 8023c60:	687b      	ldr	r3, [r7, #4]
 8023c62:	801a      	strh	r2, [r3, #0]
                    pData++;
 8023c64:	687b      	ldr	r3, [r7, #4]
 8023c66:	3302      	adds	r3, #2
 8023c68:	607b      	str	r3, [r7, #4]
                    size -= 2;
 8023c6a:	89bb      	ldrh	r3, [r7, #12]
 8023c6c:	3b02      	subs	r3, #2
 8023c6e:	81bb      	strh	r3, [r7, #12]
                }
            }
        pObjEntry = (TOBJECT OBJMEM *) pObjEntry->pNext;
 8023c70:	69fb      	ldr	r3, [r7, #28]
 8023c72:	685b      	ldr	r3, [r3, #4]
 8023c74:	61fb      	str	r3, [r7, #28]
        pObjEntry = pSdoInfoObjEntry;
    }

    if ( pObjEntry != NULL )
    {
        while (pObjEntry != NULL && size > 1 )
 8023c76:	69fb      	ldr	r3, [r7, #28]
 8023c78:	2b00      	cmp	r3, #0
 8023c7a:	d002      	beq.n	8023c82 <OBJ_GetObjectList+0xca>
 8023c7c:	89bb      	ldrh	r3, [r7, #12]
 8023c7e:	2b01      	cmp	r3, #1
 8023c80:	d8c1      	bhi.n	8023c06 <OBJ_GetObjectList+0x4e>
        pObjEntry = (TOBJECT OBJMEM *) pObjEntry->pNext;
        }
    }

        /* return the next Index to be handled */
        if(pObjEntry != NULL)
 8023c82:	69fb      	ldr	r3, [r7, #28]
 8023c84:	2b00      	cmp	r3, #0
 8023c86:	d004      	beq.n	8023c92 <OBJ_GetObjectList+0xda>
        {
            pIndex[0] = pObjEntry->Index;
 8023c88:	69fb      	ldr	r3, [r7, #28]
 8023c8a:	891a      	ldrh	r2, [r3, #8]
 8023c8c:	68bb      	ldr	r3, [r7, #8]
 8023c8e:	801a      	strh	r2, [r3, #0]
 8023c90:	e003      	b.n	8023c9a <OBJ_GetObjectList+0xe2>
        }
        else
        {
            /*last entry reached*/
            pIndex[0] = 0xFFFF;
 8023c92:	68bb      	ldr	r3, [r7, #8]
 8023c94:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8023c98:	801a      	strh	r2, [r3, #0]
        }

    /* store object description pointer and index for next fragment */
    pSdoInfoObjEntry = pObjEntry;
 8023c9a:	4a04      	ldr	r2, [pc, #16]	; (8023cac <OBJ_GetObjectList+0xf4>)
 8023c9c:	69fb      	ldr	r3, [r7, #28]
 8023c9e:	6013      	str	r3, [r2, #0]

    /* return the size of the available mailbox buffer which was not copied to */
    return size;
 8023ca0:	89bb      	ldrh	r3, [r7, #12]
}
 8023ca2:	4618      	mov	r0, r3
 8023ca4:	3720      	adds	r7, #32
 8023ca6:	46bd      	mov	sp, r7
 8023ca8:	bd80      	pop	{r7, pc}
 8023caa:	bf00      	nop
 8023cac:	1fff2900 	.word	0x1fff2900

08023cb0 <OBJ_GetDesc>:
                0xFF                                            <br>
            }
*////////////////////////////////////////////////////////////////////////////////////////

UINT16 OBJ_GetDesc( UINT16 index, UINT8 subindex, OBJCONST TOBJECT OBJMEM * pObjEntry, UINT16 MBXMEM * pData )
{
 8023cb0:	b590      	push	{r4, r7, lr}
 8023cb2:	b08d      	sub	sp, #52	; 0x34
 8023cb4:	af00      	add	r7, sp, #0
 8023cb6:	60ba      	str	r2, [r7, #8]
 8023cb8:	607b      	str	r3, [r7, #4]
 8023cba:	4603      	mov	r3, r0
 8023cbc:	81fb      	strh	r3, [r7, #14]
 8023cbe:	460b      	mov	r3, r1
 8023cc0:	737b      	strb	r3, [r7, #13]
    UINT16 strSize = 0;
 8023cc2:	2300      	movs	r3, #0
 8023cc4:	85fb      	strh	r3, [r7, #46]	; 0x2e
    OBJCONST UCHAR OBJMEM * pDesc = (OBJCONST UCHAR OBJMEM *) pObjEntry->pName;
 8023cc6:	68bb      	ldr	r3, [r7, #8]
 8023cc8:	695b      	ldr	r3, [r3, #20]
 8023cca:	627b      	str	r3, [r7, #36]	; 0x24
/* get the information of ObjCode and MaxSubindex in local variables to support different types of microcontroller */
    UINT8 objCode = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_OBJCODEMASK) >> OBJFLAGS_OBJCODESHIFT;
 8023ccc:	68bb      	ldr	r3, [r7, #8]
 8023cce:	899b      	ldrh	r3, [r3, #12]
 8023cd0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8023cd4:	121b      	asrs	r3, r3, #8
 8023cd6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

    if ( (subindex == 0) || (objCode == OBJCODE_VAR) )
 8023cda:	7b7b      	ldrb	r3, [r7, #13]
 8023cdc:	2b00      	cmp	r3, #0
 8023cde:	d003      	beq.n	8023ce8 <OBJ_GetDesc+0x38>
 8023ce0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8023ce4:	2b07      	cmp	r3, #7
 8023ce6:	d10f      	bne.n	8023d08 <OBJ_GetDesc+0x58>
    {
        // Get object description length
        strSize = OBJSTRLEN( (OBJCONST CHAR OBJMEM *) pDesc );
 8023ce8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8023cea:	f004 fc01 	bl	80284f0 <strlen>
 8023cee:	4603      	mov	r3, r0
 8023cf0:	85fb      	strh	r3, [r7, #46]	; 0x2e

        // If there is a pointer given, copy data:
        if ( pData )
 8023cf2:	687b      	ldr	r3, [r7, #4]
 8023cf4:	2b00      	cmp	r3, #0
 8023cf6:	d006      	beq.n	8023d06 <OBJ_GetDesc+0x56>
        {
            OBJTOMBXSTRCPY( pData, pDesc, strSize );
 8023cf8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8023cfa:	6878      	ldr	r0, [r7, #4]
 8023cfc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8023cfe:	461a      	mov	r2, r3
 8023d00:	f004 fb38 	bl	8028374 <memcpy>
    {
        // Get object description length
        strSize = OBJSTRLEN( (OBJCONST CHAR OBJMEM *) pDesc );

        // If there is a pointer given, copy data:
        if ( pData )
 8023d04:	e05f      	b.n	8023dc6 <OBJ_GetDesc+0x116>
 8023d06:	e05e      	b.n	8023dc6 <OBJ_GetDesc+0x116>
            OBJTOMBXSTRCPY( pData, pDesc, strSize );
        }
    }
    else
    {
        if ( objCode == OBJCODE_REC )
 8023d08:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8023d0c:	2b09      	cmp	r3, #9
 8023d0e:	d13c      	bne.n	8023d8a <OBJ_GetDesc+0xda>
        {
            {
            // get pointer to description of subindex 1 :
            // 16bit variable to avoid overflow if subindex 0xFF is read
            UINT16 i = 1;
 8023d10:	2301      	movs	r3, #1
 8023d12:	85bb      	strh	r3, [r7, #44]	; 0x2c
            UINT16 tmpSubindex = subindex;
 8023d14:	7b7b      	ldrb	r3, [r7, #13]
 8023d16:	843b      	strh	r3, [r7, #32]

            {

            OBJCONST UCHAR OBJMEM * pSubDesc = (OBJCONST UCHAR OBJMEM *) OBJGETNEXTSTR( pDesc );
 8023d18:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8023d1a:	f004 fbe9 	bl	80284f0 <strlen>
 8023d1e:	4603      	mov	r3, r0
 8023d20:	3301      	adds	r3, #1
 8023d22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8023d24:	4413      	add	r3, r2
 8023d26:	62bb      	str	r3, [r7, #40]	; 0x28
            while (( i <= tmpSubindex )
 8023d28:	e023      	b.n	8023d72 <OBJ_GetDesc+0xc2>
                &&( pSubDesc[0] != 0xFF && pSubDesc[0] != 0xFE ))
            {
                if ( i == tmpSubindex )
 8023d2a:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8023d2c:	8c3b      	ldrh	r3, [r7, #32]
 8023d2e:	429a      	cmp	r2, r3
 8023d30:	d114      	bne.n	8023d5c <OBJ_GetDesc+0xac>
                {
                    strSize = OBJSTRLEN( (OBJCONST CHAR OBJMEM *) pSubDesc );
 8023d32:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8023d34:	f004 fbdc 	bl	80284f0 <strlen>
 8023d38:	4603      	mov	r3, r0
 8023d3a:	85fb      	strh	r3, [r7, #46]	; 0x2e
                    if ( pData && strSize )
 8023d3c:	687b      	ldr	r3, [r7, #4]
 8023d3e:	2b00      	cmp	r3, #0
 8023d40:	d009      	beq.n	8023d56 <OBJ_GetDesc+0xa6>
 8023d42:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8023d44:	2b00      	cmp	r3, #0
 8023d46:	d006      	beq.n	8023d56 <OBJ_GetDesc+0xa6>
                        OBJTOMBXSTRCPY( pData, pSubDesc, strSize );
 8023d48:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8023d4a:	6878      	ldr	r0, [r7, #4]
 8023d4c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8023d4e:	461a      	mov	r2, r3
 8023d50:	f004 fb10 	bl	8028374 <memcpy>
/* ECATCHANGE_START(V5.11) SDO6*/
                    else
                        strSize = 0;
/* ECATCHANGE_END(V5.11) SDO6*/

                    break;
 8023d54:	e019      	b.n	8023d8a <OBJ_GetDesc+0xda>
                    strSize = OBJSTRLEN( (OBJCONST CHAR OBJMEM *) pSubDesc );
                    if ( pData && strSize )
                        OBJTOMBXSTRCPY( pData, pSubDesc, strSize );
/* ECATCHANGE_START(V5.11) SDO6*/
                    else
                        strSize = 0;
 8023d56:	2300      	movs	r3, #0
 8023d58:	85fb      	strh	r3, [r7, #46]	; 0x2e
/* ECATCHANGE_END(V5.11) SDO6*/

                    break;
 8023d5a:	e016      	b.n	8023d8a <OBJ_GetDesc+0xda>
                }
                else
                {
                    i++;
 8023d5c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8023d5e:	3301      	adds	r3, #1
 8023d60:	85bb      	strh	r3, [r7, #44]	; 0x2c
                    pSubDesc = (OBJCONST UCHAR OBJMEM *) OBJGETNEXTSTR( pSubDesc );
 8023d62:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8023d64:	f004 fbc4 	bl	80284f0 <strlen>
 8023d68:	4603      	mov	r3, r0
 8023d6a:	3301      	adds	r3, #1
 8023d6c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8023d6e:	4413      	add	r3, r2
 8023d70:	62bb      	str	r3, [r7, #40]	; 0x28
            UINT16 tmpSubindex = subindex;

            {

            OBJCONST UCHAR OBJMEM * pSubDesc = (OBJCONST UCHAR OBJMEM *) OBJGETNEXTSTR( pDesc );
            while (( i <= tmpSubindex )
 8023d72:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8023d74:	8c3b      	ldrh	r3, [r7, #32]
 8023d76:	429a      	cmp	r2, r3
 8023d78:	d807      	bhi.n	8023d8a <OBJ_GetDesc+0xda>
                &&( pSubDesc[0] != 0xFF && pSubDesc[0] != 0xFE ))
 8023d7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8023d7c:	781b      	ldrb	r3, [r3, #0]
 8023d7e:	2bff      	cmp	r3, #255	; 0xff
 8023d80:	d003      	beq.n	8023d8a <OBJ_GetDesc+0xda>
 8023d82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8023d84:	781b      	ldrb	r3, [r3, #0]
 8023d86:	2bfe      	cmp	r3, #254	; 0xfe
 8023d88:	d1cf      	bne.n	8023d2a <OBJ_GetDesc+0x7a>
            }
            }
            }
        }

        if ( strSize == 0 )
 8023d8a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8023d8c:	2b00      	cmp	r3, #0
 8023d8e:	d11a      	bne.n	8023dc6 <OBJ_GetDesc+0x116>
        {
            // no string found for subindex x -> name is Subindex x
            strSize =    12;
 8023d90:	230c      	movs	r3, #12
 8023d92:	85fb      	strh	r3, [r7, #46]	; 0x2e

            if ( pData )
 8023d94:	687b      	ldr	r3, [r7, #4]
 8023d96:	2b00      	cmp	r3, #0
 8023d98:	d015      	beq.n	8023dc6 <OBJ_GetDesc+0x116>
            {
                UCHAR OBJMEM         TmpDescr[13];
                OBJSTRCPY(TmpDescr,aSubindexDesc,SIZEOF(TmpDescr));
 8023d9a:	4b0d      	ldr	r3, [pc, #52]	; (8023dd0 <OBJ_GetDesc+0x120>)
 8023d9c:	f107 0410 	add.w	r4, r7, #16
 8023da0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8023da2:	c407      	stmia	r4!, {r0, r1, r2}
 8023da4:	7023      	strb	r3, [r4, #0]
                
                OBJ_CopyNumberToString( &TmpDescr[9], subindex );
 8023da6:	f107 0310 	add.w	r3, r7, #16
 8023daa:	f103 0209 	add.w	r2, r3, #9
 8023dae:	7b7b      	ldrb	r3, [r7, #13]
 8023db0:	4610      	mov	r0, r2
 8023db2:	4619      	mov	r1, r3
 8023db4:	f7ff fe6a 	bl	8023a8c <OBJ_CopyNumberToString>
                MBXSTRCPY( pData, TmpDescr, SIZEOF(TmpDescr) );
 8023db8:	f107 0310 	add.w	r3, r7, #16
 8023dbc:	6878      	ldr	r0, [r7, #4]
 8023dbe:	4619      	mov	r1, r3
 8023dc0:	220d      	movs	r2, #13
 8023dc2:	f004 fad7 	bl	8028374 <memcpy>
            }
        }
    }

    return strSize;
 8023dc6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
}
 8023dc8:	4618      	mov	r0, r3
 8023dca:	3734      	adds	r7, #52	; 0x34
 8023dcc:	46bd      	mov	sp, r7
 8023dce:	bd90      	pop	{r4, r7, pc}
 8023dd0:	1fff1398 	.word	0x1fff1398

08023dd4 <OBJ_GetEntryDesc>:
         to define the object dictionary independent of the sdoserv-files

*////////////////////////////////////////////////////////////////////////////////////////

OBJCONST TSDOINFOENTRYDESC OBJMEM * OBJ_GetEntryDesc(OBJCONST TOBJECT OBJMEM * pObjEntry, UINT8 Subindex)
{
 8023dd4:	b480      	push	{r7}
 8023dd6:	b085      	sub	sp, #20
 8023dd8:	af00      	add	r7, sp, #0
 8023dda:	6078      	str	r0, [r7, #4]
 8023ddc:	460b      	mov	r3, r1
 8023dde:	70fb      	strb	r3, [r7, #3]
    OBJCONST TSDOINFOENTRYDESC OBJMEM *pEntry;
    UINT8 objCode = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_OBJCODEMASK) >> OBJFLAGS_OBJCODESHIFT;
 8023de0:	687b      	ldr	r3, [r7, #4]
 8023de2:	899b      	ldrh	r3, [r3, #12]
 8023de4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8023de8:	121b      	asrs	r3, r3, #8
 8023dea:	72fb      	strb	r3, [r7, #11]

    if ((objCode == OBJCODE_ARR)
 8023dec:	7afb      	ldrb	r3, [r7, #11]
 8023dee:	2b08      	cmp	r3, #8
 8023df0:	d10b      	bne.n	8023e0a <OBJ_GetEntryDesc+0x36>
        )
    {
        /* object is an array */
        if ( Subindex == 0 )
 8023df2:	78fb      	ldrb	r3, [r7, #3]
 8023df4:	2b00      	cmp	r3, #0
 8023df6:	d103      	bne.n	8023e00 <OBJ_GetEntryDesc+0x2c>
            /* subindex 0 has a description */
            pEntry = &pObjEntry->pEntryDesc[0];
 8023df8:	687b      	ldr	r3, [r7, #4]
 8023dfa:	691b      	ldr	r3, [r3, #16]
 8023dfc:	60fb      	str	r3, [r7, #12]
 8023dfe:	e00d      	b.n	8023e1c <OBJ_GetEntryDesc+0x48>
        else
            /* and all other elements have the same description */
            pEntry = &pObjEntry->pEntryDesc[1];
 8023e00:	687b      	ldr	r3, [r7, #4]
 8023e02:	691b      	ldr	r3, [r3, #16]
 8023e04:	3306      	adds	r3, #6
 8023e06:	60fb      	str	r3, [r7, #12]
 8023e08:	e008      	b.n	8023e1c <OBJ_GetEntryDesc+0x48>
    }
    else
    {
        {
            /* object is a variable or a record return the corresponding entry */
            pEntry = &pObjEntry->pEntryDesc[Subindex];
 8023e0a:	687b      	ldr	r3, [r7, #4]
 8023e0c:	6919      	ldr	r1, [r3, #16]
 8023e0e:	78fa      	ldrb	r2, [r7, #3]
 8023e10:	4613      	mov	r3, r2
 8023e12:	005b      	lsls	r3, r3, #1
 8023e14:	4413      	add	r3, r2
 8023e16:	005b      	lsls	r3, r3, #1
 8023e18:	440b      	add	r3, r1
 8023e1a:	60fb      	str	r3, [r7, #12]
        }
    }

    return pEntry;
 8023e1c:	68fb      	ldr	r3, [r7, #12]
}
 8023e1e:	4618      	mov	r0, r3
 8023e20:	3714      	adds	r7, #20
 8023e22:	46bd      	mov	sp, r7
 8023e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023e28:	4770      	bx	lr
 8023e2a:	bf00      	nop

08023e2c <OBJ_GetObjDesc>:
         to define the object dictionary independent of the sdoserv-files

*////////////////////////////////////////////////////////////////////////////////////////

OBJCONST TSDOINFOOBJDESC OBJMEM * OBJ_GetObjDesc(OBJCONST TOBJECT OBJMEM * pObjEntry)
{
 8023e2c:	b480      	push	{r7}
 8023e2e:	b083      	sub	sp, #12
 8023e30:	af00      	add	r7, sp, #0
 8023e32:	6078      	str	r0, [r7, #4]
    return &pObjEntry->ObjDesc;
 8023e34:	687b      	ldr	r3, [r7, #4]
 8023e36:	330a      	adds	r3, #10
}
 8023e38:	4618      	mov	r0, r3
 8023e3a:	370c      	adds	r7, #12
 8023e3c:	46bd      	mov	sp, r7
 8023e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023e42:	4770      	bx	lr

08023e44 <OBJ_GetEntryOffset>:

 \brief    This function calculates the bit offset of the entry in the object's variable
*////////////////////////////////////////////////////////////////////////////////////////

UINT16 OBJ_GetEntryOffset(UINT8 subindex, OBJCONST TOBJECT OBJMEM * pObjEntry)
{
 8023e44:	b480      	push	{r7}
 8023e46:	b087      	sub	sp, #28
 8023e48:	af00      	add	r7, sp, #0
 8023e4a:	4603      	mov	r3, r0
 8023e4c:	6039      	str	r1, [r7, #0]
 8023e4e:	71fb      	strb	r3, [r7, #7]
    UINT16 i;
    /* bitOffset will be initialized with the bit offset of subindex 1 */
/*ECATCHANGE_START(V5.11) OBJ1*/
    UINT16 bitOffset = 0;
 8023e50:	2300      	movs	r3, #0
 8023e52:	82bb      	strh	r3, [r7, #20]
    UINT8 objCode = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_OBJCODEMASK) >> OBJFLAGS_OBJCODESHIFT;
 8023e54:	683b      	ldr	r3, [r7, #0]
 8023e56:	899b      	ldrh	r3, [r3, #12]
 8023e58:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8023e5c:	121b      	asrs	r3, r3, #8
 8023e5e:	73fb      	strb	r3, [r7, #15]
    OBJCONST TSDOINFOENTRYDESC OBJMEM *pEntry;

    if(subindex > 0)
 8023e60:	79fb      	ldrb	r3, [r7, #7]
 8023e62:	2b00      	cmp	r3, #0
 8023e64:	d002      	beq.n	8023e6c <OBJ_GetEntryOffset+0x28>
    {
        /*subindex 1 has an offset of 16Bit (even if Si0 is only an UINT8) */
        bitOffset +=16;
 8023e66:	8abb      	ldrh	r3, [r7, #20]
 8023e68:	3310      	adds	r3, #16
 8023e6a:	82bb      	strh	r3, [r7, #20]
    }
/*ECATCHANGE_END(V5.11) OBJ1*/

    if (objCode == OBJCODE_VAR)
 8023e6c:	7bfb      	ldrb	r3, [r7, #15]
 8023e6e:	2b07      	cmp	r3, #7
 8023e70:	d101      	bne.n	8023e76 <OBJ_GetEntryOffset+0x32>
        return 0;
 8023e72:	2300      	movs	r3, #0
 8023e74:	e091      	b.n	8023f9a <OBJ_GetEntryOffset+0x156>

    for (i = 1; i <= subindex; i++)
 8023e76:	2301      	movs	r3, #1
 8023e78:	82fb      	strh	r3, [r7, #22]
 8023e7a:	e087      	b.n	8023f8c <OBJ_GetEntryOffset+0x148>
    {
        /* get the entry description */
        if ((objCode == OBJCODE_ARR)
 8023e7c:	7bfb      	ldrb	r3, [r7, #15]
 8023e7e:	2b08      	cmp	r3, #8
 8023e80:	d104      	bne.n	8023e8c <OBJ_GetEntryOffset+0x48>
           )
            pEntry = &pObjEntry->pEntryDesc[1];
 8023e82:	683b      	ldr	r3, [r7, #0]
 8023e84:	691b      	ldr	r3, [r3, #16]
 8023e86:	3306      	adds	r3, #6
 8023e88:	613b      	str	r3, [r7, #16]
 8023e8a:	e008      	b.n	8023e9e <OBJ_GetEntryOffset+0x5a>
        else
        {
            pEntry = &pObjEntry->pEntryDesc[i];
 8023e8c:	683b      	ldr	r3, [r7, #0]
 8023e8e:	6919      	ldr	r1, [r3, #16]
 8023e90:	8afa      	ldrh	r2, [r7, #22]
 8023e92:	4613      	mov	r3, r2
 8023e94:	005b      	lsls	r3, r3, #1
 8023e96:	4413      	add	r3, r2
 8023e98:	005b      	lsls	r3, r3, #1
 8023e9a:	440b      	add	r3, r1
 8023e9c:	613b      	str	r3, [r7, #16]
        }

        switch (pEntry->DataType)
 8023e9e:	693b      	ldr	r3, [r7, #16]
 8023ea0:	881b      	ldrh	r3, [r3, #0]
 8023ea2:	2b1f      	cmp	r3, #31
 8023ea4:	d023      	beq.n	8023eee <OBJ_GetEntryOffset+0xaa>
 8023ea6:	2b1f      	cmp	r3, #31
 8023ea8:	dc0d      	bgt.n	8023ec6 <OBJ_GetEntryOffset+0x82>
 8023eaa:	2b06      	cmp	r3, #6
 8023eac:	d01f      	beq.n	8023eee <OBJ_GetEntryOffset+0xaa>
 8023eae:	2b06      	cmp	r3, #6
 8023eb0:	dc04      	bgt.n	8023ebc <OBJ_GetEntryOffset+0x78>
 8023eb2:	2b03      	cmp	r3, #3
 8023eb4:	d01b      	beq.n	8023eee <OBJ_GetEntryOffset+0xaa>
 8023eb6:	2b04      	cmp	r3, #4
 8023eb8:	d037      	beq.n	8023f2a <OBJ_GetEntryOffset+0xe6>
 8023eba:	e058      	b.n	8023f6e <OBJ_GetEntryOffset+0x12a>
 8023ebc:	2b08      	cmp	r3, #8
 8023ebe:	dd34      	ble.n	8023f2a <OBJ_GetEntryOffset+0xe6>
 8023ec0:	2b0b      	cmp	r3, #11
 8023ec2:	d014      	beq.n	8023eee <OBJ_GetEntryOffset+0xaa>
 8023ec4:	e053      	b.n	8023f6e <OBJ_GetEntryOffset+0x12a>
 8023ec6:	2b2f      	cmp	r3, #47	; 0x2f
 8023ec8:	d02f      	beq.n	8023f2a <OBJ_GetEntryOffset+0xe6>
 8023eca:	2b2f      	cmp	r3, #47	; 0x2f
 8023ecc:	dc04      	bgt.n	8023ed8 <OBJ_GetEntryOffset+0x94>
 8023ece:	2b20      	cmp	r3, #32
 8023ed0:	d02b      	beq.n	8023f2a <OBJ_GetEntryOffset+0xe6>
 8023ed2:	2b2e      	cmp	r3, #46	; 0x2e
 8023ed4:	d00b      	beq.n	8023eee <OBJ_GetEntryOffset+0xaa>
 8023ed6:	e04a      	b.n	8023f6e <OBJ_GetEntryOffset+0x12a>
 8023ed8:	f5b3 7f18 	cmp.w	r3, #608	; 0x260
 8023edc:	d007      	beq.n	8023eee <OBJ_GetEntryOffset+0xaa>
 8023ede:	f5b3 7f18 	cmp.w	r3, #608	; 0x260
 8023ee2:	db44      	blt.n	8023f6e <OBJ_GetEntryOffset+0x12a>
 8023ee4:	f2a3 2362 	subw	r3, r3, #610	; 0x262
 8023ee8:	2b01      	cmp	r3, #1
 8023eea:	d840      	bhi.n	8023f6e <OBJ_GetEntryOffset+0x12a>
 8023eec:	e01d      	b.n	8023f2a <OBJ_GetEntryOffset+0xe6>
/*ECATCHANGE_END(V5.11) SDO9*/

#if OBJ_WORD_ALIGN    || OBJ_DWORD_ALIGN
            /* the 16-bit variables in the structure are word-aligned,
               align the actual bitOffset to a word */
            bitOffset = (bitOffset+15) & 0xFFF0;
 8023eee:	8abb      	ldrh	r3, [r7, #20]
 8023ef0:	330f      	adds	r3, #15
 8023ef2:	b29b      	uxth	r3, r3
 8023ef4:	f023 030f 	bic.w	r3, r3, #15
 8023ef8:	82bb      	strh	r3, [r7, #20]
#endif


/*ECATCHANGE_START(V5.11) SDO9*/
            if (i < subindex)
 8023efa:	79fb      	ldrb	r3, [r7, #7]
 8023efc:	b29b      	uxth	r3, r3
 8023efe:	8afa      	ldrh	r2, [r7, #22]
 8023f00:	429a      	cmp	r2, r3
 8023f02:	d211      	bcs.n	8023f28 <OBJ_GetEntryOffset+0xe4>
            {
                if((pEntry->DataType == DEFTYPE_UNICODE_STRING)
 8023f04:	693b      	ldr	r3, [r7, #16]
 8023f06:	881b      	ldrh	r3, [r3, #0]
 8023f08:	2b0b      	cmp	r3, #11
 8023f0a:	d004      	beq.n	8023f16 <OBJ_GetEntryOffset+0xd2>
                    ||(pEntry->DataType == DEFTYPE_ARRAY_OF_INT))
 8023f0c:	693b      	ldr	r3, [r7, #16]
 8023f0e:	881b      	ldrh	r3, [r3, #0]
 8023f10:	f5b3 7f18 	cmp.w	r3, #608	; 0x260
 8023f14:	d104      	bne.n	8023f20 <OBJ_GetEntryOffset+0xdc>
                {
                    bitOffset += pEntry->BitLength;
 8023f16:	693b      	ldr	r3, [r7, #16]
 8023f18:	885a      	ldrh	r2, [r3, #2]
 8023f1a:	8abb      	ldrh	r3, [r7, #20]
 8023f1c:	4413      	add	r3, r2
 8023f1e:	82bb      	strh	r3, [r7, #20]
                }

                bitOffset += 16;
 8023f20:	8abb      	ldrh	r3, [r7, #20]
 8023f22:	3310      	adds	r3, #16
 8023f24:	82bb      	strh	r3, [r7, #20]
            }
/*ECATCHANGE_END(V5.11) SDO9*/
            break;
 8023f26:	e02e      	b.n	8023f86 <OBJ_GetEntryOffset+0x142>
 8023f28:	e02d      	b.n	8023f86 <OBJ_GetEntryOffset+0x142>
        case    DEFTYPE_ARRAY_OF_UDINT:
/*ECATCHANGE_END(V5.11) SDO9*/
#if OBJ_DWORD_ALIGN
            /* the 32-bit variables in the structure are dword-aligned,
               align the actual bitOffset to a dword */
            bitOffset = (bitOffset+31) & 0xFFE0;
 8023f2a:	8abb      	ldrh	r3, [r7, #20]
 8023f2c:	331f      	adds	r3, #31
 8023f2e:	b29b      	uxth	r3, r3
 8023f30:	f023 031f 	bic.w	r3, r3, #31
 8023f34:	82bb      	strh	r3, [r7, #20]
               align the actual bitOffset to a word */
            bitOffset = (bitOffset+15) & 0xFFF0;
#endif

/*ECATCHANGE_START(V5.11) SDO9*/
            if (i < subindex)
 8023f36:	79fb      	ldrb	r3, [r7, #7]
 8023f38:	b29b      	uxth	r3, r3
 8023f3a:	8afa      	ldrh	r2, [r7, #22]
 8023f3c:	429a      	cmp	r2, r3
 8023f3e:	d215      	bcs.n	8023f6c <OBJ_GetEntryOffset+0x128>
            {
                if((pEntry->DataType == DEFTYPE_ARRAY_OF_DINT)
 8023f40:	693b      	ldr	r3, [r7, #16]
 8023f42:	881b      	ldrh	r3, [r3, #0]
 8023f44:	f240 2262 	movw	r2, #610	; 0x262
 8023f48:	4293      	cmp	r3, r2
 8023f4a:	d005      	beq.n	8023f58 <OBJ_GetEntryOffset+0x114>
                    ||(pEntry->DataType == DEFTYPE_ARRAY_OF_UDINT))
 8023f4c:	693b      	ldr	r3, [r7, #16]
 8023f4e:	881b      	ldrh	r3, [r3, #0]
 8023f50:	f240 2263 	movw	r2, #611	; 0x263
 8023f54:	4293      	cmp	r3, r2
 8023f56:	d105      	bne.n	8023f64 <OBJ_GetEntryOffset+0x120>
                {
                    bitOffset += pEntry->BitLength;
 8023f58:	693b      	ldr	r3, [r7, #16]
 8023f5a:	885a      	ldrh	r2, [r3, #2]
 8023f5c:	8abb      	ldrh	r3, [r7, #20]
 8023f5e:	4413      	add	r3, r2
 8023f60:	82bb      	strh	r3, [r7, #20]
 8023f62:	e003      	b.n	8023f6c <OBJ_GetEntryOffset+0x128>
                }
                else
                   bitOffset += 32;
 8023f64:	8abb      	ldrh	r3, [r7, #20]
 8023f66:	3320      	adds	r3, #32
 8023f68:	82bb      	strh	r3, [r7, #20]
            }
/*ECATCHANGE_END(V5.11) SDO9*/
            break;
 8023f6a:	e00c      	b.n	8023f86 <OBJ_GetEntryOffset+0x142>
 8023f6c:	e00b      	b.n	8023f86 <OBJ_GetEntryOffset+0x142>
        default:
            /* align the actual bitOffset to a byte */
            if (i < subindex)
 8023f6e:	79fb      	ldrb	r3, [r7, #7]
 8023f70:	b29b      	uxth	r3, r3
 8023f72:	8afa      	ldrh	r2, [r7, #22]
 8023f74:	429a      	cmp	r2, r3
 8023f76:	d205      	bcs.n	8023f84 <OBJ_GetEntryOffset+0x140>
                bitOffset += pEntry->BitLength;
 8023f78:	693b      	ldr	r3, [r7, #16]
 8023f7a:	885a      	ldrh	r2, [r3, #2]
 8023f7c:	8abb      	ldrh	r3, [r7, #20]
 8023f7e:	4413      	add	r3, r2
 8023f80:	82bb      	strh	r3, [r7, #20]
            break;
 8023f82:	e7ff      	b.n	8023f84 <OBJ_GetEntryOffset+0x140>
 8023f84:	bf00      	nop
/*ECATCHANGE_END(V5.11) OBJ1*/

    if (objCode == OBJCODE_VAR)
        return 0;

    for (i = 1; i <= subindex; i++)
 8023f86:	8afb      	ldrh	r3, [r7, #22]
 8023f88:	3301      	adds	r3, #1
 8023f8a:	82fb      	strh	r3, [r7, #22]
 8023f8c:	79fb      	ldrb	r3, [r7, #7]
 8023f8e:	b29b      	uxth	r3, r3
 8023f90:	8afa      	ldrh	r2, [r7, #22]
 8023f92:	429a      	cmp	r2, r3
 8023f94:	f67f af72 	bls.w	8023e7c <OBJ_GetEntryOffset+0x38>
                bitOffset += pEntry->BitLength;
            break;
        }
    }

    return bitOffset;
 8023f98:	8abb      	ldrh	r3, [r7, #20]
}
 8023f9a:	4618      	mov	r0, r3
 8023f9c:	371c      	adds	r7, #28
 8023f9e:	46bd      	mov	sp, r7
 8023fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023fa4:	4770      	bx	lr
 8023fa6:	bf00      	nop

08023fa8 <CheckSyncTypeValue>:
 \return    result                Result of the value validation

 \brief    Checks if the new Sync type value is valid
*////////////////////////////////////////////////////////////////////////////////////////
UINT8 CheckSyncTypeValue(UINT16 index, UINT16 NewSyncType)
{
 8023fa8:	b480      	push	{r7}
 8023faa:	b083      	sub	sp, #12
 8023fac:	af00      	add	r7, sp, #0
 8023fae:	4603      	mov	r3, r0
 8023fb0:	460a      	mov	r2, r1
 8023fb2:	80fb      	strh	r3, [r7, #6]
 8023fb4:	4613      	mov	r3, r2
 8023fb6:	80bb      	strh	r3, [r7, #4]
    /*ECATCHANGE_START(V5.11) ESM7*/
    switch (NewSyncType)
 8023fb8:	88bb      	ldrh	r3, [r7, #4]
 8023fba:	2b22      	cmp	r3, #34	; 0x22
 8023fbc:	f200 80bb 	bhi.w	8024136 <CheckSyncTypeValue+0x18e>
 8023fc0:	a201      	add	r2, pc, #4	; (adr r2, 8023fc8 <CheckSyncTypeValue+0x20>)
 8023fc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8023fc6:	bf00      	nop
 8023fc8:	08024055 	.word	0x08024055
 8023fcc:	08024059 	.word	0x08024059
 8023fd0:	080240cb 	.word	0x080240cb
 8023fd4:	08024101 	.word	0x08024101
 8023fd8:	08024137 	.word	0x08024137
 8023fdc:	08024137 	.word	0x08024137
 8023fe0:	08024137 	.word	0x08024137
 8023fe4:	08024137 	.word	0x08024137
 8023fe8:	08024137 	.word	0x08024137
 8023fec:	08024137 	.word	0x08024137
 8023ff0:	08024137 	.word	0x08024137
 8023ff4:	08024137 	.word	0x08024137
 8023ff8:	08024137 	.word	0x08024137
 8023ffc:	08024137 	.word	0x08024137
 8024000:	08024137 	.word	0x08024137
 8024004:	08024137 	.word	0x08024137
 8024008:	08024137 	.word	0x08024137
 802400c:	08024137 	.word	0x08024137
 8024010:	08024137 	.word	0x08024137
 8024014:	08024137 	.word	0x08024137
 8024018:	08024137 	.word	0x08024137
 802401c:	08024137 	.word	0x08024137
 8024020:	08024137 	.word	0x08024137
 8024024:	08024137 	.word	0x08024137
 8024028:	08024137 	.word	0x08024137
 802402c:	08024137 	.word	0x08024137
 8024030:	08024137 	.word	0x08024137
 8024034:	08024137 	.word	0x08024137
 8024038:	08024137 	.word	0x08024137
 802403c:	08024137 	.word	0x08024137
 8024040:	08024137 	.word	0x08024137
 8024044:	08024137 	.word	0x08024137
 8024048:	08024137 	.word	0x08024137
 802404c:	08024137 	.word	0x08024137
 8024050:	080240a7 	.word	0x080240a7
    {
    case SYNCTYPE_FREERUN:
        return 0; //free run sync mode is always accepted
 8024054:	2300      	movs	r3, #0
 8024056:	e06f      	b.n	8024138 <CheckSyncTypeValue+0x190>
        break;

    case SYNCTYPE_SM_SYNCHRON:
        if ((index == 0x1C32) 
 8024058:	88fb      	ldrh	r3, [r7, #6]
 802405a:	f641 4232 	movw	r2, #7218	; 0x1c32
 802405e:	4293      	cmp	r3, r2
 8024060:	d10b      	bne.n	802407a <CheckSyncTypeValue+0xd2>
            && (nPdOutputSize > 0) 
 8024062:	4b38      	ldr	r3, [pc, #224]	; (8024144 <CheckSyncTypeValue+0x19c>)
 8024064:	881b      	ldrh	r3, [r3, #0]
 8024066:	2b00      	cmp	r3, #0
 8024068:	d007      	beq.n	802407a <CheckSyncTypeValue+0xd2>
            && ((sSyncManOutPar.u16SyncTypesSupported & SYNCTYPE_SYNCHRONSUPP) > 0))
 802406a:	4b37      	ldr	r3, [pc, #220]	; (8024148 <CheckSyncTypeValue+0x1a0>)
 802406c:	899b      	ldrh	r3, [r3, #12]
 802406e:	f003 0302 	and.w	r3, r3, #2
 8024072:	2b00      	cmp	r3, #0
 8024074:	dd01      	ble.n	802407a <CheckSyncTypeValue+0xd2>
        {
            /*SyncManager sync mode is supported and output process data is configured*/
            return 0;
 8024076:	2300      	movs	r3, #0
 8024078:	e05e      	b.n	8024138 <CheckSyncTypeValue+0x190>
        }
        else
        if ((index == 0x1C33) 
 802407a:	88fb      	ldrh	r3, [r7, #6]
 802407c:	f641 4233 	movw	r2, #7219	; 0x1c33
 8024080:	4293      	cmp	r3, r2
 8024082:	d10f      	bne.n	80240a4 <CheckSyncTypeValue+0xfc>
            && ((sSyncManInPar.u16SyncTypesSupported & SYNCTYPE_SYNCHRONSUPP) > 0)
 8024084:	4b31      	ldr	r3, [pc, #196]	; (802414c <CheckSyncTypeValue+0x1a4>)
 8024086:	899b      	ldrh	r3, [r3, #12]
 8024088:	f003 0302 	and.w	r3, r3, #2
 802408c:	2b00      	cmp	r3, #0
 802408e:	dd09      	ble.n	80240a4 <CheckSyncTypeValue+0xfc>
            && (nPdOutputSize == 0) 
 8024090:	4b2c      	ldr	r3, [pc, #176]	; (8024144 <CheckSyncTypeValue+0x19c>)
 8024092:	881b      	ldrh	r3, [r3, #0]
 8024094:	2b00      	cmp	r3, #0
 8024096:	d105      	bne.n	80240a4 <CheckSyncTypeValue+0xfc>
            && (nPdInputSize > 0))
 8024098:	4b2d      	ldr	r3, [pc, #180]	; (8024150 <CheckSyncTypeValue+0x1a8>)
 802409a:	881b      	ldrh	r3, [r3, #0]
 802409c:	2b00      	cmp	r3, #0
 802409e:	d001      	beq.n	80240a4 <CheckSyncTypeValue+0xfc>
            {
                /*SyncManager sync mode is supported and input only shall be configured*/
                return 0;
 80240a0:	2300      	movs	r3, #0
 80240a2:	e049      	b.n	8024138 <CheckSyncTypeValue+0x190>
            }
        break;
 80240a4:	e047      	b.n	8024136 <CheckSyncTypeValue+0x18e>

    case SYNCTYPE_SM2_SYNCHRON:
        if ((index == 0x1C33) 
 80240a6:	88fb      	ldrh	r3, [r7, #6]
 80240a8:	f641 4233 	movw	r2, #7219	; 0x1c33
 80240ac:	4293      	cmp	r3, r2
 80240ae:	d10b      	bne.n	80240c8 <CheckSyncTypeValue+0x120>
            && ((sSyncManInPar.u16SyncTypesSupported & SYNCTYPE_SYNCHRONSUPP) > 0)
 80240b0:	4b26      	ldr	r3, [pc, #152]	; (802414c <CheckSyncTypeValue+0x1a4>)
 80240b2:	899b      	ldrh	r3, [r3, #12]
 80240b4:	f003 0302 	and.w	r3, r3, #2
 80240b8:	2b00      	cmp	r3, #0
 80240ba:	dd05      	ble.n	80240c8 <CheckSyncTypeValue+0x120>
            && (nPdOutputSize > 0))
 80240bc:	4b21      	ldr	r3, [pc, #132]	; (8024144 <CheckSyncTypeValue+0x19c>)
 80240be:	881b      	ldrh	r3, [r3, #0]
 80240c0:	2b00      	cmp	r3, #0
 80240c2:	d001      	beq.n	80240c8 <CheckSyncTypeValue+0x120>
            {
                /*SyncManager sync mode is supported and outputs are defined*/
                return 0;
 80240c4:	2300      	movs	r3, #0
 80240c6:	e037      	b.n	8024138 <CheckSyncTypeValue+0x190>
            }
        break;
 80240c8:	e035      	b.n	8024136 <CheckSyncTypeValue+0x18e>

    case SYNCTYPE_DCSYNC0:
        if ((index == 0x1C32) && ((sSyncManOutPar.u16SyncTypesSupported & SYNCTYPE_DCSYNC0SUPP) > 0))
 80240ca:	88fb      	ldrh	r3, [r7, #6]
 80240cc:	f641 4232 	movw	r2, #7218	; 0x1c32
 80240d0:	4293      	cmp	r3, r2
 80240d2:	d107      	bne.n	80240e4 <CheckSyncTypeValue+0x13c>
 80240d4:	4b1c      	ldr	r3, [pc, #112]	; (8024148 <CheckSyncTypeValue+0x1a0>)
 80240d6:	899b      	ldrh	r3, [r3, #12]
 80240d8:	f003 0304 	and.w	r3, r3, #4
 80240dc:	2b00      	cmp	r3, #0
 80240de:	dd01      	ble.n	80240e4 <CheckSyncTypeValue+0x13c>
        {
            return 0;
 80240e0:	2300      	movs	r3, #0
 80240e2:	e029      	b.n	8024138 <CheckSyncTypeValue+0x190>
        }
        else
        if ((index == 0x1C33) && ((sSyncManInPar.u16SyncTypesSupported & SYNCTYPE_DCSYNC0SUPP) > 0))
 80240e4:	88fb      	ldrh	r3, [r7, #6]
 80240e6:	f641 4233 	movw	r2, #7219	; 0x1c33
 80240ea:	4293      	cmp	r3, r2
 80240ec:	d107      	bne.n	80240fe <CheckSyncTypeValue+0x156>
 80240ee:	4b17      	ldr	r3, [pc, #92]	; (802414c <CheckSyncTypeValue+0x1a4>)
 80240f0:	899b      	ldrh	r3, [r3, #12]
 80240f2:	f003 0304 	and.w	r3, r3, #4
 80240f6:	2b00      	cmp	r3, #0
 80240f8:	dd01      	ble.n	80240fe <CheckSyncTypeValue+0x156>
        {
            return 0;
 80240fa:	2300      	movs	r3, #0
 80240fc:	e01c      	b.n	8024138 <CheckSyncTypeValue+0x190>
        }
        break;
 80240fe:	e01a      	b.n	8024136 <CheckSyncTypeValue+0x18e>

    case SYNCTYPE_DCSYNC1:
        if ((index == 0x1C32) && ((sSyncManOutPar.u16SyncTypesSupported & SYNCTYPE_DCSYNC1SUPP) > 0))
 8024100:	88fb      	ldrh	r3, [r7, #6]
 8024102:	f641 4232 	movw	r2, #7218	; 0x1c32
 8024106:	4293      	cmp	r3, r2
 8024108:	d107      	bne.n	802411a <CheckSyncTypeValue+0x172>
 802410a:	4b0f      	ldr	r3, [pc, #60]	; (8024148 <CheckSyncTypeValue+0x1a0>)
 802410c:	899b      	ldrh	r3, [r3, #12]
 802410e:	f003 0308 	and.w	r3, r3, #8
 8024112:	2b00      	cmp	r3, #0
 8024114:	dd01      	ble.n	802411a <CheckSyncTypeValue+0x172>
        {
            return 0;
 8024116:	2300      	movs	r3, #0
 8024118:	e00e      	b.n	8024138 <CheckSyncTypeValue+0x190>
        }
        else
        if ((index == 0x1C33) && ((sSyncManInPar.u16SyncTypesSupported & SYNCTYPE_DCSYNC1SUPP) > 0))
 802411a:	88fb      	ldrh	r3, [r7, #6]
 802411c:	f641 4233 	movw	r2, #7219	; 0x1c33
 8024120:	4293      	cmp	r3, r2
 8024122:	d107      	bne.n	8024134 <CheckSyncTypeValue+0x18c>
 8024124:	4b09      	ldr	r3, [pc, #36]	; (802414c <CheckSyncTypeValue+0x1a4>)
 8024126:	899b      	ldrh	r3, [r3, #12]
 8024128:	f003 0308 	and.w	r3, r3, #8
 802412c:	2b00      	cmp	r3, #0
 802412e:	dd01      	ble.n	8024134 <CheckSyncTypeValue+0x18c>
        {
            return 0;
 8024130:	2300      	movs	r3, #0
 8024132:	e001      	b.n	8024138 <CheckSyncTypeValue+0x190>
        }
        break;
 8024134:	bf00      	nop
    } //switch 
/*ECATCHANGE_END(V5.11) ESM7*/
    return ABORTIDX_VALUE_EXCEEDED;
 8024136:	2312      	movs	r3, #18

}
 8024138:	4618      	mov	r0, r3
 802413a:	370c      	adds	r7, #12
 802413c:	46bd      	mov	sp, r7
 802413e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024142:	4770      	bx	lr
 8024144:	1fff257a 	.word	0x1fff257a
 8024148:	1fff2898 	.word	0x1fff2898
 802414c:	1fff2854 	.word	0x1fff2854
 8024150:	1fff25a4 	.word	0x1fff25a4

08024154 <OBJ_Read>:

 \brief    This function reads the requested object
*////////////////////////////////////////////////////////////////////////////////////////

UINT8 OBJ_Read( UINT16 index, UINT8 subindex, UINT32 objSize, OBJCONST TOBJECT OBJMEM * pObjEntry, UINT16 MBXMEM * pData, UINT8 bCompleteAccess )
{
 8024154:	b590      	push	{r4, r7, lr}
 8024156:	b091      	sub	sp, #68	; 0x44
 8024158:	af02      	add	r7, sp, #8
 802415a:	60ba      	str	r2, [r7, #8]
 802415c:	607b      	str	r3, [r7, #4]
 802415e:	4603      	mov	r3, r0
 8024160:	81fb      	strh	r3, [r7, #14]
 8024162:	460b      	mov	r3, r1
 8024164:	737b      	strb	r3, [r7, #13]
    UINT16 i = subindex;
 8024166:	7b7b      	ldrb	r3, [r7, #13]
 8024168:	86fb      	strh	r3, [r7, #54]	; 0x36
    /* get the information of ObjCode and MaxSubindex in local variables to support different types of microcontroller */
    UINT8 objCode = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_OBJCODEMASK) >> OBJFLAGS_OBJCODESHIFT;
 802416a:	687b      	ldr	r3, [r7, #4]
 802416c:	899b      	ldrh	r3, [r3, #12]
 802416e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8024172:	121b      	asrs	r3, r3, #8
 8024174:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    UINT16 maxSubindex = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_MAXSUBINDEXMASK) >> OBJFLAGS_MAXSUBINDEXSHIFT;
 8024178:	687b      	ldr	r3, [r7, #4]
 802417a:	899b      	ldrh	r3, [r3, #12]
 802417c:	b2db      	uxtb	r3, r3
 802417e:	86bb      	strh	r3, [r7, #52]	; 0x34
    OBJCONST TSDOINFOENTRYDESC OBJMEM *pEntry;
    /* lastSubindex is used for complete access to make loop over the requested entries
    to be read, we initialize this variable with the requested subindex that only
    one loop will be done for a single access */
    UINT16 lastSubindex = subindex;
 8024180:	7b7b      	ldrb	r3, [r7, #13]
 8024182:	867b      	strh	r3, [r7, #50]	; 0x32

    if ( objCode != OBJCODE_VAR && index >= 0x1000 )
 8024184:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8024188:	2b07      	cmp	r3, #7
 802418a:	d008      	beq.n	802419e <OBJ_Read+0x4a>
 802418c:	89fb      	ldrh	r3, [r7, #14]
 802418e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8024192:	d304      	bcc.n	802419e <OBJ_Read+0x4a>
    {
        /* if the object is an array or record we have to get the maxSubindex from the
        actual value of subindex 0, which is stored as UINT16 at the beginning of the
        object's variable */
        maxSubindex = (*((UINT16 *) (pObjEntry->pVarPtr))) & 0x00FF;
 8024194:	687b      	ldr	r3, [r7, #4]
 8024196:	699b      	ldr	r3, [r3, #24]
 8024198:	881b      	ldrh	r3, [r3, #0]
 802419a:	b2db      	uxtb	r3, r3
 802419c:	86bb      	strh	r3, [r7, #52]	; 0x34

    }

    if ( bCompleteAccess )
 802419e:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80241a2:	2b00      	cmp	r3, #0
 80241a4:	d00c      	beq.n	80241c0 <OBJ_Read+0x6c>
    {
        if ( objCode == OBJCODE_VAR || index < 0x1000 )
 80241a6:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 80241aa:	2b07      	cmp	r3, #7
 80241ac:	d003      	beq.n	80241b6 <OBJ_Read+0x62>
 80241ae:	89fb      	ldrh	r3, [r7, #14]
 80241b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80241b4:	d201      	bcs.n	80241ba <OBJ_Read+0x66>
        {
            /* complete access is not supported with simple objects or ENUM descriptions */
            return ABORTIDX_UNSUPPORTED_ACCESS;
 80241b6:	2305      	movs	r3, #5
 80241b8:	e29a      	b.n	80246f0 <OBJ_Read+0x59c>
        }

        /* we read until the maximum subindex */
        lastSubindex = maxSubindex;
 80241ba:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80241bc:	867b      	strh	r3, [r7, #50]	; 0x32
 80241be:	e02a      	b.n	8024216 <OBJ_Read+0xc2>
    }
    else
        if ( subindex > maxSubindex )
 80241c0:	7b7b      	ldrb	r3, [r7, #13]
 80241c2:	b29b      	uxth	r3, r3
 80241c4:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80241c6:	429a      	cmp	r2, r3
 80241c8:	d201      	bcs.n	80241ce <OBJ_Read+0x7a>
        {
            /* the maximum subindex is reached */
            return ABORTIDX_SUBINDEX_NOT_EXISTING;
 80241ca:	2311      	movs	r3, #17
 80241cc:	e290      	b.n	80246f0 <OBJ_Read+0x59c>
        }
        else
        {
            /* get the corresponding entry description */
            pEntry = OBJ_GetEntryDesc(pObjEntry, (UINT8)i);
 80241ce:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80241d0:	b2db      	uxtb	r3, r3
 80241d2:	6878      	ldr	r0, [r7, #4]
 80241d4:	4619      	mov	r1, r3
 80241d6:	f7ff fdfd 	bl	8023dd4 <OBJ_GetEntryDesc>
 80241da:	6278      	str	r0, [r7, #36]	; 0x24

            /*Check access only for non-align entries*/
            if(pEntry->ObjAccess != 0x0)
 80241dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80241de:	889b      	ldrh	r3, [r3, #4]
 80241e0:	2b00      	cmp	r3, #0
 80241e2:	d018      	beq.n	8024216 <OBJ_Read+0xc2>
            {
                /* check if we have read access (bits 0-2 (PREOP, SAFEOP, OP) of ObjAccess)
                by comparing with the actual state (bits 1-3 (PREOP, SAFEOP, OP) of AL Status) */
                if ( ((UINT8) ((pEntry->ObjAccess & ACCESS_READ)<<1)) < (nAlStatus & STATE_MASK) )
 80241e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80241e6:	889b      	ldrh	r3, [r3, #4]
 80241e8:	b2db      	uxtb	r3, r3
 80241ea:	f003 0307 	and.w	r3, r3, #7
 80241ee:	b2db      	uxtb	r3, r3
 80241f0:	005b      	lsls	r3, r3, #1
 80241f2:	b2db      	uxtb	r3, r3
 80241f4:	461a      	mov	r2, r3
 80241f6:	4b9e      	ldr	r3, [pc, #632]	; (8024470 <OBJ_Read+0x31c>)
 80241f8:	781b      	ldrb	r3, [r3, #0]
 80241fa:	f003 030f 	and.w	r3, r3, #15
 80241fe:	429a      	cmp	r2, r3
 8024200:	da09      	bge.n	8024216 <OBJ_Read+0xc2>
                {
                    /* we don't have read access */
                    if ( (pEntry->ObjAccess & ACCESS_READ) == 0 )
 8024202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8024204:	889b      	ldrh	r3, [r3, #4]
 8024206:	f003 0307 	and.w	r3, r3, #7
 802420a:	2b00      	cmp	r3, #0
 802420c:	d101      	bne.n	8024212 <OBJ_Read+0xbe>
                    {
                        /* it is a write only entry */
                        return ABORTIDX_WRITE_ONLY_ENTRY;
 802420e:	2306      	movs	r3, #6
 8024210:	e26e      	b.n	80246f0 <OBJ_Read+0x59c>
                    }
                    else
                    {
                        /* we don't have read access in this state */
                        return ABORTIDX_IN_THIS_STATE_DATA_CANNOT_BE_READ_OR_STORED;
 8024212:	231a      	movs	r3, #26
 8024214:	e26c      	b.n	80246f0 <OBJ_Read+0x59c>
                    }
                }
            }
        }
        if ( pObjEntry->Read != NULL )
 8024216:	687b      	ldr	r3, [r7, #4]
 8024218:	69db      	ldr	r3, [r3, #28]
 802421a:	2b00      	cmp	r3, #0
 802421c:	d00d      	beq.n	802423a <OBJ_Read+0xe6>
        {
            /* Read function is defined, we call the object specific read function */
            return pObjEntry->Read(index, subindex, objSize, pData, bCompleteAccess);
 802421e:	687b      	ldr	r3, [r7, #4]
 8024220:	69dc      	ldr	r4, [r3, #28]
 8024222:	89f9      	ldrh	r1, [r7, #14]
 8024224:	7b7a      	ldrb	r2, [r7, #13]
 8024226:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 802422a:	9300      	str	r3, [sp, #0]
 802422c:	4608      	mov	r0, r1
 802422e:	4611      	mov	r1, r2
 8024230:	68ba      	ldr	r2, [r7, #8]
 8024232:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024234:	47a0      	blx	r4
 8024236:	4603      	mov	r3, r0
 8024238:	e25a      	b.n	80246f0 <OBJ_Read+0x59c>
        }
        else if ( index < 0x1000 && subindex != 0 )
 802423a:	89fb      	ldrh	r3, [r7, #14]
 802423c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8024240:	d232      	bcs.n	80242a8 <OBJ_Read+0x154>
 8024242:	7b7b      	ldrb	r3, [r7, #13]
 8024244:	2b00      	cmp	r3, #0
 8024246:	d02f      	beq.n	80242a8 <OBJ_Read+0x154>
        {
            /* an ENUM description is read */
            UINT16 size;
            UINT16 MBXMEM *pVarPtr = (UINT16 MBXMEM *) pObjEntry->pVarPtr;
 8024248:	687b      	ldr	r3, [r7, #4]
 802424a:	699b      	ldr	r3, [r3, #24]
 802424c:	623b      	str	r3, [r7, #32]
            CHAR **p;

            /* we get the corresponding entry description */
            pEntry = OBJ_GetEntryDesc(pObjEntry, subindex);
 802424e:	7b7b      	ldrb	r3, [r7, #13]
 8024250:	6878      	ldr	r0, [r7, #4]
 8024252:	4619      	mov	r1, r3
 8024254:	f7ff fdbe 	bl	8023dd4 <OBJ_GetEntryDesc>
 8024258:	6278      	str	r0, [r7, #36]	; 0x24
            size = BIT2BYTE(pEntry->BitLength);
 802425a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802425c:	885b      	ldrh	r3, [r3, #2]
 802425e:	3307      	adds	r3, #7
 8024260:	10db      	asrs	r3, r3, #3
 8024262:	83fb      	strh	r3, [r7, #30]

            p = (CHAR **) pVarPtr;
 8024264:	6a3b      	ldr	r3, [r7, #32]
 8024266:	61bb      	str	r3, [r7, #24]
            pVarPtr = (UINT16 MBXMEM *)p[subindex-1];
 8024268:	7b7b      	ldrb	r3, [r7, #13]
 802426a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 802426e:	3b01      	subs	r3, #1
 8024270:	009b      	lsls	r3, r3, #2
 8024272:	69ba      	ldr	r2, [r7, #24]
 8024274:	4413      	add	r3, r2
 8024276:	681b      	ldr	r3, [r3, #0]
 8024278:	623b      	str	r3, [r7, #32]

            {
            // Get enum value (first 32Bit)
            pData[0] = pVarPtr[0];
 802427a:	6a3b      	ldr	r3, [r7, #32]
 802427c:	881a      	ldrh	r2, [r3, #0]
 802427e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024280:	801a      	strh	r2, [r3, #0]
            pData[1] = pVarPtr[1];
 8024282:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024284:	3302      	adds	r3, #2
 8024286:	6a3a      	ldr	r2, [r7, #32]
 8024288:	8852      	ldrh	r2, [r2, #2]
 802428a:	801a      	strh	r2, [r3, #0]
            pData += 2;
 802428c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 802428e:	3304      	adds	r3, #4
 8024290:	64bb      	str	r3, [r7, #72]	; 0x48
            pVarPtr += 2;
 8024292:	6a3b      	ldr	r3, [r7, #32]
 8024294:	3304      	adds	r3, #4
 8024296:	623b      	str	r3, [r7, #32]

            // Get enum description
            OBJTOMBXSTRCPY(pData,pVarPtr,size-4);
 8024298:	8bfb      	ldrh	r3, [r7, #30]
 802429a:	3b04      	subs	r3, #4
 802429c:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 802429e:	6a39      	ldr	r1, [r7, #32]
 80242a0:	461a      	mov	r2, r3
 80242a2:	f004 f867 	bl	8028374 <memcpy>
        {
            /* Read function is defined, we call the object specific read function */
            return pObjEntry->Read(index, subindex, objSize, pData, bCompleteAccess);
        }
        else if ( index < 0x1000 && subindex != 0 )
        {
 80242a6:	e222      	b.n	80246ee <OBJ_Read+0x59a>
            OBJTOMBXSTRCPY(pData,pVarPtr,size-4);
            }
        }
        else
        {
            UINT8 bRead = 0x0;
 80242a8:	2300      	movs	r3, #0
 80242aa:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
            UINT8 result = 0;
 80242ae:	2300      	movs	r3, #0
 80242b0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30


            /* a variable object is read */
            for (i = subindex; i <= lastSubindex; i++)
 80242b4:	7b7b      	ldrb	r3, [r7, #13]
 80242b6:	86fb      	strh	r3, [r7, #54]	; 0x36
 80242b8:	e20d      	b.n	80246d6 <OBJ_Read+0x582>
            {
                /* if only a single entry is requested, this loop will only be done once */
                UINT16 MBXMEM *pVarPtr = (UINT16 MBXMEM *) pObjEntry->pVarPtr;
 80242ba:	687b      	ldr	r3, [r7, #4]
 80242bc:	699b      	ldr	r3, [r3, #24]
 80242be:	617b      	str	r3, [r7, #20]
                UINT16 bitOffset = 0;
 80242c0:	2300      	movs	r3, #0
 80242c2:	85fb      	strh	r3, [r7, #46]	; 0x2e

                if (i == 0)
 80242c4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80242c6:	2b00      	cmp	r3, #0
 80242c8:	d00b      	beq.n	80242e2 <OBJ_Read+0x18e>
                {
                    /* subindex 0 is requested, the entry's data is at the beginning of the object's variable */
                }
                else if ( index >= 0x1000 )
 80242ca:	89fb      	ldrh	r3, [r7, #14]
 80242cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80242d0:	d307      	bcc.n	80242e2 <OBJ_Read+0x18e>
                {
                    /* subindex 1-n of an variable object is requested, we get the offset of the variable here */
                    bitOffset = OBJ_GetEntryOffset((UINT8)i, pObjEntry);
 80242d2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80242d4:	b2db      	uxtb	r3, r3
 80242d6:	4618      	mov	r0, r3
 80242d8:	6879      	ldr	r1, [r7, #4]
 80242da:	f7ff fdb3 	bl	8023e44 <OBJ_GetEntryOffset>
 80242de:	4603      	mov	r3, r0
 80242e0:	85fb      	strh	r3, [r7, #46]	; 0x2e
                }

                /* we increment the variable pointer to the corresponding word address */
                pVarPtr += (bitOffset >> 4);
 80242e2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80242e4:	091b      	lsrs	r3, r3, #4
 80242e6:	b29b      	uxth	r3, r3
 80242e8:	005b      	lsls	r3, r3, #1
 80242ea:	697a      	ldr	r2, [r7, #20]
 80242ec:	4413      	add	r3, r2
 80242ee:	617b      	str	r3, [r7, #20]

                /* get the corresponding entry description */
                pEntry = OBJ_GetEntryDesc(pObjEntry, (UINT8)i);
 80242f0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80242f2:	b2db      	uxtb	r3, r3
 80242f4:	6878      	ldr	r0, [r7, #4]
 80242f6:	4619      	mov	r1, r3
 80242f8:	f7ff fd6c 	bl	8023dd4 <OBJ_GetEntryDesc>
 80242fc:	6278      	str	r0, [r7, #36]	; 0x24

                if ( ((UINT8) ((pEntry->ObjAccess & ACCESS_READ)<<1)) >= (nAlStatus & STATE_MASK) )
 80242fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8024300:	889b      	ldrh	r3, [r3, #4]
 8024302:	b2db      	uxtb	r3, r3
 8024304:	f003 0307 	and.w	r3, r3, #7
 8024308:	b2db      	uxtb	r3, r3
 802430a:	005b      	lsls	r3, r3, #1
 802430c:	b2db      	uxtb	r3, r3
 802430e:	461a      	mov	r2, r3
 8024310:	4b57      	ldr	r3, [pc, #348]	; (8024470 <OBJ_Read+0x31c>)
 8024312:	781b      	ldrb	r3, [r3, #0]
 8024314:	f003 030f 	and.w	r3, r3, #15
 8024318:	429a      	cmp	r2, r3
 802431a:	f2c0 8195 	blt.w	8024648 <OBJ_Read+0x4f4>
                {
                    if ( i == subindex                                     /* requested entry */
 802431e:	7b7b      	ldrb	r3, [r7, #13]
 8024320:	b29b      	uxth	r3, r3
 8024322:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8024324:	429a      	cmp	r2, r3
 8024326:	d00a      	beq.n	802433e <OBJ_Read+0x1ea>
                        || (bCompleteAccess && i >= subindex) )       /* complete access and entry should be read */
 8024328:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 802432c:	2b00      	cmp	r3, #0
 802432e:	f000 818a 	beq.w	8024646 <OBJ_Read+0x4f2>
 8024332:	7b7b      	ldrb	r3, [r7, #13]
 8024334:	b29b      	uxth	r3, r3
 8024336:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8024338:	429a      	cmp	r2, r3
 802433a:	f0c0 8184 	bcc.w	8024646 <OBJ_Read+0x4f2>
                    {
                        UINT16 bitMask;

                        /* we have to copy the entry */
                        if ( i == 0 && objCode != OBJCODE_VAR )
 802433e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8024340:	2b00      	cmp	r3, #0
 8024342:	d10a      	bne.n	802435a <OBJ_Read+0x206>
 8024344:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8024348:	2b07      	cmp	r3, #7
 802434a:	d006      	beq.n	802435a <OBJ_Read+0x206>
                        {
                            /* we read subindex 0 of an array or record */
                            {
                                pData[0] = SWAPWORD((UINT16)maxSubindex);
 802434c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 802434e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8024350:	801a      	strh	r2, [r3, #0]
                            }

                            /* we increment the destination pointer by 2 because the subindex 0 will be
                            transmitted as UINT16 for a complete access */
                            pData++;
 8024352:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024354:	3302      	adds	r3, #2
 8024356:	64bb      	str	r3, [r7, #72]	; 0x48
 8024358:	e175      	b.n	8024646 <OBJ_Read+0x4f2>
                        }
                        else
                        {
                            UINT16 dataType = pEntry->DataType;
 802435a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802435c:	881b      	ldrh	r3, [r3, #0]
 802435e:	85bb      	strh	r3, [r7, #44]	; 0x2c
                            if (pEntry->DataType >= 0x700)
 8024360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8024362:	881b      	ldrh	r3, [r3, #0]
 8024364:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8024368:	d315      	bcc.n	8024396 <OBJ_Read+0x242>
                            {
                                /* the ENUM data types are defined from index 0x700 in this example
                                convert in standard data type for the read access */
                                if ( pEntry->BitLength <= 8 )
 802436a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802436c:	885b      	ldrh	r3, [r3, #2]
 802436e:	2b08      	cmp	r3, #8
 8024370:	d804      	bhi.n	802437c <OBJ_Read+0x228>
                                    dataType = DEFTYPE_BIT1-1+pEntry->BitLength;
 8024372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8024374:	885b      	ldrh	r3, [r3, #2]
 8024376:	332f      	adds	r3, #47	; 0x2f
 8024378:	85bb      	strh	r3, [r7, #44]	; 0x2c
 802437a:	e00c      	b.n	8024396 <OBJ_Read+0x242>
                                else if ( pEntry->BitLength == 16 )
 802437c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802437e:	885b      	ldrh	r3, [r3, #2]
 8024380:	2b10      	cmp	r3, #16
 8024382:	d102      	bne.n	802438a <OBJ_Read+0x236>
                                    dataType = DEFTYPE_UNSIGNED16;
 8024384:	2306      	movs	r3, #6
 8024386:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8024388:	e005      	b.n	8024396 <OBJ_Read+0x242>
                                else if ( pEntry->BitLength == 32 )
 802438a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802438c:	885b      	ldrh	r3, [r3, #2]
 802438e:	2b20      	cmp	r3, #32
 8024390:	d101      	bne.n	8024396 <OBJ_Read+0x242>
                                    dataType = DEFTYPE_UNSIGNED32;
 8024392:	2307      	movs	r3, #7
 8024394:	85bb      	strh	r3, [r7, #44]	; 0x2c
                            }

                            switch (dataType)
 8024396:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8024398:	2b11      	cmp	r3, #17
 802439a:	f000 80e0 	beq.w	802455e <OBJ_Read+0x40a>
 802439e:	2b11      	cmp	r3, #17
 80243a0:	dc1e      	bgt.n	80243e0 <OBJ_Read+0x28c>
 80243a2:	2b05      	cmp	r3, #5
 80243a4:	d066      	beq.n	8024474 <OBJ_Read+0x320>
 80243a6:	2b05      	cmp	r3, #5
 80243a8:	dc0d      	bgt.n	80243c6 <OBJ_Read+0x272>
 80243aa:	2b02      	cmp	r3, #2
 80243ac:	dc04      	bgt.n	80243b8 <OBJ_Read+0x264>
 80243ae:	2b01      	cmp	r3, #1
 80243b0:	da60      	bge.n	8024474 <OBJ_Read+0x320>
 80243b2:	2b00      	cmp	r3, #0
 80243b4:	d03a      	beq.n	802442c <OBJ_Read+0x2d8>
 80243b6:	e140      	b.n	802463a <OBJ_Read+0x4e6>
 80243b8:	2b03      	cmp	r3, #3
 80243ba:	f000 80ad 	beq.w	8024518 <OBJ_Read+0x3c4>
 80243be:	2b04      	cmp	r3, #4
 80243c0:	f000 80b9 	beq.w	8024536 <OBJ_Read+0x3e2>
 80243c4:	e139      	b.n	802463a <OBJ_Read+0x4e6>
 80243c6:	2b08      	cmp	r3, #8
 80243c8:	dc03      	bgt.n	80243d2 <OBJ_Read+0x27e>
 80243ca:	2b07      	cmp	r3, #7
 80243cc:	f280 80b3 	bge.w	8024536 <OBJ_Read+0x3e2>
 80243d0:	e0a2      	b.n	8024518 <OBJ_Read+0x3c4>
 80243d2:	2b09      	cmp	r3, #9
 80243d4:	f000 8109 	beq.w	80245ea <OBJ_Read+0x496>
 80243d8:	2b0b      	cmp	r3, #11
 80243da:	f300 812e 	bgt.w	802463a <OBJ_Read+0x4e6>
 80243de:	e0dc      	b.n	802459a <OBJ_Read+0x446>
 80243e0:	2b2d      	cmp	r3, #45	; 0x2d
 80243e2:	d047      	beq.n	8024474 <OBJ_Read+0x320>
 80243e4:	2b2d      	cmp	r3, #45	; 0x2d
 80243e6:	dc11      	bgt.n	802440c <OBJ_Read+0x2b8>
 80243e8:	2b1e      	cmp	r3, #30
 80243ea:	d043      	beq.n	8024474 <OBJ_Read+0x320>
 80243ec:	2b1e      	cmp	r3, #30
 80243ee:	dc06      	bgt.n	80243fe <OBJ_Read+0x2aa>
 80243f0:	2b15      	cmp	r3, #21
 80243f2:	f000 80b4 	beq.w	802455e <OBJ_Read+0x40a>
 80243f6:	2b1b      	cmp	r3, #27
 80243f8:	f000 80b1 	beq.w	802455e <OBJ_Read+0x40a>
 80243fc:	e11d      	b.n	802463a <OBJ_Read+0x4e6>
 80243fe:	2b1f      	cmp	r3, #31
 8024400:	f000 808a 	beq.w	8024518 <OBJ_Read+0x3c4>
 8024404:	2b20      	cmp	r3, #32
 8024406:	f000 8096 	beq.w	8024536 <OBJ_Read+0x3e2>
 802440a:	e116      	b.n	802463a <OBJ_Read+0x4e6>
 802440c:	2b37      	cmp	r3, #55	; 0x37
 802440e:	dc07      	bgt.n	8024420 <OBJ_Read+0x2cc>
 8024410:	2b30      	cmp	r3, #48	; 0x30
 8024412:	da2f      	bge.n	8024474 <OBJ_Read+0x320>
 8024414:	2b2e      	cmp	r3, #46	; 0x2e
 8024416:	d07f      	beq.n	8024518 <OBJ_Read+0x3c4>
 8024418:	2b2f      	cmp	r3, #47	; 0x2f
 802441a:	f000 808c 	beq.w	8024536 <OBJ_Read+0x3e2>
 802441e:	e10c      	b.n	802463a <OBJ_Read+0x4e6>
 8024420:	f5a3 7318 	sub.w	r3, r3, #608	; 0x260
 8024424:	2b03      	cmp	r3, #3
 8024426:	f200 8108 	bhi.w	802463a <OBJ_Read+0x4e6>
 802442a:	e0b6      	b.n	802459a <OBJ_Read+0x446>
                            {
                            case DEFTYPE_NULL:
                                if(bCompleteAccess)
 802442c:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8024430:	2b00      	cmp	r3, #0
 8024432:	d01a      	beq.n	802446a <OBJ_Read+0x316>
                                {
                                    /*Handle alignment entry*/
                                    if (((pEntry->BitLength & 0xF) > 0)
 8024434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8024436:	885b      	ldrh	r3, [r3, #2]
 8024438:	f003 030f 	and.w	r3, r3, #15
 802443c:	2b00      	cmp	r3, #0
 802443e:	dd0a      	ble.n	8024456 <OBJ_Read+0x302>
                                        && (((bitOffset + pEntry->BitLength) & 0x0F) == 0 ))
 8024440:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8024442:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8024444:	8852      	ldrh	r2, [r2, #2]
 8024446:	4413      	add	r3, r2
 8024448:	f003 030f 	and.w	r3, r3, #15
 802444c:	2b00      	cmp	r3, #0
 802444e:	d102      	bne.n	8024456 <OBJ_Read+0x302>
                                    {
                                        /* we have reached the UINT16 border */
                                        pData++;
 8024450:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024452:	3302      	adds	r3, #2
 8024454:	64bb      	str	r3, [r7, #72]	; 0x48
                                    }

                                    /*increment WORD offset*/
                                    pData += ((pEntry->BitLength & 0xF0) >> 4);
 8024456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8024458:	885b      	ldrh	r3, [r3, #2]
 802445a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 802445e:	111b      	asrs	r3, r3, #4
 8024460:	005b      	lsls	r3, r3, #1
 8024462:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8024464:	4413      	add	r3, r2
 8024466:	64bb      	str	r3, [r7, #72]	; 0x48
                                }
                                else
                                {
                                    return ABORTIDX_DATA_CANNOT_BE_READ_OR_STORED;
                                }
                                break;
 8024468:	e0e9      	b.n	802463e <OBJ_Read+0x4ea>
                                    /*increment WORD offset*/
                                    pData += ((pEntry->BitLength & 0xF0) >> 4);
                                }
                                else
                                {
                                    return ABORTIDX_DATA_CANNOT_BE_READ_OR_STORED;
 802446a:	2318      	movs	r3, #24
 802446c:	e140      	b.n	80246f0 <OBJ_Read+0x59c>
 802446e:	bf00      	nop
 8024470:	1fff2579 	.word	0x1fff2579
/*ECATCHANGE_START(V5.11) SDO9*/
                            case    DEFTYPE_BYTE :
/*ECATCHANGE_END(V5.11) SDO9*/
                                {
                                    /* depending on the bitOffset we have to copy the Hi or the Lo-Byte */
                                    UINT16 TmpValue = 0x0000;
 8024474:	2300      	movs	r3, #0
 8024476:	827b      	strh	r3, [r7, #18]

                                    bitMask = cBitMask[pEntry->BitLength] << (bitOffset & 0x0F);
 8024478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802447a:	885b      	ldrh	r3, [r3, #2]
 802447c:	461a      	mov	r2, r3
 802447e:	4b9e      	ldr	r3, [pc, #632]	; (80246f8 <OBJ_Read+0x5a4>)
 8024480:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8024484:	461a      	mov	r2, r3
 8024486:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8024488:	f003 030f 	and.w	r3, r3, #15
 802448c:	fa02 f303 	lsl.w	r3, r2, r3
 8024490:	823b      	strh	r3, [r7, #16]

                                    /*Swap object data (if required); all masks and offsets are defined for little endian format*/
                                    TmpValue = SWAPWORD(pVarPtr[0]);
 8024492:	697b      	ldr	r3, [r7, #20]
 8024494:	881b      	ldrh	r3, [r3, #0]
 8024496:	827b      	strh	r3, [r7, #18]

                                    /*Clear pData if the first bits within the WORD memory will be copied*/
                                    if ((bitOffset & 0x0F) == 0) 
 8024498:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 802449a:	f003 030f 	and.w	r3, r3, #15
 802449e:	2b00      	cmp	r3, #0
 80244a0:	d102      	bne.n	80244a8 <OBJ_Read+0x354>
                                    {
                                        pData[0] = 0;
 80244a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80244a4:	2200      	movs	r2, #0
 80244a6:	801a      	strh	r2, [r3, #0]
                                    }

/* ECATCHANGE_START(V5.11) SDO7*/
                                    pData[0] = SWAPWORD(pData[0]);
 80244a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80244aa:	881a      	ldrh	r2, [r3, #0]
 80244ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80244ae:	801a      	strh	r2, [r3, #0]

                                    if (bCompleteAccess) 
 80244b0:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80244b4:	2b00      	cmp	r3, #0
 80244b6:	d00a      	beq.n	80244ce <OBJ_Read+0x37a>
                                    {
                                        /*shifting is not required for Complete access because the bits are set to the correct offset by the master*/
                                        pData[0] |= TmpValue & bitMask;
 80244b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80244ba:	881a      	ldrh	r2, [r3, #0]
 80244bc:	8a79      	ldrh	r1, [r7, #18]
 80244be:	8a3b      	ldrh	r3, [r7, #16]
 80244c0:	400b      	ands	r3, r1
 80244c2:	b29b      	uxth	r3, r3
 80244c4:	4313      	orrs	r3, r2
 80244c6:	b29a      	uxth	r2, r3
 80244c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80244ca:	801a      	strh	r2, [r3, #0]
 80244cc:	e013      	b.n	80244f6 <OBJ_Read+0x3a2>
                                    }
                                    else
                                    {
                                        /*Shift Bits to the beginning of the mailbox memory*/
                                        pData[0] |= ((TmpValue & bitMask) >> (bitOffset & 0x0F));
 80244ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80244d0:	881b      	ldrh	r3, [r3, #0]
 80244d2:	b299      	uxth	r1, r3
 80244d4:	8a7a      	ldrh	r2, [r7, #18]
 80244d6:	8a3b      	ldrh	r3, [r7, #16]
 80244d8:	4013      	ands	r3, r2
 80244da:	b29b      	uxth	r3, r3
 80244dc:	461a      	mov	r2, r3
 80244de:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80244e0:	f003 030f 	and.w	r3, r3, #15
 80244e4:	fa42 f303 	asr.w	r3, r2, r3
 80244e8:	b29b      	uxth	r3, r3
 80244ea:	460a      	mov	r2, r1
 80244ec:	4313      	orrs	r3, r2
 80244ee:	b29b      	uxth	r3, r3
 80244f0:	b29a      	uxth	r2, r3
 80244f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80244f4:	801a      	strh	r2, [r3, #0]
                                    }

                                    pData[0] = SWAPWORD(pData[0]);
 80244f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80244f8:	881a      	ldrh	r2, [r3, #0]
 80244fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80244fc:	801a      	strh	r2, [r3, #0]
/* ECATCHANGE_END(V5.11) SDO7*/
                                    if ( ((bitOffset + pEntry->BitLength) & 0x0F) == 0 )
 80244fe:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8024500:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8024502:	8852      	ldrh	r2, [r2, #2]
 8024504:	4413      	add	r3, r2
 8024506:	f003 030f 	and.w	r3, r3, #15
 802450a:	2b00      	cmp	r3, #0
 802450c:	d103      	bne.n	8024516 <OBJ_Read+0x3c2>
                                    {
                                        /* we have reached the UINT16 border */
                                        pData++;
 802450e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024510:	3302      	adds	r3, #2
 8024512:	64bb      	str	r3, [r7, #72]	; 0x48
                                    }

                                }
                                break;
 8024514:	e093      	b.n	802463e <OBJ_Read+0x4ea>
 8024516:	e092      	b.n	802463e <OBJ_Read+0x4ea>
                            case    DEFTYPE_BITARR16:
/*ECATCHANGE_START(V5.11) SDO9*/
                            case    DEFTYPE_WORD:
/*ECATCHANGE_END(V5.11) SDO9*/
/*ECATCHANGE_START(V5.11) SDO1*/
                                if(bitOffset & 0xF)
 8024518:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 802451a:	f003 030f 	and.w	r3, r3, #15
 802451e:	2b00      	cmp	r3, #0
 8024520:	d001      	beq.n	8024526 <OBJ_Read+0x3d2>
                                {
                                    /* return an error in case of an odd word offset (to support 16bit data type on odd word addresses an object specific access function need to be implemented and register in the object dictionary, see SSC Application Note)*/
                                    return ABORTIDX_UNSUPPORTED_ACCESS;
 8024522:	2305      	movs	r3, #5
 8024524:	e0e4      	b.n	80246f0 <OBJ_Read+0x59c>
                                }
/*ECATCHANGE_END(V5.11) SDO1*/
                                /* in this example the objects are defined in that way,
                                that the 16 bit type are always starting at an exact WORD offset */
                                pData[0] = SWAPWORD(pVarPtr[0]);
 8024526:	697b      	ldr	r3, [r7, #20]
 8024528:	881a      	ldrh	r2, [r3, #0]
 802452a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 802452c:	801a      	strh	r2, [r3, #0]
                                pData++;
 802452e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024530:	3302      	adds	r3, #2
 8024532:	64bb      	str	r3, [r7, #72]	; 0x48
                                break;
 8024534:	e083      	b.n	802463e <OBJ_Read+0x4ea>
                            case    DEFTYPE_BITARR32:
/*ECATCHANGE_START(V5.11) SDO9*/
                            case    DEFTYPE_DWORD:
/*ECATCHANGE_END(V5.11) SDO9*/
/*ECATCHANGE_START(V5.11) SDO1*/
                                if(bitOffset & 0xF)
 8024536:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8024538:	f003 030f 	and.w	r3, r3, #15
 802453c:	2b00      	cmp	r3, #0
 802453e:	d001      	beq.n	8024544 <OBJ_Read+0x3f0>
                                {
                                    /* return an error in case of an odd word offset (to support 16bit data type on odd word addresses an object specific access function need to be implemented and register in the object dictionary, see SSC Application Note)*/
                                    return ABORTIDX_UNSUPPORTED_ACCESS;
 8024540:	2305      	movs	r3, #5
 8024542:	e0d5      	b.n	80246f0 <OBJ_Read+0x59c>
                                }
/*ECATCHANGE_END(V5.11) SDO1*/

                                /* in this example the objects are defined in that way,
                                that the 32 bit type are always starting at an exact WORD offset */
                                pData[0] = pVarPtr[0];
 8024544:	697b      	ldr	r3, [r7, #20]
 8024546:	881a      	ldrh	r2, [r3, #0]
 8024548:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 802454a:	801a      	strh	r2, [r3, #0]
                                pData[1] = pVarPtr[1];
 802454c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 802454e:	3302      	adds	r3, #2
 8024550:	697a      	ldr	r2, [r7, #20]
 8024552:	8852      	ldrh	r2, [r2, #2]
 8024554:	801a      	strh	r2, [r3, #0]
                                pData += 2;
 8024556:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024558:	3304      	adds	r3, #4
 802455a:	64bb      	str	r3, [r7, #72]	; 0x48
                                break;
 802455c:	e06f      	b.n	802463e <OBJ_Read+0x4ea>
                            case    DEFTYPE_REAL64:
                            case 	DEFTYPE_INTEGER64:
                            case    DEFTYPE_UNSIGNED64:
/*ECATCHANGE_START(V5.11) SDO1*/
                                if(bitOffset & 0xF)
 802455e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8024560:	f003 030f 	and.w	r3, r3, #15
 8024564:	2b00      	cmp	r3, #0
 8024566:	d001      	beq.n	802456c <OBJ_Read+0x418>
                                {
                                    /* return an error in case of an odd word offset (to support 16bit data type on odd word addresses an object specific access function need to be implemented and register in the object dictionary, see SSC Application Note)*/
                                    return ABORTIDX_UNSUPPORTED_ACCESS;
 8024568:	2305      	movs	r3, #5
 802456a:	e0c1      	b.n	80246f0 <OBJ_Read+0x59c>
                                }
/*ECATCHANGE_END(V5.11) SDO1*/

                                /* in this example the objects are defined in that way,
                                that the 64 bit type are always starting at an exact WORD offset */
                                pData[0] = pVarPtr[0];
 802456c:	697b      	ldr	r3, [r7, #20]
 802456e:	881a      	ldrh	r2, [r3, #0]
 8024570:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024572:	801a      	strh	r2, [r3, #0]
                                pData[1] = pVarPtr[1];
 8024574:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024576:	3302      	adds	r3, #2
 8024578:	697a      	ldr	r2, [r7, #20]
 802457a:	8852      	ldrh	r2, [r2, #2]
 802457c:	801a      	strh	r2, [r3, #0]
                                pData[2] = pVarPtr[2];
 802457e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024580:	3304      	adds	r3, #4
 8024582:	697a      	ldr	r2, [r7, #20]
 8024584:	8892      	ldrh	r2, [r2, #4]
 8024586:	801a      	strh	r2, [r3, #0]
                                pData[3] = pVarPtr[3];
 8024588:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 802458a:	3306      	adds	r3, #6
 802458c:	697a      	ldr	r2, [r7, #20]
 802458e:	88d2      	ldrh	r2, [r2, #6]
 8024590:	801a      	strh	r2, [r3, #0]
                                pData += 4;
 8024592:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024594:	3308      	adds	r3, #8
 8024596:	64bb      	str	r3, [r7, #72]	; 0x48
                                break;
 8024598:	e051      	b.n	802463e <OBJ_Read+0x4ea>
                            case DEFTYPE_ARRAY_OF_SINT :
                            case DEFTYPE_ARRAY_OF_DINT :
                            case DEFTYPE_ARRAY_OF_UDINT:
/*ECATCHANGE_END(V5.11) SDO9*/
/*ECATCHANGE_START(V5.11) SDO1*/
                                if(bitOffset & 0xF)
 802459a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 802459c:	f003 030f 	and.w	r3, r3, #15
 80245a0:	2b00      	cmp	r3, #0
 80245a2:	d001      	beq.n	80245a8 <OBJ_Read+0x454>
                                {
                                    /* return an error in case of an odd word offset (to support 16bit data type on odd word addresses an object specific access function need to be implemented and register in the object dictionary, see SSC Application Note)*/
                                    return ABORTIDX_UNSUPPORTED_ACCESS;
 80245a4:	2305      	movs	r3, #5
 80245a6:	e0a3      	b.n	80246f0 <OBJ_Read+0x59c>
                                }
/*ECATCHANGE_END(V5.11) SDO1*/

                                OBJTOMBXMEMCPY(pData, pVarPtr, BIT2BYTE(pEntry->BitLength));
 80245a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80245aa:	885b      	ldrh	r3, [r3, #2]
 80245ac:	3307      	adds	r3, #7
 80245ae:	10db      	asrs	r3, r3, #3
 80245b0:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80245b2:	6979      	ldr	r1, [r7, #20]
 80245b4:	461a      	mov	r2, r3
 80245b6:	f003 fedd 	bl	8028374 <memcpy>

/*ECATCHANGE_START(V5.11) SDO2*/
                                pData += BIT2WORD((pEntry->BitLength & ~0xF));
 80245ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80245bc:	885b      	ldrh	r3, [r3, #2]
 80245be:	f023 030f 	bic.w	r3, r3, #15
 80245c2:	330f      	adds	r3, #15
 80245c4:	111b      	asrs	r3, r3, #4
 80245c6:	005b      	lsls	r3, r3, #1
 80245c8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80245ca:	4413      	add	r3, r2
 80245cc:	64bb      	str	r3, [r7, #72]	; 0x48
                                
                                if((pEntry->BitLength & 0xF) != 0)
 80245ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80245d0:	885b      	ldrh	r3, [r3, #2]
 80245d2:	f003 030f 	and.w	r3, r3, #15
 80245d6:	2b00      	cmp	r3, #0
 80245d8:	d006      	beq.n	80245e8 <OBJ_Read+0x494>
                                {
                                    /*current entry has an odd word length => clear last byte of next word*/
                                    *pData &= 0xFF;
 80245da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80245dc:	881b      	ldrh	r3, [r3, #0]
 80245de:	b2db      	uxtb	r3, r3
 80245e0:	b29a      	uxth	r2, r3
 80245e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80245e4:	801a      	strh	r2, [r3, #0]
                                }
/*ECATCHANGE_END(V5.11) SDO2*/

                                break;
 80245e6:	e02a      	b.n	802463e <OBJ_Read+0x4ea>
 80245e8:	e029      	b.n	802463e <OBJ_Read+0x4ea>
                            case    DEFTYPE_VISIBLESTRING:
/*ECATCHANGE_START(V5.11) SDO1*/
                                if(bitOffset & 0xF)
 80245ea:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80245ec:	f003 030f 	and.w	r3, r3, #15
 80245f0:	2b00      	cmp	r3, #0
 80245f2:	d001      	beq.n	80245f8 <OBJ_Read+0x4a4>
                                {
                                    /* return an error in case of an odd word offset (to support 16bit data type on odd word addresses an object specific access function need to be implemented and register in the object dictionary, see SSC Application Note)*/
                                    return ABORTIDX_UNSUPPORTED_ACCESS;
 80245f4:	2305      	movs	r3, #5
 80245f6:	e07b      	b.n	80246f0 <OBJ_Read+0x59c>
                                }
/*ECATCHANGE_END(V5.11) SDO1*/

                                /* in this example the objects are defined in that way,
                                that these types are always starting at an even WORD offset */
                                OBJTOMBXSTRCPY(pData, pVarPtr, BIT2BYTE(pEntry->BitLength));
 80245f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80245fa:	885b      	ldrh	r3, [r3, #2]
 80245fc:	3307      	adds	r3, #7
 80245fe:	10db      	asrs	r3, r3, #3
 8024600:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8024602:	6979      	ldr	r1, [r7, #20]
 8024604:	461a      	mov	r2, r3
 8024606:	f003 feb5 	bl	8028374 <memcpy>
/*ECATCHANGE_START(V5.11) SDO2*/
                                pData += BIT2WORD((pEntry->BitLength & ~0xF));
 802460a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802460c:	885b      	ldrh	r3, [r3, #2]
 802460e:	f023 030f 	bic.w	r3, r3, #15
 8024612:	330f      	adds	r3, #15
 8024614:	111b      	asrs	r3, r3, #4
 8024616:	005b      	lsls	r3, r3, #1
 8024618:	6cba      	ldr	r2, [r7, #72]	; 0x48
 802461a:	4413      	add	r3, r2
 802461c:	64bb      	str	r3, [r7, #72]	; 0x48

                                if((pEntry->BitLength & 0xF) != 0)
 802461e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8024620:	885b      	ldrh	r3, [r3, #2]
 8024622:	f003 030f 	and.w	r3, r3, #15
 8024626:	2b00      	cmp	r3, #0
 8024628:	d006      	beq.n	8024638 <OBJ_Read+0x4e4>
                                {
                                    /*current entry has an odd word length => clear last byte of next word*/
                                    *pData &= 0xFF;
 802462a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 802462c:	881b      	ldrh	r3, [r3, #0]
 802462e:	b2db      	uxtb	r3, r3
 8024630:	b29a      	uxth	r2, r3
 8024632:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024634:	801a      	strh	r2, [r3, #0]
                                }
/*ECATCHANGE_END(V5.11) SDO2*/
                                
                                break;
 8024636:	e002      	b.n	802463e <OBJ_Read+0x4ea>
 8024638:	e001      	b.n	802463e <OBJ_Read+0x4ea>
                            default:
                                /* other data types are not supported from this example */
                                return ABORTIDX_DATA_CANNOT_BE_READ_OR_STORED;
 802463a:	2318      	movs	r3, #24
 802463c:	e058      	b.n	80246f0 <OBJ_Read+0x59c>
                            } //switch (deftype)

                            bRead = 1;
 802463e:	2301      	movs	r3, #1
 8024640:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
 8024644:	e044      	b.n	80246d0 <OBJ_Read+0x57c>
 8024646:	e043      	b.n	80246d0 <OBJ_Read+0x57c>
                    }
                }
                else
                {
                    /*No access to current object entry => shift pData if required*/
                    UINT8 cnt = 0;
 8024648:	2300      	movs	r3, #0
 802464a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

                    /*If this entry is the first in the 16Bit block clear the memory*/
                    if ((bitOffset & 0x0F) == 0) 
 802464e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8024650:	f003 030f 	and.w	r3, r3, #15
 8024654:	2b00      	cmp	r3, #0
 8024656:	d102      	bne.n	802465e <OBJ_Read+0x50a>
                    {
                        *pData = 0;
 8024658:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 802465a:	2200      	movs	r2, #0
 802465c:	801a      	strh	r2, [r3, #0]
                    }

                    /*Handle Bit/Byte Offset*/
                    if (((pEntry->BitLength & 0xF) > 0)
 802465e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8024660:	885b      	ldrh	r3, [r3, #2]
 8024662:	f003 030f 	and.w	r3, r3, #15
 8024666:	2b00      	cmp	r3, #0
 8024668:	dd0d      	ble.n	8024686 <OBJ_Read+0x532>
                        && (((bitOffset + pEntry->BitLength) & 0x0F) == 0 ))
 802466a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 802466c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 802466e:	8852      	ldrh	r2, [r2, #2]
 8024670:	4413      	add	r3, r2
 8024672:	f003 030f 	and.w	r3, r3, #15
 8024676:	2b00      	cmp	r3, #0
 8024678:	d105      	bne.n	8024686 <OBJ_Read+0x532>
                    {
                        /* we have reached the UINT16 border */
                        pData++;
 802467a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 802467c:	3302      	adds	r3, #2
 802467e:	64bb      	str	r3, [r7, #72]	; 0x48
                        
                        /*Clear new buffer*/
                        *pData = 0;
 8024680:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024682:	2200      	movs	r2, #0
 8024684:	801a      	strh	r2, [r3, #0]
                    }

                    /*increment WORD offset*/
                    for(cnt = 0; cnt <((pEntry->BitLength & 0xF0) >> 4); cnt++)
 8024686:	2300      	movs	r3, #0
 8024688:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 802468c:	e00a      	b.n	80246a4 <OBJ_Read+0x550>
                    {
                        /*current 16Bit are skipped => clear current buffer */
                        pData++;
 802468e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024690:	3302      	adds	r3, #2
 8024692:	64bb      	str	r3, [r7, #72]	; 0x48

                        /*Clear new buffer*/
                        *pData = 0;
 8024694:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024696:	2200      	movs	r2, #0
 8024698:	801a      	strh	r2, [r3, #0]
                        /*Clear new buffer*/
                        *pData = 0;
                    }

                    /*increment WORD offset*/
                    for(cnt = 0; cnt <((pEntry->BitLength & 0xF0) >> 4); cnt++)
 802469a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 802469e:	3301      	adds	r3, #1
 80246a0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80246a4:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 80246a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80246aa:	885b      	ldrh	r3, [r3, #2]
 80246ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80246b0:	111b      	asrs	r3, r3, #4
 80246b2:	429a      	cmp	r2, r3
 80246b4:	dbeb      	blt.n	802468e <OBJ_Read+0x53a>


                    

                    /* we don't have read access */
                    if ( (pEntry->ObjAccess & ACCESS_READ) == 0 )
 80246b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80246b8:	889b      	ldrh	r3, [r3, #4]
 80246ba:	f003 0307 	and.w	r3, r3, #7
 80246be:	2b00      	cmp	r3, #0
 80246c0:	d103      	bne.n	80246ca <OBJ_Read+0x576>
                    {
                        /* it is a write only entry */
                        result = ABORTIDX_WRITE_ONLY_ENTRY;
 80246c2:	2306      	movs	r3, #6
 80246c4:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 80246c8:	e002      	b.n	80246d0 <OBJ_Read+0x57c>
                    }
                    else
                    {
                        /* we don't have read access in this state */
                        result = ABORTIDX_IN_THIS_STATE_DATA_CANNOT_BE_READ_OR_STORED;
 80246ca:	231a      	movs	r3, #26
 80246cc:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
            UINT8 bRead = 0x0;
            UINT8 result = 0;


            /* a variable object is read */
            for (i = subindex; i <= lastSubindex; i++)
 80246d0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80246d2:	3301      	adds	r3, #1
 80246d4:	86fb      	strh	r3, [r7, #54]	; 0x36
 80246d6:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80246d8:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 80246da:	429a      	cmp	r2, r3
 80246dc:	f67f aded 	bls.w	80242ba <OBJ_Read+0x166>
                        result = ABORTIDX_IN_THIS_STATE_DATA_CANNOT_BE_READ_OR_STORED;
                    }
                }
            }

            if(bRead == 0)
 80246e0:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 80246e4:	2b00      	cmp	r3, #0
 80246e6:	d102      	bne.n	80246ee <OBJ_Read+0x59a>
                return result;
 80246e8:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80246ec:	e000      	b.n	80246f0 <OBJ_Read+0x59c>
        }

    return 0;
 80246ee:	2300      	movs	r3, #0
}
 80246f0:	4618      	mov	r0, r3
 80246f2:	373c      	adds	r7, #60	; 0x3c
 80246f4:	46bd      	mov	sp, r7
 80246f6:	bd90      	pop	{r4, r7, pc}
 80246f8:	08028d6c 	.word	0x08028d6c

080246fc <OBJ_Write>:

 \brief    This function writes the requested object
*////////////////////////////////////////////////////////////////////////////////////////

UINT8 OBJ_Write( UINT16 index, UINT8 subindex, UINT32 dataSize, OBJCONST TOBJECT OBJMEM * pObjEntry, UINT16 MBXMEM * pData, UINT8 bCompleteAccess )
{
 80246fc:	b590      	push	{r4, r7, lr}
 80246fe:	b091      	sub	sp, #68	; 0x44
 8024700:	af02      	add	r7, sp, #8
 8024702:	60ba      	str	r2, [r7, #8]
 8024704:	607b      	str	r3, [r7, #4]
 8024706:	4603      	mov	r3, r0
 8024708:	81fb      	strh	r3, [r7, #14]
 802470a:	460b      	mov	r3, r1
 802470c:	737b      	strb	r3, [r7, #13]
    UINT16 i = subindex;
 802470e:	7b7b      	ldrb	r3, [r7, #13]
 8024710:	86fb      	strh	r3, [r7, #54]	; 0x36
    /* get the information of ObjCode and MaxSubindex in local variables to support different types of microcontroller */
    UINT8 objCode = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_OBJCODEMASK) >> OBJFLAGS_OBJCODESHIFT;
 8024712:	687b      	ldr	r3, [r7, #4]
 8024714:	899b      	ldrh	r3, [r3, #12]
 8024716:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 802471a:	121b      	asrs	r3, r3, #8
 802471c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    UINT16 maxSubindex = 0;
 8024720:	2300      	movs	r3, #0
 8024722:	86bb      	strh	r3, [r7, #52]	; 0x34
    UINT16 maxConfiguredSubindex = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_MAXSUBINDEXMASK) >> OBJFLAGS_MAXSUBINDEXSHIFT; //required to check if value for Subindex0 is valid
 8024724:	687b      	ldr	r3, [r7, #4]
 8024726:	899b      	ldrh	r3, [r3, #12]
 8024728:	b2db      	uxtb	r3, r3
 802472a:	843b      	strh	r3, [r7, #32]
    OBJCONST TSDOINFOENTRYDESC OBJMEM *pEntry;
    BOOL bClearSubindex0Required = FALSE;
 802472c:	2300      	movs	r3, #0
 802472e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    /* lastSubindex is used for complete access to make loop over the requested entries
       to be read, we initialize this variable with the requested subindex that only
       one loop will be done for a single access */
    UINT16 lastSubindex = subindex;
 8024732:	7b7b      	ldrb	r3, [r7, #13]
 8024734:	863b      	strh	r3, [r7, #48]	; 0x30

    /* if subindex 0 is writable, the maximum subindex should be checked in an object specific function,
        because for the PDO mapping and PDO assign the object shall only be written if subindex 0 is 0. */
    if ( objCode != OBJCODE_VAR )
 8024736:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 802473a:	2b07      	cmp	r3, #7
 802473c:	d023      	beq.n	8024786 <OBJ_Write+0x8a>
    {
        /* if the object is an array or record we have to get the maxSubindex from the
           actual value of subindex 0, which is stored as UINT16 at the beginning of the
            object's variable */
        maxSubindex = (UINT8) ((UINT16 MBXMEM *) (pObjEntry->pVarPtr))[0];
 802473e:	687b      	ldr	r3, [r7, #4]
 8024740:	699b      	ldr	r3, [r3, #24]
 8024742:	881b      	ldrh	r3, [r3, #0]
 8024744:	b2db      	uxtb	r3, r3
 8024746:	86bb      	strh	r3, [r7, #52]	; 0x34

        /*If the subindex0 of a PDO assign or PDO mapping object is 0 the maximum subindex is specified by the object description*/
        if(maxSubindex == 0 && (IS_PDO_ASSIGN(index) || IS_RX_PDO(index) || IS_TX_PDO(index)))
 8024748:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 802474a:	2b00      	cmp	r3, #0
 802474c:	d11b      	bne.n	8024786 <OBJ_Write+0x8a>
 802474e:	89fb      	ldrh	r3, [r7, #14]
 8024750:	f641 420f 	movw	r2, #7183	; 0x1c0f
 8024754:	4293      	cmp	r3, r2
 8024756:	d904      	bls.n	8024762 <OBJ_Write+0x66>
 8024758:	89fb      	ldrh	r3, [r7, #14]
 802475a:	f641 422f 	movw	r2, #7215	; 0x1c2f
 802475e:	4293      	cmp	r3, r2
 8024760:	d90f      	bls.n	8024782 <OBJ_Write+0x86>
 8024762:	89fb      	ldrh	r3, [r7, #14]
 8024764:	f5b3 5fb0 	cmp.w	r3, #5632	; 0x1600
 8024768:	d303      	bcc.n	8024772 <OBJ_Write+0x76>
 802476a:	89fb      	ldrh	r3, [r7, #14]
 802476c:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8024770:	d307      	bcc.n	8024782 <OBJ_Write+0x86>
 8024772:	89fb      	ldrh	r3, [r7, #14]
 8024774:	f5b3 5fd0 	cmp.w	r3, #6656	; 0x1a00
 8024778:	d305      	bcc.n	8024786 <OBJ_Write+0x8a>
 802477a:	89fb      	ldrh	r3, [r7, #14]
 802477c:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8024780:	d201      	bcs.n	8024786 <OBJ_Write+0x8a>
        {
            maxSubindex = maxConfiguredSubindex;
 8024782:	8c3b      	ldrh	r3, [r7, #32]
 8024784:	86bb      	strh	r3, [r7, #52]	; 0x34
        }
    }


    if ( bCompleteAccess )
 8024786:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 802478a:	2b00      	cmp	r3, #0
 802478c:	d012      	beq.n	80247b4 <OBJ_Write+0xb8>
    {
        if ( objCode == OBJCODE_VAR )
 802478e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8024792:	2b07      	cmp	r3, #7
 8024794:	d101      	bne.n	802479a <OBJ_Write+0x9e>
            /* complete access is not supported with simple objects */
            return ABORTIDX_UNSUPPORTED_ACCESS;
 8024796:	2305      	movs	r3, #5
 8024798:	e2ce      	b.n	8024d38 <OBJ_Write+0x63c>

        if ((subindex == 0) && (dataSize > 0))
 802479a:	7b7b      	ldrb	r3, [r7, #13]
 802479c:	2b00      	cmp	r3, #0
 802479e:	d106      	bne.n	80247ae <OBJ_Write+0xb2>
 80247a0:	68bb      	ldr	r3, [r7, #8]
 80247a2:	2b00      	cmp	r3, #0
 80247a4:	d003      	beq.n	80247ae <OBJ_Write+0xb2>
        {
            /* we change the subindex 0 */
            maxSubindex = (UINT8) SWAPWORD(pData[0]);
 80247a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80247a8:	881b      	ldrh	r3, [r3, #0]
 80247aa:	b2db      	uxtb	r3, r3
 80247ac:	86bb      	strh	r3, [r7, #52]	; 0x34
        }

        /* we write until the maximum subindex */
        lastSubindex = maxSubindex;
 80247ae:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80247b0:	863b      	strh	r3, [r7, #48]	; 0x30
 80247b2:	e023      	b.n	80247fc <OBJ_Write+0x100>
    }
    else
    if (subindex > maxSubindex)
 80247b4:	7b7b      	ldrb	r3, [r7, #13]
 80247b6:	b29b      	uxth	r3, r3
 80247b8:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80247ba:	429a      	cmp	r2, r3
 80247bc:	d201      	bcs.n	80247c2 <OBJ_Write+0xc6>
    {
        /* the maximum subindex is reached */
        return ABORTIDX_SUBINDEX_NOT_EXISTING;
 80247be:	2311      	movs	r3, #17
 80247c0:	e2ba      	b.n	8024d38 <OBJ_Write+0x63c>
    {
        /* we check the write access for single accesses here, a complete write access
           is allowed if at least one entry is writable (in this case the values for the
            read only entries shall be ignored) */
        /* we get the corresponding entry description */
        pEntry = OBJ_GetEntryDesc(pObjEntry, subindex);
 80247c2:	7b7b      	ldrb	r3, [r7, #13]
 80247c4:	6878      	ldr	r0, [r7, #4]
 80247c6:	4619      	mov	r1, r3
 80247c8:	f7ff fb04 	bl	8023dd4 <OBJ_GetEntryDesc>
 80247cc:	61f8      	str	r0, [r7, #28]

        /* check if we have write access (bits 3-5 (PREOP, SAFEOP, OP) of ObjAccess)
           by comparing with the actual state (bits 1-3 (PREOP, SAFEOP, OP) of AL Status) */
        if ( ((UINT8) ((pEntry->ObjAccess & ACCESS_WRITE) >> 2)) < (nAlStatus & STATE_MASK) )
 80247ce:	69fb      	ldr	r3, [r7, #28]
 80247d0:	889b      	ldrh	r3, [r3, #4]
 80247d2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80247d6:	109b      	asrs	r3, r3, #2
 80247d8:	b2db      	uxtb	r3, r3
 80247da:	461a      	mov	r2, r3
 80247dc:	4b9b      	ldr	r3, [pc, #620]	; (8024a4c <OBJ_Write+0x350>)
 80247de:	781b      	ldrb	r3, [r3, #0]
 80247e0:	f003 030f 	and.w	r3, r3, #15
 80247e4:	429a      	cmp	r2, r3
 80247e6:	da09      	bge.n	80247fc <OBJ_Write+0x100>
        {
            /* we don't have write access */
            if ( (pEntry->ObjAccess & ACCESS_WRITE) == 0 )
 80247e8:	69fb      	ldr	r3, [r7, #28]
 80247ea:	889b      	ldrh	r3, [r3, #4]
 80247ec:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80247f0:	2b00      	cmp	r3, #0
 80247f2:	d101      	bne.n	80247f8 <OBJ_Write+0xfc>
            {
                /* it is a read only entry */
                return ABORTIDX_READ_ONLY_ENTRY;
 80247f4:	2307      	movs	r3, #7
 80247f6:	e29f      	b.n	8024d38 <OBJ_Write+0x63c>
            }
            else
            {
                /* we don't have write access in this state */
                return ABORTIDX_IN_THIS_STATE_DATA_CANNOT_BE_READ_OR_STORED;
 80247f8:	231a      	movs	r3, #26
 80247fa:	e29d      	b.n	8024d38 <OBJ_Write+0x63c>
        }
    }

    /* Subindex 0 shall be set to zero if a single PDO / PDO assign entry is written
    or a complete access without subindex0 is requested */
    if((subindex > 0) &&
 80247fc:	7b7b      	ldrb	r3, [r7, #13]
 80247fe:	2b00      	cmp	r3, #0
 8024800:	d024      	beq.n	802484c <OBJ_Write+0x150>
 8024802:	89fb      	ldrh	r3, [r7, #14]
 8024804:	f641 420f 	movw	r2, #7183	; 0x1c0f
 8024808:	4293      	cmp	r3, r2
 802480a:	d904      	bls.n	8024816 <OBJ_Write+0x11a>
        (IS_PDO_ASSIGN(index) || IS_RX_PDO(index)|| IS_TX_PDO(index))
 802480c:	89fb      	ldrh	r3, [r7, #14]
 802480e:	f641 422f 	movw	r2, #7215	; 0x1c2f
 8024812:	4293      	cmp	r3, r2
 8024814:	d90f      	bls.n	8024836 <OBJ_Write+0x13a>
 8024816:	89fb      	ldrh	r3, [r7, #14]
 8024818:	f5b3 5fb0 	cmp.w	r3, #5632	; 0x1600
 802481c:	d303      	bcc.n	8024826 <OBJ_Write+0x12a>
 802481e:	89fb      	ldrh	r3, [r7, #14]
 8024820:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8024824:	d307      	bcc.n	8024836 <OBJ_Write+0x13a>
 8024826:	89fb      	ldrh	r3, [r7, #14]
 8024828:	f5b3 5fd0 	cmp.w	r3, #6656	; 0x1a00
 802482c:	d30e      	bcc.n	802484c <OBJ_Write+0x150>
 802482e:	89fb      	ldrh	r3, [r7, #14]
 8024830:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8024834:	d20a      	bcs.n	802484c <OBJ_Write+0x150>
        )
    {
        /*Check if Subindex0 was cleared before*/
        UINT16 Subindex0 = (*(UINT16 *)pObjEntry->pVarPtr) & 0x00FF;
 8024836:	687b      	ldr	r3, [r7, #4]
 8024838:	699b      	ldr	r3, [r3, #24]
 802483a:	881b      	ldrh	r3, [r3, #0]
 802483c:	b2db      	uxtb	r3, r3
 802483e:	837b      	strh	r3, [r7, #26]
        if(Subindex0 != 0x00)
 8024840:	8b7b      	ldrh	r3, [r7, #26]
 8024842:	2b00      	cmp	r3, #0
 8024844:	d002      	beq.n	802484c <OBJ_Write+0x150>
            bClearSubindex0Required = TRUE;
 8024846:	2301      	movs	r3, #1
 8024848:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    }

    if ( pObjEntry->Write != NULL )
 802484c:	687b      	ldr	r3, [r7, #4]
 802484e:	6a1b      	ldr	r3, [r3, #32]
 8024850:	2b00      	cmp	r3, #0
 8024852:	d00d      	beq.n	8024870 <OBJ_Write+0x174>
    {
        /* Write function is defined, we call the object specific write function */
        return pObjEntry->Write(index, subindex, dataSize, pData, bCompleteAccess);
 8024854:	687b      	ldr	r3, [r7, #4]
 8024856:	6a1c      	ldr	r4, [r3, #32]
 8024858:	89f9      	ldrh	r1, [r7, #14]
 802485a:	7b7a      	ldrb	r2, [r7, #13]
 802485c:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8024860:	9300      	str	r3, [sp, #0]
 8024862:	4608      	mov	r0, r1
 8024864:	4611      	mov	r1, r2
 8024866:	68ba      	ldr	r2, [r7, #8]
 8024868:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 802486a:	47a0      	blx	r4
 802486c:	4603      	mov	r3, r0
 802486e:	e263      	b.n	8024d38 <OBJ_Write+0x63c>
    }
    else
    {
        UINT8 bWritten = 0;
 8024870:	2300      	movs	r3, #0
 8024872:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        UINT8 result = ABORTIDX_READ_ONLY_ENTRY;
 8024876:	2307      	movs	r3, #7
 8024878:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

/*ECATCHANGE_START(V5.11) ECAT*/
        if (dataSize == 0)
 802487c:	68bb      	ldr	r3, [r7, #8]
 802487e:	2b00      	cmp	r3, #0
 8024880:	d101      	bne.n	8024886 <OBJ_Write+0x18a>
        {
           return 0; //no error
 8024882:	2300      	movs	r3, #0
 8024884:	e258      	b.n	8024d38 <OBJ_Write+0x63c>
        }
/*ECATCHANGE_END(V5.11) ECAT*/

        /* we use the standard write function */
        for (i = subindex; i <= lastSubindex; i++)
 8024886:	7b7b      	ldrb	r3, [r7, #13]
 8024888:	86fb      	strh	r3, [r7, #54]	; 0x36
 802488a:	e248      	b.n	8024d1e <OBJ_Write+0x622>
        {
            /* if only a single entry is requested, this loop will only be done once */
            UINT16 MBXMEM *pVarPtr = (UINT16 MBXMEM *) pObjEntry->pVarPtr;
 802488c:	687b      	ldr	r3, [r7, #4]
 802488e:	699b      	ldr	r3, [r3, #24]
 8024890:	62bb      	str	r3, [r7, #40]	; 0x28
            UINT16 bitOffset = 0;
 8024892:	2300      	movs	r3, #0
 8024894:	833b      	strh	r3, [r7, #24]

            /* we get the corresponding entry description */
            pEntry = OBJ_GetEntryDesc(pObjEntry,(UINT8) i);
 8024896:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8024898:	b2db      	uxtb	r3, r3
 802489a:	6878      	ldr	r0, [r7, #4]
 802489c:	4619      	mov	r1, r3
 802489e:	f7ff fa99 	bl	8023dd4 <OBJ_GetEntryDesc>
 80248a2:	61f8      	str	r0, [r7, #28]

            /*Get the bitOffset before check the access rights to calculate pData offset*/
            bitOffset = OBJ_GetEntryOffset((UINT8)i, pObjEntry);
 80248a4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80248a6:	b2db      	uxtb	r3, r3
 80248a8:	4618      	mov	r0, r3
 80248aa:	6879      	ldr	r1, [r7, #4]
 80248ac:	f7ff faca 	bl	8023e44 <OBJ_GetEntryOffset>
 80248b0:	4603      	mov	r3, r0
 80248b2:	833b      	strh	r3, [r7, #24]

            /* we check if we have write access (bits 3-5 (PREOP, SAFEOP, OP) of ObjAccess)
               by comparing with the actual state (bits 1-3 (PREOP, SAFEOP, OP) of AL Status) */
            if ( ((UINT8)((pEntry->ObjAccess & ACCESS_WRITE) >> 2)) >= (nAlStatus & STATE_MASK) )
 80248b4:	69fb      	ldr	r3, [r7, #28]
 80248b6:	889b      	ldrh	r3, [r3, #4]
 80248b8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80248bc:	109b      	asrs	r3, r3, #2
 80248be:	b2db      	uxtb	r3, r3
 80248c0:	461a      	mov	r2, r3
 80248c2:	4b62      	ldr	r3, [pc, #392]	; (8024a4c <OBJ_Write+0x350>)
 80248c4:	781b      	ldrb	r3, [r3, #0]
 80248c6:	f003 030f 	and.w	r3, r3, #15
 80248ca:	429a      	cmp	r2, r3
 80248cc:	f2c0 81fc 	blt.w	8024cc8 <OBJ_Write+0x5cc>
            {
                /* we have write access for this entry */
                if (i != 0)
 80248d0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80248d2:	2b00      	cmp	r3, #0
 80248d4:	d006      	beq.n	80248e4 <OBJ_Write+0x1e8>
                {
                    /* we increment the variable pointer to the corresponding word address */
                    pVarPtr += (bitOffset >> 4);
 80248d6:	8b3b      	ldrh	r3, [r7, #24]
 80248d8:	091b      	lsrs	r3, r3, #4
 80248da:	b29b      	uxth	r3, r3
 80248dc:	005b      	lsls	r3, r3, #1
 80248de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80248e0:	4413      	add	r3, r2
 80248e2:	62bb      	str	r3, [r7, #40]	; 0x28
                }


                if ( i == subindex                                     /* requested entry */
 80248e4:	7b7b      	ldrb	r3, [r7, #13]
 80248e6:	b29b      	uxth	r3, r3
 80248e8:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80248ea:	429a      	cmp	r2, r3
 80248ec:	d00a      	beq.n	8024904 <OBJ_Write+0x208>
                  || (bCompleteAccess && i >= subindex) )       /* complete access and entry should be read */
 80248ee:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80248f2:	2b00      	cmp	r3, #0
 80248f4:	f000 8210 	beq.w	8024d18 <OBJ_Write+0x61c>
 80248f8:	7b7b      	ldrb	r3, [r7, #13]
 80248fa:	b29b      	uxth	r3, r3
 80248fc:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80248fe:	429a      	cmp	r2, r3
 8024900:	f0c0 820a 	bcc.w	8024d18 <OBJ_Write+0x61c>
                {
                    UINT16 bitMask;

                    /* we have to copy the entry */
                    if (i == 0 && objCode != OBJCODE_VAR)
 8024904:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8024906:	2b00      	cmp	r3, #0
 8024908:	d115      	bne.n	8024936 <OBJ_Write+0x23a>
 802490a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 802490e:	2b07      	cmp	r3, #7
 8024910:	d011      	beq.n	8024936 <OBJ_Write+0x23a>
                    {
                        /*check if the value for subindex0 is valid */
                        UINT8 NewSubindex0 = (UINT8) SWAPWORD(pData[0]);
 8024912:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024914:	881b      	ldrh	r3, [r3, #0]
 8024916:	74fb      	strb	r3, [r7, #19]
                        if(maxConfiguredSubindex < NewSubindex0)
 8024918:	7cfb      	ldrb	r3, [r7, #19]
 802491a:	b29b      	uxth	r3, r3
 802491c:	8c3a      	ldrh	r2, [r7, #32]
 802491e:	429a      	cmp	r2, r3
 8024920:	d201      	bcs.n	8024926 <OBJ_Write+0x22a>
                        {
                            return ABORTIDX_VALUE_TOO_GREAT;
 8024922:	2313      	movs	r3, #19
 8024924:	e208      	b.n	8024d38 <OBJ_Write+0x63c>
                        }

                        /* subindex 0 of an array or record shall be written */
/* ECATCHANGE_START(V5.11) SDO5*/
                        pVarPtr[0] = SWAPWORD(pData[0]);
 8024926:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024928:	881a      	ldrh	r2, [r3, #0]
 802492a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802492c:	801a      	strh	r2, [r3, #0]
/* ECATCHANGE_END(V5.11) SDO5*/
                        /* we increment the destination pointer by 2 because the subindex 0 will be
                           transmitted as UINT16 for a complete access */
                        pData++;
 802492e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024930:	3302      	adds	r3, #2
 8024932:	64bb      	str	r3, [r7, #72]	; 0x48
                {
                    UINT16 bitMask;

                    /* we have to copy the entry */
                    if (i == 0 && objCode != OBJCODE_VAR)
                    {
 8024934:	e1c4      	b.n	8024cc0 <OBJ_Write+0x5c4>
                           transmitted as UINT16 for a complete access */
                        pData++;
                    }
                    else
                    {
                        UINT16 dataType = pEntry->DataType;
 8024936:	69fb      	ldr	r3, [r7, #28]
 8024938:	881b      	ldrh	r3, [r3, #0]
 802493a:	84fb      	strh	r3, [r7, #38]	; 0x26
                        if (pEntry->DataType >= 0x700)
 802493c:	69fb      	ldr	r3, [r7, #28]
 802493e:	881b      	ldrh	r3, [r3, #0]
 8024940:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8024944:	d315      	bcc.n	8024972 <OBJ_Write+0x276>
                        {
                            /* the ENUM data types are defined from index 0x700 in this example
                               convert in standard data type for the write access */
                            if ( pEntry->BitLength <= 8 )
 8024946:	69fb      	ldr	r3, [r7, #28]
 8024948:	885b      	ldrh	r3, [r3, #2]
 802494a:	2b08      	cmp	r3, #8
 802494c:	d804      	bhi.n	8024958 <OBJ_Write+0x25c>
                                dataType = DEFTYPE_BIT1-1+pEntry->BitLength;
 802494e:	69fb      	ldr	r3, [r7, #28]
 8024950:	885b      	ldrh	r3, [r3, #2]
 8024952:	332f      	adds	r3, #47	; 0x2f
 8024954:	84fb      	strh	r3, [r7, #38]	; 0x26
 8024956:	e00c      	b.n	8024972 <OBJ_Write+0x276>
                            else if ( pEntry->BitLength == 16 )
 8024958:	69fb      	ldr	r3, [r7, #28]
 802495a:	885b      	ldrh	r3, [r3, #2]
 802495c:	2b10      	cmp	r3, #16
 802495e:	d102      	bne.n	8024966 <OBJ_Write+0x26a>
                                dataType = DEFTYPE_UNSIGNED16;
 8024960:	2306      	movs	r3, #6
 8024962:	84fb      	strh	r3, [r7, #38]	; 0x26
 8024964:	e005      	b.n	8024972 <OBJ_Write+0x276>
                            else if ( pEntry->BitLength == 32 )
 8024966:	69fb      	ldr	r3, [r7, #28]
 8024968:	885b      	ldrh	r3, [r3, #2]
 802496a:	2b20      	cmp	r3, #32
 802496c:	d101      	bne.n	8024972 <OBJ_Write+0x276>
                                dataType = DEFTYPE_UNSIGNED32;
 802496e:	2307      	movs	r3, #7
 8024970:	84fb      	strh	r3, [r7, #38]	; 0x26
                        }

                        switch (dataType)
 8024972:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8024974:	2b11      	cmp	r3, #17
 8024976:	f000 814d 	beq.w	8024c14 <OBJ_Write+0x518>
 802497a:	2b11      	cmp	r3, #17
 802497c:	dc1e      	bgt.n	80249bc <OBJ_Write+0x2c0>
 802497e:	2b05      	cmp	r3, #5
 8024980:	d066      	beq.n	8024a50 <OBJ_Write+0x354>
 8024982:	2b05      	cmp	r3, #5
 8024984:	dc0d      	bgt.n	80249a2 <OBJ_Write+0x2a6>
 8024986:	2b02      	cmp	r3, #2
 8024988:	dc04      	bgt.n	8024994 <OBJ_Write+0x298>
 802498a:	2b01      	cmp	r3, #1
 802498c:	da60      	bge.n	8024a50 <OBJ_Write+0x354>
 802498e:	2b00      	cmp	r3, #0
 8024990:	d03b      	beq.n	8024a0a <OBJ_Write+0x30e>
 8024992:	e193      	b.n	8024cbc <OBJ_Write+0x5c0>
 8024994:	2b03      	cmp	r3, #3
 8024996:	f000 80b5 	beq.w	8024b04 <OBJ_Write+0x408>
 802499a:	2b04      	cmp	r3, #4
 802499c:	f000 8112 	beq.w	8024bc4 <OBJ_Write+0x4c8>
 80249a0:	e18c      	b.n	8024cbc <OBJ_Write+0x5c0>
 80249a2:	2b08      	cmp	r3, #8
 80249a4:	dc03      	bgt.n	80249ae <OBJ_Write+0x2b2>
 80249a6:	2b07      	cmp	r3, #7
 80249a8:	f280 810c 	bge.w	8024bc4 <OBJ_Write+0x4c8>
 80249ac:	e0aa      	b.n	8024b04 <OBJ_Write+0x408>
 80249ae:	2b09      	cmp	r3, #9
 80249b0:	f000 814e 	beq.w	8024c50 <OBJ_Write+0x554>
 80249b4:	2b0b      	cmp	r3, #11
 80249b6:	f300 8181 	bgt.w	8024cbc <OBJ_Write+0x5c0>
 80249ba:	e164      	b.n	8024c86 <OBJ_Write+0x58a>
 80249bc:	2b2d      	cmp	r3, #45	; 0x2d
 80249be:	d047      	beq.n	8024a50 <OBJ_Write+0x354>
 80249c0:	2b2d      	cmp	r3, #45	; 0x2d
 80249c2:	dc11      	bgt.n	80249e8 <OBJ_Write+0x2ec>
 80249c4:	2b1e      	cmp	r3, #30
 80249c6:	d043      	beq.n	8024a50 <OBJ_Write+0x354>
 80249c8:	2b1e      	cmp	r3, #30
 80249ca:	dc06      	bgt.n	80249da <OBJ_Write+0x2de>
 80249cc:	2b15      	cmp	r3, #21
 80249ce:	f000 8121 	beq.w	8024c14 <OBJ_Write+0x518>
 80249d2:	2b1b      	cmp	r3, #27
 80249d4:	f000 811e 	beq.w	8024c14 <OBJ_Write+0x518>
 80249d8:	e170      	b.n	8024cbc <OBJ_Write+0x5c0>
 80249da:	2b1f      	cmp	r3, #31
 80249dc:	f000 8092 	beq.w	8024b04 <OBJ_Write+0x408>
 80249e0:	2b20      	cmp	r3, #32
 80249e2:	f000 80ef 	beq.w	8024bc4 <OBJ_Write+0x4c8>
 80249e6:	e169      	b.n	8024cbc <OBJ_Write+0x5c0>
 80249e8:	2b37      	cmp	r3, #55	; 0x37
 80249ea:	dc08      	bgt.n	80249fe <OBJ_Write+0x302>
 80249ec:	2b30      	cmp	r3, #48	; 0x30
 80249ee:	da2f      	bge.n	8024a50 <OBJ_Write+0x354>
 80249f0:	2b2e      	cmp	r3, #46	; 0x2e
 80249f2:	f000 8087 	beq.w	8024b04 <OBJ_Write+0x408>
 80249f6:	2b2f      	cmp	r3, #47	; 0x2f
 80249f8:	f000 80e4 	beq.w	8024bc4 <OBJ_Write+0x4c8>
 80249fc:	e15e      	b.n	8024cbc <OBJ_Write+0x5c0>
 80249fe:	f5a3 7318 	sub.w	r3, r3, #608	; 0x260
 8024a02:	2b03      	cmp	r3, #3
 8024a04:	f200 815a 	bhi.w	8024cbc <OBJ_Write+0x5c0>
 8024a08:	e13d      	b.n	8024c86 <OBJ_Write+0x58a>
                        {
                        case DEFTYPE_NULL:
                            if(bCompleteAccess)
 8024a0a:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8024a0e:	2b00      	cmp	r3, #0
 8024a10:	d01a      	beq.n	8024a48 <OBJ_Write+0x34c>
                            {
                                /*Handle alignment entry*/
                                if (((pEntry->BitLength & 0xF) > 0)
 8024a12:	69fb      	ldr	r3, [r7, #28]
 8024a14:	885b      	ldrh	r3, [r3, #2]
 8024a16:	f003 030f 	and.w	r3, r3, #15
 8024a1a:	2b00      	cmp	r3, #0
 8024a1c:	dd0a      	ble.n	8024a34 <OBJ_Write+0x338>
                                    && (((bitOffset + pEntry->BitLength) & 0x0F) == 0 ))
 8024a1e:	8b3b      	ldrh	r3, [r7, #24]
 8024a20:	69fa      	ldr	r2, [r7, #28]
 8024a22:	8852      	ldrh	r2, [r2, #2]
 8024a24:	4413      	add	r3, r2
 8024a26:	f003 030f 	and.w	r3, r3, #15
 8024a2a:	2b00      	cmp	r3, #0
 8024a2c:	d102      	bne.n	8024a34 <OBJ_Write+0x338>
                                {
                                    /* we have reached the UINT16 border */
                                    pData++;
 8024a2e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024a30:	3302      	adds	r3, #2
 8024a32:	64bb      	str	r3, [r7, #72]	; 0x48
                                }

                                /*increment WORD offset*/
                                pData += ((pEntry->BitLength & 0xF0) >> 4);
 8024a34:	69fb      	ldr	r3, [r7, #28]
 8024a36:	885b      	ldrh	r3, [r3, #2]
 8024a38:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8024a3c:	111b      	asrs	r3, r3, #4
 8024a3e:	005b      	lsls	r3, r3, #1
 8024a40:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8024a42:	4413      	add	r3, r2
 8024a44:	64bb      	str	r3, [r7, #72]	; 0x48
                            }
                            else
                            {
                                return ABORTIDX_DATA_CANNOT_BE_READ_OR_STORED;
                            }
                            break;
 8024a46:	e13b      	b.n	8024cc0 <OBJ_Write+0x5c4>
                                /*increment WORD offset*/
                                pData += ((pEntry->BitLength & 0xF0) >> 4);
                            }
                            else
                            {
                                return ABORTIDX_DATA_CANNOT_BE_READ_OR_STORED;
 8024a48:	2318      	movs	r3, #24
 8024a4a:	e175      	b.n	8024d38 <OBJ_Write+0x63c>
 8024a4c:	1fff2579 	.word	0x1fff2579
/*ECATCHANGE_START(V5.11) SDO9*/
                        case    DEFTYPE_BYTE :
/*ECATCHANGE_END(V5.11) SDO9*/
                        {
                            /* depending on the bitOffset we have to copy the Hi or the Lo-Byte */
                            UINT16 TmpValue = 0x0000;
 8024a50:	2300      	movs	r3, #0
 8024a52:	84bb      	strh	r3, [r7, #36]	; 0x24

                            bitMask = cBitMask[pEntry->BitLength] << (bitOffset & 0x0F);
 8024a54:	69fb      	ldr	r3, [r7, #28]
 8024a56:	885b      	ldrh	r3, [r3, #2]
 8024a58:	461a      	mov	r2, r3
 8024a5a:	4b9f      	ldr	r3, [pc, #636]	; (8024cd8 <OBJ_Write+0x5dc>)
 8024a5c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8024a60:	461a      	mov	r2, r3
 8024a62:	8b3b      	ldrh	r3, [r7, #24]
 8024a64:	f003 030f 	and.w	r3, r3, #15
 8024a68:	fa02 f303 	lsl.w	r3, r2, r3
 8024a6c:	82fb      	strh	r3, [r7, #22]

                            /*Swap object data (if required); all masks and offsets are defined for little endian format*/
                            TmpValue = SWAPWORD(pVarPtr[0]);
 8024a6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8024a70:	881b      	ldrh	r3, [r3, #0]
 8024a72:	84bb      	strh	r3, [r7, #36]	; 0x24

                            /*Clear corresponding bits*/
                            TmpValue &= ~bitMask;
 8024a74:	8afb      	ldrh	r3, [r7, #22]
 8024a76:	43db      	mvns	r3, r3
 8024a78:	b29a      	uxth	r2, r3
 8024a7a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8024a7c:	4013      	ands	r3, r2
 8024a7e:	b29b      	uxth	r3, r3
 8024a80:	84bb      	strh	r3, [r7, #36]	; 0x24

/* ECATCHANGE_START(V5.11) SDO7*/
                            if (bCompleteAccess) 
 8024a82:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8024a86:	2b00      	cmp	r3, #0
 8024a88:	d008      	beq.n	8024a9c <OBJ_Write+0x3a0>
                            {
                                /*shifting is not required for Complete access because the bits are set to the correct offset by the master*/
                                TmpValue |= (SWAPWORD(pData[0]) & bitMask);
 8024a8a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024a8c:	881a      	ldrh	r2, [r3, #0]
 8024a8e:	8afb      	ldrh	r3, [r7, #22]
 8024a90:	4013      	ands	r3, r2
 8024a92:	b29a      	uxth	r2, r3
 8024a94:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8024a96:	4313      	orrs	r3, r2
 8024a98:	84bb      	strh	r3, [r7, #36]	; 0x24
 8024a9a:	e023      	b.n	8024ae4 <OBJ_Write+0x3e8>
                            }
                            else
                            {
                                if((SWAPWORD(pData[0]) & ~cBitMask[pEntry->BitLength]))
 8024a9c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024a9e:	881b      	ldrh	r3, [r3, #0]
 8024aa0:	461a      	mov	r2, r3
 8024aa2:	69fb      	ldr	r3, [r7, #28]
 8024aa4:	885b      	ldrh	r3, [r3, #2]
 8024aa6:	4619      	mov	r1, r3
 8024aa8:	4b8b      	ldr	r3, [pc, #556]	; (8024cd8 <OBJ_Write+0x5dc>)
 8024aaa:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8024aae:	43db      	mvns	r3, r3
 8024ab0:	4013      	ands	r3, r2
 8024ab2:	2b00      	cmp	r3, #0
 8024ab4:	d001      	beq.n	8024aba <OBJ_Write+0x3be>
                                {
                                    /*written value exceed entry range*/
                                    return ABORTIDX_VALUE_EXCEEDED;
 8024ab6:	2312      	movs	r3, #18
 8024ab8:	e13e      	b.n	8024d38 <OBJ_Write+0x63c>
                                }
                                else
                                {
                                    /*Shift Bits to corresponding offset within the object memory*/
                                    TmpValue |= ((SWAPWORD(pData[0]) & cBitMask[pEntry->BitLength]) << (bitOffset & 0x0F));
 8024aba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024abc:	881a      	ldrh	r2, [r3, #0]
 8024abe:	69fb      	ldr	r3, [r7, #28]
 8024ac0:	885b      	ldrh	r3, [r3, #2]
 8024ac2:	4619      	mov	r1, r3
 8024ac4:	4b84      	ldr	r3, [pc, #528]	; (8024cd8 <OBJ_Write+0x5dc>)
 8024ac6:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8024aca:	4013      	ands	r3, r2
 8024acc:	b29b      	uxth	r3, r3
 8024ace:	461a      	mov	r2, r3
 8024ad0:	8b3b      	ldrh	r3, [r7, #24]
 8024ad2:	f003 030f 	and.w	r3, r3, #15
 8024ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8024ada:	b29a      	uxth	r2, r3
 8024adc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8024ade:	4313      	orrs	r3, r2
 8024ae0:	b29b      	uxth	r3, r3
 8024ae2:	84bb      	strh	r3, [r7, #36]	; 0x24
                                }
                            }
/* ECATCHANGE_END(V5.11) SDO7*/

                            /*Swap written data to big endian format (if required)*/
                            pVarPtr[0] = SWAPWORD(TmpValue);
 8024ae4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8024ae6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8024ae8:	801a      	strh	r2, [r3, #0]

                            if ( ((bitOffset+pEntry->BitLength) & 0x0F) == 0 )
 8024aea:	8b3b      	ldrh	r3, [r7, #24]
 8024aec:	69fa      	ldr	r2, [r7, #28]
 8024aee:	8852      	ldrh	r2, [r2, #2]
 8024af0:	4413      	add	r3, r2
 8024af2:	f003 030f 	and.w	r3, r3, #15
 8024af6:	2b00      	cmp	r3, #0
 8024af8:	d103      	bne.n	8024b02 <OBJ_Write+0x406>
                                /* we have reached the UINT16 border */
                                pData++;
 8024afa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024afc:	3302      	adds	r3, #2
 8024afe:	64bb      	str	r3, [r7, #72]	; 0x48
                        }
                            break;
 8024b00:	e0de      	b.n	8024cc0 <OBJ_Write+0x5c4>
 8024b02:	e0dd      	b.n	8024cc0 <OBJ_Write+0x5c4>
                        case    DEFTYPE_BITARR16:
/*ECATCHANGE_START(V5.11) SDO9*/
                        case    DEFTYPE_WORD:
/*ECATCHANGE_END(V5.11) SDO9*/
/*ECATCHANGE_START(V5.11) SDO1*/
                            if(bitOffset & 0xF)
 8024b04:	8b3b      	ldrh	r3, [r7, #24]
 8024b06:	f003 030f 	and.w	r3, r3, #15
 8024b0a:	2b00      	cmp	r3, #0
 8024b0c:	d001      	beq.n	8024b12 <OBJ_Write+0x416>
                            {
                                /* return an error in case of an odd word offset (to support 16bit data type on odd word addresses an object specific access function need to be implemented and register in the object dictionary, see SSC Application Note)*/
                                return ABORTIDX_UNSUPPORTED_ACCESS;
 8024b0e:	2305      	movs	r3, #5
 8024b10:	e112      	b.n	8024d38 <OBJ_Write+0x63c>
/*ECATCHANGE_END(V5.11) SDO1*/

                            {
                            /* in this example the objects are defined in that way,
                            that the 16 bit type are always starting at an exact WORD offset */
                            UINT16 u16NewData = SWAPWORD(pData[0]);
 8024b12:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024b14:	881b      	ldrh	r3, [r3, #0]
 8024b16:	82bb      	strh	r3, [r7, #20]
                            if(bClearSubindex0Required && (pVarPtr[0] != u16NewData))
 8024b18:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8024b1c:	2b00      	cmp	r3, #0
 8024b1e:	d006      	beq.n	8024b2e <OBJ_Write+0x432>
 8024b20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8024b22:	881b      	ldrh	r3, [r3, #0]
 8024b24:	8aba      	ldrh	r2, [r7, #20]
 8024b26:	429a      	cmp	r2, r3
 8024b28:	d001      	beq.n	8024b2e <OBJ_Write+0x432>
                            {
                                /* try to write new data when subindex0 shall be reset*/
                                return ABORTIDX_ENTRY_CANT_BE_WRITTEN_SI0_NOT_0;
 8024b2a:	231c      	movs	r3, #28
 8024b2c:	e104      	b.n	8024d38 <OBJ_Write+0x63c>
                            }

                            /*check value if a new PDO assign entry should be written*/
                            if(IS_PDO_ASSIGN(index))  //PDO assign
 8024b2e:	89fb      	ldrh	r3, [r7, #14]
 8024b30:	f641 420f 	movw	r2, #7183	; 0x1c0f
 8024b34:	4293      	cmp	r3, r2
 8024b36:	d919      	bls.n	8024b6c <OBJ_Write+0x470>
 8024b38:	89fb      	ldrh	r3, [r7, #14]
 8024b3a:	f641 422f 	movw	r2, #7215	; 0x1c2f
 8024b3e:	4293      	cmp	r3, r2
 8024b40:	d814      	bhi.n	8024b6c <OBJ_Write+0x470>
                            {
                                if (!IS_RX_PDO(u16NewData) && !IS_TX_PDO(u16NewData) && (u16NewData != 0)) //check if the new assign entry value is valid
 8024b42:	8abb      	ldrh	r3, [r7, #20]
 8024b44:	f5b3 5fb0 	cmp.w	r3, #5632	; 0x1600
 8024b48:	d303      	bcc.n	8024b52 <OBJ_Write+0x456>
 8024b4a:	8abb      	ldrh	r3, [r7, #20]
 8024b4c:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8024b50:	d30c      	bcc.n	8024b6c <OBJ_Write+0x470>
 8024b52:	8abb      	ldrh	r3, [r7, #20]
 8024b54:	f5b3 5fd0 	cmp.w	r3, #6656	; 0x1a00
 8024b58:	d303      	bcc.n	8024b62 <OBJ_Write+0x466>
 8024b5a:	8abb      	ldrh	r3, [r7, #20]
 8024b5c:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8024b60:	d304      	bcc.n	8024b6c <OBJ_Write+0x470>
 8024b62:	8abb      	ldrh	r3, [r7, #20]
 8024b64:	2b00      	cmp	r3, #0
 8024b66:	d001      	beq.n	8024b6c <OBJ_Write+0x470>
                                {
                                    return ABORTIDX_VALUE_EXCEEDED;
 8024b68:	2312      	movs	r3, #18
 8024b6a:	e0e5      	b.n	8024d38 <OBJ_Write+0x63c>
                                }
                            }

                            if((index == 0x1C32 || index == 0x1C33) && (i == 1))
 8024b6c:	89fb      	ldrh	r3, [r7, #14]
 8024b6e:	f641 4232 	movw	r2, #7218	; 0x1c32
 8024b72:	4293      	cmp	r3, r2
 8024b74:	d004      	beq.n	8024b80 <OBJ_Write+0x484>
 8024b76:	89fb      	ldrh	r3, [r7, #14]
 8024b78:	f641 4233 	movw	r2, #7219	; 0x1c33
 8024b7c:	4293      	cmp	r3, r2
 8024b7e:	d11a      	bne.n	8024bb6 <OBJ_Write+0x4ba>
 8024b80:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8024b82:	2b01      	cmp	r3, #1
 8024b84:	d117      	bne.n	8024bb6 <OBJ_Write+0x4ba>
                            {
                                /* The Synchronisation type (0x1C3x.1) was written by the user => the Sync type will not be calculated based on the register settings (if they don't match an error will be returned P_2_S)*/
                                if(pVarPtr[0] != u16NewData)
 8024b86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8024b88:	881b      	ldrh	r3, [r3, #0]
 8024b8a:	8aba      	ldrh	r2, [r7, #20]
 8024b8c:	429a      	cmp	r2, r3
 8024b8e:	d00f      	beq.n	8024bb0 <OBJ_Write+0x4b4>
                                {
                                    result = CheckSyncTypeValue(index,u16NewData);
 8024b90:	89fa      	ldrh	r2, [r7, #14]
 8024b92:	8abb      	ldrh	r3, [r7, #20]
 8024b94:	4610      	mov	r0, r2
 8024b96:	4619      	mov	r1, r3
 8024b98:	f7ff fa06 	bl	8023fa8 <CheckSyncTypeValue>
 8024b9c:	4603      	mov	r3, r0
 8024b9e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

                                    if(result != 0)
 8024ba2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8024ba6:	2b00      	cmp	r3, #0
 8024ba8:	d002      	beq.n	8024bb0 <OBJ_Write+0x4b4>
                                        return result;
 8024baa:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8024bae:	e0c3      	b.n	8024d38 <OBJ_Write+0x63c>
                                }

                                /* The user may force to current Sync Mode for that reason the flag has also to be set if the same value was written */
                                bSyncSetByUser = TRUE;
 8024bb0:	4b4a      	ldr	r3, [pc, #296]	; (8024cdc <OBJ_Write+0x5e0>)
 8024bb2:	2201      	movs	r2, #1
 8024bb4:	701a      	strb	r2, [r3, #0]
                            }

                            pVarPtr[0] = u16NewData;
 8024bb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8024bb8:	8aba      	ldrh	r2, [r7, #20]
 8024bba:	801a      	strh	r2, [r3, #0]
                            pData++;
 8024bbc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024bbe:	3302      	adds	r3, #2
 8024bc0:	64bb      	str	r3, [r7, #72]	; 0x48
                            }
                            break;
 8024bc2:	e07d      	b.n	8024cc0 <OBJ_Write+0x5c4>
                        case    DEFTYPE_BITARR32:
/*ECATCHANGE_START(V5.11) SDO9*/
                        case    DEFTYPE_DWORD:
/*ECATCHANGE_END(V5.11) SDO9*/
/*ECATCHANGE_START(V5.11) SDO1*/
                            if(bitOffset & 0xF)
 8024bc4:	8b3b      	ldrh	r3, [r7, #24]
 8024bc6:	f003 030f 	and.w	r3, r3, #15
 8024bca:	2b00      	cmp	r3, #0
 8024bcc:	d001      	beq.n	8024bd2 <OBJ_Write+0x4d6>
                            {
                                /* return an error in case of an odd word offset (to support 16bit data type on odd word addresses an object specific access function need to be implemented and register in the object dictionary, see SSC Application Note)*/
                                return ABORTIDX_UNSUPPORTED_ACCESS;
 8024bce:	2305      	movs	r3, #5
 8024bd0:	e0b2      	b.n	8024d38 <OBJ_Write+0x63c>
/*ECATCHANGE_END(V5.11) SDO1*/
                            {

                            /* in this example the objects are defined in that way,
                               that the 32 bit type are always starting at an exact WORD offset */
                            if(bClearSubindex0Required && 
 8024bd2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8024bd6:	2b00      	cmp	r3, #0
 8024bd8:	d00f      	beq.n	8024bfa <OBJ_Write+0x4fe>
                                ((pVarPtr[0] != pData[0])
 8024bda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8024bdc:	881a      	ldrh	r2, [r3, #0]
 8024bde:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024be0:	881b      	ldrh	r3, [r3, #0]
/*ECATCHANGE_END(V5.11) SDO1*/
                            {

                            /* in this example the objects are defined in that way,
                               that the 32 bit type are always starting at an exact WORD offset */
                            if(bClearSubindex0Required && 
 8024be2:	429a      	cmp	r2, r3
 8024be4:	d107      	bne.n	8024bf6 <OBJ_Write+0x4fa>
                                ((pVarPtr[0] != pData[0])
                                || (pVarPtr[1] != pData[1])))
 8024be6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8024be8:	3302      	adds	r3, #2
 8024bea:	881a      	ldrh	r2, [r3, #0]
 8024bec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024bee:	3302      	adds	r3, #2
 8024bf0:	881b      	ldrh	r3, [r3, #0]
 8024bf2:	429a      	cmp	r2, r3
 8024bf4:	d001      	beq.n	8024bfa <OBJ_Write+0x4fe>
                            {
                                /* try to write new data when subindex0 shall be reset*/
                                return ABORTIDX_ENTRY_CANT_BE_WRITTEN_SI0_NOT_0;
 8024bf6:	231c      	movs	r3, #28
 8024bf8:	e09e      	b.n	8024d38 <OBJ_Write+0x63c>
                            }

                            pVarPtr[0] = pData[0];
 8024bfa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024bfc:	881a      	ldrh	r2, [r3, #0]
 8024bfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8024c00:	801a      	strh	r2, [r3, #0]
                            pVarPtr[1] = pData[1];
 8024c02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8024c04:	3302      	adds	r3, #2
 8024c06:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8024c08:	8852      	ldrh	r2, [r2, #2]
 8024c0a:	801a      	strh	r2, [r3, #0]
                            pData += 2;
 8024c0c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024c0e:	3304      	adds	r3, #4
 8024c10:	64bb      	str	r3, [r7, #72]	; 0x48
                            }
                            break;
 8024c12:	e055      	b.n	8024cc0 <OBJ_Write+0x5c4>
                        case    DEFTYPE_REAL64:
                        case 	DEFTYPE_INTEGER64:
                        case    DEFTYPE_UNSIGNED64:
/*ECATCHANGE_START(V5.11) SDO1*/
                            if(bitOffset & 0xF)
 8024c14:	8b3b      	ldrh	r3, [r7, #24]
 8024c16:	f003 030f 	and.w	r3, r3, #15
 8024c1a:	2b00      	cmp	r3, #0
 8024c1c:	d001      	beq.n	8024c22 <OBJ_Write+0x526>
                            {
                                /* return an error in case of an odd word offset (to support 16bit data type on odd word addresses an object specific access function need to be implemented and register in the object dictionary, see SSC Application Note)*/
                                return ABORTIDX_UNSUPPORTED_ACCESS;
 8024c1e:	2305      	movs	r3, #5
 8024c20:	e08a      	b.n	8024d38 <OBJ_Write+0x63c>
                            }
/*ECATCHANGE_END(V5.11) SDO1*/
                            /* in this example the objects are defined in that way,
                               that the 64 bit type are always starting at an exact WORD offset */
                            pVarPtr[0] = pData[0];
 8024c22:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024c24:	881a      	ldrh	r2, [r3, #0]
 8024c26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8024c28:	801a      	strh	r2, [r3, #0]
                            pVarPtr[1] = pData[1];
 8024c2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8024c2c:	3302      	adds	r3, #2
 8024c2e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8024c30:	8852      	ldrh	r2, [r2, #2]
 8024c32:	801a      	strh	r2, [r3, #0]
                            pVarPtr[2] = pData[2];
 8024c34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8024c36:	3304      	adds	r3, #4
 8024c38:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8024c3a:	8892      	ldrh	r2, [r2, #4]
 8024c3c:	801a      	strh	r2, [r3, #0]
                            pVarPtr[3] = pData[3];
 8024c3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8024c40:	3306      	adds	r3, #6
 8024c42:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8024c44:	88d2      	ldrh	r2, [r2, #6]
 8024c46:	801a      	strh	r2, [r3, #0]
                            pData += 4;
 8024c48:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024c4a:	3308      	adds	r3, #8
 8024c4c:	64bb      	str	r3, [r7, #72]	; 0x48
                            break;
 8024c4e:	e037      	b.n	8024cc0 <OBJ_Write+0x5c4>
                        case    DEFTYPE_VISIBLESTRING:
/*ECATCHANGE_START(V5.11) SDO1*/
                            if(bitOffset & 0xF)
 8024c50:	8b3b      	ldrh	r3, [r7, #24]
 8024c52:	f003 030f 	and.w	r3, r3, #15
 8024c56:	2b00      	cmp	r3, #0
 8024c58:	d001      	beq.n	8024c5e <OBJ_Write+0x562>
                            {
                                /* return an error in case of an odd word offset (to support 16bit data type on odd word addresses an object specific access function need to be implemented and register in the object dictionary, see SSC Application Note)*/
                                return ABORTIDX_UNSUPPORTED_ACCESS;
 8024c5a:	2305      	movs	r3, #5
 8024c5c:	e06c      	b.n	8024d38 <OBJ_Write+0x63c>
                            }
/*ECATCHANGE_END(V5.11) SDO1*/

                            OBJTOMBXSTRCPY(pVarPtr, pData, BIT2BYTE(pEntry->BitLength));
 8024c5e:	69fb      	ldr	r3, [r7, #28]
 8024c60:	885b      	ldrh	r3, [r3, #2]
 8024c62:	3307      	adds	r3, #7
 8024c64:	10db      	asrs	r3, r3, #3
 8024c66:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8024c68:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8024c6a:	461a      	mov	r2, r3
 8024c6c:	f003 fb82 	bl	8028374 <memcpy>

/*ECATCHANGE_START(V5.11) SDO2*/
                            pData += BIT2WORD((pEntry->BitLength)& ~0xF);
 8024c70:	69fb      	ldr	r3, [r7, #28]
 8024c72:	885b      	ldrh	r3, [r3, #2]
 8024c74:	f023 030f 	bic.w	r3, r3, #15
 8024c78:	330f      	adds	r3, #15
 8024c7a:	111b      	asrs	r3, r3, #4
 8024c7c:	005b      	lsls	r3, r3, #1
 8024c7e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8024c80:	4413      	add	r3, r2
 8024c82:	64bb      	str	r3, [r7, #72]	; 0x48
/*ECATCHANGE_END(V5.11) SDO2*/
                            break;
 8024c84:	e01c      	b.n	8024cc0 <OBJ_Write+0x5c4>
                            case DEFTYPE_ARRAY_OF_SINT :
                            case DEFTYPE_ARRAY_OF_DINT :
                            case DEFTYPE_ARRAY_OF_UDINT:
/*ECATCHANGE_END(V5.11) SDO9*/
/*ECATCHANGE_START(V5.11) SDO1*/
                            if(bitOffset & 0xF)
 8024c86:	8b3b      	ldrh	r3, [r7, #24]
 8024c88:	f003 030f 	and.w	r3, r3, #15
 8024c8c:	2b00      	cmp	r3, #0
 8024c8e:	d001      	beq.n	8024c94 <OBJ_Write+0x598>
                            {
                                /* return an error in case of an odd word offset (to support 16bit data type on odd word addresses an object specific access function need to be implemented and register in the object dictionary, see SSC Application Note)*/
                                return ABORTIDX_UNSUPPORTED_ACCESS;
 8024c90:	2305      	movs	r3, #5
 8024c92:	e051      	b.n	8024d38 <OBJ_Write+0x63c>
                            }
/*ECATCHANGE_END(V5.11) SDO1*/

                            /* in this example the objects are defined in that way,
                               that the other types are always starting at an even byte offset */
                            OBJTOMBXMEMCPY(pVarPtr, pData, BIT2BYTE(pEntry->BitLength));
 8024c94:	69fb      	ldr	r3, [r7, #28]
 8024c96:	885b      	ldrh	r3, [r3, #2]
 8024c98:	3307      	adds	r3, #7
 8024c9a:	10db      	asrs	r3, r3, #3
 8024c9c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8024c9e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8024ca0:	461a      	mov	r2, r3
 8024ca2:	f003 fb67 	bl	8028374 <memcpy>
/*ECATCHANGE_START(V5.11) SDO2*/
                            pData += BIT2WORD((pEntry->BitLength) & ~0xF);
 8024ca6:	69fb      	ldr	r3, [r7, #28]
 8024ca8:	885b      	ldrh	r3, [r3, #2]
 8024caa:	f023 030f 	bic.w	r3, r3, #15
 8024cae:	330f      	adds	r3, #15
 8024cb0:	111b      	asrs	r3, r3, #4
 8024cb2:	005b      	lsls	r3, r3, #1
 8024cb4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8024cb6:	4413      	add	r3, r2
 8024cb8:	64bb      	str	r3, [r7, #72]	; 0x48
/*ECATCHANGE_END(V5.11) SDO2*/

                            break;
 8024cba:	e001      	b.n	8024cc0 <OBJ_Write+0x5c4>
                        default:
                            /* other data types are not supported from this example */
                            return ABORTIDX_DATA_CANNOT_BE_READ_OR_STORED;
 8024cbc:	2318      	movs	r3, #24
 8024cbe:	e03b      	b.n	8024d38 <OBJ_Write+0x63c>
                        }
                    }

                    /* set flag */
                    bWritten = 1;
 8024cc0:	2301      	movs	r3, #1
 8024cc2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8024cc6:	e027      	b.n	8024d18 <OBJ_Write+0x61c>

                }
            }
            else
            {
                if(i == 0)
 8024cc8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8024cca:	2b00      	cmp	r3, #0
 8024ccc:	d108      	bne.n	8024ce0 <OBJ_Write+0x5e4>
                {
                    /* For SubIndex0 16Bit are reserved even if the BitLength is 8 */
                    pData++;
 8024cce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024cd0:	3302      	adds	r3, #2
 8024cd2:	64bb      	str	r3, [r7, #72]	; 0x48
 8024cd4:	e01d      	b.n	8024d12 <OBJ_Write+0x616>
 8024cd6:	bf00      	nop
 8024cd8:	08028d6c 	.word	0x08028d6c
 8024cdc:	1fff28dc 	.word	0x1fff28dc
                }
                else
                {
                    /*Handle Bit/Byte Offset*/
                    if (((pEntry->BitLength & 0xF) > 0)
 8024ce0:	69fb      	ldr	r3, [r7, #28]
 8024ce2:	885b      	ldrh	r3, [r3, #2]
 8024ce4:	f003 030f 	and.w	r3, r3, #15
 8024ce8:	2b00      	cmp	r3, #0
 8024cea:	dd0a      	ble.n	8024d02 <OBJ_Write+0x606>
                        && (((bitOffset + pEntry->BitLength) & 0x0F) == 0 ))
 8024cec:	8b3b      	ldrh	r3, [r7, #24]
 8024cee:	69fa      	ldr	r2, [r7, #28]
 8024cf0:	8852      	ldrh	r2, [r2, #2]
 8024cf2:	4413      	add	r3, r2
 8024cf4:	f003 030f 	and.w	r3, r3, #15
 8024cf8:	2b00      	cmp	r3, #0
 8024cfa:	d102      	bne.n	8024d02 <OBJ_Write+0x606>
                    {
                        /* we have reached the UINT16 border */
                        pData++;
 8024cfc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024cfe:	3302      	adds	r3, #2
 8024d00:	64bb      	str	r3, [r7, #72]	; 0x48
                    }

                    /*increment WORD offset*/
/*ECATCHANGE_START(V5.11) SDO9*/
                    pData += ((pEntry->BitLength & 0xFFF0) >> 4);
 8024d02:	69fb      	ldr	r3, [r7, #28]
 8024d04:	885b      	ldrh	r3, [r3, #2]
 8024d06:	091b      	lsrs	r3, r3, #4
 8024d08:	b29b      	uxth	r3, r3
 8024d0a:	005b      	lsls	r3, r3, #1
 8024d0c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8024d0e:	4413      	add	r3, r2
 8024d10:	64bb      	str	r3, [r7, #72]	; 0x48
/*ECATCHANGE_END(V5.11) SDO9*/
                }
                /*If no other entry was written this result will be returned*/
                result = ABORTIDX_DATA_CANNOT_BE_READ_OR_STORED;
 8024d12:	2318      	movs	r3, #24
 8024d14:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
           return 0; //no error
        }
/*ECATCHANGE_END(V5.11) ECAT*/

        /* we use the standard write function */
        for (i = subindex; i <= lastSubindex; i++)
 8024d18:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8024d1a:	3301      	adds	r3, #1
 8024d1c:	86fb      	strh	r3, [r7, #54]	; 0x36
 8024d1e:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8024d20:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8024d22:	429a      	cmp	r2, r3
 8024d24:	f67f adb2 	bls.w	802488c <OBJ_Write+0x190>
                /*If no other entry was written this result will be returned*/
                result = ABORTIDX_DATA_CANNOT_BE_READ_OR_STORED;
            }
        }

        if (bWritten == 0)
 8024d28:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8024d2c:	2b00      	cmp	r3, #0
 8024d2e:	d102      	bne.n	8024d36 <OBJ_Write+0x63a>
            /* we didn't write anything, so we have to return the stored error code */
            return result;
 8024d30:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8024d34:	e000      	b.n	8024d38 <OBJ_Write+0x63c>
    }

    return 0;
 8024d36:	2300      	movs	r3, #0
}
 8024d38:	4618      	mov	r0, r3
 8024d3a:	373c      	adds	r7, #60	; 0x3c
 8024d3c:	46bd      	mov	sp, r7
 8024d3e:	bd90      	pop	{r4, r7, pc}

08024d40 <SdoDownloadSegmentInd>:
            the data will be written to the object dictionary. The
            function sends a response by itself.
*////////////////////////////////////////////////////////////////////////////////////////

static UINT8 SdoDownloadSegmentInd( TDOWNLOADSDOSEGREQMBX MBXMEM * pSdoInd )
{
 8024d40:	b5b0      	push	{r4, r5, r7, lr}
 8024d42:	b088      	sub	sp, #32
 8024d44:	af02      	add	r7, sp, #8
 8024d46:	6078      	str	r0, [r7, #4]
    UINT8 abort = 0;
 8024d48:	2300      	movs	r3, #0
 8024d4a:	75fb      	strb	r3, [r7, #23]
    UINT32 bytesToSave = 0;
 8024d4c:	2300      	movs	r3, #0
 8024d4e:	613b      	str	r3, [r7, #16]

    if ( (pSdoInd->SdoHeader.SegHeader & SEGHEADER_TOGGLE) == bSdoSegLastToggle )
 8024d50:	687b      	ldr	r3, [r7, #4]
 8024d52:	7a1b      	ldrb	r3, [r3, #8]
 8024d54:	f003 0310 	and.w	r3, r3, #16
 8024d58:	4a86      	ldr	r2, [pc, #536]	; (8024f74 <SdoDownloadSegmentInd+0x234>)
 8024d5a:	7812      	ldrb	r2, [r2, #0]
 8024d5c:	4293      	cmp	r3, r2
 8024d5e:	d102      	bne.n	8024d66 <SdoDownloadSegmentInd+0x26>
    {
        /* toggle bit has not toggled... */
        abort = ABORTIDX_TOGGLE_BIT_NOT_CHANGED;
 8024d60:	2301      	movs	r3, #1
 8024d62:	75fb      	strb	r3, [r7, #23]
 8024d64:	e0bb      	b.n	8024ede <SdoDownloadSegmentInd+0x19e>
    }
    else
    {
        /* maxData contains the maximum data to be received with a SDO-DownloadSegment */
        UINT16 maxData =    u16ReceiveMbxSize - MBX_HEADER_SIZE - SEGMENT_NORM_HEADER_SIZE;
 8024d66:	4b84      	ldr	r3, [pc, #528]	; (8024f78 <SdoDownloadSegmentInd+0x238>)
 8024d68:	881b      	ldrh	r3, [r3, #0]
 8024d6a:	3b09      	subs	r3, #9
 8024d6c:	81fb      	strh	r3, [r7, #14]
        /* the new toggle bit is stored in bSdoSegLastToggle */
        bSdoSegLastToggle = pSdoInd->SdoHeader.SegHeader & SEGHEADER_TOGGLE;
 8024d6e:	687b      	ldr	r3, [r7, #4]
 8024d70:	7a1b      	ldrb	r3, [r3, #8]
 8024d72:	f003 0310 	and.w	r3, r3, #16
 8024d76:	b2da      	uxtb	r2, r3
 8024d78:	4b7e      	ldr	r3, [pc, #504]	; (8024f74 <SdoDownloadSegmentInd+0x234>)
 8024d7a:	701a      	strb	r2, [r3, #0]

        /* a SDO-Download Segment is only allowed if a SDO-Download Request was received before,
           in that case a buffer for the received data was allocated in SDOS_SdoInd before */
        if ( pSdoSegData )
 8024d7c:	4b7f      	ldr	r3, [pc, #508]	; (8024f7c <SdoDownloadSegmentInd+0x23c>)
 8024d7e:	681b      	ldr	r3, [r3, #0]
 8024d80:	2b00      	cmp	r3, #0
 8024d82:	f000 80aa 	beq.w	8024eda <SdoDownloadSegmentInd+0x19a>
        {
            /* bytesToSave contains the remaining data with this and maybe the following
               SDO-Download Segment services */
            bytesToSave = nSdoSegCompleteSize - nSdoSegBytesToHandle;
 8024d86:	4b7e      	ldr	r3, [pc, #504]	; (8024f80 <SdoDownloadSegmentInd+0x240>)
 8024d88:	681a      	ldr	r2, [r3, #0]
 8024d8a:	4b7e      	ldr	r3, [pc, #504]	; (8024f84 <SdoDownloadSegmentInd+0x244>)
 8024d8c:	681b      	ldr	r3, [r3, #0]
 8024d8e:	1ad3      	subs	r3, r2, r3
 8024d90:	613b      	str	r3, [r7, #16]

            if ( pSdoInd->SdoHeader.SegHeader & SEGHEADER_NOMOREFOLLOWS )
 8024d92:	687b      	ldr	r3, [r7, #4]
 8024d94:	7a1b      	ldrb	r3, [r3, #8]
 8024d96:	f003 0301 	and.w	r3, r3, #1
 8024d9a:	2b00      	cmp	r3, #0
 8024d9c:	d02c      	beq.n	8024df8 <SdoDownloadSegmentInd+0xb8>
            {
                /* the last segment is received, check if the length of the remaining data is the
                   same as the length of the received data */
                if ( bytesToSave <= maxData )
 8024d9e:	89fa      	ldrh	r2, [r7, #14]
 8024da0:	693b      	ldr	r3, [r7, #16]
 8024da2:	429a      	cmp	r2, r3
 8024da4:	d325      	bcc.n	8024df2 <SdoDownloadSegmentInd+0xb2>
                {
/* ECATCHANGE_START(V5.11) ECAT7*/
                    UINT16 mbxSize = SWAPWORD(pSdoInd->MbxHeader.Length);
 8024da6:	687b      	ldr	r3, [r7, #4]
 8024da8:	881b      	ldrh	r3, [r3, #0]
 8024daa:	81bb      	strh	r3, [r7, #12]

                    /* for the check it is distinguished if the remaining bytes are less than 8 (in that
                       case 7 data bytes were sent and the SDO-Download Segment header contains the information
                        how much bytes are valid (CAN-compatibility)), otherwise the length has to match exactly
                        and the SDO-Download Segment-Headerbyte is ignored */
                    if (((bytesToSave <= (UINT32)(mbxSize - SEGMENT_NORM_HEADER_SIZE))
 8024dac:	89bb      	ldrh	r3, [r7, #12]
 8024dae:	3b03      	subs	r3, #3
 8024db0:	461a      	mov	r2, r3
 8024db2:	693b      	ldr	r3, [r7, #16]
 8024db4:	429a      	cmp	r2, r3
 8024db6:	d30c      	bcc.n	8024dd2 <SdoDownloadSegmentInd+0x92>
                         &&( bytesToSave == ((UINT16) (MIN_SEGMENTED_DATA - ((pSdoInd->SdoHeader.SegHeader & SEGHEADER_SEGDATASIZE) >> SEGHEADERSHIFT_SEGDATASIZE))) )
 8024db8:	687b      	ldr	r3, [r7, #4]
 8024dba:	7a1b      	ldrb	r3, [r3, #8]
 8024dbc:	f003 030e 	and.w	r3, r3, #14
 8024dc0:	105b      	asrs	r3, r3, #1
 8024dc2:	b29b      	uxth	r3, r3
 8024dc4:	f1c3 0307 	rsb	r3, r3, #7
 8024dc8:	b29b      	uxth	r3, r3
 8024dca:	461a      	mov	r2, r3
 8024dcc:	693b      	ldr	r3, [r7, #16]
 8024dce:	429a      	cmp	r2, r3
 8024dd0:	d008      	beq.n	8024de4 <SdoDownloadSegmentInd+0xa4>
                          )
                        ||( ( bytesToSave > MIN_SEGMENTED_DATA )
 8024dd2:	693b      	ldr	r3, [r7, #16]
 8024dd4:	2b07      	cmp	r3, #7
 8024dd6:	d909      	bls.n	8024dec <SdoDownloadSegmentInd+0xac>
                        && (bytesToSave == (mbxSize - SEGMENT_NORM_HEADER_SIZE))
 8024dd8:	89bb      	ldrh	r3, [r7, #12]
 8024dda:	3b03      	subs	r3, #3
 8024ddc:	461a      	mov	r2, r3
 8024dde:	693b      	ldr	r3, [r7, #16]
 8024de0:	429a      	cmp	r2, r3
 8024de2:	d103      	bne.n	8024dec <SdoDownloadSegmentInd+0xac>
                        ) )
/* ECATCHANGE_END(V5.11) ECAT7*/
                    {
                        /* length is correct */
                        bSdoSegFollows = FALSE;
 8024de4:	4b68      	ldr	r3, [pc, #416]	; (8024f88 <SdoDownloadSegmentInd+0x248>)
 8024de6:	2200      	movs	r2, #0
 8024de8:	701a      	strb	r2, [r3, #0]
 8024dea:	e011      	b.n	8024e10 <SdoDownloadSegmentInd+0xd0>
                    }
                    else
                        abort = ABORTIDX_PARAM_LENGTH_ERROR;
 8024dec:	230e      	movs	r3, #14
 8024dee:	75fb      	strb	r3, [r7, #23]
 8024df0:	e00e      	b.n	8024e10 <SdoDownloadSegmentInd+0xd0>
                }
                else
                    abort = ABORTIDX_PARAM_LENGTH_ERROR;
 8024df2:	230e      	movs	r3, #14
 8024df4:	75fb      	strb	r3, [r7, #23]
 8024df6:	e00b      	b.n	8024e10 <SdoDownloadSegmentInd+0xd0>
            }
            else
            {
                /* its not the last segment */
                bSdoSegFollows = TRUE;
 8024df8:	4b63      	ldr	r3, [pc, #396]	; (8024f88 <SdoDownloadSegmentInd+0x248>)
 8024dfa:	2201      	movs	r2, #1
 8024dfc:	701a      	strb	r2, [r3, #0]
                /* we have to check if we expect less bytes than the maximum size which can be send with a single
                   SDO Download Segment */
                if ( bytesToSave <= maxData )
 8024dfe:	89fa      	ldrh	r2, [r7, #14]
 8024e00:	693b      	ldr	r3, [r7, #16]
 8024e02:	429a      	cmp	r2, r3
 8024e04:	d302      	bcc.n	8024e0c <SdoDownloadSegmentInd+0xcc>
                    abort = ABORTIDX_PARAM_LENGTH_ERROR;
 8024e06:	230e      	movs	r3, #14
 8024e08:	75fb      	strb	r3, [r7, #23]
 8024e0a:	e001      	b.n	8024e10 <SdoDownloadSegmentInd+0xd0>
                else
                    /* length is okay, bytesToSave contains the data size to be copied */
                    bytesToSave = maxData;
 8024e0c:	89fb      	ldrh	r3, [r7, #14]
 8024e0e:	613b      	str	r3, [r7, #16]
            }

            if ( abort == 0 )
 8024e10:	7dfb      	ldrb	r3, [r7, #23]
 8024e12:	2b00      	cmp	r3, #0
 8024e14:	d163      	bne.n	8024ede <SdoDownloadSegmentInd+0x19e>
            {
                /* the received data is copied in the buffer */
                MBXMEMCPY( ((UINT8*)pSdoSegData) + (nSdoSegBytesToHandle), pSdoInd->SdoHeader.Data, bytesToSave ); 
 8024e16:	4b59      	ldr	r3, [pc, #356]	; (8024f7c <SdoDownloadSegmentInd+0x23c>)
 8024e18:	681a      	ldr	r2, [r3, #0]
 8024e1a:	4b5a      	ldr	r3, [pc, #360]	; (8024f84 <SdoDownloadSegmentInd+0x244>)
 8024e1c:	681b      	ldr	r3, [r3, #0]
 8024e1e:	441a      	add	r2, r3
 8024e20:	687b      	ldr	r3, [r7, #4]
 8024e22:	3309      	adds	r3, #9
 8024e24:	4610      	mov	r0, r2
 8024e26:	4619      	mov	r1, r3
 8024e28:	693a      	ldr	r2, [r7, #16]
 8024e2a:	f003 faa3 	bl	8028374 <memcpy>

                if ( bSdoSegFollows == FALSE    )
 8024e2e:	4b56      	ldr	r3, [pc, #344]	; (8024f88 <SdoDownloadSegmentInd+0x248>)
 8024e30:	781b      	ldrb	r3, [r3, #0]
 8024e32:	2b00      	cmp	r3, #0
 8024e34:	d153      	bne.n	8024ede <SdoDownloadSegmentInd+0x19e>
                {
                    /* it was the last segment, OBJ_Write will called to make the Write-operation */
                    abort = OBJ_Write( nSdoSegIndex, nSdoSegSubindex, nSdoSegCompleteSize, pSdoSegObjEntry, (UINT16 MBXMEM *) pSdoSegData, bSdoSegAccess );
 8024e36:	4b55      	ldr	r3, [pc, #340]	; (8024f8c <SdoDownloadSegmentInd+0x24c>)
 8024e38:	8818      	ldrh	r0, [r3, #0]
 8024e3a:	4b55      	ldr	r3, [pc, #340]	; (8024f90 <SdoDownloadSegmentInd+0x250>)
 8024e3c:	7819      	ldrb	r1, [r3, #0]
 8024e3e:	4b50      	ldr	r3, [pc, #320]	; (8024f80 <SdoDownloadSegmentInd+0x240>)
 8024e40:	681d      	ldr	r5, [r3, #0]
 8024e42:	4b54      	ldr	r3, [pc, #336]	; (8024f94 <SdoDownloadSegmentInd+0x254>)
 8024e44:	681c      	ldr	r4, [r3, #0]
 8024e46:	4b4d      	ldr	r3, [pc, #308]	; (8024f7c <SdoDownloadSegmentInd+0x23c>)
 8024e48:	681a      	ldr	r2, [r3, #0]
 8024e4a:	4b53      	ldr	r3, [pc, #332]	; (8024f98 <SdoDownloadSegmentInd+0x258>)
 8024e4c:	781b      	ldrb	r3, [r3, #0]
 8024e4e:	9200      	str	r2, [sp, #0]
 8024e50:	9301      	str	r3, [sp, #4]
 8024e52:	462a      	mov	r2, r5
 8024e54:	4623      	mov	r3, r4
 8024e56:	f7ff fc51 	bl	80246fc <OBJ_Write>
 8024e5a:	4603      	mov	r3, r0
 8024e5c:	75fb      	strb	r3, [r7, #23]
                    if ( abort == ABORTIDX_WORKING )
 8024e5e:	7dfb      	ldrb	r3, [r7, #23]
 8024e60:	2bff      	cmp	r3, #255	; 0xff
 8024e62:	d131      	bne.n	8024ec8 <SdoDownloadSegmentInd+0x188>
                    {
                        /* the application generates the SDO-Response later on by calling SDOS_SdoRes (only possible if object access function pointer is defined) */
                        u8PendingSdo = SDO_PENDING_SEG_WRITE;
 8024e64:	4b4d      	ldr	r3, [pc, #308]	; (8024f9c <SdoDownloadSegmentInd+0x25c>)
 8024e66:	2202      	movs	r2, #2
 8024e68:	701a      	strb	r2, [r3, #0]
                        bStoreCompleteAccess = bSdoSegAccess;
 8024e6a:	4b4b      	ldr	r3, [pc, #300]	; (8024f98 <SdoDownloadSegmentInd+0x258>)
 8024e6c:	781b      	ldrb	r3, [r3, #0]
 8024e6e:	2b00      	cmp	r3, #0
 8024e70:	bf14      	ite	ne
 8024e72:	2301      	movne	r3, #1
 8024e74:	2300      	moveq	r3, #0
 8024e76:	b2da      	uxtb	r2, r3
 8024e78:	4b49      	ldr	r3, [pc, #292]	; (8024fa0 <SdoDownloadSegmentInd+0x260>)
 8024e7a:	701a      	strb	r2, [r3, #0]
                        u8StoreSubindex = nSdoSegSubindex;
 8024e7c:	4b44      	ldr	r3, [pc, #272]	; (8024f90 <SdoDownloadSegmentInd+0x250>)
 8024e7e:	781a      	ldrb	r2, [r3, #0]
 8024e80:	4b48      	ldr	r3, [pc, #288]	; (8024fa4 <SdoDownloadSegmentInd+0x264>)
 8024e82:	701a      	strb	r2, [r3, #0]
                        u16StoreIndex = nSdoSegIndex;
 8024e84:	4b41      	ldr	r3, [pc, #260]	; (8024f8c <SdoDownloadSegmentInd+0x24c>)
 8024e86:	881a      	ldrh	r2, [r3, #0]
 8024e88:	4b47      	ldr	r3, [pc, #284]	; (8024fa8 <SdoDownloadSegmentInd+0x268>)
 8024e8a:	801a      	strh	r2, [r3, #0]
                        u32StoreDataSize = nSdoSegCompleteSize;
 8024e8c:	4b3c      	ldr	r3, [pc, #240]	; (8024f80 <SdoDownloadSegmentInd+0x240>)
 8024e8e:	681b      	ldr	r3, [r3, #0]
 8024e90:	4a46      	ldr	r2, [pc, #280]	; (8024fac <SdoDownloadSegmentInd+0x26c>)
 8024e92:	6013      	str	r3, [r2, #0]
                        pStoreData = pSdoSegData;
 8024e94:	4b39      	ldr	r3, [pc, #228]	; (8024f7c <SdoDownloadSegmentInd+0x23c>)
 8024e96:	681b      	ldr	r3, [r3, #0]
 8024e98:	4a45      	ldr	r2, [pc, #276]	; (8024fb0 <SdoDownloadSegmentInd+0x270>)
 8024e9a:	6013      	str	r3, [r2, #0]

                        pSdoPendFunc = pSdoSegObjEntry->Write;
 8024e9c:	4b3d      	ldr	r3, [pc, #244]	; (8024f94 <SdoDownloadSegmentInd+0x254>)
 8024e9e:	681b      	ldr	r3, [r3, #0]
 8024ea0:	6a1b      	ldr	r3, [r3, #32]
 8024ea2:	4a44      	ldr	r2, [pc, #272]	; (8024fb4 <SdoDownloadSegmentInd+0x274>)
 8024ea4:	6013      	str	r3, [r2, #0]

                        bSdoInWork = TRUE;
 8024ea6:	4b44      	ldr	r3, [pc, #272]	; (8024fb8 <SdoDownloadSegmentInd+0x278>)
 8024ea8:	2201      	movs	r2, #1
 8024eaa:	701a      	strb	r2, [r3, #0]
                        pSdoResStored = (TINITSDOMBX MBXMEM *) pSdoInd;
 8024eac:	4a43      	ldr	r2, [pc, #268]	; (8024fbc <SdoDownloadSegmentInd+0x27c>)
 8024eae:	687b      	ldr	r3, [r7, #4]
 8024eb0:	6013      	str	r3, [r2, #0]

                        bSdoSegFollows = FALSE;
 8024eb2:	4b35      	ldr	r3, [pc, #212]	; (8024f88 <SdoDownloadSegmentInd+0x248>)
 8024eb4:	2200      	movs	r2, #0
 8024eb6:	701a      	strb	r2, [r3, #0]
                        nSdoSegService    = 0;
 8024eb8:	4b41      	ldr	r3, [pc, #260]	; (8024fc0 <SdoDownloadSegmentInd+0x280>)
 8024eba:	2200      	movs	r2, #0
 8024ebc:	701a      	strb	r2, [r3, #0]
                        nSdoSegBytesToHandle = 0;
 8024ebe:	4b31      	ldr	r3, [pc, #196]	; (8024f84 <SdoDownloadSegmentInd+0x244>)
 8024ec0:	2200      	movs	r2, #0
 8024ec2:	601a      	str	r2, [r3, #0]

                        return ABORTIDX_WORKING;
 8024ec4:	23ff      	movs	r3, #255	; 0xff
 8024ec6:	e051      	b.n	8024f6c <SdoDownloadSegmentInd+0x22c>
                    }
                    else
                    {
                        /* the allocated buffer can be released */
                        FREEMEM( (UINT16 VARMEM *) pSdoSegData );
 8024ec8:	4b2c      	ldr	r3, [pc, #176]	; (8024f7c <SdoDownloadSegmentInd+0x23c>)
 8024eca:	681b      	ldr	r3, [r3, #0]
 8024ecc:	4618      	mov	r0, r3
 8024ece:	f003 fa49 	bl	8028364 <free>
                        pSdoSegData = NULL;
 8024ed2:	4b2a      	ldr	r3, [pc, #168]	; (8024f7c <SdoDownloadSegmentInd+0x23c>)
 8024ed4:	2200      	movs	r2, #0
 8024ed6:	601a      	str	r2, [r3, #0]
 8024ed8:	e001      	b.n	8024ede <SdoDownloadSegmentInd+0x19e>
                }
            }
        }
        else
        {
            abort = ABORTIDX_COMMAND_SPECIFIER_UNKNOWN;
 8024eda:	2303      	movs	r3, #3
 8024edc:	75fb      	strb	r3, [r7, #23]
        }
    }

    if ( abort == 0)
 8024ede:	7dfb      	ldrb	r3, [r7, #23]
 8024ee0:	2b00      	cmp	r3, #0
 8024ee2:	d12d      	bne.n	8024f40 <SdoDownloadSegmentInd+0x200>
    {
        /* send the SDO Download Segment response */
        pSdoInd->MbxHeader.Length = SEGMENT_NORM_RES_SIZE;
 8024ee4:	687b      	ldr	r3, [r7, #4]
 8024ee6:	220a      	movs	r2, #10
 8024ee8:	801a      	strh	r2, [r3, #0]
        pSdoInd->CoeHeader &= ~COEHEADER_COESERVICEMASK;
 8024eea:	687b      	ldr	r3, [r7, #4]
 8024eec:	88db      	ldrh	r3, [r3, #6]
 8024eee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8024ef2:	b29a      	uxth	r2, r3
 8024ef4:	687b      	ldr	r3, [r7, #4]
 8024ef6:	80da      	strh	r2, [r3, #6]
        pSdoInd->CoeHeader |= ((UINT16)COESERVICE_SDORESPONSE) << COEHEADER_COESERVICESHIFT;
 8024ef8:	687b      	ldr	r3, [r7, #4]
 8024efa:	88db      	ldrh	r3, [r3, #6]
 8024efc:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8024f00:	b29a      	uxth	r2, r3
 8024f02:	687b      	ldr	r3, [r7, #4]
 8024f04:	80da      	strh	r2, [r3, #6]
        /* the SDO Download Segment header depends if it was the last segment or not */
        if ( bSdoSegLastToggle )
 8024f06:	4b1b      	ldr	r3, [pc, #108]	; (8024f74 <SdoDownloadSegmentInd+0x234>)
 8024f08:	781b      	ldrb	r3, [r3, #0]
 8024f0a:	2b00      	cmp	r3, #0
 8024f0c:	d003      	beq.n	8024f16 <SdoDownloadSegmentInd+0x1d6>
        {
           pSdoInd->SdoHeader.SegHeader        = SDOSERVICE_DOWNLOADSEGMENTRES|SEGHEADER_TOGGLE;
 8024f0e:	687b      	ldr	r3, [r7, #4]
 8024f10:	2230      	movs	r2, #48	; 0x30
 8024f12:	721a      	strb	r2, [r3, #8]
 8024f14:	e002      	b.n	8024f1c <SdoDownloadSegmentInd+0x1dc>
        }
        else
           pSdoInd->SdoHeader.SegHeader        = SDOSERVICE_DOWNLOADSEGMENTRES;
 8024f16:	687b      	ldr	r3, [r7, #4]
 8024f18:	2220      	movs	r2, #32
 8024f1a:	721a      	strb	r2, [r3, #8]

        if ( bSdoSegFollows == TRUE )
 8024f1c:	4b1a      	ldr	r3, [pc, #104]	; (8024f88 <SdoDownloadSegmentInd+0x248>)
 8024f1e:	781b      	ldrb	r3, [r3, #0]
 8024f20:	2b01      	cmp	r3, #1
 8024f22:	d106      	bne.n	8024f32 <SdoDownloadSegmentInd+0x1f2>
        {
            /* segments are still expected, nSdoSegBytesToHandle contains the number of received data bytes */
            nSdoSegBytesToHandle += bytesToSave;
 8024f24:	4b17      	ldr	r3, [pc, #92]	; (8024f84 <SdoDownloadSegmentInd+0x244>)
 8024f26:	681a      	ldr	r2, [r3, #0]
 8024f28:	693b      	ldr	r3, [r7, #16]
 8024f2a:	4413      	add	r3, r2
 8024f2c:	4a15      	ldr	r2, [pc, #84]	; (8024f84 <SdoDownloadSegmentInd+0x244>)
 8024f2e:	6013      	str	r3, [r2, #0]
 8024f30:	e01b      	b.n	8024f6a <SdoDownloadSegmentInd+0x22a>
        }
        else
        {
            /* the last segment was received, the variables are reset */
            nSdoSegBytesToHandle = 0;
 8024f32:	4b14      	ldr	r3, [pc, #80]	; (8024f84 <SdoDownloadSegmentInd+0x244>)
 8024f34:	2200      	movs	r2, #0
 8024f36:	601a      	str	r2, [r3, #0]
            nSdoSegService    = 0;
 8024f38:	4b21      	ldr	r3, [pc, #132]	; (8024fc0 <SdoDownloadSegmentInd+0x280>)
 8024f3a:	2200      	movs	r2, #0
 8024f3c:	701a      	strb	r2, [r3, #0]
 8024f3e:	e014      	b.n	8024f6a <SdoDownloadSegmentInd+0x22a>
        }
    }
    else 
    {
        /* the Abort-Response will be sent in SDOS_SdoInd*/
        bSdoSegFollows = FALSE;
 8024f40:	4b11      	ldr	r3, [pc, #68]	; (8024f88 <SdoDownloadSegmentInd+0x248>)
 8024f42:	2200      	movs	r2, #0
 8024f44:	701a      	strb	r2, [r3, #0]
        nSdoSegService    = 0;
 8024f46:	4b1e      	ldr	r3, [pc, #120]	; (8024fc0 <SdoDownloadSegmentInd+0x280>)
 8024f48:	2200      	movs	r2, #0
 8024f4a:	701a      	strb	r2, [r3, #0]
        if (pSdoSegData)
 8024f4c:	4b0b      	ldr	r3, [pc, #44]	; (8024f7c <SdoDownloadSegmentInd+0x23c>)
 8024f4e:	681b      	ldr	r3, [r3, #0]
 8024f50:	2b00      	cmp	r3, #0
 8024f52:	d007      	beq.n	8024f64 <SdoDownloadSegmentInd+0x224>
        {
            /* the memory has to be released if it is not released before.
            In case of AbortIdx_Working the buffer will be freed in SDOS_SdoRes*/
            FREEMEM( (UINT16 VARMEM *) pSdoSegData );
 8024f54:	4b09      	ldr	r3, [pc, #36]	; (8024f7c <SdoDownloadSegmentInd+0x23c>)
 8024f56:	681b      	ldr	r3, [r3, #0]
 8024f58:	4618      	mov	r0, r3
 8024f5a:	f003 fa03 	bl	8028364 <free>
            pSdoSegData = NULL;
 8024f5e:	4b07      	ldr	r3, [pc, #28]	; (8024f7c <SdoDownloadSegmentInd+0x23c>)
 8024f60:	2200      	movs	r2, #0
 8024f62:	601a      	str	r2, [r3, #0]
        }

        nSdoSegBytesToHandle = 0;
 8024f64:	4b07      	ldr	r3, [pc, #28]	; (8024f84 <SdoDownloadSegmentInd+0x244>)
 8024f66:	2200      	movs	r2, #0
 8024f68:	601a      	str	r2, [r3, #0]
    }

    return abort;
 8024f6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8024f6c:	4618      	mov	r0, r3
 8024f6e:	3718      	adds	r7, #24
 8024f70:	46bd      	mov	sp, r7
 8024f72:	bdb0      	pop	{r4, r5, r7, pc}
 8024f74:	1fff28fe 	.word	0x1fff28fe
 8024f78:	1fff284a 	.word	0x1fff284a
 8024f7c:	1fff2910 	.word	0x1fff2910
 8024f80:	1fff28f4 	.word	0x1fff28f4
 8024f84:	1fff28ec 	.word	0x1fff28ec
 8024f88:	1fff28f1 	.word	0x1fff28f1
 8024f8c:	1fff2914 	.word	0x1fff2914
 8024f90:	1fff292c 	.word	0x1fff292c
 8024f94:	1fff2928 	.word	0x1fff2928
 8024f98:	1fff28f0 	.word	0x1fff28f0
 8024f9c:	1fff28fc 	.word	0x1fff28fc
 8024fa0:	1fff28fd 	.word	0x1fff28fd
 8024fa4:	1fff2930 	.word	0x1fff2930
 8024fa8:	1fff292e 	.word	0x1fff292e
 8024fac:	1fff290c 	.word	0x1fff290c
 8024fb0:	1fff28e8 	.word	0x1fff28e8
 8024fb4:	1fff28f8 	.word	0x1fff28f8
 8024fb8:	1fff14a7 	.word	0x1fff14a7
 8024fbc:	1fff2908 	.word	0x1fff2908
 8024fc0:	1fff28ff 	.word	0x1fff28ff

08024fc4 <SdoUploadSegmentInd>:
            is received from the master. It prepares and operates the
            response and sends it by itself.
*////////////////////////////////////////////////////////////////////////////////////////

static UINT8 SdoUploadSegmentInd( TUPLOADSDOSEGREQMBX MBXMEM * pSdoInd )
{
 8024fc4:	b580      	push	{r7, lr}
 8024fc6:	b086      	sub	sp, #24
 8024fc8:	af00      	add	r7, sp, #0
 8024fca:	6078      	str	r0, [r7, #4]
    UINT8 abort = 0;
 8024fcc:	2300      	movs	r3, #0
 8024fce:	75fb      	strb	r3, [r7, #23]
    TUPLOADSDOSEGRESMBX MBXMEM * pSdoSegRes = (TUPLOADSDOSEGRESMBX MBXMEM *)pSdoInd;
 8024fd0:	687b      	ldr	r3, [r7, #4]
 8024fd2:	60fb      	str	r3, [r7, #12]

   if ( (pSdoInd->SegHeader & SEGHEADER_TOGGLE) == bSdoSegLastToggle )
 8024fd4:	687b      	ldr	r3, [r7, #4]
 8024fd6:	7a1b      	ldrb	r3, [r3, #8]
 8024fd8:	f003 0310 	and.w	r3, r3, #16
 8024fdc:	4a4c      	ldr	r2, [pc, #304]	; (8025110 <SdoUploadSegmentInd+0x14c>)
 8024fde:	7812      	ldrb	r2, [r2, #0]
 8024fe0:	4293      	cmp	r3, r2
 8024fe2:	d102      	bne.n	8024fea <SdoUploadSegmentInd+0x26>
    {
        /* toggle bit has not toggled... */
        abort = ABORTIDX_TOGGLE_BIT_NOT_CHANGED;
 8024fe4:	2301      	movs	r3, #1
 8024fe6:	75fb      	strb	r3, [r7, #23]
 8024fe8:	e08c      	b.n	8025104 <SdoUploadSegmentInd+0x140>
    }
    else
    {
        /* maxData contains the maximum data to be sent with a SDO-Upload Segment response */
         
        UINT32 size = 0;
 8024fea:	2300      	movs	r3, #0
 8024fec:	613b      	str	r3, [r7, #16]
        UINT16 maxData;
        {
            maxData =    u16SendMbxSize - MBX_HEADER_SIZE - SEGMENT_NORM_HEADER_SIZE;
 8024fee:	4b49      	ldr	r3, [pc, #292]	; (8025114 <SdoUploadSegmentInd+0x150>)
 8024ff0:	881b      	ldrh	r3, [r3, #0]
 8024ff2:	3b09      	subs	r3, #9
 8024ff4:	817b      	strh	r3, [r7, #10]
        }

        /* the new toggle bit is stored in bSdoSegLastToggle */
        bSdoSegLastToggle = pSdoInd->SegHeader & SEGHEADER_TOGGLE;
 8024ff6:	687b      	ldr	r3, [r7, #4]
 8024ff8:	7a1b      	ldrb	r3, [r3, #8]
 8024ffa:	f003 0310 	and.w	r3, r3, #16
 8024ffe:	b2da      	uxtb	r2, r3
 8025000:	4b43      	ldr	r3, [pc, #268]	; (8025110 <SdoUploadSegmentInd+0x14c>)
 8025002:	701a      	strb	r2, [r3, #0]

        if ( nSdoSegCompleteSize < (nSdoSegBytesToHandle + maxData) )
 8025004:	897a      	ldrh	r2, [r7, #10]
 8025006:	4b44      	ldr	r3, [pc, #272]	; (8025118 <SdoUploadSegmentInd+0x154>)
 8025008:	681b      	ldr	r3, [r3, #0]
 802500a:	441a      	add	r2, r3
 802500c:	4b43      	ldr	r3, [pc, #268]	; (802511c <SdoUploadSegmentInd+0x158>)
 802500e:	681b      	ldr	r3, [r3, #0]
 8025010:	429a      	cmp	r2, r3
 8025012:	d909      	bls.n	8025028 <SdoUploadSegmentInd+0x64>
        {
            /* the remaining data can be send with one SDO Upload Segment response,
               size contains the data to be copied */
            size = nSdoSegCompleteSize - nSdoSegBytesToHandle;
 8025014:	4b41      	ldr	r3, [pc, #260]	; (802511c <SdoUploadSegmentInd+0x158>)
 8025016:	681a      	ldr	r2, [r3, #0]
 8025018:	4b3f      	ldr	r3, [pc, #252]	; (8025118 <SdoUploadSegmentInd+0x154>)
 802501a:	681b      	ldr	r3, [r3, #0]
 802501c:	1ad3      	subs	r3, r2, r3
 802501e:	613b      	str	r3, [r7, #16]
            bSdoSegFollows = FALSE;
 8025020:	4b3f      	ldr	r3, [pc, #252]	; (8025120 <SdoUploadSegmentInd+0x15c>)
 8025022:	2200      	movs	r2, #0
 8025024:	701a      	strb	r2, [r3, #0]
 8025026:	e004      	b.n	8025032 <SdoUploadSegmentInd+0x6e>
        }
        else
        {
            /* more data will follow, size contains the data to be copied */
            size = maxData;
 8025028:	897b      	ldrh	r3, [r7, #10]
 802502a:	613b      	str	r3, [r7, #16]
            bSdoSegFollows = TRUE;
 802502c:	4b3c      	ldr	r3, [pc, #240]	; (8025120 <SdoUploadSegmentInd+0x15c>)
 802502e:	2201      	movs	r2, #1
 8025030:	701a      	strb	r2, [r3, #0]
        }

        /* copy the object data in the SDO Upload segment response */
        MBXMEMCPY( pSdoSegRes->SdoHeader.Data, &(((UINT8*)pSdoSegData)[nSdoSegBytesToHandle]), size );
 8025032:	68fb      	ldr	r3, [r7, #12]
 8025034:	f103 0109 	add.w	r1, r3, #9
 8025038:	4b3a      	ldr	r3, [pc, #232]	; (8025124 <SdoUploadSegmentInd+0x160>)
 802503a:	681a      	ldr	r2, [r3, #0]
 802503c:	4b36      	ldr	r3, [pc, #216]	; (8025118 <SdoUploadSegmentInd+0x154>)
 802503e:	681b      	ldr	r3, [r3, #0]
 8025040:	4413      	add	r3, r2
 8025042:	4608      	mov	r0, r1
 8025044:	4619      	mov	r1, r3
 8025046:	693a      	ldr	r2, [r7, #16]
 8025048:	f003 f994 	bl	8028374 <memcpy>
        
        /* the SDO Upload Segment header depends if there is still data to be sent */
        pSdoSegRes->CoeHeader &= ~COEHEADER_COESERVICEMASK;
 802504c:	68fb      	ldr	r3, [r7, #12]
 802504e:	88db      	ldrh	r3, [r3, #6]
 8025050:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8025054:	b29a      	uxth	r2, r3
 8025056:	68fb      	ldr	r3, [r7, #12]
 8025058:	80da      	strh	r2, [r3, #6]
        pSdoSegRes->CoeHeader |= ((UINT16)COESERVICE_SDORESPONSE) << COEHEADER_COESERVICESHIFT;
 802505a:	68fb      	ldr	r3, [r7, #12]
 802505c:	88db      	ldrh	r3, [r3, #6]
 802505e:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8025062:	b29a      	uxth	r2, r3
 8025064:	68fb      	ldr	r3, [r7, #12]
 8025066:	80da      	strh	r2, [r3, #6]

        /*Clear SDO header*/
        pSdoSegRes->SdoHeader.SegHeader &= ~SEGHEADER_MASK;
 8025068:	68fb      	ldr	r3, [r7, #12]
 802506a:	2200      	movs	r2, #0
 802506c:	721a      	strb	r2, [r3, #8]
        if (bSdoSegFollows)
 802506e:	4b2c      	ldr	r3, [pc, #176]	; (8025120 <SdoUploadSegmentInd+0x15c>)
 8025070:	781b      	ldrb	r3, [r3, #0]
 8025072:	2b00      	cmp	r3, #0
 8025074:	d008      	beq.n	8025088 <SdoUploadSegmentInd+0xc4>
            pSdoSegRes->SdoHeader.SegHeader        |= SDOSERVICE_UPLOADSEGMENTRES | bSdoSegLastToggle;
 8025076:	68fb      	ldr	r3, [r7, #12]
 8025078:	7a1a      	ldrb	r2, [r3, #8]
 802507a:	4b25      	ldr	r3, [pc, #148]	; (8025110 <SdoUploadSegmentInd+0x14c>)
 802507c:	781b      	ldrb	r3, [r3, #0]
 802507e:	4313      	orrs	r3, r2
 8025080:	b2da      	uxtb	r2, r3
 8025082:	68fb      	ldr	r3, [r7, #12]
 8025084:	721a      	strb	r2, [r3, #8]
 8025086:	e00a      	b.n	802509e <SdoUploadSegmentInd+0xda>
        else
            pSdoSegRes->SdoHeader.SegHeader        |= SDOSERVICE_UPLOADSEGMENTRES | bSdoSegLastToggle | SEGHEADER_NOMOREFOLLOWS;
 8025088:	68fb      	ldr	r3, [r7, #12]
 802508a:	7a1a      	ldrb	r2, [r3, #8]
 802508c:	4b20      	ldr	r3, [pc, #128]	; (8025110 <SdoUploadSegmentInd+0x14c>)
 802508e:	781b      	ldrb	r3, [r3, #0]
 8025090:	4313      	orrs	r3, r2
 8025092:	b2db      	uxtb	r3, r3
 8025094:	f043 0301 	orr.w	r3, r3, #1
 8025098:	b2da      	uxtb	r2, r3
 802509a:	68fb      	ldr	r3, [r7, #12]
 802509c:	721a      	strb	r2, [r3, #8]

        // operate CAN specific flag segDataSize:
        /* HBu 06.02.06: the sizes were wrong */
        if ( size < MIN_SEGMENTED_DATA )
 802509e:	693b      	ldr	r3, [r7, #16]
 80250a0:	2b06      	cmp	r3, #6
 80250a2:	d810      	bhi.n	80250c6 <SdoUploadSegmentInd+0x102>
        {
            // at least    MIN_SEGMENTED_DATA bytes have to be send:
            pSdoSegRes->MbxHeader.Length = SEGMENT_NORM_RES_SIZE;
 80250a4:	68fb      	ldr	r3, [r7, #12]
 80250a6:	220a      	movs	r2, #10
 80250a8:	801a      	strh	r2, [r3, #0]
            pSdoSegRes->SdoHeader.SegHeader    |= (MIN_SEGMENTED_DATA - size) << SEGHEADERSHIFT_SEGDATASIZE;
 80250aa:	68fb      	ldr	r3, [r7, #12]
 80250ac:	7a1a      	ldrb	r2, [r3, #8]
 80250ae:	693b      	ldr	r3, [r7, #16]
 80250b0:	b2db      	uxtb	r3, r3
 80250b2:	f1c3 0307 	rsb	r3, r3, #7
 80250b6:	b2db      	uxtb	r3, r3
 80250b8:	005b      	lsls	r3, r3, #1
 80250ba:	b2db      	uxtb	r3, r3
 80250bc:	4313      	orrs	r3, r2
 80250be:	b2da      	uxtb	r2, r3
 80250c0:	68fb      	ldr	r3, [r7, #12]
 80250c2:	721a      	strb	r2, [r3, #8]
 80250c4:	e005      	b.n	80250d2 <SdoUploadSegmentInd+0x10e>
        }
        else
        {
            pSdoSegRes->MbxHeader.Length         = ((UINT16) size) + SEGMENT_NORM_HEADER_SIZE;
 80250c6:	693b      	ldr	r3, [r7, #16]
 80250c8:	b29b      	uxth	r3, r3
 80250ca:	3303      	adds	r3, #3
 80250cc:	b29a      	uxth	r2, r3
 80250ce:	68fb      	ldr	r3, [r7, #12]
 80250d0:	801a      	strh	r2, [r3, #0]
        }

        if ( bSdoSegFollows == TRUE )
 80250d2:	4b13      	ldr	r3, [pc, #76]	; (8025120 <SdoUploadSegmentInd+0x15c>)
 80250d4:	781b      	ldrb	r3, [r3, #0]
 80250d6:	2b01      	cmp	r3, #1
 80250d8:	d106      	bne.n	80250e8 <SdoUploadSegmentInd+0x124>
            // updating the value of send bytes:
            nSdoSegBytesToHandle += size;
 80250da:	4b0f      	ldr	r3, [pc, #60]	; (8025118 <SdoUploadSegmentInd+0x154>)
 80250dc:	681a      	ldr	r2, [r3, #0]
 80250de:	693b      	ldr	r3, [r7, #16]
 80250e0:	4413      	add	r3, r2
 80250e2:	4a0d      	ldr	r2, [pc, #52]	; (8025118 <SdoUploadSegmentInd+0x154>)
 80250e4:	6013      	str	r3, [r2, #0]
 80250e6:	e00d      	b.n	8025104 <SdoUploadSegmentInd+0x140>
        else
        {
            FREEMEM( (UINT16 VARMEM *) pSdoSegData );
 80250e8:	4b0e      	ldr	r3, [pc, #56]	; (8025124 <SdoUploadSegmentInd+0x160>)
 80250ea:	681b      	ldr	r3, [r3, #0]
 80250ec:	4618      	mov	r0, r3
 80250ee:	f003 f939 	bl	8028364 <free>
            pSdoSegData = NULL;
 80250f2:	4b0c      	ldr	r3, [pc, #48]	; (8025124 <SdoUploadSegmentInd+0x160>)
 80250f4:	2200      	movs	r2, #0
 80250f6:	601a      	str	r2, [r3, #0]
            nSdoSegBytesToHandle = 0;
 80250f8:	4b07      	ldr	r3, [pc, #28]	; (8025118 <SdoUploadSegmentInd+0x154>)
 80250fa:	2200      	movs	r2, #0
 80250fc:	601a      	str	r2, [r3, #0]
            nSdoSegService    = 0;
 80250fe:	4b0a      	ldr	r3, [pc, #40]	; (8025128 <SdoUploadSegmentInd+0x164>)
 8025100:	2200      	movs	r2, #0
 8025102:	701a      	strb	r2, [r3, #0]
        }
    }

    return abort;
 8025104:	7dfb      	ldrb	r3, [r7, #23]
}
 8025106:	4618      	mov	r0, r3
 8025108:	3718      	adds	r7, #24
 802510a:	46bd      	mov	sp, r7
 802510c:	bd80      	pop	{r7, pc}
 802510e:	bf00      	nop
 8025110:	1fff28fe 	.word	0x1fff28fe
 8025114:	1fff2838 	.word	0x1fff2838
 8025118:	1fff28ec 	.word	0x1fff28ec
 802511c:	1fff28f4 	.word	0x1fff28f4
 8025120:	1fff28f1 	.word	0x1fff28f1
 8025124:	1fff2910 	.word	0x1fff2910
 8025128:	1fff28ff 	.word	0x1fff28ff

0802512c <SdoRes>:

 \brief    This function is called when a SDO response shall be sent
*////////////////////////////////////////////////////////////////////////////////////////

void SdoRes(UINT8 abort, UINT8 command, UINT8 completeAccess, UINT16 dataSize, UINT32 objLength, TINITSDOMBX MBXMEM *pSdoRes)
{
 802512c:	b590      	push	{r4, r7, lr}
 802512e:	b083      	sub	sp, #12
 8025130:	af00      	add	r7, sp, #0
 8025132:	4604      	mov	r4, r0
 8025134:	4608      	mov	r0, r1
 8025136:	4611      	mov	r1, r2
 8025138:	461a      	mov	r2, r3
 802513a:	4623      	mov	r3, r4
 802513c:	71fb      	strb	r3, [r7, #7]
 802513e:	4603      	mov	r3, r0
 8025140:	71bb      	strb	r3, [r7, #6]
 8025142:	460b      	mov	r3, r1
 8025144:	717b      	strb	r3, [r7, #5]
 8025146:	4613      	mov	r3, r2
 8025148:	807b      	strh	r3, [r7, #2]
    /* for an upload segment response the toggle bit was overwritten */
    if ((command != SDOSERVICE_UPLOADSEGMENTREQ) && (command != SDOSERVICE_DOWNLOADSEGMENTREQ))
 802514a:	79bb      	ldrb	r3, [r7, #6]
 802514c:	2b60      	cmp	r3, #96	; 0x60
 802514e:	d005      	beq.n	802515c <SdoRes+0x30>
 8025150:	79bb      	ldrb	r3, [r7, #6]
 8025152:	2b00      	cmp	r3, #0
 8025154:	d002      	beq.n	802515c <SdoRes+0x30>
    {
        pSdoRes->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET] = 0;
 8025156:	69fb      	ldr	r3, [r7, #28]
 8025158:	2200      	movs	r2, #0
 802515a:	721a      	strb	r2, [r3, #8]
    }
    if ( abort == 0 )
 802515c:	79fb      	ldrb	r3, [r7, #7]
 802515e:	2b00      	cmp	r3, #0
 8025160:	d16c      	bne.n	802523c <SdoRes+0x110>
    {
        /* SDO-Download or SDO-Upload was successful, generate the SDO- and CoE-Header */
        pSdoRes->CoeHeader &= ~COEHEADER_COESERVICEMASK;
 8025162:	69fb      	ldr	r3, [r7, #28]
 8025164:	88db      	ldrh	r3, [r3, #6]
 8025166:	f3c3 030b 	ubfx	r3, r3, #0, #12
 802516a:	b29a      	uxth	r2, r3
 802516c:	69fb      	ldr	r3, [r7, #28]
 802516e:	80da      	strh	r2, [r3, #6]
        pSdoRes->CoeHeader |= ((UINT16)COESERVICE_SDORESPONSE) << COEHEADER_COESERVICESHIFT;
 8025170:	69fb      	ldr	r3, [r7, #28]
 8025172:	88db      	ldrh	r3, [r3, #6]
 8025174:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8025178:	b29a      	uxth	r2, r3
 802517a:	69fb      	ldr	r3, [r7, #28]
 802517c:	80da      	strh	r2, [r3, #6]
        if ( command == SDOSERVICE_INITIATEUPLOADREQ )
 802517e:	79bb      	ldrb	r3, [r7, #6]
 8025180:	2b40      	cmp	r3, #64	; 0x40
 8025182:	d13f      	bne.n	8025204 <SdoRes+0xd8>
        {
            // HBu 06.02.06: Complete Access Bit in the SDO-Upload-Response too */
            if ( (objLength <= 4) && (objLength > 0) )
 8025184:	69bb      	ldr	r3, [r7, #24]
 8025186:	2b04      	cmp	r3, #4
 8025188:	d818      	bhi.n	80251bc <SdoRes+0x90>
 802518a:	69bb      	ldr	r3, [r7, #24]
 802518c:	2b00      	cmp	r3, #0
 802518e:	d015      	beq.n	80251bc <SdoRes+0x90>
            {
                /* Expedited Upload Response */
                pSdoRes->MbxHeader.Length             =         EXPEDITED_FRAME_SIZE;
 8025190:	69fb      	ldr	r3, [r7, #28]
 8025192:	220a      	movs	r2, #10
 8025194:	801a      	strh	r2, [r3, #0]
                pSdoRes->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET]    |=     SDOHEADER_SIZEINDICATOR     |
 8025196:	69fb      	ldr	r3, [r7, #28]
 8025198:	7a1a      	ldrb	r2, [r3, #8]
                                                                                        SDOHEADER_TRANSFERTYPE        |
                                                                                        completeAccess |
                                                                                        ((MAX_EXPEDITED_DATA - ((UINT8)objLength)) << SDOHEADERSHIFT_DATASETSIZE) |
 802519a:	69bb      	ldr	r3, [r7, #24]
 802519c:	b2db      	uxtb	r3, r3
 802519e:	f1c3 0304 	rsb	r3, r3, #4
 80251a2:	009b      	lsls	r3, r3, #2
            // HBu 06.02.06: Complete Access Bit in the SDO-Upload-Response too */
            if ( (objLength <= 4) && (objLength > 0) )
            {
                /* Expedited Upload Response */
                pSdoRes->MbxHeader.Length             =         EXPEDITED_FRAME_SIZE;
                pSdoRes->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET]    |=     SDOHEADER_SIZEINDICATOR     |
 80251a4:	b2d9      	uxtb	r1, r3
 80251a6:	797b      	ldrb	r3, [r7, #5]
 80251a8:	430b      	orrs	r3, r1
 80251aa:	b2db      	uxtb	r3, r3
 80251ac:	4313      	orrs	r3, r2
 80251ae:	b2db      	uxtb	r3, r3
 80251b0:	f043 0343 	orr.w	r3, r3, #67	; 0x43
 80251b4:	b2da      	uxtb	r2, r3
 80251b6:	69fb      	ldr	r3, [r7, #28]
 80251b8:	721a      	strb	r2, [r3, #8]
 80251ba:	e059      	b.n	8025270 <SdoRes+0x144>
                                                                                        SDOSERVICE_INITIATEUPLOADRES;
            }
            else
            {
                /* Normal or Segmented Upload Response */
                if (dataSize <  objLength)
 80251bc:	887a      	ldrh	r2, [r7, #2]
 80251be:	69bb      	ldr	r3, [r7, #24]
 80251c0:	429a      	cmp	r2, r3
 80251c2:	d205      	bcs.n	80251d0 <SdoRes+0xa4>
                {
                    pSdoRes->MbxHeader.Length         =         UPLOAD_NORM_RES_SIZE+dataSize;
 80251c4:	887b      	ldrh	r3, [r7, #2]
 80251c6:	330a      	adds	r3, #10
 80251c8:	b29a      	uxth	r2, r3
 80251ca:	69fb      	ldr	r3, [r7, #28]
 80251cc:	801a      	strh	r2, [r3, #0]
 80251ce:	e005      	b.n	80251dc <SdoRes+0xb0>
                }
                else
                {
                    pSdoRes->MbxHeader.Length         =         UPLOAD_NORM_RES_SIZE+((UINT16)objLength);
 80251d0:	69bb      	ldr	r3, [r7, #24]
 80251d2:	b29b      	uxth	r3, r3
 80251d4:	330a      	adds	r3, #10
 80251d6:	b29a      	uxth	r2, r3
 80251d8:	69fb      	ldr	r3, [r7, #28]
 80251da:	801a      	strh	r2, [r3, #0]
                }
                   ((TINITSDOUPLOADNORMRESMBX MBXMEM *) pSdoRes)->CompleteSize[0] = SWAPWORD((UINT16)objLength);
 80251dc:	69bb      	ldr	r3, [r7, #24]
 80251de:	b29a      	uxth	r2, r3
 80251e0:	69fb      	ldr	r3, [r7, #28]
 80251e2:	819a      	strh	r2, [r3, #12]
                   ((TINITSDOUPLOADNORMRESMBX MBXMEM *) pSdoRes)->CompleteSize[1] = SWAPWORD((UINT16)(objLength>>16));
 80251e4:	69bb      	ldr	r3, [r7, #24]
 80251e6:	0c1b      	lsrs	r3, r3, #16
 80251e8:	b29a      	uxth	r2, r3
 80251ea:	69fb      	ldr	r3, [r7, #28]
 80251ec:	81da      	strh	r2, [r3, #14]
                pSdoRes->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET]    |=     SDOHEADER_SIZEINDICATOR     |
 80251ee:	69fb      	ldr	r3, [r7, #28]
 80251f0:	7a1a      	ldrb	r2, [r3, #8]
 80251f2:	797b      	ldrb	r3, [r7, #5]
 80251f4:	4313      	orrs	r3, r2
 80251f6:	b2db      	uxtb	r3, r3
 80251f8:	f043 0341 	orr.w	r3, r3, #65	; 0x41
 80251fc:	b2da      	uxtb	r2, r3
 80251fe:	69fb      	ldr	r3, [r7, #28]
 8025200:	721a      	strb	r2, [r3, #8]
 8025202:	e035      	b.n	8025270 <SdoRes+0x144>
                                                                                        completeAccess |
                                                                                        SDOSERVICE_INITIATEUPLOADRES;
            }
        }
        /* for a segmented response the command was wrong in the response */
        else if ( command == SDOSERVICE_DOWNLOADSEGMENTREQ )
 8025204:	79bb      	ldrb	r3, [r7, #6]
 8025206:	2b00      	cmp	r3, #0
 8025208:	d10a      	bne.n	8025220 <SdoRes+0xf4>
        {
            /* Download segmented response */
            pSdoRes->MbxHeader.Length         = DOWNLOAD_NORM_RES_SIZE;
 802520a:	69fb      	ldr	r3, [r7, #28]
 802520c:	220a      	movs	r2, #10
 802520e:	801a      	strh	r2, [r3, #0]
            pSdoRes->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET]    |= SDOSERVICE_DOWNLOADSEGMENTRES;
 8025210:	69fb      	ldr	r3, [r7, #28]
 8025212:	7a1b      	ldrb	r3, [r3, #8]
 8025214:	f043 0320 	orr.w	r3, r3, #32
 8025218:	b2da      	uxtb	r2, r3
 802521a:	69fb      	ldr	r3, [r7, #28]
 802521c:	721a      	strb	r2, [r3, #8]
 802521e:	e027      	b.n	8025270 <SdoRes+0x144>
      }
        else if ( command != SDOSERVICE_UPLOADSEGMENTREQ )
 8025220:	79bb      	ldrb	r3, [r7, #6]
 8025222:	2b60      	cmp	r3, #96	; 0x60
 8025224:	d024      	beq.n	8025270 <SdoRes+0x144>
        {
            /* Download response */
            pSdoRes->MbxHeader.Length         = DOWNLOAD_NORM_RES_SIZE;
 8025226:	69fb      	ldr	r3, [r7, #28]
 8025228:	220a      	movs	r2, #10
 802522a:	801a      	strh	r2, [r3, #0]
            pSdoRes->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET]    |= SDOSERVICE_INITIATEDOWNLOADRES;
 802522c:	69fb      	ldr	r3, [r7, #28]
 802522e:	7a1b      	ldrb	r3, [r3, #8]
 8025230:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8025234:	b2da      	uxtb	r2, r3
 8025236:	69fb      	ldr	r3, [r7, #28]
 8025238:	721a      	strb	r2, [r3, #8]
 802523a:	e019      	b.n	8025270 <SdoRes+0x144>
        }
    }
    else
    {
        /* generate a SDO-Abort-Request */
        pSdoRes->MbxHeader.Length         = ABORT_NORM_RES_SIZE;
 802523c:	69fb      	ldr	r3, [r7, #28]
 802523e:	220a      	movs	r2, #10
 8025240:	801a      	strh	r2, [r3, #0]
        pSdoRes->CoeHeader &= ~COEHEADER_COESERVICEMASK;
 8025242:	69fb      	ldr	r3, [r7, #28]
 8025244:	88db      	ldrh	r3, [r3, #6]
 8025246:	f3c3 030b 	ubfx	r3, r3, #0, #12
 802524a:	b29a      	uxth	r2, r3
 802524c:	69fb      	ldr	r3, [r7, #28]
 802524e:	80da      	strh	r2, [r3, #6]
        pSdoRes->CoeHeader |= ((UINT16)COESERVICE_SDOREQUEST) << COEHEADER_COESERVICESHIFT;
 8025250:	69fb      	ldr	r3, [r7, #28]
 8025252:	88db      	ldrh	r3, [r3, #6]
 8025254:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8025258:	b29a      	uxth	r2, r3
 802525a:	69fb      	ldr	r3, [r7, #28]
 802525c:	80da      	strh	r2, [r3, #6]
        pSdoRes->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET]    = SDOSERVICE_ABORTTRANSFER;
 802525e:	69fb      	ldr	r3, [r7, #28]
 8025260:	2280      	movs	r2, #128	; 0x80
 8025262:	721a      	strb	r2, [r3, #8]
        ((TABORTSDOTRANSFERREQMBX MBXMEM *) pSdoRes)->AbortCode = SWAPDWORD(cAbortCode[abort]);
 8025264:	79fb      	ldrb	r3, [r7, #7]
 8025266:	4a09      	ldr	r2, [pc, #36]	; (802528c <SdoRes+0x160>)
 8025268:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 802526c:	69fb      	ldr	r3, [r7, #28]
 802526e:	60da      	str	r2, [r3, #12]
    }

    // HBu 02.05.06: if the CoE-response could not be sent because the
    //               send mailbox is full it should be stored
    if (MBX_MailboxSendReq((TMBX MBXMEM *) pSdoRes, COE_SERVICE) != 0)
 8025270:	69f8      	ldr	r0, [r7, #28]
 8025272:	2102      	movs	r1, #2
 8025274:	f7fe f9ae 	bl	80235d4 <MBX_MailboxSendReq>
 8025278:	4603      	mov	r3, r0
 802527a:	2b00      	cmp	r3, #0
 802527c:	d002      	beq.n	8025284 <SdoRes+0x158>
    {
        /* we store the CoE mailbox service to send it later (in COE_ContinueInd) when the mailbox is read */
        pCoeSendStored = (TMBX MBXMEM *) pSdoRes;
 802527e:	4a04      	ldr	r2, [pc, #16]	; (8025290 <SdoRes+0x164>)
 8025280:	69fb      	ldr	r3, [r7, #28]
 8025282:	6013      	str	r3, [r2, #0]
    }
}
 8025284:	370c      	adds	r7, #12
 8025286:	46bd      	mov	sp, r7
 8025288:	bd90      	pop	{r4, r7, pc}
 802528a:	bf00      	nop
 802528c:	08028d8c 	.word	0x08028d8c
 8025290:	1fff2570 	.word	0x1fff2570

08025294 <SDOS_SdoInd>:
            is received from the master and calls depending from
            the command the concerning function.
*////////////////////////////////////////////////////////////////////////////////////////

UINT8 SDOS_SdoInd(TINITSDOMBX MBXMEM *pSdoInd)
{
 8025294:	b590      	push	{r4, r7, lr}
 8025296:	b08f      	sub	sp, #60	; 0x3c
 8025298:	af02      	add	r7, sp, #8
 802529a:	6078      	str	r0, [r7, #4]
    UINT8 abort = 0;
 802529c:	2300      	movs	r3, #0
 802529e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    UINT8 sdoHeader = pSdoInd->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET] & SDOHEADER_COMMANDMASK;
 80252a2:	687b      	ldr	r3, [r7, #4]
 80252a4:	7a1b      	ldrb	r3, [r3, #8]
 80252a6:	76bb      	strb	r3, [r7, #26]
    /* the SDO-command is in bit 5-7 of the first SDO-Byte */
    UINT8 command = (sdoHeader & SDOHEADER_COMMAND);
 80252a8:	7ebb      	ldrb	r3, [r7, #26]
 80252aa:	f023 031f 	bic.w	r3, r3, #31
 80252ae:	767b      	strb	r3, [r7, #25]
    /* mbxSize contains the size of the mailbox (CoE-Header (2 Bytes) + SDO-Header (8 Bytes) + SDO-Data (if the data length is greater than 4)) */
    UINT16 mbxSize = SWAPWORD(pSdoInd->MbxHeader.Length);
 80252b0:	687b      	ldr	r3, [r7, #4]
 80252b2:	881b      	ldrh	r3, [r3, #0]
 80252b4:	82fb      	strh	r3, [r7, #22]
    UINT16 index;
    UINT8 subindex;
    OBJCONST TOBJECT OBJMEM * pObjEntry;
    /* this variable contains the information, if all entries of an object will be read (bCompleteAccess > 0) or a single entry */
    UINT8 bCompleteAccess = 0;
 80252b6:	2300      	movs	r3, #0
 80252b8:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    UINT32 objLength = 0;
 80252bc:	2300      	movs	r3, #0
 80252be:	62bb      	str	r3, [r7, #40]	; 0x28
    UINT32 dataSize = 0;
 80252c0:	2300      	movs	r3, #0
 80252c2:	627b      	str	r3, [r7, #36]	; 0x24

    if ( bSdoInWork )
 80252c4:	4b99      	ldr	r3, [pc, #612]	; (802552c <SDOS_SdoInd+0x298>)
 80252c6:	781b      	ldrb	r3, [r3, #0]
 80252c8:	2b00      	cmp	r3, #0
 80252ca:	d001      	beq.n	80252d0 <SDOS_SdoInd+0x3c>
    {
        /* the last SDO is still in work */
        return MBXERR_SERVICEINWORK;
 80252cc:	2309      	movs	r3, #9
 80252ce:	e275      	b.n	80257bc <SDOS_SdoInd+0x528>
    }


    switch (command)
 80252d0:	7e7b      	ldrb	r3, [r7, #25]
 80252d2:	2b20      	cmp	r3, #32
 80252d4:	d00b      	beq.n	80252ee <SDOS_SdoInd+0x5a>
 80252d6:	2b20      	cmp	r3, #32
 80252d8:	dc03      	bgt.n	80252e2 <SDOS_SdoInd+0x4e>
 80252da:	2b00      	cmp	r3, #0
 80252dc:	f000 823b 	beq.w	8025756 <SDOS_SdoInd+0x4c2>
 80252e0:	e253      	b.n	802578a <SDOS_SdoInd+0x4f6>
 80252e2:	2b40      	cmp	r3, #64	; 0x40
 80252e4:	d003      	beq.n	80252ee <SDOS_SdoInd+0x5a>
 80252e6:	2b60      	cmp	r3, #96	; 0x60
 80252e8:	f000 8235 	beq.w	8025756 <SDOS_SdoInd+0x4c2>
 80252ec:	e24d      	b.n	802578a <SDOS_SdoInd+0x4f6>
    {
    case SDOSERVICE_INITIATEDOWNLOADREQ:
    case SDOSERVICE_INITIATEUPLOADREQ:
        /* the variable index contains the requested index of the SDO service */
        index = pSdoInd->SdoHeader.Sdo[SDOHEADER_INDEXHIOFFSET] & SDOHEADER_INDEXHIMASK;
 80252ee:	687b      	ldr	r3, [r7, #4]
 80252f0:	7a9b      	ldrb	r3, [r3, #10]
 80252f2:	82bb      	strh	r3, [r7, #20]
        index <<= 8;
 80252f4:	8abb      	ldrh	r3, [r7, #20]
 80252f6:	021b      	lsls	r3, r3, #8
 80252f8:	82bb      	strh	r3, [r7, #20]
        index += pSdoInd->SdoHeader.Sdo[SDOHEADER_INDEXLOOFFSET] >> SDOHEADER_INDEXLOSHIFT;
 80252fa:	687b      	ldr	r3, [r7, #4]
 80252fc:	7a5b      	ldrb	r3, [r3, #9]
 80252fe:	b29a      	uxth	r2, r3
 8025300:	8abb      	ldrh	r3, [r7, #20]
 8025302:	4413      	add	r3, r2
 8025304:	82bb      	strh	r3, [r7, #20]
        /* the variable subindex contains the requested subindex of the SDO service */
        subindex    = pSdoInd->SdoHeader.Sdo[SDOHEADER_SUBINDEXOFFSET] >> SDOHEADER_SUBINDEXSHIFT;
 8025306:	687b      	ldr	r3, [r7, #4]
 8025308:	7adb      	ldrb	r3, [r3, #11]
 802530a:	74fb      	strb	r3, [r7, #19]

        /* OBJ_GetObjectHandle checks if the requested index is defined in the object dictionary */
        pObjEntry = OBJ_GetObjectHandle( index );
 802530c:	8abb      	ldrh	r3, [r7, #20]
 802530e:	4618      	mov	r0, r3
 8025310:	f7fe fb1a 	bl	8023948 <OBJ_GetObjectHandle>
 8025314:	60f8      	str	r0, [r7, #12]

        if ( pObjEntry )
 8025316:	68fb      	ldr	r3, [r7, #12]
 8025318:	2b00      	cmp	r3, #0
 802531a:	f000 8217 	beq.w	802574c <SDOS_SdoInd+0x4b8>
        {
            /* transferType contains the information if the SDO Download Request or the SDO Upload Response
               can be an expedited service (SDO data length <= 4, that means the data is stored in the
                SDO-Header completely */
            UINT8 bTransferType = 0;
 802531e:	2300      	movs	r3, #0
 8025320:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
            /* pData is the pointer to the received (SDO-Download) or sent (SDO-Upload) SDO data in the mailbox */
            UINT16 MBXMEM * pData = NULL;
 8025324:	2300      	movs	r3, #0
 8025326:	61fb      	str	r3, [r7, #28]
            UINT8 segTransfer = 0;
 8025328:	2300      	movs	r3, #0
 802532a:	76fb      	strb	r3, [r7, #27]

            {
                dataSize = objLength = OBJ_GetObjectLength( index, subindex, pObjEntry, (UINT8) (sdoHeader & SDOHEADER_COMPLETEACCESS) );
 802532c:	7ebb      	ldrb	r3, [r7, #26]
 802532e:	f003 0310 	and.w	r3, r3, #16
 8025332:	b2db      	uxtb	r3, r3
 8025334:	8ab9      	ldrh	r1, [r7, #20]
 8025336:	7cfa      	ldrb	r2, [r7, #19]
 8025338:	4608      	mov	r0, r1
 802533a:	4611      	mov	r1, r2
 802533c:	68fa      	ldr	r2, [r7, #12]
 802533e:	f7fe fb1f 	bl	8023980 <OBJ_GetObjectLength>
 8025342:	62b8      	str	r0, [r7, #40]	; 0x28
 8025344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8025346:	627b      	str	r3, [r7, #36]	; 0x24

                if ( command == SDOSERVICE_INITIATEUPLOADREQ )
 8025348:	7e7b      	ldrb	r3, [r7, #25]
 802534a:	2b40      	cmp	r3, #64	; 0x40
 802534c:	d127      	bne.n	802539e <SDOS_SdoInd+0x10a>
                {
                    /* SDO Upload */
                    if ( mbxSize != EXPEDITED_FRAME_SIZE )
 802534e:	8afb      	ldrh	r3, [r7, #22]
 8025350:	2b0a      	cmp	r3, #10
 8025352:	d001      	beq.n	8025358 <SDOS_SdoInd+0xc4>
                        /* a SDO Upload request has always a fixed size (2 Byte CoE-Header plus 8 Byte SDO-Header) */
                        return MBXERR_INVALIDSIZE;
 8025354:	2308      	movs	r3, #8
 8025356:	e231      	b.n	80257bc <SDOS_SdoInd+0x528>
                    /* distinguish between expedited and normal upload response within the length of the response data */
                    if ( (objLength <= MAX_EXPEDITED_DATA) && objLength != 0 )
 8025358:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802535a:	2b04      	cmp	r3, #4
 802535c:	d810      	bhi.n	8025380 <SDOS_SdoInd+0xec>
 802535e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8025360:	2b00      	cmp	r3, #0
 8025362:	d00d      	beq.n	8025380 <SDOS_SdoInd+0xec>
                    {
                        /* Expedited Upload */
                        bTransferType = 1;
 8025364:	2301      	movs	r3, #1
 8025366:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
                        /* pData is the pointer where the object data has to be copied for the response */
                        pData = ((TINITSDOUPLOADEXPRESMBX MBXMEM *) pSdoInd)->Data;
 802536a:	687b      	ldr	r3, [r7, #4]
 802536c:	330c      	adds	r3, #12
 802536e:	61fb      	str	r3, [r7, #28]
                        /* initialize the 4 data bytes of the SDO upload response because the requested object data
                           could be less than 4 */
                        pData[0] = 0;
 8025370:	69fb      	ldr	r3, [r7, #28]
 8025372:	2200      	movs	r2, #0
 8025374:	801a      	strh	r2, [r3, #0]
                        pData[1] = 0;
 8025376:	69fb      	ldr	r3, [r7, #28]
 8025378:	3302      	adds	r3, #2
 802537a:	2200      	movs	r2, #0
 802537c:	801a      	strh	r2, [r3, #0]
 802537e:	e013      	b.n	80253a8 <SDOS_SdoInd+0x114>
                    }
                    else
                    {
                        /* HBu 06.02.06: the variable dataSize has to be set to the available size in one mailbox */
                    dataSize = u16SendMbxSize - MBX_HEADER_SIZE - UPLOAD_NORM_RES_SIZE;
 8025380:	4b6b      	ldr	r3, [pc, #428]	; (8025530 <SDOS_SdoInd+0x29c>)
 8025382:	881b      	ldrh	r3, [r3, #0]
 8025384:	3b10      	subs	r3, #16
 8025386:	627b      	str	r3, [r7, #36]	; 0x24
                        if ( dataSize < objLength )
 8025388:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 802538a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802538c:	429a      	cmp	r2, r3
 802538e:	d202      	bcs.n	8025396 <SDOS_SdoInd+0x102>
                            /* Segmented Upload */
                            segTransfer = 1;
 8025390:	2301      	movs	r3, #1
 8025392:	76fb      	strb	r3, [r7, #27]
 8025394:	e008      	b.n	80253a8 <SDOS_SdoInd+0x114>
                        else
                            /* Normal Upload */
                            pData = ((TINITSDOUPLOADNORMRESMBX MBXMEM *) pSdoInd)->Data;
 8025396:	687b      	ldr	r3, [r7, #4]
 8025398:	3310      	adds	r3, #16
 802539a:	61fb      	str	r3, [r7, #28]
 802539c:	e004      	b.n	80253a8 <SDOS_SdoInd+0x114>
                    }
                }
                else
                {
                    /* SDO-Download: store if the request is a expedited or normal request  */
                    bTransferType = sdoHeader & SDOHEADER_TRANSFERTYPE;
 802539e:	7ebb      	ldrb	r3, [r7, #26]
 80253a0:	f003 0302 	and.w	r3, r3, #2
 80253a4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
                }
            }

            if ( command == SDOSERVICE_INITIATEDOWNLOADREQ )
 80253a8:	7e7b      	ldrb	r3, [r7, #25]
 80253aa:	2b20      	cmp	r3, #32
 80253ac:	d13c      	bne.n	8025428 <SDOS_SdoInd+0x194>
            {
                /* SDO Download */
                if ( bTransferType )
 80253ae:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80253b2:	2b00      	cmp	r3, #0
 80253b4:	d00f      	beq.n	80253d6 <SDOS_SdoInd+0x142>
                {
                    /* Expedited Download */
                    if ( mbxSize != EXPEDITED_FRAME_SIZE )
 80253b6:	8afb      	ldrh	r3, [r7, #22]
 80253b8:	2b0a      	cmp	r3, #10
 80253ba:	d001      	beq.n	80253c0 <SDOS_SdoInd+0x12c>
                        /* an Expedited SDO Download request has always a fixed size (2 Byte CoE-Header plus 8 Byte SDO-Header) */
                        return MBXERR_INVALIDSIZE;
 80253bc:	2308      	movs	r3, #8
 80253be:	e1fd      	b.n	80257bc <SDOS_SdoInd+0x528>
                    /* dataSize gets the real size of the downloaded object data (1,2,3 or 4) */
                    dataSize = MAX_EXPEDITED_DATA - ((sdoHeader & SDOHEADER_DATASETSIZE) >> SDOHEADERSHIFT_DATASETSIZE);
 80253c0:	7ebb      	ldrb	r3, [r7, #26]
 80253c2:	f003 030c 	and.w	r3, r3, #12
 80253c6:	109b      	asrs	r3, r3, #2
 80253c8:	f1c3 0304 	rsb	r3, r3, #4
 80253cc:	627b      	str	r3, [r7, #36]	; 0x24
                    /* pData is the pointer to the downloaded object data */
                    pData = (UINT16 MBXMEM *) &pSdoInd[1];
 80253ce:	687b      	ldr	r3, [r7, #4]
 80253d0:	330c      	adds	r3, #12
 80253d2:	61fb      	str	r3, [r7, #28]
 80253d4:	e028      	b.n	8025428 <SDOS_SdoInd+0x194>
                {
                    /* Normal Download */
                    /* downloadSize gets the real size of the downloaded data */
                    /* '&' operator was too much */

                    UINT32 downloadSize = ((UINT32)(SWAPWORD(((TINITSDODOWNLOADNORMREQMBX MBXMEM *) pSdoInd)->CompleteSize[1]))<<16) + (SWAPWORD(((TINITSDODOWNLOADNORMREQMBX MBXMEM *) pSdoInd)->CompleteSize[0]));
 80253d6:	687b      	ldr	r3, [r7, #4]
 80253d8:	89db      	ldrh	r3, [r3, #14]
 80253da:	041b      	lsls	r3, r3, #16
 80253dc:	687a      	ldr	r2, [r7, #4]
 80253de:	8992      	ldrh	r2, [r2, #12]
 80253e0:	4413      	add	r3, r2
 80253e2:	60bb      	str	r3, [r7, #8]

                    /* HBu 29.03.06: if it is a segmented download the mbxSize has to be the complete mailbox size */
                    if ( (MBX_HEADER_SIZE+EXPEDITED_FRAME_SIZE+downloadSize) > u16ReceiveMbxSize )
 80253e4:	68bb      	ldr	r3, [r7, #8]
 80253e6:	3310      	adds	r3, #16
 80253e8:	4a52      	ldr	r2, [pc, #328]	; (8025534 <SDOS_SdoInd+0x2a0>)
 80253ea:	8812      	ldrh	r2, [r2, #0]
 80253ec:	4293      	cmp	r3, r2
 80253ee:	d907      	bls.n	8025400 <SDOS_SdoInd+0x16c>
                    {
                        if ( mbxSize != (u16ReceiveMbxSize-MBX_HEADER_SIZE) )
 80253f0:	8afa      	ldrh	r2, [r7, #22]
 80253f2:	4b50      	ldr	r3, [pc, #320]	; (8025534 <SDOS_SdoInd+0x2a0>)
 80253f4:	881b      	ldrh	r3, [r3, #0]
 80253f6:	3b06      	subs	r3, #6
 80253f8:	429a      	cmp	r2, r3
 80253fa:	d008      	beq.n	802540e <SDOS_SdoInd+0x17a>
                            return MBXERR_INVALIDSIZE;
 80253fc:	2308      	movs	r3, #8
 80253fe:	e1dd      	b.n	80257bc <SDOS_SdoInd+0x528>
                    }
                    else
                    {
                        if ( mbxSize != (EXPEDITED_FRAME_SIZE+downloadSize) )
 8025400:	8afa      	ldrh	r2, [r7, #22]
 8025402:	68bb      	ldr	r3, [r7, #8]
 8025404:	330a      	adds	r3, #10
 8025406:	429a      	cmp	r2, r3
 8025408:	d001      	beq.n	802540e <SDOS_SdoInd+0x17a>
                            /* the mbxSize and the downloadSize are not consistent (mbxSize = downloadSize + 2 byte CoE-Header + 8 byte SDO Header */
                            return MBXERR_INVALIDSIZE;
 802540a:	2308      	movs	r3, #8
 802540c:	e1d6      	b.n	80257bc <SDOS_SdoInd+0x528>
                    }

                    /* pData is the pointer to the downloaded object data */
                    pData = (UINT16 MBXMEM *) ((TINITSDODOWNLOADNORMREQMBX MBXMEM *) pSdoInd)->Data;
 802540e:	687b      	ldr	r3, [r7, #4]
 8025410:	3310      	adds	r3, #16
 8025412:	61fb      	str	r3, [r7, #28]
                    /* the received dataSize will be checked in the object specific functions called from
                       OBJ_Write (in objdef.c) */
                    dataSize = downloadSize;
 8025414:	68bb      	ldr	r3, [r7, #8]
 8025416:	627b      	str	r3, [r7, #36]	; 0x24
                    if ( dataSize > (UINT32)(mbxSize - DOWNLOAD_NORM_REQ_SIZE) )
 8025418:	8afb      	ldrh	r3, [r7, #22]
 802541a:	f1a3 020a 	sub.w	r2, r3, #10
 802541e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025420:	429a      	cmp	r2, r3
 8025422:	d201      	bcs.n	8025428 <SDOS_SdoInd+0x194>
                        /* Segmented Download */
                        segTransfer = 1;
 8025424:	2301      	movs	r3, #1
 8025426:	76fb      	strb	r3, [r7, #27]
                }
            }

            if ( sdoHeader & SDOHEADER_COMPLETEACCESS )
 8025428:	7ebb      	ldrb	r3, [r7, #26]
 802542a:	f003 0310 	and.w	r3, r3, #16
 802542e:	2b00      	cmp	r3, #0
 8025430:	d008      	beq.n	8025444 <SDOS_SdoInd+0x1b0>
            {
                bCompleteAccess = 1;
 8025432:	2301      	movs	r3, #1
 8025434:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
                // HBu 02.05.06: Complete Access is only supported with subindex 0 and 1
                if (subindex > 1)
 8025438:	7cfb      	ldrb	r3, [r7, #19]
 802543a:	2b01      	cmp	r3, #1
 802543c:	d902      	bls.n	8025444 <SDOS_SdoInd+0x1b0>
                    abort = ABORTIDX_UNSUPPORTED_ACCESS;
 802543e:	2305      	movs	r3, #5
 8025440:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            }

            if ( abort == 0 )
 8025444:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8025448:	2b00      	cmp	r3, #0
 802544a:	f040 817e 	bne.w	802574a <SDOS_SdoInd+0x4b6>
            {
                if ( segTransfer )
 802544e:	7efb      	ldrb	r3, [r7, #27]
 8025450:	2b00      	cmp	r3, #0
 8025452:	f000 80d7 	beq.w	8025604 <SDOS_SdoInd+0x370>
                {
                    bSdoSegFollows         = TRUE;
 8025456:	4b38      	ldr	r3, [pc, #224]	; (8025538 <SDOS_SdoInd+0x2a4>)
 8025458:	2201      	movs	r2, #1
 802545a:	701a      	strb	r2, [r3, #0]
                    bSdoSegLastToggle     = 1;
 802545c:	4b37      	ldr	r3, [pc, #220]	; (802553c <SDOS_SdoInd+0x2a8>)
 802545e:	2201      	movs	r2, #1
 8025460:	701a      	strb	r2, [r3, #0]
                    bSdoSegAccess             = bCompleteAccess;
 8025462:	4a37      	ldr	r2, [pc, #220]	; (8025540 <SDOS_SdoInd+0x2ac>)
 8025464:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8025468:	7013      	strb	r3, [r2, #0]
                    nSdoSegIndex             = index;
 802546a:	4a36      	ldr	r2, [pc, #216]	; (8025544 <SDOS_SdoInd+0x2b0>)
 802546c:	8abb      	ldrh	r3, [r7, #20]
 802546e:	8013      	strh	r3, [r2, #0]
                    nSdoSegSubindex         = subindex;
 8025470:	4a35      	ldr	r2, [pc, #212]	; (8025548 <SDOS_SdoInd+0x2b4>)
 8025472:	7cfb      	ldrb	r3, [r7, #19]
 8025474:	7013      	strb	r3, [r2, #0]
                    pSdoSegObjEntry        = pObjEntry;
 8025476:	4a35      	ldr	r2, [pc, #212]	; (802554c <SDOS_SdoInd+0x2b8>)
 8025478:	68fb      	ldr	r3, [r7, #12]
 802547a:	6013      	str	r3, [r2, #0]
                    if ( command == SDOSERVICE_INITIATEUPLOADREQ )
 802547c:	7e7b      	ldrb	r3, [r7, #25]
 802547e:	2b40      	cmp	r3, #64	; 0x40
 8025480:	d103      	bne.n	802548a <SDOS_SdoInd+0x1f6>
                        nSdoSegCompleteSize    = objLength;
 8025482:	4a33      	ldr	r2, [pc, #204]	; (8025550 <SDOS_SdoInd+0x2bc>)
 8025484:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8025486:	6013      	str	r3, [r2, #0]
 8025488:	e002      	b.n	8025490 <SDOS_SdoInd+0x1fc>
                    else
                        nSdoSegCompleteSize    = dataSize;
 802548a:	4a31      	ldr	r2, [pc, #196]	; (8025550 <SDOS_SdoInd+0x2bc>)
 802548c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802548e:	6013      	str	r3, [r2, #0]

                    if (pSdoSegData != NULL)
 8025490:	4b30      	ldr	r3, [pc, #192]	; (8025554 <SDOS_SdoInd+0x2c0>)
 8025492:	681b      	ldr	r3, [r3, #0]
 8025494:	2b00      	cmp	r3, #0
 8025496:	d007      	beq.n	80254a8 <SDOS_SdoInd+0x214>
                    {
                        FREEMEM( (UINT16 VARMEM *) pSdoSegData);
 8025498:	4b2e      	ldr	r3, [pc, #184]	; (8025554 <SDOS_SdoInd+0x2c0>)
 802549a:	681b      	ldr	r3, [r3, #0]
 802549c:	4618      	mov	r0, r3
 802549e:	f002 ff61 	bl	8028364 <free>
                        pSdoSegData = NULL;
 80254a2:	4b2c      	ldr	r3, [pc, #176]	; (8025554 <SDOS_SdoInd+0x2c0>)
 80254a4:	2200      	movs	r2, #0
 80254a6:	601a      	str	r2, [r3, #0]
                    }
                    pSdoSegData = (UINT16 VARMEM *) ALLOCMEM( ROUNDUPBYTE2WORD(nSdoSegCompleteSize) );
 80254a8:	4b29      	ldr	r3, [pc, #164]	; (8025550 <SDOS_SdoInd+0x2bc>)
 80254aa:	681b      	ldr	r3, [r3, #0]
 80254ac:	3301      	adds	r3, #1
 80254ae:	f023 0301 	bic.w	r3, r3, #1
 80254b2:	4618      	mov	r0, r3
 80254b4:	f002 ff4e 	bl	8028354 <malloc>
 80254b8:	4603      	mov	r3, r0
 80254ba:	461a      	mov	r2, r3
 80254bc:	4b25      	ldr	r3, [pc, #148]	; (8025554 <SDOS_SdoInd+0x2c0>)
 80254be:	601a      	str	r2, [r3, #0]

                    if ( pSdoSegData == NULL )
 80254c0:	4b24      	ldr	r3, [pc, #144]	; (8025554 <SDOS_SdoInd+0x2c0>)
 80254c2:	681b      	ldr	r3, [r3, #0]
 80254c4:	2b00      	cmp	r3, #0
 80254c6:	d10b      	bne.n	80254e0 <SDOS_SdoInd+0x24c>
                    {
/*ECATCHANGE_START(V5.11) SDO4*/
                        if(bCompleteAccess)
 80254c8:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80254cc:	2b00      	cmp	r3, #0
 80254ce:	d003      	beq.n	80254d8 <SDOS_SdoInd+0x244>
                            abort = ABORTIDX_UNSUPPORTED_ACCESS;
 80254d0:	2305      	movs	r3, #5
 80254d2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80254d6:	e138      	b.n	802574a <SDOS_SdoInd+0x4b6>
                        else
/*ECATCHANGE_END(V5.11) SDO4*/
                            abort = ABORTIDX_OUT_OF_MEMORY;
 80254d8:	2304      	movs	r3, #4
 80254da:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80254de:	e134      	b.n	802574a <SDOS_SdoInd+0x4b6>
                    }
                    else
                    {
                        if ( command == SDOSERVICE_INITIATEUPLOADREQ )
 80254e0:	7e7b      	ldrb	r3, [r7, #25]
 80254e2:	2b40      	cmp	r3, #64	; 0x40
 80254e4:	d178      	bne.n	80255d8 <SDOS_SdoInd+0x344>
                        {
                            /* Segmented Upload */
                            abort = OBJ_Read( index, subindex, objLength, pObjEntry, (UINT16 MBXMEM *) pSdoSegData, bCompleteAccess );
 80254e6:	4b1b      	ldr	r3, [pc, #108]	; (8025554 <SDOS_SdoInd+0x2c0>)
 80254e8:	681b      	ldr	r3, [r3, #0]
 80254ea:	8ab9      	ldrh	r1, [r7, #20]
 80254ec:	7cfa      	ldrb	r2, [r7, #19]
 80254ee:	9300      	str	r3, [sp, #0]
 80254f0:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80254f4:	9301      	str	r3, [sp, #4]
 80254f6:	4608      	mov	r0, r1
 80254f8:	4611      	mov	r1, r2
 80254fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80254fc:	68fb      	ldr	r3, [r7, #12]
 80254fe:	f7fe fe29 	bl	8024154 <OBJ_Read>
 8025502:	4603      	mov	r3, r0
 8025504:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                            if ( abort == 0 )
 8025508:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 802550c:	2b00      	cmp	r3, #0
 802550e:	d125      	bne.n	802555c <SDOS_SdoInd+0x2c8>
                            {
                                MBXMEMCPY( ((TINITSDOUPLOADNORMRESMBX MBXMEM *) pSdoInd)->Data, pSdoSegData, dataSize );
 8025510:	687b      	ldr	r3, [r7, #4]
 8025512:	f103 0210 	add.w	r2, r3, #16
 8025516:	4b0f      	ldr	r3, [pc, #60]	; (8025554 <SDOS_SdoInd+0x2c0>)
 8025518:	681b      	ldr	r3, [r3, #0]
 802551a:	4610      	mov	r0, r2
 802551c:	4619      	mov	r1, r3
 802551e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8025520:	f002 ff28 	bl	8028374 <memcpy>
                                nSdoSegService    = SDOSERVICE_UPLOADSEGMENTREQ;
 8025524:	4b0c      	ldr	r3, [pc, #48]	; (8025558 <SDOS_SdoInd+0x2c4>)
 8025526:	2260      	movs	r2, #96	; 0x60
 8025528:	701a      	strb	r2, [r3, #0]
 802552a:	e067      	b.n	80255fc <SDOS_SdoInd+0x368>
 802552c:	1fff14a7 	.word	0x1fff14a7
 8025530:	1fff2838 	.word	0x1fff2838
 8025534:	1fff284a 	.word	0x1fff284a
 8025538:	1fff28f1 	.word	0x1fff28f1
 802553c:	1fff28fe 	.word	0x1fff28fe
 8025540:	1fff28f0 	.word	0x1fff28f0
 8025544:	1fff2914 	.word	0x1fff2914
 8025548:	1fff292c 	.word	0x1fff292c
 802554c:	1fff2928 	.word	0x1fff2928
 8025550:	1fff28f4 	.word	0x1fff28f4
 8025554:	1fff2910 	.word	0x1fff2910
 8025558:	1fff28ff 	.word	0x1fff28ff
                            }
                            else if ( abort == ABORTIDX_WORKING )
 802555c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8025560:	2bff      	cmp	r3, #255	; 0xff
 8025562:	d14b      	bne.n	80255fc <SDOS_SdoInd+0x368>
                            {
                                /* the application generates the SDO-Response later on by calling SDOS_SdoRes (only possible if object access function pointer is defined) */
                                u8PendingSdo = SDO_PENDING_SEG_READ;
 8025564:	4b97      	ldr	r3, [pc, #604]	; (80257c4 <SDOS_SdoInd+0x530>)
 8025566:	2204      	movs	r2, #4
 8025568:	701a      	strb	r2, [r3, #0]
                                bStoreCompleteAccess = bCompleteAccess;
 802556a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 802556e:	2b00      	cmp	r3, #0
 8025570:	bf14      	ite	ne
 8025572:	2301      	movne	r3, #1
 8025574:	2300      	moveq	r3, #0
 8025576:	b2da      	uxtb	r2, r3
 8025578:	4b93      	ldr	r3, [pc, #588]	; (80257c8 <SDOS_SdoInd+0x534>)
 802557a:	701a      	strb	r2, [r3, #0]
                                u8StoreSubindex = subindex;
 802557c:	4a93      	ldr	r2, [pc, #588]	; (80257cc <SDOS_SdoInd+0x538>)
 802557e:	7cfb      	ldrb	r3, [r7, #19]
 8025580:	7013      	strb	r3, [r2, #0]
                                u16StoreIndex = index;
 8025582:	4a93      	ldr	r2, [pc, #588]	; (80257d0 <SDOS_SdoInd+0x53c>)
 8025584:	8abb      	ldrh	r3, [r7, #20]
 8025586:	8013      	strh	r3, [r2, #0]
                                u32StoreDataSize = objLength;
 8025588:	4a92      	ldr	r2, [pc, #584]	; (80257d4 <SDOS_SdoInd+0x540>)
 802558a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802558c:	6013      	str	r3, [r2, #0]
                                pStoreData = pSdoSegData;
 802558e:	4b92      	ldr	r3, [pc, #584]	; (80257d8 <SDOS_SdoInd+0x544>)
 8025590:	681b      	ldr	r3, [r3, #0]
 8025592:	4a92      	ldr	r2, [pc, #584]	; (80257dc <SDOS_SdoInd+0x548>)
 8025594:	6013      	str	r3, [r2, #0]
                                pSdoPendFunc = pObjEntry->Read;
 8025596:	68fb      	ldr	r3, [r7, #12]
 8025598:	69db      	ldr	r3, [r3, #28]
 802559a:	4a91      	ldr	r2, [pc, #580]	; (80257e0 <SDOS_SdoInd+0x54c>)
 802559c:	6013      	str	r3, [r2, #0]

                                bSdoInWork = TRUE;
 802559e:	4b91      	ldr	r3, [pc, #580]	; (80257e4 <SDOS_SdoInd+0x550>)
 80255a0:	2201      	movs	r2, #1
 80255a2:	701a      	strb	r2, [r3, #0]
                                /* we have to store the buffer and the response header */
                                pSdoResStored = pSdoInd;
 80255a4:	4a90      	ldr	r2, [pc, #576]	; (80257e8 <SDOS_SdoInd+0x554>)
 80255a6:	687b      	ldr	r3, [r7, #4]
 80255a8:	6013      	str	r3, [r2, #0]

                                /*update command field*/
                                pSdoResStored->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET]   &= ~SDOHEADER_COMMANDMASK;
 80255aa:	4b8f      	ldr	r3, [pc, #572]	; (80257e8 <SDOS_SdoInd+0x554>)
 80255ac:	681b      	ldr	r3, [r3, #0]
 80255ae:	2200      	movs	r2, #0
 80255b0:	721a      	strb	r2, [r3, #8]
                                pSdoResStored->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET]   |= (sdoHeader & (SDOHEADER_COMPLETEACCESS | SDOHEADER_COMMAND));
 80255b2:	4b8d      	ldr	r3, [pc, #564]	; (80257e8 <SDOS_SdoInd+0x554>)
 80255b4:	681b      	ldr	r3, [r3, #0]
 80255b6:	4a8c      	ldr	r2, [pc, #560]	; (80257e8 <SDOS_SdoInd+0x554>)
 80255b8:	6812      	ldr	r2, [r2, #0]
 80255ba:	7a12      	ldrb	r2, [r2, #8]
 80255bc:	b2d1      	uxtb	r1, r2
 80255be:	7eba      	ldrb	r2, [r7, #26]
 80255c0:	f022 020f 	bic.w	r2, r2, #15
 80255c4:	b2d2      	uxtb	r2, r2
 80255c6:	430a      	orrs	r2, r1
 80255c8:	b2d2      	uxtb	r2, r2
 80255ca:	b2d2      	uxtb	r2, r2
 80255cc:	721a      	strb	r2, [r3, #8]
                                nSdoSegService    = SDOSERVICE_UPLOADSEGMENTREQ;
 80255ce:	4b87      	ldr	r3, [pc, #540]	; (80257ec <SDOS_SdoInd+0x558>)
 80255d0:	2260      	movs	r2, #96	; 0x60
 80255d2:	701a      	strb	r2, [r3, #0]
                                return 0;
 80255d4:	2300      	movs	r3, #0
 80255d6:	e0f1      	b.n	80257bc <SDOS_SdoInd+0x528>
                            }
                        }
                        else
                        {
                            /* Segmented Download */
                            MBXMEMCPY( pSdoSegData, ((TINITSDODOWNLOADNORMREQMBX MBXMEM *) pSdoInd)->Data, mbxSize-DOWNLOAD_NORM_REQ_SIZE );
 80255d8:	4b7f      	ldr	r3, [pc, #508]	; (80257d8 <SDOS_SdoInd+0x544>)
 80255da:	6819      	ldr	r1, [r3, #0]
 80255dc:	687b      	ldr	r3, [r7, #4]
 80255de:	f103 0210 	add.w	r2, r3, #16
 80255e2:	8afb      	ldrh	r3, [r7, #22]
 80255e4:	3b0a      	subs	r3, #10
 80255e6:	4608      	mov	r0, r1
 80255e8:	4611      	mov	r1, r2
 80255ea:	461a      	mov	r2, r3
 80255ec:	f002 fec2 	bl	8028374 <memcpy>
                            nSdoSegService    = SDOSERVICE_DOWNLOADSEGMENTREQ;
 80255f0:	4b7e      	ldr	r3, [pc, #504]	; (80257ec <SDOS_SdoInd+0x558>)
 80255f2:	2200      	movs	r2, #0
 80255f4:	701a      	strb	r2, [r3, #0]
                            dataSize = (mbxSize-DOWNLOAD_NORM_REQ_SIZE);
 80255f6:	8afb      	ldrh	r3, [r7, #22]
 80255f8:	3b0a      	subs	r3, #10
 80255fa:	627b      	str	r3, [r7, #36]	; 0x24
                        }

                        nSdoSegBytesToHandle = dataSize;
 80255fc:	4a7c      	ldr	r2, [pc, #496]	; (80257f0 <SDOS_SdoInd+0x55c>)
 80255fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025600:	6013      	str	r3, [r2, #0]
 8025602:	e0a7      	b.n	8025754 <SDOS_SdoInd+0x4c0>
                    }
                }
                else
                {
                    if ( objLength == 0 )
 8025604:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8025606:	2b00      	cmp	r3, #0
 8025608:	d108      	bne.n	802561c <SDOS_SdoInd+0x388>
                    {
                        /* the objLength is not known, therefore the variables for a possible segmented transfer
                            should be initialized */
                        nSdoSegIndex             = index;
 802560a:	4a7a      	ldr	r2, [pc, #488]	; (80257f4 <SDOS_SdoInd+0x560>)
 802560c:	8abb      	ldrh	r3, [r7, #20]
 802560e:	8013      	strh	r3, [r2, #0]
                        nSdoSegSubindex         = subindex;
 8025610:	4a79      	ldr	r2, [pc, #484]	; (80257f8 <SDOS_SdoInd+0x564>)
 8025612:	7cfb      	ldrb	r3, [r7, #19]
 8025614:	7013      	strb	r3, [r2, #0]
                        pSdoSegObjEntry        = pObjEntry;
 8025616:	4a79      	ldr	r2, [pc, #484]	; (80257fc <SDOS_SdoInd+0x568>)
 8025618:	68fb      	ldr	r3, [r7, #12]
 802561a:	6013      	str	r3, [r2, #0]
                    }
                    if ( command == SDOSERVICE_INITIATEUPLOADREQ )
 802561c:	7e7b      	ldrb	r3, [r7, #25]
 802561e:	2b40      	cmp	r3, #64	; 0x40
 8025620:	d149      	bne.n	80256b6 <SDOS_SdoInd+0x422>
                    {
                        /* Expedited or Normal Upload */
                        abort = OBJ_Read( index, subindex, objLength, pObjEntry, pData, bCompleteAccess );
 8025622:	8ab9      	ldrh	r1, [r7, #20]
 8025624:	7cfa      	ldrb	r2, [r7, #19]
 8025626:	69fb      	ldr	r3, [r7, #28]
 8025628:	9300      	str	r3, [sp, #0]
 802562a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 802562e:	9301      	str	r3, [sp, #4]
 8025630:	4608      	mov	r0, r1
 8025632:	4611      	mov	r1, r2
 8025634:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8025636:	68fb      	ldr	r3, [r7, #12]
 8025638:	f7fe fd8c 	bl	8024154 <OBJ_Read>
 802563c:	4603      	mov	r3, r0
 802563e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                        if ( abort == ABORTIDX_WORKING )
 8025642:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8025646:	2bff      	cmp	r3, #255	; 0xff
 8025648:	d17f      	bne.n	802574a <SDOS_SdoInd+0x4b6>
                        {
                            /* the application generates the SDO-Response later on by calling SDOS_SdoRes (only possible if object access function pointer is defined) */
                            u8PendingSdo = SDO_PENDING_READ;
 802564a:	4b5e      	ldr	r3, [pc, #376]	; (80257c4 <SDOS_SdoInd+0x530>)
 802564c:	2203      	movs	r2, #3
 802564e:	701a      	strb	r2, [r3, #0]
                            bStoreCompleteAccess = bCompleteAccess;
 8025650:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8025654:	2b00      	cmp	r3, #0
 8025656:	bf14      	ite	ne
 8025658:	2301      	movne	r3, #1
 802565a:	2300      	moveq	r3, #0
 802565c:	b2da      	uxtb	r2, r3
 802565e:	4b5a      	ldr	r3, [pc, #360]	; (80257c8 <SDOS_SdoInd+0x534>)
 8025660:	701a      	strb	r2, [r3, #0]
                            u8StoreSubindex = subindex;
 8025662:	4a5a      	ldr	r2, [pc, #360]	; (80257cc <SDOS_SdoInd+0x538>)
 8025664:	7cfb      	ldrb	r3, [r7, #19]
 8025666:	7013      	strb	r3, [r2, #0]
                            u16StoreIndex = index;
 8025668:	4a59      	ldr	r2, [pc, #356]	; (80257d0 <SDOS_SdoInd+0x53c>)
 802566a:	8abb      	ldrh	r3, [r7, #20]
 802566c:	8013      	strh	r3, [r2, #0]
                            u32StoreDataSize = objLength;
 802566e:	4a59      	ldr	r2, [pc, #356]	; (80257d4 <SDOS_SdoInd+0x540>)
 8025670:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8025672:	6013      	str	r3, [r2, #0]
                            pStoreData = pData;
 8025674:	4a59      	ldr	r2, [pc, #356]	; (80257dc <SDOS_SdoInd+0x548>)
 8025676:	69fb      	ldr	r3, [r7, #28]
 8025678:	6013      	str	r3, [r2, #0]
                            pSdoPendFunc = pObjEntry->Read;
 802567a:	68fb      	ldr	r3, [r7, #12]
 802567c:	69db      	ldr	r3, [r3, #28]
 802567e:	4a58      	ldr	r2, [pc, #352]	; (80257e0 <SDOS_SdoInd+0x54c>)
 8025680:	6013      	str	r3, [r2, #0]

                            bSdoInWork = TRUE;
 8025682:	4b58      	ldr	r3, [pc, #352]	; (80257e4 <SDOS_SdoInd+0x550>)
 8025684:	2201      	movs	r2, #1
 8025686:	701a      	strb	r2, [r3, #0]
                            /* we have to store the buffer and the response header */
                            pSdoResStored = pSdoInd;
 8025688:	4a57      	ldr	r2, [pc, #348]	; (80257e8 <SDOS_SdoInd+0x554>)
 802568a:	687b      	ldr	r3, [r7, #4]
 802568c:	6013      	str	r3, [r2, #0]
                            
                            /*update command field*/
                            pSdoResStored->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET] &= ~SDOHEADER_COMMANDMASK;
 802568e:	4b56      	ldr	r3, [pc, #344]	; (80257e8 <SDOS_SdoInd+0x554>)
 8025690:	681b      	ldr	r3, [r3, #0]
 8025692:	2200      	movs	r2, #0
 8025694:	721a      	strb	r2, [r3, #8]
                            pSdoResStored->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET]    |= (sdoHeader & (SDOHEADER_COMPLETEACCESS | SDOHEADER_COMMAND));
 8025696:	4b54      	ldr	r3, [pc, #336]	; (80257e8 <SDOS_SdoInd+0x554>)
 8025698:	681b      	ldr	r3, [r3, #0]
 802569a:	4a53      	ldr	r2, [pc, #332]	; (80257e8 <SDOS_SdoInd+0x554>)
 802569c:	6812      	ldr	r2, [r2, #0]
 802569e:	7a12      	ldrb	r2, [r2, #8]
 80256a0:	b2d1      	uxtb	r1, r2
 80256a2:	7eba      	ldrb	r2, [r7, #26]
 80256a4:	f022 020f 	bic.w	r2, r2, #15
 80256a8:	b2d2      	uxtb	r2, r2
 80256aa:	430a      	orrs	r2, r1
 80256ac:	b2d2      	uxtb	r2, r2
 80256ae:	b2d2      	uxtb	r2, r2
 80256b0:	721a      	strb	r2, [r3, #8]
                            return 0;
 80256b2:	2300      	movs	r3, #0
 80256b4:	e082      	b.n	80257bc <SDOS_SdoInd+0x528>
                        }
                    }
                    else
                    {
                        /* Expedited or Normal Download */
                        abort = OBJ_Write( index, subindex, dataSize, pObjEntry, pData, bCompleteAccess );
 80256b6:	8ab9      	ldrh	r1, [r7, #20]
 80256b8:	7cfa      	ldrb	r2, [r7, #19]
 80256ba:	69fb      	ldr	r3, [r7, #28]
 80256bc:	9300      	str	r3, [sp, #0]
 80256be:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80256c2:	9301      	str	r3, [sp, #4]
 80256c4:	4608      	mov	r0, r1
 80256c6:	4611      	mov	r1, r2
 80256c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80256ca:	68fb      	ldr	r3, [r7, #12]
 80256cc:	f7ff f816 	bl	80246fc <OBJ_Write>
 80256d0:	4603      	mov	r3, r0
 80256d2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                        if ( abort == ABORTIDX_WORKING )
 80256d6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80256da:	2bff      	cmp	r3, #255	; 0xff
 80256dc:	d135      	bne.n	802574a <SDOS_SdoInd+0x4b6>
                        {
                            /* the application generates the SDO-Response later on by calling SDOS_SdoRes (only possible if object access function pointer is defined) */
                            u8PendingSdo = SDO_PENDING_WRITE;
 80256de:	4b39      	ldr	r3, [pc, #228]	; (80257c4 <SDOS_SdoInd+0x530>)
 80256e0:	2201      	movs	r2, #1
 80256e2:	701a      	strb	r2, [r3, #0]
                            bStoreCompleteAccess = bCompleteAccess;
 80256e4:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80256e8:	2b00      	cmp	r3, #0
 80256ea:	bf14      	ite	ne
 80256ec:	2301      	movne	r3, #1
 80256ee:	2300      	moveq	r3, #0
 80256f0:	b2da      	uxtb	r2, r3
 80256f2:	4b35      	ldr	r3, [pc, #212]	; (80257c8 <SDOS_SdoInd+0x534>)
 80256f4:	701a      	strb	r2, [r3, #0]
                            u8StoreSubindex = subindex;
 80256f6:	4a35      	ldr	r2, [pc, #212]	; (80257cc <SDOS_SdoInd+0x538>)
 80256f8:	7cfb      	ldrb	r3, [r7, #19]
 80256fa:	7013      	strb	r3, [r2, #0]
                            u16StoreIndex = index;
 80256fc:	4a34      	ldr	r2, [pc, #208]	; (80257d0 <SDOS_SdoInd+0x53c>)
 80256fe:	8abb      	ldrh	r3, [r7, #20]
 8025700:	8013      	strh	r3, [r2, #0]
                            u32StoreDataSize = dataSize;
 8025702:	4a34      	ldr	r2, [pc, #208]	; (80257d4 <SDOS_SdoInd+0x540>)
 8025704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025706:	6013      	str	r3, [r2, #0]
                            pStoreData = pData;
 8025708:	4a34      	ldr	r2, [pc, #208]	; (80257dc <SDOS_SdoInd+0x548>)
 802570a:	69fb      	ldr	r3, [r7, #28]
 802570c:	6013      	str	r3, [r2, #0]
                            pSdoPendFunc = pObjEntry->Write;
 802570e:	68fb      	ldr	r3, [r7, #12]
 8025710:	6a1b      	ldr	r3, [r3, #32]
 8025712:	4a33      	ldr	r2, [pc, #204]	; (80257e0 <SDOS_SdoInd+0x54c>)
 8025714:	6013      	str	r3, [r2, #0]

                            bSdoInWork = TRUE;
 8025716:	4b33      	ldr	r3, [pc, #204]	; (80257e4 <SDOS_SdoInd+0x550>)
 8025718:	2201      	movs	r2, #1
 802571a:	701a      	strb	r2, [r3, #0]
                            /* we have to store the buffer and the response header */
                            pSdoResStored = pSdoInd;
 802571c:	4a32      	ldr	r2, [pc, #200]	; (80257e8 <SDOS_SdoInd+0x554>)
 802571e:	687b      	ldr	r3, [r7, #4]
 8025720:	6013      	str	r3, [r2, #0]

                            /*update command field*/
                            pSdoResStored->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET] &= ~SDOHEADER_COMMANDMASK;
 8025722:	4b31      	ldr	r3, [pc, #196]	; (80257e8 <SDOS_SdoInd+0x554>)
 8025724:	681b      	ldr	r3, [r3, #0]
 8025726:	2200      	movs	r2, #0
 8025728:	721a      	strb	r2, [r3, #8]
                            pSdoResStored->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET]    |= (sdoHeader & (SDOHEADER_COMPLETEACCESS | SDOHEADER_COMMAND));
 802572a:	4b2f      	ldr	r3, [pc, #188]	; (80257e8 <SDOS_SdoInd+0x554>)
 802572c:	681b      	ldr	r3, [r3, #0]
 802572e:	4a2e      	ldr	r2, [pc, #184]	; (80257e8 <SDOS_SdoInd+0x554>)
 8025730:	6812      	ldr	r2, [r2, #0]
 8025732:	7a12      	ldrb	r2, [r2, #8]
 8025734:	b2d1      	uxtb	r1, r2
 8025736:	7eba      	ldrb	r2, [r7, #26]
 8025738:	f022 020f 	bic.w	r2, r2, #15
 802573c:	b2d2      	uxtb	r2, r2
 802573e:	430a      	orrs	r2, r1
 8025740:	b2d2      	uxtb	r2, r2
 8025742:	b2d2      	uxtb	r2, r2
 8025744:	721a      	strb	r2, [r3, #8]
                            return 0;
 8025746:	2300      	movs	r3, #0
 8025748:	e038      	b.n	80257bc <SDOS_SdoInd+0x528>
 802574a:	e003      	b.n	8025754 <SDOS_SdoInd+0x4c0>
            } /* if ( abort == 0 ) */

        } //if(pEntry) (Object handle found)
        else
        {
            abort = ABORTIDX_OBJECT_NOT_EXISTING;
 802574c:	2308      	movs	r3, #8
 802574e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        }
        break;
 8025752:	e01e      	b.n	8025792 <SDOS_SdoInd+0x4fe>
 8025754:	e01d      	b.n	8025792 <SDOS_SdoInd+0x4fe>

    case SDOSERVICE_DOWNLOADSEGMENTREQ:
    case SDOSERVICE_UPLOADSEGMENTREQ:
        if ( command == nSdoSegService )
 8025756:	4b25      	ldr	r3, [pc, #148]	; (80257ec <SDOS_SdoInd+0x558>)
 8025758:	781b      	ldrb	r3, [r3, #0]
 802575a:	7e7a      	ldrb	r2, [r7, #25]
 802575c:	429a      	cmp	r2, r3
 802575e:	d110      	bne.n	8025782 <SDOS_SdoInd+0x4ee>
        {
            if ( command == SDOSERVICE_DOWNLOADSEGMENTREQ )
 8025760:	7e7b      	ldrb	r3, [r7, #25]
 8025762:	2b00      	cmp	r3, #0
 8025764:	d106      	bne.n	8025774 <SDOS_SdoInd+0x4e0>
                abort = SdoDownloadSegmentInd( (TDOWNLOADSDOSEGREQMBX MBXMEM *) pSdoInd );
 8025766:	6878      	ldr	r0, [r7, #4]
 8025768:	f7ff faea 	bl	8024d40 <SdoDownloadSegmentInd>
 802576c:	4603      	mov	r3, r0
 802576e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            else
                abort = SdoUploadSegmentInd( (TUPLOADSDOSEGREQMBX MBXMEM *) pSdoInd );
        }
        else
            abort = ABORTIDX_COMMAND_SPECIFIER_UNKNOWN;
        break;
 8025772:	e00e      	b.n	8025792 <SDOS_SdoInd+0x4fe>
        if ( command == nSdoSegService )
        {
            if ( command == SDOSERVICE_DOWNLOADSEGMENTREQ )
                abort = SdoDownloadSegmentInd( (TDOWNLOADSDOSEGREQMBX MBXMEM *) pSdoInd );
            else
                abort = SdoUploadSegmentInd( (TUPLOADSDOSEGREQMBX MBXMEM *) pSdoInd );
 8025774:	6878      	ldr	r0, [r7, #4]
 8025776:	f7ff fc25 	bl	8024fc4 <SdoUploadSegmentInd>
 802577a:	4603      	mov	r3, r0
 802577c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        }
        else
            abort = ABORTIDX_COMMAND_SPECIFIER_UNKNOWN;
        break;
 8025780:	e007      	b.n	8025792 <SDOS_SdoInd+0x4fe>
                abort = SdoDownloadSegmentInd( (TDOWNLOADSDOSEGREQMBX MBXMEM *) pSdoInd );
            else
                abort = SdoUploadSegmentInd( (TUPLOADSDOSEGREQMBX MBXMEM *) pSdoInd );
        }
        else
            abort = ABORTIDX_COMMAND_SPECIFIER_UNKNOWN;
 8025782:	2303      	movs	r3, #3
 8025784:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        break;
 8025788:	e003      	b.n	8025792 <SDOS_SdoInd+0x4fe>

    default:
        abort = ABORTIDX_COMMAND_SPECIFIER_UNKNOWN;
 802578a:	2303      	movs	r3, #3
 802578c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        break;
 8025790:	bf00      	nop
    }

    if(abort != ABORTIDX_WORKING)
 8025792:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8025796:	2bff      	cmp	r3, #255	; 0xff
 8025798:	d00f      	beq.n	80257ba <SDOS_SdoInd+0x526>
    {
        /*  type cast was added because of warning */
        SdoRes(abort, command, (UINT8) (sdoHeader & SDOHEADER_COMPLETEACCESS), (UINT16) dataSize, objLength, pSdoInd);
 802579a:	7ebb      	ldrb	r3, [r7, #26]
 802579c:	f003 0310 	and.w	r3, r3, #16
 80257a0:	b2da      	uxtb	r2, r3
 80257a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80257a4:	b29c      	uxth	r4, r3
 80257a6:	f897 002f 	ldrb.w	r0, [r7, #47]	; 0x2f
 80257aa:	7e79      	ldrb	r1, [r7, #25]
 80257ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80257ae:	9300      	str	r3, [sp, #0]
 80257b0:	687b      	ldr	r3, [r7, #4]
 80257b2:	9301      	str	r3, [sp, #4]
 80257b4:	4623      	mov	r3, r4
 80257b6:	f7ff fcb9 	bl	802512c <SdoRes>
    }

    return 0;
 80257ba:	2300      	movs	r3, #0
}
 80257bc:	4618      	mov	r0, r3
 80257be:	3734      	adds	r7, #52	; 0x34
 80257c0:	46bd      	mov	sp, r7
 80257c2:	bd90      	pop	{r4, r7, pc}
 80257c4:	1fff28fc 	.word	0x1fff28fc
 80257c8:	1fff28fd 	.word	0x1fff28fd
 80257cc:	1fff2930 	.word	0x1fff2930
 80257d0:	1fff292e 	.word	0x1fff292e
 80257d4:	1fff290c 	.word	0x1fff290c
 80257d8:	1fff2910 	.word	0x1fff2910
 80257dc:	1fff28e8 	.word	0x1fff28e8
 80257e0:	1fff28f8 	.word	0x1fff28f8
 80257e4:	1fff14a7 	.word	0x1fff14a7
 80257e8:	1fff2908 	.word	0x1fff2908
 80257ec:	1fff28ff 	.word	0x1fff28ff
 80257f0:	1fff28ec 	.word	0x1fff28ec
 80257f4:	1fff2914 	.word	0x1fff2914
 80257f8:	1fff292c 	.word	0x1fff292c
 80257fc:	1fff2928 	.word	0x1fff2928

08025800 <SDOS_SdoRes>:

 \brief    This function is called when a SDO response shall be sent
*////////////////////////////////////////////////////////////////////////////////////////

void SDOS_SdoRes(UINT8 abort, UINT32 objLength, UINT16 MBXMEM *pData)
{
 8025800:	b5b0      	push	{r4, r5, r7, lr}
 8025802:	b088      	sub	sp, #32
 8025804:	af02      	add	r7, sp, #8
 8025806:	4603      	mov	r3, r0
 8025808:	60b9      	str	r1, [r7, #8]
 802580a:	607a      	str	r2, [r7, #4]
 802580c:	73fb      	strb	r3, [r7, #15]
    UINT16 dataSize = 0;
 802580e:	2300      	movs	r3, #0
 8025810:	82fb      	strh	r3, [r7, #22]

    if (bSdoInWork)
 8025812:	4b3a      	ldr	r3, [pc, #232]	; (80258fc <SDOS_SdoRes+0xfc>)
 8025814:	781b      	ldrb	r3, [r3, #0]
 8025816:	2b00      	cmp	r3, #0
 8025818:	d06c      	beq.n	80258f4 <SDOS_SdoRes+0xf4>
    {
        /* SDO-Response is expected */
        UINT8 command = pSdoResStored->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET] & SDOHEADER_COMMAND;
 802581a:	4b39      	ldr	r3, [pc, #228]	; (8025900 <SDOS_SdoRes+0x100>)
 802581c:	681b      	ldr	r3, [r3, #0]
 802581e:	7a1b      	ldrb	r3, [r3, #8]
 8025820:	f023 031f 	bic.w	r3, r3, #31
 8025824:	757b      	strb	r3, [r7, #21]
        UINT8 completeAccess = pSdoResStored->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET] & SDOHEADER_COMPLETEACCESS;
 8025826:	4b36      	ldr	r3, [pc, #216]	; (8025900 <SDOS_SdoRes+0x100>)
 8025828:	681b      	ldr	r3, [r3, #0]
 802582a:	7a1b      	ldrb	r3, [r3, #8]
 802582c:	f003 0310 	and.w	r3, r3, #16
 8025830:	753b      	strb	r3, [r7, #20]

        if ( command == SDOSERVICE_INITIATEUPLOADREQ )
 8025832:	7d7b      	ldrb	r3, [r7, #21]
 8025834:	2b40      	cmp	r3, #64	; 0x40
 8025836:	d14d      	bne.n	80258d4 <SDOS_SdoRes+0xd4>
        {
            /* dataSize contains the available size in one mailbox */
            dataSize = u16SendMbxSize - MBX_HEADER_SIZE - UPLOAD_NORM_RES_SIZE;
 8025838:	4b32      	ldr	r3, [pc, #200]	; (8025904 <SDOS_SdoRes+0x104>)
 802583a:	881b      	ldrh	r3, [r3, #0]
 802583c:	3b10      	subs	r3, #16
 802583e:	82fb      	strh	r3, [r7, #22]
            if ( dataSize < objLength )
 8025840:	8afa      	ldrh	r2, [r7, #22]
 8025842:	68bb      	ldr	r3, [r7, #8]
 8025844:	429a      	cmp	r2, r3
 8025846:	d21f      	bcs.n	8025888 <SDOS_SdoRes+0x88>
            {
                /* Segmented Upload, the variables for the segmented transfer should be initialized */
                bSdoSegFollows         = TRUE;
 8025848:	4b2f      	ldr	r3, [pc, #188]	; (8025908 <SDOS_SdoRes+0x108>)
 802584a:	2201      	movs	r2, #1
 802584c:	701a      	strb	r2, [r3, #0]
                bSdoSegLastToggle     = 1;
 802584e:	4b2f      	ldr	r3, [pc, #188]	; (802590c <SDOS_SdoRes+0x10c>)
 8025850:	2201      	movs	r2, #1
 8025852:	701a      	strb	r2, [r3, #0]
                bSdoSegAccess             = completeAccess;
 8025854:	4a2e      	ldr	r2, [pc, #184]	; (8025910 <SDOS_SdoRes+0x110>)
 8025856:	7d3b      	ldrb	r3, [r7, #20]
 8025858:	7013      	strb	r3, [r2, #0]
                nSdoSegCompleteSize    = objLength;
 802585a:	4a2e      	ldr	r2, [pc, #184]	; (8025914 <SDOS_SdoRes+0x114>)
 802585c:	68bb      	ldr	r3, [r7, #8]
 802585e:	6013      	str	r3, [r2, #0]
                nSdoSegService            = SDOSERVICE_UPLOADSEGMENTREQ;
 8025860:	4b2d      	ldr	r3, [pc, #180]	; (8025918 <SDOS_SdoRes+0x118>)
 8025862:	2260      	movs	r2, #96	; 0x60
 8025864:	701a      	strb	r2, [r3, #0]
                pSdoSegData                = (UINT16 VARMEM *) pData;
 8025866:	4a2d      	ldr	r2, [pc, #180]	; (802591c <SDOS_SdoRes+0x11c>)
 8025868:	687b      	ldr	r3, [r7, #4]
 802586a:	6013      	str	r3, [r2, #0]
                /* the first segment shall be copied */
                MBXMEMCPY(((TINITSDOUPLOADNORMRESMBX MBXMEM *) pSdoResStored)->Data, pData, dataSize);
 802586c:	4b24      	ldr	r3, [pc, #144]	; (8025900 <SDOS_SdoRes+0x100>)
 802586e:	681b      	ldr	r3, [r3, #0]
 8025870:	f103 0210 	add.w	r2, r3, #16
 8025874:	8afb      	ldrh	r3, [r7, #22]
 8025876:	4610      	mov	r0, r2
 8025878:	6879      	ldr	r1, [r7, #4]
 802587a:	461a      	mov	r2, r3
 802587c:	f002 fd7a 	bl	8028374 <memcpy>
                nSdoSegBytesToHandle = dataSize;
 8025880:	8afb      	ldrh	r3, [r7, #22]
 8025882:	4a27      	ldr	r2, [pc, #156]	; (8025920 <SDOS_SdoRes+0x120>)
 8025884:	6013      	str	r3, [r2, #0]
 8025886:	e025      	b.n	80258d4 <SDOS_SdoRes+0xd4>
            }
            else
            if ( (objLength <= 4) && (objLength > 0) )
 8025888:	68bb      	ldr	r3, [r7, #8]
 802588a:	2b04      	cmp	r3, #4
 802588c:	d813      	bhi.n	80258b6 <SDOS_SdoRes+0xb6>
 802588e:	68bb      	ldr	r3, [r7, #8]
 8025890:	2b00      	cmp	r3, #0
 8025892:	d010      	beq.n	80258b6 <SDOS_SdoRes+0xb6>
            {
                /* Expedited response */
                if ( pData != ((TINITSDOUPLOADEXPRESMBX MBXMEM *) pSdoResStored)->Data )
 8025894:	4b1a      	ldr	r3, [pc, #104]	; (8025900 <SDOS_SdoRes+0x100>)
 8025896:	681b      	ldr	r3, [r3, #0]
 8025898:	f103 020c 	add.w	r2, r3, #12
 802589c:	687b      	ldr	r3, [r7, #4]
 802589e:	429a      	cmp	r2, r3
 80258a0:	d008      	beq.n	80258b4 <SDOS_SdoRes+0xb4>
                {
                    /* the data is not in the response buffer yet, it shall be copied */
                    MBXMEMCPY(((TINITSDOUPLOADEXPRESMBX MBXMEM *) pSdoResStored)->Data, pData, objLength);
 80258a2:	4b17      	ldr	r3, [pc, #92]	; (8025900 <SDOS_SdoRes+0x100>)
 80258a4:	681b      	ldr	r3, [r3, #0]
 80258a6:	330c      	adds	r3, #12
 80258a8:	4618      	mov	r0, r3
 80258aa:	6879      	ldr	r1, [r7, #4]
 80258ac:	68ba      	ldr	r2, [r7, #8]
 80258ae:	f002 fd61 	bl	8028374 <memcpy>
            }
            else
            if ( (objLength <= 4) && (objLength > 0) )
            {
                /* Expedited response */
                if ( pData != ((TINITSDOUPLOADEXPRESMBX MBXMEM *) pSdoResStored)->Data )
 80258b2:	e00f      	b.n	80258d4 <SDOS_SdoRes+0xd4>
 80258b4:	e00e      	b.n	80258d4 <SDOS_SdoRes+0xd4>
                }
            }
            else
            {
                /* Normal response */
                if ( pData != ((TINITSDOUPLOADNORMRESMBX MBXMEM *) pSdoResStored)->Data )
 80258b6:	4b12      	ldr	r3, [pc, #72]	; (8025900 <SDOS_SdoRes+0x100>)
 80258b8:	681b      	ldr	r3, [r3, #0]
 80258ba:	f103 0210 	add.w	r2, r3, #16
 80258be:	687b      	ldr	r3, [r7, #4]
 80258c0:	429a      	cmp	r2, r3
 80258c2:	d007      	beq.n	80258d4 <SDOS_SdoRes+0xd4>
                {
                    /* the data is not in the response buffer yet, it shall be copied */
                    MBXMEMCPY(((TINITSDOUPLOADNORMRESMBX MBXMEM *) pSdoResStored)->Data, pData, objLength);
 80258c4:	4b0e      	ldr	r3, [pc, #56]	; (8025900 <SDOS_SdoRes+0x100>)
 80258c6:	681b      	ldr	r3, [r3, #0]
 80258c8:	3310      	adds	r3, #16
 80258ca:	4618      	mov	r0, r3
 80258cc:	6879      	ldr	r1, [r7, #4]
 80258ce:	68ba      	ldr	r2, [r7, #8]
 80258d0:	f002 fd50 	bl	8028374 <memcpy>
                }
            }
        }

        /* SDO access is finished, send the response */
        bSdoInWork = FALSE;
 80258d4:	4b09      	ldr	r3, [pc, #36]	; (80258fc <SDOS_SdoRes+0xfc>)
 80258d6:	2200      	movs	r2, #0
 80258d8:	701a      	strb	r2, [r3, #0]
        SdoRes(abort, command, completeAccess, dataSize, objLength, pSdoResStored);
 80258da:	4b09      	ldr	r3, [pc, #36]	; (8025900 <SDOS_SdoRes+0x100>)
 80258dc:	681b      	ldr	r3, [r3, #0]
 80258de:	7bf8      	ldrb	r0, [r7, #15]
 80258e0:	7d79      	ldrb	r1, [r7, #21]
 80258e2:	7d3d      	ldrb	r5, [r7, #20]
 80258e4:	8afc      	ldrh	r4, [r7, #22]
 80258e6:	68ba      	ldr	r2, [r7, #8]
 80258e8:	9200      	str	r2, [sp, #0]
 80258ea:	9301      	str	r3, [sp, #4]
 80258ec:	462a      	mov	r2, r5
 80258ee:	4623      	mov	r3, r4
 80258f0:	f7ff fc1c 	bl	802512c <SdoRes>
    }
}
 80258f4:	3718      	adds	r7, #24
 80258f6:	46bd      	mov	sp, r7
 80258f8:	bdb0      	pop	{r4, r5, r7, pc}
 80258fa:	bf00      	nop
 80258fc:	1fff14a7 	.word	0x1fff14a7
 8025900:	1fff2908 	.word	0x1fff2908
 8025904:	1fff2838 	.word	0x1fff2838
 8025908:	1fff28f1 	.word	0x1fff28f1
 802590c:	1fff28fe 	.word	0x1fff28fe
 8025910:	1fff28f0 	.word	0x1fff28f0
 8025914:	1fff28f4 	.word	0x1fff28f4
 8025918:	1fff28ff 	.word	0x1fff28ff
 802591c:	1fff2910 	.word	0x1fff2910
 8025920:	1fff28ec 	.word	0x1fff28ec

08025924 <SDOS_SdoInfoInd>:
            is received from the master and calls depending from
            the opcode the concerning function.
*////////////////////////////////////////////////////////////////////////////////////////

UINT8 SDOS_SdoInfoInd( TSDOINFORMATION MBXMEM *pSdoInfoInd )
{
 8025924:	b590      	push	{r4, r7, lr}
 8025926:	b08f      	sub	sp, #60	; 0x3c
 8025928:	af02      	add	r7, sp, #8
 802592a:	6078      	str	r0, [r7, #4]
    UINT8 abort = 0;
 802592c:	2300      	movs	r3, #0
 802592e:	73fb      	strb	r3, [r7, #15]
    /* the variable opCode contains the requested SDO Information type */
    UINT8 opCode = (UINT8) ((pSdoInfoInd->SdoHeader.InfoHead & INFOHEAD_OPCODE_MASK) >> INFOHEAD_OPCODE_SHIFT);
 8025930:	687b      	ldr	r3, [r7, #4]
 8025932:	891b      	ldrh	r3, [r3, #8]
 8025934:	b2db      	uxtb	r3, r3
 8025936:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 802593a:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    OBJCONST TOBJECT OBJMEM * pObjEntry;
    UINT16 index;
    UINT8 flags = COE_SERVICE;
 802593e:	2302      	movs	r3, #2
 8025940:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* it has to be checked if the mailbox protocol is correct, the sent mailbox data length has to
       great enough for the service header of the requested SDO Information type */
    if ( opCode == SDOINFOSERVICE_ENTRYDESCRIPTION_Q )
 8025944:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8025948:	2b05      	cmp	r3, #5
 802594a:	d105      	bne.n	8025958 <SDOS_SdoInfoInd+0x34>
    {
        if ( pSdoInfoInd->MbxHeader.Length < SIZEOF_SDOINFOENTRYREQSTRUCT )
 802594c:	687b      	ldr	r3, [r7, #4]
 802594e:	881b      	ldrh	r3, [r3, #0]
 8025950:	2b09      	cmp	r3, #9
 8025952:	d807      	bhi.n	8025964 <SDOS_SdoInfoInd+0x40>
            return MBXERR_SIZETOOSHORT;
 8025954:	2306      	movs	r3, #6
 8025956:	e1d9      	b.n	8025d0c <SDOS_SdoInfoInd+0x3e8>
    }
    else
    {
        if ( pSdoInfoInd->MbxHeader.Length < SIZEOF_SDOINFOLISTSTRUCT )
 8025958:	687b      	ldr	r3, [r7, #4]
 802595a:	881b      	ldrh	r3, [r3, #0]
 802595c:	2b07      	cmp	r3, #7
 802595e:	d801      	bhi.n	8025964 <SDOS_SdoInfoInd+0x40>
            return MBXERR_SIZETOOSHORT;
 8025960:	2306      	movs	r3, #6
 8025962:	e1d3      	b.n	8025d0c <SDOS_SdoInfoInd+0x3e8>
    }

    switch ( opCode )
 8025964:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8025968:	2b03      	cmp	r3, #3
 802596a:	f000 80ca 	beq.w	8025b02 <SDOS_SdoInfoInd+0x1de>
 802596e:	2b05      	cmp	r3, #5
 8025970:	f000 80c7 	beq.w	8025b02 <SDOS_SdoInfoInd+0x1de>
 8025974:	2b01      	cmp	r3, #1
 8025976:	f040 8199 	bne.w	8025cac <SDOS_SdoInfoInd+0x388>
    {
    case SDOINFOSERVICE_OBJDICTIONARYLIST_Q:
        /* an object list is requested, check if the list type is supported */
        if ( SWAPWORD(pSdoInfoInd->SdoHeader.Data.List.ListType) <= INFO_LIST_TYPE_MAX )
 802597a:	687b      	ldr	r3, [r7, #4]
 802597c:	899b      	ldrh	r3, [r3, #12]
 802597e:	2b05      	cmp	r3, #5
 8025980:	f200 80be 	bhi.w	8025b00 <SDOS_SdoInfoInd+0x1dc>
        {
            UINT16 size = 0;
 8025984:	2300      	movs	r3, #0
 8025986:	85bb      	strh	r3, [r7, #44]	; 0x2c
            /* the variable listType contains the requested listType */
            UINT8 listType = (UINT8) SWAPWORD(pSdoInfoInd->SdoHeader.Data.List.ListType);
 8025988:	687b      	ldr	r3, [r7, #4]
 802598a:	899b      	ldrh	r3, [r3, #12]
 802598c:	f887 3020 	strb.w	r3, [r7, #32]

            /* the SDO Information Header has to be stored because this function will be
               called again if the response could not be sent with one mailbox service, the
               variable nSdoInfoFragmentsLeft is 0 zero for the first call and unequal 0
               for the following calls */
            MBXMEMCPY(aSdoInfoHeader, pSdoInfoInd, SDO_INFO_HEADER_BYTE_SIZE);
 8025990:	48a8      	ldr	r0, [pc, #672]	; (8025c34 <SDOS_SdoInfoInd+0x310>)
 8025992:	6879      	ldr	r1, [r7, #4]
 8025994:	220e      	movs	r2, #14
 8025996:	f002 fced 	bl	8028374 <memcpy>
            if ( listType-- == 0 )
 802599a:	f897 3020 	ldrb.w	r3, [r7, #32]
 802599e:	1e5a      	subs	r2, r3, #1
 80259a0:	f887 2020 	strb.w	r2, [r7, #32]
 80259a4:	2b00      	cmp	r3, #0
 80259a6:	d122      	bne.n	80259ee <SDOS_SdoInfoInd+0xca>
                /* List-Type 0: length of the lists */
                UINT8 i;

                /* the needed mailbox size for List-Type 0 response is just 24 bytes, the mailbox has always
                   to be at least 24 bytes to support the SDO Information service */
                nSdoInfoFragmentsLeft = 0;
 80259a8:	4ba3      	ldr	r3, [pc, #652]	; (8025c38 <SDOS_SdoInfoInd+0x314>)
 80259aa:	2200      	movs	r2, #0
 80259ac:	801a      	strh	r2, [r3, #0]
                for (i = 0; i < INFO_LIST_TYPE_MAX; i++)
 80259ae:	2300      	movs	r3, #0
 80259b0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80259b4:	e014      	b.n	80259e0 <SDOS_SdoInfoInd+0xbc>
                {
                    UINT16 n = OBJ_GetNoOfObjects(i);
 80259b6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80259ba:	4618      	mov	r0, r3
 80259bc:	f7fe f8b0 	bl	8023b20 <OBJ_GetNoOfObjects>
 80259c0:	4603      	mov	r3, r0
 80259c2:	83fb      	strh	r3, [r7, #30]

                    /* copy the number of objects of the list type in the SDO Information response */
                    ((UINT16 MBXMEM *) &pSdoInfoInd->CoeHeader)[(SIZEOF_SDOINFOLISTSTRUCT>>1)+i] = SWAPWORD(n);
 80259c4:	687b      	ldr	r3, [r7, #4]
 80259c6:	1d9a      	adds	r2, r3, #6
 80259c8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80259cc:	3304      	adds	r3, #4
 80259ce:	005b      	lsls	r3, r3, #1
 80259d0:	4413      	add	r3, r2
 80259d2:	8bfa      	ldrh	r2, [r7, #30]
 80259d4:	801a      	strh	r2, [r3, #0]
                UINT8 i;

                /* the needed mailbox size for List-Type 0 response is just 24 bytes, the mailbox has always
                   to be at least 24 bytes to support the SDO Information service */
                nSdoInfoFragmentsLeft = 0;
                for (i = 0; i < INFO_LIST_TYPE_MAX; i++)
 80259d6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80259da:	3301      	adds	r3, #1
 80259dc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80259e0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80259e4:	2b04      	cmp	r3, #4
 80259e6:	d9e6      	bls.n	80259b6 <SDOS_SdoInfoInd+0x92>
                    /* copy the number of objects of the list type in the SDO Information response */
                    ((UINT16 MBXMEM *) &pSdoInfoInd->CoeHeader)[(SIZEOF_SDOINFOLISTSTRUCT>>1)+i] = SWAPWORD(n);
                }

                /* size of the mailbox service response */
                size = (INFO_LIST_TYPE_MAX << 1) + SIZEOF_SDOINFOLISTSTRUCT;
 80259e8:	2312      	movs	r3, #18
 80259ea:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80259ec:	e05a      	b.n	8025aa4 <SDOS_SdoInfoInd+0x180>
            }
            else
            {
                /* object list with indexes is requested */
                UINT16 MBXMEM * pData;
                UINT16 n = 0;
 80259ee:	2300      	movs	r3, #0
 80259f0:	83bb      	strh	r3, [r7, #28]

                if ( nSdoInfoFragmentsLeft )
 80259f2:	4b91      	ldr	r3, [pc, #580]	; (8025c38 <SDOS_SdoInfoInd+0x314>)
 80259f4:	881b      	ldrh	r3, [r3, #0]
 80259f6:	2b00      	cmp	r3, #0
 80259f8:	d011      	beq.n	8025a1e <SDOS_SdoInfoInd+0xfa>
                {
                    /* the next fragment of the SDO Information response shall be sent */
                    /* initialize size with the maximum size fits into one mailbox service */
                    {
                        size = u16SendMbxSize - SIZEOF_SDOINFO - MBX_HEADER_SIZE;
 80259fa:	4b90      	ldr	r3, [pc, #576]	; (8025c3c <SDOS_SdoInfoInd+0x318>)
 80259fc:	881b      	ldrh	r3, [r3, #0]
 80259fe:	3b0c      	subs	r3, #12
 8025a00:	85bb      	strh	r3, [r7, #44]	; 0x2c
                    }
                    /* initialize pData with the pointer where the fragment has to be copied */
                    pData = &((UINT16 MBXMEM *) &pSdoInfoInd->CoeHeader)[SIZEOF_SDOINFO>>1];
 8025a02:	687b      	ldr	r3, [r7, #4]
 8025a04:	3306      	adds	r3, #6
 8025a06:	3306      	adds	r3, #6
 8025a08:	627b      	str	r3, [r7, #36]	; 0x24
                    /* initialize index with the next index to be sent */
                    index = nSdoInfoIndex;
 8025a0a:	4b8d      	ldr	r3, [pc, #564]	; (8025c40 <SDOS_SdoInfoInd+0x31c>)
 8025a0c:	881b      	ldrh	r3, [r3, #0]
 8025a0e:	81bb      	strh	r3, [r7, #12]
                    /* decrement the number of fragments to be sent */
                    nSdoInfoFragmentsLeft--;
 8025a10:	4b89      	ldr	r3, [pc, #548]	; (8025c38 <SDOS_SdoInfoInd+0x314>)
 8025a12:	881b      	ldrh	r3, [r3, #0]
 8025a14:	3b01      	subs	r3, #1
 8025a16:	b29a      	uxth	r2, r3
 8025a18:	4b87      	ldr	r3, [pc, #540]	; (8025c38 <SDOS_SdoInfoInd+0x314>)
 8025a1a:	801a      	strh	r2, [r3, #0]
 8025a1c:	e02a      	b.n	8025a74 <SDOS_SdoInfoInd+0x150>
                }
                else
                {
                    /* the first fragment of the SDO Information response has to be sent */
                    /* get the number of objects of the requested object list */
                    n = OBJ_GetNoOfObjects(listType);
 8025a1e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8025a22:	4618      	mov	r0, r3
 8025a24:	f7fe f87c 	bl	8023b20 <OBJ_GetNoOfObjects>
 8025a28:	4603      	mov	r3, r0
 8025a2a:	83bb      	strh	r3, [r7, #28]
                    /* we start with index 0x1000 */
                    index = 0x1000;
 8025a2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8025a30:	81bb      	strh	r3, [r7, #12]
                    /* initialize size with the maximum size fits into one mailbox service */
                    {
                        size = u16SendMbxSize - SIZEOF_SDOINFOLISTSTRUCT - MBX_HEADER_SIZE;
 8025a32:	4b82      	ldr	r3, [pc, #520]	; (8025c3c <SDOS_SdoInfoInd+0x318>)
 8025a34:	881b      	ldrh	r3, [r3, #0]
 8025a36:	3b0e      	subs	r3, #14
 8025a38:	85bb      	strh	r3, [r7, #44]	; 0x2c
                    }
                    /* initialize pData with the pointer where the fragment has to be copied */
                    pData = &((UINT16 MBXMEM *) &pSdoInfoInd->CoeHeader)[SIZEOF_SDOINFOLISTSTRUCT>>1];
 8025a3a:	687b      	ldr	r3, [r7, #4]
 8025a3c:	3306      	adds	r3, #6
 8025a3e:	3308      	adds	r3, #8
 8025a40:	627b      	str	r3, [r7, #36]	; 0x24
                    /*Check if List need to be send in fragments*/
                    if( (n<<1) > size)
 8025a42:	8bbb      	ldrh	r3, [r7, #28]
 8025a44:	005a      	lsls	r2, r3, #1
 8025a46:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8025a48:	429a      	cmp	r2, r3
 8025a4a:	dd10      	ble.n	8025a6e <SDOS_SdoInfoInd+0x14a>
                        /*number of Bytes to transmit don't fit into one mailbox datagram*/

                        /*calculate number of fragments which need to be send
                        total number of bytes - bytes which will be transmitted with the current response plus the fragment size - 1 (to round up) divided by the size of the following fragments 
                        */
                        UINT16 Fragsize = size + 2;
 8025a4c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8025a4e:	3302      	adds	r3, #2
 8025a50:	837b      	strh	r3, [r7, #26]
                        nSdoInfoFragmentsLeft = (((n<<1)-size + (Fragsize-1)) /Fragsize);
 8025a52:	8bbb      	ldrh	r3, [r7, #28]
 8025a54:	005a      	lsls	r2, r3, #1
 8025a56:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8025a58:	1ad2      	subs	r2, r2, r3
 8025a5a:	8b7b      	ldrh	r3, [r7, #26]
 8025a5c:	3b01      	subs	r3, #1
 8025a5e:	441a      	add	r2, r3
 8025a60:	8b7b      	ldrh	r3, [r7, #26]
 8025a62:	fb92 f3f3 	sdiv	r3, r2, r3
 8025a66:	b29a      	uxth	r2, r3
 8025a68:	4b73      	ldr	r3, [pc, #460]	; (8025c38 <SDOS_SdoInfoInd+0x314>)
 8025a6a:	801a      	strh	r2, [r3, #0]
 8025a6c:	e002      	b.n	8025a74 <SDOS_SdoInfoInd+0x150>
                    }
                    else
                    {
                        nSdoInfoFragmentsLeft = 0;
 8025a6e:	4b72      	ldr	r3, [pc, #456]	; (8025c38 <SDOS_SdoInfoInd+0x314>)
 8025a70:	2200      	movs	r2, #0
 8025a72:	801a      	strh	r2, [r3, #0]
                    }
                }

                /* get the next part of the requested object list */
                size = OBJ_GetObjectList(listType, &index, size, pData,&abort);
 8025a74:	f897 3020 	ldrb.w	r3, [r7, #32]
 8025a78:	b298      	uxth	r0, r3
 8025a7a:	f107 010c 	add.w	r1, r7, #12
 8025a7e:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8025a80:	f107 030f 	add.w	r3, r7, #15
 8025a84:	9300      	str	r3, [sp, #0]
 8025a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025a88:	f7fe f896 	bl	8023bb8 <OBJ_GetObjectList>
 8025a8c:	4603      	mov	r3, r0
 8025a8e:	85bb      	strh	r3, [r7, #44]	; 0x2c

                /* store index for next fragment */
                nSdoInfoIndex = index;
 8025a90:	89ba      	ldrh	r2, [r7, #12]
 8025a92:	4b6b      	ldr	r3, [pc, #428]	; (8025c40 <SDOS_SdoInfoInd+0x31c>)
 8025a94:	801a      	strh	r2, [r3, #0]
                /* size contains before the instruction the size still available in the mailbox buffer
                    and shall contain the size of the mailbox response data after the next instruction */
                {
                    size = u16SendMbxSize - size - MBX_HEADER_SIZE;
 8025a96:	4b69      	ldr	r3, [pc, #420]	; (8025c3c <SDOS_SdoInfoInd+0x318>)
 8025a98:	881a      	ldrh	r2, [r3, #0]
 8025a9a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8025a9c:	1ad3      	subs	r3, r2, r3
 8025a9e:	b29b      	uxth	r3, r3
 8025aa0:	3b06      	subs	r3, #6
 8025aa2:	85bb      	strh	r3, [r7, #44]	; 0x2c
                }
            }

            /* size of the mailbox response data */
            pSdoInfoInd->MbxHeader.Length    = size;
 8025aa4:	687b      	ldr	r3, [r7, #4]
 8025aa6:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8025aa8:	801a      	strh	r2, [r3, #0]

            if(abort == 0)
 8025aaa:	7bfb      	ldrb	r3, [r7, #15]
 8025aac:	2b00      	cmp	r3, #0
 8025aae:	d127      	bne.n	8025b00 <SDOS_SdoInfoInd+0x1dc>
            {
             pSdoInfoInd->SdoHeader.InfoHead &= ~INFOHEAD_OPCODE_MASK;
 8025ab0:	687b      	ldr	r3, [r7, #4]
 8025ab2:	891b      	ldrh	r3, [r3, #8]
 8025ab4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8025ab8:	b29a      	uxth	r2, r3
 8025aba:	687b      	ldr	r3, [r7, #4]
 8025abc:	811a      	strh	r2, [r3, #8]
             pSdoInfoInd->SdoHeader.InfoHead |= (UINT16) (SDOINFOSERVICE_OBJDICTIONARYLIST_S << INFOHEAD_OPCODE_SHIFT);
 8025abe:	687b      	ldr	r3, [r7, #4]
 8025ac0:	891b      	ldrh	r3, [r3, #8]
 8025ac2:	f043 0302 	orr.w	r3, r3, #2
 8025ac6:	b29a      	uxth	r2, r3
 8025ac8:	687b      	ldr	r3, [r7, #4]
 8025aca:	811a      	strh	r2, [r3, #8]
                /* number of fragments still has to be sent */
                pSdoInfoInd->SdoHeader.FragmentsLeft             = SWAPWORD(nSdoInfoFragmentsLeft);
 8025acc:	4b5a      	ldr	r3, [pc, #360]	; (8025c38 <SDOS_SdoInfoInd+0x314>)
 8025ace:	881a      	ldrh	r2, [r3, #0]
 8025ad0:	687b      	ldr	r3, [r7, #4]
 8025ad2:	815a      	strh	r2, [r3, #10]

                if (nSdoInfoFragmentsLeft)
 8025ad4:	4b58      	ldr	r3, [pc, #352]	; (8025c38 <SDOS_SdoInfoInd+0x314>)
 8025ad6:	881b      	ldrh	r3, [r3, #0]
 8025ad8:	2b00      	cmp	r3, #0
 8025ada:	d011      	beq.n	8025b00 <SDOS_SdoInfoInd+0x1dc>
                {
                    /* there still are fragments to be sent,
                       the InComplete flag in the SDO Information response has to be sent */
                    pSdoInfoInd->SdoHeader.InfoHead &= ~ INFOHEADER_INCOMPLETE_MASK;
 8025adc:	687b      	ldr	r3, [r7, #4]
 8025ade:	891b      	ldrh	r3, [r3, #8]
 8025ae0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8025ae4:	b29a      	uxth	r2, r3
 8025ae6:	687b      	ldr	r3, [r7, #4]
 8025ae8:	811a      	strh	r2, [r3, #8]
                    pSdoInfoInd->SdoHeader.InfoHead |= (UINT16) (SDOINFOSERVICE_INCOMPLETE << INFOHEAD_OPCODE_SHIFT);
 8025aea:	687b      	ldr	r3, [r7, #4]
 8025aec:	891b      	ldrh	r3, [r3, #8]
 8025aee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8025af2:	b29a      	uxth	r2, r3
 8025af4:	687b      	ldr	r3, [r7, #4]
 8025af6:	811a      	strh	r2, [r3, #8]
                    /* the FRAGMENTS_FOLLOW flag has to be set for the function MBX_MailboxSendReq to
                       indicate the mailbox handler that still fragments has to be sent so that this
                        function shall be called again from COE_ContinueInd when the actual mailbox buffer
                        was sent */
                    flags = FRAGMENTS_FOLLOW | COE_SERVICE;
 8025af8:	2382      	movs	r3, #130	; 0x82
 8025afa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                }
            }
        }
        break;
 8025afe:	e0d7      	b.n	8025cb0 <SDOS_SdoInfoInd+0x38c>
 8025b00:	e0d6      	b.n	8025cb0 <SDOS_SdoInfoInd+0x38c>

    case SDOINFOSERVICE_OBJDESCRIPTION_Q:
    case SDOINFOSERVICE_ENTRYDESCRIPTION_Q:
        /* get the requested index */
        index = SWAPWORD(pSdoInfoInd->SdoHeader.Data.Obj.Index);
 8025b02:	687b      	ldr	r3, [r7, #4]
 8025b04:	899b      	ldrh	r3, [r3, #12]
 8025b06:	81bb      	strh	r3, [r7, #12]
        if(index < 0x1000)
 8025b08:	89bb      	ldrh	r3, [r7, #12]
 8025b0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8025b0e:	d202      	bcs.n	8025b16 <SDOS_SdoInfoInd+0x1f2>
        {
            /*SDO Info access is only allowed for objects >= 0x1000*/
            abort = ABORTIDX_UNSUPPORTED_ACCESS;
 8025b10:	2305      	movs	r3, #5
 8025b12:	73fb      	strb	r3, [r7, #15]
 8025b14:	e0c9      	b.n	8025caa <SDOS_SdoInfoInd+0x386>
        }
        else
        {
            /* get the object handle of the requested index */
            pObjEntry = OBJ_GetObjectHandle( index );
 8025b16:	89bb      	ldrh	r3, [r7, #12]
 8025b18:	4618      	mov	r0, r3
 8025b1a:	f7fd ff15 	bl	8023948 <OBJ_GetObjectHandle>
 8025b1e:	6178      	str	r0, [r7, #20]

            if ( pObjEntry )
 8025b20:	697b      	ldr	r3, [r7, #20]
 8025b22:	2b00      	cmp	r3, #0
 8025b24:	f000 80be 	beq.w	8025ca4 <SDOS_SdoInfoInd+0x380>
            {
                /* object exists */
                UINT16 size = 0;
 8025b28:	2300      	movs	r3, #0
 8025b2a:	847b      	strh	r3, [r7, #34]	; 0x22
                if ( opCode == SDOINFOSERVICE_OBJDESCRIPTION_Q )
 8025b2c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8025b30:	2b03      	cmp	r3, #3
 8025b32:	d12b      	bne.n	8025b8c <SDOS_SdoInfoInd+0x268>
                {
                    /* object description is requested */
                    OBJTOMBXMEMCPY(&pSdoInfoInd->SdoHeader.Data.Obj.Res, OBJ_GetObjDesc(pObjEntry), SDO_INFO_OBJ_DESC_SIZE);
 8025b34:	687b      	ldr	r3, [r7, #4]
 8025b36:	f103 040e 	add.w	r4, r3, #14
 8025b3a:	6978      	ldr	r0, [r7, #20]
 8025b3c:	f7fe f976 	bl	8023e2c <OBJ_GetObjDesc>
 8025b40:	4603      	mov	r3, r0
 8025b42:	4620      	mov	r0, r4
 8025b44:	4619      	mov	r1, r3
 8025b46:	2204      	movs	r2, #4
 8025b48:	f002 fc14 	bl	8028374 <memcpy>

                    /* the mailbox should be big enough that the maximum object description
                    fits in the mailbox (the fragmentation is not done in the sample code),
                    so it will be checked only if the object description fits */
                    size = OBJ_GetDesc(index, 0, pObjEntry, NULL) + SIZEOF_SDOINFOOBJSTRUCT;
 8025b4c:	89bb      	ldrh	r3, [r7, #12]
 8025b4e:	4618      	mov	r0, r3
 8025b50:	2100      	movs	r1, #0
 8025b52:	697a      	ldr	r2, [r7, #20]
 8025b54:	2300      	movs	r3, #0
 8025b56:	f7fe f8ab 	bl	8023cb0 <OBJ_GetDesc>
 8025b5a:	4603      	mov	r3, r0
 8025b5c:	330c      	adds	r3, #12
 8025b5e:	847b      	strh	r3, [r7, #34]	; 0x22

                    if ( size > (u16SendMbxSize - MBX_HEADER_SIZE) )
 8025b60:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8025b62:	4b36      	ldr	r3, [pc, #216]	; (8025c3c <SDOS_SdoInfoInd+0x318>)
 8025b64:	881b      	ldrh	r3, [r3, #0]
 8025b66:	3b06      	subs	r3, #6
 8025b68:	429a      	cmp	r2, r3
 8025b6a:	d902      	bls.n	8025b72 <SDOS_SdoInfoInd+0x24e>
                    {
                        /* size of the object description does not fit in the mailbox,
                        the object description will be sent without the name */
                        size = SIZEOF_SDOINFOOBJSTRUCT;
 8025b6c:	230c      	movs	r3, #12
 8025b6e:	847b      	strh	r3, [r7, #34]	; 0x22
 8025b70:	e07b      	b.n	8025c6a <SDOS_SdoInfoInd+0x346>
                    }
                    else
                    {
                        /* object description fits in the mailbox, get the name of the object */
                        size = OBJ_GetDesc(index, 0, pObjEntry, ((UINT16 MBXMEM *) &(&pSdoInfoInd->SdoHeader.Data.Obj.Res)[1])) + SIZEOF_SDOINFOOBJSTRUCT;
 8025b72:	89ba      	ldrh	r2, [r7, #12]
 8025b74:	687b      	ldr	r3, [r7, #4]
 8025b76:	330e      	adds	r3, #14
 8025b78:	3304      	adds	r3, #4
 8025b7a:	4610      	mov	r0, r2
 8025b7c:	2100      	movs	r1, #0
 8025b7e:	697a      	ldr	r2, [r7, #20]
 8025b80:	f7fe f896 	bl	8023cb0 <OBJ_GetDesc>
 8025b84:	4603      	mov	r3, r0
 8025b86:	330c      	adds	r3, #12
 8025b88:	847b      	strh	r3, [r7, #34]	; 0x22
 8025b8a:	e06e      	b.n	8025c6a <SDOS_SdoInfoInd+0x346>
                }
                else
                {
                    /* entry description is requested,
                    get the requested subindex */
                    UINT8 subindex = (UINT8) ((pSdoInfoInd->SdoHeader.Data.Entry.Info & ENTRY_MASK_SUBINDEX) >> ENTRY_SUBINDEX_SHIFT);
 8025b8c:	687b      	ldr	r3, [r7, #4]
 8025b8e:	89db      	ldrh	r3, [r3, #14]
 8025b90:	74fb      	strb	r3, [r7, #19]

                    /* get the maximum subindex */
                    UINT8 maxSubindex = (OBJ_GetObjDesc(pObjEntry)->ObjFlags & OBJFLAGS_MAXSUBINDEXMASK) >> OBJFLAGS_MAXSUBINDEXSHIFT;
 8025b92:	6978      	ldr	r0, [r7, #20]
 8025b94:	f7fe f94a 	bl	8023e2c <OBJ_GetObjDesc>
 8025b98:	4603      	mov	r3, r0
 8025b9a:	885b      	ldrh	r3, [r3, #2]
 8025b9c:	74bb      	strb	r3, [r7, #18]

                    if ( subindex <= maxSubindex )
 8025b9e:	7cfa      	ldrb	r2, [r7, #19]
 8025ba0:	7cbb      	ldrb	r3, [r7, #18]
 8025ba2:	429a      	cmp	r2, r3
 8025ba4:	d85f      	bhi.n	8025c66 <SDOS_SdoInfoInd+0x342>
                    {
                        UINT16 ObjectFlags;
                        /* requested subindex is not too great */
                        /* get the entry description of the requested entry */
                        OBJTOMBXMEMCPY(&pSdoInfoInd->SdoHeader.Data.Entry.Res, OBJ_GetEntryDesc(pObjEntry, subindex), SIZEOF(TSDOINFOENTRYDESC));
 8025ba6:	687b      	ldr	r3, [r7, #4]
 8025ba8:	f103 0410 	add.w	r4, r3, #16
 8025bac:	7cfb      	ldrb	r3, [r7, #19]
 8025bae:	6978      	ldr	r0, [r7, #20]
 8025bb0:	4619      	mov	r1, r3
 8025bb2:	f7fe f90f 	bl	8023dd4 <OBJ_GetEntryDesc>
 8025bb6:	4603      	mov	r3, r0
 8025bb8:	4620      	mov	r0, r4
 8025bba:	4619      	mov	r1, r3
 8025bbc:	2206      	movs	r2, #6
 8025bbe:	f002 fbd9 	bl	8028374 <memcpy>

                        /* the transmission of the value info is not supported yet of the sample code */
                        pSdoInfoInd->SdoHeader.Data.Entry.Info &= ~ENTRY_MASK_VALUEINFO;
 8025bc2:	687b      	ldr	r3, [r7, #4]
 8025bc4:	89db      	ldrh	r3, [r3, #14]
 8025bc6:	b2db      	uxtb	r3, r3
 8025bc8:	b29a      	uxth	r2, r3
 8025bca:	687b      	ldr	r3, [r7, #4]
 8025bcc:	81da      	strh	r2, [r3, #14]
                        ObjectFlags = OBJ_GetObjDesc(pObjEntry)->ObjFlags;
 8025bce:	6978      	ldr	r0, [r7, #20]
 8025bd0:	f7fe f92c 	bl	8023e2c <OBJ_GetObjDesc>
 8025bd4:	4603      	mov	r3, r0
 8025bd6:	885b      	ldrh	r3, [r3, #2]
 8025bd8:	823b      	strh	r3, [r7, #16]
                        ObjectFlags = (ObjectFlags & OBJFLAGS_OBJCODEMASK) >> OBJFLAGS_OBJCODESHIFT;
 8025bda:	8a3b      	ldrh	r3, [r7, #16]
 8025bdc:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8025be0:	121b      	asrs	r3, r3, #8
 8025be2:	823b      	strh	r3, [r7, #16]

                        if(((ObjectFlags == OBJCODE_ARR) || (ObjectFlags == OBJCODE_REC)) && (subindex == 0) )
 8025be4:	8a3b      	ldrh	r3, [r7, #16]
 8025be6:	2b08      	cmp	r3, #8
 8025be8:	d002      	beq.n	8025bf0 <SDOS_SdoInfoInd+0x2cc>
 8025bea:	8a3b      	ldrh	r3, [r7, #16]
 8025bec:	2b09      	cmp	r3, #9
 8025bee:	d10d      	bne.n	8025c0c <SDOS_SdoInfoInd+0x2e8>
 8025bf0:	7cfb      	ldrb	r3, [r7, #19]
 8025bf2:	2b00      	cmp	r3, #0
 8025bf4:	d10a      	bne.n	8025c0c <SDOS_SdoInfoInd+0x2e8>
                        {
                            OBJTOMBXSTRCPY( ((UINT16 MBXMEM *) &(&pSdoInfoInd->SdoHeader.Data.Entry.Res)[1]), aSubindexDesc, SIZEOF(aSubindexDesc) );
 8025bf6:	687b      	ldr	r3, [r7, #4]
 8025bf8:	3310      	adds	r3, #16
 8025bfa:	3306      	adds	r3, #6
 8025bfc:	4618      	mov	r0, r3
 8025bfe:	4911      	ldr	r1, [pc, #68]	; (8025c44 <SDOS_SdoInfoInd+0x320>)
 8025c00:	220d      	movs	r2, #13
 8025c02:	f002 fbb7 	bl	8028374 <memcpy>
                            size = 12 + SIZEOF_SDOINFO + SIZEOF(TSDOINFOENTRY); // 12: Length of "SubIndex 000"
 8025c06:	231c      	movs	r3, #28
 8025c08:	847b      	strh	r3, [r7, #34]	; 0x22
 8025c0a:	e02b      	b.n	8025c64 <SDOS_SdoInfoInd+0x340>
                        else
                        {
                            /* the mailbox should be big enough that the maximum entry description
                            fits in the mailbox (the fragmentation is not done in the sample code),
                            so it will be checked only if the entry description fits */
                            size = OBJ_GetDesc(index, subindex, pObjEntry, NULL) + SIZEOF_SDOINFO + SIZEOF(TSDOINFOENTRY);
 8025c0c:	89ba      	ldrh	r2, [r7, #12]
 8025c0e:	7cfb      	ldrb	r3, [r7, #19]
 8025c10:	4610      	mov	r0, r2
 8025c12:	4619      	mov	r1, r3
 8025c14:	697a      	ldr	r2, [r7, #20]
 8025c16:	2300      	movs	r3, #0
 8025c18:	f7fe f84a 	bl	8023cb0 <OBJ_GetDesc>
 8025c1c:	4603      	mov	r3, r0
 8025c1e:	3310      	adds	r3, #16
 8025c20:	847b      	strh	r3, [r7, #34]	; 0x22
                            if ( size > (u16SendMbxSize - MBX_HEADER_SIZE) )
 8025c22:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8025c24:	4b05      	ldr	r3, [pc, #20]	; (8025c3c <SDOS_SdoInfoInd+0x318>)
 8025c26:	881b      	ldrh	r3, [r3, #0]
 8025c28:	3b06      	subs	r3, #6
 8025c2a:	429a      	cmp	r2, r3
 8025c2c:	d90c      	bls.n	8025c48 <SDOS_SdoInfoInd+0x324>
                            {
                                /* size of the object description does not fit in the mailbox,
                                the object description will be sent without the name */
                                size =  SIZEOF_SDOINFO + SIZEOF(TSDOINFOENTRY);
 8025c2e:	2310      	movs	r3, #16
 8025c30:	847b      	strh	r3, [r7, #34]	; 0x22
 8025c32:	e017      	b.n	8025c64 <SDOS_SdoInfoInd+0x340>
 8025c34:	1fff2918 	.word	0x1fff2918
 8025c38:	1fff2904 	.word	0x1fff2904
 8025c3c:	1fff2838 	.word	0x1fff2838
 8025c40:	1fff28e4 	.word	0x1fff28e4
 8025c44:	1fff1398 	.word	0x1fff1398
                            }
                            else
                            {
                                /* object description fits in the mailbox, get the name of the entry */
                                size = OBJ_GetDesc(index, subindex, pObjEntry, ((UINT16 MBXMEM *) &(&pSdoInfoInd->SdoHeader.Data.Entry.Res)[1])) + SIZEOF_SDOINFO + SIZEOF(TSDOINFOENTRY);
 8025c48:	89b9      	ldrh	r1, [r7, #12]
 8025c4a:	687b      	ldr	r3, [r7, #4]
 8025c4c:	3310      	adds	r3, #16
 8025c4e:	3306      	adds	r3, #6
 8025c50:	7cfa      	ldrb	r2, [r7, #19]
 8025c52:	4608      	mov	r0, r1
 8025c54:	4611      	mov	r1, r2
 8025c56:	697a      	ldr	r2, [r7, #20]
 8025c58:	f7fe f82a 	bl	8023cb0 <OBJ_GetDesc>
 8025c5c:	4603      	mov	r3, r0
 8025c5e:	3310      	adds	r3, #16
 8025c60:	847b      	strh	r3, [r7, #34]	; 0x22
 8025c62:	e002      	b.n	8025c6a <SDOS_SdoInfoInd+0x346>
 8025c64:	e001      	b.n	8025c6a <SDOS_SdoInfoInd+0x346>
                            }
                        }
                    }
                    else
                        abort = ABORTIDX_SUBINDEX_NOT_EXISTING;
 8025c66:	2311      	movs	r3, #17
 8025c68:	73fb      	strb	r3, [r7, #15]
                }

                if ( abort == 0 )
 8025c6a:	7bfb      	ldrb	r3, [r7, #15]
 8025c6c:	2b00      	cmp	r3, #0
 8025c6e:	d118      	bne.n	8025ca2 <SDOS_SdoInfoInd+0x37e>
                {
                    {
                        /* for the object and entry description the sample code does not support the fragmentation,
                        the mailbox has to be big enough */
                        pSdoInfoInd->SdoHeader.FragmentsLeft = 0;
 8025c70:	687b      	ldr	r3, [r7, #4]
 8025c72:	2200      	movs	r2, #0
 8025c74:	815a      	strh	r2, [r3, #10]
                        /* store the size of the mailbox data in the mailbox buffer */
                        pSdoInfoInd->MbxHeader.Length = size;
 8025c76:	687b      	ldr	r3, [r7, #4]
 8025c78:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8025c7a:	801a      	strh	r2, [r3, #0]
                        /* set the opCode of the SDO Information response */
                        pSdoInfoInd->SdoHeader.InfoHead &= ~INFOHEAD_OPCODE_MASK;
 8025c7c:	687b      	ldr	r3, [r7, #4]
 8025c7e:	891b      	ldrh	r3, [r3, #8]
 8025c80:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8025c84:	b29a      	uxth	r2, r3
 8025c86:	687b      	ldr	r3, [r7, #4]
 8025c88:	811a      	strh	r2, [r3, #8]
                        pSdoInfoInd->SdoHeader.InfoHead |= (UINT16)((opCode + 1) << INFOHEAD_OPCODE_SHIFT);
 8025c8a:	687b      	ldr	r3, [r7, #4]
 8025c8c:	891a      	ldrh	r2, [r3, #8]
 8025c8e:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8025c92:	b29b      	uxth	r3, r3
 8025c94:	3301      	adds	r3, #1
 8025c96:	b29b      	uxth	r3, r3
 8025c98:	4313      	orrs	r3, r2
 8025c9a:	b29a      	uxth	r2, r3
 8025c9c:	687b      	ldr	r3, [r7, #4]
 8025c9e:	811a      	strh	r2, [r3, #8]
 8025ca0:	e003      	b.n	8025caa <SDOS_SdoInfoInd+0x386>
 8025ca2:	e002      	b.n	8025caa <SDOS_SdoInfoInd+0x386>
                    }
                }
            }
            else
                abort = ABORTIDX_OBJECT_NOT_EXISTING;
 8025ca4:	2308      	movs	r3, #8
 8025ca6:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8025ca8:	e002      	b.n	8025cb0 <SDOS_SdoInfoInd+0x38c>
 8025caa:	e001      	b.n	8025cb0 <SDOS_SdoInfoInd+0x38c>
    default:
        abort = ABORTIDX_COMMAND_SPECIFIER_UNKNOWN;
 8025cac:	2303      	movs	r3, #3
 8025cae:	73fb      	strb	r3, [r7, #15]
    }

    if ( abort )
 8025cb0:	7bfb      	ldrb	r3, [r7, #15]
 8025cb2:	2b00      	cmp	r3, #0
 8025cb4:	d01d      	beq.n	8025cf2 <SDOS_SdoInfoInd+0x3ce>
    {
        /* send a SDO Information Error response */
        pSdoInfoInd->MbxHeader.Length = SIZEOF_SDOINFOERRORSTRUCT;
 8025cb6:	687b      	ldr	r3, [r7, #4]
 8025cb8:	220a      	movs	r2, #10
 8025cba:	801a      	strh	r2, [r3, #0]

        pSdoInfoInd->SdoHeader.InfoHead &= ~INFOHEAD_OPCODE_MASK;
 8025cbc:	687b      	ldr	r3, [r7, #4]
 8025cbe:	891b      	ldrh	r3, [r3, #8]
 8025cc0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8025cc4:	b29a      	uxth	r2, r3
 8025cc6:	687b      	ldr	r3, [r7, #4]
 8025cc8:	811a      	strh	r2, [r3, #8]
        pSdoInfoInd->SdoHeader.InfoHead |= (UINT16) ((SDOINFOSERVICE_ERROR_Q) << INFOHEAD_OPCODE_SHIFT);
 8025cca:	687b      	ldr	r3, [r7, #4]
 8025ccc:	891b      	ldrh	r3, [r3, #8]
 8025cce:	f043 0307 	orr.w	r3, r3, #7
 8025cd2:	b29a      	uxth	r2, r3
 8025cd4:	687b      	ldr	r3, [r7, #4]
 8025cd6:	811a      	strh	r2, [r3, #8]

        pSdoInfoInd->SdoHeader.FragmentsLeft = 0;
 8025cd8:	687b      	ldr	r3, [r7, #4]
 8025cda:	2200      	movs	r2, #0
 8025cdc:	815a      	strh	r2, [r3, #10]
        pSdoInfoInd->SdoHeader.Data.Error.ErrorCode = SWAPDWORD(cAbortCode[abort]);
 8025cde:	7bfb      	ldrb	r3, [r7, #15]
 8025ce0:	461a      	mov	r2, r3
 8025ce2:	4b0c      	ldr	r3, [pc, #48]	; (8025d14 <SDOS_SdoInfoInd+0x3f0>)
 8025ce4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8025ce8:	687b      	ldr	r3, [r7, #4]
 8025cea:	60da      	str	r2, [r3, #12]

        nSdoInfoFragmentsLeft = 0;
 8025cec:	4b0a      	ldr	r3, [pc, #40]	; (8025d18 <SDOS_SdoInfoInd+0x3f4>)
 8025cee:	2200      	movs	r2, #0
 8025cf0:	801a      	strh	r2, [r3, #0]
    }

    if (MBX_MailboxSendReq((TMBX MBXMEM *) pSdoInfoInd, flags) != 0)
 8025cf2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8025cf6:	6878      	ldr	r0, [r7, #4]
 8025cf8:	4619      	mov	r1, r3
 8025cfa:	f7fd fc6b 	bl	80235d4 <MBX_MailboxSendReq>
 8025cfe:	4603      	mov	r3, r0
 8025d00:	2b00      	cmp	r3, #0
 8025d02:	d002      	beq.n	8025d0a <SDOS_SdoInfoInd+0x3e6>
    {
        /* if the mailbox response could not be sent (or stored), the response will be
           stored in the variable pCoeSendStored and will be sent automatically
            from the mailbox handler (COE_ContinueInd) when the send mailbox will be read
            the next time from the master */
        pCoeSendStored = (TMBX MBXMEM *) pSdoInfoInd;
 8025d04:	4a05      	ldr	r2, [pc, #20]	; (8025d1c <SDOS_SdoInfoInd+0x3f8>)
 8025d06:	687b      	ldr	r3, [r7, #4]
 8025d08:	6013      	str	r3, [r2, #0]
    }

    return 0;
 8025d0a:	2300      	movs	r3, #0
}
 8025d0c:	4618      	mov	r0, r3
 8025d0e:	3734      	adds	r7, #52	; 0x34
 8025d10:	46bd      	mov	sp, r7
 8025d12:	bd90      	pop	{r4, r7, pc}
 8025d14:	08028d8c 	.word	0x08028d8c
 8025d18:	1fff2904 	.word	0x1fff2904
 8025d1c:	1fff2570 	.word	0x1fff2570

08025d20 <XMC_ERU_Enable>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 ********************************************************************************************************************/
/* Enable the clock and De-assert the ERU module from the reset state. */
void XMC_ERU_Enable(XMC_ERU_t *const eru)
{
 8025d20:	b580      	push	{r7, lr}
 8025d22:	b082      	sub	sp, #8
 8025d24:	af00      	add	r7, sp, #0
 8025d26:	6078      	str	r0, [r7, #4]
#if defined(XMC_ERU1)
  if (eru == XMC_ERU1)
 8025d28:	687b      	ldr	r3, [r7, #4]
 8025d2a:	4a07      	ldr	r2, [pc, #28]	; (8025d48 <XMC_ERU_Enable+0x28>)
 8025d2c:	4293      	cmp	r3, r2
 8025d2e:	d107      	bne.n	8025d40 <XMC_ERU_Enable+0x20>
  {
#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_ERU1);
 8025d30:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8025d34:	f000 fb96 	bl	8026464 <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_ERU1);
 8025d38:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8025d3c:	f000 fa1e 	bl	802617c <XMC_SCU_RESET_DeassertPeripheralReset>
  }
#else
  XMC_UNUSED_ARG(eru);
  #endif
}
 8025d40:	3708      	adds	r7, #8
 8025d42:	46bd      	mov	sp, r7
 8025d44:	bd80      	pop	{r7, pc}
 8025d46:	bf00      	nop
 8025d48:	40044000 	.word	0x40044000

08025d4c <XMC_FLASH_lEnterPageModeCommand>:

/*
 * Command to program the PFLASH in to page mode, so that assembly buffer is used 
 */
void XMC_FLASH_lEnterPageModeCommand(void)
{
 8025d4c:	b480      	push	{r7}
 8025d4e:	b083      	sub	sp, #12
 8025d50:	af00      	add	r7, sp, #0
  volatile uint32_t *address;

  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0x5554U);
 8025d52:	4b05      	ldr	r3, [pc, #20]	; (8025d68 <XMC_FLASH_lEnterPageModeCommand+0x1c>)
 8025d54:	607b      	str	r3, [r7, #4]
  *address = (uint32_t)0x50U;
 8025d56:	687b      	ldr	r3, [r7, #4]
 8025d58:	2250      	movs	r2, #80	; 0x50
 8025d5a:	601a      	str	r2, [r3, #0]
}
 8025d5c:	370c      	adds	r7, #12
 8025d5e:	46bd      	mov	sp, r7
 8025d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025d64:	4770      	bx	lr
 8025d66:	bf00      	nop
 8025d68:	0c005554 	.word	0x0c005554

08025d6c <XMC_FLASH_lLoadPageCommand>:

/*
 * Command to load the data into the page assembly buffer 
 */
void XMC_FLASH_lLoadPageCommand(uint32_t low_word, uint32_t high_word)
{
 8025d6c:	b480      	push	{r7}
 8025d6e:	b085      	sub	sp, #20
 8025d70:	af00      	add	r7, sp, #0
 8025d72:	6078      	str	r0, [r7, #4]
 8025d74:	6039      	str	r1, [r7, #0]
  volatile uint32_t *address;

  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0x55f0U);
 8025d76:	4b07      	ldr	r3, [pc, #28]	; (8025d94 <XMC_FLASH_lLoadPageCommand+0x28>)
 8025d78:	60fb      	str	r3, [r7, #12]
  *address = low_word;
 8025d7a:	68fb      	ldr	r3, [r7, #12]
 8025d7c:	687a      	ldr	r2, [r7, #4]
 8025d7e:	601a      	str	r2, [r3, #0]
  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0x55f4U);
 8025d80:	4b05      	ldr	r3, [pc, #20]	; (8025d98 <XMC_FLASH_lLoadPageCommand+0x2c>)
 8025d82:	60fb      	str	r3, [r7, #12]
  *address = high_word;
 8025d84:	68fb      	ldr	r3, [r7, #12]
 8025d86:	683a      	ldr	r2, [r7, #0]
 8025d88:	601a      	str	r2, [r3, #0]
}
 8025d8a:	3714      	adds	r7, #20
 8025d8c:	46bd      	mov	sp, r7
 8025d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025d92:	4770      	bx	lr
 8025d94:	0c0055f0 	.word	0x0c0055f0
 8025d98:	0c0055f4 	.word	0x0c0055f4

08025d9c <XMC_FLASH_lWritePageCommand>:

/*
 * Command to start the programming of one page with data from the assembly buffer
 */
void XMC_FLASH_lWritePageCommand(uint32_t *page_start_address)
{
 8025d9c:	b480      	push	{r7}
 8025d9e:	b085      	sub	sp, #20
 8025da0:	af00      	add	r7, sp, #0
 8025da2:	6078      	str	r0, [r7, #4]
  volatile uint32_t *address;

  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0x5554U);
 8025da4:	4b0c      	ldr	r3, [pc, #48]	; (8025dd8 <XMC_FLASH_lWritePageCommand+0x3c>)
 8025da6:	60fb      	str	r3, [r7, #12]
  *address = 0xaaU;
 8025da8:	68fb      	ldr	r3, [r7, #12]
 8025daa:	22aa      	movs	r2, #170	; 0xaa
 8025dac:	601a      	str	r2, [r3, #0]
  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0xaaa8U);
 8025dae:	4b0b      	ldr	r3, [pc, #44]	; (8025ddc <XMC_FLASH_lWritePageCommand+0x40>)
 8025db0:	60fb      	str	r3, [r7, #12]
  *address = 0x55U;
 8025db2:	68fb      	ldr	r3, [r7, #12]
 8025db4:	2255      	movs	r2, #85	; 0x55
 8025db6:	601a      	str	r2, [r3, #0]
  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0x5554U);
 8025db8:	4b07      	ldr	r3, [pc, #28]	; (8025dd8 <XMC_FLASH_lWritePageCommand+0x3c>)
 8025dba:	60fb      	str	r3, [r7, #12]
  *address = 0xa0U;
 8025dbc:	68fb      	ldr	r3, [r7, #12]
 8025dbe:	22a0      	movs	r2, #160	; 0xa0
 8025dc0:	601a      	str	r2, [r3, #0]
  address = page_start_address;
 8025dc2:	687b      	ldr	r3, [r7, #4]
 8025dc4:	60fb      	str	r3, [r7, #12]
  *address = 0xaaU;
 8025dc6:	68fb      	ldr	r3, [r7, #12]
 8025dc8:	22aa      	movs	r2, #170	; 0xaa
 8025dca:	601a      	str	r2, [r3, #0]
}
 8025dcc:	3714      	adds	r7, #20
 8025dce:	46bd      	mov	sp, r7
 8025dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025dd4:	4770      	bx	lr
 8025dd6:	bf00      	nop
 8025dd8:	0c005554 	.word	0x0c005554
 8025ddc:	0c00aaa8 	.word	0x0c00aaa8

08025de0 <XMC_FLASH_lEraseSectorCommand>:

/*
 * Command to erase sector which is starting with the specified address
 */
void XMC_FLASH_lEraseSectorCommand(uint32_t *sector_start_address)
{
 8025de0:	b480      	push	{r7}
 8025de2:	b085      	sub	sp, #20
 8025de4:	af00      	add	r7, sp, #0
 8025de6:	6078      	str	r0, [r7, #4]
  volatile uint32_t *address;

  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0x5554U);
 8025de8:	4b11      	ldr	r3, [pc, #68]	; (8025e30 <XMC_FLASH_lEraseSectorCommand+0x50>)
 8025dea:	60fb      	str	r3, [r7, #12]
  *address = 0xaaU;
 8025dec:	68fb      	ldr	r3, [r7, #12]
 8025dee:	22aa      	movs	r2, #170	; 0xaa
 8025df0:	601a      	str	r2, [r3, #0]
  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0xaaa8U);
 8025df2:	4b10      	ldr	r3, [pc, #64]	; (8025e34 <XMC_FLASH_lEraseSectorCommand+0x54>)
 8025df4:	60fb      	str	r3, [r7, #12]
  *address = 0x55U;
 8025df6:	68fb      	ldr	r3, [r7, #12]
 8025df8:	2255      	movs	r2, #85	; 0x55
 8025dfa:	601a      	str	r2, [r3, #0]
  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0x5554U);
 8025dfc:	4b0c      	ldr	r3, [pc, #48]	; (8025e30 <XMC_FLASH_lEraseSectorCommand+0x50>)
 8025dfe:	60fb      	str	r3, [r7, #12]
  *address = 0x80U;
 8025e00:	68fb      	ldr	r3, [r7, #12]
 8025e02:	2280      	movs	r2, #128	; 0x80
 8025e04:	601a      	str	r2, [r3, #0]
  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0x5554U);
 8025e06:	4b0a      	ldr	r3, [pc, #40]	; (8025e30 <XMC_FLASH_lEraseSectorCommand+0x50>)
 8025e08:	60fb      	str	r3, [r7, #12]
  *address = 0xaaU;
 8025e0a:	68fb      	ldr	r3, [r7, #12]
 8025e0c:	22aa      	movs	r2, #170	; 0xaa
 8025e0e:	601a      	str	r2, [r3, #0]
  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0xaaa8U);
 8025e10:	4b08      	ldr	r3, [pc, #32]	; (8025e34 <XMC_FLASH_lEraseSectorCommand+0x54>)
 8025e12:	60fb      	str	r3, [r7, #12]
  *address = 0x55U;
 8025e14:	68fb      	ldr	r3, [r7, #12]
 8025e16:	2255      	movs	r2, #85	; 0x55
 8025e18:	601a      	str	r2, [r3, #0]
  address = sector_start_address;
 8025e1a:	687b      	ldr	r3, [r7, #4]
 8025e1c:	60fb      	str	r3, [r7, #12]
  *address = 0x30U;
 8025e1e:	68fb      	ldr	r3, [r7, #12]
 8025e20:	2230      	movs	r2, #48	; 0x30
 8025e22:	601a      	str	r2, [r3, #0]
}
 8025e24:	3714      	adds	r7, #20
 8025e26:	46bd      	mov	sp, r7
 8025e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025e2c:	4770      	bx	lr
 8025e2e:	bf00      	nop
 8025e30:	0c005554 	.word	0x0c005554
 8025e34:	0c00aaa8 	.word	0x0c00aaa8

08025e38 <XMC_FLASH_lClearStatusCommand>:

/*
 * Command to clear FSR.PROG and FSR.ERASE and the error flags in FSR such as PFOPER, SQER, PROER, PFDBER, ORIER, VER
 */
void XMC_FLASH_lClearStatusCommand(void)
{
 8025e38:	b480      	push	{r7}
 8025e3a:	b083      	sub	sp, #12
 8025e3c:	af00      	add	r7, sp, #0
  volatile uint32_t *address;

  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0x5554U);
 8025e3e:	4b05      	ldr	r3, [pc, #20]	; (8025e54 <XMC_FLASH_lClearStatusCommand+0x1c>)
 8025e40:	607b      	str	r3, [r7, #4]
  *address = 0xf5U;
 8025e42:	687b      	ldr	r3, [r7, #4]
 8025e44:	22f5      	movs	r2, #245	; 0xf5
 8025e46:	601a      	str	r2, [r3, #0]
}
 8025e48:	370c      	adds	r7, #12
 8025e4a:	46bd      	mov	sp, r7
 8025e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025e50:	4770      	bx	lr
 8025e52:	bf00      	nop
 8025e54:	0c005554 	.word	0x0c005554

08025e58 <XMC_FLASH_ClearStatus>:

 /*
 * This API shall clear Program, erase and error flags(PFOPER, SQER, PROER, PFDBER, ORIER, VER) of FSR register.
 */
void XMC_FLASH_ClearStatus(void)
{
 8025e58:	b580      	push	{r7, lr}
 8025e5a:	af00      	add	r7, sp, #0
  XMC_FLASH_lClearStatusCommand();
 8025e5c:	f7ff ffec 	bl	8025e38 <XMC_FLASH_lClearStatusCommand>
}
 8025e60:	bd80      	pop	{r7, pc}
 8025e62:	bf00      	nop

08025e64 <XMC_FLASH_GetStatus>:

/*
 * This API returns the FSR register value
 */
uint32_t XMC_FLASH_GetStatus(void)
{
 8025e64:	b480      	push	{r7}
 8025e66:	af00      	add	r7, sp, #0
  return FLASH0->FSR;
 8025e68:	4b04      	ldr	r3, [pc, #16]	; (8025e7c <XMC_FLASH_GetStatus+0x18>)
 8025e6a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8025e6e:	3310      	adds	r3, #16
 8025e70:	681b      	ldr	r3, [r3, #0]
}
 8025e72:	4618      	mov	r0, r3
 8025e74:	46bd      	mov	sp, r7
 8025e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025e7a:	4770      	bx	lr
 8025e7c:	58001000 	.word	0x58001000

08025e80 <XMC_FLASH_ProgramPage>:

/*
 * This API write the PFLASH page
 */
void XMC_FLASH_ProgramPage(uint32_t *address, const uint32_t *data)
{
 8025e80:	b580      	push	{r7, lr}
 8025e82:	b084      	sub	sp, #16
 8025e84:	af00      	add	r7, sp, #0
 8025e86:	6078      	str	r0, [r7, #4]
 8025e88:	6039      	str	r1, [r7, #0]
  uint32_t idx;

  XMC_FLASH_lClearStatusCommand();  
 8025e8a:	f7ff ffd5 	bl	8025e38 <XMC_FLASH_lClearStatusCommand>
  XMC_FLASH_lEnterPageModeCommand();
 8025e8e:	f7ff ff5d 	bl	8025d4c <XMC_FLASH_lEnterPageModeCommand>

  for (idx = 0U; idx < XMC_FLASH_WORDS_PER_PAGE; idx += 2U)
 8025e92:	2300      	movs	r3, #0
 8025e94:	60fb      	str	r3, [r7, #12]
 8025e96:	e011      	b.n	8025ebc <XMC_FLASH_ProgramPage+0x3c>
  {
    XMC_FLASH_lLoadPageCommand(data[idx], data[idx + 1U]);
 8025e98:	68fb      	ldr	r3, [r7, #12]
 8025e9a:	009b      	lsls	r3, r3, #2
 8025e9c:	683a      	ldr	r2, [r7, #0]
 8025e9e:	4413      	add	r3, r2
 8025ea0:	6819      	ldr	r1, [r3, #0]
 8025ea2:	68fb      	ldr	r3, [r7, #12]
 8025ea4:	3301      	adds	r3, #1
 8025ea6:	009b      	lsls	r3, r3, #2
 8025ea8:	683a      	ldr	r2, [r7, #0]
 8025eaa:	4413      	add	r3, r2
 8025eac:	681b      	ldr	r3, [r3, #0]
 8025eae:	4608      	mov	r0, r1
 8025eb0:	4619      	mov	r1, r3
 8025eb2:	f7ff ff5b 	bl	8025d6c <XMC_FLASH_lLoadPageCommand>
  uint32_t idx;

  XMC_FLASH_lClearStatusCommand();  
  XMC_FLASH_lEnterPageModeCommand();

  for (idx = 0U; idx < XMC_FLASH_WORDS_PER_PAGE; idx += 2U)
 8025eb6:	68fb      	ldr	r3, [r7, #12]
 8025eb8:	3302      	adds	r3, #2
 8025eba:	60fb      	str	r3, [r7, #12]
 8025ebc:	68fb      	ldr	r3, [r7, #12]
 8025ebe:	2b3f      	cmp	r3, #63	; 0x3f
 8025ec0:	d9ea      	bls.n	8025e98 <XMC_FLASH_ProgramPage+0x18>
  {
    XMC_FLASH_lLoadPageCommand(data[idx], data[idx + 1U]);
  }

  XMC_FLASH_lWritePageCommand(address);    
 8025ec2:	6878      	ldr	r0, [r7, #4]
 8025ec4:	f7ff ff6a 	bl	8025d9c <XMC_FLASH_lWritePageCommand>

  /* wait until the operation is completed */
  while ((FLASH0->FSR & (uint32_t)FLASH_FSR_PBUSY_Msk) != 0U){}
 8025ec8:	bf00      	nop
 8025eca:	4b06      	ldr	r3, [pc, #24]	; (8025ee4 <XMC_FLASH_ProgramPage+0x64>)
 8025ecc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8025ed0:	3310      	adds	r3, #16
 8025ed2:	681b      	ldr	r3, [r3, #0]
 8025ed4:	f003 0301 	and.w	r3, r3, #1
 8025ed8:	2b00      	cmp	r3, #0
 8025eda:	d1f6      	bne.n	8025eca <XMC_FLASH_ProgramPage+0x4a>
}
 8025edc:	3710      	adds	r7, #16
 8025ede:	46bd      	mov	sp, r7
 8025ee0:	bd80      	pop	{r7, pc}
 8025ee2:	bf00      	nop
 8025ee4:	58001000 	.word	0x58001000

08025ee8 <XMC_FLASH_EraseSector>:

/*
 * This API erase the logical sector
 */
void XMC_FLASH_EraseSector(uint32_t *address)
{
 8025ee8:	b580      	push	{r7, lr}
 8025eea:	b082      	sub	sp, #8
 8025eec:	af00      	add	r7, sp, #0
 8025eee:	6078      	str	r0, [r7, #4]
  XMC_FLASH_lClearStatusCommand();
 8025ef0:	f7ff ffa2 	bl	8025e38 <XMC_FLASH_lClearStatusCommand>
  XMC_FLASH_lEraseSectorCommand(address);
 8025ef4:	6878      	ldr	r0, [r7, #4]
 8025ef6:	f7ff ff73 	bl	8025de0 <XMC_FLASH_lEraseSectorCommand>

  /* wait until the operation is completed */
  while ((FLASH0->FSR & (uint32_t)FLASH_FSR_PBUSY_Msk) != 0U){}
 8025efa:	bf00      	nop
 8025efc:	4b05      	ldr	r3, [pc, #20]	; (8025f14 <XMC_FLASH_EraseSector+0x2c>)
 8025efe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8025f02:	3310      	adds	r3, #16
 8025f04:	681b      	ldr	r3, [r3, #0]
 8025f06:	f003 0301 	and.w	r3, r3, #1
 8025f0a:	2b00      	cmp	r3, #0
 8025f0c:	d1f6      	bne.n	8025efc <XMC_FLASH_EraseSector+0x14>
}
 8025f0e:	3708      	adds	r7, #8
 8025f10:	46bd      	mov	sp, r7
 8025f12:	bd80      	pop	{r7, pc}
 8025f14:	58001000 	.word	0x58001000

08025f18 <XMC_GPIO_Init>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_Init(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_CONFIG_t *const config)
{
 8025f18:	b480      	push	{r7}
 8025f1a:	b085      	sub	sp, #20
 8025f1c:	af00      	add	r7, sp, #0
 8025f1e:	60f8      	str	r0, [r7, #12]
 8025f20:	460b      	mov	r3, r1
 8025f22:	607a      	str	r2, [r7, #4]
 8025f24:	72fb      	strb	r3, [r7, #11]
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid mode", XMC_GPIO_IsModeValid(config->mode));
 
  /* Switch to input */
  port->IOCR[pin >> 2U] &= (uint32_t)~(PORT_IOCR_PC_Msk << (PORT_IOCR_PC_Size * (pin & 0x3U)));
 8025f26:	7afb      	ldrb	r3, [r7, #11]
 8025f28:	089b      	lsrs	r3, r3, #2
 8025f2a:	b2db      	uxtb	r3, r3
 8025f2c:	4618      	mov	r0, r3
 8025f2e:	7afb      	ldrb	r3, [r7, #11]
 8025f30:	089b      	lsrs	r3, r3, #2
 8025f32:	b2db      	uxtb	r3, r3
 8025f34:	461a      	mov	r2, r3
 8025f36:	68fb      	ldr	r3, [r7, #12]
 8025f38:	3204      	adds	r2, #4
 8025f3a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8025f3e:	7afb      	ldrb	r3, [r7, #11]
 8025f40:	f003 0303 	and.w	r3, r3, #3
 8025f44:	00db      	lsls	r3, r3, #3
 8025f46:	4619      	mov	r1, r3
 8025f48:	23f8      	movs	r3, #248	; 0xf8
 8025f4a:	408b      	lsls	r3, r1
 8025f4c:	43db      	mvns	r3, r3
 8025f4e:	ea02 0103 	and.w	r1, r2, r3
 8025f52:	68fb      	ldr	r3, [r7, #12]
 8025f54:	1d02      	adds	r2, r0, #4
 8025f56:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* HW port control is disabled */
  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 8025f5a:	68fb      	ldr	r3, [r7, #12]
 8025f5c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8025f5e:	7afb      	ldrb	r3, [r7, #11]
 8025f60:	005b      	lsls	r3, r3, #1
 8025f62:	4619      	mov	r1, r3
 8025f64:	2303      	movs	r3, #3
 8025f66:	408b      	lsls	r3, r1
 8025f68:	43db      	mvns	r3, r3
 8025f6a:	401a      	ands	r2, r3
 8025f6c:	68fb      	ldr	r3, [r7, #12]
 8025f6e:	675a      	str	r2, [r3, #116]	; 0x74


  /* Enable digital input */
  if (XMC_GPIO_CHECK_ANALOG_PORT(port))
 8025f70:	68fb      	ldr	r3, [r7, #12]
 8025f72:	4a37      	ldr	r2, [pc, #220]	; (8026050 <XMC_GPIO_Init+0x138>)
 8025f74:	4293      	cmp	r3, r2
 8025f76:	d003      	beq.n	8025f80 <XMC_GPIO_Init+0x68>
 8025f78:	68fb      	ldr	r3, [r7, #12]
 8025f7a:	4a36      	ldr	r2, [pc, #216]	; (8026054 <XMC_GPIO_Init+0x13c>)
 8025f7c:	4293      	cmp	r3, r2
 8025f7e:	d10a      	bne.n	8025f96 <XMC_GPIO_Init+0x7e>
  {
    port->PDISC &= ~(uint32_t)((uint32_t)0x1U << pin);
 8025f80:	68fb      	ldr	r3, [r7, #12]
 8025f82:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8025f84:	7afb      	ldrb	r3, [r7, #11]
 8025f86:	2101      	movs	r1, #1
 8025f88:	fa01 f303 	lsl.w	r3, r1, r3
 8025f8c:	43db      	mvns	r3, r3
 8025f8e:	401a      	ands	r2, r3
 8025f90:	68fb      	ldr	r3, [r7, #12]
 8025f92:	661a      	str	r2, [r3, #96]	; 0x60
 8025f94:	e03c      	b.n	8026010 <XMC_GPIO_Init+0xf8>
  }
  else
  {
    /* Set output level */
    port->OMR = (uint32_t)config->output_level << pin;
 8025f96:	687b      	ldr	r3, [r7, #4]
 8025f98:	685a      	ldr	r2, [r3, #4]
 8025f9a:	7afb      	ldrb	r3, [r7, #11]
 8025f9c:	409a      	lsls	r2, r3
 8025f9e:	68fb      	ldr	r3, [r7, #12]
 8025fa0:	605a      	str	r2, [r3, #4]

    /* Set output driver strength */
    port->PDR[pin >> 3U] &= (uint32_t)~(PORT_PDR_Msk << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U)));
 8025fa2:	7afb      	ldrb	r3, [r7, #11]
 8025fa4:	08db      	lsrs	r3, r3, #3
 8025fa6:	b2db      	uxtb	r3, r3
 8025fa8:	4618      	mov	r0, r3
 8025faa:	7afb      	ldrb	r3, [r7, #11]
 8025fac:	08db      	lsrs	r3, r3, #3
 8025fae:	b2db      	uxtb	r3, r3
 8025fb0:	461a      	mov	r2, r3
 8025fb2:	68fb      	ldr	r3, [r7, #12]
 8025fb4:	3210      	adds	r2, #16
 8025fb6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8025fba:	7afb      	ldrb	r3, [r7, #11]
 8025fbc:	f003 0307 	and.w	r3, r3, #7
 8025fc0:	009b      	lsls	r3, r3, #2
 8025fc2:	4619      	mov	r1, r3
 8025fc4:	2307      	movs	r3, #7
 8025fc6:	408b      	lsls	r3, r1
 8025fc8:	43db      	mvns	r3, r3
 8025fca:	ea02 0103 	and.w	r1, r2, r3
 8025fce:	68fb      	ldr	r3, [r7, #12]
 8025fd0:	f100 0210 	add.w	r2, r0, #16
 8025fd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    port->PDR[pin >> 3U] |= (uint32_t)config->output_strength << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U));
 8025fd8:	7afb      	ldrb	r3, [r7, #11]
 8025fda:	08db      	lsrs	r3, r3, #3
 8025fdc:	b2db      	uxtb	r3, r3
 8025fde:	4618      	mov	r0, r3
 8025fe0:	7afb      	ldrb	r3, [r7, #11]
 8025fe2:	08db      	lsrs	r3, r3, #3
 8025fe4:	b2db      	uxtb	r3, r3
 8025fe6:	461a      	mov	r2, r3
 8025fe8:	68fb      	ldr	r3, [r7, #12]
 8025fea:	3210      	adds	r2, #16
 8025fec:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8025ff0:	687b      	ldr	r3, [r7, #4]
 8025ff2:	7a1b      	ldrb	r3, [r3, #8]
 8025ff4:	4619      	mov	r1, r3
 8025ff6:	7afb      	ldrb	r3, [r7, #11]
 8025ff8:	f003 0307 	and.w	r3, r3, #7
 8025ffc:	009b      	lsls	r3, r3, #2
 8025ffe:	fa01 f303 	lsl.w	r3, r1, r3
 8026002:	ea42 0103 	orr.w	r1, r2, r3
 8026006:	68fb      	ldr	r3, [r7, #12]
 8026008:	f100 0210 	add.w	r2, r0, #16
 802600c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  /* Set mode */
  port->IOCR[pin >> 2U] |= (uint32_t)config->mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
 8026010:	7afb      	ldrb	r3, [r7, #11]
 8026012:	089b      	lsrs	r3, r3, #2
 8026014:	b2db      	uxtb	r3, r3
 8026016:	4618      	mov	r0, r3
 8026018:	7afb      	ldrb	r3, [r7, #11]
 802601a:	089b      	lsrs	r3, r3, #2
 802601c:	b2db      	uxtb	r3, r3
 802601e:	461a      	mov	r2, r3
 8026020:	68fb      	ldr	r3, [r7, #12]
 8026022:	3204      	adds	r2, #4
 8026024:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8026028:	687b      	ldr	r3, [r7, #4]
 802602a:	781b      	ldrb	r3, [r3, #0]
 802602c:	4619      	mov	r1, r3
 802602e:	7afb      	ldrb	r3, [r7, #11]
 8026030:	f003 0303 	and.w	r3, r3, #3
 8026034:	00db      	lsls	r3, r3, #3
 8026036:	fa01 f303 	lsl.w	r3, r1, r3
 802603a:	ea42 0103 	orr.w	r1, r2, r3
 802603e:	68fb      	ldr	r3, [r7, #12]
 8026040:	1d02      	adds	r2, r0, #4
 8026042:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8026046:	3714      	adds	r7, #20
 8026048:	46bd      	mov	sp, r7
 802604a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802604e:	4770      	bx	lr
 8026050:	48028e00 	.word	0x48028e00
 8026054:	48028f00 	.word	0x48028f00

08026058 <XMC_SCU_lDelay>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 ********************************************************************************************************************/
/* This is a local function used to generate the delay until register get updated with new configured value.  */
void XMC_SCU_lDelay(uint32_t delay)
{
 8026058:	b580      	push	{r7, lr}
 802605a:	b084      	sub	sp, #16
 802605c:	af00      	add	r7, sp, #0
 802605e:	6078      	str	r0, [r7, #4]
  uint32_t i;

  SystemCoreClockUpdate();
 8026060:	f7f9 ffde 	bl	8020020 <SystemCoreClockUpdate>
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 8026064:	4b0b      	ldr	r3, [pc, #44]	; (8026094 <XMC_SCU_lDelay+0x3c>)
 8026066:	681b      	ldr	r3, [r3, #0]
 8026068:	4a0b      	ldr	r2, [pc, #44]	; (8026098 <XMC_SCU_lDelay+0x40>)
 802606a:	fba2 2303 	umull	r2, r3, r2, r3
 802606e:	0c9a      	lsrs	r2, r3, #18
 8026070:	687b      	ldr	r3, [r7, #4]
 8026072:	fb02 f303 	mul.w	r3, r2, r3
 8026076:	607b      	str	r3, [r7, #4]

  for (i = 0U; i < delay; ++i)
 8026078:	2300      	movs	r3, #0
 802607a:	60fb      	str	r3, [r7, #12]
 802607c:	e003      	b.n	8026086 <XMC_SCU_lDelay+0x2e>
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 802607e:	bf00      	nop
 8026080:	68fb      	ldr	r3, [r7, #12]
 8026082:	3301      	adds	r3, #1
 8026084:	60fb      	str	r3, [r7, #12]
 8026086:	68fa      	ldr	r2, [r7, #12]
 8026088:	687b      	ldr	r3, [r7, #4]
 802608a:	429a      	cmp	r2, r3
 802608c:	d3f7      	bcc.n	802607e <XMC_SCU_lDelay+0x26>
  {
    __NOP();
  }
}
 802608e:	3710      	adds	r7, #16
 8026090:	46bd      	mov	sp, r7
 8026092:	bd80      	pop	{r7, pc}
 8026094:	2000ffc0 	.word	0x2000ffc0
 8026098:	431bde83 	.word	0x431bde83

0802609c <XMC_SCU_CLOCK_Init>:
  return (SCU_GENERAL->RMDATA);
}

/* API to initialize the clock tree */
void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config)
{
 802609c:	b5b0      	push	{r4, r5, r7, lr}
 802609e:	b084      	sub	sp, #16
 80260a0:	af02      	add	r7, sp, #8
 80260a2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("", ((config->fstdby_clksrc == XMC_SCU_HIB_STDBYCLKSRC_OSCULP) && (config->enable_osculp == true)) ||
                 (config->fstdby_clksrc != XMC_SCU_HIB_STDBYCLKSRC_OSCULP));
  XMC_ASSERT("", ((config->syspll_config.clksrc == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) &&
                 (config->enable_oschp == true)) || (config->syspll_config.clksrc != XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP));

  XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_OFI);
 80260a4:	2000      	movs	r0, #0
 80260a6:	f000 f8a9 	bl	80261fc <XMC_SCU_CLOCK_SetSystemClockSource>

  XMC_SCU_HIB_EnableHibernateDomain();
 80260aa:	f000 fa57 	bl	802655c <XMC_SCU_HIB_EnableHibernateDomain>
  if (config->enable_osculp == true)
 80260ae:	687b      	ldr	r3, [r7, #4]
 80260b0:	79db      	ldrb	r3, [r3, #7]
 80260b2:	2b00      	cmp	r3, #0
 80260b4:	d001      	beq.n	80260ba <XMC_SCU_CLOCK_Init+0x1e>
  {
    XMC_SCU_CLOCK_EnableLowPowerOscillator();
 80260b6:	f000 fa7d 	bl	80265b4 <XMC_SCU_CLOCK_EnableLowPowerOscillator>
  }
  XMC_SCU_HIB_SetStandbyClockSource(config->fstdby_clksrc);
 80260ba:	687b      	ldr	r3, [r7, #4]
 80260bc:	7a5b      	ldrb	r3, [r3, #9]
 80260be:	4618      	mov	r0, r3
 80260c0:	f000 f916 	bl	80262f0 <XMC_SCU_HIB_SetStandbyClockSource>

  XMC_SCU_CLOCK_SetBackupClockCalibrationMode(config->calibration_mode);
 80260c4:	687b      	ldr	r3, [r7, #4]
 80260c6:	7a1b      	ldrb	r3, [r3, #8]
 80260c8:	4618      	mov	r0, r3
 80260ca:	f000 fa21 	bl	8026510 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode>

  XMC_SCU_CLOCK_SetSystemClockDivider((uint32_t)config->fsys_clkdiv);
 80260ce:	687b      	ldr	r3, [r7, #4]
 80260d0:	7c1b      	ldrb	r3, [r3, #16]
 80260d2:	4618      	mov	r0, r3
 80260d4:	f000 f92a 	bl	802632c <XMC_SCU_CLOCK_SetSystemClockDivider>
  XMC_SCU_CLOCK_SetCpuClockDivider((uint32_t)config->fcpu_clkdiv);
 80260d8:	687b      	ldr	r3, [r7, #4]
 80260da:	7c5b      	ldrb	r3, [r3, #17]
 80260dc:	4618      	mov	r0, r3
 80260de:	f000 f94d 	bl	802637c <XMC_SCU_CLOCK_SetCpuClockDivider>
  XMC_SCU_CLOCK_SetCcuClockDivider((uint32_t)config->fccu_clkdiv);
 80260e2:	687b      	ldr	r3, [r7, #4]
 80260e4:	7c9b      	ldrb	r3, [r3, #18]
 80260e6:	4618      	mov	r0, r3
 80260e8:	f000 f934 	bl	8026354 <XMC_SCU_CLOCK_SetCcuClockDivider>
  XMC_SCU_CLOCK_SetPeripheralClockDivider((uint32_t)config->fperipheral_clkdiv);
 80260ec:	687b      	ldr	r3, [r7, #4]
 80260ee:	7cdb      	ldrb	r3, [r3, #19]
 80260f0:	4618      	mov	r0, r3
 80260f2:	f000 f957 	bl	80263a4 <XMC_SCU_CLOCK_SetPeripheralClockDivider>

  if (config->enable_oschp == true)
 80260f6:	687b      	ldr	r3, [r7, #4]
 80260f8:	799b      	ldrb	r3, [r3, #6]
 80260fa:	2b00      	cmp	r3, #0
 80260fc:	d001      	beq.n	8026102 <XMC_SCU_CLOCK_Init+0x66>
  {
    XMC_SCU_CLOCK_EnableHighPerformanceOscillator();
 80260fe:	f000 fa93 	bl	8026628 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator>
  }

  if (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_DISABLED)
 8026102:	687b      	ldr	r3, [r7, #4]
 8026104:	78db      	ldrb	r3, [r3, #3]
 8026106:	2b00      	cmp	r3, #0
 8026108:	d102      	bne.n	8026110 <XMC_SCU_CLOCK_Init+0x74>
  {
    XMC_SCU_CLOCK_DisableSystemPll();
 802610a:	f000 facd 	bl	80266a8 <XMC_SCU_CLOCK_DisableSystemPll>
 802610e:	e014      	b.n	802613a <XMC_SCU_CLOCK_Init+0x9e>
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
 8026110:	f000 faba 	bl	8026688 <XMC_SCU_CLOCK_EnableSystemPll>
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 8026114:	687b      	ldr	r3, [r7, #4]
 8026116:	8899      	ldrh	r1, [r3, #4]
 8026118:	687b      	ldr	r3, [r7, #4]
 802611a:	78da      	ldrb	r2, [r3, #3]
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
 802611c:	687b      	ldr	r3, [r7, #4]
 802611e:	785b      	ldrb	r3, [r3, #1]
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 8026120:	461d      	mov	r5, r3
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
                                 (uint32_t)config->syspll_config.n_div,
 8026122:	687b      	ldr	r3, [r7, #4]
 8026124:	781b      	ldrb	r3, [r3, #0]
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 8026126:	461c      	mov	r4, r3
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
                                 (uint32_t)config->syspll_config.n_div,
                                 (uint32_t)config->syspll_config.k_div);
 8026128:	687b      	ldr	r3, [r7, #4]
 802612a:	789b      	ldrb	r3, [r3, #2]
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 802612c:	9300      	str	r3, [sp, #0]
 802612e:	4608      	mov	r0, r1
 8026130:	4611      	mov	r1, r2
 8026132:	462a      	mov	r2, r5
 8026134:	4623      	mov	r3, r4
 8026136:	f000 fac7 	bl	80266c8 <XMC_SCU_CLOCK_StartSystemPll>
                                 (uint32_t)config->syspll_config.n_div,
                                 (uint32_t)config->syspll_config.k_div);
  }

  /* use SYSPLL? */
  if (config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_PLL)
 802613a:	687b      	ldr	r3, [r7, #4]
 802613c:	68db      	ldr	r3, [r3, #12]
 802613e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8026142:	d103      	bne.n	802614c <XMC_SCU_CLOCK_Init+0xb0>
  {
    XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_PLL);    
 8026144:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8026148:	f000 f858 	bl	80261fc <XMC_SCU_CLOCK_SetSystemClockSource>
  }
  SystemCoreClockUpdate();
 802614c:	f7f9 ff68 	bl	8020020 <SystemCoreClockUpdate>
}
 8026150:	3708      	adds	r7, #8
 8026152:	46bd      	mov	sp, r7
 8026154:	bdb0      	pop	{r4, r5, r7, pc}
 8026156:	bf00      	nop

08026158 <XMC_SCU_INTERRUPT_EnableNmiRequest>:
  SCU_PARITY->PETE &= (uint32_t)~memory; 
}

/* Enables a NMI source */
void XMC_SCU_INTERRUPT_EnableNmiRequest(const uint32_t request)
{
 8026158:	b480      	push	{r7}
 802615a:	b083      	sub	sp, #12
 802615c:	af00      	add	r7, sp, #0
 802615e:	6078      	str	r0, [r7, #4]
  SCU_INTERRUPT->NMIREQEN |= (uint32_t)request;
 8026160:	4905      	ldr	r1, [pc, #20]	; (8026178 <XMC_SCU_INTERRUPT_EnableNmiRequest+0x20>)
 8026162:	4b05      	ldr	r3, [pc, #20]	; (8026178 <XMC_SCU_INTERRUPT_EnableNmiRequest+0x20>)
 8026164:	695a      	ldr	r2, [r3, #20]
 8026166:	687b      	ldr	r3, [r7, #4]
 8026168:	4313      	orrs	r3, r2
 802616a:	614b      	str	r3, [r1, #20]
}
 802616c:	370c      	adds	r7, #12
 802616e:	46bd      	mov	sp, r7
 8026170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026174:	4770      	bx	lr
 8026176:	bf00      	nop
 8026178:	50004074 	.word	0x50004074

0802617c <XMC_SCU_RESET_DeassertPeripheralReset>:
  *(uint32_t *)(&(SCU_RESET->PRSET0) + (index * 3U)) = (uint32_t)mask;
}

/* API to manually de-assert a reset request */
void XMC_SCU_RESET_DeassertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
 802617c:	b480      	push	{r7}
 802617e:	b085      	sub	sp, #20
 8026180:	af00      	add	r7, sp, #0
 8026182:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 8026184:	687b      	ldr	r3, [r7, #4]
 8026186:	0f1b      	lsrs	r3, r3, #28
 8026188:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 802618a:	687b      	ldr	r3, [r7, #4]
 802618c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8026190:	60bb      	str	r3, [r7, #8]

  *(uint32_t *)(&(SCU_RESET->PRCLR0) + (index * 3U)) = (uint32_t)mask;
 8026192:	68fa      	ldr	r2, [r7, #12]
 8026194:	4613      	mov	r3, r2
 8026196:	005b      	lsls	r3, r3, #1
 8026198:	4413      	add	r3, r2
 802619a:	009b      	lsls	r3, r3, #2
 802619c:	461a      	mov	r2, r3
 802619e:	4b04      	ldr	r3, [pc, #16]	; (80261b0 <XMC_SCU_RESET_DeassertPeripheralReset+0x34>)
 80261a0:	4413      	add	r3, r2
 80261a2:	68ba      	ldr	r2, [r7, #8]
 80261a4:	601a      	str	r2, [r3, #0]
}
 80261a6:	3714      	adds	r7, #20
 80261a8:	46bd      	mov	sp, r7
 80261aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80261ae:	4770      	bx	lr
 80261b0:	50004414 	.word	0x50004414

080261b4 <XMC_SCU_RESET_IsPeripheralResetAsserted>:

/* Find out if the peripheral reset is asserted */
bool XMC_SCU_RESET_IsPeripheralResetAsserted(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
 80261b4:	b480      	push	{r7}
 80261b6:	b085      	sub	sp, #20
 80261b8:	af00      	add	r7, sp, #0
 80261ba:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 80261bc:	687b      	ldr	r3, [r7, #4]
 80261be:	0f1b      	lsrs	r3, r3, #28
 80261c0:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 80261c2:	687b      	ldr	r3, [r7, #4]
 80261c4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80261c8:	60bb      	str	r3, [r7, #8]

  return ((*(uint32_t *)(&(SCU_RESET->PRSTAT0) + (index * 3U)) & mask) != 0U);
 80261ca:	68fa      	ldr	r2, [r7, #12]
 80261cc:	4613      	mov	r3, r2
 80261ce:	005b      	lsls	r3, r3, #1
 80261d0:	4413      	add	r3, r2
 80261d2:	009b      	lsls	r3, r3, #2
 80261d4:	461a      	mov	r2, r3
 80261d6:	4b08      	ldr	r3, [pc, #32]	; (80261f8 <XMC_SCU_RESET_IsPeripheralResetAsserted+0x44>)
 80261d8:	4413      	add	r3, r2
 80261da:	681a      	ldr	r2, [r3, #0]
 80261dc:	68bb      	ldr	r3, [r7, #8]
 80261de:	4013      	ands	r3, r2
 80261e0:	2b00      	cmp	r3, #0
 80261e2:	bf14      	ite	ne
 80261e4:	2301      	movne	r3, #1
 80261e6:	2300      	moveq	r3, #0
 80261e8:	b2db      	uxtb	r3, r3
}
 80261ea:	4618      	mov	r0, r3
 80261ec:	3714      	adds	r7, #20
 80261ee:	46bd      	mov	sp, r7
 80261f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80261f4:	4770      	bx	lr
 80261f6:	bf00      	nop
 80261f8:	5000440c 	.word	0x5000440c

080261fc <XMC_SCU_CLOCK_SetSystemClockSource>:
         ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));  
}

/* API to select fSYS */
void XMC_SCU_CLOCK_SetSystemClockSource(const XMC_SCU_CLOCK_SYSCLKSRC_t source)
{
 80261fc:	b480      	push	{r7}
 80261fe:	b083      	sub	sp, #12
 8026200:	af00      	add	r7, sp, #0
 8026202:	6078      	str	r0, [r7, #4]
  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSSEL_Msk)) |
 8026204:	4906      	ldr	r1, [pc, #24]	; (8026220 <XMC_SCU_CLOCK_SetSystemClockSource+0x24>)
 8026206:	4b06      	ldr	r3, [pc, #24]	; (8026220 <XMC_SCU_CLOCK_SetSystemClockSource+0x24>)
 8026208:	68db      	ldr	r3, [r3, #12]
 802620a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 802620e:	687b      	ldr	r3, [r7, #4]
 8026210:	4313      	orrs	r3, r2
 8026212:	60cb      	str	r3, [r1, #12]
                      ((uint32_t)source);
}
 8026214:	370c      	adds	r7, #12
 8026216:	46bd      	mov	sp, r7
 8026218:	f85d 7b04 	ldr.w	r7, [sp], #4
 802621c:	4770      	bx	lr
 802621e:	bf00      	nop
 8026220:	50004600 	.word	0x50004600

08026224 <XMC_SCU_CLOCK_SetUsbClockSource>:

/* API to select fUSB */
void XMC_SCU_CLOCK_SetUsbClockSource(const XMC_SCU_CLOCK_USBCLKSRC_t source)
{
 8026224:	b480      	push	{r7}
 8026226:	b083      	sub	sp, #12
 8026228:	af00      	add	r7, sp, #0
 802622a:	6078      	str	r0, [r7, #4]
  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBSEL_Msk)) |
 802622c:	4906      	ldr	r1, [pc, #24]	; (8026248 <XMC_SCU_CLOCK_SetUsbClockSource+0x24>)
 802622e:	4b06      	ldr	r3, [pc, #24]	; (8026248 <XMC_SCU_CLOCK_SetUsbClockSource+0x24>)
 8026230:	699b      	ldr	r3, [r3, #24]
 8026232:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8026236:	687b      	ldr	r3, [r7, #4]
 8026238:	4313      	orrs	r3, r2
 802623a:	618b      	str	r3, [r1, #24]
                      ((uint32_t)source);
}
 802623c:	370c      	adds	r7, #12
 802623e:	46bd      	mov	sp, r7
 8026240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026244:	4770      	bx	lr
 8026246:	bf00      	nop
 8026248:	50004600 	.word	0x50004600

0802624c <XMC_SCU_CLOCK_SetWdtClockSource>:

/* API to select fWDT */
void XMC_SCU_CLOCK_SetWdtClockSource(const XMC_SCU_CLOCK_WDTCLKSRC_t source)
{
 802624c:	b480      	push	{r7}
 802624e:	b083      	sub	sp, #12
 8026250:	af00      	add	r7, sp, #0
 8026252:	6078      	str	r0, [r7, #4]
  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTSEL_Msk)) |
 8026254:	4906      	ldr	r1, [pc, #24]	; (8026270 <XMC_SCU_CLOCK_SetWdtClockSource+0x24>)
 8026256:	4b06      	ldr	r3, [pc, #24]	; (8026270 <XMC_SCU_CLOCK_SetWdtClockSource+0x24>)
 8026258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802625a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 802625e:	687b      	ldr	r3, [r7, #4]
 8026260:	4313      	orrs	r3, r2
 8026262:	624b      	str	r3, [r1, #36]	; 0x24
                      ((uint32_t)source);
}
 8026264:	370c      	adds	r7, #12
 8026266:	46bd      	mov	sp, r7
 8026268:	f85d 7b04 	ldr.w	r7, [sp], #4
 802626c:	4770      	bx	lr
 802626e:	bf00      	nop
 8026270:	50004600 	.word	0x50004600

08026274 <XMC_SCU_CLOCK_SetSystemPllClockSource>:
                      ((uint32_t)source);
}

/* API to select fPLL */
void XMC_SCU_CLOCK_SetSystemPllClockSource(const XMC_SCU_CLOCK_SYSPLLCLKSRC_t source)
{
 8026274:	b480      	push	{r7}
 8026276:	b083      	sub	sp, #12
 8026278:	af00      	add	r7, sp, #0
 802627a:	4603      	mov	r3, r0
 802627c:	80fb      	strh	r3, [r7, #6]
  /* Check input clock */
  if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) /* Select PLLClockSource */
 802627e:	88fb      	ldrh	r3, [r7, #6]
 8026280:	2b00      	cmp	r3, #0
 8026282:	d108      	bne.n	8026296 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x22>
  {
    SCU_PLL->PLLCON2 &= (uint32_t)~(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 8026284:	4a0a      	ldr	r2, [pc, #40]	; (80262b0 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 8026286:	4b0a      	ldr	r3, [pc, #40]	; (80262b0 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 8026288:	68db      	ldr	r3, [r3, #12]
 802628a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 802628e:	f023 0301 	bic.w	r3, r3, #1
 8026292:	60d3      	str	r3, [r2, #12]
 8026294:	e007      	b.n	80262a6 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x32>
  }
  else
  {
    SCU_PLL->PLLCON2 |= (uint32_t)(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 8026296:	4a06      	ldr	r2, [pc, #24]	; (80262b0 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 8026298:	4b05      	ldr	r3, [pc, #20]	; (80262b0 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 802629a:	68db      	ldr	r3, [r3, #12]
 802629c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80262a0:	f043 0301 	orr.w	r3, r3, #1
 80262a4:	60d3      	str	r3, [r2, #12]
  }
}
 80262a6:	370c      	adds	r7, #12
 80262a8:	46bd      	mov	sp, r7
 80262aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80262ae:	4770      	bx	lr
 80262b0:	50004710 	.word	0x50004710

080262b4 <XMC_SCU_HIB_SetRtcClockSource>:

/* API to select fRTC */
void XMC_SCU_HIB_SetRtcClockSource(const XMC_SCU_HIB_RTCCLKSRC_t source)
{ 
 80262b4:	b480      	push	{r7}
 80262b6:	b083      	sub	sp, #12
 80262b8:	af00      	add	r7, sp, #0
 80262ba:	4603      	mov	r3, r0
 80262bc:	71fb      	strb	r3, [r7, #7]
  /* Wait until the update of HDCR register in hibernate domain is completed */
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 80262be:	bf00      	nop
 80262c0:	4b09      	ldr	r3, [pc, #36]	; (80262e8 <XMC_SCU_HIB_SetRtcClockSource+0x34>)
 80262c2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80262c6:	f003 0308 	and.w	r3, r3, #8
 80262ca:	2b00      	cmp	r3, #0
 80262cc:	d1f8      	bne.n	80262c0 <XMC_SCU_HIB_SetRtcClockSource+0xc>
  {
  }

  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 80262ce:	4907      	ldr	r1, [pc, #28]	; (80262ec <XMC_SCU_HIB_SetRtcClockSource+0x38>)
 80262d0:	4b06      	ldr	r3, [pc, #24]	; (80262ec <XMC_SCU_HIB_SetRtcClockSource+0x38>)
 80262d2:	68db      	ldr	r3, [r3, #12]
 80262d4:	f023 0240 	bic.w	r2, r3, #64	; 0x40
                        ((uint32_t)source);
 80262d8:	79fb      	ldrb	r3, [r7, #7]
  /* Wait until the update of HDCR register in hibernate domain is completed */
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
  {
  }

  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 80262da:	4313      	orrs	r3, r2
 80262dc:	60cb      	str	r3, [r1, #12]
                        ((uint32_t)source);
}
 80262de:	370c      	adds	r7, #12
 80262e0:	46bd      	mov	sp, r7
 80262e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80262e6:	4770      	bx	lr
 80262e8:	50004000 	.word	0x50004000
 80262ec:	50004300 	.word	0x50004300

080262f0 <XMC_SCU_HIB_SetStandbyClockSource>:

/* API to select fSTDBY */
void XMC_SCU_HIB_SetStandbyClockSource(const XMC_SCU_HIB_STDBYCLKSRC_t source)
{
 80262f0:	b480      	push	{r7}
 80262f2:	b083      	sub	sp, #12
 80262f4:	af00      	add	r7, sp, #0
 80262f6:	4603      	mov	r3, r0
 80262f8:	71fb      	strb	r3, [r7, #7]
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 80262fa:	bf00      	nop
 80262fc:	4b09      	ldr	r3, [pc, #36]	; (8026324 <XMC_SCU_HIB_SetStandbyClockSource+0x34>)
 80262fe:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8026302:	f003 0308 	and.w	r3, r3, #8
 8026306:	2b00      	cmp	r3, #0
 8026308:	d1f8      	bne.n	80262fc <XMC_SCU_HIB_SetStandbyClockSource+0xc>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 802630a:	4907      	ldr	r1, [pc, #28]	; (8026328 <XMC_SCU_HIB_SetStandbyClockSource+0x38>)
 802630c:	4b06      	ldr	r3, [pc, #24]	; (8026328 <XMC_SCU_HIB_SetStandbyClockSource+0x38>)
 802630e:	68db      	ldr	r3, [r3, #12]
 8026310:	f023 0280 	bic.w	r2, r3, #128	; 0x80
                        ((uint32_t)source);
 8026314:	79fb      	ldrb	r3, [r7, #7]
{
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 8026316:	4313      	orrs	r3, r2
 8026318:	60cb      	str	r3, [r1, #12]
                        ((uint32_t)source);
}
 802631a:	370c      	adds	r7, #12
 802631c:	46bd      	mov	sp, r7
 802631e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026322:	4770      	bx	lr
 8026324:	50004000 	.word	0x50004000
 8026328:	50004300 	.word	0x50004300

0802632c <XMC_SCU_CLOCK_SetSystemClockDivider>:

/* API to program the divider placed between fsys and its parent */
void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
{
 802632c:	b480      	push	{r7}
 802632e:	b083      	sub	sp, #12
 8026330:	af00      	add	r7, sp, #0
 8026332:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );

  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 8026334:	4906      	ldr	r1, [pc, #24]	; (8026350 <XMC_SCU_CLOCK_SetSystemClockDivider+0x24>)
 8026336:	4b06      	ldr	r3, [pc, #24]	; (8026350 <XMC_SCU_CLOCK_SetSystemClockDivider+0x24>)
 8026338:	68db      	ldr	r3, [r3, #12]
 802633a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
                      ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 802633e:	687b      	ldr	r3, [r7, #4]
 8026340:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );

  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 8026342:	4313      	orrs	r3, r2
 8026344:	60cb      	str	r3, [r1, #12]
                      ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
}
 8026346:	370c      	adds	r7, #12
 8026348:	46bd      	mov	sp, r7
 802634a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802634e:	4770      	bx	lr
 8026350:	50004600 	.word	0x50004600

08026354 <XMC_SCU_CLOCK_SetCcuClockDivider>:

/* API to program the divider placed between fccu and its parent */
void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
{
 8026354:	b480      	push	{r7}
 8026356:	b083      	sub	sp, #12
 8026358:	af00      	add	r7, sp, #0
 802635a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 802635c:	4906      	ldr	r1, [pc, #24]	; (8026378 <XMC_SCU_CLOCK_SetCcuClockDivider+0x24>)
 802635e:	4b06      	ldr	r3, [pc, #24]	; (8026378 <XMC_SCU_CLOCK_SetCcuClockDivider+0x24>)
 8026360:	6a1b      	ldr	r3, [r3, #32]
 8026362:	f023 0201 	bic.w	r2, r3, #1
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 8026366:	687b      	ldr	r3, [r7, #4]
 8026368:	3b01      	subs	r3, #1
/* API to program the divider placed between fccu and its parent */
void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 802636a:	4313      	orrs	r3, r2
 802636c:	620b      	str	r3, [r1, #32]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
}
 802636e:	370c      	adds	r7, #12
 8026370:	46bd      	mov	sp, r7
 8026372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026376:	4770      	bx	lr
 8026378:	50004600 	.word	0x50004600

0802637c <XMC_SCU_CLOCK_SetCpuClockDivider>:

/* API to program the divider placed between fcpu and its parent */
void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
{
 802637c:	b480      	push	{r7}
 802637e:	b083      	sub	sp, #12
 8026380:	af00      	add	r7, sp, #0
 8026382:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 8026384:	4906      	ldr	r1, [pc, #24]	; (80263a0 <XMC_SCU_CLOCK_SetCpuClockDivider+0x24>)
 8026386:	4b06      	ldr	r3, [pc, #24]	; (80263a0 <XMC_SCU_CLOCK_SetCpuClockDivider+0x24>)
 8026388:	691b      	ldr	r3, [r3, #16]
 802638a:	f023 0201 	bic.w	r2, r3, #1
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 802638e:	687b      	ldr	r3, [r7, #4]
 8026390:	3b01      	subs	r3, #1
/* API to program the divider placed between fcpu and its parent */
void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 8026392:	4313      	orrs	r3, r2
 8026394:	610b      	str	r3, [r1, #16]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
}
 8026396:	370c      	adds	r7, #12
 8026398:	46bd      	mov	sp, r7
 802639a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802639e:	4770      	bx	lr
 80263a0:	50004600 	.word	0x50004600

080263a4 <XMC_SCU_CLOCK_SetPeripheralClockDivider>:

/* API to program the divider placed between fperiph and its parent */
void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
{
 80263a4:	b480      	push	{r7}
 80263a6:	b083      	sub	sp, #12
 80263a8:	af00      	add	r7, sp, #0
 80263aa:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 80263ac:	4906      	ldr	r1, [pc, #24]	; (80263c8 <XMC_SCU_CLOCK_SetPeripheralClockDivider+0x24>)
 80263ae:	4b06      	ldr	r3, [pc, #24]	; (80263c8 <XMC_SCU_CLOCK_SetPeripheralClockDivider+0x24>)
 80263b0:	695b      	ldr	r3, [r3, #20]
 80263b2:	f023 0201 	bic.w	r2, r3, #1
                     ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 80263b6:	687b      	ldr	r3, [r7, #4]
 80263b8:	3b01      	subs	r3, #1
/* API to program the divider placed between fperiph and its parent */
void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 80263ba:	4313      	orrs	r3, r2
 80263bc:	614b      	str	r3, [r1, #20]
                     ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
}
 80263be:	370c      	adds	r7, #12
 80263c0:	46bd      	mov	sp, r7
 80263c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80263c6:	4770      	bx	lr
 80263c8:	50004600 	.word	0x50004600

080263cc <XMC_SCU_CLOCK_SetUsbClockDivider>:

/* API to program the divider placed between fsdmmc and its parent */
void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
{
 80263cc:	b480      	push	{r7}
 80263ce:	b083      	sub	sp, #12
 80263d0:	af00      	add	r7, sp, #0
 80263d2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );

  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 80263d4:	4906      	ldr	r1, [pc, #24]	; (80263f0 <XMC_SCU_CLOCK_SetUsbClockDivider+0x24>)
 80263d6:	4b06      	ldr	r3, [pc, #24]	; (80263f0 <XMC_SCU_CLOCK_SetUsbClockDivider+0x24>)
 80263d8:	699b      	ldr	r3, [r3, #24]
 80263da:	f023 0207 	bic.w	r2, r3, #7
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos); 
 80263de:	687b      	ldr	r3, [r7, #4]
 80263e0:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );

  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 80263e2:	4313      	orrs	r3, r2
 80263e4:	618b      	str	r3, [r1, #24]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos); 
}
 80263e6:	370c      	adds	r7, #12
 80263e8:	46bd      	mov	sp, r7
 80263ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80263ee:	4770      	bx	lr
 80263f0:	50004600 	.word	0x50004600

080263f4 <XMC_SCU_CLOCK_SetWdtClockDivider>:
}
#endif

/* API to program the divider placed between fwdt and its parent */
void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
{
 80263f4:	b480      	push	{r7}
 80263f6:	b083      	sub	sp, #12
 80263f8:	af00      	add	r7, sp, #0
 80263fa:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );

  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 80263fc:	4906      	ldr	r1, [pc, #24]	; (8026418 <XMC_SCU_CLOCK_SetWdtClockDivider+0x24>)
 80263fe:	4b06      	ldr	r3, [pc, #24]	; (8026418 <XMC_SCU_CLOCK_SetWdtClockDivider+0x24>)
 8026400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8026402:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 8026406:	687b      	ldr	r3, [r7, #4]
 8026408:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );

  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 802640a:	4313      	orrs	r3, r2
 802640c:	624b      	str	r3, [r1, #36]	; 0x24
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
}
 802640e:	370c      	adds	r7, #12
 8026410:	46bd      	mov	sp, r7
 8026412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026416:	4770      	bx	lr
 8026418:	50004600 	.word	0x50004600

0802641c <XMC_SCU_CLOCK_SetECATClockDivider>:
}

#if defined(ECAT0)
/* API to configure the ECAT clock by setting the clock divider for the ECAT clock source */
void XMC_SCU_CLOCK_SetECATClockDivider(const uint32_t divider)
{
 802641c:	b480      	push	{r7}
 802641e:	b083      	sub	sp, #12
 8026420:	af00      	add	r7, sp, #0
 8026422:	6078      	str	r0, [r7, #4]
  SCU_CLK->ECATCLKCR = (SCU_CLK->ECATCLKCR & ~SCU_CLK_ECATCLKCR_ECADIV_Msk) |
 8026424:	4906      	ldr	r1, [pc, #24]	; (8026440 <XMC_SCU_CLOCK_SetECATClockDivider+0x24>)
 8026426:	4b06      	ldr	r3, [pc, #24]	; (8026440 <XMC_SCU_CLOCK_SetECATClockDivider+0x24>)
 8026428:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802642a:	f023 0203 	bic.w	r2, r3, #3
                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_ECATCLKCR_ECADIV_Pos);
 802642e:	687b      	ldr	r3, [r7, #4]
 8026430:	3b01      	subs	r3, #1

#if defined(ECAT0)
/* API to configure the ECAT clock by setting the clock divider for the ECAT clock source */
void XMC_SCU_CLOCK_SetECATClockDivider(const uint32_t divider)
{
  SCU_CLK->ECATCLKCR = (SCU_CLK->ECATCLKCR & ~SCU_CLK_ECATCLKCR_ECADIV_Msk) |
 8026432:	4313      	orrs	r3, r2
 8026434:	638b      	str	r3, [r1, #56]	; 0x38
                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_ECATCLKCR_ECADIV_Pos);
}
 8026436:	370c      	adds	r7, #12
 8026438:	46bd      	mov	sp, r7
 802643a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802643e:	4770      	bx	lr
 8026440:	50004600 	.word	0x50004600

08026444 <XMC_SCU_CLOCK_EnableClock>:
#endif

/* API to enable a given module clock */
void XMC_SCU_CLOCK_EnableClock(const XMC_SCU_CLOCK_t clock)
{
 8026444:	b480      	push	{r7}
 8026446:	b083      	sub	sp, #12
 8026448:	af00      	add	r7, sp, #0
 802644a:	4603      	mov	r3, r0
 802644c:	71fb      	strb	r3, [r7, #7]
  SCU_CLK->CLKSET = ((uint32_t)clock);
 802644e:	4a04      	ldr	r2, [pc, #16]	; (8026460 <XMC_SCU_CLOCK_EnableClock+0x1c>)
 8026450:	79fb      	ldrb	r3, [r7, #7]
 8026452:	6053      	str	r3, [r2, #4]
}
 8026454:	370c      	adds	r7, #12
 8026456:	46bd      	mov	sp, r7
 8026458:	f85d 7b04 	ldr.w	r7, [sp], #4
 802645c:	4770      	bx	lr
 802645e:	bf00      	nop
 8026460:	50004600 	.word	0x50004600

08026464 <XMC_SCU_CLOCK_UngatePeripheralClock>:
  *(uint32_t *)((&(SCU_CLK->CGATSET0)) + (index * 3U)) = (uint32_t)mask;
}

/* API to ungate a given module clock */
void XMC_SCU_CLOCK_UngatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
{
 8026464:	b480      	push	{r7}
 8026466:	b085      	sub	sp, #20
 8026468:	af00      	add	r7, sp, #0
 802646a:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((peripheral & 0xf0000000UL) >> 28UL);
 802646c:	687b      	ldr	r3, [r7, #4]
 802646e:	0f1b      	lsrs	r3, r3, #28
 8026470:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
 8026472:	687b      	ldr	r3, [r7, #4]
 8026474:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8026478:	60bb      	str	r3, [r7, #8]

  *(uint32_t *)(&(SCU_CLK->CGATCLR0) + (index * 3U)) = (uint32_t)mask;
 802647a:	68fa      	ldr	r2, [r7, #12]
 802647c:	4613      	mov	r3, r2
 802647e:	005b      	lsls	r3, r3, #1
 8026480:	4413      	add	r3, r2
 8026482:	009b      	lsls	r3, r3, #2
 8026484:	461a      	mov	r2, r3
 8026486:	4b04      	ldr	r3, [pc, #16]	; (8026498 <XMC_SCU_CLOCK_UngatePeripheralClock+0x34>)
 8026488:	4413      	add	r3, r2
 802648a:	68ba      	ldr	r2, [r7, #8]
 802648c:	601a      	str	r2, [r3, #0]
}
 802648e:	3714      	adds	r7, #20
 8026490:	46bd      	mov	sp, r7
 8026492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026496:	4770      	bx	lr
 8026498:	50004648 	.word	0x50004648

0802649c <XMC_SCU_CLOCK_StartUsbPll>:
  SCU_PLL->USBPLLCON |= (uint32_t)(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
}

/* API to configure USB PLL */
void XMC_SCU_CLOCK_StartUsbPll(uint32_t pdiv, uint32_t ndiv)
{
 802649c:	b480      	push	{r7}
 802649e:	b083      	sub	sp, #12
 80264a0:	af00      	add	r7, sp, #0
 80264a2:	6078      	str	r0, [r7, #4]
 80264a4:	6039      	str	r1, [r7, #0]
  /* Go to bypass the USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_VCOBYP_Msk;
 80264a6:	4a19      	ldr	r2, [pc, #100]	; (802650c <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 80264a8:	4b18      	ldr	r3, [pc, #96]	; (802650c <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 80264aa:	695b      	ldr	r3, [r3, #20]
 80264ac:	f043 0301 	orr.w	r3, r3, #1
 80264b0:	6153      	str	r3, [r2, #20]

  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;
 80264b2:	4a16      	ldr	r2, [pc, #88]	; (802650c <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 80264b4:	4b15      	ldr	r3, [pc, #84]	; (802650c <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 80264b6:	695b      	ldr	r3, [r3, #20]
 80264b8:	f043 0310 	orr.w	r3, r3, #16
 80264bc:	6153      	str	r3, [r2, #20]

  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv -1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 80264be:	4913      	ldr	r1, [pc, #76]	; (802650c <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 80264c0:	683b      	ldr	r3, [r7, #0]
 80264c2:	3b01      	subs	r3, #1
 80264c4:	021a      	lsls	r2, r3, #8
                       (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 80264c6:	687b      	ldr	r3, [r7, #4]
 80264c8:	3b01      	subs	r3, #1
 80264ca:	061b      	lsls	r3, r3, #24

  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;

  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv -1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 80264cc:	4313      	orrs	r3, r2
 80264ce:	614b      	str	r3, [r1, #20]
                       (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));

  /* Set OSCDISCDIS */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 80264d0:	4a0e      	ldr	r2, [pc, #56]	; (802650c <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 80264d2:	4b0e      	ldr	r3, [pc, #56]	; (802650c <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 80264d4:	695b      	ldr	r3, [r3, #20]
 80264d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80264da:	6153      	str	r3, [r2, #20]

  /* connect Oscillator to USB PLL */
  SCU_PLL->USBPLLCON &= (uint32_t)~SCU_PLL_USBPLLCON_FINDIS_Msk;
 80264dc:	4a0b      	ldr	r2, [pc, #44]	; (802650c <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 80264de:	4b0b      	ldr	r3, [pc, #44]	; (802650c <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 80264e0:	695b      	ldr	r3, [r3, #20]
 80264e2:	f023 0310 	bic.w	r3, r3, #16
 80264e6:	6153      	str	r3, [r2, #20]

  /* restart PLL Lock detection */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_RESLD_Msk;
 80264e8:	4a08      	ldr	r2, [pc, #32]	; (802650c <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 80264ea:	4b08      	ldr	r3, [pc, #32]	; (802650c <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 80264ec:	695b      	ldr	r3, [r3, #20]
 80264ee:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80264f2:	6153      	str	r3, [r2, #20]

  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) == 0U)
 80264f4:	bf00      	nop
 80264f6:	4b05      	ldr	r3, [pc, #20]	; (802650c <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 80264f8:	691b      	ldr	r3, [r3, #16]
 80264fa:	f003 0304 	and.w	r3, r3, #4
 80264fe:	2b00      	cmp	r3, #0
 8026500:	d0f9      	beq.n	80264f6 <XMC_SCU_CLOCK_StartUsbPll+0x5a>
  {
    /* wait for PLL Lock */
  }

}
 8026502:	370c      	adds	r7, #12
 8026504:	46bd      	mov	sp, r7
 8026506:	f85d 7b04 	ldr.w	r7, [sp], #4
 802650a:	4770      	bx	lr
 802650c:	50004710 	.word	0x50004710

08026510 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode>:
                                  SCU_PLL_USBPLLCON_VCOBYP_Msk);
}

/* API to onfigure the calibration mode for internal oscillator */
void XMC_SCU_CLOCK_SetBackupClockCalibrationMode(XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t mode)
{
 8026510:	b580      	push	{r7, lr}
 8026512:	b082      	sub	sp, #8
 8026514:	af00      	add	r7, sp, #0
 8026516:	4603      	mov	r3, r0
 8026518:	71fb      	strb	r3, [r7, #7]
  /* Enable factory calibration based trimming */
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
 802651a:	4a0f      	ldr	r2, [pc, #60]	; (8026558 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 802651c:	4b0e      	ldr	r3, [pc, #56]	; (8026558 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 802651e:	685b      	ldr	r3, [r3, #4]
 8026520:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8026524:	6053      	str	r3, [r2, #4]

  if (mode == XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC)
 8026526:	79fb      	ldrb	r3, [r7, #7]
 8026528:	2b01      	cmp	r3, #1
 802652a:	d10e      	bne.n	802654a <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x3a>
  {
    /* Disable factory calibration based trimming */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 802652c:	4a0a      	ldr	r2, [pc, #40]	; (8026558 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 802652e:	4b0a      	ldr	r3, [pc, #40]	; (8026558 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8026530:	685b      	ldr	r3, [r3, #4]
 8026532:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8026536:	6053      	str	r3, [r2, #4]
    XMC_SCU_lDelay(100UL);
 8026538:	2064      	movs	r0, #100	; 0x64
 802653a:	f7ff fd8d 	bl	8026058 <XMC_SCU_lDelay>

    /* Enable automatic calibration */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 802653e:	4a06      	ldr	r2, [pc, #24]	; (8026558 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8026540:	4b05      	ldr	r3, [pc, #20]	; (8026558 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8026542:	685b      	ldr	r3, [r3, #4]
 8026544:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8026548:	6053      	str	r3, [r2, #4]
  }

  XMC_SCU_lDelay(100UL);
 802654a:	2064      	movs	r0, #100	; 0x64
 802654c:	f7ff fd84 	bl	8026058 <XMC_SCU_lDelay>
}
 8026550:	3708      	adds	r7, #8
 8026552:	46bd      	mov	sp, r7
 8026554:	bd80      	pop	{r7, pc}
 8026556:	bf00      	nop
 8026558:	50004710 	.word	0x50004710

0802655c <XMC_SCU_HIB_EnableHibernateDomain>:
  return (bool)((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) != 0UL);
}

/* API to power up the hibernation domain */
void XMC_SCU_HIB_EnableHibernateDomain(void)
{
 802655c:	b480      	push	{r7}
 802655e:	af00      	add	r7, sp, #0
  /* Power up HIB domain if and only if it is currently powered down */
  if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8026560:	4b12      	ldr	r3, [pc, #72]	; (80265ac <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 8026562:	681b      	ldr	r3, [r3, #0]
 8026564:	f003 0301 	and.w	r3, r3, #1
 8026568:	2b00      	cmp	r3, #0
 802656a:	d109      	bne.n	8026580 <XMC_SCU_HIB_EnableHibernateDomain+0x24>
  {
    SCU_POWER->PWRSET = (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 802656c:	4b0f      	ldr	r3, [pc, #60]	; (80265ac <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 802656e:	2201      	movs	r2, #1
 8026570:	605a      	str	r2, [r3, #4]
    
    while((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8026572:	bf00      	nop
 8026574:	4b0d      	ldr	r3, [pc, #52]	; (80265ac <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 8026576:	681b      	ldr	r3, [r3, #0]
 8026578:	f003 0301 	and.w	r3, r3, #1
 802657c:	2b00      	cmp	r3, #0
 802657e:	d0f9      	beq.n	8026574 <XMC_SCU_HIB_EnableHibernateDomain+0x18>
      /* wait until HIB domain is enabled */
    }    
  }
  
  /* Remove the reset only if HIB domain were in a state of reset */
  if((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 8026580:	4b0b      	ldr	r3, [pc, #44]	; (80265b0 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 8026582:	681b      	ldr	r3, [r3, #0]
 8026584:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8026588:	2b00      	cmp	r3, #0
 802658a:	d00a      	beq.n	80265a2 <XMC_SCU_HIB_EnableHibernateDomain+0x46>
  {
    SCU_RESET->RSTCLR = (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 802658c:	4b08      	ldr	r3, [pc, #32]	; (80265b0 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 802658e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8026592:	609a      	str	r2, [r3, #8]
    while((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 8026594:	bf00      	nop
 8026596:	4b06      	ldr	r3, [pc, #24]	; (80265b0 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 8026598:	681b      	ldr	r3, [r3, #0]
 802659a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 802659e:	2b00      	cmp	r3, #0
 80265a0:	d1f9      	bne.n	8026596 <XMC_SCU_HIB_EnableHibernateDomain+0x3a>
    {
      /* wait until HIB domain is enabled */
    }
  }
}
 80265a2:	46bd      	mov	sp, r7
 80265a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80265a8:	4770      	bx	lr
 80265aa:	bf00      	nop
 80265ac:	50004200 	.word	0x50004200
 80265b0:	50004400 	.word	0x50004400

080265b4 <XMC_SCU_CLOCK_EnableLowPowerOscillator>:
  }
}

/* API to configure the 32khz Ultra Low Power oscillator */
void XMC_SCU_CLOCK_EnableLowPowerOscillator(void)
{
 80265b4:	b580      	push	{r7, lr}
 80265b6:	af00      	add	r7, sp, #0
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 80265b8:	bf00      	nop
 80265ba:	4b19      	ldr	r3, [pc, #100]	; (8026620 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 80265bc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80265c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80265c4:	2b00      	cmp	r3, #0
 80265c6:	d1f8      	bne.n	80265ba <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6>
  {
    /* Wait until the update of OSCULCTRL register in hibernate domain is completed */
  }
  SCU_HIBERNATE->OSCULCTRL &= ~SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 80265c8:	4a16      	ldr	r2, [pc, #88]	; (8026624 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x70>)
 80265ca:	4b16      	ldr	r3, [pc, #88]	; (8026624 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x70>)
 80265cc:	69db      	ldr	r3, [r3, #28]
 80265ce:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80265d2:	61d3      	str	r3, [r2, #28]

  /* Check if the input clock is OK using OSCULP Oscillator Watchdog*/
  while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 80265d4:	bf00      	nop
 80265d6:	4b12      	ldr	r3, [pc, #72]	; (8026620 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 80265d8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80265dc:	f003 0308 	and.w	r3, r3, #8
 80265e0:	2b00      	cmp	r3, #0
 80265e2:	d1f8      	bne.n	80265d6 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x22>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDCR |= (uint32_t)SCU_HIBERNATE_HDCR_ULPWDGEN_Msk;
 80265e4:	4a0f      	ldr	r2, [pc, #60]	; (8026624 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x70>)
 80265e6:	4b0f      	ldr	r3, [pc, #60]	; (8026624 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x70>)
 80265e8:	68db      	ldr	r3, [r3, #12]
 80265ea:	f043 0308 	orr.w	r3, r3, #8
 80265ee:	60d3      	str	r3, [r2, #12]

  /* wait till clock is stable */
  do
  {
    while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCLR_Msk)
 80265f0:	bf00      	nop
 80265f2:	4b0b      	ldr	r3, [pc, #44]	; (8026620 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 80265f4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80265f8:	f003 0302 	and.w	r3, r3, #2
 80265fc:	2b00      	cmp	r3, #0
 80265fe:	d1f8      	bne.n	80265f2 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x3e>
    {
      /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
    }
    SCU_HIBERNATE->HDCLR |= (uint32_t)SCU_HIBERNATE_HDCLR_ULPWDG_Msk;
 8026600:	4a08      	ldr	r2, [pc, #32]	; (8026624 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x70>)
 8026602:	4b08      	ldr	r3, [pc, #32]	; (8026624 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x70>)
 8026604:	685b      	ldr	r3, [r3, #4]
 8026606:	f043 0308 	orr.w	r3, r3, #8
 802660a:	6053      	str	r3, [r2, #4]

    XMC_SCU_lDelay(50U);
 802660c:	2032      	movs	r0, #50	; 0x32
 802660e:	f7ff fd23 	bl	8026058 <XMC_SCU_lDelay>

  } while ((SCU_HIBERNATE->HDSTAT & SCU_HIBERNATE_HDSTAT_ULPWDG_Msk) != 0UL);
 8026612:	4b04      	ldr	r3, [pc, #16]	; (8026624 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x70>)
 8026614:	681b      	ldr	r3, [r3, #0]
 8026616:	f003 0308 	and.w	r3, r3, #8
 802661a:	2b00      	cmp	r3, #0
 802661c:	d1e8      	bne.n	80265f0 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x3c>

}
 802661e:	bd80      	pop	{r7, pc}
 8026620:	50004000 	.word	0x50004000
 8026624:	50004300 	.word	0x50004300

08026628 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator>:
  SCU_HIBERNATE->OSCULCTRL |= (uint32_t)SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
}

/* API to enable High Precision High Speed oscillator */
void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
{
 8026628:	b5b0      	push	{r4, r5, r7, lr}
 802662a:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;
 802662c:	4a13      	ldr	r2, [pc, #76]	; (802667c <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x54>)
 802662e:	4b13      	ldr	r3, [pc, #76]	; (802667c <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x54>)
 8026630:	685b      	ldr	r3, [r3, #4]
 8026632:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8026636:	6053      	str	r3, [r2, #4]

  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 8026638:	4d11      	ldr	r5, [pc, #68]	; (8026680 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x58>)
 802663a:	4b11      	ldr	r3, [pc, #68]	; (8026680 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x58>)
 802663c:	685b      	ldr	r3, [r3, #4]
 802663e:	f423 2470 	bic.w	r4, r3, #983040	; 0xf0000
 8026642:	f024 0430 	bic.w	r4, r4, #48	; 0x30
                                  (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos));
 8026646:	f001 fcdb 	bl	8028000 <OSCHP_GetFrequency>
 802664a:	4602      	mov	r2, r0
 802664c:	4b0d      	ldr	r3, [pc, #52]	; (8026684 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x5c>)
 802664e:	fba3 2302 	umull	r2, r3, r3, r2
 8026652:	0d1b      	lsrs	r3, r3, #20
 8026654:	3b01      	subs	r3, #1
 8026656:	041b      	lsls	r3, r3, #16
/* API to enable High Precision High Speed oscillator */
void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
{
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;

  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 8026658:	4323      	orrs	r3, r4
 802665a:	606b      	str	r3, [r5, #4]
                                  (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos));

  /* restart OSC Watchdog */
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 802665c:	4a07      	ldr	r2, [pc, #28]	; (802667c <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x54>)
 802665e:	4b07      	ldr	r3, [pc, #28]	; (802667c <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x54>)
 8026660:	685b      	ldr	r3, [r3, #4]
 8026662:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8026666:	6053      	str	r3, [r2, #4]

  while ((SCU_PLL->PLLSTAT & XMC_SCU_PLL_PLLSTAT_OSC_USABLE) != XMC_SCU_PLL_PLLSTAT_OSC_USABLE)
 8026668:	bf00      	nop
 802666a:	4b04      	ldr	r3, [pc, #16]	; (802667c <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x54>)
 802666c:	681b      	ldr	r3, [r3, #0]
 802666e:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8026672:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8026676:	d1f8      	bne.n	802666a <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x42>
  {
      /* wait till OSC_HP output frequency is usable */
  }
}
 8026678:	bdb0      	pop	{r4, r5, r7, pc}
 802667a:	bf00      	nop
 802667c:	50004710 	.word	0x50004710
 8026680:	50004700 	.word	0x50004700
 8026684:	6b5fca6b 	.word	0x6b5fca6b

08026688 <XMC_SCU_CLOCK_EnableSystemPll>:
  SCU_OSC->OSCHPCTRL |= (uint32_t)SCU_OSC_OSCHPCTRL_MODE_Msk;
}

/* API to enable main PLL */
void XMC_SCU_CLOCK_EnableSystemPll(void)
{
 8026688:	b480      	push	{r7}
 802668a:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 802668c:	4a05      	ldr	r2, [pc, #20]	; (80266a4 <XMC_SCU_CLOCK_EnableSystemPll+0x1c>)
 802668e:	4b05      	ldr	r3, [pc, #20]	; (80266a4 <XMC_SCU_CLOCK_EnableSystemPll+0x1c>)
 8026690:	685b      	ldr	r3, [r3, #4]
 8026692:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8026696:	f023 0302 	bic.w	r3, r3, #2
 802669a:	6053      	str	r3, [r2, #4]
}
 802669c:	46bd      	mov	sp, r7
 802669e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80266a2:	4770      	bx	lr
 80266a4:	50004710 	.word	0x50004710

080266a8 <XMC_SCU_CLOCK_DisableSystemPll>:

/* API to disable main PLL */
void XMC_SCU_CLOCK_DisableSystemPll(void)
{
 80266a8:	b480      	push	{r7}
 80266aa:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 |= (uint32_t)(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 80266ac:	4a05      	ldr	r2, [pc, #20]	; (80266c4 <XMC_SCU_CLOCK_DisableSystemPll+0x1c>)
 80266ae:	4b05      	ldr	r3, [pc, #20]	; (80266c4 <XMC_SCU_CLOCK_DisableSystemPll+0x1c>)
 80266b0:	685b      	ldr	r3, [r3, #4]
 80266b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80266b6:	f043 0302 	orr.w	r3, r3, #2
 80266ba:	6053      	str	r3, [r2, #4]
}
 80266bc:	46bd      	mov	sp, r7
 80266be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80266c2:	4770      	bx	lr
 80266c4:	50004710 	.word	0x50004710

080266c8 <XMC_SCU_CLOCK_StartSystemPll>:
void XMC_SCU_CLOCK_StartSystemPll(XMC_SCU_CLOCK_SYSPLLCLKSRC_t source,
                                  XMC_SCU_CLOCK_SYSPLL_MODE_t mode,
                                  uint32_t pdiv,
                                  uint32_t ndiv,
                                  uint32_t kdiv)
{
 80266c8:	b580      	push	{r7, lr}
 80266ca:	b086      	sub	sp, #24
 80266cc:	af00      	add	r7, sp, #0
 80266ce:	60ba      	str	r2, [r7, #8]
 80266d0:	607b      	str	r3, [r7, #4]
 80266d2:	4603      	mov	r3, r0
 80266d4:	81fb      	strh	r3, [r7, #14]
 80266d6:	460b      	mov	r3, r1
 80266d8:	737b      	strb	r3, [r7, #13]

  float vco_frequency;
  uint32_t kdiv_temp;

  XMC_SCU_CLOCK_SetSystemPllClockSource(source);
 80266da:	89fb      	ldrh	r3, [r7, #14]
 80266dc:	4618      	mov	r0, r3
 80266de:	f7ff fdc9 	bl	8026274 <XMC_SCU_CLOCK_SetSystemPllClockSource>

  if (mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)
 80266e2:	7b7b      	ldrb	r3, [r7, #13]
 80266e4:	2b01      	cmp	r3, #1
 80266e6:	f040 8099 	bne.w	802681c <XMC_SCU_CLOCK_StartSystemPll+0x154>
  {
    /* Calculate initial step to be close to fOFI */
    if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
 80266ea:	89fb      	ldrh	r3, [r7, #14]
 80266ec:	2b00      	cmp	r3, #0
 80266ee:	d108      	bne.n	8026702 <XMC_SCU_CLOCK_StartSystemPll+0x3a>
    {
      vco_frequency = (float)OSCHP_GetFrequency();
 80266f0:	f001 fc86 	bl	8028000 <OSCHP_GetFrequency>
 80266f4:	ee07 0a90 	vmov	s15, r0
 80266f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80266fc:	edc7 7a05 	vstr	s15, [r7, #20]
 8026700:	e001      	b.n	8026706 <XMC_SCU_CLOCK_StartSystemPll+0x3e>
    }
    else
    {
      vco_frequency = (float)OFI_FREQUENCY;
 8026702:	4b53      	ldr	r3, [pc, #332]	; (8026850 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8026704:	617b      	str	r3, [r7, #20]
    }
    vco_frequency = (float)((vco_frequency * (float)ndiv) / (float)pdiv);
 8026706:	687b      	ldr	r3, [r7, #4]
 8026708:	ee07 3a90 	vmov	s15, r3
 802670c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8026710:	edd7 7a05 	vldr	s15, [r7, #20]
 8026714:	ee27 7a27 	vmul.f32	s14, s14, s15
 8026718:	68bb      	ldr	r3, [r7, #8]
 802671a:	ee07 3a90 	vmov	s15, r3
 802671e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8026722:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8026726:	edc7 7a05 	vstr	s15, [r7, #20]
    kdiv_temp = (uint32_t)((uint32_t)vco_frequency / OFI_FREQUENCY);
 802672a:	edd7 7a05 	vldr	s15, [r7, #20]
 802672e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8026732:	ee17 2a90 	vmov	r2, s15
 8026736:	4b47      	ldr	r3, [pc, #284]	; (8026854 <XMC_SCU_CLOCK_StartSystemPll+0x18c>)
 8026738:	fba3 2302 	umull	r2, r3, r3, r2
 802673c:	0d5b      	lsrs	r3, r3, #21
 802673e:	613b      	str	r3, [r7, #16]

    /* Switch to prescaler mode */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8026740:	4a45      	ldr	r2, [pc, #276]	; (8026858 <XMC_SCU_CLOCK_StartSystemPll+0x190>)
 8026742:	4b45      	ldr	r3, [pc, #276]	; (8026858 <XMC_SCU_CLOCK_StartSystemPll+0x190>)
 8026744:	685b      	ldr	r3, [r3, #4]
 8026746:	f043 0301 	orr.w	r3, r3, #1
 802674a:	6053      	str	r3, [r2, #4]

    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 802674c:	4a42      	ldr	r2, [pc, #264]	; (8026858 <XMC_SCU_CLOCK_StartSystemPll+0x190>)
 802674e:	4b42      	ldr	r3, [pc, #264]	; (8026858 <XMC_SCU_CLOCK_StartSystemPll+0x190>)
 8026750:	685b      	ldr	r3, [r3, #4]
 8026752:	f043 0310 	orr.w	r3, r3, #16
 8026756:	6053      	str	r3, [r2, #4]

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 8026758:	493f      	ldr	r1, [pc, #252]	; (8026858 <XMC_SCU_CLOCK_StartSystemPll+0x190>)
 802675a:	4b3f      	ldr	r3, [pc, #252]	; (8026858 <XMC_SCU_CLOCK_StartSystemPll+0x190>)
 802675c:	689a      	ldr	r2, [r3, #8]
 802675e:	4b3f      	ldr	r3, [pc, #252]	; (802685c <XMC_SCU_CLOCK_StartSystemPll+0x194>)
 8026760:	4013      	ands	r3, r2
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
 8026762:	687a      	ldr	r2, [r7, #4]
 8026764:	3a01      	subs	r2, #1
 8026766:	0212      	lsls	r2, r2, #8
 8026768:	431a      	orrs	r2, r3
                                   ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
 802676a:	693b      	ldr	r3, [r7, #16]
 802676c:	3b01      	subs	r3, #1
 802676e:	041b      	lsls	r3, r3, #16
    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
 8026770:	431a      	orrs	r2, r3
                                   ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
                                   ((pdiv - 1UL)<< SCU_PLL_PLLCON1_PDIV_Pos));
 8026772:	68bb      	ldr	r3, [r7, #8]
 8026774:	3b01      	subs	r3, #1
 8026776:	061b      	lsls	r3, r3, #24

    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 8026778:	4313      	orrs	r3, r2
 802677a:	608b      	str	r3, [r1, #8]
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
                                   ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
                                   ((pdiv - 1UL)<< SCU_PLL_PLLCON1_PDIV_Pos));

    /* Set OSCDISCDIS, OSC clock remains connected to the VCO in case of loss of lock */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 802677c:	4a36      	ldr	r2, [pc, #216]	; (8026858 <XMC_SCU_CLOCK_StartSystemPll+0x190>)
 802677e:	4b36      	ldr	r3, [pc, #216]	; (8026858 <XMC_SCU_CLOCK_StartSystemPll+0x190>)
 8026780:	685b      	ldr	r3, [r3, #4]
 8026782:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8026786:	6053      	str	r3, [r2, #4]

    /* connect Oscillator to PLL */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 8026788:	4a33      	ldr	r2, [pc, #204]	; (8026858 <XMC_SCU_CLOCK_StartSystemPll+0x190>)
 802678a:	4b33      	ldr	r3, [pc, #204]	; (8026858 <XMC_SCU_CLOCK_StartSystemPll+0x190>)
 802678c:	685b      	ldr	r3, [r3, #4]
 802678e:	f023 0310 	bic.w	r3, r3, #16
 8026792:	6053      	str	r3, [r2, #4]

    /* restart PLL Lock detection */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 8026794:	4a30      	ldr	r2, [pc, #192]	; (8026858 <XMC_SCU_CLOCK_StartSystemPll+0x190>)
 8026796:	4b30      	ldr	r3, [pc, #192]	; (8026858 <XMC_SCU_CLOCK_StartSystemPll+0x190>)
 8026798:	685b      	ldr	r3, [r3, #4]
 802679a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 802679e:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 80267a0:	bf00      	nop
 80267a2:	4b2d      	ldr	r3, [pc, #180]	; (8026858 <XMC_SCU_CLOCK_StartSystemPll+0x190>)
 80267a4:	681b      	ldr	r3, [r3, #0]
 80267a6:	f003 0304 	and.w	r3, r3, #4
 80267aa:	2b00      	cmp	r3, #0
 80267ac:	d0f9      	beq.n	80267a2 <XMC_SCU_CLOCK_StartSystemPll+0xda>
    {
      /* wait for PLL Lock */
    }

    /* Switch to normal mode */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 80267ae:	4a2a      	ldr	r2, [pc, #168]	; (8026858 <XMC_SCU_CLOCK_StartSystemPll+0x190>)
 80267b0:	4b29      	ldr	r3, [pc, #164]	; (8026858 <XMC_SCU_CLOCK_StartSystemPll+0x190>)
 80267b2:	685b      	ldr	r3, [r3, #4]
 80267b4:	f023 0301 	bic.w	r3, r3, #1
 80267b8:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 80267ba:	bf00      	nop
 80267bc:	4b26      	ldr	r3, [pc, #152]	; (8026858 <XMC_SCU_CLOCK_StartSystemPll+0x190>)
 80267be:	681b      	ldr	r3, [r3, #0]
 80267c0:	f003 0301 	and.w	r3, r3, #1
 80267c4:	2b00      	cmp	r3, #0
 80267c6:	d1f9      	bne.n	80267bc <XMC_SCU_CLOCK_StartSystemPll+0xf4>
    {
      /* wait for normal mode */
    }

    /* Ramp up PLL frequency in steps */
    kdiv_temp = (uint32_t)((uint32_t)vco_frequency / 60000000UL);
 80267c8:	edd7 7a05 	vldr	s15, [r7, #20]
 80267cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80267d0:	ee17 3a90 	vmov	r3, s15
 80267d4:	0a1b      	lsrs	r3, r3, #8
 80267d6:	4a22      	ldr	r2, [pc, #136]	; (8026860 <XMC_SCU_CLOCK_StartSystemPll+0x198>)
 80267d8:	fba2 2303 	umull	r2, r3, r2, r3
 80267dc:	0a9b      	lsrs	r3, r3, #10
 80267de:	613b      	str	r3, [r7, #16]
    if (kdiv < kdiv_temp)
 80267e0:	6a3a      	ldr	r2, [r7, #32]
 80267e2:	693b      	ldr	r3, [r7, #16]
 80267e4:	429a      	cmp	r2, r3
 80267e6:	d202      	bcs.n	80267ee <XMC_SCU_CLOCK_StartSystemPll+0x126>
    {
      XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 80267e8:	6938      	ldr	r0, [r7, #16]
 80267ea:	f000 f83d 	bl	8026868 <XMC_SCU_CLOCK_StepSystemPllFrequency>
    }

    kdiv_temp = (uint32_t)((uint32_t)vco_frequency / 90000000UL);
 80267ee:	edd7 7a05 	vldr	s15, [r7, #20]
 80267f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80267f6:	ee17 3a90 	vmov	r3, s15
 80267fa:	09db      	lsrs	r3, r3, #7
 80267fc:	4a19      	ldr	r2, [pc, #100]	; (8026864 <XMC_SCU_CLOCK_StartSystemPll+0x19c>)
 80267fe:	fba2 2303 	umull	r2, r3, r2, r3
 8026802:	0adb      	lsrs	r3, r3, #11
 8026804:	613b      	str	r3, [r7, #16]
    if (kdiv < kdiv_temp)
 8026806:	6a3a      	ldr	r2, [r7, #32]
 8026808:	693b      	ldr	r3, [r7, #16]
 802680a:	429a      	cmp	r2, r3
 802680c:	d202      	bcs.n	8026814 <XMC_SCU_CLOCK_StartSystemPll+0x14c>
    {
      XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 802680e:	6938      	ldr	r0, [r7, #16]
 8026810:	f000 f82a 	bl	8026868 <XMC_SCU_CLOCK_StepSystemPllFrequency>
    }

    XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
 8026814:	6a38      	ldr	r0, [r7, #32]
 8026816:	f000 f827 	bl	8026868 <XMC_SCU_CLOCK_StepSystemPllFrequency>
 802681a:	e015      	b.n	8026848 <XMC_SCU_CLOCK_StartSystemPll+0x180>
  }
  else
  {
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 802681c:	490e      	ldr	r1, [pc, #56]	; (8026858 <XMC_SCU_CLOCK_StartSystemPll+0x190>)
 802681e:	4b0e      	ldr	r3, [pc, #56]	; (8026858 <XMC_SCU_CLOCK_StartSystemPll+0x190>)
 8026820:	689b      	ldr	r3, [r3, #8]
 8026822:	f023 027f 	bic.w	r2, r3, #127	; 0x7f
                       ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 8026826:	6a3b      	ldr	r3, [r7, #32]
 8026828:	3b01      	subs	r3, #1

    XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
  }
  else
  {
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 802682a:	4313      	orrs	r3, r2
 802682c:	608b      	str	r3, [r1, #8]
                       ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));

    /* Switch to prescaler mode */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 802682e:	4a0a      	ldr	r2, [pc, #40]	; (8026858 <XMC_SCU_CLOCK_StartSystemPll+0x190>)
 8026830:	4b09      	ldr	r3, [pc, #36]	; (8026858 <XMC_SCU_CLOCK_StartSystemPll+0x190>)
 8026832:	685b      	ldr	r3, [r3, #4]
 8026834:	f043 0301 	orr.w	r3, r3, #1
 8026838:	6053      	str	r3, [r2, #4]

    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
 802683a:	bf00      	nop
 802683c:	4b06      	ldr	r3, [pc, #24]	; (8026858 <XMC_SCU_CLOCK_StartSystemPll+0x190>)
 802683e:	681b      	ldr	r3, [r3, #0]
 8026840:	f003 0301 	and.w	r3, r3, #1
 8026844:	2b00      	cmp	r3, #0
 8026846:	d0f9      	beq.n	802683c <XMC_SCU_CLOCK_StartSystemPll+0x174>
    {
      /* wait for prescaler mode */
    }
  }
}
 8026848:	3718      	adds	r7, #24
 802684a:	46bd      	mov	sp, r7
 802684c:	bd80      	pop	{r7, pc}
 802684e:	bf00      	nop
 8026850:	4bb71b00 	.word	0x4bb71b00
 8026854:	165e9f81 	.word	0x165e9f81
 8026858:	50004710 	.word	0x50004710
 802685c:	f08080ff 	.word	0xf08080ff
 8026860:	011e54c7 	.word	0x011e54c7
 8026864:	00bee32f 	.word	0x00bee32f

08026868 <XMC_SCU_CLOCK_StepSystemPllFrequency>:
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_PLLPWD_Msk;
}

/* API to step up/down the main PLL frequency */
void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
{
 8026868:	b580      	push	{r7, lr}
 802686a:	b082      	sub	sp, #8
 802686c:	af00      	add	r7, sp, #0
 802686e:	6078      	str	r0, [r7, #4]
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 8026870:	4907      	ldr	r1, [pc, #28]	; (8026890 <XMC_SCU_CLOCK_StepSystemPllFrequency+0x28>)
 8026872:	4b07      	ldr	r3, [pc, #28]	; (8026890 <XMC_SCU_CLOCK_StepSystemPllFrequency+0x28>)
 8026874:	689b      	ldr	r3, [r3, #8]
 8026876:	f423 02fe 	bic.w	r2, r3, #8323072	; 0x7f0000
                     ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 802687a:	687b      	ldr	r3, [r7, #4]
 802687c:	3b01      	subs	r3, #1
 802687e:	041b      	lsls	r3, r3, #16
}

/* API to step up/down the main PLL frequency */
void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
{
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 8026880:	4313      	orrs	r3, r2
 8026882:	608b      	str	r3, [r1, #8]
                     ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));

  XMC_SCU_lDelay(50U);
 8026884:	2032      	movs	r0, #50	; 0x32
 8026886:	f7ff fbe7 	bl	8026058 <XMC_SCU_lDelay>
}
 802688a:	3708      	adds	r7, #8
 802688c:	46bd      	mov	sp, r7
 802688e:	bd80      	pop	{r7, pc}
 8026890:	50004710 	.word	0x50004710

08026894 <XMC_CCU4_StartPrescaler>:
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_Init()<BR> XMC_CCU4_EnableClock()<BR> XMC_CCU4_DisableClock()<BR> XMC_CCU4_StartPrescaler()<BR>
 * XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_StartPrescaler(XMC_CCU4_MODULE_t *const module)
{
 8026894:	b480      	push	{r7}
 8026896:	b083      	sub	sp, #12
 8026898:	af00      	add	r7, sp, #0
 802689a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_StartPrescaler:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  module->GIDLC |= (uint32_t) CCU4_GIDLC_SPRB_Msk;
 802689c:	687b      	ldr	r3, [r7, #4]
 802689e:	68db      	ldr	r3, [r3, #12]
 80268a0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80268a4:	687b      	ldr	r3, [r7, #4]
 80268a6:	60da      	str	r2, [r3, #12]
}
 80268a8:	370c      	adds	r7, #12
 80268aa:	46bd      	mov	sp, r7
 80268ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80268b0:	4770      	bx	lr
 80268b2:	bf00      	nop

080268b4 <XMC_CCU4_lDeassertReset>:

  }
}

__STATIC_INLINE void XMC_CCU4_lDeassertReset(const XMC_CCU4_MODULE_t *const module)
{
 80268b4:	b580      	push	{r7, lr}
 80268b6:	b082      	sub	sp, #8
 80268b8:	af00      	add	r7, sp, #0
 80268ba:	6078      	str	r0, [r7, #4]
  switch ((uint32_t)module)
 80268bc:	687b      	ldr	r3, [r7, #4]
 80268be:	4a09      	ldr	r2, [pc, #36]	; (80268e4 <XMC_CCU4_lDeassertReset+0x30>)
 80268c0:	4293      	cmp	r3, r2
 80268c2:	d003      	beq.n	80268cc <XMC_CCU4_lDeassertReset+0x18>
 80268c4:	4a08      	ldr	r2, [pc, #32]	; (80268e8 <XMC_CCU4_lDeassertReset+0x34>)
 80268c6:	4293      	cmp	r3, r2
 80268c8:	d004      	beq.n	80268d4 <XMC_CCU4_lDeassertReset+0x20>
      break;
#endif

    default:
      XMC_ASSERT("XMC_CCU4_lDeassertReset:Invalid Module Pointer", 0);
      break;   
 80268ca:	e007      	b.n	80268dc <XMC_CCU4_lDeassertReset+0x28>
__STATIC_INLINE void XMC_CCU4_lDeassertReset(const XMC_CCU4_MODULE_t *const module)
{
  switch ((uint32_t)module)
  {
    case (uint32_t)CCU40:
      XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU40);
 80268cc:	2004      	movs	r0, #4
 80268ce:	f7ff fc55 	bl	802617c <XMC_SCU_RESET_DeassertPeripheralReset>
      break;
 80268d2:	e003      	b.n	80268dc <XMC_CCU4_lDeassertReset+0x28>
      
#if defined(CCU41)
    case (uint32_t)CCU41:
      XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU41);
 80268d4:	2008      	movs	r0, #8
 80268d6:	f7ff fc51 	bl	802617c <XMC_SCU_RESET_DeassertPeripheralReset>
      break;
 80268da:	bf00      	nop
    default:
      XMC_ASSERT("XMC_CCU4_lDeassertReset:Invalid Module Pointer", 0);
      break;   

  }
}
 80268dc:	3708      	adds	r7, #8
 80268de:	46bd      	mov	sp, r7
 80268e0:	bd80      	pop	{r7, pc}
 80268e2:	bf00      	nop
 80268e4:	4000c000 	.word	0x4000c000
 80268e8:	40010000 	.word	0x40010000

080268ec <XMC_CCU4_lUngateClock>:

  }
}

__STATIC_INLINE void XMC_CCU4_lUngateClock(const XMC_CCU4_MODULE_t *const module)
{
 80268ec:	b580      	push	{r7, lr}
 80268ee:	b082      	sub	sp, #8
 80268f0:	af00      	add	r7, sp, #0
 80268f2:	6078      	str	r0, [r7, #4]
  switch ((uint32_t)module)
 80268f4:	687b      	ldr	r3, [r7, #4]
 80268f6:	4a09      	ldr	r2, [pc, #36]	; (802691c <XMC_CCU4_lUngateClock+0x30>)
 80268f8:	4293      	cmp	r3, r2
 80268fa:	d003      	beq.n	8026904 <XMC_CCU4_lUngateClock+0x18>
 80268fc:	4a08      	ldr	r2, [pc, #32]	; (8026920 <XMC_CCU4_lUngateClock+0x34>)
 80268fe:	4293      	cmp	r3, r2
 8026900:	d004      	beq.n	802690c <XMC_CCU4_lUngateClock+0x20>
      break;
#endif  

    default:
      XMC_ASSERT("XMC_CCU4_lUngateClock:Invalid Module Pointer", 0);
      break;   
 8026902:	e007      	b.n	8026914 <XMC_CCU4_lUngateClock+0x28>
__STATIC_INLINE void XMC_CCU4_lUngateClock(const XMC_CCU4_MODULE_t *const module)
{
  switch ((uint32_t)module)
  {
    case (uint32_t)CCU40:
      XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU40);
 8026904:	2004      	movs	r0, #4
 8026906:	f7ff fdad 	bl	8026464 <XMC_SCU_CLOCK_UngatePeripheralClock>
      break;
 802690a:	e003      	b.n	8026914 <XMC_CCU4_lUngateClock+0x28>
      
#if defined(CCU41)      
    case (uint32_t)CCU41:
      XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU41);
 802690c:	2008      	movs	r0, #8
 802690e:	f7ff fda9 	bl	8026464 <XMC_SCU_CLOCK_UngatePeripheralClock>
      break;
 8026912:	bf00      	nop
    default:
      XMC_ASSERT("XMC_CCU4_lUngateClock:Invalid Module Pointer", 0);
      break;   
    
  }
}
 8026914:	3708      	adds	r7, #8
 8026916:	46bd      	mov	sp, r7
 8026918:	bd80      	pop	{r7, pc}
 802691a:	bf00      	nop
 802691c:	4000c000 	.word	0x4000c000
 8026920:	40010000 	.word	0x40010000

08026924 <XMC_CCU4_EnableModule>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 ********************************************************************************************************************/

void XMC_CCU4_EnableModule(XMC_CCU4_MODULE_t *const module)
{
 8026924:	b580      	push	{r7, lr}
 8026926:	b082      	sub	sp, #8
 8026928:	af00      	add	r7, sp, #0
 802692a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_EnableModule:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));

#if UC_FAMILY == XMC4
  /* Enable CCU4 module clock */
  XMC_SCU_CLOCK_EnableClock(XMC_SCU_CLOCK_CCU);
 802692c:	2010      	movs	r0, #16
 802692e:	f7ff fd89 	bl	8026444 <XMC_SCU_CLOCK_EnableClock>
#endif
  
#if defined(CLOCK_GATING_SUPPORTED)
  XMC_CCU4_lUngateClock(module);
 8026932:	6878      	ldr	r0, [r7, #4]
 8026934:	f7ff ffda 	bl	80268ec <XMC_CCU4_lUngateClock>
#endif

#if defined(PERIPHERAL_RESET_SUPPORTED)
  XMC_CCU4_lDeassertReset(module);
 8026938:	6878      	ldr	r0, [r7, #4]
 802693a:	f7ff ffbb 	bl	80268b4 <XMC_CCU4_lDeassertReset>
#endif
}
 802693e:	3708      	adds	r7, #8
 8026940:	46bd      	mov	sp, r7
 8026942:	bd80      	pop	{r7, pc}

08026944 <XMC_CCU4_Init>:
#endif
}

/* API to initialize CCU4 global resources  */
void XMC_CCU4_Init(XMC_CCU4_MODULE_t *const module, const XMC_CCU4_SLICE_MCMS_ACTION_t mcs_action)
{
 8026944:	b580      	push	{r7, lr}
 8026946:	b084      	sub	sp, #16
 8026948:	af00      	add	r7, sp, #0
 802694a:	6078      	str	r0, [r7, #4]
 802694c:	460b      	mov	r3, r1
 802694e:	70fb      	strb	r3, [r7, #3]
  
  XMC_ASSERT("XMC_CCU4_Init:Invalid module pointer", XMC_CCU4_IsValidModule(module));
  XMC_ASSERT("XMC_CCU4_Init:Invalid mcs action", XMC_CCU4_SLICE_CHECK_MCS_ACTION(mcs_action));

  /* Enable CCU4 module */
  XMC_CCU4_EnableModule(module);
 8026950:	6878      	ldr	r0, [r7, #4]
 8026952:	f7ff ffe7 	bl	8026924 <XMC_CCU4_EnableModule>
  /* Start the prescaler */
  XMC_CCU4_StartPrescaler(module);
 8026956:	6878      	ldr	r0, [r7, #4]
 8026958:	f7ff ff9c 	bl	8026894 <XMC_CCU4_StartPrescaler>
  
  gctrl = module->GCTRL;
 802695c:	687b      	ldr	r3, [r7, #4]
 802695e:	681b      	ldr	r3, [r3, #0]
 8026960:	60fb      	str	r3, [r7, #12]
  gctrl &= ~((uint32_t) CCU4_GCTRL_MSDE_Msk);
 8026962:	68fb      	ldr	r3, [r7, #12]
 8026964:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8026968:	60fb      	str	r3, [r7, #12]
  gctrl |= ((uint32_t) mcs_action) << CCU4_GCTRL_MSDE_Pos;
 802696a:	78fb      	ldrb	r3, [r7, #3]
 802696c:	039b      	lsls	r3, r3, #14
 802696e:	68fa      	ldr	r2, [r7, #12]
 8026970:	4313      	orrs	r3, r2
 8026972:	60fb      	str	r3, [r7, #12]
  
  module->GCTRL = gctrl;
 8026974:	687b      	ldr	r3, [r7, #4]
 8026976:	68fa      	ldr	r2, [r7, #12]
 8026978:	601a      	str	r2, [r3, #0]
}
 802697a:	3710      	adds	r7, #16
 802697c:	46bd      	mov	sp, r7
 802697e:	bd80      	pop	{r7, pc}

08026980 <XMC_CCU4_SLICE_CompareInit>:
}

/* API to configure CC4 Slice as Timer */
void XMC_CCU4_SLICE_CompareInit(XMC_CCU4_SLICE_t *const slice,
		                            const XMC_CCU4_SLICE_COMPARE_CONFIG_t *const compare_init)
{
 8026980:	b480      	push	{r7}
 8026982:	b083      	sub	sp, #12
 8026984:	af00      	add	r7, sp, #0
 8026986:	6078      	str	r0, [r7, #4]
 8026988:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_CompareInit:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_CompareInit:Compare Init Pointer is NULL",
             (XMC_CCU4_SLICE_COMPARE_CONFIG_t *) NULL != compare_init);

  /* Program the timer mode */
  slice->TC = compare_init->tc;
 802698a:	683b      	ldr	r3, [r7, #0]
 802698c:	681a      	ldr	r2, [r3, #0]
 802698e:	687b      	ldr	r3, [r7, #4]
 8026990:	615a      	str	r2, [r3, #20]
  /* Enable the timer concatenation */
  slice->CMC = ((uint32_t) compare_init->timer_concatenation << CCU4_CC4_CMC_TCE_Pos);
 8026992:	683b      	ldr	r3, [r7, #0]
 8026994:	795b      	ldrb	r3, [r3, #5]
 8026996:	f3c3 1340 	ubfx	r3, r3, #5, #1
 802699a:	b2db      	uxtb	r3, r3
 802699c:	051a      	lsls	r2, r3, #20
 802699e:	687b      	ldr	r3, [r7, #4]
 80269a0:	605a      	str	r2, [r3, #4]
  /* Program initial prescaler divider value */
  slice->PSC = (uint32_t) compare_init->prescaler_initval;
 80269a2:	683b      	ldr	r3, [r7, #0]
 80269a4:	791b      	ldrb	r3, [r3, #4]
 80269a6:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80269aa:	b2db      	uxtb	r3, r3
 80269ac:	461a      	mov	r2, r3
 80269ae:	687b      	ldr	r3, [r7, #4]
 80269b0:	625a      	str	r2, [r3, #36]	; 0x24
  /* Program the dither compare value */
  slice->DITS = (uint32_t) compare_init->dither_limit;
 80269b2:	683b      	ldr	r3, [r7, #0]
 80269b4:	795b      	ldrb	r3, [r3, #5]
 80269b6:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80269ba:	b2db      	uxtb	r3, r3
 80269bc:	461a      	mov	r2, r3
 80269be:	687b      	ldr	r3, [r7, #4]
 80269c0:	621a      	str	r2, [r3, #32]
  /* Program timer output passive level */
  slice->PSL = (uint32_t) compare_init->passive_level;
 80269c2:	683b      	ldr	r3, [r7, #0]
 80269c4:	795b      	ldrb	r3, [r3, #5]
 80269c6:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80269ca:	b2db      	uxtb	r3, r3
 80269cc:	461a      	mov	r2, r3
 80269ce:	687b      	ldr	r3, [r7, #4]
 80269d0:	619a      	str	r2, [r3, #24]
  /* Program floating prescaler compare value */
  slice->FPCS = (uint32_t) compare_init->float_limit;
 80269d2:	683b      	ldr	r3, [r7, #0]
 80269d4:	791b      	ldrb	r3, [r3, #4]
 80269d6:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80269da:	b2db      	uxtb	r3, r3
 80269dc:	461a      	mov	r2, r3
 80269de:	687b      	ldr	r3, [r7, #4]
 80269e0:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80269e2:	370c      	adds	r7, #12
 80269e4:	46bd      	mov	sp, r7
 80269e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80269ea:	4770      	bx	lr

080269ec <XMC_CCU4_SLICE_SetInterruptNode>:

/* Binds a capcom event to an NVIC node  */
void XMC_CCU4_SLICE_SetInterruptNode(XMC_CCU4_SLICE_t *const slice,
                                     const XMC_CCU4_SLICE_IRQ_ID_t event,
                                     const XMC_CCU4_SLICE_SR_ID_t sr)
{
 80269ec:	b480      	push	{r7}
 80269ee:	b087      	sub	sp, #28
 80269f0:	af00      	add	r7, sp, #0
 80269f2:	6078      	str	r0, [r7, #4]
 80269f4:	460b      	mov	r3, r1
 80269f6:	70fb      	strb	r3, [r7, #3]
 80269f8:	4613      	mov	r3, r2
 80269fa:	70bb      	strb	r3, [r7, #2]

  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid SR ID ", XMC_CCU4_SLICE_CHECK_SR_ID(sr));
  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid event", XMC_CCU4_SLICE_CHECK_INTERRUPT(event));
  
  srs = slice->SRS;
 80269fc:	687b      	ldr	r3, [r7, #4]
 80269fe:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8026a02:	60fb      	str	r3, [r7, #12]
  
  switch(event)
 8026a04:	78fb      	ldrb	r3, [r7, #3]
 8026a06:	2b09      	cmp	r3, #9
 8026a08:	d82c      	bhi.n	8026a64 <XMC_CCU4_SLICE_SetInterruptNode+0x78>
 8026a0a:	a201      	add	r2, pc, #4	; (adr r2, 8026a10 <XMC_CCU4_SLICE_SetInterruptNode+0x24>)
 8026a0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8026a10:	08026a39 	.word	0x08026a39
 8026a14:	08026a39 	.word	0x08026a39
 8026a18:	08026a43 	.word	0x08026a43
 8026a1c:	08026a43 	.word	0x08026a43
 8026a20:	08026a65 	.word	0x08026a65
 8026a24:	08026a65 	.word	0x08026a65
 8026a28:	08026a65 	.word	0x08026a65
 8026a2c:	08026a65 	.word	0x08026a65
 8026a30:	08026a4d 	.word	0x08026a4d
 8026a34:	08026a59 	.word	0x08026a59
  {
    case XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH:
    case XMC_CCU4_SLICE_IRQ_ID_ONE_MATCH:
      mask = ((uint32_t) CCU4_CC4_SRS_POSR_Msk);
 8026a38:	2303      	movs	r3, #3
 8026a3a:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_POSR_Pos;
 8026a3c:	2300      	movs	r3, #0
 8026a3e:	617b      	str	r3, [r7, #20]
      break;
 8026a40:	e016      	b.n	8026a70 <XMC_CCU4_SLICE_SetInterruptNode+0x84>

    case XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_UP:
    case XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_DOWN:
      mask = ((uint32_t) CCU4_CC4_SRS_CMSR_Msk);
 8026a42:	230c      	movs	r3, #12
 8026a44:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_CMSR_Pos;
 8026a46:	2302      	movs	r3, #2
 8026a48:	617b      	str	r3, [r7, #20]
      break;
 8026a4a:	e011      	b.n	8026a70 <XMC_CCU4_SLICE_SetInterruptNode+0x84>

    case XMC_CCU4_SLICE_IRQ_ID_EVENT0:
      mask = ((uint32_t) CCU4_CC4_SRS_E0SR_Msk);
 8026a4c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8026a50:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_E0SR_Pos;
 8026a52:	2308      	movs	r3, #8
 8026a54:	617b      	str	r3, [r7, #20]
      break;
 8026a56:	e00b      	b.n	8026a70 <XMC_CCU4_SLICE_SetInterruptNode+0x84>

    case XMC_CCU4_SLICE_IRQ_ID_EVENT1:
      mask = ((uint32_t) CCU4_CC4_SRS_E1SR_Msk);
 8026a58:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8026a5c:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_E1SR_Pos;
 8026a5e:	230a      	movs	r3, #10
 8026a60:	617b      	str	r3, [r7, #20]
      break;
 8026a62:	e005      	b.n	8026a70 <XMC_CCU4_SLICE_SetInterruptNode+0x84>

    default:
      mask = ((uint32_t) CCU4_CC4_SRS_E2SR_Msk);
 8026a64:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8026a68:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_E2SR_Pos;
 8026a6a:	230c      	movs	r3, #12
 8026a6c:	617b      	str	r3, [r7, #20]
      break;
 8026a6e:	bf00      	nop
  }
  
  srs &= ~mask; 
 8026a70:	693b      	ldr	r3, [r7, #16]
 8026a72:	43db      	mvns	r3, r3
 8026a74:	68fa      	ldr	r2, [r7, #12]
 8026a76:	4013      	ands	r3, r2
 8026a78:	60fb      	str	r3, [r7, #12]
  srs |= (uint32_t)sr << pos;
 8026a7a:	78ba      	ldrb	r2, [r7, #2]
 8026a7c:	697b      	ldr	r3, [r7, #20]
 8026a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8026a82:	68fa      	ldr	r2, [r7, #12]
 8026a84:	4313      	orrs	r3, r2
 8026a86:	60fb      	str	r3, [r7, #12]
  slice->SRS = srs;
 8026a88:	687b      	ldr	r3, [r7, #4]
 8026a8a:	68fa      	ldr	r2, [r7, #12]
 8026a8c:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
}
 8026a90:	371c      	adds	r7, #28
 8026a92:	46bd      	mov	sp, r7
 8026a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026a98:	4770      	bx	lr
 8026a9a:	bf00      	nop

08026a9c <XMC_ECAT_Enable>:
  ECAT0->MII_PDI_ACS_STATE |= 0x01;
}

/* EtherCAT module clock ungating and deassert reset API (Enables ECAT) */
void XMC_ECAT_Enable(void)
{
 8026a9c:	b580      	push	{r7, lr}
 8026a9e:	af00      	add	r7, sp, #0
  XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_ECAT0);
 8026aa0:	4806      	ldr	r0, [pc, #24]	; (8026abc <XMC_ECAT_Enable+0x20>)
 8026aa2:	f7ff fcdf 	bl	8026464 <XMC_SCU_CLOCK_UngatePeripheralClock>
  XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_ECAT0);
 8026aa6:	4805      	ldr	r0, [pc, #20]	; (8026abc <XMC_ECAT_Enable+0x20>)
 8026aa8:	f7ff fb68 	bl	802617c <XMC_SCU_RESET_DeassertPeripheralReset>

  while (XMC_SCU_RESET_IsPeripheralResetAsserted(XMC_SCU_PERIPHERAL_RESET_ECAT0) == true){}
 8026aac:	bf00      	nop
 8026aae:	4803      	ldr	r0, [pc, #12]	; (8026abc <XMC_ECAT_Enable+0x20>)
 8026ab0:	f7ff fb80 	bl	80261b4 <XMC_SCU_RESET_IsPeripheralResetAsserted>
 8026ab4:	4603      	mov	r3, r0
 8026ab6:	2b00      	cmp	r3, #0
 8026ab8:	d1f9      	bne.n	8026aae <XMC_ECAT_Enable+0x12>
}
 8026aba:	bd80      	pop	{r7, pc}
 8026abc:	20000400 	.word	0x20000400

08026ac0 <XMC_ECAT_Init>:
  XMC_SCU_CLOCK_GatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_ECAT0);
}

/* EtherCAT initialization function */
void XMC_ECAT_Init(XMC_ECAT_CONFIG_t *const config)
{
 8026ac0:	b580      	push	{r7, lr}
 8026ac2:	b082      	sub	sp, #8
 8026ac4:	af00      	add	r7, sp, #0
 8026ac6:	6078      	str	r0, [r7, #4]
  XMC_ECAT_Enable();
 8026ac8:	f7ff ffe8 	bl	8026a9c <XMC_ECAT_Enable>

  /* The process memory is not accessible until the ESC Configuration Area is loaded successfully. */
  
  /* words 0x0-0x3 */
  ECAT0->EEP_DATA[0U] = config->dword[0U];
 8026acc:	4a19      	ldr	r2, [pc, #100]	; (8026b34 <XMC_ECAT_Init+0x74>)
 8026ace:	687b      	ldr	r3, [r7, #4]
 8026ad0:	681b      	ldr	r3, [r3, #0]
 8026ad2:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  ECAT0->EEP_DATA[1U] = config->dword[1U];
 8026ad6:	4a17      	ldr	r2, [pc, #92]	; (8026b34 <XMC_ECAT_Init+0x74>)
 8026ad8:	687b      	ldr	r3, [r7, #4]
 8026ada:	685b      	ldr	r3, [r3, #4]
 8026adc:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
  ECAT0->EEP_CONT_STAT |= (uint16_t)((uint16_t)0x4U << (uint16_t)ECAT_EEP_CONT_STAT_CMD_REG_Pos);
 8026ae0:	4a14      	ldr	r2, [pc, #80]	; (8026b34 <XMC_ECAT_Init+0x74>)
 8026ae2:	4b14      	ldr	r3, [pc, #80]	; (8026b34 <XMC_ECAT_Init+0x74>)
 8026ae4:	f8b3 3502 	ldrh.w	r3, [r3, #1282]	; 0x502
 8026ae8:	b29b      	uxth	r3, r3
 8026aea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8026aee:	b29b      	uxth	r3, r3
 8026af0:	f8a2 3502 	strh.w	r3, [r2, #1282]	; 0x502

  /* words 0x4-0x7 */
  ECAT0->EEP_DATA[0U] = config->dword[2U];
 8026af4:	4a0f      	ldr	r2, [pc, #60]	; (8026b34 <XMC_ECAT_Init+0x74>)
 8026af6:	687b      	ldr	r3, [r7, #4]
 8026af8:	689b      	ldr	r3, [r3, #8]
 8026afa:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  ECAT0->EEP_DATA[1U] = config->dword[3U];
 8026afe:	4a0d      	ldr	r2, [pc, #52]	; (8026b34 <XMC_ECAT_Init+0x74>)
 8026b00:	687b      	ldr	r3, [r7, #4]
 8026b02:	68db      	ldr	r3, [r3, #12]
 8026b04:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
  ECAT0->EEP_CONT_STAT |= (uint16_t)((uint16_t)0x4U << (uint16_t)ECAT_EEP_CONT_STAT_CMD_REG_Pos);
 8026b08:	4a0a      	ldr	r2, [pc, #40]	; (8026b34 <XMC_ECAT_Init+0x74>)
 8026b0a:	4b0a      	ldr	r3, [pc, #40]	; (8026b34 <XMC_ECAT_Init+0x74>)
 8026b0c:	f8b3 3502 	ldrh.w	r3, [r3, #1282]	; 0x502
 8026b10:	b29b      	uxth	r3, r3
 8026b12:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8026b16:	b29b      	uxth	r3, r3
 8026b18:	f8a2 3502 	strh.w	r3, [r2, #1282]	; 0x502

  while (ECAT0->EEP_CONT_STAT & ECAT_EEP_CONT_STAT_L_STAT_Msk)
 8026b1c:	bf00      	nop
 8026b1e:	4b05      	ldr	r3, [pc, #20]	; (8026b34 <XMC_ECAT_Init+0x74>)
 8026b20:	f8b3 3502 	ldrh.w	r3, [r3, #1282]	; 0x502
 8026b24:	b29b      	uxth	r3, r3
 8026b26:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8026b2a:	2b00      	cmp	r3, #0
 8026b2c:	d1f7      	bne.n	8026b1e <XMC_ECAT_Init+0x5e>
  {
    /* Wait until the EEPROM_Loaded signal is active */
  }

}
 8026b2e:	3708      	adds	r7, #8
 8026b30:	46bd      	mov	sp, r7
 8026b32:	bd80      	pop	{r7, pc}
 8026b34:	54010000 	.word	0x54010000

08026b38 <XMC_ECAT_DisableEvent>:
{
  ECAT0->AL_EVENT_MASK |= event;
}
/* EtherCAT application event disable API */
void XMC_ECAT_DisableEvent(uint32_t event)
{
 8026b38:	b480      	push	{r7}
 8026b3a:	b083      	sub	sp, #12
 8026b3c:	af00      	add	r7, sp, #0
 8026b3e:	6078      	str	r0, [r7, #4]
  ECAT0->AL_EVENT_MASK &= ~event;
 8026b40:	4906      	ldr	r1, [pc, #24]	; (8026b5c <XMC_ECAT_DisableEvent+0x24>)
 8026b42:	4b06      	ldr	r3, [pc, #24]	; (8026b5c <XMC_ECAT_DisableEvent+0x24>)
 8026b44:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8026b48:	687b      	ldr	r3, [r7, #4]
 8026b4a:	43db      	mvns	r3, r3
 8026b4c:	4013      	ands	r3, r2
 8026b4e:	f8c1 3204 	str.w	r3, [r1, #516]	; 0x204
}
 8026b52:	370c      	adds	r7, #12
 8026b54:	46bd      	mov	sp, r7
 8026b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026b5a:	4770      	bx	lr
 8026b5c:	54010000 	.word	0x54010000

08026b60 <XMC_ECAT_DisableSyncManChannel>:
  return (ECAT0->AL_EVENT_REQ);
}

/* EtherCAT SyncManager channel disable function*/
void XMC_ECAT_DisableSyncManChannel(const uint8_t channel)
{
 8026b60:	b480      	push	{r7}
 8026b62:	b083      	sub	sp, #12
 8026b64:	af00      	add	r7, sp, #0
 8026b66:	4603      	mov	r3, r0
 8026b68:	71fb      	strb	r3, [r7, #7]
  ((ECAT0_SM_Type *)(void*)((uint8_t *)(void*)ECAT0_SM0 + (channel * 8U)))->SM_PDI_CTR |= 0x1U;
 8026b6a:	79fb      	ldrb	r3, [r7, #7]
 8026b6c:	00db      	lsls	r3, r3, #3
 8026b6e:	f103 43a8 	add.w	r3, r3, #1409286144	; 0x54000000
 8026b72:	f503 3384 	add.w	r3, r3, #67584	; 0x10800
 8026b76:	79fa      	ldrb	r2, [r7, #7]
 8026b78:	00d2      	lsls	r2, r2, #3
 8026b7a:	f102 42a8 	add.w	r2, r2, #1409286144	; 0x54000000
 8026b7e:	f502 3284 	add.w	r2, r2, #67584	; 0x10800
 8026b82:	79d2      	ldrb	r2, [r2, #7]
 8026b84:	b2d2      	uxtb	r2, r2
 8026b86:	f042 0201 	orr.w	r2, r2, #1
 8026b8a:	b2d2      	uxtb	r2, r2
 8026b8c:	71da      	strb	r2, [r3, #7]
}
 8026b8e:	370c      	adds	r7, #12
 8026b90:	46bd      	mov	sp, r7
 8026b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026b96:	4770      	bx	lr

08026b98 <XMC_ERU_ETL_Init>:
 ********************************************************************************************************************/
/* Initializes the selected ERU_ETLx channel with the config structure.  */
void XMC_ERU_ETL_Init(XMC_ERU_t *const eru,
                      const uint8_t channel,
                      const XMC_ERU_ETL_CONFIG_t *const config)
{ 
 8026b98:	b580      	push	{r7, lr}
 8026b9a:	b084      	sub	sp, #16
 8026b9c:	af00      	add	r7, sp, #0
 8026b9e:	60f8      	str	r0, [r7, #12]
 8026ba0:	460b      	mov	r3, r1
 8026ba2:	607a      	str	r2, [r7, #4]
 8026ba4:	72fb      	strb	r3, [r7, #11]
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Module Pointer", XMC_ERU_CHECK_MODULE_PTR(eru));
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Channel Number", (channel < 4U));

  XMC_ERU_Enable(eru);
 8026ba6:	68f8      	ldr	r0, [r7, #12]
 8026ba8:	f7ff f8ba 	bl	8025d20 <XMC_ERU_Enable>

  eru->EXISEL = (eru->EXISEL & 
 8026bac:	68fb      	ldr	r3, [r7, #12]
 8026bae:	681a      	ldr	r2, [r3, #0]
                 ~((uint32_t)(ERU_EXISEL_EXS0A_Msk | ERU_EXISEL_EXS0B_Msk) << (channel * ERU_EXISEL_BITSIZE))) |
 8026bb0:	7afb      	ldrb	r3, [r7, #11]
 8026bb2:	009b      	lsls	r3, r3, #2
 8026bb4:	4619      	mov	r1, r3
 8026bb6:	230f      	movs	r3, #15
 8026bb8:	408b      	lsls	r3, r1
 8026bba:	43db      	mvns	r3, r3
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Module Pointer", XMC_ERU_CHECK_MODULE_PTR(eru));
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Channel Number", (channel < 4U));

  XMC_ERU_Enable(eru);

  eru->EXISEL = (eru->EXISEL & 
 8026bbc:	401a      	ands	r2, r3
                 ~((uint32_t)(ERU_EXISEL_EXS0A_Msk | ERU_EXISEL_EXS0B_Msk) << (channel * ERU_EXISEL_BITSIZE))) |
                (config->input << (channel * (uint32_t)ERU_EXISEL_BITSIZE));
 8026bbe:	687b      	ldr	r3, [r7, #4]
 8026bc0:	681b      	ldr	r3, [r3, #0]
 8026bc2:	7af9      	ldrb	r1, [r7, #11]
 8026bc4:	0089      	lsls	r1, r1, #2
 8026bc6:	408b      	lsls	r3, r1
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Channel Number", (channel < 4U));

  XMC_ERU_Enable(eru);

  eru->EXISEL = (eru->EXISEL & 
                 ~((uint32_t)(ERU_EXISEL_EXS0A_Msk | ERU_EXISEL_EXS0B_Msk) << (channel * ERU_EXISEL_BITSIZE))) |
 8026bc8:	431a      	orrs	r2, r3
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Module Pointer", XMC_ERU_CHECK_MODULE_PTR(eru));
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Channel Number", (channel < 4U));

  XMC_ERU_Enable(eru);

  eru->EXISEL = (eru->EXISEL & 
 8026bca:	68fb      	ldr	r3, [r7, #12]
 8026bcc:	601a      	str	r2, [r3, #0]
                 ~((uint32_t)(ERU_EXISEL_EXS0A_Msk | ERU_EXISEL_EXS0B_Msk) << (channel * ERU_EXISEL_BITSIZE))) |
                (config->input << (channel * (uint32_t)ERU_EXISEL_BITSIZE));
  
  eru->EXICON[channel] = config->raw;
 8026bce:	7afa      	ldrb	r2, [r7, #11]
 8026bd0:	687b      	ldr	r3, [r7, #4]
 8026bd2:	6859      	ldr	r1, [r3, #4]
 8026bd4:	68fb      	ldr	r3, [r7, #12]
 8026bd6:	3204      	adds	r2, #4
 8026bd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8026bdc:	3710      	adds	r7, #16
 8026bde:	46bd      	mov	sp, r7
 8026be0:	bd80      	pop	{r7, pc}
 8026be2:	bf00      	nop

08026be4 <XMC_ERU_OGU_Init>:

/* Initializes the selected ERU_OGUy channel with the config structure.  */
void XMC_ERU_OGU_Init(XMC_ERU_t *const eru,
                      const uint8_t channel,
                      const XMC_ERU_OGU_CONFIG_t *const config)
{
 8026be4:	b580      	push	{r7, lr}
 8026be6:	b084      	sub	sp, #16
 8026be8:	af00      	add	r7, sp, #0
 8026bea:	60f8      	str	r0, [r7, #12]
 8026bec:	460b      	mov	r3, r1
 8026bee:	607a      	str	r2, [r7, #4]
 8026bf0:	72fb      	strb	r3, [r7, #11]
  XMC_ASSERT("XMC_ERU_OGU_Init:Invalid Module Pointer", XMC_ERU_CHECK_MODULE_PTR(eru));
  XMC_ASSERT("XMC_ERU_OGU_Init:Invalid Channel Number", (channel < 4U));

  XMC_ERU_Enable(eru);
 8026bf2:	68f8      	ldr	r0, [r7, #12]
 8026bf4:	f7ff f894 	bl	8025d20 <XMC_ERU_Enable>

  eru->EXOCON[channel] = config->raw;
 8026bf8:	7afa      	ldrb	r2, [r7, #11]
 8026bfa:	687b      	ldr	r3, [r7, #4]
 8026bfc:	6819      	ldr	r1, [r3, #0]
 8026bfe:	68fb      	ldr	r3, [r7, #12]
 8026c00:	3208      	adds	r2, #8
 8026c02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8026c06:	3710      	adds	r7, #16
 8026c08:	46bd      	mov	sp, r7
 8026c0a:	bd80      	pop	{r7, pc}

08026c0c <XMC_FCE_Init>:
/*
 * Initialize the FCE peripheral:
 * Update FCE configuration and initialize seed value
 */
XMC_FCE_STATUS_t XMC_FCE_Init(const XMC_FCE_t *const engine)
{
 8026c0c:	b480      	push	{r7}
 8026c0e:	b083      	sub	sp, #12
 8026c10:	af00      	add	r7, sp, #0
 8026c12:	6078      	str	r0, [r7, #4]
  engine->kernel_ptr->CFG = engine->fce_cfg_update.regval;
 8026c14:	687b      	ldr	r3, [r7, #4]
 8026c16:	681b      	ldr	r3, [r3, #0]
 8026c18:	687a      	ldr	r2, [r7, #4]
 8026c1a:	6852      	ldr	r2, [r2, #4]
 8026c1c:	609a      	str	r2, [r3, #8]
  engine->kernel_ptr->CRC = engine->seedvalue;
 8026c1e:	687b      	ldr	r3, [r7, #4]
 8026c20:	681b      	ldr	r3, [r3, #0]
 8026c22:	687a      	ldr	r2, [r7, #4]
 8026c24:	6892      	ldr	r2, [r2, #8]
 8026c26:	619a      	str	r2, [r3, #24]
  
  return XMC_FCE_STATUS_OK;
 8026c28:	2300      	movs	r3, #0
}
 8026c2a:	4618      	mov	r0, r3
 8026c2c:	370c      	adds	r7, #12
 8026c2e:	46bd      	mov	sp, r7
 8026c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026c34:	4770      	bx	lr
 8026c36:	bf00      	nop

08026c38 <XMC_FCE_Enable>:

}

/* Enable FCE */
void XMC_FCE_Enable(void)
{
 8026c38:	b580      	push	{r7, lr}
 8026c3a:	af00      	add	r7, sp, #0
#if defined(CLOCK_GATING_SUPPORTED)
  XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_FCE);
 8026c3c:	4806      	ldr	r0, [pc, #24]	; (8026c58 <XMC_FCE_Enable+0x20>)
 8026c3e:	f7ff fc11 	bl	8026464 <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif

  XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_FCE);
 8026c42:	4805      	ldr	r0, [pc, #20]	; (8026c58 <XMC_FCE_Enable+0x20>)
 8026c44:	f7ff fa9a 	bl	802617c <XMC_SCU_RESET_DeassertPeripheralReset>

  FCE->CLC &= (uint32_t)~FCE_CLC_DISR_Msk;
 8026c48:	4a04      	ldr	r2, [pc, #16]	; (8026c5c <XMC_FCE_Enable+0x24>)
 8026c4a:	4b04      	ldr	r3, [pc, #16]	; (8026c5c <XMC_FCE_Enable+0x24>)
 8026c4c:	681b      	ldr	r3, [r3, #0]
 8026c4e:	f023 0301 	bic.w	r3, r3, #1
 8026c52:	6013      	str	r3, [r2, #0]
}
 8026c54:	bd80      	pop	{r7, pc}
 8026c56:	bf00      	nop
 8026c58:	20000040 	.word	0x20000040
 8026c5c:	50020000 	.word	0x50020000

08026c60 <XMC_FCE_CalculateCRC32>:
/* Calculate and return the IEEE 802.3 Ethernet CRC32 checksum */
XMC_FCE_STATUS_t XMC_FCE_CalculateCRC32(const XMC_FCE_t *const engine,
                                        const uint32_t *data,
										uint32_t length,
										uint32_t *result)
{
 8026c60:	b480      	push	{r7}
 8026c62:	b087      	sub	sp, #28
 8026c64:	af00      	add	r7, sp, #0
 8026c66:	60f8      	str	r0, [r7, #12]
 8026c68:	60b9      	str	r1, [r7, #8]
 8026c6a:	607a      	str	r2, [r7, #4]
 8026c6c:	603b      	str	r3, [r7, #0]
  XMC_FCE_STATUS_t status = XMC_FCE_STATUS_OK;
 8026c6e:	2300      	movs	r3, #0
 8026c70:	75fb      	strb	r3, [r7, #23]
  XMC_ASSERT("XMC_FCE_CalculateCRC32: Length field is empty", (length != 0));
  XMC_ASSERT("XMC_FCE_CalculateCRC32: Length is not aligned", ((length & 0x03) == 0));
  XMC_ASSERT("XMC_FCE_CalculateCRC32: Buffer is not aligned", (((uint32_t)data % 4U) == 0));

  /* Check if data and length are word aligned */
  if (((length & 0x03U) != 0U) || (((uint32_t)length % 4U) != 0U))
 8026c72:	687b      	ldr	r3, [r7, #4]
 8026c74:	f003 0303 	and.w	r3, r3, #3
 8026c78:	2b00      	cmp	r3, #0
 8026c7a:	d104      	bne.n	8026c86 <XMC_FCE_CalculateCRC32+0x26>
 8026c7c:	687b      	ldr	r3, [r7, #4]
 8026c7e:	f003 0303 	and.w	r3, r3, #3
 8026c82:	2b00      	cmp	r3, #0
 8026c84:	d002      	beq.n	8026c8c <XMC_FCE_CalculateCRC32+0x2c>
  {
    status = XMC_FCE_STATUS_ERROR;
 8026c86:	2302      	movs	r3, #2
 8026c88:	75fb      	strb	r3, [r7, #23]
 8026c8a:	e013      	b.n	8026cb4 <XMC_FCE_CalculateCRC32+0x54>
  }
  else
  {
    while (0UL != length)
 8026c8c:	e00a      	b.n	8026ca4 <XMC_FCE_CalculateCRC32+0x44>
    {
      engine->kernel_ptr->IR = *data;
 8026c8e:	68fb      	ldr	r3, [r7, #12]
 8026c90:	681b      	ldr	r3, [r3, #0]
 8026c92:	68ba      	ldr	r2, [r7, #8]
 8026c94:	6812      	ldr	r2, [r2, #0]
 8026c96:	601a      	str	r2, [r3, #0]
      data++;
 8026c98:	68bb      	ldr	r3, [r7, #8]
 8026c9a:	3304      	adds	r3, #4
 8026c9c:	60bb      	str	r3, [r7, #8]
      length -= 4U;
 8026c9e:	687b      	ldr	r3, [r7, #4]
 8026ca0:	3b04      	subs	r3, #4
 8026ca2:	607b      	str	r3, [r7, #4]
  {
    status = XMC_FCE_STATUS_ERROR;
  }
  else
  {
    while (0UL != length)
 8026ca4:	687b      	ldr	r3, [r7, #4]
 8026ca6:	2b00      	cmp	r3, #0
 8026ca8:	d1f1      	bne.n	8026c8e <XMC_FCE_CalculateCRC32+0x2e>
      engine->kernel_ptr->IR = *data;
      data++;
      length -= 4U;
    }

    *result = engine->kernel_ptr->CRC;
 8026caa:	68fb      	ldr	r3, [r7, #12]
 8026cac:	681b      	ldr	r3, [r3, #0]
 8026cae:	699a      	ldr	r2, [r3, #24]
 8026cb0:	683b      	ldr	r3, [r7, #0]
 8026cb2:	601a      	str	r2, [r3, #0]
  }
  
  return status;
 8026cb4:	7dfb      	ldrb	r3, [r7, #23]
}
 8026cb6:	4618      	mov	r0, r3
 8026cb8:	371c      	adds	r7, #28
 8026cba:	46bd      	mov	sp, r7
 8026cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026cc0:	4770      	bx	lr
 8026cc2:	bf00      	nop

08026cc4 <XMC_GPIO_SetMode>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_SetMode(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_MODE_t mode)
{
 8026cc4:	b480      	push	{r7}
 8026cc6:	b083      	sub	sp, #12
 8026cc8:	af00      	add	r7, sp, #0
 8026cca:	6078      	str	r0, [r7, #4]
 8026ccc:	460b      	mov	r3, r1
 8026cce:	70fb      	strb	r3, [r7, #3]
 8026cd0:	4613      	mov	r3, r2
 8026cd2:	70bb      	strb	r3, [r7, #2]
  XMC_ASSERT("XMC_GPIO_SetMode: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetMode: Invalid mode", XMC_GPIO_IsModeValid(mode));

  port->IOCR[(uint32_t)pin >> 2U] &= ~(uint32_t)((uint32_t)PORT_IOCR_PC_Msk << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U)));
 8026cd4:	78fb      	ldrb	r3, [r7, #3]
 8026cd6:	089b      	lsrs	r3, r3, #2
 8026cd8:	b2db      	uxtb	r3, r3
 8026cda:	4618      	mov	r0, r3
 8026cdc:	78fb      	ldrb	r3, [r7, #3]
 8026cde:	089b      	lsrs	r3, r3, #2
 8026ce0:	b2db      	uxtb	r3, r3
 8026ce2:	461a      	mov	r2, r3
 8026ce4:	687b      	ldr	r3, [r7, #4]
 8026ce6:	3204      	adds	r2, #4
 8026ce8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8026cec:	78fb      	ldrb	r3, [r7, #3]
 8026cee:	f003 0303 	and.w	r3, r3, #3
 8026cf2:	00db      	lsls	r3, r3, #3
 8026cf4:	4619      	mov	r1, r3
 8026cf6:	23f8      	movs	r3, #248	; 0xf8
 8026cf8:	408b      	lsls	r3, r1
 8026cfa:	43db      	mvns	r3, r3
 8026cfc:	ea02 0103 	and.w	r1, r2, r3
 8026d00:	687b      	ldr	r3, [r7, #4]
 8026d02:	1d02      	adds	r2, r0, #4
 8026d04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  port->IOCR[(uint32_t)pin >> 2U] |= (uint32_t)mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
 8026d08:	78fb      	ldrb	r3, [r7, #3]
 8026d0a:	089b      	lsrs	r3, r3, #2
 8026d0c:	b2db      	uxtb	r3, r3
 8026d0e:	4618      	mov	r0, r3
 8026d10:	78fb      	ldrb	r3, [r7, #3]
 8026d12:	089b      	lsrs	r3, r3, #2
 8026d14:	b2db      	uxtb	r3, r3
 8026d16:	461a      	mov	r2, r3
 8026d18:	687b      	ldr	r3, [r7, #4]
 8026d1a:	3204      	adds	r2, #4
 8026d1c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8026d20:	78bb      	ldrb	r3, [r7, #2]
 8026d22:	78f9      	ldrb	r1, [r7, #3]
 8026d24:	f001 0103 	and.w	r1, r1, #3
 8026d28:	00c9      	lsls	r1, r1, #3
 8026d2a:	408b      	lsls	r3, r1
 8026d2c:	ea42 0103 	orr.w	r1, r2, r3
 8026d30:	687b      	ldr	r3, [r7, #4]
 8026d32:	1d02      	adds	r2, r0, #4
 8026d34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8026d38:	370c      	adds	r7, #12
 8026d3a:	46bd      	mov	sp, r7
 8026d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026d40:	4770      	bx	lr
 8026d42:	bf00      	nop

08026d44 <XMC_GPIO_SetHardwareControl>:

void XMC_GPIO_SetHardwareControl(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_HWCTRL_t hwctrl)
{
 8026d44:	b480      	push	{r7}
 8026d46:	b083      	sub	sp, #12
 8026d48:	af00      	add	r7, sp, #0
 8026d4a:	6078      	str	r0, [r7, #4]
 8026d4c:	460b      	mov	r3, r1
 8026d4e:	70fb      	strb	r3, [r7, #3]
 8026d50:	4613      	mov	r3, r2
 8026d52:	70bb      	strb	r3, [r7, #2]
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid hwctrl", XMC_GPIO_CHECK_HWCTRL(hwctrl));

  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 8026d54:	687b      	ldr	r3, [r7, #4]
 8026d56:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8026d58:	78fb      	ldrb	r3, [r7, #3]
 8026d5a:	005b      	lsls	r3, r3, #1
 8026d5c:	4619      	mov	r1, r3
 8026d5e:	2303      	movs	r3, #3
 8026d60:	408b      	lsls	r3, r1
 8026d62:	43db      	mvns	r3, r3
 8026d64:	401a      	ands	r2, r3
 8026d66:	687b      	ldr	r3, [r7, #4]
 8026d68:	675a      	str	r2, [r3, #116]	; 0x74
  port->HWSEL |= (uint32_t)hwctrl << ((uint32_t)pin << 1U);
 8026d6a:	687b      	ldr	r3, [r7, #4]
 8026d6c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8026d6e:	78bb      	ldrb	r3, [r7, #2]
 8026d70:	78f9      	ldrb	r1, [r7, #3]
 8026d72:	0049      	lsls	r1, r1, #1
 8026d74:	408b      	lsls	r3, r1
 8026d76:	431a      	orrs	r2, r3
 8026d78:	687b      	ldr	r3, [r7, #4]
 8026d7a:	675a      	str	r2, [r3, #116]	; 0x74
}
 8026d7c:	370c      	adds	r7, #12
 8026d7e:	46bd      	mov	sp, r7
 8026d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026d84:	4770      	bx	lr
 8026d86:	bf00      	nop

08026d88 <_sbrk>:

// defined in linker script
extern caddr_t Heap_Bank1_Start;
extern caddr_t Heap_Bank1_End;
caddr_t _sbrk(int nbytes)
{
 8026d88:	b580      	push	{r7, lr}
 8026d8a:	b084      	sub	sp, #16
 8026d8c:	af00      	add	r7, sp, #0
 8026d8e:	6078      	str	r0, [r7, #4]
  static caddr_t heap_ptr = NULL;
  caddr_t base;

  if (heap_ptr == NULL) {
 8026d90:	4b14      	ldr	r3, [pc, #80]	; (8026de4 <_sbrk+0x5c>)
 8026d92:	681b      	ldr	r3, [r3, #0]
 8026d94:	2b00      	cmp	r3, #0
 8026d96:	d102      	bne.n	8026d9e <_sbrk+0x16>
    heap_ptr = (caddr_t)&Heap_Bank1_Start;
 8026d98:	4b12      	ldr	r3, [pc, #72]	; (8026de4 <_sbrk+0x5c>)
 8026d9a:	4a13      	ldr	r2, [pc, #76]	; (8026de8 <_sbrk+0x60>)
 8026d9c:	601a      	str	r2, [r3, #0]
  }

  base = heap_ptr;
 8026d9e:	4b11      	ldr	r3, [pc, #68]	; (8026de4 <_sbrk+0x5c>)
 8026da0:	681b      	ldr	r3, [r3, #0]
 8026da2:	60fb      	str	r3, [r7, #12]

  /* heap word alignment */
  nbytes = (nbytes + 3) & ~0x3U;
 8026da4:	687b      	ldr	r3, [r7, #4]
 8026da6:	3303      	adds	r3, #3
 8026da8:	f023 0303 	bic.w	r3, r3, #3
 8026dac:	607b      	str	r3, [r7, #4]
  if ((caddr_t)&Heap_Bank1_End > (heap_ptr + nbytes))
 8026dae:	4b0d      	ldr	r3, [pc, #52]	; (8026de4 <_sbrk+0x5c>)
 8026db0:	681a      	ldr	r2, [r3, #0]
 8026db2:	687b      	ldr	r3, [r7, #4]
 8026db4:	4413      	add	r3, r2
 8026db6:	4a0d      	ldr	r2, [pc, #52]	; (8026dec <_sbrk+0x64>)
 8026db8:	4293      	cmp	r3, r2
 8026dba:	d207      	bcs.n	8026dcc <_sbrk+0x44>
  {
    heap_ptr += nbytes;
 8026dbc:	4b09      	ldr	r3, [pc, #36]	; (8026de4 <_sbrk+0x5c>)
 8026dbe:	681a      	ldr	r2, [r3, #0]
 8026dc0:	687b      	ldr	r3, [r7, #4]
 8026dc2:	4413      	add	r3, r2
 8026dc4:	4a07      	ldr	r2, [pc, #28]	; (8026de4 <_sbrk+0x5c>)
 8026dc6:	6013      	str	r3, [r2, #0]
    return (base);
 8026dc8:	68fb      	ldr	r3, [r7, #12]
 8026dca:	e006      	b.n	8026dda <_sbrk+0x52>
  }
  else
  {
    /* Heap overflow */
    errno = ENOMEM;
 8026dcc:	f001 fa96 	bl	80282fc <__errno>
 8026dd0:	4602      	mov	r2, r0
 8026dd2:	230c      	movs	r3, #12
 8026dd4:	6013      	str	r3, [r2, #0]
    return ((caddr_t)-1);
 8026dd6:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 8026dda:	4618      	mov	r0, r3
 8026ddc:	3710      	adds	r7, #16
 8026dde:	46bd      	mov	sp, r7
 8026de0:	bd80      	pop	{r7, pc}
 8026de2:	bf00      	nop
 8026de4:	1fff14a8 	.word	0x1fff14a8
 8026de8:	20000000 	.word	0x20000000
 8026dec:	2000ffc0 	.word	0x2000ffc0

08026df0 <_init>:

/* Init */
void _init(void)
{}
 8026df0:	b480      	push	{r7}
 8026df2:	af00      	add	r7, sp, #0
 8026df4:	46bd      	mov	sp, r7
 8026df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026dfa:	4770      	bx	lr

08026dfc <XMC_CCU4_EnableClock>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_DisableClock()<BR> XMC_CCU4_EnableMultipleClocks()<BR> XMC_CCU4_StartPrescaler()<BR> XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_EnableClock(XMC_CCU4_MODULE_t *const module, const uint8_t slice_number)
{
 8026dfc:	b480      	push	{r7}
 8026dfe:	b083      	sub	sp, #12
 8026e00:	af00      	add	r7, sp, #0
 8026e02:	6078      	str	r0, [r7, #4]
 8026e04:	460b      	mov	r3, r1
 8026e06:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_CCU4_EnableClock:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  XMC_ASSERT("XMC_CCU4_EnableClock:Invalid Slice Number", (slice_number < 4U));

  module->GIDLC |= ((uint32_t) 1) << slice_number;
 8026e08:	687b      	ldr	r3, [r7, #4]
 8026e0a:	68da      	ldr	r2, [r3, #12]
 8026e0c:	78fb      	ldrb	r3, [r7, #3]
 8026e0e:	2101      	movs	r1, #1
 8026e10:	fa01 f303 	lsl.w	r3, r1, r3
 8026e14:	431a      	orrs	r2, r3
 8026e16:	687b      	ldr	r3, [r7, #4]
 8026e18:	60da      	str	r2, [r3, #12]
}
 8026e1a:	370c      	adds	r7, #12
 8026e1c:	46bd      	mov	sp, r7
 8026e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026e22:	4770      	bx	lr

08026e24 <XMC_CCU4_SLICE_StartTimer>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_StopTimer().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_StartTimer(XMC_CCU4_SLICE_t *const slice)
{
 8026e24:	b480      	push	{r7}
 8026e26:	b083      	sub	sp, #12
 8026e28:	af00      	add	r7, sp, #0
 8026e2a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_SLICE_StartTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->TCSET = CCU4_CC4_TCSET_TRBS_Msk;
 8026e2c:	687b      	ldr	r3, [r7, #4]
 8026e2e:	2201      	movs	r2, #1
 8026e30:	60da      	str	r2, [r3, #12]
}
 8026e32:	370c      	adds	r7, #12
 8026e34:	46bd      	mov	sp, r7
 8026e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026e3a:	4770      	bx	lr

08026e3c <XMC_CCU4_SLICE_ClearTimer>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_StartTimer().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_ClearTimer(XMC_CCU4_SLICE_t *const slice)
{
 8026e3c:	b480      	push	{r7}
 8026e3e:	b083      	sub	sp, #12
 8026e40:	af00      	add	r7, sp, #0
 8026e42:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_SLICE_ClearTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->TCCLR |= (uint32_t) CCU4_CC4_TCCLR_TCC_Msk;
 8026e44:	687b      	ldr	r3, [r7, #4]
 8026e46:	691b      	ldr	r3, [r3, #16]
 8026e48:	f043 0202 	orr.w	r2, r3, #2
 8026e4c:	687b      	ldr	r3, [r7, #4]
 8026e4e:	611a      	str	r2, [r3, #16]
}
 8026e50:	370c      	adds	r7, #12
 8026e52:	46bd      	mov	sp, r7
 8026e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026e58:	4770      	bx	lr
 8026e5a:	bf00      	nop

08026e5c <XMC_CCU4_SLICE_SetTimerPeriodMatch>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerPeriodMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t period_val)
{
 8026e5c:	b480      	push	{r7}
 8026e5e:	b083      	sub	sp, #12
 8026e60:	af00      	add	r7, sp, #0
 8026e62:	6078      	str	r0, [r7, #4]
 8026e64:	460b      	mov	r3, r1
 8026e66:	807b      	strh	r3, [r7, #2]
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerPeriodMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->PRS = (uint32_t) period_val;
 8026e68:	887a      	ldrh	r2, [r7, #2]
 8026e6a:	687b      	ldr	r3, [r7, #4]
 8026e6c:	635a      	str	r2, [r3, #52]	; 0x34
}
 8026e6e:	370c      	adds	r7, #12
 8026e70:	46bd      	mov	sp, r7
 8026e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026e76:	4770      	bx	lr

08026e78 <XMC_CCU4_SLICE_SetTimerCompareMatch>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerCompareMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t compare_val)
{
 8026e78:	b480      	push	{r7}
 8026e7a:	b083      	sub	sp, #12
 8026e7c:	af00      	add	r7, sp, #0
 8026e7e:	6078      	str	r0, [r7, #4]
 8026e80:	460b      	mov	r3, r1
 8026e82:	807b      	strh	r3, [r7, #2]
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerCompareMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->CRS = (uint32_t) compare_val;
 8026e84:	887a      	ldrh	r2, [r7, #2]
 8026e86:	687b      	ldr	r3, [r7, #4]
 8026e88:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8026e8a:	370c      	adds	r7, #12
 8026e8c:	46bd      	mov	sp, r7
 8026e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026e92:	4770      	bx	lr

08026e94 <XMC_CCU4_EnableShadowTransfer>:
 *
 * \par<b>Related APIs:</b><br>
 *  None.
 */
__STATIC_INLINE void XMC_CCU4_EnableShadowTransfer(XMC_CCU4_MODULE_t *const module, const uint32_t shadow_transfer_msk)
{
 8026e94:	b480      	push	{r7}
 8026e96:	b083      	sub	sp, #12
 8026e98:	af00      	add	r7, sp, #0
 8026e9a:	6078      	str	r0, [r7, #4]
 8026e9c:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_CCU4_EnableShadowTransfer:Invalid Slice Pointer", XMC_CCU4_IsValidModule(module));
  module->GCSS = (uint32_t)shadow_transfer_msk;  
 8026e9e:	687b      	ldr	r3, [r7, #4]
 8026ea0:	683a      	ldr	r2, [r7, #0]
 8026ea2:	611a      	str	r2, [r3, #16]
}
 8026ea4:	370c      	adds	r7, #12
 8026ea6:	46bd      	mov	sp, r7
 8026ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026eac:	4770      	bx	lr
 8026eae:	bf00      	nop

08026eb0 <XMC_CCU4_SLICE_EnableEvent>:
 *  XMC_CCU4_SLICE_SetInterruptNode()<BR> XMC_CCU4_SLICE_EnableMultipleEvents()<BR> XMC_CCU4_SLICE_DisableEvent()<BR>
 *  XMC_CCU4_SLICE_DisableMultipleEvents().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_EnableEvent(XMC_CCU4_SLICE_t *const slice,
                                                const XMC_CCU4_SLICE_IRQ_ID_t event)
{
 8026eb0:	b480      	push	{r7}
 8026eb2:	b083      	sub	sp, #12
 8026eb4:	af00      	add	r7, sp, #0
 8026eb6:	6078      	str	r0, [r7, #4]
 8026eb8:	460b      	mov	r3, r1
 8026eba:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_CCU4_SLICE_EnableEvent:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_EnableEvent:Invalid SR event", XMC_CCU4_SLICE_CHECK_INTERRUPT(event));
  slice->INTE |= ((uint32_t) 1) << ((uint32_t) event);
 8026ebc:	687b      	ldr	r3, [r7, #4]
 8026ebe:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8026ec2:	78fb      	ldrb	r3, [r7, #3]
 8026ec4:	2101      	movs	r1, #1
 8026ec6:	fa01 f303 	lsl.w	r3, r1, r3
 8026eca:	431a      	orrs	r2, r3
 8026ecc:	687b      	ldr	r3, [r7, #4]
 8026ece:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
}
 8026ed2:	370c      	adds	r7, #12
 8026ed4:	46bd      	mov	sp, r7
 8026ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026eda:	4770      	bx	lr

08026edc <TIMER_Init>:
/*
 * This function initializes a TIMER APP based on user configuration.
 *
 */
TIMER_STATUS_t TIMER_Init(TIMER_t* const handle_ptr)
{
 8026edc:	b580      	push	{r7, lr}
 8026ede:	b084      	sub	sp, #16
 8026ee0:	af00      	add	r7, sp, #0
 8026ee2:	6078      	str	r0, [r7, #4]
  TIMER_STATUS_t status;

  XMC_ASSERT("TIMER_Init:handle_ptr NULL" , (handle_ptr != NULL));

  status = TIMER_STATUS_SUCCESS;
 8026ee4:	2300      	movs	r3, #0
 8026ee6:	73fb      	strb	r3, [r7, #15]
  /* Check for APP instance is initialized or not */
  if (false == handle_ptr->initialized)
 8026ee8:	687b      	ldr	r3, [r7, #4]
 8026eea:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8026eee:	f083 0301 	eor.w	r3, r3, #1
 8026ef2:	b2db      	uxtb	r3, r3
 8026ef4:	2b00      	cmp	r3, #0
 8026ef6:	d009      	beq.n	8026f0c <TIMER_Init+0x30>
  {
#ifdef TIMER_CCU4_USED
    if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
 8026ef8:	687b      	ldr	r3, [r7, #4]
 8026efa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8026efe:	2b00      	cmp	r3, #0
 8026f00:	d104      	bne.n	8026f0c <TIMER_Init+0x30>
    {
      /* Configure CCU4 timer for the required time tick settings */
      status = TIMER_CCU4_lInit(handle_ptr);
 8026f02:	6878      	ldr	r0, [r7, #4]
 8026f04:	f000 f826 	bl	8026f54 <TIMER_CCU4_lInit>
 8026f08:	4603      	mov	r3, r0
 8026f0a:	73fb      	strb	r3, [r7, #15]
      status = TIMER_CCU8_lInit(handle_ptr);
    }
#endif
  }

  return (status);
 8026f0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8026f0e:	4618      	mov	r0, r3
 8026f10:	3710      	adds	r7, #16
 8026f12:	46bd      	mov	sp, r7
 8026f14:	bd80      	pop	{r7, pc}
 8026f16:	bf00      	nop

08026f18 <TIMER_Start>:

/*
 * This function starts the timer to generate the events for the specified time_interval value
 */
TIMER_STATUS_t TIMER_Start(TIMER_t  *const handle_ptr)
{
 8026f18:	b580      	push	{r7, lr}
 8026f1a:	b084      	sub	sp, #16
 8026f1c:	af00      	add	r7, sp, #0
 8026f1e:	6078      	str	r0, [r7, #4]
  TIMER_STATUS_t status;

  XMC_ASSERT("TIMER_Start:handle_ptr NULL" , (handle_ptr != NULL));

  /* Check for APP instance is initialized or not */
  if (true == handle_ptr->initialized)
 8026f20:	687b      	ldr	r3, [r7, #4]
 8026f22:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8026f26:	2b00      	cmp	r3, #0
 8026f28:	d00c      	beq.n	8026f44 <TIMER_Start+0x2c>
  {
#ifdef TIMER_CCU4_USED
    if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
 8026f2a:	687b      	ldr	r3, [r7, #4]
 8026f2c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8026f30:	2b00      	cmp	r3, #0
 8026f32:	d104      	bne.n	8026f3e <TIMER_Start+0x26>
    {
      /* Start the timer manually */
      XMC_CCU4_SLICE_StartTimer(handle_ptr->ccu4_slice_ptr);
 8026f34:	687b      	ldr	r3, [r7, #4]
 8026f36:	695b      	ldr	r3, [r3, #20]
 8026f38:	4618      	mov	r0, r3
 8026f3a:	f7ff ff73 	bl	8026e24 <XMC_CCU4_SLICE_StartTimer>
       {
      /* Start the timer manually */
      XMC_CCU8_SLICE_StartTimer(handle_ptr->ccu8_slice_ptr);
       }
#endif
    status = TIMER_STATUS_SUCCESS;
 8026f3e:	2300      	movs	r3, #0
 8026f40:	73fb      	strb	r3, [r7, #15]
 8026f42:	e001      	b.n	8026f48 <TIMER_Start+0x30>
  }
  else
  {
    status = TIMER_STATUS_FAILURE;
 8026f44:	2301      	movs	r3, #1
 8026f46:	73fb      	strb	r3, [r7, #15]
  }

  return (status);
 8026f48:	7bfb      	ldrb	r3, [r7, #15]
}
 8026f4a:	4618      	mov	r0, r3
 8026f4c:	3710      	adds	r7, #16
 8026f4e:	46bd      	mov	sp, r7
 8026f50:	bd80      	pop	{r7, pc}
 8026f52:	bf00      	nop

08026f54 <TIMER_CCU4_lInit>:
#ifdef TIMER_CCU4_USED
/*
 * This function configures timer ccu4 timer with required time tick value
 */
TIMER_STATUS_t TIMER_CCU4_lInit(TIMER_t* const handle_ptr)
{
 8026f54:	b580      	push	{r7, lr}
 8026f56:	b084      	sub	sp, #16
 8026f58:	af00      	add	r7, sp, #0
 8026f5a:	6078      	str	r0, [r7, #4]
  TIMER_STATUS_t status;
  /* Initialize the global registers */
  status = (TIMER_STATUS_t)GLOBAL_CCU4_Init(handle_ptr->global_ccu4_handler);
 8026f5c:	687b      	ldr	r3, [r7, #4]
 8026f5e:	691b      	ldr	r3, [r3, #16]
 8026f60:	4618      	mov	r0, r3
 8026f62:	f000 f927 	bl	80271b4 <GLOBAL_CCU4_Init>
 8026f66:	4603      	mov	r3, r0
 8026f68:	73fb      	strb	r3, [r7, #15]

  /* Enable the clock for selected timer */
  XMC_CCU4_EnableClock(handle_ptr->global_ccu4_handler->module_ptr, handle_ptr->ccu4_slice_number);
 8026f6a:	687b      	ldr	r3, [r7, #4]
 8026f6c:	691b      	ldr	r3, [r3, #16]
 8026f6e:	689a      	ldr	r2, [r3, #8]
 8026f70:	687b      	ldr	r3, [r7, #4]
 8026f72:	7e1b      	ldrb	r3, [r3, #24]
 8026f74:	4610      	mov	r0, r2
 8026f76:	4619      	mov	r1, r3
 8026f78:	f7ff ff40 	bl	8026dfc <XMC_CCU4_EnableClock>
  /* Configure the timer with required settings */
  XMC_CCU4_SLICE_CompareInit(handle_ptr->ccu4_slice_ptr, handle_ptr->ccu4_slice_config_ptr);
 8026f7c:	687b      	ldr	r3, [r7, #4]
 8026f7e:	695a      	ldr	r2, [r3, #20]
 8026f80:	687b      	ldr	r3, [r7, #4]
 8026f82:	69db      	ldr	r3, [r3, #28]
 8026f84:	4610      	mov	r0, r2
 8026f86:	4619      	mov	r1, r3
 8026f88:	f7ff fcfa 	bl	8026980 <XMC_CCU4_SLICE_CompareInit>
  /* programs the timer period and compare register according to time interval value and do the shadow transfer */
  TIMER_CCU4_lShadowTransfer(handle_ptr);
 8026f8c:	6878      	ldr	r0, [r7, #4]
 8026f8e:	f000 f82d 	bl	8026fec <TIMER_CCU4_lShadowTransfer>

#ifdef  TIMER_INTERRUPT
  if (true == handle_ptr->period_match_enable)
 8026f92:	687b      	ldr	r3, [r7, #4]
 8026f94:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8026f98:	2b00      	cmp	r3, #0
 8026f9a:	d00f      	beq.n	8026fbc <TIMER_CCU4_lInit+0x68>
  {
    /* Binds a period match event to an NVIC node  */
    XMC_CCU4_SLICE_SetInterruptNode(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH,
 8026f9c:	687b      	ldr	r3, [r7, #4]
 8026f9e:	695a      	ldr	r2, [r3, #20]
 8026fa0:	687b      	ldr	r3, [r7, #4]
 8026fa2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8026fa6:	4610      	mov	r0, r2
 8026fa8:	2100      	movs	r1, #0
 8026faa:	461a      	mov	r2, r3
 8026fac:	f7ff fd1e 	bl	80269ec <XMC_CCU4_SLICE_SetInterruptNode>
                                    handle_ptr->ccu4_period_match_node);
    /* Enables a timer(period match) event  */
    XMC_CCU4_SLICE_EnableEvent(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH);
 8026fb0:	687b      	ldr	r3, [r7, #4]
 8026fb2:	695b      	ldr	r3, [r3, #20]
 8026fb4:	4618      	mov	r0, r3
 8026fb6:	2100      	movs	r1, #0
 8026fb8:	f7ff ff7a 	bl	8026eb0 <XMC_CCU4_SLICE_EnableEvent>
  }
#endif
  /* Clears the timer register */
  XMC_CCU4_SLICE_ClearTimer(handle_ptr->ccu4_slice_ptr);
 8026fbc:	687b      	ldr	r3, [r7, #4]
 8026fbe:	695b      	ldr	r3, [r3, #20]
 8026fc0:	4618      	mov	r0, r3
 8026fc2:	f7ff ff3b 	bl	8026e3c <XMC_CCU4_SLICE_ClearTimer>

  /* update the initialization flag as true for particular instance*/
  handle_ptr->initialized = true;
 8026fc6:	687b      	ldr	r3, [r7, #4]
 8026fc8:	2201      	movs	r2, #1
 8026fca:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  /* Check whether the start of the timer is enabled during initialization or not */
  if (handle_ptr->start_control == true)
 8026fce:	687b      	ldr	r3, [r7, #4]
 8026fd0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8026fd4:	2b00      	cmp	r3, #0
 8026fd6:	d004      	beq.n	8026fe2 <TIMER_CCU4_lInit+0x8e>
  {
    /* Start the timer */
    XMC_CCU4_SLICE_StartTimer(handle_ptr->ccu4_slice_ptr);
 8026fd8:	687b      	ldr	r3, [r7, #4]
 8026fda:	695b      	ldr	r3, [r3, #20]
 8026fdc:	4618      	mov	r0, r3
 8026fde:	f7ff ff21 	bl	8026e24 <XMC_CCU4_SLICE_StartTimer>
  }

  return (status);
 8026fe2:	7bfb      	ldrb	r3, [r7, #15]
}
 8026fe4:	4618      	mov	r0, r3
 8026fe6:	3710      	adds	r7, #16
 8026fe8:	46bd      	mov	sp, r7
 8026fea:	bd80      	pop	{r7, pc}

08026fec <TIMER_CCU4_lShadowTransfer>:

/*
 * This function configures timer period and compare values and triggers the shadow transfer operation
 */
void TIMER_CCU4_lShadowTransfer(TIMER_t* const handle_ptr)
{
 8026fec:	b580      	push	{r7, lr}
 8026fee:	b082      	sub	sp, #8
 8026ff0:	af00      	add	r7, sp, #0
 8026ff2:	6078      	str	r0, [r7, #4]
  /* programs the timer period register according to time interval value */
  XMC_CCU4_SLICE_SetTimerPeriodMatch(handle_ptr->ccu4_slice_ptr, handle_ptr->period_value);
 8026ff4:	687b      	ldr	r3, [r7, #4]
 8026ff6:	695a      	ldr	r2, [r3, #20]
 8026ff8:	687b      	ldr	r3, [r7, #4]
 8026ffa:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8026ffc:	4610      	mov	r0, r2
 8026ffe:	4619      	mov	r1, r3
 8027000:	f7ff ff2c 	bl	8026e5c <XMC_CCU4_SLICE_SetTimerPeriodMatch>
  /* programs the timer compare register for 50% duty cycle */
  XMC_CCU4_SLICE_SetTimerCompareMatch(handle_ptr->ccu4_slice_ptr, TIMER_CMP_100_DUTY);
 8027004:	687b      	ldr	r3, [r7, #4]
 8027006:	695b      	ldr	r3, [r3, #20]
 8027008:	4618      	mov	r0, r3
 802700a:	2100      	movs	r1, #0
 802700c:	f7ff ff34 	bl	8026e78 <XMC_CCU4_SLICE_SetTimerCompareMatch>
  /* Transfers value from shadow timer registers to actual timer registers */
  XMC_CCU4_EnableShadowTransfer(handle_ptr->global_ccu4_handler->module_ptr, handle_ptr->shadow_mask);
 8027010:	687b      	ldr	r3, [r7, #4]
 8027012:	691b      	ldr	r3, [r3, #16]
 8027014:	689a      	ldr	r2, [r3, #8]
 8027016:	687b      	ldr	r3, [r7, #4]
 8027018:	68db      	ldr	r3, [r3, #12]
 802701a:	4610      	mov	r0, r2
 802701c:	4619      	mov	r1, r3
 802701e:	f7ff ff39 	bl	8026e94 <XMC_CCU4_EnableShadowTransfer>
}
 8027022:	3708      	adds	r7, #8
 8027024:	46bd      	mov	sp, r7
 8027026:	bd80      	pop	{r7, pc}

08027028 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8027028:	b480      	push	{r7}
 802702a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 802702c:	4b04      	ldr	r3, [pc, #16]	; (8027040 <NVIC_GetPriorityGrouping+0x18>)
 802702e:	68db      	ldr	r3, [r3, #12]
 8027030:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8027034:	0a1b      	lsrs	r3, r3, #8
}
 8027036:	4618      	mov	r0, r3
 8027038:	46bd      	mov	sp, r7
 802703a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802703e:	4770      	bx	lr
 8027040:	e000ed00 	.word	0xe000ed00

08027044 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8027044:	b480      	push	{r7}
 8027046:	b083      	sub	sp, #12
 8027048:	af00      	add	r7, sp, #0
 802704a:	4603      	mov	r3, r0
 802704c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 802704e:	4908      	ldr	r1, [pc, #32]	; (8027070 <NVIC_EnableIRQ+0x2c>)
 8027050:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8027054:	095b      	lsrs	r3, r3, #5
 8027056:	79fa      	ldrb	r2, [r7, #7]
 8027058:	f002 021f 	and.w	r2, r2, #31
 802705c:	2001      	movs	r0, #1
 802705e:	fa00 f202 	lsl.w	r2, r0, r2
 8027062:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8027066:	370c      	adds	r7, #12
 8027068:	46bd      	mov	sp, r7
 802706a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802706e:	4770      	bx	lr
 8027070:	e000e100 	.word	0xe000e100

08027074 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8027074:	b480      	push	{r7}
 8027076:	b083      	sub	sp, #12
 8027078:	af00      	add	r7, sp, #0
 802707a:	4603      	mov	r3, r0
 802707c:	6039      	str	r1, [r7, #0]
 802707e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8027080:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8027084:	2b00      	cmp	r3, #0
 8027086:	da0b      	bge.n	80270a0 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8027088:	490d      	ldr	r1, [pc, #52]	; (80270c0 <NVIC_SetPriority+0x4c>)
 802708a:	79fb      	ldrb	r3, [r7, #7]
 802708c:	f003 030f 	and.w	r3, r3, #15
 8027090:	3b04      	subs	r3, #4
 8027092:	683a      	ldr	r2, [r7, #0]
 8027094:	b2d2      	uxtb	r2, r2
 8027096:	0092      	lsls	r2, r2, #2
 8027098:	b2d2      	uxtb	r2, r2
 802709a:	440b      	add	r3, r1
 802709c:	761a      	strb	r2, [r3, #24]
 802709e:	e009      	b.n	80270b4 <NVIC_SetPriority+0x40>
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80270a0:	4908      	ldr	r1, [pc, #32]	; (80270c4 <NVIC_SetPriority+0x50>)
 80270a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80270a6:	683a      	ldr	r2, [r7, #0]
 80270a8:	b2d2      	uxtb	r2, r2
 80270aa:	0092      	lsls	r2, r2, #2
 80270ac:	b2d2      	uxtb	r2, r2
 80270ae:	440b      	add	r3, r1
 80270b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
}
 80270b4:	370c      	adds	r7, #12
 80270b6:	46bd      	mov	sp, r7
 80270b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80270bc:	4770      	bx	lr
 80270be:	bf00      	nop
 80270c0:	e000ed00 	.word	0xe000ed00
 80270c4:	e000e100 	.word	0xe000e100

080270c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80270c8:	b480      	push	{r7}
 80270ca:	b089      	sub	sp, #36	; 0x24
 80270cc:	af00      	add	r7, sp, #0
 80270ce:	60f8      	str	r0, [r7, #12]
 80270d0:	60b9      	str	r1, [r7, #8]
 80270d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80270d4:	68fb      	ldr	r3, [r7, #12]
 80270d6:	f003 0307 	and.w	r3, r3, #7
 80270da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80270dc:	69fb      	ldr	r3, [r7, #28]
 80270de:	f1c3 0307 	rsb	r3, r3, #7
 80270e2:	2b06      	cmp	r3, #6
 80270e4:	bf28      	it	cs
 80270e6:	2306      	movcs	r3, #6
 80270e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80270ea:	69fb      	ldr	r3, [r7, #28]
 80270ec:	3306      	adds	r3, #6
 80270ee:	2b06      	cmp	r3, #6
 80270f0:	d902      	bls.n	80270f8 <NVIC_EncodePriority+0x30>
 80270f2:	69fb      	ldr	r3, [r7, #28]
 80270f4:	3b01      	subs	r3, #1
 80270f6:	e000      	b.n	80270fa <NVIC_EncodePriority+0x32>
 80270f8:	2300      	movs	r3, #0
 80270fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80270fc:	69bb      	ldr	r3, [r7, #24]
 80270fe:	2201      	movs	r2, #1
 8027100:	fa02 f303 	lsl.w	r3, r2, r3
 8027104:	1e5a      	subs	r2, r3, #1
 8027106:	68bb      	ldr	r3, [r7, #8]
 8027108:	401a      	ands	r2, r3
 802710a:	697b      	ldr	r3, [r7, #20]
 802710c:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 802710e:	697b      	ldr	r3, [r7, #20]
 8027110:	2101      	movs	r1, #1
 8027112:	fa01 f303 	lsl.w	r3, r1, r3
 8027116:	1e59      	subs	r1, r3, #1
 8027118:	687b      	ldr	r3, [r7, #4]
 802711a:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 802711c:	4313      	orrs	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
         );
}
 802711e:	4618      	mov	r0, r3
 8027120:	3724      	adds	r7, #36	; 0x24
 8027122:	46bd      	mov	sp, r7
 8027124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027128:	4770      	bx	lr
 802712a:	bf00      	nop

0802712c <INTERRUPT_Enable>:
 *    return 0;
 *  }
 * @endcode<BR> </p>
 */
__STATIC_INLINE void INTERRUPT_Enable(const INTERRUPT_t *const handler)
{
 802712c:	b580      	push	{r7, lr}
 802712e:	b082      	sub	sp, #8
 8027130:	af00      	add	r7, sp, #0
 8027132:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("Handler NULL", (handler != NULL));
  NVIC_EnableIRQ(handler->node);
 8027134:	687b      	ldr	r3, [r7, #4]
 8027136:	781b      	ldrb	r3, [r3, #0]
 8027138:	b25b      	sxtb	r3, r3
 802713a:	4618      	mov	r0, r3
 802713c:	f7ff ff82 	bl	8027044 <NVIC_EnableIRQ>
}
 8027140:	3708      	adds	r7, #8
 8027142:	46bd      	mov	sp, r7
 8027144:	bd80      	pop	{r7, pc}
 8027146:	bf00      	nop

08027148 <INTERRUPT_Init>:

/*
 * API to initialize the INTERRUPT APP
 */
INTERRUPT_STATUS_t INTERRUPT_Init(const INTERRUPT_t *const handler)
{
 8027148:	b590      	push	{r4, r7, lr}
 802714a:	b083      	sub	sp, #12
 802714c:	af00      	add	r7, sp, #0
 802714e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("INTERRUPT_Init:HandlePtr NULL", (handler != NULL));
  
#if(UC_FAMILY == XMC4)

  NVIC_SetPriority(handler->node,
 8027150:	687b      	ldr	r3, [r7, #4]
 8027152:	781c      	ldrb	r4, [r3, #0]
 8027154:	f7ff ff68 	bl	8027028 <NVIC_GetPriorityGrouping>
 8027158:	4601      	mov	r1, r0
                   NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
                                       handler->priority,
 802715a:	687b      	ldr	r3, [r7, #4]
 802715c:	785b      	ldrb	r3, [r3, #1]
{
  XMC_ASSERT("INTERRUPT_Init:HandlePtr NULL", (handler != NULL));
  
#if(UC_FAMILY == XMC4)

  NVIC_SetPriority(handler->node,
 802715e:	461a      	mov	r2, r3
                   NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
                                       handler->priority,
                                       handler->subpriority));
 8027160:	687b      	ldr	r3, [r7, #4]
 8027162:	789b      	ldrb	r3, [r3, #2]
{
  XMC_ASSERT("INTERRUPT_Init:HandlePtr NULL", (handler != NULL));
  
#if(UC_FAMILY == XMC4)

  NVIC_SetPriority(handler->node,
 8027164:	4608      	mov	r0, r1
 8027166:	4611      	mov	r1, r2
 8027168:	461a      	mov	r2, r3
 802716a:	f7ff ffad 	bl	80270c8 <NVIC_EncodePriority>
 802716e:	4602      	mov	r2, r0
 8027170:	b263      	sxtb	r3, r4
 8027172:	4618      	mov	r0, r3
 8027174:	4611      	mov	r1, r2
 8027176:	f7ff ff7d 	bl	8027074 <NVIC_SetPriority>
                   NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
                                       handler->priority,
                                       handler->subpriority));
  if (handler->enable_at_init == true)
 802717a:	687b      	ldr	r3, [r7, #4]
 802717c:	78db      	ldrb	r3, [r3, #3]
 802717e:	2b00      	cmp	r3, #0
 8027180:	d002      	beq.n	8027188 <INTERRUPT_Init+0x40>
  {
    INTERRUPT_Enable(handler);
 8027182:	6878      	ldr	r0, [r7, #4]
 8027184:	f7ff ffd2 	bl	802712c <INTERRUPT_Enable>
  {
    INTERRUPT_Enable(handler);
  }
#endif

  return (INTERRUPT_STATUS_SUCCESS);
 8027188:	2300      	movs	r3, #0
}
 802718a:	4618      	mov	r0, r3
 802718c:	370c      	adds	r7, #12
 802718e:	46bd      	mov	sp, r7
 8027190:	bd90      	pop	{r4, r7, pc}
 8027192:	bf00      	nop

08027194 <XMC_CCU4_StartPrescaler>:
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_Init()<BR> XMC_CCU4_EnableClock()<BR> XMC_CCU4_DisableClock()<BR> XMC_CCU4_StartPrescaler()<BR>
 * XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_StartPrescaler(XMC_CCU4_MODULE_t *const module)
{
 8027194:	b480      	push	{r7}
 8027196:	b083      	sub	sp, #12
 8027198:	af00      	add	r7, sp, #0
 802719a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_StartPrescaler:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  module->GIDLC |= (uint32_t) CCU4_GIDLC_SPRB_Msk;
 802719c:	687b      	ldr	r3, [r7, #4]
 802719e:	68db      	ldr	r3, [r3, #12]
 80271a0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80271a4:	687b      	ldr	r3, [r7, #4]
 80271a6:	60da      	str	r2, [r3, #12]
}
 80271a8:	370c      	adds	r7, #12
 80271aa:	46bd      	mov	sp, r7
 80271ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80271b0:	4770      	bx	lr
 80271b2:	bf00      	nop

080271b4 <GLOBAL_CCU4_Init>:
  return version;
}

/* Initializes the slice with the generated configuration */
GLOBAL_CCU4_STATUS_t GLOBAL_CCU4_Init(GLOBAL_CCU4_t* handle)
{
 80271b4:	b580      	push	{r7, lr}
 80271b6:	b082      	sub	sp, #8
 80271b8:	af00      	add	r7, sp, #0
 80271ba:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("GLOBAL_CCU4_Init:NULL handler", (NULL != handle));

  if (false == handle->is_initialized)
 80271bc:	687b      	ldr	r3, [r7, #4]
 80271be:	7b5b      	ldrb	r3, [r3, #13]
 80271c0:	f083 0301 	eor.w	r3, r3, #1
 80271c4:	b2db      	uxtb	r3, r3
 80271c6:	2b00      	cmp	r3, #0
 80271c8:	d00f      	beq.n	80271ea <GLOBAL_CCU4_Init+0x36>
  {
    /* Enable CCU4 module */
    XMC_CCU4_Init(handle->module_ptr,handle->mcs_action);
 80271ca:	687b      	ldr	r3, [r7, #4]
 80271cc:	689a      	ldr	r2, [r3, #8]
 80271ce:	687b      	ldr	r3, [r7, #4]
 80271d0:	7b1b      	ldrb	r3, [r3, #12]
 80271d2:	4610      	mov	r0, r2
 80271d4:	4619      	mov	r1, r3
 80271d6:	f7ff fbb5 	bl	8026944 <XMC_CCU4_Init>
    /* Start the prescaler */
    XMC_CCU4_StartPrescaler(handle->module_ptr);
 80271da:	687b      	ldr	r3, [r7, #4]
 80271dc:	689b      	ldr	r3, [r3, #8]
 80271de:	4618      	mov	r0, r3
 80271e0:	f7ff ffd8 	bl	8027194 <XMC_CCU4_StartPrescaler>
    /* Restricts multiple initializations */
    handle->is_initialized = true;
 80271e4:	687b      	ldr	r3, [r7, #4]
 80271e6:	2201      	movs	r2, #1
 80271e8:	735a      	strb	r2, [r3, #13]
  }

  return (GLOBAL_CCU4_STATUS_SUCCESS);
 80271ea:	2300      	movs	r3, #0
}
 80271ec:	4618      	mov	r0, r3
 80271ee:	3708      	adds	r7, #8
 80271f0:	46bd      	mov	sp, r7
 80271f2:	bd80      	pop	{r7, pc}

080271f4 <XMC_FLASH_SetMargin>:
 *
 * \par<b>Related APIs:</b><BR>
 * None
 */
__STATIC_INLINE void XMC_FLASH_SetMargin(const XMC_FLASH_MARGIN_t margin)
{
 80271f4:	b480      	push	{r7}
 80271f6:	b083      	sub	sp, #12
 80271f8:	af00      	add	r7, sp, #0
 80271fa:	4603      	mov	r3, r0
 80271fc:	71fb      	strb	r3, [r7, #7]
  FLASH0->MARP = (FLASH0->MARP & (uint32_t)~FLASH_MARP_MARGIN_Msk) | margin;
 80271fe:	4909      	ldr	r1, [pc, #36]	; (8027224 <XMC_FLASH_SetMargin+0x30>)
 8027200:	4b08      	ldr	r3, [pc, #32]	; (8027224 <XMC_FLASH_SetMargin+0x30>)
 8027202:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8027206:	3318      	adds	r3, #24
 8027208:	681b      	ldr	r3, [r3, #0]
 802720a:	f023 020f 	bic.w	r2, r3, #15
 802720e:	79fb      	ldrb	r3, [r7, #7]
 8027210:	431a      	orrs	r2, r3
 8027212:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 8027216:	3318      	adds	r3, #24
 8027218:	601a      	str	r2, [r3, #0]
}
 802721a:	370c      	adds	r7, #12
 802721c:	46bd      	mov	sp, r7
 802721e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027222:	4770      	bx	lr
 8027224:	58001000 	.word	0x58001000

08027228 <XMC_FLASH_EnableDoubleBitErrorTrap>:
 *
 * \par<b>Related APIs:</b><BR>
 * None
 */
__STATIC_INLINE void XMC_FLASH_EnableDoubleBitErrorTrap(void)
{
 8027228:	b480      	push	{r7}
 802722a:	af00      	add	r7, sp, #0
  FLASH0->MARP &= (uint32_t)~FLASH_MARP_TRAPDIS_Msk;
 802722c:	4907      	ldr	r1, [pc, #28]	; (802724c <XMC_FLASH_EnableDoubleBitErrorTrap+0x24>)
 802722e:	4b07      	ldr	r3, [pc, #28]	; (802724c <XMC_FLASH_EnableDoubleBitErrorTrap+0x24>)
 8027230:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8027234:	3318      	adds	r3, #24
 8027236:	681b      	ldr	r3, [r3, #0]
 8027238:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 802723c:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 8027240:	3318      	adds	r3, #24
 8027242:	601a      	str	r2, [r3, #0]
}
 8027244:	46bd      	mov	sp, r7
 8027246:	f85d 7b04 	ldr.w	r7, [sp], #4
 802724a:	4770      	bx	lr
 802724c:	58001000 	.word	0x58001000

08027250 <XMC_FLASH_DisableDoubleBitErrorTrap>:
 *
 * \par<b>Related APIs:</b><BR>
 * None
 */
__STATIC_INLINE void XMC_FLASH_DisableDoubleBitErrorTrap(void)
{
 8027250:	b480      	push	{r7}
 8027252:	af00      	add	r7, sp, #0
  FLASH0->MARP |= FLASH_MARP_TRAPDIS_Msk;
 8027254:	4907      	ldr	r1, [pc, #28]	; (8027274 <XMC_FLASH_DisableDoubleBitErrorTrap+0x24>)
 8027256:	4b07      	ldr	r3, [pc, #28]	; (8027274 <XMC_FLASH_DisableDoubleBitErrorTrap+0x24>)
 8027258:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 802725c:	3318      	adds	r3, #24
 802725e:	681b      	ldr	r3, [r3, #0]
 8027260:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8027264:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 8027268:	3318      	adds	r3, #24
 802726a:	601a      	str	r2, [r3, #0]
}
 802726c:	46bd      	mov	sp, r7
 802726e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027272:	4770      	bx	lr
 8027274:	58001000 	.word	0x58001000

08027278 <XMC_FCE_InitializeSeedValue>:
 *
 * \par
 * The function sets the initial CRC (seed) value in the CRC register.
 */
__STATIC_INLINE void XMC_FCE_InitializeSeedValue(const XMC_FCE_t *const engine, uint32_t seedvalue)
{
 8027278:	b480      	push	{r7}
 802727a:	b083      	sub	sp, #12
 802727c:	af00      	add	r7, sp, #0
 802727e:	6078      	str	r0, [r7, #4]
 8027280:	6039      	str	r1, [r7, #0]
  engine->kernel_ptr->CRC = seedvalue;
 8027282:	687b      	ldr	r3, [r7, #4]
 8027284:	681b      	ldr	r3, [r3, #0]
 8027286:	683a      	ldr	r2, [r7, #0]
 8027288:	619a      	str	r2, [r3, #24]
}
 802728a:	370c      	adds	r7, #12
 802728c:	46bd      	mov	sp, r7
 802728e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027292:	4770      	bx	lr

08027294 <E_EEPROM_XMC4_Init>:

  return (version);
}

E_EEPROM_XMC4_STATUS_t E_EEPROM_XMC4_Init(E_EEPROM_XMC4_t *const handle)
{
 8027294:	b580      	push	{r7, lr}
 8027296:	b084      	sub	sp, #16
 8027298:	af00      	add	r7, sp, #0
 802729a:	6078      	str	r0, [r7, #4]
  uint32_t sector_count;
  E_EEPROM_XMC4_STATUS_t status ;

  XMC_ASSERT("E_EEPROM_XMC4_Init:Invalid handle Pointer", (handle != NULL))

  status = E_EEPROM_XMC4_STATUS_OK;
 802729c:	2300      	movs	r3, #0
 802729e:	72fb      	strb	r3, [r7, #11]
  
  if (handle->initialized == (bool)false)
 80272a0:	687b      	ldr	r3, [r7, #4]
 80272a2:	781b      	ldrb	r3, [r3, #0]
 80272a4:	f083 0301 	eor.w	r3, r3, #1
 80272a8:	b2db      	uxtb	r3, r3
 80272aa:	2b00      	cmp	r3, #0
 80272ac:	d04c      	beq.n	8027348 <E_EEPROM_XMC4_Init+0xb4>
  {
    e_eeprom_xmc4_data_buffer.block_cycle_count = 0U;
 80272ae:	4b29      	ldr	r3, [pc, #164]	; (8027354 <E_EEPROM_XMC4_Init+0xc0>)
 80272b0:	2200      	movs	r2, #0
 80272b2:	605a      	str	r2, [r3, #4]
    e_eeprom_xmc4_sector_info.flash_data_addr = E_EEPROM_XMC4_EMPTY;
 80272b4:	4b28      	ldr	r3, [pc, #160]	; (8027358 <E_EEPROM_XMC4_Init+0xc4>)
 80272b6:	2200      	movs	r2, #0
 80272b8:	605a      	str	r2, [r3, #4]
  
    XMC_FLASH_SetMargin(XMC_FLASH_MARGIN_TIGHT0);
 80272ba:	2001      	movs	r0, #1
 80272bc:	f7ff ff9a 	bl	80271f4 <XMC_FLASH_SetMargin>
    XMC_FLASH_DisableDoubleBitErrorTrap();
 80272c0:	f7ff ffc6 	bl	8027250 <XMC_FLASH_DisableDoubleBitErrorTrap>
  
    XMC_FCE_Enable();
 80272c4:	f7ff fcb8 	bl	8026c38 <XMC_FCE_Enable>

    /* Initialize FCE module for Hardware calculations */
    (void)XMC_FCE_Init(&e_eeprom_xmc4_fce);
 80272c8:	4824      	ldr	r0, [pc, #144]	; (802735c <E_EEPROM_XMC4_Init+0xc8>)
 80272ca:	f7ff fc9f 	bl	8026c0c <XMC_FCE_Init>
  
    /* Iterate all 4 sectors to find out which is the active sector having the latest data block*/
    for (sector_count = 0U; sector_count < E_EEPROM_XMC4_MAX_SECTORS ; sector_count++)
 80272ce:	2300      	movs	r3, #0
 80272d0:	60fb      	str	r3, [r7, #12]
 80272d2:	e005      	b.n	80272e0 <E_EEPROM_XMC4_Init+0x4c>
    {
      E_EEPROM_XMC4_lInitReadSectorInfo(sector_count);
 80272d4:	68f8      	ldr	r0, [r7, #12]
 80272d6:	f000 f935 	bl	8027544 <E_EEPROM_XMC4_lInitReadSectorInfo>

    /* Initialize FCE module for Hardware calculations */
    (void)XMC_FCE_Init(&e_eeprom_xmc4_fce);
  
    /* Iterate all 4 sectors to find out which is the active sector having the latest data block*/
    for (sector_count = 0U; sector_count < E_EEPROM_XMC4_MAX_SECTORS ; sector_count++)
 80272da:	68fb      	ldr	r3, [r7, #12]
 80272dc:	3301      	adds	r3, #1
 80272de:	60fb      	str	r3, [r7, #12]
 80272e0:	68fb      	ldr	r3, [r7, #12]
 80272e2:	2b03      	cmp	r3, #3
 80272e4:	d9f6      	bls.n	80272d4 <E_EEPROM_XMC4_Init+0x40>
    {
      E_EEPROM_XMC4_lInitReadSectorInfo(sector_count);
    }  
  
    XMC_FLASH_SetMargin(XMC_FLASH_MARGIN_DEFAULT);
 80272e6:	2000      	movs	r0, #0
 80272e8:	f7ff ff84 	bl	80271f4 <XMC_FLASH_SetMargin>
  
    /* Implement the OVER ERASE CHECK code here and return the status*/
  
    /* If Read was successful*/
    if (status == E_EEPROM_XMC4_STATUS_OK)
 80272ec:	7afb      	ldrb	r3, [r7, #11]
 80272ee:	2b00      	cmp	r3, #0
 80272f0:	d125      	bne.n	802733e <E_EEPROM_XMC4_Init+0xaa>
    {
      /* Execute erase state machine to free up the unwanted sectors and keep
       * only the sector which has latest valid block. If no valid block found then all sectors are emptied.
       */
      status = E_EEPROM_XMC4_lInitEraseStateMachine();
 80272f2:	f000 f97d 	bl	80275f0 <E_EEPROM_XMC4_lInitEraseStateMachine>
 80272f6:	4603      	mov	r3, r0
 80272f8:	72fb      	strb	r3, [r7, #11]
  
      /* If erase operations were successful, continue block data updates to RAM buffer */
      if (status == E_EEPROM_XMC4_STATUS_OK)
 80272fa:	7afb      	ldrb	r3, [r7, #11]
 80272fc:	2b00      	cmp	r3, #0
 80272fe:	d11e      	bne.n	802733e <E_EEPROM_XMC4_Init+0xaa>
      {
  
        /* If a valid latest block were not detected, we shall assume that all sectors may be empty.
         * Then make Sector-0 as current sector and next free address as Sector0 start address
         */
        if (e_eeprom_xmc4_sector_info.flash_data_addr == E_EEPROM_XMC4_EMPTY)
 8027300:	4b15      	ldr	r3, [pc, #84]	; (8027358 <E_EEPROM_XMC4_Init+0xc4>)
 8027302:	685b      	ldr	r3, [r3, #4]
 8027304:	2b00      	cmp	r3, #0
 8027306:	d106      	bne.n	8027316 <E_EEPROM_XMC4_Init+0x82>
        {
          e_eeprom_xmc4_sector_info.current_sector = E_EEPROM_XMC4_SECTOR_0;
 8027308:	4b13      	ldr	r3, [pc, #76]	; (8027358 <E_EEPROM_XMC4_Init+0xc4>)
 802730a:	2200      	movs	r2, #0
 802730c:	609a      	str	r2, [r3, #8]
          e_eeprom_xmc4_sector_info.next_free_start_addr =  E_EEPROM_XMC4_SECTOR0_START_ADDR;
 802730e:	4b12      	ldr	r3, [pc, #72]	; (8027358 <E_EEPROM_XMC4_Init+0xc4>)
 8027310:	4a13      	ldr	r2, [pc, #76]	; (8027360 <E_EEPROM_XMC4_Init+0xcc>)
 8027312:	601a      	str	r2, [r3, #0]
 8027314:	e013      	b.n	802733e <E_EEPROM_XMC4_Init+0xaa>
        }
        else
        {
          /* If a valid latest block was detected, copy the valid block from flash to RAM. */
          E_EEPROM_XMC4_lCopyFlashToRam();
 8027316:	f000 f9c3 	bl	80276a0 <E_EEPROM_XMC4_lCopyFlashToRam>
  
          if ((e_eeprom_xmc4_sector_info.next_free_start_addr - e_eeprom_xmc4_sector_info.flash_data_addr) !=
 802731a:	4b0f      	ldr	r3, [pc, #60]	; (8027358 <E_EEPROM_XMC4_Init+0xc4>)
 802731c:	681a      	ldr	r2, [r3, #0]
 802731e:	4b0e      	ldr	r3, [pc, #56]	; (8027358 <E_EEPROM_XMC4_Init+0xc4>)
 8027320:	685b      	ldr	r3, [r3, #4]
 8027322:	1ad3      	subs	r3, r2, r3
 8027324:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8027328:	d001      	beq.n	802732e <E_EEPROM_XMC4_Init+0x9a>
              E_EEPROM_XMC4_ACTUAL_FLASH_BLOCK_SIZE)
          {
            status = E_EEPROM_XMC4_STATUS_ERROR_OLD_DATA;
 802732a:	2301      	movs	r3, #1
 802732c:	72fb      	strb	r3, [r7, #11]
          }
  
          if (e_eeprom_xmc4_sector_info.next_free_start_addr >= E_EEPROM_XMC4_SECTOR4_START_ADDR)
 802732e:	4b0a      	ldr	r3, [pc, #40]	; (8027358 <E_EEPROM_XMC4_Init+0xc4>)
 8027330:	681b      	ldr	r3, [r3, #0]
 8027332:	4a0c      	ldr	r2, [pc, #48]	; (8027364 <E_EEPROM_XMC4_Init+0xd0>)
 8027334:	4293      	cmp	r3, r2
 8027336:	d902      	bls.n	802733e <E_EEPROM_XMC4_Init+0xaa>
          {
            e_eeprom_xmc4_sector_info.next_free_start_addr =  E_EEPROM_XMC4_SECTOR0_START_ADDR;
 8027338:	4b07      	ldr	r3, [pc, #28]	; (8027358 <E_EEPROM_XMC4_Init+0xc4>)
 802733a:	4a09      	ldr	r2, [pc, #36]	; (8027360 <E_EEPROM_XMC4_Init+0xcc>)
 802733c:	601a      	str	r2, [r3, #0]
  
        }
      }
    }

    XMC_FLASH_EnableDoubleBitErrorTrap();
 802733e:	f7ff ff73 	bl	8027228 <XMC_FLASH_EnableDoubleBitErrorTrap>

    handle->initialized = (bool)true;
 8027342:	687b      	ldr	r3, [r7, #4]
 8027344:	2201      	movs	r2, #1
 8027346:	701a      	strb	r2, [r3, #0]
  }

  return (status);
 8027348:	7afb      	ldrb	r3, [r7, #11]
}
 802734a:	4618      	mov	r0, r3
 802734c:	3710      	adds	r7, #16
 802734e:	46bd      	mov	sp, r7
 8027350:	bd80      	pop	{r7, pc}
 8027352:	bf00      	nop
 8027354:	1fff14ac 	.word	0x1fff14ac
 8027358:	1fff13e8 	.word	0x1fff13e8
 802735c:	08028e10 	.word	0x08028e10
 8027360:	0c010000 	.word	0x0c010000
 8027364:	0c01ffff 	.word	0x0c01ffff

08027368 <E_EEPROM_XMC4_WriteArray>:



/* Update a set of bytes to RAM buffer*/
void E_EEPROM_XMC4_WriteArray(const uint16_t offset_address, const uint8_t *const data, const uint16_t length)
{
 8027368:	b480      	push	{r7}
 802736a:	b085      	sub	sp, #20
 802736c:	af00      	add	r7, sp, #0
 802736e:	4603      	mov	r3, r0
 8027370:	6039      	str	r1, [r7, #0]
 8027372:	80fb      	strh	r3, [r7, #6]
 8027374:	4613      	mov	r3, r2
 8027376:	80bb      	strh	r3, [r7, #4]

  XMC_ASSERT("E_EEPROM_XMC4_WriteArray: Wrong offset address", (offset_address  < E_EEPROM_XMC4_DATA_BLOCK_SIZE))
  XMC_ASSERT("E_EEPROM_XMC4_WriteArray: Wrong length",
                                                    ((offset_address + length)  < E_EEPROM_XMC4_DATA_BLOCK_SIZE))

  address_ptr = (uint8_t*)(void*)(&e_eeprom_xmc4_data_buffer.eeprom_data) + (uint32_t)offset_address;
 8027378:	88fb      	ldrh	r3, [r7, #6]
 802737a:	3308      	adds	r3, #8
 802737c:	4a0c      	ldr	r2, [pc, #48]	; (80273b0 <E_EEPROM_XMC4_WriteArray+0x48>)
 802737e:	4413      	add	r3, r2
 8027380:	60bb      	str	r3, [r7, #8]

  for (i = 0U; i < length; i++)
 8027382:	2300      	movs	r3, #0
 8027384:	81fb      	strh	r3, [r7, #14]
 8027386:	e00a      	b.n	802739e <E_EEPROM_XMC4_WriteArray+0x36>
  {
    *(address_ptr + i) = *(data + i);
 8027388:	89fb      	ldrh	r3, [r7, #14]
 802738a:	68ba      	ldr	r2, [r7, #8]
 802738c:	4413      	add	r3, r2
 802738e:	89fa      	ldrh	r2, [r7, #14]
 8027390:	6839      	ldr	r1, [r7, #0]
 8027392:	440a      	add	r2, r1
 8027394:	7812      	ldrb	r2, [r2, #0]
 8027396:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("E_EEPROM_XMC4_WriteArray: Wrong length",
                                                    ((offset_address + length)  < E_EEPROM_XMC4_DATA_BLOCK_SIZE))

  address_ptr = (uint8_t*)(void*)(&e_eeprom_xmc4_data_buffer.eeprom_data) + (uint32_t)offset_address;

  for (i = 0U; i < length; i++)
 8027398:	89fb      	ldrh	r3, [r7, #14]
 802739a:	3301      	adds	r3, #1
 802739c:	81fb      	strh	r3, [r7, #14]
 802739e:	89fa      	ldrh	r2, [r7, #14]
 80273a0:	88bb      	ldrh	r3, [r7, #4]
 80273a2:	429a      	cmp	r2, r3
 80273a4:	d3f0      	bcc.n	8027388 <E_EEPROM_XMC4_WriteArray+0x20>
  {
    *(address_ptr + i) = *(data + i);
  }
}
 80273a6:	3714      	adds	r7, #20
 80273a8:	46bd      	mov	sp, r7
 80273aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80273ae:	4770      	bx	lr
 80273b0:	1fff14ac 	.word	0x1fff14ac

080273b4 <E_EEPROM_XMC4_ReadArray>:



/* Read a set of bytes from RAM Buffer */
void E_EEPROM_XMC4_ReadArray(const uint16_t offset_address, uint8_t *const data, const uint16_t length)
{
 80273b4:	b480      	push	{r7}
 80273b6:	b085      	sub	sp, #20
 80273b8:	af00      	add	r7, sp, #0
 80273ba:	4603      	mov	r3, r0
 80273bc:	6039      	str	r1, [r7, #0]
 80273be:	80fb      	strh	r3, [r7, #6]
 80273c0:	4613      	mov	r3, r2
 80273c2:	80bb      	strh	r3, [r7, #4]
  uint16_t i;
  uint8_t  *address_ptr;
  XMC_ASSERT("E_EEPROM_XMC4_ReadArray: Wrong offset address", (offset_address  < E_EEPROM_XMC4_DATA_BLOCK_SIZE))
  XMC_ASSERT("E_EEPROM_XMC4_ReadArray: Wrong length",
                                                    ((offset_address + length)  < E_EEPROM_XMC4_DATA_BLOCK_SIZE))
  address_ptr = (uint8_t*)(void*)(&e_eeprom_xmc4_data_buffer.eeprom_data) + (uint32_t)offset_address;
 80273c4:	88fb      	ldrh	r3, [r7, #6]
 80273c6:	3308      	adds	r3, #8
 80273c8:	4a0c      	ldr	r2, [pc, #48]	; (80273fc <E_EEPROM_XMC4_ReadArray+0x48>)
 80273ca:	4413      	add	r3, r2
 80273cc:	60bb      	str	r3, [r7, #8]

  for (i=0U; i<length; i++)
 80273ce:	2300      	movs	r3, #0
 80273d0:	81fb      	strh	r3, [r7, #14]
 80273d2:	e00a      	b.n	80273ea <E_EEPROM_XMC4_ReadArray+0x36>
  {
    *(data + i) = *(address_ptr + i);
 80273d4:	89fb      	ldrh	r3, [r7, #14]
 80273d6:	683a      	ldr	r2, [r7, #0]
 80273d8:	4413      	add	r3, r2
 80273da:	89fa      	ldrh	r2, [r7, #14]
 80273dc:	68b9      	ldr	r1, [r7, #8]
 80273de:	440a      	add	r2, r1
 80273e0:	7812      	ldrb	r2, [r2, #0]
 80273e2:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("E_EEPROM_XMC4_ReadArray: Wrong offset address", (offset_address  < E_EEPROM_XMC4_DATA_BLOCK_SIZE))
  XMC_ASSERT("E_EEPROM_XMC4_ReadArray: Wrong length",
                                                    ((offset_address + length)  < E_EEPROM_XMC4_DATA_BLOCK_SIZE))
  address_ptr = (uint8_t*)(void*)(&e_eeprom_xmc4_data_buffer.eeprom_data) + (uint32_t)offset_address;

  for (i=0U; i<length; i++)
 80273e4:	89fb      	ldrh	r3, [r7, #14]
 80273e6:	3301      	adds	r3, #1
 80273e8:	81fb      	strh	r3, [r7, #14]
 80273ea:	89fa      	ldrh	r2, [r7, #14]
 80273ec:	88bb      	ldrh	r3, [r7, #4]
 80273ee:	429a      	cmp	r2, r3
 80273f0:	d3f0      	bcc.n	80273d4 <E_EEPROM_XMC4_ReadArray+0x20>
  {
    *(data + i) = *(address_ptr + i);
  }
}
 80273f2:	3714      	adds	r7, #20
 80273f4:	46bd      	mov	sp, r7
 80273f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80273fa:	4770      	bx	lr
 80273fc:	1fff14ac 	.word	0x1fff14ac

08027400 <E_EEPROM_XMC4_UpdateFlashContents>:



/* Copy data blocks from RAM to FLASH */
E_EEPROM_XMC4_STATUS_t E_EEPROM_XMC4_UpdateFlashContents(void)
{
 8027400:	b580      	push	{r7, lr}
 8027402:	b082      	sub	sp, #8
 8027404:	af00      	add	r7, sp, #0
  E_EEPROM_XMC4_STATUS_t status;
  uint32_t sector_start_addr;

  status = E_EEPROM_XMC4_STATUS_OK;
 8027406:	2300      	movs	r3, #0
 8027408:	71fb      	strb	r3, [r7, #7]

  /* Calculate the starting address of the active sector from where the first write started for the current cycle*/
  sector_start_addr = E_EEPROM_XMC4_SECTOR0_START_ADDR +
                     (E_EEPROM_XMC4_SECTOR_SIZE * e_eeprom_xmc4_sector_info.current_sector);
 802740a:	4b22      	ldr	r3, [pc, #136]	; (8027494 <E_EEPROM_XMC4_UpdateFlashContents+0x94>)
 802740c:	689b      	ldr	r3, [r3, #8]
  uint32_t sector_start_addr;

  status = E_EEPROM_XMC4_STATUS_OK;

  /* Calculate the starting address of the active sector from where the first write started for the current cycle*/
  sector_start_addr = E_EEPROM_XMC4_SECTOR0_START_ADDR +
 802740e:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 8027412:	3304      	adds	r3, #4
 8027414:	039b      	lsls	r3, r3, #14
 8027416:	603b      	str	r3, [r7, #0]
                     (E_EEPROM_XMC4_SECTOR_SIZE * e_eeprom_xmc4_sector_info.current_sector);

  /* If the next free address crosses current active sector starting address, then all the sectors are fully written*/
  if ((e_eeprom_xmc4_sector_info.next_free_start_addr == sector_start_addr) &&
 8027418:	4b1e      	ldr	r3, [pc, #120]	; (8027494 <E_EEPROM_XMC4_UpdateFlashContents+0x94>)
 802741a:	681a      	ldr	r2, [r3, #0]
 802741c:	683b      	ldr	r3, [r7, #0]
 802741e:	429a      	cmp	r2, r3
 8027420:	d111      	bne.n	8027446 <E_EEPROM_XMC4_UpdateFlashContents+0x46>
     (e_eeprom_xmc4_data_buffer.block_cycle_count != 0U))
 8027422:	4b1d      	ldr	r3, [pc, #116]	; (8027498 <E_EEPROM_XMC4_UpdateFlashContents+0x98>)
 8027424:	685b      	ldr	r3, [r3, #4]
  /* Calculate the starting address of the active sector from where the first write started for the current cycle*/
  sector_start_addr = E_EEPROM_XMC4_SECTOR0_START_ADDR +
                     (E_EEPROM_XMC4_SECTOR_SIZE * e_eeprom_xmc4_sector_info.current_sector);

  /* If the next free address crosses current active sector starting address, then all the sectors are fully written*/
  if ((e_eeprom_xmc4_sector_info.next_free_start_addr == sector_start_addr) &&
 8027426:	2b00      	cmp	r3, #0
 8027428:	d00d      	beq.n	8027446 <E_EEPROM_XMC4_UpdateFlashContents+0x46>
     (e_eeprom_xmc4_data_buffer.block_cycle_count != 0U))
  {
    /* Update the current sector to the latest sector on which the last write was executed. */
    e_eeprom_xmc4_sector_info.current_sector =  ((e_eeprom_xmc4_sector_info.flash_data_addr &
 802742a:	4b1a      	ldr	r3, [pc, #104]	; (8027494 <E_EEPROM_XMC4_UpdateFlashContents+0x94>)
 802742c:	685b      	ldr	r3, [r3, #4]
 802742e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
                                                E_EEPROM_XMC4_SECTOR_POSITION_MASK) >>
 8027432:	0b9b      	lsrs	r3, r3, #14
  /* If the next free address crosses current active sector starting address, then all the sectors are fully written*/
  if ((e_eeprom_xmc4_sector_info.next_free_start_addr == sector_start_addr) &&
     (e_eeprom_xmc4_data_buffer.block_cycle_count != 0U))
  {
    /* Update the current sector to the latest sector on which the last write was executed. */
    e_eeprom_xmc4_sector_info.current_sector =  ((e_eeprom_xmc4_sector_info.flash_data_addr &
 8027434:	4a17      	ldr	r2, [pc, #92]	; (8027494 <E_EEPROM_XMC4_UpdateFlashContents+0x94>)
 8027436:	6093      	str	r3, [r2, #8]
                                                E_EEPROM_XMC4_SECTOR_POSITION_MASK) >>
                                                E_EEPROM_XMC4_SECTOR_POSITION);

    /* Mark all the sectors as filled with data */
    e_eeprom_xmc4_sector_info.erase_state = E_EEPROM_XMC4_ALL_SECTORS_FILLED ;
 8027438:	4b16      	ldr	r3, [pc, #88]	; (8027494 <E_EEPROM_XMC4_UpdateFlashContents+0x94>)
 802743a:	220f      	movs	r2, #15
 802743c:	60da      	str	r2, [r3, #12]

    /* Execute erase state machine to free up the unwanted sectors and keep only the sector which has latest block*/
    status = E_EEPROM_XMC4_lInitEraseStateMachine();
 802743e:	f000 f8d7 	bl	80275f0 <E_EEPROM_XMC4_lInitEraseStateMachine>
 8027442:	4603      	mov	r3, r0
 8027444:	71fb      	strb	r3, [r7, #7]
  }

  if (status ==  E_EEPROM_XMC4_STATUS_OK)
 8027446:	79fb      	ldrb	r3, [r7, #7]
 8027448:	2b00      	cmp	r3, #0
 802744a:	d11d      	bne.n	8027488 <E_EEPROM_XMC4_UpdateFlashContents+0x88>
  {
    e_eeprom_xmc4_data_buffer.block_cycle_count++;
 802744c:	4b12      	ldr	r3, [pc, #72]	; (8027498 <E_EEPROM_XMC4_UpdateFlashContents+0x98>)
 802744e:	685b      	ldr	r3, [r3, #4]
 8027450:	3301      	adds	r3, #1
 8027452:	4a11      	ldr	r2, [pc, #68]	; (8027498 <E_EEPROM_XMC4_UpdateFlashContents+0x98>)
 8027454:	6053      	str	r3, [r2, #4]

    status = E_EEPROM_XMC4_lWriteToFlash();
 8027456:	f000 f839 	bl	80274cc <E_EEPROM_XMC4_lWriteToFlash>
 802745a:	4603      	mov	r3, r0
 802745c:	71fb      	strb	r3, [r7, #7]

    /* If the flash write succeeds, update the latest flash data location in RAM for reference */
    if (status == E_EEPROM_XMC4_STATUS_OK)
 802745e:	79fb      	ldrb	r3, [r7, #7]
 8027460:	2b00      	cmp	r3, #0
 8027462:	d103      	bne.n	802746c <E_EEPROM_XMC4_UpdateFlashContents+0x6c>
    {
      e_eeprom_xmc4_sector_info.flash_data_addr = e_eeprom_xmc4_sector_info.next_free_start_addr;
 8027464:	4b0b      	ldr	r3, [pc, #44]	; (8027494 <E_EEPROM_XMC4_UpdateFlashContents+0x94>)
 8027466:	681b      	ldr	r3, [r3, #0]
 8027468:	4a0a      	ldr	r2, [pc, #40]	; (8027494 <E_EEPROM_XMC4_UpdateFlashContents+0x94>)
 802746a:	6053      	str	r3, [r2, #4]
    }

    /* Update the next free address to write the new data block*/
    e_eeprom_xmc4_sector_info.next_free_start_addr += E_EEPROM_XMC4_ACTUAL_FLASH_BLOCK_SIZE;
 802746c:	4b09      	ldr	r3, [pc, #36]	; (8027494 <E_EEPROM_XMC4_UpdateFlashContents+0x94>)
 802746e:	681b      	ldr	r3, [r3, #0]
 8027470:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8027474:	4a07      	ldr	r2, [pc, #28]	; (8027494 <E_EEPROM_XMC4_UpdateFlashContents+0x94>)
 8027476:	6013      	str	r3, [r2, #0]

    /* If the next free address crosses 3rd sector end address relocate the address to 0th sector starting address*/
    if (e_eeprom_xmc4_sector_info.next_free_start_addr >= E_EEPROM_XMC4_SECTOR4_START_ADDR)
 8027478:	4b06      	ldr	r3, [pc, #24]	; (8027494 <E_EEPROM_XMC4_UpdateFlashContents+0x94>)
 802747a:	681b      	ldr	r3, [r3, #0]
 802747c:	4a07      	ldr	r2, [pc, #28]	; (802749c <E_EEPROM_XMC4_UpdateFlashContents+0x9c>)
 802747e:	4293      	cmp	r3, r2
 8027480:	d902      	bls.n	8027488 <E_EEPROM_XMC4_UpdateFlashContents+0x88>
    {
      e_eeprom_xmc4_sector_info.next_free_start_addr = E_EEPROM_XMC4_SECTOR0_START_ADDR;
 8027482:	4b04      	ldr	r3, [pc, #16]	; (8027494 <E_EEPROM_XMC4_UpdateFlashContents+0x94>)
 8027484:	4a06      	ldr	r2, [pc, #24]	; (80274a0 <E_EEPROM_XMC4_UpdateFlashContents+0xa0>)
 8027486:	601a      	str	r2, [r3, #0]
    }
  }

  return (status);
 8027488:	79fb      	ldrb	r3, [r7, #7]
}
 802748a:	4618      	mov	r0, r3
 802748c:	3708      	adds	r7, #8
 802748e:	46bd      	mov	sp, r7
 8027490:	bd80      	pop	{r7, pc}
 8027492:	bf00      	nop
 8027494:	1fff13e8 	.word	0x1fff13e8
 8027498:	1fff14ac 	.word	0x1fff14ac
 802749c:	0c01ffff 	.word	0x0c01ffff
 80274a0:	0c010000 	.word	0x0c010000

080274a4 <E_EEPROM_XMC4_IsFlashEmpty>:


/* Check the availability data in the flash emulated EEPROM area */
bool E_EEPROM_XMC4_IsFlashEmpty(void)
{
 80274a4:	b480      	push	{r7}
 80274a6:	b083      	sub	sp, #12
 80274a8:	af00      	add	r7, sp, #0
  bool status = false;
 80274aa:	2300      	movs	r3, #0
 80274ac:	71fb      	strb	r3, [r7, #7]

  /* If data available flash_data_addr will have a valid address*/
  if (e_eeprom_xmc4_sector_info.flash_data_addr == 0U)
 80274ae:	4b06      	ldr	r3, [pc, #24]	; (80274c8 <E_EEPROM_XMC4_IsFlashEmpty+0x24>)
 80274b0:	685b      	ldr	r3, [r3, #4]
 80274b2:	2b00      	cmp	r3, #0
 80274b4:	d101      	bne.n	80274ba <E_EEPROM_XMC4_IsFlashEmpty+0x16>
  {
    status = true;
 80274b6:	2301      	movs	r3, #1
 80274b8:	71fb      	strb	r3, [r7, #7]
  }
  return (status);
 80274ba:	79fb      	ldrb	r3, [r7, #7]
}
 80274bc:	4618      	mov	r0, r3
 80274be:	370c      	adds	r7, #12
 80274c0:	46bd      	mov	sp, r7
 80274c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80274c6:	4770      	bx	lr
 80274c8:	1fff13e8 	.word	0x1fff13e8

080274cc <E_EEPROM_XMC4_lWriteToFlash>:
 * LOCAL ROUTINES
 ********************************************************************************************************************/

/* Local function to program data blocks from RAM into FLASH */
static E_EEPROM_XMC4_STATUS_t E_EEPROM_XMC4_lWriteToFlash(void)
{
 80274cc:	b580      	push	{r7, lr}
 80274ce:	b084      	sub	sp, #16
 80274d0:	af00      	add	r7, sp, #0
  uint32_t *flash_addr_ptr;
  uint32_t *ram_addr_ptr;
  uint32_t  page_index;
  E_EEPROM_XMC4_STATUS_t status;

  status = E_EEPROM_XMC4_STATUS_OK;
 80274d2:	2300      	movs	r3, #0
 80274d4:	70fb      	strb	r3, [r7, #3]
  flash_addr_ptr = (uint32_t*)e_eeprom_xmc4_sector_info.next_free_start_addr;
 80274d6:	4b18      	ldr	r3, [pc, #96]	; (8027538 <E_EEPROM_XMC4_lWriteToFlash+0x6c>)
 80274d8:	681b      	ldr	r3, [r3, #0]
 80274da:	60fb      	str	r3, [r7, #12]
  ram_addr_ptr   = (uint32_t*)(void*)&e_eeprom_xmc4_data_buffer;
 80274dc:	4b17      	ldr	r3, [pc, #92]	; (802753c <E_EEPROM_XMC4_lWriteToFlash+0x70>)
 80274de:	60bb      	str	r3, [r7, #8]

  e_eeprom_xmc4_data_buffer.crc = E_EEPROM_XMC4_lCalculateCRC((uint32_t*)(void*)
 80274e0:	4817      	ldr	r0, [pc, #92]	; (8027540 <E_EEPROM_XMC4_lWriteToFlash+0x74>)
 80274e2:	f000 f8c5 	bl	8027670 <E_EEPROM_XMC4_lCalculateCRC>
 80274e6:	4602      	mov	r2, r0
 80274e8:	4b14      	ldr	r3, [pc, #80]	; (802753c <E_EEPROM_XMC4_lWriteToFlash+0x70>)
 80274ea:	601a      	str	r2, [r3, #0]
                                                             (&(e_eeprom_xmc4_data_buffer.block_cycle_count)));

  for (page_index = 0U ; page_index < E_EEPROM_XMC4_MAX_PAGES; page_index++)
 80274ec:	2300      	movs	r3, #0
 80274ee:	607b      	str	r3, [r7, #4]
 80274f0:	e019      	b.n	8027526 <E_EEPROM_XMC4_lWriteToFlash+0x5a>
  {
    XMC_FLASH_ClearStatus();
 80274f2:	f7fe fcb1 	bl	8025e58 <XMC_FLASH_ClearStatus>

    XMC_FLASH_ProgramPage(flash_addr_ptr,ram_addr_ptr);
 80274f6:	68f8      	ldr	r0, [r7, #12]
 80274f8:	68b9      	ldr	r1, [r7, #8]
 80274fa:	f7fe fcc1 	bl	8025e80 <XMC_FLASH_ProgramPage>

    if (XMC_FLASH_GetStatus() == (uint32_t)XMC_FLASH_STATUS_VERIFY_ERROR)
 80274fe:	f7fe fcb1 	bl	8025e64 <XMC_FLASH_GetStatus>
 8027502:	4603      	mov	r3, r0
 8027504:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8027508:	d102      	bne.n	8027510 <E_EEPROM_XMC4_lWriteToFlash+0x44>
    {
      status = E_EEPROM_XMC4_STATUS_WRITE_ERROR;
 802750a:	2303      	movs	r3, #3
 802750c:	70fb      	strb	r3, [r7, #3]
      break;
 802750e:	e00d      	b.n	802752c <E_EEPROM_XMC4_lWriteToFlash+0x60>
    }
    ram_addr_ptr   += E_EEPROM_XMC4_MIN_WORDS_PER_PAGE ;
 8027510:	68bb      	ldr	r3, [r7, #8]
 8027512:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8027516:	60bb      	str	r3, [r7, #8]
    flash_addr_ptr += E_EEPROM_XMC4_MIN_WORDS_PER_PAGE ;
 8027518:	68fb      	ldr	r3, [r7, #12]
 802751a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 802751e:	60fb      	str	r3, [r7, #12]
  ram_addr_ptr   = (uint32_t*)(void*)&e_eeprom_xmc4_data_buffer;

  e_eeprom_xmc4_data_buffer.crc = E_EEPROM_XMC4_lCalculateCRC((uint32_t*)(void*)
                                                             (&(e_eeprom_xmc4_data_buffer.block_cycle_count)));

  for (page_index = 0U ; page_index < E_EEPROM_XMC4_MAX_PAGES; page_index++)
 8027520:	687b      	ldr	r3, [r7, #4]
 8027522:	3301      	adds	r3, #1
 8027524:	607b      	str	r3, [r7, #4]
 8027526:	687b      	ldr	r3, [r7, #4]
 8027528:	2b0f      	cmp	r3, #15
 802752a:	d9e2      	bls.n	80274f2 <E_EEPROM_XMC4_lWriteToFlash+0x26>
    }
    ram_addr_ptr   += E_EEPROM_XMC4_MIN_WORDS_PER_PAGE ;
    flash_addr_ptr += E_EEPROM_XMC4_MIN_WORDS_PER_PAGE ;
  }

  return (status);
 802752c:	78fb      	ldrb	r3, [r7, #3]
}
 802752e:	4618      	mov	r0, r3
 8027530:	3710      	adds	r7, #16
 8027532:	46bd      	mov	sp, r7
 8027534:	bd80      	pop	{r7, pc}
 8027536:	bf00      	nop
 8027538:	1fff13e8 	.word	0x1fff13e8
 802753c:	1fff14ac 	.word	0x1fff14ac
 8027540:	1fff14b0 	.word	0x1fff14b0

08027544 <E_EEPROM_XMC4_lInitReadSectorInfo>:



static void E_EEPROM_XMC4_lInitReadSectorInfo(const uint32_t sector)
{
 8027544:	b580      	push	{r7, lr}
 8027546:	b08a      	sub	sp, #40	; 0x28
 8027548:	af00      	add	r7, sp, #0
 802754a:	6078      	str	r0, [r7, #4]
  uint32_t block_cycle_count;
  uint32_t written_crc;
  uint32_t calculated_crc;

  /* Initialize starting address and last block address of the sector. */
  sector_start_addr = E_EEPROM_XMC4_SECTOR0_START_ADDR + (E_EEPROM_XMC4_SECTOR_SIZE * (uint32_t)sector);
 802754c:	687b      	ldr	r3, [r7, #4]
 802754e:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 8027552:	3304      	adds	r3, #4
 8027554:	039b      	lsls	r3, r3, #14
 8027556:	61fb      	str	r3, [r7, #28]
  block_read_addr = (sector_start_addr + E_EEPROM_XMC4_SECTOR_SIZE) - E_EEPROM_XMC4_ACTUAL_FLASH_BLOCK_SIZE;
 8027558:	69fb      	ldr	r3, [r7, #28]
 802755a:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 802755e:	627b      	str	r3, [r7, #36]	; 0x24
  free_block_addr = E_EEPROM_XMC4_EMPTY;
 8027560:	2300      	movs	r3, #0
 8027562:	623b      	str	r3, [r7, #32]

  do
  {
    /* Read first 32 bit data from the block which indicates the block cycle counter. */
    data_ptr = (uint32_t*)block_read_addr;
 8027564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8027566:	61bb      	str	r3, [r7, #24]
    block_cycle_count = *(data_ptr + E_EEPROM_XMC4_BCC_OFFSET);
 8027568:	69bb      	ldr	r3, [r7, #24]
 802756a:	685b      	ldr	r3, [r3, #4]
 802756c:	617b      	str	r3, [r7, #20]

    /* Check if block cycle count is a non zero value*/
    if (block_cycle_count != E_EEPROM_XMC4_EMPTY)
 802756e:	697b      	ldr	r3, [r7, #20]
 8027570:	2b00      	cmp	r3, #0
 8027572:	d02e      	beq.n	80275d2 <E_EEPROM_XMC4_lInitReadSectorInfo+0x8e>
    {
      /* Mark sector as non-empty sector*/
      e_eeprom_xmc4_sector_info.erase_state |= ((uint32_t)1U << sector);
 8027574:	4b1c      	ldr	r3, [pc, #112]	; (80275e8 <E_EEPROM_XMC4_lInitReadSectorInfo+0xa4>)
 8027576:	68da      	ldr	r2, [r3, #12]
 8027578:	687b      	ldr	r3, [r7, #4]
 802757a:	2101      	movs	r1, #1
 802757c:	fa01 f303 	lsl.w	r3, r1, r3
 8027580:	4313      	orrs	r3, r2
 8027582:	4a19      	ldr	r2, [pc, #100]	; (80275e8 <E_EEPROM_XMC4_lInitReadSectorInfo+0xa4>)
 8027584:	60d3      	str	r3, [r2, #12]

      /* If this is the first non empty block identified, then store the address as next free address */
      if (free_block_addr == E_EEPROM_XMC4_EMPTY)
 8027586:	6a3b      	ldr	r3, [r7, #32]
 8027588:	2b00      	cmp	r3, #0
 802758a:	d103      	bne.n	8027594 <E_EEPROM_XMC4_lInitReadSectorInfo+0x50>
      {
        free_block_addr = block_read_addr + E_EEPROM_XMC4_ACTUAL_FLASH_BLOCK_SIZE;
 802758c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802758e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8027592:	623b      	str	r3, [r7, #32]
      }

      /* Read the second 32bit data which indicates the CRC */
      written_crc = *data_ptr;
 8027594:	69bb      	ldr	r3, [r7, #24]
 8027596:	681b      	ldr	r3, [r3, #0]
 8027598:	613b      	str	r3, [r7, #16]
      /* Calculate the CRC for the written data in flash (3rd word to the last word)*/
      calculated_crc = E_EEPROM_XMC4_lCalculateCRC(data_ptr + E_EEPROM_XMC4_BCC_OFFSET);
 802759a:	69bb      	ldr	r3, [r7, #24]
 802759c:	3304      	adds	r3, #4
 802759e:	4618      	mov	r0, r3
 80275a0:	f000 f866 	bl	8027670 <E_EEPROM_XMC4_lCalculateCRC>
 80275a4:	60f8      	str	r0, [r7, #12]

      if (calculated_crc == written_crc)
 80275a6:	68fa      	ldr	r2, [r7, #12]
 80275a8:	693b      	ldr	r3, [r7, #16]
 80275aa:	429a      	cmp	r2, r3
 80275ac:	d111      	bne.n	80275d2 <E_EEPROM_XMC4_lInitReadSectorInfo+0x8e>
      {
        /* If both CRC matches and the current block cycle counter is greater than the previous recorded value,
         * Update the Data structure with the current block as the "latest" one and the current sector as "active".
         * Exit from the function.
         */
        if (block_cycle_count > e_eeprom_xmc4_data_buffer.block_cycle_count)
 80275ae:	4b0f      	ldr	r3, [pc, #60]	; (80275ec <E_EEPROM_XMC4_lInitReadSectorInfo+0xa8>)
 80275b0:	685a      	ldr	r2, [r3, #4]
 80275b2:	697b      	ldr	r3, [r7, #20]
 80275b4:	429a      	cmp	r2, r3
 80275b6:	d20c      	bcs.n	80275d2 <E_EEPROM_XMC4_lInitReadSectorInfo+0x8e>
        {
          e_eeprom_xmc4_data_buffer.block_cycle_count = block_cycle_count;
 80275b8:	4a0c      	ldr	r2, [pc, #48]	; (80275ec <E_EEPROM_XMC4_lInitReadSectorInfo+0xa8>)
 80275ba:	697b      	ldr	r3, [r7, #20]
 80275bc:	6053      	str	r3, [r2, #4]
          e_eeprom_xmc4_sector_info.current_sector = sector;
 80275be:	4a0a      	ldr	r2, [pc, #40]	; (80275e8 <E_EEPROM_XMC4_lInitReadSectorInfo+0xa4>)
 80275c0:	687b      	ldr	r3, [r7, #4]
 80275c2:	6093      	str	r3, [r2, #8]
          e_eeprom_xmc4_sector_info.flash_data_addr = block_read_addr;
 80275c4:	4a08      	ldr	r2, [pc, #32]	; (80275e8 <E_EEPROM_XMC4_lInitReadSectorInfo+0xa4>)
 80275c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80275c8:	6053      	str	r3, [r2, #4]
          e_eeprom_xmc4_sector_info.next_free_start_addr = free_block_addr;
 80275ca:	4a07      	ldr	r2, [pc, #28]	; (80275e8 <E_EEPROM_XMC4_lInitReadSectorInfo+0xa4>)
 80275cc:	6a3b      	ldr	r3, [r7, #32]
 80275ce:	6013      	str	r3, [r2, #0]
          break;
 80275d0:	e007      	b.n	80275e2 <E_EEPROM_XMC4_lInitReadSectorInfo+0x9e>
        }
      }
    }
    /* Move the block read address to one block size up starting from the bottom of sector */
    block_read_addr -= E_EEPROM_XMC4_ACTUAL_FLASH_BLOCK_SIZE;
 80275d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80275d4:	f5a3 5380 	sub.w	r3, r3, #4096	; 0x1000
 80275d8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Iterate the read process until the block read address crosses sector start address or a
   * latest valid block is identified.
   */
  } while ( block_read_addr >= sector_start_addr );
 80275da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80275dc:	69fb      	ldr	r3, [r7, #28]
 80275de:	429a      	cmp	r2, r3
 80275e0:	d2c0      	bcs.n	8027564 <E_EEPROM_XMC4_lInitReadSectorInfo+0x20>

}
 80275e2:	3728      	adds	r7, #40	; 0x28
 80275e4:	46bd      	mov	sp, r7
 80275e6:	bd80      	pop	{r7, pc}
 80275e8:	1fff13e8 	.word	0x1fff13e8
 80275ec:	1fff14ac 	.word	0x1fff14ac

080275f0 <E_EEPROM_XMC4_lInitEraseStateMachine>:



static E_EEPROM_XMC4_STATUS_t E_EEPROM_XMC4_lInitEraseStateMachine(void)
{
 80275f0:	b580      	push	{r7, lr}
 80275f2:	b084      	sub	sp, #16
 80275f4:	af00      	add	r7, sp, #0
  uint32_t sector_count;
  uint32_t sector_start_addr;
  E_EEPROM_XMC4_STATUS_t status ;

  status = E_EEPROM_XMC4_STATUS_OK;
 80275f6:	2300      	movs	r3, #0
 80275f8:	72fb      	strb	r3, [r7, #11]
  sector_count = 0U;
 80275fa:	2300      	movs	r3, #0
 80275fc:	60fb      	str	r3, [r7, #12]

  do
  {
    /* If the non empty sector is the current active sector, then do not erase it*/
    if (e_eeprom_xmc4_sector_info.current_sector != sector_count)
 80275fe:	4b1b      	ldr	r3, [pc, #108]	; (802766c <E_EEPROM_XMC4_lInitEraseStateMachine+0x7c>)
 8027600:	689a      	ldr	r2, [r3, #8]
 8027602:	68fb      	ldr	r3, [r7, #12]
 8027604:	429a      	cmp	r2, r3
 8027606:	d026      	beq.n	8027656 <E_EEPROM_XMC4_lInitEraseStateMachine+0x66>
    {
      /* Check if the sector was previously identified as non-empty. i.e It is having old data or corrupted data
       * If so erase the sector and mark it as erase attempted.
       */
      if ((e_eeprom_xmc4_sector_info.erase_state >> sector_count) & ((uint32_t)1U))
 8027608:	4b18      	ldr	r3, [pc, #96]	; (802766c <E_EEPROM_XMC4_lInitEraseStateMachine+0x7c>)
 802760a:	68da      	ldr	r2, [r3, #12]
 802760c:	68fb      	ldr	r3, [r7, #12]
 802760e:	fa22 f303 	lsr.w	r3, r2, r3
 8027612:	f003 0301 	and.w	r3, r3, #1
 8027616:	2b00      	cmp	r3, #0
 8027618:	d01d      	beq.n	8027656 <E_EEPROM_XMC4_lInitEraseStateMachine+0x66>
      {
        sector_start_addr = E_EEPROM_XMC4_SECTOR0_START_ADDR + (E_EEPROM_XMC4_SECTOR_SIZE * (uint32_t)sector_count);
 802761a:	68fb      	ldr	r3, [r7, #12]
 802761c:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 8027620:	3304      	adds	r3, #4
 8027622:	039b      	lsls	r3, r3, #14
 8027624:	607b      	str	r3, [r7, #4]

        XMC_FLASH_ClearStatus();
 8027626:	f7fe fc17 	bl	8025e58 <XMC_FLASH_ClearStatus>
        XMC_FLASH_EraseSector((uint32_t*)sector_start_addr);
 802762a:	687b      	ldr	r3, [r7, #4]
 802762c:	4618      	mov	r0, r3
 802762e:	f7fe fc5b 	bl	8025ee8 <XMC_FLASH_EraseSector>

        if (XMC_FLASH_GetStatus() != (uint32_t)XMC_FLASH_STATUS_ERASE_STATE)
 8027632:	f7fe fc17 	bl	8025e64 <XMC_FLASH_GetStatus>
 8027636:	4603      	mov	r3, r0
 8027638:	2b20      	cmp	r3, #32
 802763a:	d002      	beq.n	8027642 <E_EEPROM_XMC4_lInitEraseStateMachine+0x52>
        {
          status = E_EEPROM_XMC4_STATUS_ERASE_ERROR;
 802763c:	2304      	movs	r3, #4
 802763e:	72fb      	strb	r3, [r7, #11]
          break;
 8027640:	e00f      	b.n	8027662 <E_EEPROM_XMC4_lInitEraseStateMachine+0x72>
        }
        e_eeprom_xmc4_sector_info.erase_state &= ~(((uint32_t)1U << sector_count));
 8027642:	4b0a      	ldr	r3, [pc, #40]	; (802766c <E_EEPROM_XMC4_lInitEraseStateMachine+0x7c>)
 8027644:	68da      	ldr	r2, [r3, #12]
 8027646:	68fb      	ldr	r3, [r7, #12]
 8027648:	2101      	movs	r1, #1
 802764a:	fa01 f303 	lsl.w	r3, r1, r3
 802764e:	43db      	mvns	r3, r3
 8027650:	4013      	ands	r3, r2
 8027652:	4a06      	ldr	r2, [pc, #24]	; (802766c <E_EEPROM_XMC4_lInitEraseStateMachine+0x7c>)
 8027654:	60d3      	str	r3, [r2, #12]
      }
    }
    sector_count++;
 8027656:	68fb      	ldr	r3, [r7, #12]
 8027658:	3301      	adds	r3, #1
 802765a:	60fb      	str	r3, [r7, #12]
    /* Iterate the erase loop until all 4 sectors are checked. Break and return failure on any sector erase errors.*/
  } while ( sector_count < E_EEPROM_XMC4_MAX_SECTORS );
 802765c:	68fb      	ldr	r3, [r7, #12]
 802765e:	2b03      	cmp	r3, #3
 8027660:	d9cd      	bls.n	80275fe <E_EEPROM_XMC4_lInitEraseStateMachine+0xe>

  return (status);
 8027662:	7afb      	ldrb	r3, [r7, #11]
}
 8027664:	4618      	mov	r0, r3
 8027666:	3710      	adds	r7, #16
 8027668:	46bd      	mov	sp, r7
 802766a:	bd80      	pop	{r7, pc}
 802766c:	1fff13e8 	.word	0x1fff13e8

08027670 <E_EEPROM_XMC4_lCalculateCRC>:

/* Local function to CRC */
static uint32_t E_EEPROM_XMC4_lCalculateCRC(const uint32_t *data_start_addr)
{
 8027670:	b580      	push	{r7, lr}
 8027672:	b084      	sub	sp, #16
 8027674:	af00      	add	r7, sp, #0
 8027676:	6078      	str	r0, [r7, #4]
  uint32_t result;

  /* Reset the CRC result register before new CRC calculation */
  XMC_FCE_InitializeSeedValue(&e_eeprom_xmc4_fce, 0U);
 8027678:	4808      	ldr	r0, [pc, #32]	; (802769c <E_EEPROM_XMC4_lCalculateCRC+0x2c>)
 802767a:	2100      	movs	r1, #0
 802767c:	f7ff fdfc 	bl	8027278 <XMC_FCE_InitializeSeedValue>

  (void)XMC_FCE_CalculateCRC32(&e_eeprom_xmc4_fce, data_start_addr, E_EEPROM_XMC4_DATA_SIZE_FOR_CRC, &result);
 8027680:	f107 030c 	add.w	r3, r7, #12
 8027684:	4805      	ldr	r0, [pc, #20]	; (802769c <E_EEPROM_XMC4_lCalculateCRC+0x2c>)
 8027686:	6879      	ldr	r1, [r7, #4]
 8027688:	f640 72fc 	movw	r2, #4092	; 0xffc
 802768c:	f7ff fae8 	bl	8026c60 <XMC_FCE_CalculateCRC32>

  return (result);
 8027690:	68fb      	ldr	r3, [r7, #12]
}
 8027692:	4618      	mov	r0, r3
 8027694:	3710      	adds	r7, #16
 8027696:	46bd      	mov	sp, r7
 8027698:	bd80      	pop	{r7, pc}
 802769a:	bf00      	nop
 802769c:	08028e10 	.word	0x08028e10

080276a0 <E_EEPROM_XMC4_lCopyFlashToRam>:



/* Local function to copy data blocks from FLASH to RAM */
static void E_EEPROM_XMC4_lCopyFlashToRam(void)
{
 80276a0:	b480      	push	{r7}
 80276a2:	b085      	sub	sp, #20
 80276a4:	af00      	add	r7, sp, #0
  uint32_t *flash_addr_ptr;
  uint32_t *ram_addr_ptr;
  uint32_t byte_index;

  flash_addr_ptr = (uint32_t*)e_eeprom_xmc4_sector_info.flash_data_addr;
 80276a6:	4b0f      	ldr	r3, [pc, #60]	; (80276e4 <E_EEPROM_XMC4_lCopyFlashToRam+0x44>)
 80276a8:	685b      	ldr	r3, [r3, #4]
 80276aa:	60bb      	str	r3, [r7, #8]
  ram_addr_ptr = (uint32_t*)(void*)&e_eeprom_xmc4_data_buffer;
 80276ac:	4b0e      	ldr	r3, [pc, #56]	; (80276e8 <E_EEPROM_XMC4_lCopyFlashToRam+0x48>)
 80276ae:	607b      	str	r3, [r7, #4]

  for(byte_index = 0U ; byte_index < E_EEPROM_XMC4_MAX_WORDS; byte_index++)
 80276b0:	2300      	movs	r3, #0
 80276b2:	60fb      	str	r3, [r7, #12]
 80276b4:	e00c      	b.n	80276d0 <E_EEPROM_XMC4_lCopyFlashToRam+0x30>
  {
    *(ram_addr_ptr + byte_index) = *(flash_addr_ptr + byte_index);
 80276b6:	68fb      	ldr	r3, [r7, #12]
 80276b8:	009b      	lsls	r3, r3, #2
 80276ba:	687a      	ldr	r2, [r7, #4]
 80276bc:	4413      	add	r3, r2
 80276be:	68fa      	ldr	r2, [r7, #12]
 80276c0:	0092      	lsls	r2, r2, #2
 80276c2:	68b9      	ldr	r1, [r7, #8]
 80276c4:	440a      	add	r2, r1
 80276c6:	6812      	ldr	r2, [r2, #0]
 80276c8:	601a      	str	r2, [r3, #0]
  uint32_t byte_index;

  flash_addr_ptr = (uint32_t*)e_eeprom_xmc4_sector_info.flash_data_addr;
  ram_addr_ptr = (uint32_t*)(void*)&e_eeprom_xmc4_data_buffer;

  for(byte_index = 0U ; byte_index < E_EEPROM_XMC4_MAX_WORDS; byte_index++)
 80276ca:	68fb      	ldr	r3, [r7, #12]
 80276cc:	3301      	adds	r3, #1
 80276ce:	60fb      	str	r3, [r7, #12]
 80276d0:	68fb      	ldr	r3, [r7, #12]
 80276d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80276d6:	d3ee      	bcc.n	80276b6 <E_EEPROM_XMC4_lCopyFlashToRam+0x16>
  {
    *(ram_addr_ptr + byte_index) = *(flash_addr_ptr + byte_index);
  }
}
 80276d8:	3714      	adds	r7, #20
 80276da:	46bd      	mov	sp, r7
 80276dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80276e0:	4770      	bx	lr
 80276e2:	bf00      	nop
 80276e4:	1fff13e8 	.word	0x1fff13e8
 80276e8:	1fff14ac 	.word	0x1fff14ac

080276ec <EVENT_GENERATOR_Init>:

/*
 * This function Initializes a EVENT_GENERATOR APP instances based on user configuration.
 */
EVENT_GENERATOR_STATUS_t EVENT_GENERATOR_Init(EVENT_GENERATOR_t *const handle)
{
 80276ec:	b580      	push	{r7, lr}
 80276ee:	b082      	sub	sp, #8
 80276f0:	af00      	add	r7, sp, #0
 80276f2:	6078      	str	r0, [r7, #4]
  /* Checking for null handle */
  XMC_ASSERT("EVENT_GENERATOR_Init:handle NULL" , (handle != NULL));
  
  /* Checking for initialization state of the instance */
  if (false == handle->init_status)
 80276f4:	687b      	ldr	r3, [r7, #4]
 80276f6:	7b5b      	ldrb	r3, [r3, #13]
 80276f8:	f083 0301 	eor.w	r3, r3, #1
 80276fc:	b2db      	uxtb	r3, r3
 80276fe:	2b00      	cmp	r3, #0
 8027700:	d012      	beq.n	8027728 <EVENT_GENERATOR_Init+0x3c>
  {
    /* Hardware initialization based on UI */
    XMC_ERU_OGU_Init(handle->eru, handle->channel, handle->config);
 8027702:	687b      	ldr	r3, [r7, #4]
 8027704:	6819      	ldr	r1, [r3, #0]
 8027706:	687b      	ldr	r3, [r7, #4]
 8027708:	7b1a      	ldrb	r2, [r3, #12]
 802770a:	687b      	ldr	r3, [r7, #4]
 802770c:	685b      	ldr	r3, [r3, #4]
 802770e:	4608      	mov	r0, r1
 8027710:	4611      	mov	r1, r2
 8027712:	461a      	mov	r2, r3
 8027714:	f7ff fa66 	bl	8026be4 <XMC_ERU_OGU_Init>
    #if (EVENT_GENERATOR_NMI_SUPPORTED == 1U)
    /* Promote the eru event as NMI, Applicable only for XMC4000 devices */
    XMC_SCU_INTERRUPT_EnableNmiRequest(handle->nmi_eru_msk);
 8027718:	687b      	ldr	r3, [r7, #4]
 802771a:	689b      	ldr	r3, [r3, #8]
 802771c:	4618      	mov	r0, r3
 802771e:	f7fe fd1b 	bl	8026158 <XMC_SCU_INTERRUPT_EnableNmiRequest>
    #endif
    /* Update the init status of the instance */
    handle->init_status = true;
 8027722:	687b      	ldr	r3, [r7, #4]
 8027724:	2201      	movs	r2, #1
 8027726:	735a      	strb	r2, [r3, #13]
  }
  
  return EVENT_GENERATOR_STATUS_SUCCESS;
 8027728:	2300      	movs	r3, #0
}
 802772a:	4618      	mov	r0, r3
 802772c:	3708      	adds	r7, #8
 802772e:	46bd      	mov	sp, r7
 8027730:	bd80      	pop	{r7, pc}
 8027732:	bf00      	nop

08027734 <EVENT_DETECTOR_Init>:

/*
 * This function Initializes a EVENT_DETECTOR APP instances (ERSx+ETLx) based on user configuration.
 */
EVENT_DETECTOR_STATUS_t EVENT_DETECTOR_Init(EVENT_DETECTOR_t *const handle)
{
 8027734:	b580      	push	{r7, lr}
 8027736:	b082      	sub	sp, #8
 8027738:	af00      	add	r7, sp, #0
 802773a:	6078      	str	r0, [r7, #4]
  /* Checking for null handle */
  XMC_ASSERT("EVENT_DETECTOR_Init:handle NULL" , (handle != NULL));

  /* Checking for initialization state of the instance */
  if (false == handle->init_status)
 802773c:	687b      	ldr	r3, [r7, #4]
 802773e:	7b1b      	ldrb	r3, [r3, #12]
 8027740:	f083 0301 	eor.w	r3, r3, #1
 8027744:	b2db      	uxtb	r3, r3
 8027746:	2b00      	cmp	r3, #0
 8027748:	d00d      	beq.n	8027766 <EVENT_DETECTOR_Init+0x32>
  {
    /* Hardware initialization based on UI */
    XMC_ERU_ETL_Init(handle->eru, handle->channel, handle->config);
 802774a:	687b      	ldr	r3, [r7, #4]
 802774c:	6819      	ldr	r1, [r3, #0]
 802774e:	687b      	ldr	r3, [r7, #4]
 8027750:	791a      	ldrb	r2, [r3, #4]
 8027752:	687b      	ldr	r3, [r7, #4]
 8027754:	689b      	ldr	r3, [r3, #8]
 8027756:	4608      	mov	r0, r1
 8027758:	4611      	mov	r1, r2
 802775a:	461a      	mov	r2, r3
 802775c:	f7ff fa1c 	bl	8026b98 <XMC_ERU_ETL_Init>
    /* Update the init status of the instance */
    handle->init_status = true;
 8027760:	687b      	ldr	r3, [r7, #4]
 8027762:	2201      	movs	r2, #1
 8027764:	731a      	strb	r2, [r3, #12]
  }
  
  return EVENT_DETECTOR_STATUS_SUCCESS;
 8027766:	2300      	movs	r3, #0
}
 8027768:	4618      	mov	r0, r3
 802776a:	3708      	adds	r7, #8
 802776c:	46bd      	mov	sp, r7
 802776e:	bd80      	pop	{r7, pc}

08027770 <ECAT_SSC_Init>:

/*
 * This function intialize's the EtherCAT slave controller.
 */
ECAT_SSC_STATUS_t ECAT_SSC_Init(ECAT_SSC_t *handle)
{
 8027770:	b580      	push	{r7, lr}
 8027772:	b084      	sub	sp, #16
 8027774:	af00      	add	r7, sp, #0
 8027776:	6078      	str	r0, [r7, #4]
  uint32_t status;

  status = (uint32_t)ECAT_SSC_STATUS_FAILURE;
 8027778:	2301      	movs	r3, #1
 802777a:	60fb      	str	r3, [r7, #12]

  /* Initialize the Flash Emulated EEPROM and copy the latest content to the internal working RAM buffer*/
  status = (uint32_t)E_EEPROM_XMC4_Init(handle->eeprom);
 802777c:	687b      	ldr	r3, [r7, #4]
 802777e:	681b      	ldr	r3, [r3, #0]
 8027780:	4618      	mov	r0, r3
 8027782:	f7ff fd87 	bl	8027294 <E_EEPROM_XMC4_Init>
 8027786:	4603      	mov	r3, r0
 8027788:	60fb      	str	r3, [r7, #12]

  if (status == (uint32_t)ECAT_SSC_STATUS_SUCCESS)
 802778a:	68fb      	ldr	r3, [r7, #12]
 802778c:	2b00      	cmp	r3, #0
 802778e:	d141      	bne.n	8027814 <ECAT_SSC_Init+0xa4>
  {
    /* Check if the slave configuration data is available in the Flash Emulated EEPROM*/
    if (E_EEPROM_XMC4_IsFlashEmpty())
 8027790:	f7ff fe88 	bl	80274a4 <E_EEPROM_XMC4_IsFlashEmpty>
 8027794:	4603      	mov	r3, r0
 8027796:	2b00      	cmp	r3, #0
 8027798:	d00a      	beq.n	80277b0 <ECAT_SSC_Init+0x40>
    {
      /* Prepare the default configuration out of the SSC for EEPROM */
      E_EEPROM_XMC4_WriteArray(0U, aEepromData, (uint16_t)E_EEPROM_XMC4_DATA_BLOCK_SIZE);
 802779a:	2000      	movs	r0, #0
 802779c:	4920      	ldr	r1, [pc, #128]	; (8027820 <ECAT_SSC_Init+0xb0>)
 802779e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80277a2:	f7ff fde1 	bl	8027368 <E_EEPROM_XMC4_WriteArray>

      /* Program the RAM contents to Emulated EEPROM*/
      status = (uint32_t)E_EEPROM_XMC4_UpdateFlashContents();
 80277a6:	f7ff fe2b 	bl	8027400 <E_EEPROM_XMC4_UpdateFlashContents>
 80277aa:	4603      	mov	r3, r0
 80277ac:	60fb      	str	r3, [r7, #12]
 80277ae:	e005      	b.n	80277bc <ECAT_SSC_Init+0x4c>
    }
    else
    {
      /* Read the latest contents from RAM buffer which has the latest contents of EEPROM */
      E_EEPROM_XMC4_ReadArray(0U,aEepromData,(uint16_t)E_EEPROM_XMC4_DATA_BLOCK_SIZE);
 80277b0:	2000      	movs	r0, #0
 80277b2:	491b      	ldr	r1, [pc, #108]	; (8027820 <ECAT_SSC_Init+0xb0>)
 80277b4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80277b8:	f7ff fdfc 	bl	80273b4 <E_EEPROM_XMC4_ReadArray>
    }

    /* Initialize the 1 millisecond timer module*/
    if (status == (uint32_t)ECAT_SSC_STATUS_SUCCESS)
 80277bc:	68fb      	ldr	r3, [r7, #12]
 80277be:	2b00      	cmp	r3, #0
 80277c0:	d128      	bne.n	8027814 <ECAT_SSC_Init+0xa4>
    {
      status = (uint32_t)TIMER_Init(handle->timer);
 80277c2:	687b      	ldr	r3, [r7, #4]
 80277c4:	685b      	ldr	r3, [r3, #4]
 80277c6:	4618      	mov	r0, r3
 80277c8:	f7ff fb88 	bl	8026edc <TIMER_Init>
 80277cc:	4603      	mov	r3, r0
 80277ce:	60fb      	str	r3, [r7, #12]
      /* Initialize the timer interrupt handler*/
      if (status == (uint32_t)ECAT_SSC_STATUS_SUCCESS)
 80277d0:	68fb      	ldr	r3, [r7, #12]
 80277d2:	2b00      	cmp	r3, #0
 80277d4:	d11e      	bne.n	8027814 <ECAT_SSC_Init+0xa4>
      {
        status = (uint32_t)INTERRUPT_Init(handle->timer_irqhandler);
 80277d6:	687b      	ldr	r3, [r7, #4]
 80277d8:	689b      	ldr	r3, [r3, #8]
 80277da:	4618      	mov	r0, r3
 80277dc:	f7ff fcb4 	bl	8027148 <INTERRUPT_Init>
 80277e0:	4603      	mov	r3, r0
 80277e2:	60fb      	str	r3, [r7, #12]
        /* Call Beckhoff HW abstraction layer API to initialize the XMC4800 ESC and supporting functions*/
        if (status == (uint32_t)ECAT_SSC_STATUS_SUCCESS)
 80277e4:	68fb      	ldr	r3, [r7, #12]
 80277e6:	2b00      	cmp	r3, #0
 80277e8:	d114      	bne.n	8027814 <ECAT_SSC_Init+0xa4>
        {
          status = HW_Init();
 80277ea:	f000 f8e5 	bl	80279b8 <HW_Init>
 80277ee:	4603      	mov	r3, r0
 80277f0:	60fb      	str	r3, [r7, #12]
          /* Call Beckhoff HW abstraction layer API to start the stack interface initialization*/
          if (status == (uint32_t)ECAT_SSC_STATUS_SUCCESS)
 80277f2:	68fb      	ldr	r3, [r7, #12]
 80277f4:	2b00      	cmp	r3, #0
 80277f6:	d10d      	bne.n	8027814 <ECAT_SSC_Init+0xa4>
          {
            status = MainInit();
 80277f8:	f7f9 face 	bl	8020d98 <MainInit>
 80277fc:	4603      	mov	r3, r0
 80277fe:	60fb      	str	r3, [r7, #12]
            if (status == (uint32_t)ECAT_SSC_STATUS_SUCCESS)
 8027800:	68fb      	ldr	r3, [r7, #12]
 8027802:	2b00      	cmp	r3, #0
 8027804:	d106      	bne.n	8027814 <ECAT_SSC_Init+0xa4>
            {
              /*Start the 1 millisec timer*/
              status = (uint32_t)TIMER_Start(handle->timer);
 8027806:	687b      	ldr	r3, [r7, #4]
 8027808:	685b      	ldr	r3, [r3, #4]
 802780a:	4618      	mov	r0, r3
 802780c:	f7ff fb84 	bl	8026f18 <TIMER_Start>
 8027810:	4603      	mov	r3, r0
 8027812:	60fb      	str	r3, [r7, #12]
          }
        }
      }
    }
  }
  return ((ECAT_SSC_STATUS_t)status);
 8027814:	68fb      	ldr	r3, [r7, #12]
 8027816:	b2db      	uxtb	r3, r3
}
 8027818:	4618      	mov	r0, r3
 802781a:	3710      	adds	r7, #16
 802781c:	46bd      	mov	sp, r7
 802781e:	bd80      	pop	{r7, pc}
 8027820:	1fff0b8c 	.word	0x1fff0b8c

08027824 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8027824:	b480      	push	{r7}
 8027826:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8027828:	4b04      	ldr	r3, [pc, #16]	; (802783c <NVIC_GetPriorityGrouping+0x18>)
 802782a:	68db      	ldr	r3, [r3, #12]
 802782c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8027830:	0a1b      	lsrs	r3, r3, #8
}
 8027832:	4618      	mov	r0, r3
 8027834:	46bd      	mov	sp, r7
 8027836:	f85d 7b04 	ldr.w	r7, [sp], #4
 802783a:	4770      	bx	lr
 802783c:	e000ed00 	.word	0xe000ed00

08027840 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8027840:	b480      	push	{r7}
 8027842:	b083      	sub	sp, #12
 8027844:	af00      	add	r7, sp, #0
 8027846:	4603      	mov	r3, r0
 8027848:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 802784a:	4908      	ldr	r1, [pc, #32]	; (802786c <NVIC_EnableIRQ+0x2c>)
 802784c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8027850:	095b      	lsrs	r3, r3, #5
 8027852:	79fa      	ldrb	r2, [r7, #7]
 8027854:	f002 021f 	and.w	r2, r2, #31
 8027858:	2001      	movs	r0, #1
 802785a:	fa00 f202 	lsl.w	r2, r0, r2
 802785e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8027862:	370c      	adds	r7, #12
 8027864:	46bd      	mov	sp, r7
 8027866:	f85d 7b04 	ldr.w	r7, [sp], #4
 802786a:	4770      	bx	lr
 802786c:	e000e100 	.word	0xe000e100

08027870 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8027870:	b480      	push	{r7}
 8027872:	b083      	sub	sp, #12
 8027874:	af00      	add	r7, sp, #0
 8027876:	4603      	mov	r3, r0
 8027878:	6039      	str	r1, [r7, #0]
 802787a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 802787c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8027880:	2b00      	cmp	r3, #0
 8027882:	da0b      	bge.n	802789c <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8027884:	490d      	ldr	r1, [pc, #52]	; (80278bc <NVIC_SetPriority+0x4c>)
 8027886:	79fb      	ldrb	r3, [r7, #7]
 8027888:	f003 030f 	and.w	r3, r3, #15
 802788c:	3b04      	subs	r3, #4
 802788e:	683a      	ldr	r2, [r7, #0]
 8027890:	b2d2      	uxtb	r2, r2
 8027892:	0092      	lsls	r2, r2, #2
 8027894:	b2d2      	uxtb	r2, r2
 8027896:	440b      	add	r3, r1
 8027898:	761a      	strb	r2, [r3, #24]
 802789a:	e009      	b.n	80278b0 <NVIC_SetPriority+0x40>
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 802789c:	4908      	ldr	r1, [pc, #32]	; (80278c0 <NVIC_SetPriority+0x50>)
 802789e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80278a2:	683a      	ldr	r2, [r7, #0]
 80278a4:	b2d2      	uxtb	r2, r2
 80278a6:	0092      	lsls	r2, r2, #2
 80278a8:	b2d2      	uxtb	r2, r2
 80278aa:	440b      	add	r3, r1
 80278ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
}
 80278b0:	370c      	adds	r7, #12
 80278b2:	46bd      	mov	sp, r7
 80278b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80278b8:	4770      	bx	lr
 80278ba:	bf00      	nop
 80278bc:	e000ed00 	.word	0xe000ed00
 80278c0:	e000e100 	.word	0xe000e100

080278c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80278c4:	b480      	push	{r7}
 80278c6:	b089      	sub	sp, #36	; 0x24
 80278c8:	af00      	add	r7, sp, #0
 80278ca:	60f8      	str	r0, [r7, #12]
 80278cc:	60b9      	str	r1, [r7, #8]
 80278ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80278d0:	68fb      	ldr	r3, [r7, #12]
 80278d2:	f003 0307 	and.w	r3, r3, #7
 80278d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80278d8:	69fb      	ldr	r3, [r7, #28]
 80278da:	f1c3 0307 	rsb	r3, r3, #7
 80278de:	2b06      	cmp	r3, #6
 80278e0:	bf28      	it	cs
 80278e2:	2306      	movcs	r3, #6
 80278e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80278e6:	69fb      	ldr	r3, [r7, #28]
 80278e8:	3306      	adds	r3, #6
 80278ea:	2b06      	cmp	r3, #6
 80278ec:	d902      	bls.n	80278f4 <NVIC_EncodePriority+0x30>
 80278ee:	69fb      	ldr	r3, [r7, #28]
 80278f0:	3b01      	subs	r3, #1
 80278f2:	e000      	b.n	80278f6 <NVIC_EncodePriority+0x32>
 80278f4:	2300      	movs	r3, #0
 80278f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80278f8:	69bb      	ldr	r3, [r7, #24]
 80278fa:	2201      	movs	r2, #1
 80278fc:	fa02 f303 	lsl.w	r3, r2, r3
 8027900:	1e5a      	subs	r2, r3, #1
 8027902:	68bb      	ldr	r3, [r7, #8]
 8027904:	401a      	ands	r2, r3
 8027906:	697b      	ldr	r3, [r7, #20]
 8027908:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 802790a:	697b      	ldr	r3, [r7, #20]
 802790c:	2101      	movs	r1, #1
 802790e:	fa01 f303 	lsl.w	r3, r1, r3
 8027912:	1e59      	subs	r1, r3, #1
 8027914:	687b      	ldr	r3, [r7, #4]
 8027916:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8027918:	4313      	orrs	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
         );
}
 802791a:	4618      	mov	r0, r3
 802791c:	3724      	adds	r7, #36	; 0x24
 802791e:	46bd      	mov	sp, r7
 8027920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027924:	4770      	bx	lr
 8027926:	bf00      	nop

08027928 <XMC_ECAT_SetPortControl>:
 * \par
 * The function sets the port control by writing the configuration into the ECAT CON register.
 *
 */
__STATIC_INLINE void XMC_ECAT_SetPortControl(const XMC_ECAT_PORT_CTRL_t port_ctrl)
{
 8027928:	b480      	push	{r7}
 802792a:	b085      	sub	sp, #20
 802792c:	af00      	add	r7, sp, #0
 802792e:	1d3b      	adds	r3, r7, #4
 8027930:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  ECAT0_CON->CON = (uint32_t)port_ctrl.common.raw;
 8027934:	4a06      	ldr	r2, [pc, #24]	; (8027950 <XMC_ECAT_SetPortControl+0x28>)
 8027936:	687b      	ldr	r3, [r7, #4]
 8027938:	6013      	str	r3, [r2, #0]
  ECAT0_CON->CONP0 = (uint32_t)port_ctrl.port0.raw;
 802793a:	4a05      	ldr	r2, [pc, #20]	; (8027950 <XMC_ECAT_SetPortControl+0x28>)
 802793c:	68bb      	ldr	r3, [r7, #8]
 802793e:	6053      	str	r3, [r2, #4]
  ECAT0_CON->CONP1 = (uint32_t)port_ctrl.port1.raw;
 8027940:	4a03      	ldr	r2, [pc, #12]	; (8027950 <XMC_ECAT_SetPortControl+0x28>)
 8027942:	68fb      	ldr	r3, [r7, #12]
 8027944:	6093      	str	r3, [r2, #8]
}
 8027946:	3714      	adds	r7, #20
 8027948:	46bd      	mov	sp, r7
 802794a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802794e:	4770      	bx	lr
 8027950:	500041b0 	.word	0x500041b0

08027954 <HW_EscRead>:
 * \par<b>Description:</b><br>
 * Reads from the EtherCAT Slave Controller. This function is used to access ESC registers and the DPRAM area.
 *
 */
__STATIC_INLINE void HW_EscRead(MEM_ADDR *pData, UINT16 Address, UINT16 Len)
{
 8027954:	b580      	push	{r7, lr}
 8027956:	b082      	sub	sp, #8
 8027958:	af00      	add	r7, sp, #0
 802795a:	6078      	str	r0, [r7, #4]
 802795c:	460b      	mov	r3, r1
 802795e:	807b      	strh	r3, [r7, #2]
 8027960:	4613      	mov	r3, r2
 8027962:	803b      	strh	r3, [r7, #0]
  memcpy(pData, &pEsc[Address], Len);
 8027964:	887b      	ldrh	r3, [r7, #2]
 8027966:	f103 43a8 	add.w	r3, r3, #1409286144	; 0x54000000
 802796a:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 802796e:	883a      	ldrh	r2, [r7, #0]
 8027970:	6878      	ldr	r0, [r7, #4]
 8027972:	4619      	mov	r1, r3
 8027974:	f000 fcfe 	bl	8028374 <memcpy>
}
 8027978:	3708      	adds	r7, #8
 802797a:	46bd      	mov	sp, r7
 802797c:	bd80      	pop	{r7, pc}
 802797e:	bf00      	nop

08027980 <HW_EscWrite>:
 * \par<b>Description:</b><br>
 * Writes from the EtherCAT Slave Controller. This function is used to access ESC registers and the DPRAM area.
 *
 */
__STATIC_INLINE void HW_EscWrite(MEM_ADDR *pData, UINT16 Address, UINT16 Len)
{
 8027980:	b580      	push	{r7, lr}
 8027982:	b082      	sub	sp, #8
 8027984:	af00      	add	r7, sp, #0
 8027986:	6078      	str	r0, [r7, #4]
 8027988:	460b      	mov	r3, r1
 802798a:	807b      	strh	r3, [r7, #2]
 802798c:	4613      	mov	r3, r2
 802798e:	803b      	strh	r3, [r7, #0]
  memcpy(&pEsc[Address], pData, Len);
 8027990:	887b      	ldrh	r3, [r7, #2]
 8027992:	f103 43a8 	add.w	r3, r3, #1409286144	; 0x54000000
 8027996:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 802799a:	883a      	ldrh	r2, [r7, #0]
 802799c:	4618      	mov	r0, r3
 802799e:	6879      	ldr	r1, [r7, #4]
 80279a0:	f000 fce8 	bl	8028374 <memcpy>
}
 80279a4:	3708      	adds	r7, #8
 80279a6:	46bd      	mov	sp, r7
 80279a8:	bd80      	pop	{r7, pc}
 80279aa:	bf00      	nop

080279ac <ENABLE_ESC_INT>:
 * \par<b>Description:</b><br>
 * Function to enable the XMC EtherCAT slave controller interrupt.
 *
 */
__STATIC_INLINE void ENABLE_ESC_INT(void)
{
 80279ac:	b580      	push	{r7, lr}
 80279ae:	af00      	add	r7, sp, #0
  NVIC_EnableIRQ(ECAT0_0_IRQn);
 80279b0:	206d      	movs	r0, #109	; 0x6d
 80279b2:	f7ff ff45 	bl	8027840 <NVIC_EnableIRQ>
}
 80279b6:	bd80      	pop	{r7, pc}

080279b8 <HW_Init>:
extern UINT16 (* pAPPL_EEPROM_Reload)(void);
extern UINT16 (* pAPPL_EEPROM_Write)(UINT32 wordaddr);

/* EtherCAT Beckhoff HW abstraction layer interface API to initialize XMC ESC */
UINT16 HW_Init(void)
{
 80279b8:	b580      	push	{r7, lr}
 80279ba:	b088      	sub	sp, #32
 80279bc:	af00      	add	r7, sp, #0
  uint8_t i;
  XMC_ECAT_PORT_CTRL_t port_control;
  XMC_GPIO_CONFIG_t gpio_config;

  /* EEPROM interface API registration */
  pEEPROM = &aEepromData[0U];
 80279be:	4bdc      	ldr	r3, [pc, #880]	; (8027d30 <HW_Init+0x378>)
 80279c0:	4adc      	ldr	r2, [pc, #880]	; (8027d34 <HW_Init+0x37c>)
 80279c2:	601a      	str	r2, [r3, #0]
  pAPPL_EEPROM_Reload = HW_EepromReload;
 80279c4:	4bdc      	ldr	r3, [pc, #880]	; (8027d38 <HW_Init+0x380>)
 80279c6:	4add      	ldr	r2, [pc, #884]	; (8027d3c <HW_Init+0x384>)
 80279c8:	601a      	str	r2, [r3, #0]
  pAPPL_EEPROM_Write  = HW_EepromWrite;
 80279ca:	4bdd      	ldr	r3, [pc, #884]	; (8027d40 <HW_Init+0x388>)
 80279cc:	4add      	ldr	r2, [pc, #884]	; (8027d44 <HW_Init+0x38c>)
 80279ce:	601a      	str	r2, [r3, #0]

  /* EtherCAT slave physical layer pin settings */
  gpio_config.mode = XMC_GPIO_MODE_INPUT_TRISTATE;
 80279d0:	2300      	movs	r3, #0
 80279d2:	713b      	strb	r3, [r7, #4]
  XMC_GPIO_Init(ECAT_P0_LINK_STATUS, &gpio_config);
 80279d4:	1d3b      	adds	r3, r7, #4
 80279d6:	48dc      	ldr	r0, [pc, #880]	; (8027d48 <HW_Init+0x390>)
 80279d8:	210f      	movs	r1, #15
 80279da:	461a      	mov	r2, r3
 80279dc:	f7fe fa9c 	bl	8025f18 <XMC_GPIO_Init>
  XMC_GPIO_Init(ECAT_P0_RXD3, &gpio_config);
 80279e0:	1d3b      	adds	r3, r7, #4
 80279e2:	48da      	ldr	r0, [pc, #872]	; (8027d4c <HW_Init+0x394>)
 80279e4:	2107      	movs	r1, #7
 80279e6:	461a      	mov	r2, r3
 80279e8:	f7fe fa96 	bl	8025f18 <XMC_GPIO_Init>
  XMC_GPIO_Init(ECAT_P0_RXD2, &gpio_config);
 80279ec:	1d3b      	adds	r3, r7, #4
 80279ee:	48d7      	ldr	r0, [pc, #860]	; (8027d4c <HW_Init+0x394>)
 80279f0:	2102      	movs	r1, #2
 80279f2:	461a      	mov	r2, r3
 80279f4:	f7fe fa90 	bl	8025f18 <XMC_GPIO_Init>
  XMC_GPIO_Init(ECAT_P0_RXD1, &gpio_config);
 80279f8:	1d3b      	adds	r3, r7, #4
 80279fa:	48d4      	ldr	r0, [pc, #848]	; (8027d4c <HW_Init+0x394>)
 80279fc:	2101      	movs	r1, #1
 80279fe:	461a      	mov	r2, r3
 8027a00:	f7fe fa8a 	bl	8025f18 <XMC_GPIO_Init>
  XMC_GPIO_Init(ECAT_P0_RXD0, &gpio_config);
 8027a04:	1d3b      	adds	r3, r7, #4
 8027a06:	48d0      	ldr	r0, [pc, #832]	; (8027d48 <HW_Init+0x390>)
 8027a08:	2104      	movs	r1, #4
 8027a0a:	461a      	mov	r2, r3
 8027a0c:	f7fe fa84 	bl	8025f18 <XMC_GPIO_Init>
  XMC_GPIO_Init(ECAT_P0_RX_DV, &gpio_config);
 8027a10:	1d3b      	adds	r3, r7, #4
 8027a12:	48cd      	ldr	r0, [pc, #820]	; (8027d48 <HW_Init+0x390>)
 8027a14:	2109      	movs	r1, #9
 8027a16:	461a      	mov	r2, r3
 8027a18:	f7fe fa7e 	bl	8025f18 <XMC_GPIO_Init>
  XMC_GPIO_Init(ECAT_P0_RX_CLK, &gpio_config);
 8027a1c:	1d3b      	adds	r3, r7, #4
 8027a1e:	48ca      	ldr	r0, [pc, #808]	; (8027d48 <HW_Init+0x390>)
 8027a20:	2101      	movs	r1, #1
 8027a22:	461a      	mov	r2, r3
 8027a24:	f7fe fa78 	bl	8025f18 <XMC_GPIO_Init>
  XMC_GPIO_Init(ECAT_P0_RX_ERR, &gpio_config);
 8027a28:	1d3b      	adds	r3, r7, #4
 8027a2a:	48c9      	ldr	r0, [pc, #804]	; (8027d50 <HW_Init+0x398>)
 8027a2c:	2106      	movs	r1, #6
 8027a2e:	461a      	mov	r2, r3
 8027a30:	f7fe fa72 	bl	8025f18 <XMC_GPIO_Init>
  XMC_GPIO_Init(ECAT_P0_TX_CLK, &gpio_config);
 8027a34:	1d3b      	adds	r3, r7, #4
 8027a36:	48c4      	ldr	r0, [pc, #784]	; (8027d48 <HW_Init+0x390>)
 8027a38:	2100      	movs	r1, #0
 8027a3a:	461a      	mov	r2, r3
 8027a3c:	f7fe fa6c 	bl	8025f18 <XMC_GPIO_Init>

  XMC_GPIO_Init(ECAT_P1_LINK_STATUS, &gpio_config);
 8027a40:	1d3b      	adds	r3, r7, #4
 8027a42:	48c4      	ldr	r0, [pc, #784]	; (8027d54 <HW_Init+0x39c>)
 8027a44:	2103      	movs	r1, #3
 8027a46:	461a      	mov	r2, r3
 8027a48:	f7fe fa66 	bl	8025f18 <XMC_GPIO_Init>
  XMC_GPIO_Init(ECAT_P1_RXD3, &gpio_config);
 8027a4c:	1d3b      	adds	r3, r7, #4
 8027a4e:	48c2      	ldr	r0, [pc, #776]	; (8027d58 <HW_Init+0x3a0>)
 8027a50:	210e      	movs	r1, #14
 8027a52:	461a      	mov	r2, r3
 8027a54:	f7fe fa60 	bl	8025f18 <XMC_GPIO_Init>
  XMC_GPIO_Init(ECAT_P1_RXD2, &gpio_config);
 8027a58:	1d3b      	adds	r3, r7, #4
 8027a5a:	48bf      	ldr	r0, [pc, #764]	; (8027d58 <HW_Init+0x3a0>)
 8027a5c:	210d      	movs	r1, #13
 8027a5e:	461a      	mov	r2, r3
 8027a60:	f7fe fa5a 	bl	8025f18 <XMC_GPIO_Init>
  XMC_GPIO_Init(ECAT_P1_RXD1, &gpio_config);
 8027a64:	1d3b      	adds	r3, r7, #4
 8027a66:	48bc      	ldr	r0, [pc, #752]	; (8027d58 <HW_Init+0x3a0>)
 8027a68:	210c      	movs	r1, #12
 8027a6a:	461a      	mov	r2, r3
 8027a6c:	f7fe fa54 	bl	8025f18 <XMC_GPIO_Init>
  XMC_GPIO_Init(ECAT_P1_RXD0, &gpio_config);
 8027a70:	1d3b      	adds	r3, r7, #4
 8027a72:	48b9      	ldr	r0, [pc, #740]	; (8027d58 <HW_Init+0x3a0>)
 8027a74:	2107      	movs	r1, #7
 8027a76:	461a      	mov	r2, r3
 8027a78:	f7fe fa4e 	bl	8025f18 <XMC_GPIO_Init>
  XMC_GPIO_Init(ECAT_P1_RX_DV, &gpio_config);
 8027a7c:	1d3b      	adds	r3, r7, #4
 8027a7e:	48b6      	ldr	r0, [pc, #728]	; (8027d58 <HW_Init+0x3a0>)
 8027a80:	210f      	movs	r1, #15
 8027a82:	461a      	mov	r2, r3
 8027a84:	f7fe fa48 	bl	8025f18 <XMC_GPIO_Init>
  XMC_GPIO_Init(ECAT_P1_RX_CLK, &gpio_config);
 8027a88:	1d3b      	adds	r3, r7, #4
 8027a8a:	48b3      	ldr	r0, [pc, #716]	; (8027d58 <HW_Init+0x3a0>)
 8027a8c:	2106      	movs	r1, #6
 8027a8e:	461a      	mov	r2, r3
 8027a90:	f7fe fa42 	bl	8025f18 <XMC_GPIO_Init>
  XMC_GPIO_Init(ECAT_P1_RX_ERR, &gpio_config);
 8027a94:	1d3b      	adds	r3, r7, #4
 8027a96:	48af      	ldr	r0, [pc, #700]	; (8027d54 <HW_Init+0x39c>)
 8027a98:	2102      	movs	r1, #2
 8027a9a:	461a      	mov	r2, r3
 8027a9c:	f7fe fa3c 	bl	8025f18 <XMC_GPIO_Init>
  XMC_GPIO_Init(ECAT_P1_TX_CLK, &gpio_config);
 8027aa0:	1d3b      	adds	r3, r7, #4
 8027aa2:	48ae      	ldr	r0, [pc, #696]	; (8027d5c <HW_Init+0x3a4>)
 8027aa4:	210a      	movs	r1, #10
 8027aa6:	461a      	mov	r2, r3
 8027aa8:	f7fe fa36 	bl	8025f18 <XMC_GPIO_Init>

  port_control.common.enable_rstreq = false;
 8027aac:	7c3b      	ldrb	r3, [r7, #16]
 8027aae:	f36f 0300 	bfc	r3, #0, #1
 8027ab2:	743b      	strb	r3, [r7, #16]
  port_control.common.mdio = XMC_ECAT_PORT_CTRL_MDIO_P0_12;
 8027ab4:	7cbb      	ldrb	r3, [r7, #18]
 8027ab6:	f36f 1387 	bfc	r3, #6, #2
 8027aba:	74bb      	strb	r3, [r7, #18]
  port_control.common.phyaddr_offset = 0;
 8027abc:	7cbb      	ldrb	r3, [r7, #18]
 8027abe:	f36f 0304 	bfc	r3, #0, #5
 8027ac2:	74bb      	strb	r3, [r7, #18]
  port_control.common.latch_input0 = XMC_ECAT_PORT_CTRL_LATCHIN0_P14_5;
 8027ac4:	7c7b      	ldrb	r3, [r7, #17]
 8027ac6:	f36f 0301 	bfc	r3, #0, #2
 8027aca:	747b      	strb	r3, [r7, #17]
  port_control.common.latch_input1 = XMC_ECAT_PORT_CTRL_LATCHIN1_P14_4;
 8027acc:	7c7b      	ldrb	r3, [r7, #17]
 8027ace:	f36f 1305 	bfc	r3, #4, #2
 8027ad2:	747b      	strb	r3, [r7, #17]
  port_control.port0.rxd0 = XMC_ECAT_PORT0_CTRL_RXD0_P1_4;
 8027ad4:	7d3b      	ldrb	r3, [r7, #20]
 8027ad6:	f36f 0301 	bfc	r3, #0, #2
 8027ada:	753b      	strb	r3, [r7, #20]
  port_control.port0.rxd1 = XMC_ECAT_PORT0_CTRL_RXD1_P5_1;
 8027adc:	7d3b      	ldrb	r3, [r7, #20]
 8027ade:	2201      	movs	r2, #1
 8027ae0:	f362 0383 	bfi	r3, r2, #2, #2
 8027ae4:	753b      	strb	r3, [r7, #20]
  port_control.port0.rxd2 = XMC_ECAT_PORT0_CTRL_RXD2_P5_2;
 8027ae6:	7d3b      	ldrb	r3, [r7, #20]
 8027ae8:	2201      	movs	r2, #1
 8027aea:	f362 1305 	bfi	r3, r2, #4, #2
 8027aee:	753b      	strb	r3, [r7, #20]
  port_control.port0.rxd3 = XMC_ECAT_PORT0_CTRL_RXD3_P5_7;
 8027af0:	7d3b      	ldrb	r3, [r7, #20]
 8027af2:	2201      	movs	r2, #1
 8027af4:	f362 1387 	bfi	r3, r2, #6, #2
 8027af8:	753b      	strb	r3, [r7, #20]
  port_control.port0.rx_clk = XMC_ECAT_PORT0_CTRL_RX_CLK_P1_1;
 8027afa:	7d7b      	ldrb	r3, [r7, #21]
 8027afc:	f36f 1305 	bfc	r3, #4, #2
 8027b00:	757b      	strb	r3, [r7, #21]
  port_control.port0.rx_dv = XMC_ECAT_PORT0_CTRL_RX_DV_P1_9;
 8027b02:	7d7b      	ldrb	r3, [r7, #21]
 8027b04:	f36f 0383 	bfc	r3, #2, #2
 8027b08:	757b      	strb	r3, [r7, #21]
  port_control.port0.rx_err = XMC_ECAT_PORT0_CTRL_RX_ERR_P2_6;
 8027b0a:	7d7b      	ldrb	r3, [r7, #21]
 8027b0c:	2201      	movs	r2, #1
 8027b0e:	f362 0301 	bfi	r3, r2, #0, #2
 8027b12:	757b      	strb	r3, [r7, #21]
  port_control.port0.link = XMC_ECAT_PORT0_CTRL_LINK_P1_15;
 8027b14:	7dbb      	ldrb	r3, [r7, #22]
 8027b16:	2201      	movs	r2, #1
 8027b18:	f362 0301 	bfi	r3, r2, #0, #2
 8027b1c:	75bb      	strb	r3, [r7, #22]
  port_control.port0.tx_clk = XMC_ECAT_PORT0_CTRL_TX_CLK_P1_0;
 8027b1e:	7dfb      	ldrb	r3, [r7, #23]
 8027b20:	f36f 1305 	bfc	r3, #4, #2
 8027b24:	75fb      	strb	r3, [r7, #23]
  port_control.port0.tx_shift = XMC_ECAT_PORT0_CTRL_TX_SHIFT_0NS; 
 8027b26:	7dfb      	ldrb	r3, [r7, #23]
 8027b28:	f36f 1387 	bfc	r3, #6, #2
 8027b2c:	75fb      	strb	r3, [r7, #23]
  port_control.port1.rxd0 = XMC_ECAT_PORT1_CTRL_RXD0_P14_7;
 8027b2e:	7e3b      	ldrb	r3, [r7, #24]
 8027b30:	2201      	movs	r2, #1
 8027b32:	f362 0301 	bfi	r3, r2, #0, #2
 8027b36:	763b      	strb	r3, [r7, #24]
  port_control.port1.rxd1 = XMC_ECAT_PORT1_CTRL_RXD1_P14_12;
 8027b38:	7e3b      	ldrb	r3, [r7, #24]
 8027b3a:	2201      	movs	r2, #1
 8027b3c:	f362 0383 	bfi	r3, r2, #2, #2
 8027b40:	763b      	strb	r3, [r7, #24]
  port_control.port1.rxd2 = XMC_ECAT_PORT1_CTRL_RXD2_P14_13;
 8027b42:	7e3b      	ldrb	r3, [r7, #24]
 8027b44:	2201      	movs	r2, #1
 8027b46:	f362 1305 	bfi	r3, r2, #4, #2
 8027b4a:	763b      	strb	r3, [r7, #24]
  port_control.port1.rxd3 = XMC_ECAT_PORT1_CTRL_RXD3_P14_14;
 8027b4c:	7e3b      	ldrb	r3, [r7, #24]
 8027b4e:	2201      	movs	r2, #1
 8027b50:	f362 1387 	bfi	r3, r2, #6, #2
 8027b54:	763b      	strb	r3, [r7, #24]
  port_control.port1.rx_clk = XMC_ECAT_PORT1_CTRL_RX_CLK_P14_6;
 8027b56:	7e7b      	ldrb	r3, [r7, #25]
 8027b58:	2201      	movs	r2, #1
 8027b5a:	f362 1305 	bfi	r3, r2, #4, #2
 8027b5e:	767b      	strb	r3, [r7, #25]
  port_control.port1.rx_dv = XMC_ECAT_PORT1_CTRL_RX_DV_P14_15;
 8027b60:	7e7b      	ldrb	r3, [r7, #25]
 8027b62:	2201      	movs	r2, #1
 8027b64:	f362 0383 	bfi	r3, r2, #2, #2
 8027b68:	767b      	strb	r3, [r7, #25]
  port_control.port1.rx_err = XMC_ECAT_PORT1_CTRL_RX_ERR_P15_2;
 8027b6a:	7e7b      	ldrb	r3, [r7, #25]
 8027b6c:	2201      	movs	r2, #1
 8027b6e:	f362 0301 	bfi	r3, r2, #0, #2
 8027b72:	767b      	strb	r3, [r7, #25]
  port_control.port1.link = XMC_ECAT_PORT1_CTRL_LINK_P15_3;
 8027b74:	7ebb      	ldrb	r3, [r7, #26]
 8027b76:	2201      	movs	r2, #1
 8027b78:	f362 0301 	bfi	r3, r2, #0, #2
 8027b7c:	76bb      	strb	r3, [r7, #26]
  port_control.port1.tx_clk = XMC_ECAT_PORT1_CTRL_TX_CLK_P0_10;
 8027b7e:	7efb      	ldrb	r3, [r7, #27]
 8027b80:	f36f 1305 	bfc	r3, #4, #2
 8027b84:	76fb      	strb	r3, [r7, #27]
  port_control.port1.tx_shift = XMC_ECAT_PORT1_CTRL_TX_SHIFT_0NS;
 8027b86:	7efb      	ldrb	r3, [r7, #27]
 8027b88:	f36f 1387 	bfc	r3, #6, #2
 8027b8c:	76fb      	strb	r3, [r7, #27]
  XMC_ECAT_SetPortControl(port_control);
 8027b8e:	f107 0310 	add.w	r3, r7, #16
 8027b92:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8027b96:	f7ff fec7 	bl	8027928 <XMC_ECAT_SetPortControl>

  /* EtherCAT slave enable and intialization using LLD function */
  XMC_ECAT_Init((XMC_ECAT_CONFIG_t *)(void*)aEepromData);
 8027b9a:	4866      	ldr	r0, [pc, #408]	; (8027d34 <HW_Init+0x37c>)
 8027b9c:	f7fe ff90 	bl	8026ac0 <XMC_ECAT_Init>

  /* EtherCAT slave physical layer pin configurations */
  gpio_config.output_strength = XMC_GPIO_OUTPUT_STRENGTH_STRONG_SHARP_EDGE;
 8027ba0:	2300      	movs	r3, #0
 8027ba2:	733b      	strb	r3, [r7, #12]
  gpio_config.mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT1;
 8027ba4:	2388      	movs	r3, #136	; 0x88
 8027ba6:	713b      	strb	r3, [r7, #4]
  XMC_GPIO_Init(ECAT_P0_TXD3, &gpio_config);
 8027ba8:	1d3b      	adds	r3, r7, #4
 8027baa:	4867      	ldr	r0, [pc, #412]	; (8027d48 <HW_Init+0x390>)
 8027bac:	2102      	movs	r1, #2
 8027bae:	461a      	mov	r2, r3
 8027bb0:	f7fe f9b2 	bl	8025f18 <XMC_GPIO_Init>
  gpio_config.mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT1;
 8027bb4:	2388      	movs	r3, #136	; 0x88
 8027bb6:	713b      	strb	r3, [r7, #4]
  XMC_GPIO_Init(ECAT_P0_TXD2, &gpio_config);
 8027bb8:	1d3b      	adds	r3, r7, #4
 8027bba:	4863      	ldr	r0, [pc, #396]	; (8027d48 <HW_Init+0x390>)
 8027bbc:	2108      	movs	r1, #8
 8027bbe:	461a      	mov	r2, r3
 8027bc0:	f7fe f9aa 	bl	8025f18 <XMC_GPIO_Init>
  gpio_config.mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT1;
 8027bc4:	2388      	movs	r3, #136	; 0x88
 8027bc6:	713b      	strb	r3, [r7, #4]
  XMC_GPIO_Init(ECAT_P0_TXD1, &gpio_config);
 8027bc8:	1d3b      	adds	r3, r7, #4
 8027bca:	485f      	ldr	r0, [pc, #380]	; (8027d48 <HW_Init+0x390>)
 8027bcc:	2107      	movs	r1, #7
 8027bce:	461a      	mov	r2, r3
 8027bd0:	f7fe f9a2 	bl	8025f18 <XMC_GPIO_Init>
  gpio_config.mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT1;
 8027bd4:	2388      	movs	r3, #136	; 0x88
 8027bd6:	713b      	strb	r3, [r7, #4]
  XMC_GPIO_Init(ECAT_P0_TXD0, &gpio_config);
 8027bd8:	1d3b      	adds	r3, r7, #4
 8027bda:	485b      	ldr	r0, [pc, #364]	; (8027d48 <HW_Init+0x390>)
 8027bdc:	2106      	movs	r1, #6
 8027bde:	461a      	mov	r2, r3
 8027be0:	f7fe f99a 	bl	8025f18 <XMC_GPIO_Init>
  gpio_config.mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT1;
 8027be4:	2388      	movs	r3, #136	; 0x88
 8027be6:	713b      	strb	r3, [r7, #4]
  XMC_GPIO_Init(ECAT_P0_TX_EN, &gpio_config);
 8027be8:	1d3b      	adds	r3, r7, #4
 8027bea:	4857      	ldr	r0, [pc, #348]	; (8027d48 <HW_Init+0x390>)
 8027bec:	2103      	movs	r1, #3
 8027bee:	461a      	mov	r2, r3
 8027bf0:	f7fe f992 	bl	8025f18 <XMC_GPIO_Init>

  gpio_config.mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT1;
 8027bf4:	2388      	movs	r3, #136	; 0x88
 8027bf6:	713b      	strb	r3, [r7, #4]
  XMC_GPIO_Init(ECAT_P1_TXD3, &gpio_config);
 8027bf8:	1d3b      	adds	r3, r7, #4
 8027bfa:	4858      	ldr	r0, [pc, #352]	; (8027d5c <HW_Init+0x3a4>)
 8027bfc:	2103      	movs	r1, #3
 8027bfe:	461a      	mov	r2, r3
 8027c00:	f7fe f98a 	bl	8025f18 <XMC_GPIO_Init>
  gpio_config.mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT1;
 8027c04:	2388      	movs	r3, #136	; 0x88
 8027c06:	713b      	strb	r3, [r7, #4]
  XMC_GPIO_Init(ECAT_P1_TXD2, &gpio_config);
 8027c08:	1d3b      	adds	r3, r7, #4
 8027c0a:	4854      	ldr	r0, [pc, #336]	; (8027d5c <HW_Init+0x3a4>)
 8027c0c:	2102      	movs	r1, #2
 8027c0e:	461a      	mov	r2, r3
 8027c10:	f7fe f982 	bl	8025f18 <XMC_GPIO_Init>
  gpio_config.mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT3;
 8027c14:	2398      	movs	r3, #152	; 0x98
 8027c16:	713b      	strb	r3, [r7, #4]
  XMC_GPIO_Init(ECAT_P1_TXD1, &gpio_config);
 8027c18:	1d3b      	adds	r3, r7, #4
 8027c1a:	4851      	ldr	r0, [pc, #324]	; (8027d60 <HW_Init+0x3a8>)
 8027c1c:	2102      	movs	r1, #2
 8027c1e:	461a      	mov	r2, r3
 8027c20:	f7fe f97a 	bl	8025f18 <XMC_GPIO_Init>
  gpio_config.mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT3;
 8027c24:	2398      	movs	r3, #152	; 0x98
 8027c26:	713b      	strb	r3, [r7, #4]
  XMC_GPIO_Init(ECAT_P1_TXD0, &gpio_config);
 8027c28:	1d3b      	adds	r3, r7, #4
 8027c2a:	484d      	ldr	r0, [pc, #308]	; (8027d60 <HW_Init+0x3a8>)
 8027c2c:	2101      	movs	r1, #1
 8027c2e:	461a      	mov	r2, r3
 8027c30:	f7fe f972 	bl	8025f18 <XMC_GPIO_Init>
  gpio_config.mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT4;
 8027c34:	23a0      	movs	r3, #160	; 0xa0
 8027c36:	713b      	strb	r3, [r7, #4]
  XMC_GPIO_Init(ECAT_P1_TX_EN, &gpio_config);
 8027c38:	1d3b      	adds	r3, r7, #4
 8027c3a:	4849      	ldr	r0, [pc, #292]	; (8027d60 <HW_Init+0x3a8>)
 8027c3c:	2100      	movs	r1, #0
 8027c3e:	461a      	mov	r2, r3
 8027c40:	f7fe f96a 	bl	8025f18 <XMC_GPIO_Init>

  gpio_config.mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT4;
 8027c44:	23a0      	movs	r3, #160	; 0xa0
 8027c46:	713b      	strb	r3, [r7, #4]
  XMC_GPIO_Init(ECAT_CLK25, &gpio_config);
 8027c48:	1d3b      	adds	r3, r7, #4
 8027c4a:	483f      	ldr	r0, [pc, #252]	; (8027d48 <HW_Init+0x390>)
 8027c4c:	210d      	movs	r1, #13
 8027c4e:	461a      	mov	r2, r3
 8027c50:	f7fe f962 	bl	8025f18 <XMC_GPIO_Init>

  gpio_config.mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT4;
 8027c54:	23a0      	movs	r3, #160	; 0xa0
 8027c56:	713b      	strb	r3, [r7, #4]
  XMC_GPIO_Init(ECAT_MCLK, &gpio_config);
 8027c58:	1d3b      	adds	r3, r7, #4
 8027c5a:	4841      	ldr	r0, [pc, #260]	; (8027d60 <HW_Init+0x3a8>)
 8027c5c:	2103      	movs	r1, #3
 8027c5e:	461a      	mov	r2, r3
 8027c60:	f7fe f95a 	bl	8025f18 <XMC_GPIO_Init>
  gpio_config.mode = XMC_GPIO_MODE_INPUT_TRISTATE;
 8027c64:	2300      	movs	r3, #0
 8027c66:	713b      	strb	r3, [r7, #4]
  XMC_GPIO_Init(ECAT_MDO, &gpio_config);
 8027c68:	1d3b      	adds	r3, r7, #4
 8027c6a:	483c      	ldr	r0, [pc, #240]	; (8027d5c <HW_Init+0x3a4>)
 8027c6c:	210c      	movs	r1, #12
 8027c6e:	461a      	mov	r2, r3
 8027c70:	f7fe f952 	bl	8025f18 <XMC_GPIO_Init>
  XMC_GPIO_SetHardwareControl(ECAT_MDO, XMC_GPIO_HWCTRL_PERIPHERAL1);
 8027c74:	4839      	ldr	r0, [pc, #228]	; (8027d5c <HW_Init+0x3a4>)
 8027c76:	210c      	movs	r1, #12
 8027c78:	2201      	movs	r2, #1
 8027c7a:	f7ff f863 	bl	8026d44 <XMC_GPIO_SetHardwareControl>

  gpio_config.output_strength = XMC_GPIO_OUTPUT_STRENGTH_STRONG_SOFT_EDGE;
 8027c7e:	2302      	movs	r3, #2
 8027c80:	733b      	strb	r3, [r7, #12]
  gpio_config.mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT4;
 8027c82:	23a0      	movs	r3, #160	; 0xa0
 8027c84:	713b      	strb	r3, [r7, #4]
  XMC_GPIO_Init(ECAT_P0_LED_LINK_ACT, &gpio_config);
 8027c86:	1d3b      	adds	r3, r7, #4
 8027c88:	482f      	ldr	r0, [pc, #188]	; (8027d48 <HW_Init+0x390>)
 8027c8a:	210c      	movs	r1, #12
 8027c8c:	461a      	mov	r2, r3
 8027c8e:	f7fe f943 	bl	8025f18 <XMC_GPIO_Init>

  gpio_config.mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT1;
 8027c92:	2388      	movs	r3, #136	; 0x88
 8027c94:	713b      	strb	r3, [r7, #4]
  XMC_GPIO_Init(ECAT_P1_LED_LINK_ACT, &gpio_config);
 8027c96:	1d3b      	adds	r3, r7, #4
 8027c98:	4830      	ldr	r0, [pc, #192]	; (8027d5c <HW_Init+0x3a4>)
 8027c9a:	210b      	movs	r1, #11
 8027c9c:	461a      	mov	r2, r3
 8027c9e:	f7fe f93b 	bl	8025f18 <XMC_GPIO_Init>

  gpio_config.mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT4;
 8027ca2:	23a0      	movs	r3, #160	; 0xa0
 8027ca4:	713b      	strb	r3, [r7, #4]
  XMC_GPIO_Init(ECAT_LED_RUN, &gpio_config);
 8027ca6:	1d3b      	adds	r3, r7, #4
 8027ca8:	4827      	ldr	r0, [pc, #156]	; (8027d48 <HW_Init+0x390>)
 8027caa:	210b      	movs	r1, #11
 8027cac:	461a      	mov	r2, r3
 8027cae:	f7fe f933 	bl	8025f18 <XMC_GPIO_Init>
  XMC_GPIO_SetHardwareControl(ECAT_LED_RUN, XMC_GPIO_HWCTRL_DISABLED);
 8027cb2:	4825      	ldr	r0, [pc, #148]	; (8027d48 <HW_Init+0x390>)
 8027cb4:	210b      	movs	r1, #11
 8027cb6:	2200      	movs	r2, #0
 8027cb8:	f7ff f844 	bl	8026d44 <XMC_GPIO_SetHardwareControl>

  gpio_config.mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT4;
 8027cbc:	23a0      	movs	r3, #160	; 0xa0
 8027cbe:	713b      	strb	r3, [r7, #4]
  XMC_GPIO_Init(ECAT_LED_ERR, &gpio_config);
 8027cc0:	1d3b      	adds	r3, r7, #4
 8027cc2:	4821      	ldr	r0, [pc, #132]	; (8027d48 <HW_Init+0x390>)
 8027cc4:	210a      	movs	r1, #10
 8027cc6:	461a      	mov	r2, r3
 8027cc8:	f7fe f926 	bl	8025f18 <XMC_GPIO_Init>
  XMC_GPIO_SetHardwareControl(ECAT_LED_ERR, XMC_GPIO_HWCTRL_DISABLED);
 8027ccc:	481e      	ldr	r0, [pc, #120]	; (8027d48 <HW_Init+0x390>)
 8027cce:	210a      	movs	r1, #10
 8027cd0:	2200      	movs	r2, #0
 8027cd2:	f7ff f837 	bl	8026d44 <XMC_GPIO_SetHardwareControl>

  gpio_config.mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT3;
 8027cd6:	2398      	movs	r3, #152	; 0x98
 8027cd8:	713b      	strb	r3, [r7, #4]
  XMC_GPIO_Init(ECAT_PHY_RESET, &gpio_config);
 8027cda:	1d3b      	adds	r3, r7, #4
 8027cdc:	481c      	ldr	r0, [pc, #112]	; (8027d50 <HW_Init+0x398>)
 8027cde:	210a      	movs	r1, #10
 8027ce0:	461a      	mov	r2, r3
 8027ce2:	f7fe f919 	bl	8025f18 <XMC_GPIO_Init>

  /* Disable all supported sync manager channels */
  for (i = 0U; i < MAX_SYNC_MAN; i++)
 8027ce6:	2300      	movs	r3, #0
 8027ce8:	77fb      	strb	r3, [r7, #31]
 8027cea:	e006      	b.n	8027cfa <HW_Init+0x342>
  {
    XMC_ECAT_DisableSyncManChannel(i);
 8027cec:	7ffb      	ldrb	r3, [r7, #31]
 8027cee:	4618      	mov	r0, r3
 8027cf0:	f7fe ff36 	bl	8026b60 <XMC_ECAT_DisableSyncManChannel>

  gpio_config.mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT3;
  XMC_GPIO_Init(ECAT_PHY_RESET, &gpio_config);

  /* Disable all supported sync manager channels */
  for (i = 0U; i < MAX_SYNC_MAN; i++)
 8027cf4:	7ffb      	ldrb	r3, [r7, #31]
 8027cf6:	3301      	adds	r3, #1
 8027cf8:	77fb      	strb	r3, [r7, #31]
 8027cfa:	7ffb      	ldrb	r3, [r7, #31]
 8027cfc:	2b07      	cmp	r3, #7
 8027cfe:	d9f5      	bls.n	8027cec <HW_Init+0x334>
  {
    XMC_ECAT_DisableSyncManChannel(i);
  }

  /* EtherCAT slave event disable */
  XMC_ECAT_DisableEvent(0xffffffffU);
 8027d00:	f04f 30ff 	mov.w	r0, #4294967295
 8027d04:	f7fe ff18 	bl	8026b38 <XMC_ECAT_DisableEvent>

  /* ECAT interrupt priority settings */
  NVIC_SetPriority(ECAT0_0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
 8027d08:	f7ff fd8c 	bl	8027824 <NVIC_GetPriorityGrouping>
 8027d0c:	4603      	mov	r3, r0
 8027d0e:	4618      	mov	r0, r3
 8027d10:	213f      	movs	r1, #63	; 0x3f
 8027d12:	2200      	movs	r2, #0
 8027d14:	f7ff fdd6 	bl	80278c4 <NVIC_EncodePriority>
 8027d18:	4603      	mov	r3, r0
 8027d1a:	206d      	movs	r0, #109	; 0x6d
 8027d1c:	4619      	mov	r1, r3
 8027d1e:	f7ff fda7 	bl	8027870 <NVIC_SetPriority>
                                                     63U,
                                                     0U));

  /* EtherCAT slave interrupt enable */
  ENABLE_ESC_INT();
 8027d22:	f7ff fe43 	bl	80279ac <ENABLE_ESC_INT>

  return ((uint16_t)0U);
 8027d26:	2300      	movs	r3, #0
}
 8027d28:	4618      	mov	r0, r3
 8027d2a:	3720      	adds	r7, #32
 8027d2c:	46bd      	mov	sp, r7
 8027d2e:	bd80      	pop	{r7, pc}
 8027d30:	1fff2560 	.word	0x1fff2560
 8027d34:	1fff0b8c 	.word	0x1fff0b8c
 8027d38:	1fff2568 	.word	0x1fff2568
 8027d3c:	08027df1 	.word	0x08027df1
 8027d40:	1fff24cc 	.word	0x1fff24cc
 8027d44:	08027d65 	.word	0x08027d65
 8027d48:	48028100 	.word	0x48028100
 8027d4c:	48028500 	.word	0x48028500
 8027d50:	48028200 	.word	0x48028200
 8027d54:	48028f00 	.word	0x48028f00
 8027d58:	48028e00 	.word	0x48028e00
 8027d5c:	48028000 	.word	0x48028000
 8027d60:	48028300 	.word	0x48028300

08027d64 <HW_EepromWrite>:
}


/* Beckhoff Hw abstraction layer interface API to write new configuration parameters to slave EEPROM area */
UINT16 HW_EepromWrite(UINT32 wordaddr)
{
 8027d64:	b580      	push	{r7, lr}
 8027d66:	b086      	sub	sp, #24
 8027d68:	af00      	add	r7, sp, #0
 8027d6a:	6078      	str	r0, [r7, #4]
  UINT32 status;
  UINT16 EEPROMReg = 0U; /* Regvalue 0x502 - 0x5003 */
 8027d6c:	2300      	movs	r3, #0
 8027d6e:	827b      	strh	r3, [r7, #18]
  status = 0U;
 8027d70:	2300      	movs	r3, #0
 8027d72:	617b      	str	r3, [r7, #20]
  if ((wordaddr <= (uint32_t)ESC_EEPROM_SIZE) && (pEEPROM != NULL))
 8027d74:	687b      	ldr	r3, [r7, #4]
 8027d76:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8027d7a:	d82d      	bhi.n	8027dd8 <HW_EepromWrite+0x74>
 8027d7c:	4b19      	ldr	r3, [pc, #100]	; (8027de4 <HW_EepromWrite+0x80>)
 8027d7e:	681b      	ldr	r3, [r3, #0]
 8027d80:	2b00      	cmp	r3, #0
 8027d82:	d029      	beq.n	8027dd8 <HW_EepromWrite+0x74>
  {
     UINT16 *pData = (UINT16 *)(void*)pEEPROM;
 8027d84:	4b17      	ldr	r3, [pc, #92]	; (8027de4 <HW_EepromWrite+0x80>)
 8027d86:	681b      	ldr	r3, [r3, #0]
 8027d88:	60fb      	str	r3, [r7, #12]
     HW_EscRead((MEM_ADDR *)(void*)&pData[(wordaddr)], (uint16_t)ESC_EEPROM_DATA_OFFSET, (uint16_t)EEPROM_WRITE_SIZE);
 8027d8a:	687b      	ldr	r3, [r7, #4]
 8027d8c:	005b      	lsls	r3, r3, #1
 8027d8e:	68fa      	ldr	r2, [r7, #12]
 8027d90:	4413      	add	r3, r2
 8027d92:	4618      	mov	r0, r3
 8027d94:	f44f 61a1 	mov.w	r1, #1288	; 0x508
 8027d98:	2202      	movs	r2, #2
 8027d9a:	f7ff fddb 	bl	8027954 <HW_EscRead>
     if ( (wordaddr == (uint32_t)7U) || (wordaddr ==  (((uint32_t)ESC_EEPROM_SIZE >> (uint32_t)1U) - (uint32_t)1U)) )
 8027d9e:	687b      	ldr	r3, [r7, #4]
 8027da0:	2b07      	cmp	r3, #7
 8027da2:	d004      	beq.n	8027dae <HW_EepromWrite+0x4a>
 8027da4:	687b      	ldr	r3, [r7, #4]
 8027da6:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8027daa:	4293      	cmp	r3, r2
 8027dac:	d114      	bne.n	8027dd8 <HW_EepromWrite+0x74>
     {
  	   /*lets program the complete EEPROM new prepare Data for EEPROM */
  	   E_EEPROM_XMC4_WriteArray((uint16_t)0U,aEepromData,(uint16_t)ESC_EEPROM_SIZE);
 8027dae:	2000      	movs	r0, #0
 8027db0:	490d      	ldr	r1, [pc, #52]	; (8027de8 <HW_EepromWrite+0x84>)
 8027db2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8027db6:	f7ff fad7 	bl	8027368 <E_EEPROM_XMC4_WriteArray>

      HW_EscReadWord(EEPROMReg,ESC_EEPROM_CONTROL_OFFSET);
 8027dba:	4b0c      	ldr	r3, [pc, #48]	; (8027dec <HW_EepromWrite+0x88>)
 8027dbc:	881b      	ldrh	r3, [r3, #0]
 8027dbe:	827b      	strh	r3, [r7, #18]
      HW_EscWriteWord(EEPROMReg & (~ESC_EEPROM_BUSY_MASK),ESC_EEPROM_CONTROL_OFFSET);
 8027dc0:	4a0a      	ldr	r2, [pc, #40]	; (8027dec <HW_EepromWrite+0x88>)
 8027dc2:	8a7b      	ldrh	r3, [r7, #18]
 8027dc4:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8027dc8:	b29b      	uxth	r3, r3
 8027dca:	8013      	strh	r3, [r2, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8027dcc:	b672      	cpsid	i

      __disable_irq();
  	   /* Program the RAM contents to Emulated EEPROM*/
  	   status = (uint32_t)E_EEPROM_XMC4_UpdateFlashContents();
 8027dce:	f7ff fb17 	bl	8027400 <E_EEPROM_XMC4_UpdateFlashContents>
 8027dd2:	4603      	mov	r3, r0
 8027dd4:	617b      	str	r3, [r7, #20]
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8027dd6:	b662      	cpsie	i
      __enable_irq();
     }
  }

  return (uint16_t)status;
 8027dd8:	697b      	ldr	r3, [r7, #20]
 8027dda:	b29b      	uxth	r3, r3
}
 8027ddc:	4618      	mov	r0, r3
 8027dde:	3718      	adds	r7, #24
 8027de0:	46bd      	mov	sp, r7
 8027de2:	bd80      	pop	{r7, pc}
 8027de4:	1fff2560 	.word	0x1fff2560
 8027de8:	1fff0b8c 	.word	0x1fff0b8c
 8027dec:	54010502 	.word	0x54010502

08027df0 <HW_EepromReload>:

/* Beckhoff Hw abstraction layer interface API to reload slave EEPROM area */
UINT16 HW_EepromReload(void)
{
 8027df0:	b580      	push	{r7, lr}
 8027df2:	b084      	sub	sp, #16
 8027df4:	af00      	add	r7, sp, #0
  UINT16 EEPROMReg = 0U; /* Regvalue 0x502 - 0x5003 */
 8027df6:	2300      	movs	r3, #0
 8027df8:	81fb      	strh	r3, [r7, #14]
  UINT32 cmd = (uint32_t)EEPROMReg  & (uint32_t)ESC_EEPROM_CMD_MASK;
 8027dfa:	89fb      	ldrh	r3, [r7, #14]
 8027dfc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8027e00:	607b      	str	r3, [r7, #4]
  UINT32 addr;
  HW_EscReadDWord(addr,(uint32_t)ESC_EEPROM_ADDRESS_OFFSET);
 8027e02:	4b1b      	ldr	r3, [pc, #108]	; (8027e70 <HW_EepromReload+0x80>)
 8027e04:	681b      	ldr	r3, [r3, #0]
 8027e06:	60bb      	str	r3, [r7, #8]
  addr = SWAPDWORD(addr);

  /* EEPROM emulation ( 8Bytes EEPROM data) */
  if ((addr <= (uint32_t)ESC_EEPROM_SIZE) && (pEEPROM != NULL))
 8027e08:	68bb      	ldr	r3, [r7, #8]
 8027e0a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8027e0e:	d826      	bhi.n	8027e5e <HW_EepromReload+0x6e>
 8027e10:	4b18      	ldr	r3, [pc, #96]	; (8027e74 <HW_EepromReload+0x84>)
 8027e12:	681b      	ldr	r3, [r3, #0]
 8027e14:	2b00      	cmp	r3, #0
 8027e16:	d022      	beq.n	8027e5e <HW_EepromReload+0x6e>
  {
    UINT16 *pData = (UINT16 *)(void*)pEEPROM;
 8027e18:	4b16      	ldr	r3, [pc, #88]	; (8027e74 <HW_EepromReload+0x84>)
 8027e1a:	681b      	ldr	r3, [r3, #0]
 8027e1c:	603b      	str	r3, [r7, #0]
    do
    {
	  HW_EscWrite((MEM_ADDR *)(void*)&pData[(addr)], (uint16_t)ESC_EEPROM_DATA_OFFSET, (uint16_t)EEPROM_READ_SIZE);
 8027e1e:	68bb      	ldr	r3, [r7, #8]
 8027e20:	005b      	lsls	r3, r3, #1
 8027e22:	683a      	ldr	r2, [r7, #0]
 8027e24:	4413      	add	r3, r2
 8027e26:	4618      	mov	r0, r3
 8027e28:	f44f 61a1 	mov.w	r1, #1288	; 0x508
 8027e2c:	2208      	movs	r2, #8
 8027e2e:	f7ff fda7 	bl	8027980 <HW_EscWrite>

  	  /*Clear error bits */
  	  EEPROMReg &= (uint16_t)(~(uint16_t)(ESC_EEPROM_ERROR_MASK));
 8027e32:	89fb      	ldrh	r3, [r7, #14]
 8027e34:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
 8027e38:	81fb      	strh	r3, [r7, #14]

  	  /*ack current reload segment */
  	  HW_EscWriteWord(EEPROMReg,(uint32_t)ESC_EEPROM_CONTROL_OFFSET);
 8027e3a:	4a0f      	ldr	r2, [pc, #60]	; (8027e78 <HW_EepromReload+0x88>)
 8027e3c:	89fb      	ldrh	r3, [r7, #14]
 8027e3e:	8013      	strh	r3, [r2, #0]

  	  /* read EEPROM control (to check if the reload is still pending) */
  	  HW_EscReadWord(EEPROMReg,ESC_EEPROM_CONTROL_OFFSET);
 8027e40:	4b0d      	ldr	r3, [pc, #52]	; (8027e78 <HW_EepromReload+0x88>)
 8027e42:	881b      	ldrh	r3, [r3, #0]
 8027e44:	81fb      	strh	r3, [r7, #14]
  	  cmd = (uint32_t)EEPROMReg  & (uint32_t)ESC_EEPROM_CMD_MASK;
 8027e46:	89fb      	ldrh	r3, [r7, #14]
 8027e48:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8027e4c:	607b      	str	r3, [r7, #4]

 	  HW_EscReadDWord(addr,(uint32_t)ESC_EEPROM_ADDRESS_OFFSET);
 8027e4e:	4b08      	ldr	r3, [pc, #32]	; (8027e70 <HW_EepromReload+0x80>)
 8027e50:	681b      	ldr	r3, [r3, #0]
 8027e52:	60bb      	str	r3, [r7, #8]

    } while(cmd == (uint32_t)ESC_EEPROM_CMD_RELOAD_MASK);
 8027e54:	687b      	ldr	r3, [r7, #4]
 8027e56:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8027e5a:	d0e0      	beq.n	8027e1e <HW_EepromReload+0x2e>
  HW_EscReadDWord(addr,(uint32_t)ESC_EEPROM_ADDRESS_OFFSET);
  addr = SWAPDWORD(addr);

  /* EEPROM emulation ( 8Bytes EEPROM data) */
  if ((addr <= (uint32_t)ESC_EEPROM_SIZE) && (pEEPROM != NULL))
  {
 8027e5c:	e003      	b.n	8027e66 <HW_EepromReload+0x76>
    } while(cmd == (uint32_t)ESC_EEPROM_CMD_RELOAD_MASK);
  }
  else
  {
    /* Set Error  */
    EEPROMReg |= (uint16_t)ESC_EEPROM_ERROR_CMD_ACK;
 8027e5e:	89fb      	ldrh	r3, [r7, #14]
 8027e60:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8027e64:	81fb      	strh	r3, [r7, #14]
  }
  return 0U;
 8027e66:	2300      	movs	r3, #0
}
 8027e68:	4618      	mov	r0, r3
 8027e6a:	3710      	adds	r7, #16
 8027e6c:	46bd      	mov	sp, r7
 8027e6e:	bd80      	pop	{r7, pc}
 8027e70:	54010504 	.word	0x54010504
 8027e74:	1fff2560 	.word	0x1fff2560
 8027e78:	54010502 	.word	0x54010502

08027e7c <ECAT0_0_IRQHandler>:

/* ECAT slave interrupt handler function */
void ECAT0_0_IRQHandler(void)
{
 8027e7c:	b580      	push	{r7, lr}
 8027e7e:	af00      	add	r7, sp, #0
  PDI_Isr();
 8027e80:	f7f8 fe0a 	bl	8020a98 <PDI_Isr>
}
 8027e84:	bd80      	pop	{r7, pc}
 8027e86:	bf00      	nop

08027e88 <CCU41_1_IRQHandler>:

/* ECAT slave timer interrupt handler function */
void ecat_ssc_timer_handler(void)
{
 8027e88:	b580      	push	{r7, lr}
 8027e8a:	af00      	add	r7, sp, #0
  ticks++;
 8027e8c:	4b03      	ldr	r3, [pc, #12]	; (8027e9c <CCU41_1_IRQHandler+0x14>)
 8027e8e:	681b      	ldr	r3, [r3, #0]
 8027e90:	3301      	adds	r3, #1
 8027e92:	4a02      	ldr	r2, [pc, #8]	; (8027e9c <CCU41_1_IRQHandler+0x14>)
 8027e94:	6013      	str	r3, [r2, #0]
  ECAT_CheckTimer();
 8027e96:	f7f8 fd5b 	bl	8020950 <ECAT_CheckTimer>
}
 8027e9a:	bd80      	pop	{r7, pc}
 8027e9c:	1fff24b0 	.word	0x1fff24b0

08027ea0 <HW_GetTimer>:

/* Beckhoff Hw abstraction layer interface API to get the current timer value in ticks */
UINT32 HW_GetTimer(void)
{
 8027ea0:	b480      	push	{r7}
 8027ea2:	af00      	add	r7, sp, #0
  return ticks;
 8027ea4:	4b03      	ldr	r3, [pc, #12]	; (8027eb4 <HW_GetTimer+0x14>)
 8027ea6:	681b      	ldr	r3, [r3, #0]
}
 8027ea8:	4618      	mov	r0, r3
 8027eaa:	46bd      	mov	sp, r7
 8027eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027eb0:	4770      	bx	lr
 8027eb2:	bf00      	nop
 8027eb4:	1fff24b0 	.word	0x1fff24b0

08027eb8 <DIGITAL_IO_Init>:
* @param handler Pointer pointing to APP data structure.
* @return DIGITAL_IO_STATUS_t DIGITAL_IO APP status.
*/

DIGITAL_IO_STATUS_t DIGITAL_IO_Init(const DIGITAL_IO_t *const handler)
{
 8027eb8:	b580      	push	{r7, lr}
 8027eba:	b082      	sub	sp, #8
 8027ebc:	af00      	add	r7, sp, #0
 8027ebe:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_Init: handler null pointer", handler != NULL);

  /* Initializes input / output characteristics */
  XMC_GPIO_Init(handler->gpio_port, handler->gpio_pin, &handler->gpio_config);
 8027ec0:	687b      	ldr	r3, [r7, #4]
 8027ec2:	6819      	ldr	r1, [r3, #0]
 8027ec4:	687b      	ldr	r3, [r7, #4]
 8027ec6:	7c1a      	ldrb	r2, [r3, #16]
 8027ec8:	687b      	ldr	r3, [r7, #4]
 8027eca:	3304      	adds	r3, #4
 8027ecc:	4608      	mov	r0, r1
 8027ece:	4611      	mov	r1, r2
 8027ed0:	461a      	mov	r2, r3
 8027ed2:	f7fe f821 	bl	8025f18 <XMC_GPIO_Init>

  /*Configure hardware port control*/
  XMC_GPIO_SetHardwareControl(handler->gpio_port, handler->gpio_pin, handler->hwctrl);
 8027ed6:	687b      	ldr	r3, [r7, #4]
 8027ed8:	6819      	ldr	r1, [r3, #0]
 8027eda:	687b      	ldr	r3, [r7, #4]
 8027edc:	7c1a      	ldrb	r2, [r3, #16]
 8027ede:	687b      	ldr	r3, [r7, #4]
 8027ee0:	7c5b      	ldrb	r3, [r3, #17]
 8027ee2:	4608      	mov	r0, r1
 8027ee4:	4611      	mov	r1, r2
 8027ee6:	461a      	mov	r2, r3
 8027ee8:	f7fe ff2c 	bl	8026d44 <XMC_GPIO_SetHardwareControl>

  return (DIGITAL_IO_STATUS_OK);
 8027eec:	2300      	movs	r3, #0
}
 8027eee:	4618      	mov	r0, r3
 8027ef0:	3708      	adds	r7, #8
 8027ef2:	46bd      	mov	sp, r7
 8027ef4:	bd80      	pop	{r7, pc}
 8027ef6:	bf00      	nop

08027ef8 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8027ef8:	b480      	push	{r7}
 8027efa:	b085      	sub	sp, #20
 8027efc:	af00      	add	r7, sp, #0
 8027efe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8027f00:	687b      	ldr	r3, [r7, #4]
 8027f02:	f003 0307 	and.w	r3, r3, #7
 8027f06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8027f08:	4b0c      	ldr	r3, [pc, #48]	; (8027f3c <NVIC_SetPriorityGrouping+0x44>)
 8027f0a:	68db      	ldr	r3, [r3, #12]
 8027f0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8027f0e:	68ba      	ldr	r2, [r7, #8]
 8027f10:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8027f14:	4013      	ands	r3, r2
 8027f16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8027f18:	68fb      	ldr	r3, [r7, #12]
 8027f1a:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8027f1c:	68bb      	ldr	r3, [r7, #8]
 8027f1e:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 8027f20:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8027f24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8027f28:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8027f2a:	4a04      	ldr	r2, [pc, #16]	; (8027f3c <NVIC_SetPriorityGrouping+0x44>)
 8027f2c:	68bb      	ldr	r3, [r7, #8]
 8027f2e:	60d3      	str	r3, [r2, #12]
}
 8027f30:	3714      	adds	r7, #20
 8027f32:	46bd      	mov	sp, r7
 8027f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027f38:	4770      	bx	lr
 8027f3a:	bf00      	nop
 8027f3c:	e000ed00 	.word	0xe000ed00

08027f40 <SystemCoreSetup>:
  .initialized = false
};	


void SystemCoreSetup(void)
{
 8027f40:	b580      	push	{r7, lr}
 8027f42:	b082      	sub	sp, #8
 8027f44:	af00      	add	r7, sp, #0
  uint32_t temp;

  NVIC_SetPriorityGrouping(1U);
 8027f46:	2001      	movs	r0, #1
 8027f48:	f7ff ffd6 	bl	8027ef8 <NVIC_SetPriorityGrouping>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8027f4c:	b672      	cpsid	i
	
  /* relocate vector table */
  __disable_irq();

#if !defined(__TASKING__)
  SCB->VTOR = (uint32_t)(&__Vectors);
 8027f4e:	4b21      	ldr	r3, [pc, #132]	; (8027fd4 <SystemCoreSetup+0x94>)
 8027f50:	4a21      	ldr	r2, [pc, #132]	; (8027fd8 <SystemCoreSetup+0x98>)
 8027f52:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8027f54:	f3bf 8f4f 	dsb	sy
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8027f58:	b662      	cpsie	i

  __DSB();
  __enable_irq();
	
#if ((__FPU_PRESENT == 1) && (__FPU_USED == 1))
  SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 8027f5a:	4a1e      	ldr	r2, [pc, #120]	; (8027fd4 <SystemCoreSetup+0x94>)
 8027f5c:	4b1d      	ldr	r3, [pc, #116]	; (8027fd4 <SystemCoreSetup+0x94>)
 8027f5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8027f62:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8027f66:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
				 (3UL << 11*2)  );               /* set CP11 Full Access */
#endif
  /* Set flash wait states */
  temp = FLASH0->FCON;
 8027f6a:	4b1c      	ldr	r3, [pc, #112]	; (8027fdc <SystemCoreSetup+0x9c>)
 8027f6c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8027f70:	3314      	adds	r3, #20
 8027f72:	681b      	ldr	r3, [r3, #0]
 8027f74:	607b      	str	r3, [r7, #4]
  temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8027f76:	687b      	ldr	r3, [r7, #4]
 8027f78:	f023 030f 	bic.w	r3, r3, #15
 8027f7c:	607b      	str	r3, [r7, #4]
  temp |= PMU_FLASH_WS;
 8027f7e:	687b      	ldr	r3, [r7, #4]
 8027f80:	f043 0302 	orr.w	r3, r3, #2
 8027f84:	607b      	str	r3, [r7, #4]
  FLASH0->FCON = temp;
 8027f86:	4b15      	ldr	r3, [pc, #84]	; (8027fdc <SystemCoreSetup+0x9c>)
 8027f88:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8027f8c:	3314      	adds	r3, #20
 8027f8e:	687a      	ldr	r2, [r7, #4]
 8027f90:	601a      	str	r2, [r3, #0]


  /* Disable divide by zero trap */
  SCB->CCR &= ~SCB_CCR_DIV_0_TRP_Msk; 
 8027f92:	4a10      	ldr	r2, [pc, #64]	; (8027fd4 <SystemCoreSetup+0x94>)
 8027f94:	4b0f      	ldr	r3, [pc, #60]	; (8027fd4 <SystemCoreSetup+0x94>)
 8027f96:	695b      	ldr	r3, [r3, #20]
 8027f98:	f023 0310 	bic.w	r3, r3, #16
 8027f9c:	6153      	str	r3, [r2, #20]

  /* Disable unaligned memory access trap */
  SCB->CCR &= ~SCB_CCR_UNALIGN_TRP_Msk; 
 8027f9e:	4a0d      	ldr	r2, [pc, #52]	; (8027fd4 <SystemCoreSetup+0x94>)
 8027fa0:	4b0c      	ldr	r3, [pc, #48]	; (8027fd4 <SystemCoreSetup+0x94>)
 8027fa2:	695b      	ldr	r3, [r3, #20]
 8027fa4:	f023 0308 	bic.w	r3, r3, #8
 8027fa8:	6153      	str	r3, [r2, #20]

  /* Disable memory management fault */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8027faa:	4a0a      	ldr	r2, [pc, #40]	; (8027fd4 <SystemCoreSetup+0x94>)
 8027fac:	4b09      	ldr	r3, [pc, #36]	; (8027fd4 <SystemCoreSetup+0x94>)
 8027fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8027fb0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8027fb4:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable bus fault */
  SCB->SHCSR &= ~SCB_SHCSR_BUSFAULTENA_Msk;
 8027fb6:	4a07      	ldr	r2, [pc, #28]	; (8027fd4 <SystemCoreSetup+0x94>)
 8027fb8:	4b06      	ldr	r3, [pc, #24]	; (8027fd4 <SystemCoreSetup+0x94>)
 8027fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8027fbc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8027fc0:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable usage fault */
  SCB->SHCSR &= ~SCB_SHCSR_USGFAULTENA_Msk;
 8027fc2:	4a04      	ldr	r2, [pc, #16]	; (8027fd4 <SystemCoreSetup+0x94>)
 8027fc4:	4b03      	ldr	r3, [pc, #12]	; (8027fd4 <SystemCoreSetup+0x94>)
 8027fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8027fc8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8027fcc:	6253      	str	r3, [r2, #36]	; 0x24
}
 8027fce:	3708      	adds	r7, #8
 8027fd0:	46bd      	mov	sp, r7
 8027fd2:	bd80      	pop	{r7, pc}
 8027fd4:	e000ed00 	.word	0xe000ed00
 8027fd8:	08000000 	.word	0x08000000
 8027fdc:	58001000 	.word	0x58001000

08027fe0 <CLOCK_XMC4_Init>:

/*
 * API to initialize the CLOCK_XMC4 APP TRAP events
 */
CLOCK_XMC4_STATUS_t CLOCK_XMC4_Init(CLOCK_XMC4_t *handle)
{
 8027fe0:	b480      	push	{r7}
 8027fe2:	b085      	sub	sp, #20
 8027fe4:	af00      	add	r7, sp, #0
 8027fe6:	6078      	str	r0, [r7, #4]
  CLOCK_XMC4_STATUS_t status = CLOCK_XMC4_STATUS_SUCCESS;
 8027fe8:	2300      	movs	r3, #0
 8027fea:	73fb      	strb	r3, [r7, #15]

  XMC_ASSERT("CLOCK_XMC4 APP handle function pointer uninitialized", (handle != NULL));

  handle->init_status = true;
 8027fec:	687b      	ldr	r3, [r7, #4]
 8027fee:	2201      	movs	r2, #1
 8027ff0:	701a      	strb	r2, [r3, #0]

  return (status);
 8027ff2:	7bfb      	ldrb	r3, [r7, #15]
}
 8027ff4:	4618      	mov	r0, r3
 8027ff6:	3714      	adds	r7, #20
 8027ff8:	46bd      	mov	sp, r7
 8027ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027ffe:	4770      	bx	lr

08028000 <OSCHP_GetFrequency>:

#ifdef CLOCK_XMC4_OSCHP_ENABLED
/*  API to retrieve high precision external oscillator frequency */
uint32_t OSCHP_GetFrequency(void)
{
 8028000:	b480      	push	{r7}
 8028002:	af00      	add	r7, sp, #0
  return (CLOCK_XMC4_OSCHP_FREQUENCY);
 8028004:	4b02      	ldr	r3, [pc, #8]	; (8028010 <OSCHP_GetFrequency+0x10>)
}
 8028006:	4618      	mov	r0, r3
 8028008:	46bd      	mov	sp, r7
 802800a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802800e:	4770      	bx	lr
 8028010:	00b71b00 	.word	0x00b71b00

08028014 <XMC_SCU_CLOCK_SetECATClockSource>:
 * The value is configured to \a ECATSEL bit of \a ECATCLKCR register.
 * \par<b>Related APIs:</b><BR>
 * XMC_SCU_CLOCK_GetECATClockSource() \n\n\n
 */
__STATIC_INLINE void XMC_SCU_CLOCK_SetECATClockSource(const XMC_SCU_CLOCK_ECATCLKSRC_t source)
{
 8028014:	b480      	push	{r7}
 8028016:	b083      	sub	sp, #12
 8028018:	af00      	add	r7, sp, #0
 802801a:	6078      	str	r0, [r7, #4]
  SCU_CLK->ECATCLKCR = (SCU_CLK->ECATCLKCR & ((uint32_t)~SCU_CLK_ECATCLKCR_ECATSEL_Msk)) |
 802801c:	4906      	ldr	r1, [pc, #24]	; (8028038 <XMC_SCU_CLOCK_SetECATClockSource+0x24>)
 802801e:	4b06      	ldr	r3, [pc, #24]	; (8028038 <XMC_SCU_CLOCK_SetECATClockSource+0x24>)
 8028020:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8028022:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8028026:	687b      	ldr	r3, [r7, #4]
 8028028:	4313      	orrs	r3, r2
 802802a:	638b      	str	r3, [r1, #56]	; 0x38
                      ((uint32_t)source);
}
 802802c:	370c      	adds	r7, #12
 802802e:	46bd      	mov	sp, r7
 8028030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028034:	4770      	bx	lr
 8028036:	bf00      	nop
 8028038:	50004600 	.word	0x50004600

0802803c <SystemCoreClockSetup>:
* @note   -
* @param  None
* @retval None
*/
void SystemCoreClockSetup(void)
{
 802803c:	b5b0      	push	{r4, r5, r7, lr}
 802803e:	b086      	sub	sp, #24
 8028040:	af00      	add	r7, sp, #0
  /* Local data structure for initializing the clock functional block */
  const XMC_SCU_CLOCK_CONFIG_t CLOCK_XMC4_0_CONFIG =
 8028042:	4b14      	ldr	r3, [pc, #80]	; (8028094 <SystemCoreClockSetup+0x58>)
 8028044:	1d3c      	adds	r4, r7, #4
 8028046:	461d      	mov	r5, r3
 8028048:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 802804a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 802804c:	682b      	ldr	r3, [r5, #0]
 802804e:	6023      	str	r3, [r4, #0]
    .fccu_clkdiv = 1U,
#endif
    .fperipheral_clkdiv = 1U
  };
  /* Initialize the SCU clock */
  XMC_SCU_CLOCK_Init(&CLOCK_XMC4_0_CONFIG);
 8028050:	1d3b      	adds	r3, r7, #4
 8028052:	4618      	mov	r0, r3
 8028054:	f7fe f822 	bl	802609c <XMC_SCU_CLOCK_Init>
  /* RTC source clock */
  XMC_SCU_HIB_SetRtcClockSource(XMC_SCU_HIB_RTCCLKSRC_OSI);
 8028058:	2000      	movs	r0, #0
 802805a:	f7fe f92b 	bl	80262b4 <XMC_SCU_HIB_SetRtcClockSource>
  
#ifdef CLOCK_XMC4_USBCLK_ENABLED  
  /* USB/SDMMC source clock */
  XMC_SCU_CLOCK_SetUsbClockSource(XMC_SCU_CLOCK_USBCLKSRC_SYSPLL);
 802805e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8028062:	f7fe f8df 	bl	8026224 <XMC_SCU_CLOCK_SetUsbClockSource>
  /* USB/SDMMC divider setting */
  XMC_SCU_CLOCK_SetUsbClockDivider(6U);
 8028066:	2006      	movs	r0, #6
 8028068:	f7fe f9b0 	bl	80263cc <XMC_SCU_CLOCK_SetUsbClockDivider>
#endif
  /* Start USB PLL */
  XMC_SCU_CLOCK_StartUsbPll(3U, 100U);
 802806c:	2003      	movs	r0, #3
 802806e:	2164      	movs	r1, #100	; 0x64
 8028070:	f7fe fa14 	bl	802649c <XMC_SCU_CLOCK_StartUsbPll>
  
#ifdef CLOCK_XMC4_ECATCLK_ENABLED    
  /* ECAT source clock */
  XMC_SCU_CLOCK_SetECATClockSource(XMC_SCU_CLOCK_ECATCLKSRC_USBPLL);
 8028074:	2000      	movs	r0, #0
 8028076:	f7ff ffcd 	bl	8028014 <XMC_SCU_CLOCK_SetECATClockSource>
  /* ECAT divider setting */
  XMC_SCU_CLOCK_SetECATClockDivider(2U);
 802807a:	2002      	movs	r0, #2
 802807c:	f7fe f9ce 	bl	802641c <XMC_SCU_CLOCK_SetECATClockDivider>
#endif

#ifdef CLOCK_XMC4_WDTCLK_ENABLED    
  /* WDT source clock */
  XMC_SCU_CLOCK_SetWdtClockSource(XMC_SCU_CLOCK_WDTCLKSRC_OFI);
 8028080:	2000      	movs	r0, #0
 8028082:	f7fe f8e3 	bl	802624c <XMC_SCU_CLOCK_SetWdtClockSource>
  /* WDT divider setting */
  XMC_SCU_CLOCK_SetWdtClockDivider(1U);
 8028086:	2001      	movs	r0, #1
 8028088:	f7fe f9b4 	bl	80263f4 <XMC_SCU_CLOCK_SetWdtClockDivider>
#endif

}
 802808c:	3718      	adds	r7, #24
 802808e:	46bd      	mov	sp, r7
 8028090:	bdb0      	pop	{r4, r5, r7, pc}
 8028092:	bf00      	nop
 8028094:	08028e54 	.word	0x08028e54

08028098 <DAVE_Init>:
 * @param[in]  None
 *
 * @return  DAVE_STATUS_t <BR>
 ******************************************************************************/
DAVE_STATUS_t DAVE_Init(void)
{
 8028098:	b580      	push	{r7, lr}
 802809a:	b082      	sub	sp, #8
 802809c:	af00      	add	r7, sp, #0
  DAVE_STATUS_t init_status;
  
  init_status = DAVE_STATUS_SUCCESS;
 802809e:	2300      	movs	r3, #0
 80280a0:	71fb      	strb	r3, [r7, #7]
     /** @Initialization of APPs Init Functions */
     init_status = (DAVE_STATUS_t)CLOCK_XMC4_Init(&CLOCK_XMC4_0);
 80280a2:	4825      	ldr	r0, [pc, #148]	; (8028138 <DAVE_Init+0xa0>)
 80280a4:	f7ff ff9c 	bl	8027fe0 <CLOCK_XMC4_Init>
 80280a8:	4603      	mov	r3, r0
 80280aa:	71fb      	strb	r3, [r7, #7]

  if (init_status == DAVE_STATUS_SUCCESS)
 80280ac:	79fb      	ldrb	r3, [r7, #7]
 80280ae:	2b00      	cmp	r3, #0
 80280b0:	d104      	bne.n	80280bc <DAVE_Init+0x24>
  {
	 /**  Initialization of INTERRUPT APP instance INT_SYNC1 */
	 init_status = (DAVE_STATUS_t)INTERRUPT_Init(&INT_SYNC1); 
 80280b2:	4822      	ldr	r0, [pc, #136]	; (802813c <DAVE_Init+0xa4>)
 80280b4:	f7ff f848 	bl	8027148 <INTERRUPT_Init>
 80280b8:	4603      	mov	r3, r0
 80280ba:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 80280bc:	79fb      	ldrb	r3, [r7, #7]
 80280be:	2b00      	cmp	r3, #0
 80280c0:	d104      	bne.n	80280cc <DAVE_Init+0x34>
  {
	 /**  Initialization of INTERRUPT APP instance INT_SYNC0 */
	 init_status = (DAVE_STATUS_t)INTERRUPT_Init(&INT_SYNC0); 
 80280c2:	481f      	ldr	r0, [pc, #124]	; (8028140 <DAVE_Init+0xa8>)
 80280c4:	f7ff f840 	bl	8027148 <INTERRUPT_Init>
 80280c8:	4603      	mov	r3, r0
 80280ca:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 80280cc:	79fb      	ldrb	r3, [r7, #7]
 80280ce:	2b00      	cmp	r3, #0
 80280d0:	d104      	bne.n	80280dc <DAVE_Init+0x44>
  {
	 /**  Initialization of EVENT_DETECTOR APP instance ED_SYNC0 */
	 init_status = (DAVE_STATUS_t)EVENT_DETECTOR_Init(&ED_SYNC0); 
 80280d2:	481c      	ldr	r0, [pc, #112]	; (8028144 <DAVE_Init+0xac>)
 80280d4:	f7ff fb2e 	bl	8027734 <EVENT_DETECTOR_Init>
 80280d8:	4603      	mov	r3, r0
 80280da:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 80280dc:	79fb      	ldrb	r3, [r7, #7]
 80280de:	2b00      	cmp	r3, #0
 80280e0:	d104      	bne.n	80280ec <DAVE_Init+0x54>
  {
	 /**  Initialization of EVENT_GENERATOR APP instance EG_SYNC0 */
	 init_status = (DAVE_STATUS_t)EVENT_GENERATOR_Init(&EG_SYNC0); 
 80280e2:	4819      	ldr	r0, [pc, #100]	; (8028148 <DAVE_Init+0xb0>)
 80280e4:	f7ff fb02 	bl	80276ec <EVENT_GENERATOR_Init>
 80280e8:	4603      	mov	r3, r0
 80280ea:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 80280ec:	79fb      	ldrb	r3, [r7, #7]
 80280ee:	2b00      	cmp	r3, #0
 80280f0:	d104      	bne.n	80280fc <DAVE_Init+0x64>
  {
	 /**  Initialization of EVENT_GENERATOR APP instance EG_SYNC1 */
	 init_status = (DAVE_STATUS_t)EVENT_GENERATOR_Init(&EG_SYNC1); 
 80280f2:	4816      	ldr	r0, [pc, #88]	; (802814c <DAVE_Init+0xb4>)
 80280f4:	f7ff fafa 	bl	80276ec <EVENT_GENERATOR_Init>
 80280f8:	4603      	mov	r3, r0
 80280fa:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 80280fc:	79fb      	ldrb	r3, [r7, #7]
 80280fe:	2b00      	cmp	r3, #0
 8028100:	d104      	bne.n	802810c <DAVE_Init+0x74>
  {
	 /**  Initialization of EVENT_DETECTOR APP instance ED_SYNC1 */
	 init_status = (DAVE_STATUS_t)EVENT_DETECTOR_Init(&ED_SYNC1); 
 8028102:	4813      	ldr	r0, [pc, #76]	; (8028150 <DAVE_Init+0xb8>)
 8028104:	f7ff fb16 	bl	8027734 <EVENT_DETECTOR_Init>
 8028108:	4603      	mov	r3, r0
 802810a:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 802810c:	79fb      	ldrb	r3, [r7, #7]
 802810e:	2b00      	cmp	r3, #0
 8028110:	d104      	bne.n	802811c <DAVE_Init+0x84>
  {
	 /**  Initialization of ECAT_SSC APP instance ECAT_SSC_0 */
	 init_status = (DAVE_STATUS_t)ECAT_SSC_Init(&ECAT_SSC_0); 
 8028112:	4810      	ldr	r0, [pc, #64]	; (8028154 <DAVE_Init+0xbc>)
 8028114:	f7ff fb2c 	bl	8027770 <ECAT_SSC_Init>
 8028118:	4603      	mov	r3, r0
 802811a:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 802811c:	79fb      	ldrb	r3, [r7, #7]
 802811e:	2b00      	cmp	r3, #0
 8028120:	d104      	bne.n	802812c <DAVE_Init+0x94>
  {
	 /**  Initialization of DIGITAL_IO APP instance DIGITAL_IO_0 */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&DIGITAL_IO_0); 
 8028122:	480d      	ldr	r0, [pc, #52]	; (8028158 <DAVE_Init+0xc0>)
 8028124:	f7ff fec8 	bl	8027eb8 <DIGITAL_IO_Init>
 8028128:	4603      	mov	r3, r0
 802812a:	71fb      	strb	r3, [r7, #7]
   }  
  return init_status;
 802812c:	79fb      	ldrb	r3, [r7, #7]
} /**  End of function DAVE_Init */
 802812e:	4618      	mov	r0, r3
 8028130:	3708      	adds	r7, #8
 8028132:	46bd      	mov	sp, r7
 8028134:	bd80      	pop	{r7, pc}
 8028136:	bf00      	nop
 8028138:	1fff24b4 	.word	0x1fff24b4
 802813c:	08028e04 	.word	0x08028e04
 8028140:	08028e08 	.word	0x08028e08
 8028144:	1fff1418 	.word	0x1fff1418
 8028148:	1fff13f8 	.word	0x1fff13f8
 802814c:	1fff1408 	.word	0x1fff1408
 8028150:	1fff1428 	.word	0x1fff1428
 8028154:	08028e34 	.word	0x08028e34
 8028158:	08028e40 	.word	0x08028e40

0802815c <XMC_GPIO_SetOutputLevel>:
 *
 */


__STATIC_INLINE void XMC_GPIO_SetOutputLevel(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_OUTPUT_LEVEL_t level)
{
 802815c:	b480      	push	{r7}
 802815e:	b085      	sub	sp, #20
 8028160:	af00      	add	r7, sp, #0
 8028162:	60f8      	str	r0, [r7, #12]
 8028164:	460b      	mov	r3, r1
 8028166:	607a      	str	r2, [r7, #4]
 8028168:	72fb      	strb	r3, [r7, #11]
  XMC_ASSERT("XMC_GPIO_SetOutputLevel: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetOutputLevel: Invalid output level", XMC_GPIO_CHECK_OUTPUT_LEVEL(level));
  
  port->OMR = (uint32_t)level << pin;
 802816a:	7afb      	ldrb	r3, [r7, #11]
 802816c:	687a      	ldr	r2, [r7, #4]
 802816e:	409a      	lsls	r2, r3
 8028170:	68fb      	ldr	r3, [r7, #12]
 8028172:	605a      	str	r2, [r3, #4]
}
 8028174:	3714      	adds	r7, #20
 8028176:	46bd      	mov	sp, r7
 8028178:	f85d 7b04 	ldr.w	r7, [sp], #4
 802817c:	4770      	bx	lr
 802817e:	bf00      	nop

08028180 <XMC_GPIO_SetOutputHigh>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 8028180:	b480      	push	{r7}
 8028182:	b083      	sub	sp, #12
 8028184:	af00      	add	r7, sp, #0
 8028186:	6078      	str	r0, [r7, #4]
 8028188:	460b      	mov	r3, r1
 802818a:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
 802818c:	78fb      	ldrb	r3, [r7, #3]
 802818e:	2201      	movs	r2, #1
 8028190:	409a      	lsls	r2, r3
 8028192:	687b      	ldr	r3, [r7, #4]
 8028194:	605a      	str	r2, [r3, #4]
}
 8028196:	370c      	adds	r7, #12
 8028198:	46bd      	mov	sp, r7
 802819a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802819e:	4770      	bx	lr

080281a0 <XMC_GPIO_GetInput>:
 * Prior to this api, user has to configure port pin to input mode using XMC_GPIO_SetMode().
 *
 */

__STATIC_INLINE uint32_t XMC_GPIO_GetInput(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 80281a0:	b480      	push	{r7}
 80281a2:	b083      	sub	sp, #12
 80281a4:	af00      	add	r7, sp, #0
 80281a6:	6078      	str	r0, [r7, #4]
 80281a8:	460b      	mov	r3, r1
 80281aa:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_GetInput: Invalid port", XMC_GPIO_CHECK_PORT(port));

  return (((port->IN) >> pin) & 0x1U);
 80281ac:	687b      	ldr	r3, [r7, #4]
 80281ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80281b0:	78fb      	ldrb	r3, [r7, #3]
 80281b2:	fa22 f303 	lsr.w	r3, r2, r3
 80281b6:	f003 0301 	and.w	r3, r3, #1
}
 80281ba:	4618      	mov	r0, r3
 80281bc:	370c      	adds	r7, #12
 80281be:	46bd      	mov	sp, r7
 80281c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80281c4:	4770      	bx	lr
 80281c6:	bf00      	nop

080281c8 <XMC_GPIO_EnableDigitalInput>:
 * Enable digital input path for analog pins and configures Pn_PDISC register.This configuration is applicable only for
 * analog port pins.
 *
 */
__STATIC_INLINE void XMC_GPIO_EnableDigitalInput(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 80281c8:	b480      	push	{r7}
 80281ca:	b083      	sub	sp, #12
 80281cc:	af00      	add	r7, sp, #0
 80281ce:	6078      	str	r0, [r7, #4]
 80281d0:	460b      	mov	r3, r1
 80281d2:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_EnableDigitalInput: Invalid analog port", XMC_GPIO_CHECK_ANALOG_PORT(port));
  
  port->PDISC &= ~(uint32_t)((uint32_t)0x1U << pin);
 80281d4:	687b      	ldr	r3, [r7, #4]
 80281d6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80281d8:	78fb      	ldrb	r3, [r7, #3]
 80281da:	2101      	movs	r1, #1
 80281dc:	fa01 f303 	lsl.w	r3, r1, r3
 80281e0:	43db      	mvns	r3, r3
 80281e2:	401a      	ands	r2, r3
 80281e4:	687b      	ldr	r3, [r7, #4]
 80281e6:	661a      	str	r2, [r3, #96]	; 0x60
}
 80281e8:	370c      	adds	r7, #12
 80281ea:	46bd      	mov	sp, r7
 80281ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80281f0:	4770      	bx	lr
 80281f2:	bf00      	nop

080281f4 <Init_ECAT_Adapt_LED>:
#define P_LED2 P4_1

#define MAP2LEVEL(x) ((x==0)?XMC_GPIO_OUTPUT_LEVEL_LOW:XMC_GPIO_OUTPUT_LEVEL_HIGH)

void Init_ECAT_Adapt_LED ()
{
 80281f4:	b580      	push	{r7, lr}
 80281f6:	af00      	add	r7, sp, #0
  /* Set mode of all LED ports to push-pull and output level to low*/
  XMC_GPIO_SetMode(P_LED1, XMC_GPIO_MODE_OUTPUT_PUSH_PULL);
 80281f8:	4809      	ldr	r0, [pc, #36]	; (8028220 <Init_ECAT_Adapt_LED+0x2c>)
 80281fa:	2100      	movs	r1, #0
 80281fc:	2280      	movs	r2, #128	; 0x80
 80281fe:	f7fe fd61 	bl	8026cc4 <XMC_GPIO_SetMode>
  XMC_GPIO_SetOutputHigh(P_LED1);
 8028202:	4807      	ldr	r0, [pc, #28]	; (8028220 <Init_ECAT_Adapt_LED+0x2c>)
 8028204:	2100      	movs	r1, #0
 8028206:	f7ff ffbb 	bl	8028180 <XMC_GPIO_SetOutputHigh>
  XMC_GPIO_SetMode(P_LED2, XMC_GPIO_MODE_OUTPUT_PUSH_PULL);
 802820a:	4805      	ldr	r0, [pc, #20]	; (8028220 <Init_ECAT_Adapt_LED+0x2c>)
 802820c:	2101      	movs	r1, #1
 802820e:	2280      	movs	r2, #128	; 0x80
 8028210:	f7fe fd58 	bl	8026cc4 <XMC_GPIO_SetMode>
  XMC_GPIO_SetOutputHigh(P_LED2);
 8028214:	4802      	ldr	r0, [pc, #8]	; (8028220 <Init_ECAT_Adapt_LED+0x2c>)
 8028216:	2101      	movs	r1, #1
 8028218:	f7ff ffb2 	bl	8028180 <XMC_GPIO_SetOutputHigh>
}
 802821c:	bd80      	pop	{r7, pc}
 802821e:	bf00      	nop
 8028220:	48028400 	.word	0x48028400

08028224 <Init_Relax_Button>:

void Init_Relax_Button ()
{
 8028224:	b580      	push	{r7, lr}
 8028226:	af00      	add	r7, sp, #0
  /* INITIALIZE BUTTON1 ON PORT 3.4 FOR INPUT */
  /* Set mode to input tristate */
  XMC_GPIO_SetMode(P3_4, XMC_GPIO_MODE_INPUT_TRISTATE);
 8028228:	4804      	ldr	r0, [pc, #16]	; (802823c <Init_Relax_Button+0x18>)
 802822a:	2104      	movs	r1, #4
 802822c:	2200      	movs	r2, #0
 802822e:	f7fe fd49 	bl	8026cc4 <XMC_GPIO_SetMode>
  /* Enable digital input. Only needed because P15.13 is an analog port */
  XMC_GPIO_EnableDigitalInput(P3_4);
 8028232:	4802      	ldr	r0, [pc, #8]	; (802823c <Init_Relax_Button+0x18>)
 8028234:	2104      	movs	r1, #4
 8028236:	f7ff ffc7 	bl	80281c8 <XMC_GPIO_EnableDigitalInput>
}
 802823a:	bd80      	pop	{r7, pc}
 802823c:	48028300 	.word	0x48028300

08028240 <process_app>:

void process_app(TOBJ7000 *OUT_GENERIC, TOBJ6000 *IN_GENERIC)
{
 8028240:	b580      	push	{r7, lr}
 8028242:	b082      	sub	sp, #8
 8028244:	af00      	add	r7, sp, #0
 8028246:	6078      	str	r0, [r7, #4]
 8028248:	6039      	str	r1, [r7, #0]
  /* OUTPUT PROCESSING */
  /* Check bitfield set by master OUT_GEN_Bit1..8 and set LEDs accordingly */
  XMC_GPIO_SetOutputLevel(P_LED1, MAP2LEVEL(OUT_GENERIC->OUT_GEN_Bit1));
 802824a:	687b      	ldr	r3, [r7, #4]
 802824c:	7a9b      	ldrb	r3, [r3, #10]
 802824e:	f003 0301 	and.w	r3, r3, #1
 8028252:	b2db      	uxtb	r3, r3
 8028254:	2b00      	cmp	r3, #0
 8028256:	d102      	bne.n	802825e <process_app+0x1e>
 8028258:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 802825c:	e000      	b.n	8028260 <process_app+0x20>
 802825e:	2301      	movs	r3, #1
 8028260:	4814      	ldr	r0, [pc, #80]	; (80282b4 <process_app+0x74>)
 8028262:	2100      	movs	r1, #0
 8028264:	461a      	mov	r2, r3
 8028266:	f7ff ff79 	bl	802815c <XMC_GPIO_SetOutputLevel>
  XMC_GPIO_SetOutputLevel(P_LED2, MAP2LEVEL(OUT_GENERIC->OUT_GEN_Bit2));
 802826a:	687b      	ldr	r3, [r7, #4]
 802826c:	7a9b      	ldrb	r3, [r3, #10]
 802826e:	f003 0302 	and.w	r3, r3, #2
 8028272:	b2db      	uxtb	r3, r3
 8028274:	2b00      	cmp	r3, #0
 8028276:	d102      	bne.n	802827e <process_app+0x3e>
 8028278:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 802827c:	e000      	b.n	8028280 <process_app+0x40>
 802827e:	2301      	movs	r3, #1
 8028280:	480c      	ldr	r0, [pc, #48]	; (80282b4 <process_app+0x74>)
 8028282:	2101      	movs	r1, #1
 8028284:	461a      	mov	r2, r3
 8028286:	f7ff ff69 	bl	802815c <XMC_GPIO_SetOutputLevel>

  /* INPUT PROCESSING */
  /*Check Button 1 and set IN_GEN_Bit1 which is sent to master accordingly*/
  if (XMC_GPIO_GetInput(P3_4))
 802828a:	480b      	ldr	r0, [pc, #44]	; (80282b8 <process_app+0x78>)
 802828c:	2104      	movs	r1, #4
 802828e:	f7ff ff87 	bl	80281a0 <XMC_GPIO_GetInput>
 8028292:	4603      	mov	r3, r0
 8028294:	2b00      	cmp	r3, #0
 8028296:	d005      	beq.n	80282a4 <process_app+0x64>
    IN_GENERIC->IN_GEN_Bit1 = 1;
 8028298:	683a      	ldr	r2, [r7, #0]
 802829a:	7a93      	ldrb	r3, [r2, #10]
 802829c:	f043 0301 	orr.w	r3, r3, #1
 80282a0:	7293      	strb	r3, [r2, #10]
 80282a2:	e004      	b.n	80282ae <process_app+0x6e>
  else
    IN_GENERIC->IN_GEN_Bit1 = 0;
 80282a4:	683a      	ldr	r2, [r7, #0]
 80282a6:	7a93      	ldrb	r3, [r2, #10]
 80282a8:	f36f 0300 	bfc	r3, #0, #1
 80282ac:	7293      	strb	r3, [r2, #10]
}
 80282ae:	3708      	adds	r7, #8
 80282b0:	46bd      	mov	sp, r7
 80282b2:	bd80      	pop	{r7, pc}
 80282b4:	48028400 	.word	0x48028400
 80282b8:	48028300 	.word	0x48028300

080282bc <main>:

int main(void)
{
 80282bc:	b580      	push	{r7, lr}
 80282be:	b082      	sub	sp, #8
 80282c0:	af00      	add	r7, sp, #0
  DAVE_STATUS_t status;
  uint32_t timer=0;
 80282c2:	2300      	movs	r3, #0
 80282c4:	607b      	str	r3, [r7, #4]
  status = DAVE_Init();                     /* Initialization of DAVE APPs  */
 80282c6:	f7ff fee7 	bl	8028098 <DAVE_Init>
 80282ca:	4603      	mov	r3, r0
 80282cc:	70fb      	strb	r3, [r7, #3]

  Init_ECAT_Adapt_LED ();                   /* Initialize the ports which drive LEDs on EtherCat shield*/
 80282ce:	f7ff ff91 	bl	80281f4 <Init_ECAT_Adapt_LED>
  Init_Relax_Button();                      /* Initialize buttons on XMC4800 */
 80282d2:	f7ff ffa7 	bl	8028224 <Init_Relax_Button>

  if(status == DAVE_STATUS_FAILURE)
 80282d6:	78fb      	ldrb	r3, [r7, #3]
 80282d8:	2b01      	cmp	r3, #1
 80282da:	d100      	bne.n	80282de <main+0x22>
  {
    /* Placeholder for error handler code. The while loop below can be replaced with an user error handler. */
    XMC_DEBUG("DAVE APPs initialization failed\n");
    while(1U)
    {
    }
 80282dc:	e7fe      	b.n	80282dc <main+0x20>
  }

  /* Placeholder for user application code. The while loop below can be replaced with user application code. */
  while(1U)
  {
    MainLoop();
 80282de:	f7f8 fd85 	bl	8020dec <MainLoop>
  }
 80282e2:	e7fc      	b.n	80282de <main+0x22>

080282e4 <ERU1_3_IRQHandler>:
 *
 * <b>Details of function</b><br>
 * This routine is handling the SYNC0 Interrupts and need to call the SSC Stack
 */
void SYNC0IRQHandler (void)
{
 80282e4:	b580      	push	{r7, lr}
 80282e6:	af00      	add	r7, sp, #0
	Sync0_Isr();
 80282e8:	f7f8 fc86 	bl	8020bf8 <Sync0_Isr>
}
 80282ec:	bd80      	pop	{r7, pc}
 80282ee:	bf00      	nop

080282f0 <ERU1_0_IRQHandler>:
 *
 * <b>Details of function</b><br>
 * This routine is handling the SYNC1 Interrupts and need to call the SSC Stack
 */
void SYNC1IRQHandler (void)
{
 80282f0:	b580      	push	{r7, lr}
 80282f2:	af00      	add	r7, sp, #0
	Sync1_Isr();
 80282f4:	f7f8 fd2e 	bl	8020d54 <Sync1_Isr>
}
 80282f8:	bd80      	pop	{r7, pc}
 80282fa:	bf00      	nop

080282fc <__errno>:
 80282fc:	4b01      	ldr	r3, [pc, #4]	; (8028304 <__errno+0x8>)
 80282fe:	6818      	ldr	r0, [r3, #0]
 8028300:	4770      	bx	lr
 8028302:	bf00      	nop
 8028304:	1fff1498 	.word	0x1fff1498

08028308 <__libc_init_array>:
 8028308:	b570      	push	{r4, r5, r6, lr}
 802830a:	4b0e      	ldr	r3, [pc, #56]	; (8028344 <__libc_init_array+0x3c>)
 802830c:	4c0e      	ldr	r4, [pc, #56]	; (8028348 <__libc_init_array+0x40>)
 802830e:	1ae4      	subs	r4, r4, r3
 8028310:	10a4      	asrs	r4, r4, #2
 8028312:	2500      	movs	r5, #0
 8028314:	461e      	mov	r6, r3
 8028316:	42a5      	cmp	r5, r4
 8028318:	d004      	beq.n	8028324 <__libc_init_array+0x1c>
 802831a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 802831e:	4798      	blx	r3
 8028320:	3501      	adds	r5, #1
 8028322:	e7f8      	b.n	8028316 <__libc_init_array+0xe>
 8028324:	f7fe fd64 	bl	8026df0 <_init>
 8028328:	4c08      	ldr	r4, [pc, #32]	; (802834c <__libc_init_array+0x44>)
 802832a:	4b09      	ldr	r3, [pc, #36]	; (8028350 <__libc_init_array+0x48>)
 802832c:	1ae4      	subs	r4, r4, r3
 802832e:	10a4      	asrs	r4, r4, #2
 8028330:	2500      	movs	r5, #0
 8028332:	461e      	mov	r6, r3
 8028334:	42a5      	cmp	r5, r4
 8028336:	d004      	beq.n	8028342 <__libc_init_array+0x3a>
 8028338:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 802833c:	4798      	blx	r3
 802833e:	3501      	adds	r5, #1
 8028340:	e7f8      	b.n	8028334 <__libc_init_array+0x2c>
 8028342:	bd70      	pop	{r4, r5, r6, pc}
 8028344:	1fff149c 	.word	0x1fff149c
 8028348:	1fff149c 	.word	0x1fff149c
 802834c:	1fff149c 	.word	0x1fff149c
 8028350:	1fff149c 	.word	0x1fff149c

08028354 <malloc>:
 8028354:	4b02      	ldr	r3, [pc, #8]	; (8028360 <malloc+0xc>)
 8028356:	4601      	mov	r1, r0
 8028358:	6818      	ldr	r0, [r3, #0]
 802835a:	f000 b863 	b.w	8028424 <_malloc_r>
 802835e:	bf00      	nop
 8028360:	1fff1498 	.word	0x1fff1498

08028364 <free>:
 8028364:	4b02      	ldr	r3, [pc, #8]	; (8028370 <free+0xc>)
 8028366:	4601      	mov	r1, r0
 8028368:	6818      	ldr	r0, [r3, #0]
 802836a:	f000 b817 	b.w	802839c <_free_r>
 802836e:	bf00      	nop
 8028370:	1fff1498 	.word	0x1fff1498

08028374 <memcpy>:
 8028374:	b510      	push	{r4, lr}
 8028376:	1e43      	subs	r3, r0, #1
 8028378:	440a      	add	r2, r1
 802837a:	4291      	cmp	r1, r2
 802837c:	d004      	beq.n	8028388 <memcpy+0x14>
 802837e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8028382:	f803 4f01 	strb.w	r4, [r3, #1]!
 8028386:	e7f8      	b.n	802837a <memcpy+0x6>
 8028388:	bd10      	pop	{r4, pc}

0802838a <memset>:
 802838a:	4402      	add	r2, r0
 802838c:	4603      	mov	r3, r0
 802838e:	4293      	cmp	r3, r2
 8028390:	d002      	beq.n	8028398 <memset+0xe>
 8028392:	f803 1b01 	strb.w	r1, [r3], #1
 8028396:	e7fa      	b.n	802838e <memset+0x4>
 8028398:	4770      	bx	lr
	...

0802839c <_free_r>:
 802839c:	b530      	push	{r4, r5, lr}
 802839e:	2900      	cmp	r1, #0
 80283a0:	d03d      	beq.n	802841e <_free_r+0x82>
 80283a2:	f851 2c04 	ldr.w	r2, [r1, #-4]
 80283a6:	1f0b      	subs	r3, r1, #4
 80283a8:	491d      	ldr	r1, [pc, #116]	; (8028420 <_free_r+0x84>)
 80283aa:	2a00      	cmp	r2, #0
 80283ac:	bfb8      	it	lt
 80283ae:	189b      	addlt	r3, r3, r2
 80283b0:	680a      	ldr	r2, [r1, #0]
 80283b2:	460c      	mov	r4, r1
 80283b4:	b912      	cbnz	r2, 80283bc <_free_r+0x20>
 80283b6:	605a      	str	r2, [r3, #4]
 80283b8:	600b      	str	r3, [r1, #0]
 80283ba:	bd30      	pop	{r4, r5, pc}
 80283bc:	4293      	cmp	r3, r2
 80283be:	d20d      	bcs.n	80283dc <_free_r+0x40>
 80283c0:	6819      	ldr	r1, [r3, #0]
 80283c2:	1858      	adds	r0, r3, r1
 80283c4:	4290      	cmp	r0, r2
 80283c6:	bf01      	itttt	eq
 80283c8:	585a      	ldreq	r2, [r3, r1]
 80283ca:	1852      	addeq	r2, r2, r1
 80283cc:	601a      	streq	r2, [r3, #0]
 80283ce:	6842      	ldreq	r2, [r0, #4]
 80283d0:	605a      	str	r2, [r3, #4]
 80283d2:	6023      	str	r3, [r4, #0]
 80283d4:	bd30      	pop	{r4, r5, pc}
 80283d6:	4299      	cmp	r1, r3
 80283d8:	d803      	bhi.n	80283e2 <_free_r+0x46>
 80283da:	460a      	mov	r2, r1
 80283dc:	6851      	ldr	r1, [r2, #4]
 80283de:	2900      	cmp	r1, #0
 80283e0:	d1f9      	bne.n	80283d6 <_free_r+0x3a>
 80283e2:	6814      	ldr	r4, [r2, #0]
 80283e4:	1915      	adds	r5, r2, r4
 80283e6:	429d      	cmp	r5, r3
 80283e8:	d10a      	bne.n	8028400 <_free_r+0x64>
 80283ea:	681b      	ldr	r3, [r3, #0]
 80283ec:	4423      	add	r3, r4
 80283ee:	18d0      	adds	r0, r2, r3
 80283f0:	4288      	cmp	r0, r1
 80283f2:	6013      	str	r3, [r2, #0]
 80283f4:	d113      	bne.n	802841e <_free_r+0x82>
 80283f6:	6808      	ldr	r0, [r1, #0]
 80283f8:	4403      	add	r3, r0
 80283fa:	6013      	str	r3, [r2, #0]
 80283fc:	684b      	ldr	r3, [r1, #4]
 80283fe:	e00d      	b.n	802841c <_free_r+0x80>
 8028400:	d902      	bls.n	8028408 <_free_r+0x6c>
 8028402:	230c      	movs	r3, #12
 8028404:	6003      	str	r3, [r0, #0]
 8028406:	bd30      	pop	{r4, r5, pc}
 8028408:	681c      	ldr	r4, [r3, #0]
 802840a:	1918      	adds	r0, r3, r4
 802840c:	4288      	cmp	r0, r1
 802840e:	bf04      	itt	eq
 8028410:	6808      	ldreq	r0, [r1, #0]
 8028412:	6849      	ldreq	r1, [r1, #4]
 8028414:	6059      	str	r1, [r3, #4]
 8028416:	bf04      	itt	eq
 8028418:	1900      	addeq	r0, r0, r4
 802841a:	6018      	streq	r0, [r3, #0]
 802841c:	6053      	str	r3, [r2, #4]
 802841e:	bd30      	pop	{r4, r5, pc}
 8028420:	1fff24bc 	.word	0x1fff24bc

08028424 <_malloc_r>:
 8028424:	b570      	push	{r4, r5, r6, lr}
 8028426:	1ccc      	adds	r4, r1, #3
 8028428:	f024 0403 	bic.w	r4, r4, #3
 802842c:	3408      	adds	r4, #8
 802842e:	2c0c      	cmp	r4, #12
 8028430:	bf38      	it	cc
 8028432:	240c      	movcc	r4, #12
 8028434:	2c00      	cmp	r4, #0
 8028436:	4606      	mov	r6, r0
 8028438:	da03      	bge.n	8028442 <_malloc_r+0x1e>
 802843a:	230c      	movs	r3, #12
 802843c:	6033      	str	r3, [r6, #0]
 802843e:	2000      	movs	r0, #0
 8028440:	bd70      	pop	{r4, r5, r6, pc}
 8028442:	428c      	cmp	r4, r1
 8028444:	d3f9      	bcc.n	802843a <_malloc_r+0x16>
 8028446:	4a20      	ldr	r2, [pc, #128]	; (80284c8 <_malloc_r+0xa4>)
 8028448:	6813      	ldr	r3, [r2, #0]
 802844a:	4610      	mov	r0, r2
 802844c:	4619      	mov	r1, r3
 802844e:	b1a1      	cbz	r1, 802847a <_malloc_r+0x56>
 8028450:	680a      	ldr	r2, [r1, #0]
 8028452:	1b12      	subs	r2, r2, r4
 8028454:	d40e      	bmi.n	8028474 <_malloc_r+0x50>
 8028456:	2a0b      	cmp	r2, #11
 8028458:	d903      	bls.n	8028462 <_malloc_r+0x3e>
 802845a:	600a      	str	r2, [r1, #0]
 802845c:	188b      	adds	r3, r1, r2
 802845e:	508c      	str	r4, [r1, r2]
 8028460:	e01f      	b.n	80284a2 <_malloc_r+0x7e>
 8028462:	428b      	cmp	r3, r1
 8028464:	bf0d      	iteet	eq
 8028466:	685a      	ldreq	r2, [r3, #4]
 8028468:	684a      	ldrne	r2, [r1, #4]
 802846a:	605a      	strne	r2, [r3, #4]
 802846c:	6002      	streq	r2, [r0, #0]
 802846e:	bf18      	it	ne
 8028470:	460b      	movne	r3, r1
 8028472:	e016      	b.n	80284a2 <_malloc_r+0x7e>
 8028474:	460b      	mov	r3, r1
 8028476:	6849      	ldr	r1, [r1, #4]
 8028478:	e7e9      	b.n	802844e <_malloc_r+0x2a>
 802847a:	4d14      	ldr	r5, [pc, #80]	; (80284cc <_malloc_r+0xa8>)
 802847c:	682b      	ldr	r3, [r5, #0]
 802847e:	b91b      	cbnz	r3, 8028488 <_malloc_r+0x64>
 8028480:	4630      	mov	r0, r6
 8028482:	f000 f825 	bl	80284d0 <_sbrk_r>
 8028486:	6028      	str	r0, [r5, #0]
 8028488:	4630      	mov	r0, r6
 802848a:	4621      	mov	r1, r4
 802848c:	f000 f820 	bl	80284d0 <_sbrk_r>
 8028490:	1c42      	adds	r2, r0, #1
 8028492:	4603      	mov	r3, r0
 8028494:	d0d1      	beq.n	802843a <_malloc_r+0x16>
 8028496:	1cc5      	adds	r5, r0, #3
 8028498:	f025 0503 	bic.w	r5, r5, #3
 802849c:	4285      	cmp	r5, r0
 802849e:	d10a      	bne.n	80284b6 <_malloc_r+0x92>
 80284a0:	601c      	str	r4, [r3, #0]
 80284a2:	f103 000b 	add.w	r0, r3, #11
 80284a6:	1d1a      	adds	r2, r3, #4
 80284a8:	f020 0007 	bic.w	r0, r0, #7
 80284ac:	1a82      	subs	r2, r0, r2
 80284ae:	d00a      	beq.n	80284c6 <_malloc_r+0xa2>
 80284b0:	4251      	negs	r1, r2
 80284b2:	5099      	str	r1, [r3, r2]
 80284b4:	bd70      	pop	{r4, r5, r6, pc}
 80284b6:	4630      	mov	r0, r6
 80284b8:	1ae9      	subs	r1, r5, r3
 80284ba:	f000 f809 	bl	80284d0 <_sbrk_r>
 80284be:	3001      	adds	r0, #1
 80284c0:	d0bb      	beq.n	802843a <_malloc_r+0x16>
 80284c2:	462b      	mov	r3, r5
 80284c4:	e7ec      	b.n	80284a0 <_malloc_r+0x7c>
 80284c6:	bd70      	pop	{r4, r5, r6, pc}
 80284c8:	1fff24bc 	.word	0x1fff24bc
 80284cc:	1fff24b8 	.word	0x1fff24b8

080284d0 <_sbrk_r>:
 80284d0:	b538      	push	{r3, r4, r5, lr}
 80284d2:	4c06      	ldr	r4, [pc, #24]	; (80284ec <_sbrk_r+0x1c>)
 80284d4:	2300      	movs	r3, #0
 80284d6:	4605      	mov	r5, r0
 80284d8:	4608      	mov	r0, r1
 80284da:	6023      	str	r3, [r4, #0]
 80284dc:	f7fe fc54 	bl	8026d88 <_sbrk>
 80284e0:	1c43      	adds	r3, r0, #1
 80284e2:	d102      	bne.n	80284ea <_sbrk_r+0x1a>
 80284e4:	6823      	ldr	r3, [r4, #0]
 80284e6:	b103      	cbz	r3, 80284ea <_sbrk_r+0x1a>
 80284e8:	602b      	str	r3, [r5, #0]
 80284ea:	bd38      	pop	{r3, r4, r5, pc}
 80284ec:	1fff2934 	.word	0x1fff2934

080284f0 <strlen>:
 80284f0:	4603      	mov	r3, r0
 80284f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80284f6:	2a00      	cmp	r2, #0
 80284f8:	d1fb      	bne.n	80284f2 <strlen+0x2>
 80284fa:	1a18      	subs	r0, r3, r0
 80284fc:	3801      	subs	r0, #1
 80284fe:	4770      	bx	lr

08028500 <asEntryDesc0x1600>:
 8028500:	0005 0008 0007 0007 0020 0007 0007 0020     ........ ..... .
 8028510:	0007 0007 0020 0007 0007 0020 0007 0007     .... ..... .....
 8028520:	0020 0007 0007 0020 0007 0007 0020 0007      ..... ..... ...
 8028530:	0007 0020 0007 0007 0020 0007 0007 0020     .. ..... ..... .
 8028540:	0007 0007 0020 0007 0007 0020 0007 0000     .... ..... .....

08028550 <aName0x1600>:
 8028550:	554f 5f54 4547 454e 4952 2043 7270 636f     OUT_GENERIC proc
 8028560:	7365 2073 6164 6174 6d20 7061 6970 676e     ess data mapping
 8028570:	5300 6275 6e49 6564 2078 3030 0031 7553     .SubIndex 001.Su
 8028580:	4962 646e 7865 3020 3230 5300 6275 6e49     bIndex 002.SubIn
 8028590:	6564 2078 3030 0033 7553 4962 646e 7865     dex 003.SubIndex
 80285a0:	3020 3430 5300 6275 6e49 6564 2078 3030      004.SubIndex 00
 80285b0:	0035 7553 4962 646e 7865 3020 3630 5300     5.SubIndex 006.S
 80285c0:	6275 6e49 6564 2078 3030 0037 7553 4962     ubIndex 007.SubI
 80285d0:	646e 7865 3020 3830 5300 6275 6e49 6564     ndex 008.SubInde
 80285e0:	2078 3030 0039 7553 4962 646e 7865 3020     x 009.SubIndex 0
 80285f0:	3031 5300 6275 6e49 6564 2078 3130 0031     10.SubIndex 011.
 8028600:	7553 4962 646e 7865 3020 3231 ff00 0000     SubIndex 012....

08028610 <asEntryDesc0x1A00>:
 8028610:	0005 0008 0007 0007 0020 0007 0007 0020     ........ ..... .
 8028620:	0007 0007 0020 0007 0007 0020 0007 0007     .... ..... .....
 8028630:	0020 0007 0007 0020 0007 0007 0020 0007      ..... ..... ...
 8028640:	0007 0020 0007 0007 0020 0007 0007 0020     .. ..... ..... .
 8028650:	0007 0007 0020 0007 0007 0020 0007 0000     .... ..... .....

08028660 <aName0x1A00>:
 8028660:	4e49 475f 4e45 5245 4349 7020 6f72 6563     IN_GENERIC proce
 8028670:	7373 6420 7461 2061 616d 7070 6e69 0067     ss data mapping.
 8028680:	7553 4962 646e 7865 3020 3130 5300 6275     SubIndex 001.Sub
 8028690:	6e49 6564 2078 3030 0032 7553 4962 646e     Index 002.SubInd
 80286a0:	7865 3020 3330 5300 6275 6e49 6564 2078     ex 003.SubIndex 
 80286b0:	3030 0034 7553 4962 646e 7865 3020 3530     004.SubIndex 005
 80286c0:	5300 6275 6e49 6564 2078 3030 0036 7553     .SubIndex 006.Su
 80286d0:	4962 646e 7865 3020 3730 5300 6275 6e49     bIndex 007.SubIn
 80286e0:	6564 2078 3030 0038 7553 4962 646e 7865     dex 008.SubIndex
 80286f0:	3020 3930 5300 6275 6e49 6564 2078 3130      009.SubIndex 01
 8028700:	0030 7553 4962 646e 7865 3020 3131 5300     0.SubIndex 011.S
 8028710:	6275 6e49 6564 2078 3130 0032 00ff 0000     ubIndex 012.....

08028720 <asEntryDesc0x1C12>:
 8028720:	0005 0008 0007 0006 0010 0007               ............

0802872c <aName0x1C12>:
 802872c:	7953 636e 614d 616e 6567 2072 2032 7361     SyncManager 2 as
 802873c:	6973 6e67 656d 746e ff00 0000               signment....

08028748 <asEntryDesc0x1C13>:
 8028748:	0005 0008 0007 0006 0010 0007               ............

08028754 <aName0x1C13>:
 8028754:	7953 636e 614d 616e 6567 2072 2033 7361     SyncManager 3 as
 8028764:	6973 6e67 656d 746e ff00 0000               signment....

08028770 <asEntryDesc0x6000>:
 8028770:	0005 0008 0007 0006 0010 0007 0006 0010     ................
 8028780:	0007 0006 0010 0007 0006 0010 0007 0001     ................
 8028790:	0001 0007 0001 0001 0007 0001 0001 0007     ................
 80287a0:	0001 0001 0007 0001 0001 0007 0001 0001     ................
 80287b0:	0007 0001 0001 0007 0001 0001 0007 0000     ................

080287c0 <aName0x6000>:
 80287c0:	4e49 475f 4e45 5245 4349 4900 5f4e 4547     IN_GENERIC.IN_GE
 80287d0:	5f4e 4e49 3154 4900 5f4e 4547 5f4e 4e49     N_INT1.IN_GEN_IN
 80287e0:	3254 4900 5f4e 4547 5f4e 4e49 3354 4900     T2.IN_GEN_INT3.I
 80287f0:	5f4e 4547 5f4e 4e49 3454 4900 5f4e 4547     N_GEN_INT4.IN_GE
 8028800:	5f4e 6942 3174 4900 5f4e 4547 5f4e 6942     N_Bit1.IN_GEN_Bi
 8028810:	3274 4900 5f4e 4547 5f4e 6942 3374 4900     t2.IN_GEN_Bit3.I
 8028820:	5f4e 4547 5f4e 6942 3474 4900 5f4e 4547     N_GEN_Bit4.IN_GE
 8028830:	5f4e 6942 3574 4900 5f4e 4547 5f4e 6942     N_Bit5.IN_GEN_Bi
 8028840:	3674 4900 5f4e 4547 5f4e 6942 3774 4900     t6.IN_GEN_Bit7.I
 8028850:	5f4e 4547 5f4e 6942 3874 ff00 0000 0000     N_GEN_Bit8......

08028860 <asEntryDesc0x7000>:
 8028860:	0005 0008 0007 0006 0010 003f 0006 0010     ..........?.....
 8028870:	003f 0006 0010 003f 0006 0010 003f 0001     ?.....?.....?...
 8028880:	0001 003f 0001 0001 003f 0001 0001 003f     ..?.....?.....?.
 8028890:	0001 0001 003f 0001 0001 003f 0001 0001     ....?.....?.....
 80288a0:	003f 0001 0001 003f 0001 0001 003f 0000     ?.....?.....?...

080288b0 <aName0x7000>:
 80288b0:	554f 5f54 4547 454e 4952 0043 554f 5f54     OUT_GENERIC.OUT_
 80288c0:	4547 5f4e 4e49 3154 4f00 5455 475f 4e45     GEN_INT1.OUT_GEN
 80288d0:	495f 544e 0032 554f 5f54 4547 5f4e 4e49     _INT2.OUT_GEN_IN
 80288e0:	3354 4f00 5455 475f 4e45 495f 544e 0034     T3.OUT_GEN_INT4.
 80288f0:	554f 5f54 4547 5f4e 6942 3174 4f00 5455     OUT_GEN_Bit1.OUT
 8028900:	475f 4e45 425f 7469 0032 554f 5f54 4547     _GEN_Bit2.OUT_GE
 8028910:	5f4e 6942 3374 4f00 5455 475f 4e45 425f     N_Bit3.OUT_GEN_B
 8028920:	7469 0034 554f 5f54 4547 5f4e 6942 3574     it4.OUT_GEN_Bit5
 8028930:	4f00 5455 475f 4e45 425f 7469 0036 554f     .OUT_GEN_Bit6.OU
 8028940:	5f54 4547 5f4e 6942 3774 4f00 5455 475f     T_GEN_Bit7.OUT_G
 8028950:	4e45 425f 7469 0038 00ff 0000               EN_Bit8.....

0802895c <sEntryDesc0x1000>:
 802895c:	0007 0020 0007 0000                         .. .....

08028964 <aName0x1000>:
 8028964:	6544 6976 6563 7420 7079 0065               Device type.

08028970 <sEntryDesc0x1001>:
 8028970:	0005 0008 0007 0000                         ........

08028978 <aName0x1001>:
 8028978:	7245 6f72 2072 6572 6967 7473 7265 0000     Error register..

08028988 <sEntryDesc0x1008>:
 8028988:	0009 0038 0007 0000                         ..8.....

08028990 <aName0x1008>:
 8028990:	6544 6976 6563 6e20 6d61 0065               Device name.

0802899c <sEntryDesc0x1009>:
 802899c:	0009 0018 0007 0000                         ........

080289a4 <aName0x1009>:
 80289a4:	6148 6472 6177 6572 7620 7265 6973 6e6f     Hardware version
 80289b4:	0000 0000                                   ....

080289b8 <sEntryDesc0x100A>:
 80289b8:	0009 0020 0007 0000                         .. .....

080289c0 <aName0x100A>:
 80289c0:	6f53 7466 6177 6572 7620 7265 6973 6e6f     Software version
 80289d0:	0000 0000                                   ....

080289d4 <asEntryDesc0x1018>:
 80289d4:	0005 0008 0007 0007 0020 0007 0007 0020     ........ ..... .
 80289e4:	0007 0007 0020 0007 0007 0020 0007 0000     .... ..... .....

080289f4 <aName0x1018>:
 80289f4:	6449 6e65 6974 7974 5600 6e65 6f64 2072     Identity.Vendor 
 8028a04:	4449 5000 6f72 7564 7463 6320 646f 0065     ID.Product code.
 8028a14:	6552 6976 6973 6e6f 5300 7265 6169 206c     Revision.Serial 
 8028a24:	756e 626d 7265 ff00 0000 0000               number......

08028a30 <asEntryDesc0x10F1>:
 8028a30:	0005 0008 0007 0007 0020 003f 0006 0010     ........ .?.....
 8028a40:	003f 0000                                   ?...

08028a44 <aName0x10F1>:
 8028a44:	7245 6f72 2072 6553 7474 6e69 7367 4c00     Error Settings.L
 8028a54:	636f 6c61 4520 7272 726f 5220 6165 7463     ocal Error React
 8028a64:	6f69 006e 7953 636e 4520 7272 726f 4320     ion.Sync Error C
 8028a74:	756f 746e 7265 4c20 6d69 7469 ff00 0000     ounter Limit....

08028a84 <asEntryDesc0x1C00>:
 8028a84:	0005 0008 0007 0005 0008 0007               ............

08028a90 <aName0x1C00>:
 8028a90:	7953 636e 6d20 6e61 6761 7265 7420 7079     Sync manager typ
 8028aa0:	0065 0000                                   e...

08028aa4 <asEntryDesc0x1C3x>:
 8028aa4:	0005 0008 0007 0006 0010 000f 0007 0020     .............. .
 8028ab4:	0007 0000 0020 0000 0006 0010 0007 0007     .... ...........
 8028ac4:	0020 0007 0007 0020 0007 0000 0020 0000      ..... ..... ...
 8028ad4:	0006 0010 003f 0007 0020 0007 0007 0020     ....?... ..... .
 8028ae4:	003f 0006 0010 0007 0006 0010 0007 0000     ?...............
 8028af4:	0010 0000 0000 0010 0000 0000 0020 0000     ............ ...
 8028b04:	0000 0020 0000 0000 0020 0000 0000 0020     .. ..... ..... .
	...
 8028b64:	0001 0001 0007 0000                         ........

08028b6c <aName0x1C32>:
 8028b6c:	4d53 6f20 7475 7570 2074 6170 6172 656d     SM output parame
 8028b7c:	6574 0072 7953 636e 7268 6e6f 7a69 7461     ter.Synchronizat
 8028b8c:	6f69 206e 7954 6570 4300 6379 656c 5420     ion Type.Cycle T
 8028b9c:	6d69 0065 5300 6e79 6863 6f72 696e 617a     ime..Synchroniza
 8028bac:	6974 6e6f 5420 7079 7365 7320 7075 6f70     tion Types suppo
 8028bbc:	7472 6465 4d00 6e69 6d69 6d75 4320 6379     rted.Minimum Cyc
 8028bcc:	656c 5420 6d69 0065 6143 636c 6120 646e     le Time.Calc and
 8028bdc:	4320 706f 2079 6954 656d 0000 6547 2074      Copy Time..Get 
 8028bec:	7943 6c63 2065 6954 656d 4400 6c65 7961     Cycle Time.Delay
 8028bfc:	5420 6d69 0065 7953 636e 2030 7943 6c63      Time.Sync0 Cycl
 8028c0c:	2065 6954 656d 5300 2d4d 7645 6e65 2074     e Time.SM-Event 
 8028c1c:	694d 7373 6465 4300 6379 656c 5420 6d69     Missed.Cycle Tim
 8028c2c:	2065 6f54 206f 6d53 6c61 006c 6853 6669     e Too Small.Shif
 8028c3c:	2074 6954 656d 5420 6f6f 5320 6f68 7472     t Time Too Short
	...
 8028c5c:	0000 5300 6e79 2063 7245 6f72 0072 00ff     ...Sync Error...

08028c6c <aName0x1C33>:
 8028c6c:	4d53 6920 706e 7475 7020 7261 6d61 7465     SM input paramet
 8028c7c:	7265 5300 6e79 6863 6f72 696e 617a 6974     er.Synchronizati
 8028c8c:	6e6f 5420 7079 0065 7943 6c63 2065 6954     on Type.Cycle Ti
 8028c9c:	656d 0000 7953 636e 7268 6e6f 7a69 7461     me..Synchronizat
 8028cac:	6f69 206e 7954 6570 2073 7573 7070 726f     ion Types suppor
 8028cbc:	6574 0064 694d 696e 756d 206d 7943 6c63     ted.Minimum Cycl
 8028ccc:	2065 6954 656d 4300 6c61 2063 6e61 2064     e Time.Calc and 
 8028cdc:	6f43 7970 5420 6d69 0065 4700 7465 4320     Copy Time..Get C
 8028cec:	6379 656c 5420 6d69 0065 6544 616c 2079     ycle Time.Delay 
 8028cfc:	6954 656d 5300 6e79 3063 4320 6379 656c     Time.Sync0 Cycle
 8028d0c:	5420 6d69 0065 4d53 452d 6576 746e 4d20      Time.SM-Event M
 8028d1c:	7369 6573 0064 7943 6c63 2065 6954 656d     issed.Cycle Time
 8028d2c:	5420 6f6f 5320 616d 6c6c 5300 6968 7466      Too Small.Shift
 8028d3c:	5420 6d69 2065 6f54 206f 6853 726f 0074      Time Too Short.
	...
 8028d5c:	0000 7953 636e 4520 7272 726f ff00 0000     ..Sync Error....

08028d6c <cBitMask>:
 8028d6c:	0000 0001 0003 0007 000f 001f 003f 007f     ............?...
 8028d7c:	00ff 01ff 03ff 07ff 0fff 1fff 3fff 7fff     .............?..

08028d8c <cAbortCode>:
 8028d8c:	0000 0000 0000 0503 0000 0504 0001 0504     ................
 8028d9c:	0005 0504 0000 0601 0001 0601 0002 0601     ................
 8028dac:	0000 0602 0041 0604 0042 0604 0043 0604     ....A...B...C...
 8028dbc:	0047 0604 0000 0606 0010 0607 0012 0607     G...............
 8028dcc:	0013 0607 0011 0609 0030 0609 0031 0609     ........0...1...
 8028ddc:	0032 0609 0033 0609 0036 0609 0000 0800     2...3...6.......
 8028dec:	0020 0800 0021 0800 0022 0800 0023 0800      ...!..."...#...
 8028dfc:	0003 0601 0004 0601                         ........

08028e04 <INT_SYNC1>:
 8028e04:	3f05 0100                                   .?..

08028e08 <INT_SYNC0>:
 8028e08:	3f08 0100                                   .?..

08028e0c <INTERRUPT_2>:
 8028e0c:	3f31 0100                                   1?..

08028e10 <e_eeprom_xmc4_fce>:
 8028e10:	0020 5002 0700 0000 0000 0000                ..P........

08028e1c <EG_SYNC0_OGU_Config>:
 8028e1c:	0010 0000                                   ....

08028e20 <EG_SYNC1_OGU_Config>:
 8028e20:	0010 0000                                   ....

08028e24 <ED_SYNC0_ETL_Config>:
 8028e24:	000c 0000 0135 0000                         ....5...

08028e2c <ED_SYNC1_ETL_Config>:
 8028e2c:	0003 0000 0005 0000                         ........

08028e34 <ECAT_SSC_0>:
 8028e34:	24ac 1fff 13b0 1fff 8e0c 0802               .$..........

08028e40 <DIGITAL_IO_0>:
 8028e40:	8100 4802 00a0 0000 0000 0000 0000 0000     ...H............
 8028e50:	000e 0000 0218 0101 0101 0001 0000 0000     ................
 8028e60:	0000 0001 0102 0101 0043 0000               ........C...
