Active-HDL 12.0.118.7745 2022-12-04 13:53:23

Elaboration top modules:
Architecture                  TB_ARCHITECTURE(ram_tb)


------------------------------------------------------------------------------------------------
Entity   | Architecture    | Library   | Info | Compiler Version          | Compilation Options
------------------------------------------------------------------------------------------------
ram_tb   | TB_ARCHITECTURE | RAM_128_8 |      | 12.0.118.7745 (Windows64) | -O3
RAM      | RAM_behave      | RAM_128_8 |      | 12.0.118.7745 (Windows64) | -O3
------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------
VHDL Package               | Library   | Info | Compiler Version          | Compilation Options
------------------------------------------------------------------------------------------------
standard                   | std       |      |                           | <unavailable>
TEXTIO                     | std       |      |                           | <unavailable>
std_logic_1164             | ieee      |      |                           | <unavailable>
NUMERIC_STD                | ieee      |      |                           | <unavailable>
------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------
Library                    | Comment
------------------------------------------------------------------------------------------------
ieee                       | Standard IEEE packages library
RAM_128_8                  | None
std                        | Standard VHDL library
------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+ram_tb ram_tb TB_ARCHITECTURE

