# A500_ACCEL_RAM_IDE-Rev-1
Initial design attempt for Amiga 500 in socket 68000 Accelerator, FastRAM and IDE Interface

### Warning

This design has not been compliance tested and will not be. It may cause damage to your A500. I take no responsibility for this.
I accept no responsibiltiy for any damage to any equipment that results from the use of this design and its components. IT IS ENTIRELY AT YOUR OWN RISK!

### Overview

The main purpose of this design was to become familiar with the Amiga 500 Hardware, Xilinx CPLDs (and the design tools) and the necessary aspects of what is needed to develop such hardware. This release was not and is not intended to be final. It is only for development purposes.
