design_1_microblaze_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd,incdir="$ref_dir/../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="$ref_dir/../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_mdm_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd,incdir="$ref_dir/../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="$ref_dir/../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_clk_wiz_1_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v,incdir="$ref_dir/../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="$ref_dir/../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_clk_wiz_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v,incdir="$ref_dir/../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="$ref_dir/../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_rst_clk_wiz_1_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/sim/design_1_rst_clk_wiz_1_100M_0.vhd,incdir="$ref_dir/../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="$ref_dir/../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_axi_apb_bridge_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_apb_bridge_0_0/sim/design_1_axi_apb_bridge_0_0.vhd,incdir="$ref_dir/../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="$ref_dir/../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_axi_uartlite_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd,incdir="$ref_dir/../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="$ref_dir/../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
apb_interface.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/a0ef/apb_interface.v,incdir="$ref_dir/../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="$ref_dir/../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
div_clk.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/a0ef/div_clk.v,incdir="$ref_dir/../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="$ref_dir/../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
fifo_generator.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/a0ef/fifo_generator.v,incdir="$ref_dir/../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="$ref_dir/../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
i2c_master.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/a0ef/i2c_master.v,incdir="$ref_dir/../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="$ref_dir/../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
top_core_i2c.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/a0ef/top_core_i2c.v,incdir="$ref_dir/../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="$ref_dir/../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_top_core_i2c_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_top_core_i2c_0_0/sim/design_1_top_core_i2c_0_0.v,incdir="$ref_dir/../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="$ref_dir/../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="$ref_dir/../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="$ref_dir/../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_dlmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd,incdir="$ref_dir/../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="$ref_dir/../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_ilmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd,incdir="$ref_dir/../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="$ref_dir/../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_dlmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="$ref_dir/../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_ilmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="$ref_dir/../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_lmb_bram_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v,incdir="$ref_dir/../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="$ref_dir/../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/hdl/design_1.v,incdir="$ref_dir/../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="$ref_dir/../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/9c7f"incdir="../../../../test_core_apb_i2c.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
