// Seed: 2338548361
module module_0 (
    input wand id_0,
    input wire id_1,
    output supply0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    output uwire id_5,
    output wand id_6,
    input wor id_7,
    input tri1 id_8
);
  wire  id_10;
  uwire id_11 = id_3;
  assign id_2 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    output tri0 id_2,
    output supply1 id_3,
    input tri0 id_4,
    input supply1 id_5,
    output tri id_6,
    input supply0 id_7,
    input uwire id_8,
    input supply1 id_9,
    input supply1 id_10
);
  always @(1 or posedge id_1) id_6 = 1;
  module_0(
      id_0, id_7, id_2, id_9, id_7, id_2, id_6, id_8, id_0
  );
endmodule
