Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/cs141/Desktop/CS141-Labs/prelab2/mux/mux_16to1_test_isim_beh.exe -prj C:/Users/cs141/Desktop/CS141-Labs/prelab2/mux/mux_16to1_test_beh.prj work.mux_16to1_test work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/cs141/Desktop/CS141-Labs/prelab2/mux/mux_2to1.v" into library work
Analyzing Verilog file "C:/Users/cs141/Desktop/CS141-Labs/prelab2/mux/mux_4to1.v" into library work
Analyzing Verilog file "C:/Users/cs141/Desktop/CS141-Labs/prelab2/mux/mux_16to1.v" into library work
Analyzing Verilog file "C:/Users/cs141/Desktop/CS141-Labs/prelab2/mux/mux_16to1_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 102328 KB
Fuse CPU Usage: 280 ms
Compiling module mux_2to1(N=16)
Compiling module mux_4to1(N=16)
Compiling module mux_16to1
Compiling module mux_16to1_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable C:/Users/cs141/Desktop/CS141-Labs/prelab2/mux/mux_16to1_test_isim_beh.exe
Fuse Memory Usage: 105896 KB
Fuse CPU Usage: 296 ms
