// SPDX-License-Identifier: BSD-3-Clause
/*
 * Clock drivers for Qualcomm sm8250
 *
 * (C) Copyright 2023 Linaro Ltd.
 */

#include <common.h>
#include <clk-uclass.h>
#include <dm.h>
#include <linux/delay.h>
#include <errno.h>
#include <asm/io.h>
#include <linux/bug.h>
#include <linux/bitops.h>

#include <clk/qcom.h>
#include <dt-bindings/clock/qcom,gcc-sm8250.h>
#include <mach/sysmap-sm8250.h>

#define F(f, s, h, m, n) { (f), (s), (2 * (h) - 1), (m), (n) }

struct freq_tbl {
	uint freq;
	uint src;
	u8 pre_div;
	u16 m;
	u16 n;
};

static const struct freq_tbl ftbl_gcc_qupv3_wrap1_s4_clk_src[] = {
	F(7372800, CFG_CLK_SRC_GPLL0_EVEN, 1, 384, 15625),
	F(14745600, CFG_CLK_SRC_GPLL0_EVEN, 1, 768, 15625),
	F(19200000, CFG_CLK_SRC_CXO, 1, 0, 0),
	F(29491200, CFG_CLK_SRC_GPLL0_EVEN, 1, 1536, 15625),
	F(32000000, CFG_CLK_SRC_GPLL0_EVEN, 1, 8, 75),
	F(48000000, CFG_CLK_SRC_GPLL0_EVEN, 1, 4, 25),
	F(50000000, CFG_CLK_SRC_GPLL0_EVEN, 6, 0, 0),
	F(64000000, CFG_CLK_SRC_GPLL0_EVEN, 1, 16, 75),
	F(75000000, CFG_CLK_SRC_GPLL0_EVEN, 4, 0, 0),
	F(80000000, CFG_CLK_SRC_GPLL0_EVEN, 1, 4, 15),
	F(96000000, CFG_CLK_SRC_GPLL0_EVEN, 1, 8, 25),
	F(100000000, CFG_CLK_SRC_GPLL0, 6, 0, 0),
	{ }
};

static const struct bcr_regs uart12_regs = {
	.cmd_rcgr = GCC_SE12_UART_RCG_REG,
	.cfg_rcgr = GCC_SE12_UART_RCG_REG + RCG_CFG_REG,
	.M = GCC_SE12_UART_RCG_REG + RCG_M_REG,
	.N = GCC_SE12_UART_RCG_REG + RCG_N_REG,
	.D = GCC_SE12_UART_RCG_REG + RCG_D_REG,
};

static const struct freq_tbl ftbl_gcc_sdcc2_apps_clk_src[] = {
	F(400000, CFG_CLK_SRC_CXO, 12, 1, 4),
	F(19200000, CFG_CLK_SRC_CXO, 1, 0, 0),
	F(25000000, CFG_CLK_SRC_GPLL0_EVEN, 12, 0, 0),
	F(50000000, CFG_CLK_SRC_GPLL0_EVEN, 6, 0, 0),
	F(100000000, CFG_CLK_SRC_GPLL0, 6, 0, 0),
	F(202000000, CFG_CLK_SRC_GPLL9, 4, 0, 0),
	{ }
};

static const struct bcr_regs sdcc2_apps_clk_src = {
	.cmd_rcgr = GCC_SDCC2_APPS_CLK_SRC_REG,
	.cfg_rcgr = GCC_SDCC2_APPS_CLK_SRC_REG + RCG_CFG_REG,
	.M = GCC_SDCC2_APPS_CLK_SRC_REG + RCG_M_REG,
	.N = GCC_SDCC2_APPS_CLK_SRC_REG + RCG_N_REG,
	.D = GCC_SDCC2_APPS_CLK_SRC_REG + RCG_D_REG,
};

static struct pll_vote_clk gpll9_vote_clk = {
	.status = APCS_GPLL9_STATUS,
	.status_bit = BIT(31),
	.ena_vote = APCS_GPLLX_ENA_REG,
	.vote_bit = BIT(9),
};

static const struct freq_tbl *qcom_find_freq(const struct freq_tbl *f, uint rate)
{
	if (!f)
		return NULL;

	if (!f->freq)
		return f;

	for (; f->freq; f++)
		if (rate <= f->freq)
			return f;

	/* Default to our fastest rate */
	return f - 1;
}

static ulong sm8250_set_rate(struct clk *clk, ulong rate)
{
	struct qcom_cc_priv *priv = dev_get_priv(clk->dev);
	const struct freq_tbl *freq;

	if (clk->id < priv->data->num_clks)
		debug("%s: %s, requested rate=%ld\n", __func__, priv->data->clks[clk->id].name, rate);

	switch (clk->id) {
	case GCC_QUPV3_WRAP1_S4_CLK: /*UART2*/
		freq = qcom_find_freq(ftbl_gcc_qupv3_wrap1_s4_clk_src, rate);
		clk_rcg_set_rate_mnd(priv->base, &uart12_regs,
						freq->pre_div, freq->m, freq->n, freq->src, 16);

		return freq->freq;
	/* Configure the RCG and actually enable the CBCR */
	case GCC_SDCC2_APPS_CLK:
		freq = qcom_find_freq(ftbl_gcc_sdcc2_apps_clk_src, rate);
		printf("%s: got freq %u\n", __func__, freq->freq);
		WARN(freq->src != CFG_CLK_SRC_GPLL9, "SDCC2_APPS_CLK_SRC not set to GPLL9, requested rate %lu\n", rate);
		/* Enable GPLL9 so that we can point SDCC2_APPS_CLK_SRC at it */
		clk_enable_gpll0(priv->base, &gpll9_vote_clk);
		clk_rcg_set_rate_mnd(priv->base, &sdcc2_apps_clk_src,
						freq->pre_div, freq->m, freq->n, freq->src, 8);
		clk_enable_simple(priv, GCC_SDCC2_APPS_CLK);
		clk_enable_simple(priv, GCC_SDCC2_AHB_CLK);
		//clk_enable_gpll0(priv->base, &gpll9_vote_clk);
		return rate;
	default:
		return 0;
	}
}

static const struct simple_clk sm8250_clks[] = {
	[GCC_AGGRE_UFS_CARD_AXI_CLK]		= SIMPLE_CLK(0x750cc, 0x00000001, "GCC_AGGRE_UFS_CARD_AXI_CLK"),
	[GCC_AGGRE_UFS_PHY_AXI_CLK]		= SIMPLE_CLK(0x770cc, 0x00000001, "GCC_AGGRE_UFS_PHY_AXI_CLK"),
	[GCC_AGGRE_USB3_PRIM_AXI_CLK]		= SIMPLE_CLK(0x0f080, 0x00000001, "GCC_AGGRE_USB3_PRIM_AXI_CLK"),
	[GCC_AGGRE_USB3_SEC_AXI_CLK]		= SIMPLE_CLK(0x10080, 0x00000001, "GCC_AGGRE_USB3_SEC_AXI_CLK"),
	[GCC_BOOT_ROM_AHB_CLK]			= SIMPLE_CLK(0x52000, 0x00000400, "GCC_BOOT_ROM_AHB_CLK"),
	[GCC_CAMERA_HF_AXI_CLK]			= SIMPLE_CLK(0x0b02c, 0x00000001, "GCC_CAMERA_HF_AXI_CLK"),
	[GCC_CAMERA_SF_AXI_CLK]			= SIMPLE_CLK(0x0b030, 0x00000001, "GCC_CAMERA_SF_AXI_CLK"),
	[GCC_CAMERA_XO_CLK]			= SIMPLE_CLK(0x0b040, 0x00000001, "GCC_CAMERA_XO_CLK"),
	[GCC_CFG_NOC_USB3_PRIM_AXI_CLK]		= SIMPLE_CLK(0x0f07c, 0x00000001, "GCC_CFG_NOC_USB3_PRIM_AXI_CLK"),
	[GCC_CFG_NOC_USB3_SEC_AXI_CLK]		= SIMPLE_CLK(0x1007c, 0x00000001, "GCC_CFG_NOC_USB3_SEC_AXI_CLK"),
	[GCC_CPUSS_AHB_CLK]			= SIMPLE_CLK(0x52000, 0x00200000, "GCC_CPUSS_AHB_CLK"),
	[GCC_CPUSS_RBCPR_CLK]			= SIMPLE_CLK(0x48004, 0x00000001, "GCC_CPUSS_RBCPR_CLK"),
	[GCC_DDRSS_GPU_AXI_CLK]			= SIMPLE_CLK(0x71154, 0x00000001, "GCC_DDRSS_GPU_AXI_CLK"),
	[GCC_DDRSS_PCIE_SF_TBU_CLK]		= SIMPLE_CLK(0x8d058, 0x00000001, "GCC_DDRSS_PCIE_SF_TBU_CLK"),
	[GCC_DISP_HF_AXI_CLK]			= SIMPLE_CLK(0x0b034, 0x00000001, "GCC_DISP_HF_AXI_CLK"),
	[GCC_DISP_SF_AXI_CLK]			= SIMPLE_CLK(0x0b038, 0x00000001, "GCC_DISP_SF_AXI_CLK"),
	[GCC_DISP_XO_CLK]			= SIMPLE_CLK(0x0b044, 0x00000001, "GCC_DISP_XO_CLK"),
	[GCC_GP1_CLK]				= SIMPLE_CLK(0x64000, 0x00000001, "GCC_GP1_CLK"),
	[GCC_GP2_CLK]				= SIMPLE_CLK(0x65000, 0x00000001, "GCC_GP2_CLK"),
	[GCC_GP3_CLK]				= SIMPLE_CLK(0x66000, 0x00000001, "GCC_GP3_CLK"),
	[GCC_GPU_IREF_EN]			= SIMPLE_CLK(0x8c014, 0x00000001, "GCC_GPU_IREF_EN"),
	[GCC_GPU_MEMNOC_GFX_CLK]		= SIMPLE_CLK(0x7100c, 0x00000001, "GCC_GPU_MEMNOC_GFX_CLK"),
	[GCC_GPU_SNOC_DVM_GFX_CLK]		= SIMPLE_CLK(0x71018, 0x00000001, "GCC_GPU_SNOC_DVM_GFX_CLK"),
	[GCC_NPU_AXI_CLK]			= SIMPLE_CLK(0x4d008, 0x00000001, "GCC_NPU_AXI_CLK"),
	[GCC_NPU_BWMON_AXI_CLK]			= SIMPLE_CLK(0x73008, 0x00000001, "GCC_NPU_BWMON_AXI_CLK"),
	[GCC_NPU_BWMON_CFG_AHB_CLK]		= SIMPLE_CLK(0x73004, 0x00000001, "GCC_NPU_BWMON_CFG_AHB_CLK"),
	[GCC_NPU_CFG_AHB_CLK]			= SIMPLE_CLK(0x4d004, 0x00000001, "GCC_NPU_CFG_AHB_CLK"),
	[GCC_NPU_DMA_CLK]			= SIMPLE_CLK(0x4d00c, 0x00000001, "GCC_NPU_DMA_CLK"),
	[GCC_PCIE0_PHY_REFGEN_CLK]		= SIMPLE_CLK(0x6f02c, 0x00000001, "GCC_PCIE0_PHY_REFGEN_CLK"),
	[GCC_PCIE1_PHY_REFGEN_CLK]		= SIMPLE_CLK(0x6f030, 0x00000001, "GCC_PCIE1_PHY_REFGEN_CLK"),
	[GCC_PCIE2_PHY_REFGEN_CLK]		= SIMPLE_CLK(0x6f034, 0x00000001, "GCC_PCIE2_PHY_REFGEN_CLK"),
	[GCC_PCIE_0_AUX_CLK]			= SIMPLE_CLK(0x52008, 0x00000008, "GCC_PCIE_0_AUX_CLK"),
	[GCC_PCIE_0_CFG_AHB_CLK]		= SIMPLE_CLK(0x52008, 0x00000004, "GCC_PCIE_0_CFG_AHB_CLK"),
	[GCC_PCIE_0_MSTR_AXI_CLK]		= SIMPLE_CLK(0x52008, 0x00000002, "GCC_PCIE_0_MSTR_AXI_CLK"),
	[GCC_PCIE_0_PIPE_CLK]			= SIMPLE_CLK(0x52008, 0x00000010, "GCC_PCIE_0_PIPE_CLK"),
	[GCC_PCIE_0_SLV_AXI_CLK]		= SIMPLE_CLK(0x52008, 0x00000001, "GCC_PCIE_0_SLV_AXI_CLK"),
	[GCC_PCIE_0_SLV_Q2A_AXI_CLK]		= SIMPLE_CLK(0x52008, 0x00000020, "GCC_PCIE_0_SLV_Q2A_AXI_CLK"),
	[GCC_PCIE_1_AUX_CLK]			= SIMPLE_CLK(0x52000, 0x20000000, "GCC_PCIE_1_AUX_CLK"),
	[GCC_PCIE_1_CFG_AHB_CLK]		= SIMPLE_CLK(0x52000, 0x10000000, "GCC_PCIE_1_CFG_AHB_CLK"),
	[GCC_PCIE_1_MSTR_AXI_CLK]		= SIMPLE_CLK(0x52000, 0x08000000, "GCC_PCIE_1_MSTR_AXI_CLK"),
	[GCC_PCIE_1_PIPE_CLK]			= SIMPLE_CLK(0x52000, 0x40000000, "GCC_PCIE_1_PIPE_CLK"),
	[GCC_PCIE_1_SLV_AXI_CLK]		= SIMPLE_CLK(0x52000, 0x04000000, "GCC_PCIE_1_SLV_AXI_CLK"),
	[GCC_PCIE_1_SLV_Q2A_AXI_CLK]		= SIMPLE_CLK(0x52000, 0x02000000, "GCC_PCIE_1_SLV_Q2A_AXI_CLK"),
	[GCC_PCIE_2_AUX_CLK]			= SIMPLE_CLK(0x52010, 0x00004000, "GCC_PCIE_2_AUX_CLK"),
	[GCC_PCIE_2_CFG_AHB_CLK]		= SIMPLE_CLK(0x52010, 0x00002000, "GCC_PCIE_2_CFG_AHB_CLK"),
	[GCC_PCIE_2_MSTR_AXI_CLK]		= SIMPLE_CLK(0x52010, 0x00001000, "GCC_PCIE_2_MSTR_AXI_CLK"),
	[GCC_PCIE_2_PIPE_CLK]			= SIMPLE_CLK(0x52010, 0x00008000, "GCC_PCIE_2_PIPE_CLK"),
	[GCC_PCIE_2_SLV_AXI_CLK]		= SIMPLE_CLK(0x52010, 0x00000800, "GCC_PCIE_2_SLV_AXI_CLK"),
	[GCC_PCIE_2_SLV_Q2A_AXI_CLK]		= SIMPLE_CLK(0x52010, 0x00000400, "GCC_PCIE_2_SLV_Q2A_AXI_CLK"),
	[GCC_PCIE_MDM_CLKREF_EN]		= SIMPLE_CLK(0x8c00c, 0x00000001, "GCC_PCIE_MDM_CLKREF_EN"),
	[GCC_PCIE_PHY_AUX_CLK]			= SIMPLE_CLK(0x6f004, 0x00000001, "GCC_PCIE_PHY_AUX_CLK"),
	[GCC_PCIE_WIFI_CLKREF_EN]		= SIMPLE_CLK(0x8c004, 0x00000001, "GCC_PCIE_WIFI_CLKREF_EN"),
	[GCC_PCIE_WIGIG_CLKREF_EN]		= SIMPLE_CLK(0x8c008, 0x00000001, "GCC_PCIE_WIGIG_CLKREF_EN"),
	[GCC_PDM2_CLK]				= SIMPLE_CLK(0x3300c, 0x00000001, "GCC_PDM2_CLK"),
	[GCC_PDM_AHB_CLK]			= SIMPLE_CLK(0x33004, 0x00000001, "GCC_PDM_AHB_CLK"),
	[GCC_PDM_XO4_CLK]			= SIMPLE_CLK(0x33008, 0x00000001, "GCC_PDM_XO4_CLK"),
	[GCC_PRNG_AHB_CLK]			= SIMPLE_CLK(0x52000, 0x00002000, "GCC_PRNG_AHB_CLK"),
	[GCC_QMIP_CAMERA_NRT_AHB_CLK]		= SIMPLE_CLK(0x0b018, 0x00000001, "GCC_QMIP_CAMERA_NRT_AHB_CLK"),
	[GCC_QMIP_CAMERA_RT_AHB_CLK]		= SIMPLE_CLK(0x0b01c, 0x00000001, "GCC_QMIP_CAMERA_RT_AHB_CLK"),
	[GCC_QMIP_DISP_AHB_CLK]			= SIMPLE_CLK(0x0b020, 0x00000001, "GCC_QMIP_DISP_AHB_CLK"),
	[GCC_QMIP_VIDEO_CVP_AHB_CLK]		= SIMPLE_CLK(0x0b010, 0x00000001, "GCC_QMIP_VIDEO_CVP_AHB_CLK"),
	[GCC_QMIP_VIDEO_VCODEC_AHB_CLK]		= SIMPLE_CLK(0x0b014, 0x00000001, "GCC_QMIP_VIDEO_VCODEC_AHB_CLK"),
	[GCC_QUPV3_WRAP0_CORE_2X_CLK]		= SIMPLE_CLK(0x52008, 0x00000200, "GCC_QUPV3_WRAP0_CORE_2X_CLK"),
	[GCC_QUPV3_WRAP0_CORE_CLK]		= SIMPLE_CLK(0x52008, 0x00000100, "GCC_QUPV3_WRAP0_CORE_CLK"),
	[GCC_QUPV3_WRAP0_S0_CLK]		= SIMPLE_CLK(0x52008, 0x00000400, "GCC_QUPV3_WRAP0_S0_CLK"),
	[GCC_QUPV3_WRAP0_S1_CLK]		= SIMPLE_CLK(0x52008, 0x00000800, "GCC_QUPV3_WRAP0_S1_CLK"),
	[GCC_QUPV3_WRAP0_S2_CLK]		= SIMPLE_CLK(0x52008, 0x00001000, "GCC_QUPV3_WRAP0_S2_CLK"),
	[GCC_QUPV3_WRAP0_S3_CLK]		= SIMPLE_CLK(0x52008, 0x00002000, "GCC_QUPV3_WRAP0_S3_CLK"),
	[GCC_QUPV3_WRAP0_S4_CLK]		= SIMPLE_CLK(0x52008, 0x00004000, "GCC_QUPV3_WRAP0_S4_CLK"),
	[GCC_QUPV3_WRAP0_S5_CLK]		= SIMPLE_CLK(0x52008, 0x00008000, "GCC_QUPV3_WRAP0_S5_CLK"),
	[GCC_QUPV3_WRAP0_S6_CLK]		= SIMPLE_CLK(0x52008, 0x00010000, "GCC_QUPV3_WRAP0_S6_CLK"),
	[GCC_QUPV3_WRAP0_S7_CLK]		= SIMPLE_CLK(0x52008, 0x00020000, "GCC_QUPV3_WRAP0_S7_CLK"),
	[GCC_QUPV3_WRAP1_CORE_2X_CLK]		= SIMPLE_CLK(0x52008, 0x00040000, "GCC_QUPV3_WRAP1_CORE_2X_CLK"),
	[GCC_QUPV3_WRAP1_CORE_CLK]		= SIMPLE_CLK(0x52008, 0x00080000, "GCC_QUPV3_WRAP1_CORE_CLK"),
	[GCC_QUPV3_WRAP1_S0_CLK]		= SIMPLE_CLK(0x52008, 0x00400000, "GCC_QUPV3_WRAP1_S0_CLK"),
	[GCC_QUPV3_WRAP1_S1_CLK]		= SIMPLE_CLK(0x52008, 0x00800000, "GCC_QUPV3_WRAP1_S1_CLK"),
	[GCC_QUPV3_WRAP1_S2_CLK]		= SIMPLE_CLK(0x52008, 0x01000000, "GCC_QUPV3_WRAP1_S2_CLK"),
	[GCC_QUPV3_WRAP1_S3_CLK]		= SIMPLE_CLK(0x52008, 0x02000000, "GCC_QUPV3_WRAP1_S3_CLK"),
	[GCC_QUPV3_WRAP1_S4_CLK]		= SIMPLE_CLK(0x52008, 0x04000000, "GCC_QUPV3_WRAP1_S4_CLK"),
	[GCC_QUPV3_WRAP1_S5_CLK]		= SIMPLE_CLK(0x52008, 0x08000000, "GCC_QUPV3_WRAP1_S5_CLK"),
	[GCC_QUPV3_WRAP2_CORE_2X_CLK]		= SIMPLE_CLK(0x52010, 0x00000008, "GCC_QUPV3_WRAP2_CORE_2X_CLK"),
	[GCC_QUPV3_WRAP2_CORE_CLK]		= SIMPLE_CLK(0x52010, 0x00000001, "GCC_QUPV3_WRAP2_CORE_CLK"),
	[GCC_QUPV3_WRAP2_S0_CLK]		= SIMPLE_CLK(0x52010, 0x00000010, "GCC_QUPV3_WRAP2_S0_CLK"),
	[GCC_QUPV3_WRAP2_S1_CLK]		= SIMPLE_CLK(0x52010, 0x00000020, "GCC_QUPV3_WRAP2_S1_CLK"),
	[GCC_QUPV3_WRAP2_S2_CLK]		= SIMPLE_CLK(0x52010, 0x00000040, "GCC_QUPV3_WRAP2_S2_CLK"),
	[GCC_QUPV3_WRAP2_S3_CLK]		= SIMPLE_CLK(0x52010, 0x00000080, "GCC_QUPV3_WRAP2_S3_CLK"),
	[GCC_QUPV3_WRAP2_S4_CLK]		= SIMPLE_CLK(0x52010, 0x00000100, "GCC_QUPV3_WRAP2_S4_CLK"),
	[GCC_QUPV3_WRAP2_S5_CLK]		= SIMPLE_CLK(0x52010, 0x00000200, "GCC_QUPV3_WRAP2_S5_CLK"),
	[GCC_QUPV3_WRAP_0_M_AHB_CLK]		= SIMPLE_CLK(0x52008, 0x00000040, "GCC_QUPV3_WRAP_0_M_AHB_CLK"),
	[GCC_QUPV3_WRAP_0_S_AHB_CLK]		= SIMPLE_CLK(0x52008, 0x00000080, "GCC_QUPV3_WRAP_0_S_AHB_CLK"),
	[GCC_QUPV3_WRAP_1_M_AHB_CLK]		= SIMPLE_CLK(0x52008, 0x00100000, "GCC_QUPV3_WRAP_1_M_AHB_CLK"),
	[GCC_QUPV3_WRAP_1_S_AHB_CLK]		= SIMPLE_CLK(0x52008, 0x00200000, "GCC_QUPV3_WRAP_1_S_AHB_CLK"),
	[GCC_QUPV3_WRAP_2_M_AHB_CLK]		= SIMPLE_CLK(0x52010, 0x00000004, "GCC_QUPV3_WRAP_2_M_AHB_CLK"),
	[GCC_QUPV3_WRAP_2_S_AHB_CLK]		= SIMPLE_CLK(0x52010, 0x00000002, "GCC_QUPV3_WRAP_2_S_AHB_CLK"),
	[GCC_SDCC2_AHB_CLK]			= SIMPLE_CLK(0x14008, 0x00000001, "GCC_SDCC2_AHB_CLK"),
	[GCC_SDCC2_APPS_CLK]			= SIMPLE_CLK(0x14004, 0x00004221, "GCC_SDCC2_APPS_CLK"), // set FORCE_MEM_CORE_ON, WAKUP, SLEEP, and CLK_ENABLE fields
	[GCC_SDCC4_AHB_CLK]			= SIMPLE_CLK(0x16008, 0x00000001, "GCC_SDCC4_AHB_CLK"),
	[GCC_SDCC4_APPS_CLK]			= SIMPLE_CLK(0x16004, 0x00000001, "GCC_SDCC4_APPS_CLK"),
	[GCC_TSIF_AHB_CLK]			= SIMPLE_CLK(0x36004, 0x00000001, "GCC_TSIF_AHB_CLK"),
	[GCC_TSIF_INACTIVITY_TIMERS_CLK]	= SIMPLE_CLK(0x3600c, 0x00000001, "GCC_TSIF_INACTIVITY_TIMERS_CLK"),
	[GCC_TSIF_REF_CLK]			= SIMPLE_CLK(0x36008, 0x00000001, "GCC_TSIF_REF_CLK"),
	[GCC_UFS_1X_CLKREF_EN]			= SIMPLE_CLK(0x8c000, 0x00000001, "GCC_UFS_1X_CLKREF_EN"),
	[GCC_UFS_CARD_AHB_CLK]			= SIMPLE_CLK(0x75018, 0x00000001, "GCC_UFS_CARD_AHB_CLK"),
	[GCC_UFS_CARD_AXI_CLK]			= SIMPLE_CLK(0x75010, 0x00000001, "GCC_UFS_CARD_AXI_CLK"),
	[GCC_UFS_CARD_ICE_CORE_CLK]		= SIMPLE_CLK(0x75064, 0x00000001, "GCC_UFS_CARD_ICE_CORE_CLK"),
	[GCC_UFS_CARD_PHY_AUX_CLK]		= SIMPLE_CLK(0x7509c, 0x00000001, "GCC_UFS_CARD_PHY_AUX_CLK"),
	[GCC_UFS_CARD_RX_SYMBOL_0_CLK]		= SIMPLE_CLK(0x75020, 0x00000001, "GCC_UFS_CARD_RX_SYMBOL_0_CLK"),
	[GCC_UFS_CARD_RX_SYMBOL_1_CLK]		= SIMPLE_CLK(0x750b8, 0x00000001, "GCC_UFS_CARD_RX_SYMBOL_1_CLK"),
	[GCC_UFS_CARD_TX_SYMBOL_0_CLK]		= SIMPLE_CLK(0x7501c, 0x00000001, "GCC_UFS_CARD_TX_SYMBOL_0_CLK"),
	[GCC_UFS_CARD_UNIPRO_CORE_CLK]		= SIMPLE_CLK(0x7505c, 0x00000001, "GCC_UFS_CARD_UNIPRO_CORE_CLK"),
	[GCC_UFS_PHY_AHB_CLK]			= SIMPLE_CLK(0x77018, 0x00000001, "GCC_UFS_PHY_AHB_CLK"),
	[GCC_UFS_PHY_AXI_CLK]			= SIMPLE_CLK(0x77010, 0x00000001, "GCC_UFS_PHY_AXI_CLK"),
	[GCC_UFS_PHY_ICE_CORE_CLK]		= SIMPLE_CLK(0x77064, 0x00000001, "GCC_UFS_PHY_ICE_CORE_CLK"),
	[GCC_UFS_PHY_PHY_AUX_CLK]		= SIMPLE_CLK(0x7709c, 0x00000001, "GCC_UFS_PHY_PHY_AUX_CLK"),
	[GCC_UFS_PHY_RX_SYMBOL_0_CLK]		= SIMPLE_CLK(0x77020, 0x00000001, "GCC_UFS_PHY_RX_SYMBOL_0_CLK"),
	[GCC_UFS_PHY_RX_SYMBOL_1_CLK]		= SIMPLE_CLK(0x770b8, 0x00000001, "GCC_UFS_PHY_RX_SYMBOL_1_CLK"),
	[GCC_UFS_PHY_TX_SYMBOL_0_CLK]		= SIMPLE_CLK(0x7701c, 0x00000001, "GCC_UFS_PHY_TX_SYMBOL_0_CLK"),
	[GCC_UFS_PHY_UNIPRO_CORE_CLK]		= SIMPLE_CLK(0x7705c, 0x00000001, "GCC_UFS_PHY_UNIPRO_CORE_CLK"),
	[GCC_USB30_PRIM_MASTER_CLK]		= SIMPLE_CLK(0x0f010, 0x00000001, "GCC_USB30_PRIM_MASTER_CLK"),
	[GCC_USB30_PRIM_MOCK_UTMI_CLK]		= SIMPLE_CLK(0x0f01c, 0x00000001, "GCC_USB30_PRIM_MOCK_UTMI_CLK"),
	[GCC_USB30_PRIM_SLEEP_CLK]		= SIMPLE_CLK(0x0f018, 0x00000001, "GCC_USB30_PRIM_SLEEP_CLK"),
	[GCC_USB30_SEC_MASTER_CLK]		= SIMPLE_CLK(0x10010, 0x00000001, "GCC_USB30_SEC_MASTER_CLK"),
	[GCC_USB30_SEC_MOCK_UTMI_CLK]		= SIMPLE_CLK(0x1001c, 0x00000001, "GCC_USB30_SEC_MOCK_UTMI_CLK"),
	[GCC_USB30_SEC_SLEEP_CLK]		= SIMPLE_CLK(0x10018, 0x00000001, "GCC_USB30_SEC_SLEEP_CLK"),
	[GCC_USB3_PRIM_PHY_AUX_CLK]		= SIMPLE_CLK(0x0f054, 0x00000001, "GCC_USB3_PRIM_PHY_AUX_CLK"),
	[GCC_USB3_PRIM_PHY_COM_AUX_CLK]		= SIMPLE_CLK(0x0f058, 0x00000001, "GCC_USB3_PRIM_PHY_COM_AUX_CLK"),
	[GCC_USB3_PRIM_PHY_PIPE_CLK]		= SIMPLE_CLK(0x0f05c, 0x00000001, "GCC_USB3_PRIM_PHY_PIPE_CLK"),
	[GCC_USB3_SEC_CLKREF_EN]		= SIMPLE_CLK(0x8c010, 0x00000001, "GCC_USB3_SEC_CLKREF_EN"),
	[GCC_USB3_SEC_PHY_AUX_CLK]		= SIMPLE_CLK(0x10054, 0x00000001, "GCC_USB3_SEC_PHY_AUX_CLK"),
	[GCC_USB3_SEC_PHY_COM_AUX_CLK]		= SIMPLE_CLK(0x10058, 0x00000001, "GCC_USB3_SEC_PHY_COM_AUX_CLK"),
	[GCC_USB3_SEC_PHY_PIPE_CLK]		= SIMPLE_CLK(0x1005c, 0x00000001, "GCC_USB3_SEC_PHY_PIPE_CLK"),
	[GCC_VIDEO_AXI0_CLK]			= SIMPLE_CLK(0x0b024, 0x00000001, "GCC_VIDEO_AXI0_CLK"),
	[GCC_VIDEO_AXI1_CLK]			= SIMPLE_CLK(0x0b028, 0x00000001, "GCC_VIDEO_AXI1_CLK"),
	[GCC_VIDEO_XO_CLK]			= SIMPLE_CLK(0x0b03c, 0x00000001, "GCC_VIDEO_XO_CLK"),
};

static int sm8250_enable(struct clk *clk)
{
	struct qcom_cc_priv *priv = dev_get_priv(clk->dev);

	if (priv->data->num_clks < clk->id) {
		debug("%s: unknown clk id %lu\n", __func__, clk->id);
		return 0;
	}

	debug("%s: clk %s\n", __func__, sm8250_clks[clk->id].name);

	switch (clk->id) {
	case GCC_USB30_SEC_MASTER_CLK:
		gdsc_enable(priv->base + USB30_SEC_GDSCR);
		clk_enable_simple(priv, GCC_USB3_SEC_PHY_AUX_CLK);
		clk_enable_simple(priv, GCC_USB3_SEC_PHY_COM_AUX_CLK);
		break;
	/* We must delay enabling these clocks until after the RCG has been configured */
	case GCC_SDCC2_APPS_CLK:
	case GCC_SDCC2_AHB_CLK:
		return 0;
	}

	clk_enable_simple(priv, clk->id);

	return 0;
}

static const struct qcom_reset_map sm8250_gcc_resets[] = {
	[GCC_GPU_BCR] = { 0x71000, "GCC_GPU_BCR" },
	[GCC_MMSS_BCR] = { 0xb000, "GCC_MMSS_BCR" },
	[GCC_NPU_BWMON_BCR] = { 0x73000, "GCC_NPU_BWMON_BCR" },
	[GCC_NPU_BCR] = { 0x4d000, "GCC_NPU_BCR" },
	[GCC_PCIE_0_BCR] = { 0x6b000, "GCC_PCIE_0_BCR" },
	[GCC_PCIE_0_LINK_DOWN_BCR] = { 0x6c014, "GCC_PCIE_0_LINK_DOWN_BCR" },
	[GCC_PCIE_0_NOCSR_COM_PHY_BCR] = { 0x6c020, "GCC_PCIE_0_NOCSR_COM_PHY_BCR" },
	[GCC_PCIE_0_PHY_BCR] = { 0x6c01c, "GCC_PCIE_0_PHY_BCR" },
	[GCC_PCIE_0_PHY_NOCSR_COM_PHY_BCR] = { 0x6c028, "GCC_PCIE_0_PHY_NOCSR_COM_PHY_BCR" },
	[GCC_PCIE_1_BCR] = { 0x8d000, "GCC_PCIE_1_BCR" },
	[GCC_PCIE_1_LINK_DOWN_BCR] = { 0x8e014, "GCC_PCIE_1_LINK_DOWN_BCR" },
	[GCC_PCIE_1_NOCSR_COM_PHY_BCR] = { 0x8e020, "GCC_PCIE_1_NOCSR_COM_PHY_BCR" },
	[GCC_PCIE_1_PHY_BCR] = { 0x8e01c, "GCC_PCIE_1_PHY_BCR" },
	[GCC_PCIE_1_PHY_NOCSR_COM_PHY_BCR] = { 0x8e000, "GCC_PCIE_1_PHY_NOCSR_COM_PHY_BCR" },
	[GCC_PCIE_2_BCR] = { 0x6000, "GCC_PCIE_2_BCR" },
	[GCC_PCIE_2_LINK_DOWN_BCR] = { 0x1f014, "GCC_PCIE_2_LINK_DOWN_BCR" },
	[GCC_PCIE_2_NOCSR_COM_PHY_BCR] = { 0x1f020, "GCC_PCIE_2_NOCSR_COM_PHY_BCR" },
	[GCC_PCIE_2_PHY_BCR] = { 0x1f01c, "GCC_PCIE_2_PHY_BCR" },
	[GCC_PCIE_2_PHY_NOCSR_COM_PHY_BCR] = { 0x1f028, "GCC_PCIE_2_PHY_NOCSR_COM_PHY_BCR" },
	[GCC_PCIE_PHY_BCR] = { 0x6f000, "GCC_PCIE_PHY_BCR" },
	[GCC_PCIE_PHY_CFG_AHB_BCR] = { 0x6f00c, "GCC_PCIE_PHY_CFG_AHB_BCR" },
	[GCC_PCIE_PHY_COM_BCR] = { 0x6f010, "GCC_PCIE_PHY_COM_BCR" },
	[GCC_PDM_BCR] = { 0x33000, "GCC_PDM_BCR" },
	[GCC_PRNG_BCR] = { 0x34000, "GCC_PRNG_BCR" },
	[GCC_QUPV3_WRAPPER_0_BCR] = { 0x17000, "GCC_QUPV3_WRAPPER_0_BCR" },
	[GCC_QUPV3_WRAPPER_1_BCR] = { 0x18000, "GCC_QUPV3_WRAPPER_1_BCR" },
	[GCC_QUPV3_WRAPPER_2_BCR] = { 0x1e000, "GCC_QUPV3_WRAPPER_2_BCR" },
	[GCC_QUSB2PHY_PRIM_BCR] = { 0x12000, "GCC_QUSB2PHY_PRIM_BCR" },
	[GCC_QUSB2PHY_SEC_BCR] = { 0x12004, "GCC_QUSB2PHY_SEC_BCR" },
	[GCC_SDCC2_BCR] = { 0x14000, "GCC_SDCC2_BCR" },
	[GCC_SDCC4_BCR] = { 0x16000, "GCC_SDCC4_BCR" },
	[GCC_TSIF_BCR] = { 0x36000, "GCC_TSIF_BCR" },
	[GCC_UFS_CARD_BCR] = { 0x75000, "GCC_UFS_CARD_BCR" },
	[GCC_UFS_PHY_BCR] = { 0x77000, "GCC_UFS_PHY_BCR" },
	[GCC_USB30_PRIM_BCR] = { 0xf000, "GCC_USB30_PRIM_BCR" },
	[GCC_USB30_SEC_BCR] = { 0x10000, "GCC_USB30_SEC_BCR" },
	[GCC_USB3_DP_PHY_PRIM_BCR] = { 0x50008, "GCC_USB3_DP_PHY_PRIM_BCR" },
	[GCC_USB3_DP_PHY_SEC_BCR] = { 0x50014, "GCC_USB3_DP_PHY_SEC_BCR" },
	[GCC_USB3_PHY_PRIM_BCR] = { 0x50000, "GCC_USB3_PHY_PRIM_BCR" },
	[GCC_USB3_PHY_SEC_BCR] = { 0x5000c, "GCC_USB3_PHY_SEC_BCR" },
	[GCC_USB3PHY_PHY_PRIM_BCR] = { 0x50004, "GCC_USB3PHY_PHY_PRIM_BCR" },
	[GCC_USB3PHY_PHY_SEC_BCR] = { 0x50010, "GCC_USB3PHY_PHY_SEC_BCR" },
	[GCC_USB_PHY_CFG_AHB2PHY_BCR] = { 0x6a000, "GCC_USB_PHY_CFG_AHB2PHY_BCR" },
};

static struct qcom_cc_data qcs404_gcc_data = {
	.resets = sm8250_gcc_resets,
	.num_resets = ARRAY_SIZE(sm8250_gcc_resets),
	.clks = sm8250_clks,
	.num_clks = ARRAY_SIZE(sm8250_clks),

	.enable = sm8250_enable,
	.set_rate = sm8250_set_rate,
};


static const struct udevice_id gcc_sm8250_of_match[] = {
	{
		.compatible = "qcom,gcc-sm8250",
		.data = (ulong)&qcs404_gcc_data,
	},
	{ }
};

U_BOOT_DRIVER(gcc_sm8250) = {
	.name		= "gcc_sm8250",
	.id		= UCLASS_NOP,
	.of_match	= gcc_sm8250_of_match,
	.bind		= qcom_cc_bind,
	.flags		= DM_FLAG_PRE_RELOC,
};
