Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue May 10 22:04:19 2022
| Host         : aperture-ubuntu running 64-bit Ubuntu 22.04 LTS
| Command      : report_utilization -file ultranet_bd_wrapper_utilization_placed.rpt -pb ultranet_bd_wrapper_utilization_placed.pb
| Design       : ultranet_bd_wrapper
| Device       : xczu3egsbva484-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 53349 |     0 |     70560 | 75.61 |
|   LUT as Logic             | 51596 |     0 |     70560 | 73.12 |
|   LUT as Memory            |  1753 |     0 |     28800 |  6.09 |
|     LUT as Distributed RAM |   706 |     0 |           |       |
|     LUT as Shift Register  |  1047 |     0 |           |       |
| CLB Registers              | 38612 |     0 |    141120 | 27.36 |
|   Register as Flip Flop    | 38612 |     0 |    141120 | 27.36 |
|   Register as Latch        |     0 |     0 |    141120 |  0.00 |
| CARRY8                     |  5366 |     0 |      8820 | 60.84 |
| F7 Muxes                   |     5 |     0 |     35280 |  0.01 |
| F8 Muxes                   |     0 |     0 |     17640 |  0.00 |
| F9 Muxes                   |     0 |     0 |      8820 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 66    |          Yes |           - |          Set |
| 138   |          Yes |           - |        Reset |
| 885   |          Yes |         Set |            - |
| 37523 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  8672 |     0 |      8820 | 98.32 |
|   CLBL                                     |  5122 |     0 |           |       |
|   CLBM                                     |  3550 |     0 |           |       |
| LUT as Logic                               | 51596 |     0 |     70560 | 73.12 |
|   using O5 output only                     |   472 |       |           |       |
|   using O6 output only                     | 40449 |       |           |       |
|   using O5 and O6                          | 10675 |       |           |       |
| LUT as Memory                              |  1753 |     0 |     28800 |  6.09 |
|   LUT as Distributed RAM                   |   706 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     2 |       |           |       |
|     using O5 and O6                        |   704 |       |           |       |
|   LUT as Shift Register                    |  1047 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   735 |       |           |       |
|     using O5 and O6                        |   312 |       |           |       |
| CLB Registers                              | 38612 |     0 |    141120 | 27.36 |
|   Register driven from within the CLB      | 25320 |       |           |       |
|   Register driven from outside the CLB     | 13292 |       |           |       |
|     LUT in front of the register is unused |  5880 |       |           |       |
|     LUT in front of the register is used   |  7412 |       |           |       |
| Unique Control Sets                        |  1288 |       |     17640 |  7.30 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  101 |     0 |       216 | 46.76 |
|   RAMB36/FIFO*    |   51 |     0 |       216 | 23.61 |
|     RAMB36E2 only |   51 |       |           |       |
|   RAMB18          |  100 |     0 |       432 | 23.15 |
|     RAMB18E2 only |  100 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  328 |     0 |       360 | 91.11 |
|   DSP48E2 only |  328 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |        82 |  0.00 |
| HPIOB_M          |    0 |     0 |        26 |  0.00 |
| HPIOB_S          |    0 |     0 |        26 |  0.00 |
| HDIOB_M          |    0 |     0 |        12 |  0.00 |
| HDIOB_S          |    0 |     0 |        12 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |         6 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       196 |  1.02 |
|   BUFGCE             |    1 |     0 |        88 |  1.14 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 37523 |            Register |
| LUT2     | 24694 |                 CLB |
| LUT6     | 11308 |                 CLB |
| LUT3     |  9874 |                 CLB |
| LUT4     |  7836 |                 CLB |
| LUT5     |  6276 |                 CLB |
| CARRY8   |  5366 |                 CLB |
| LUT1     |  2283 |                 CLB |
| SRL16E   |  1289 |                 CLB |
| RAMD32   |  1234 |                 CLB |
| FDSE     |   885 |            Register |
| DSP48E2  |   328 |          Arithmetic |
| RAMS32   |   176 |                 CLB |
| FDCE     |   138 |            Register |
| RAMB18E2 |   100 |           Block Ram |
| SRLC32E  |    70 |                 CLB |
| FDPE     |    66 |            Register |
| RAMB36E2 |    51 |           Block Ram |
| MUXF7    |     5 |                 CLB |
| PS8      |     1 |            Advanced |
| BUFG_PS  |     1 |               Clock |
| BUFGCE   |     1 |               Clock |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+---------------------------------+------+
|             Ref Name            | Used |
+---------------------------------+------+
| ultranet_bd_zynq_ultra_ps_e_0_0 |    1 |
| ultranet_bd_xbar_0              |    1 |
| ultranet_bd_ultra_net_0_0       |    1 |
| ultranet_bd_rst_ps8_0_100M_0    |    1 |
| ultranet_bd_axi_smc_0           |    1 |
| ultranet_bd_axi_dma_0_0         |    1 |
| ultranet_bd_auto_pc_1           |    1 |
| ultranet_bd_auto_pc_0           |    1 |
| ultranet_bd_auto_ds_1           |    1 |
| ultranet_bd_auto_ds_0           |    1 |
+---------------------------------+------+


