

================================================================
== Vitis HLS Report for 'merge_1'
================================================================
* Date:           Tue Jan 16 02:18:13 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        sort_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.465 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- merge_label1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        |- merge_label2  |        ?|        ?|         2|          1|          1|     ?|       yes|
        |- merge_label3  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|    1211|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|        -|       -|    -|
|Memory           |        4|     -|        0|       0|    -|
|Multiplexer      |        -|     -|        -|     342|    -|
|Register         |        -|     -|      904|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        4|     0|      904|    1553|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1968|  1968|  1045440|  522720|  128|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |       ~0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------+--------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |    Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |temp_U  |merge_1_temp  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    +--------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |              |        4|  0|   0|    0|  2048|   32|     1|        65536|
    +--------+--------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add9_fu_366_p2           |         +|   0|  0|   39|          32|          32|
    |add_ln13_2_fu_349_p2     |         +|   0|  0|   32|          32|          32|
    |add_ln13_3_fu_299_p2     |         +|   0|  0|   71|          64|           1|
    |add_ln13_4_fu_460_p2     |         +|   0|  0|   32|          32|          32|
    |add_ln13_5_fu_419_p2     |         +|   0|  0|   71|          64|           1|
    |add_ln13_6_fu_526_p2     |         +|   0|  0|   39|          32|           1|
    |add_ln13_fu_344_p2       |         +|   0|  0|   32|          32|          32|
    |add_ln23_1_fu_305_p2     |         +|   0|  0|   39|          32|           1|
    |add_ln23_fu_267_p2       |         +|   0|  0|   40|          33|           1|
    |add_ln32_1_fu_425_p2     |         +|   0|  0|   71|          64|           1|
    |add_ln49_1_fu_508_p2     |         +|   0|  0|   71|          64|           1|
    |grp_fu_239_p2            |         +|   0|  0|   39|          32|           1|
    |i_4_fu_559_p2            |         +|   0|  0|   39|          32|           1|
    |j_3_fu_586_p2            |         +|   0|  0|   39|          32|           2|
    |j_fu_361_p2              |         +|   0|  0|   39|          32|           1|
    |sub_ln10_fu_406_p2       |         -|   0|  0|   39|          32|          32|
    |sub_ln13_1_fu_456_p2     |         -|   0|  0|   32|          32|          32|
    |sub_ln13_fu_339_p2       |         -|   0|  0|   39|           1|          32|
    |ap_condition_276         |       and|   0|  0|    2|           1|           1|
    |icmp_ln23_1_fu_277_p2    |      icmp|   0|  0|   20|          33|          33|
    |icmp_ln23_fu_253_p2      |      icmp|   0|  0|   20|          32|          32|
    |icmp_ln32_1_fu_388_p2    |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln32_fu_371_p2      |      icmp|   0|  0|   20|          32|          32|
    |icmp_ln49_fu_487_p2      |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln52_fu_514_p2      |      icmp|   0|  0|   20|          32|          32|
    |or_ln12_2_fu_449_p2      |        or|   0|  0|  128|         128|           3|
    |or_ln12_fu_332_p2        |        or|   0|  0|  128|         128|           3|
    |ap_enable_pp0            |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp1            |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp2            |       xor|   0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|    2|           2|           1|
    |ap_enable_reg_pp1_iter1  |       xor|   0|  0|    2|           2|           1|
    |ap_enable_reg_pp2_iter1  |       xor|   0|  0|    2|           2|           1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0| 1211|        1197|         509|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |a_address0                             |  20|          4|   11|         44|
    |a_d0                                   |  14|          3|   32|         96|
    |ap_NS_fsm                              |  43|          8|    1|          8|
    |ap_enable_reg_pp0_iter1                |  14|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                |  14|          3|    1|          3|
    |ap_enable_reg_pp2_iter1                |  14|          3|    1|          3|
    |ap_phi_mux_i_3_phi_fu_191_p4           |   9|          2|   32|         64|
    |ap_phi_mux_k_phi_fu_228_p4             |   9|          2|   64|        128|
    |ap_sig_allocacmp_global_time_1_load_2  |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_load                |   9|          2|   32|         64|
    |ap_sig_allocacmp_j_2_load              |   9|          2|   32|         64|
    |checkdata_address0                     |  26|          5|   21|        105|
    |checkdata_d0                           |  26|          5|  128|        640|
    |checkdata_we0                          |   9|          2|   16|         32|
    |global_time_1_o                        |  20|          4|   32|        128|
    |grp_load_fu_235_p1                     |  14|          3|   32|         96|
    |i_3_reg_188                            |   9|          2|   32|         64|
    |i_fu_60                                |   9|          2|   32|         64|
    |indvars_iv36_reg_216                   |   9|          2|   64|        128|
    |indvars_iv41_reg_198                   |   9|          2|   64|        128|
    |j_1_reg_207                            |   9|          2|   64|        128|
    |j_2_fu_64                              |   9|          2|   32|         64|
    |k_reg_225                              |   9|          2|   64|        128|
    |temp_address0                          |  20|          4|   11|         44|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 342|         71|  831|       2290|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add9_reg_668             |  32|   0|   32|          0|
    |add_ln23_1_reg_663       |  32|   0|   32|          0|
    |add_ln23_reg_629         |  33|   0|   33|          0|
    |add_ln49_1_reg_775       |  64|   0|   64|          0|
    |ap_CS_fsm                |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1  |   1|   0|    1|          0|
    |i_3_reg_188              |  32|   0|   32|          0|
    |i_fu_60                  |  32|   0|   32|          0|
    |i_load_reg_755           |  32|   0|   32|          0|
    |icmp_ln23_1_reg_634      |   1|   0|    1|          0|
    |icmp_ln23_reg_620        |   1|   0|    1|          0|
    |icmp_ln32_1_reg_692      |   1|   0|    1|          0|
    |icmp_ln32_reg_673        |   1|   0|    1|          0|
    |icmp_ln49_reg_751        |   1|   0|    1|          0|
    |indvars_iv36_reg_216     |  64|   0|   64|          0|
    |indvars_iv41_reg_198     |  64|   0|   64|          0|
    |j_1_reg_207              |  64|   0|   64|          0|
    |j_2_fu_64                |  32|   0|   32|          0|
    |j_2_load_reg_760         |  32|   0|   32|          0|
    |k_reg_225                |  64|   0|   64|          0|
    |reg_249                  |  32|   0|   32|          0|
    |sext_ln32_2_reg_687      |  64|   0|   64|          0|
    |sext_ln49_1_reg_746      |  64|   0|   64|          0|
    |sub_ln10_reg_701         |  32|   0|   32|          0|
    |trunc_ln12_1_reg_712     |  32|   0|   32|          0|
    |trunc_ln12_reg_653       |  32|   0|   32|          0|
    |trunc_ln24_reg_638       |  11|   0|   11|          0|
    |trunc_ln9_1_reg_707      |  21|   0|   21|          0|
    |trunc_ln9_reg_648        |  21|   0|   21|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 904|   0|  904|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|        merge.1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|        merge.1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|        merge.1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|        merge.1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|        merge.1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|        merge.1|  return value|
|a_address0              |  out|   11|   ap_memory|              a|         array|
|a_ce0                   |  out|    1|   ap_memory|              a|         array|
|a_we0                   |  out|    1|   ap_memory|              a|         array|
|a_d0                    |  out|   32|   ap_memory|              a|         array|
|a_q0                    |   in|   32|   ap_memory|              a|         array|
|checkdata_address0      |  out|   21|   ap_memory|      checkdata|         array|
|checkdata_ce0           |  out|    1|   ap_memory|      checkdata|         array|
|checkdata_we0           |  out|   16|   ap_memory|      checkdata|         array|
|checkdata_d0            |  out|  128|   ap_memory|      checkdata|         array|
|start_r                 |   in|   32|     ap_none|        start_r|        scalar|
|m                       |   in|   32|     ap_none|              m|        scalar|
|stop                    |   in|   32|     ap_none|           stop|        scalar|
|global_time_1_i         |   in|   32|     ap_ovld|  global_time_1|       pointer|
|global_time_1_o         |  out|   32|     ap_ovld|  global_time_1|       pointer|
|global_time_1_o_ap_vld  |  out|    1|     ap_ovld|  global_time_1|       pointer|
+------------------------+-----+-----+------------+---------------+--------------+

