Analysis & Synthesis report for VGA_P3
Wed May 14 13:13:55 2025
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for input_badge:u_input_badge
 13. Parameter Settings for User Entity Instance: Top-level Entity: |VGA_P3
 14. Parameter Settings for User Entity Instance: input_badge:u_input_badge
 15. Parameter Settings for User Entity Instance: PLL_25:u1|PLL_25_0002:pll_25_inst|altera_pll:altera_pll_i
 16. Port Connectivity Checks: "PLL_25:u1"
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages
 19. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed May 14 13:13:55 2025       ;
; Quartus II 64-Bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                   ; VGA_P3                                      ;
; Top-level Entity Name           ; VGA_P3                                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 592                                         ;
; Total pins                      ; 57                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,457,600                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI TX Channels          ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; VGA_P3             ; VGA_P3             ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ; < 0.1%      ;
;     Processors 17-32       ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                 ;
+-------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------+---------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                ; Library ;
+-------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------+---------+
; ../LAB10/input_badge_for_part_3.qxp ; yes             ; User File                              ; E:/APLSDA/LAB10/LAB10/input_badge_for_part_3.qxp            ;         ;
; PLL_25.v                            ; yes             ; User Wizard-Generated File             ; E:/APLSDA/LAB10/VGA_P3/PLL_25.v                             ; PLL_25  ;
; PLL_25/PLL_25_0002.v                ; yes             ; User Verilog HDL File                  ; E:/APLSDA/LAB10/VGA_P3/PLL_25/PLL_25_0002.v                 ; PLL_25  ;
; vga_p3.v                            ; yes             ; Auto-Found Verilog HDL File            ; E:/APLSDA/LAB10/VGA_P3/vga_p3.v                             ;         ;
; altera_pll.v                        ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v ;         ;
; lpmrom_mark.mif                     ; yes             ; Auto-Found Memory Initialization File  ; lpmrom_mark.mif                                             ;         ;
+-------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                            ;
+---------------------------------------------+--------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                    ;
+---------------------------------------------+--------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 547                                                                      ;
;                                             ;                                                                          ;
; Combinational ALUT usage for logic          ; 910                                                                      ;
;     -- 7 input functions                    ; 1                                                                        ;
;     -- 6 input functions                    ; 181                                                                      ;
;     -- 5 input functions                    ; 106                                                                      ;
;     -- 4 input functions                    ; 28                                                                       ;
;     -- <=3 input functions                  ; 594                                                                      ;
;                                             ;                                                                          ;
; Dedicated logic registers                   ; 592                                                                      ;
;                                             ;                                                                          ;
; I/O pins                                    ; 57                                                                       ;
; Total MLAB memory bits                      ; 0                                                                        ;
; Total block memory bits                     ; 2457600                                                                  ;
; Total DSP Blocks                            ; 0                                                                        ;
; Total PLLs                                  ; 1                                                                        ;
;     -- PLLs                                 ; 1                                                                        ;
;                                             ;                                                                          ;
; Maximum fan-out node                        ; PLL_25:u1|PLL_25_0002:pll_25_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 898                                                                      ;
; Total fan-out                               ; 10430                                                                    ;
; Average fan-out                             ; 5.43                                                                     ;
+---------------------------------------------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                               ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                       ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |VGA_P3                                      ; 910 (680)         ; 592 (536)    ; 2457600           ; 0          ; 57   ; 0            ; |VGA_P3                                                                                                                                   ; work         ;
;    |PLL_25:u1|                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |VGA_P3|PLL_25:u1                                                                                                                         ; PLL_25       ;
;       |PLL_25_0002:pll_25_inst|              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |VGA_P3|PLL_25:u1|PLL_25_0002:pll_25_inst                                                                                                 ; PLL_25       ;
;          |altera_pll:altera_pll_i|           ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |VGA_P3|PLL_25:u1|PLL_25_0002:pll_25_inst|altera_pll:altera_pll_i                                                                         ; work         ;
;    |input_badge:u_input_badge|               ; 230 (45)          ; 56 (22)      ; 2457600           ; 0          ; 0    ; 0            ; |VGA_P3|input_badge:u_input_badge                                                                                                         ; work         ;
;       |lpmrom_r:comb_198|                    ; 142 (0)           ; 6 (0)        ; 2457600           ; 0          ; 0    ; 0            ; |VGA_P3|input_badge:u_input_badge|lpmrom_r:comb_198                                                                                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 142 (0)           ; 6 (0)        ; 2457600           ; 0          ; 0    ; 0            ; |VGA_P3|input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component                                                       ; work         ;
;             |altsyncram_7sg1:auto_generated| ; 142 (0)           ; 6 (6)        ; 2457600           ; 0          ; 0    ; 0            ; |VGA_P3|input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated                        ; work         ;
;                |decode_s2a:rden_decode|      ; 38 (38)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |VGA_P3|input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|decode_s2a:rden_decode ; work         ;
;                |mux_jhb:mux2|                ; 104 (104)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |VGA_P3|input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|mux_jhb:mux2           ; work         ;
;       |test_video_640_480:u_test|            ; 43 (43)           ; 28 (28)      ; 0                 ; 0          ; 0    ; 0            ; |VGA_P3|input_badge:u_input_badge|test_video_640_480:u_test                                                                               ; work         ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+-----------------+
; Name                                                                                                                  ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF             ;
+-----------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+-----------------+
; input_badge:u_input_badge|lpmrom_r:comb_198|altsyncram:altsyncram_component|altsyncram_7sg1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 307200       ; 8            ; --           ; --           ; 2457600 ; lpmrom_mark.mif ;
+-----------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+-----------------+


+---------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                               ;
+--------+--------------+---------+--------------+--------------+-------------------+---------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance   ; IP Include File                 ;
+--------+--------------+---------+--------------+--------------+-------------------+---------------------------------+
; Altera ; altera_pll   ; 13.1    ; N/A          ; N/A          ; |VGA_P3|PLL_25:u1 ; E:/APLSDA/LAB10/VGA_P3/PLL_25.v ;
+--------+--------------+---------+--------------+--------------+-------------------+---------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 592   ;
; Number of registers using Synchronous Clear  ; 579   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 536   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 543   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |VGA_P3|VGA_B[0]~reg0      ;
; 3:1                ; 256 bits  ; 512 LEs       ; 0 LEs                ; 512 LEs                ; Yes        ; |VGA_P3|cnt_vs[255]        ;
; 3:1                ; 256 bits  ; 512 LEs       ; 0 LEs                ; 512 LEs                ; Yes        ; |VGA_P3|cnt_hs[255]        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for input_badge:u_input_badge                                                                ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; Assignment                                                                     ; Value              ; From ; To ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                ;      ;    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                  ;      ;    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION ;      ;    ;
; TXPMA_SLEW_RATE                                                                ; LOW                ;      ;    ;
; ADCE_ENABLED                                                                   ; AUTO               ;      ;    ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                 ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO               ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE               ;      ;    ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; NORMAL COMPILATION ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                ;      ;    ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                 ;      ;    ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                ;      ;    ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                ;      ;    ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                ;      ;    ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                ;      ;    ;
; MUX_RESTRUCTURE                                                                ; AUTO               ;      ;    ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                ;      ;    ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO               ;      ;    ;
; SAFE_STATE_MACHINE                                                             ; OFF                ;      ;    ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                ;      ;    ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000               ;      ;    ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 250                ;      ;    ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                 ;      ;    ;
; DSP_BLOCK_BALANCING                                                            ; AUTO               ;      ;    ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ;    ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                ;      ;    ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                 ;      ;    ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                ;      ;    ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                ;      ;    ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                ;      ;    ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                ;      ;    ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                ;      ;    ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO               ;      ;    ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                 ;      ;    ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                ;      ;    ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                 ;      ;    ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                 ;      ;    ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                ;      ;    ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                ;      ;    ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED           ;      ;    ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED           ;      ;    ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED              ;      ;    ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA               ;      ;    ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                 ;      ;    ;
; AUTO_LCELL_INSERTION                                                           ; ON                 ;      ;    ;
; CARRY_CHAIN_LENGTH                                                             ; 48                 ;      ;    ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                 ;      ;    ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                 ;      ;    ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                 ;      ;    ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                 ;      ;    ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                 ;      ;    ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                  ;      ;    ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                 ;      ;    ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                  ;      ;    ;
; AUTO_CARRY_CHAINS                                                              ; ON                 ;      ;    ;
; AUTO_CASCADE_CHAINS                                                            ; ON                 ;      ;    ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                 ;      ;    ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                 ;      ;    ;
; AUTO_ROM_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_RAM_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_DSP_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO               ;      ;    ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO               ;      ;    ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; ON                 ;      ;    ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                ;      ;    ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                 ;      ;    ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                ;      ;    ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                ;      ;    ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                ;      ;    ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                ;      ;    ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                ;      ;    ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                 ;      ;    ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                ;      ;    ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO               ;      ;    ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                ;      ;    ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO               ;      ;    ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                 ;      ;    ;
; AUTO_MERGE_PLLS                                                                ; ON                 ;      ;    ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                ;      ;    ;
; SLOW_SLEW_RATE                                                                 ; OFF                ;      ;    ;
; PCI_IO                                                                         ; OFF                ;      ;    ;
; VREF_MODE                                                                      ; EXTERNAL           ;      ;    ;
; TURBO_BIT                                                                      ; ON                 ;      ;    ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                ;      ;    ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                ;      ;    ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                ;      ;    ;
; AUTO_PACKED_REGISTERS_STRATIXII                                                ; AUTO               ;      ;    ;
; AUTO_PACKED_REGISTERS_MAXII                                                    ; AUTO               ;      ;    ;
; AUTO_PACKED_REGISTERS_CYCLONE                                                  ; AUTO               ;      ;    ;
; AUTO_PACKED_REGISTERS                                                          ; OFF                ;      ;    ;
; AUTO_PACKED_REGISTERS_STRATIX                                                  ; AUTO               ;      ;    ;
; NORMAL_LCELL_INSERT                                                            ; ON                 ;      ;    ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                 ;      ;    ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                ;      ;    ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                ;      ;    ;
; AUTO_TURBO_BIT                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                 ;      ;    ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO               ;      ;    ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                ;      ;    ;
; CLAMPING_DIODE                                                                 ; OFF                ;      ;    ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                ;      ;    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL_COMPILATION ;      ;    ;
+--------------------------------------------------------------------------------+--------------------+------+----+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |VGA_P3 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                                ;
; H_SYNC_BACK    ; 48    ; Signed Integer                                ;
; H_SYNC_ACT     ; 640   ; Signed Integer                                ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                                ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                                ;
; V_SYNC_CYC     ; 2     ; Signed Integer                                ;
; V_SYNC_BACK    ; 33    ; Signed Integer                                ;
; V_SYNC_ACT     ; 480   ; Signed Integer                                ;
; V_SYNC_FRONT   ; 10    ; Signed Integer                                ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                                ;
; X_START        ; 144   ; Signed Integer                                ;
; Y_START        ; 35    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: input_badge:u_input_badge ;
+----------------+--------+----------------------------------------------+
; Parameter Name ; Value  ; Type                                         ;
+----------------+--------+----------------------------------------------+
; COL            ; 640    ; Signed Integer                               ;
; ROW            ; 480    ; Signed Integer                               ;
; TOTAL          ; 307200 ; Signed Integer                               ;
+----------------+--------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_25:u1|PLL_25_0002:pll_25_inst|altera_pll:altera_pll_i ;
+--------------------------------------+---------------+-------------------------------------------------+
; Parameter Name                       ; Value         ; Type                                            ;
+--------------------------------------+---------------+-------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz      ; String                                          ;
; fractional_vco_multiplier            ; false         ; String                                          ;
; pll_type                             ; General       ; String                                          ;
; pll_subtype                          ; General       ; String                                          ;
; number_of_clocks                     ; 1             ; Signed Integer                                  ;
; operation_mode                       ; direct        ; String                                          ;
; deserialization_factor               ; 4             ; Signed Integer                                  ;
; data_rate                            ; 0             ; Signed Integer                                  ;
; sim_additional_refclk_cycles_to_lock ; 0             ; Signed Integer                                  ;
; output_clock_frequency0              ; 25.175644 MHz ; String                                          ;
; phase_shift0                         ; 0 ps          ; String                                          ;
; duty_cycle0                          ; 50            ; Signed Integer                                  ;
; output_clock_frequency1              ; 0 MHz         ; String                                          ;
; phase_shift1                         ; 0 ps          ; String                                          ;
; duty_cycle1                          ; 50            ; Signed Integer                                  ;
; output_clock_frequency2              ; 0 MHz         ; String                                          ;
; phase_shift2                         ; 0 ps          ; String                                          ;
; duty_cycle2                          ; 50            ; Signed Integer                                  ;
; output_clock_frequency3              ; 0 MHz         ; String                                          ;
; phase_shift3                         ; 0 ps          ; String                                          ;
; duty_cycle3                          ; 50            ; Signed Integer                                  ;
; output_clock_frequency4              ; 0 MHz         ; String                                          ;
; phase_shift4                         ; 0 ps          ; String                                          ;
; duty_cycle4                          ; 50            ; Signed Integer                                  ;
; output_clock_frequency5              ; 0 MHz         ; String                                          ;
; phase_shift5                         ; 0 ps          ; String                                          ;
; duty_cycle5                          ; 50            ; Signed Integer                                  ;
; output_clock_frequency6              ; 0 MHz         ; String                                          ;
; phase_shift6                         ; 0 ps          ; String                                          ;
; duty_cycle6                          ; 50            ; Signed Integer                                  ;
; output_clock_frequency7              ; 0 MHz         ; String                                          ;
; phase_shift7                         ; 0 ps          ; String                                          ;
; duty_cycle7                          ; 50            ; Signed Integer                                  ;
; output_clock_frequency8              ; 0 MHz         ; String                                          ;
; phase_shift8                         ; 0 ps          ; String                                          ;
; duty_cycle8                          ; 50            ; Signed Integer                                  ;
; output_clock_frequency9              ; 0 MHz         ; String                                          ;
; phase_shift9                         ; 0 ps          ; String                                          ;
; duty_cycle9                          ; 50            ; Signed Integer                                  ;
; output_clock_frequency10             ; 0 MHz         ; String                                          ;
; phase_shift10                        ; 0 ps          ; String                                          ;
; duty_cycle10                         ; 50            ; Signed Integer                                  ;
; output_clock_frequency11             ; 0 MHz         ; String                                          ;
; phase_shift11                        ; 0 ps          ; String                                          ;
; duty_cycle11                         ; 50            ; Signed Integer                                  ;
; output_clock_frequency12             ; 0 MHz         ; String                                          ;
; phase_shift12                        ; 0 ps          ; String                                          ;
; duty_cycle12                         ; 50            ; Signed Integer                                  ;
; output_clock_frequency13             ; 0 MHz         ; String                                          ;
; phase_shift13                        ; 0 ps          ; String                                          ;
; duty_cycle13                         ; 50            ; Signed Integer                                  ;
; output_clock_frequency14             ; 0 MHz         ; String                                          ;
; phase_shift14                        ; 0 ps          ; String                                          ;
; duty_cycle14                         ; 50            ; Signed Integer                                  ;
; output_clock_frequency15             ; 0 MHz         ; String                                          ;
; phase_shift15                        ; 0 ps          ; String                                          ;
; duty_cycle15                         ; 50            ; Signed Integer                                  ;
; output_clock_frequency16             ; 0 MHz         ; String                                          ;
; phase_shift16                        ; 0 ps          ; String                                          ;
; duty_cycle16                         ; 50            ; Signed Integer                                  ;
; output_clock_frequency17             ; 0 MHz         ; String                                          ;
; phase_shift17                        ; 0 ps          ; String                                          ;
; duty_cycle17                         ; 50            ; Signed Integer                                  ;
; m_cnt_hi_div                         ; 1             ; Signed Integer                                  ;
; m_cnt_lo_div                         ; 1             ; Signed Integer                                  ;
; m_cnt_bypass_en                      ; false         ; String                                          ;
; m_cnt_odd_div_duty_en                ; false         ; String                                          ;
; n_cnt_hi_div                         ; 1             ; Signed Integer                                  ;
; n_cnt_lo_div                         ; 1             ; Signed Integer                                  ;
; n_cnt_bypass_en                      ; false         ; String                                          ;
; n_cnt_odd_div_duty_en                ; false         ; String                                          ;
; c_cnt_hi_div0                        ; 1             ; Signed Integer                                  ;
; c_cnt_lo_div0                        ; 1             ; Signed Integer                                  ;
; c_cnt_bypass_en0                     ; false         ; String                                          ;
; c_cnt_in_src0                        ; ph_mux_clk    ; String                                          ;
; c_cnt_odd_div_duty_en0               ; false         ; String                                          ;
; c_cnt_prst0                          ; 1             ; Signed Integer                                  ;
; c_cnt_ph_mux_prst0                   ; 0             ; Signed Integer                                  ;
; c_cnt_hi_div1                        ; 1             ; Signed Integer                                  ;
; c_cnt_lo_div1                        ; 1             ; Signed Integer                                  ;
; c_cnt_bypass_en1                     ; false         ; String                                          ;
; c_cnt_in_src1                        ; ph_mux_clk    ; String                                          ;
; c_cnt_odd_div_duty_en1               ; false         ; String                                          ;
; c_cnt_prst1                          ; 1             ; Signed Integer                                  ;
; c_cnt_ph_mux_prst1                   ; 0             ; Signed Integer                                  ;
; c_cnt_hi_div2                        ; 1             ; Signed Integer                                  ;
; c_cnt_lo_div2                        ; 1             ; Signed Integer                                  ;
; c_cnt_bypass_en2                     ; false         ; String                                          ;
; c_cnt_in_src2                        ; ph_mux_clk    ; String                                          ;
; c_cnt_odd_div_duty_en2               ; false         ; String                                          ;
; c_cnt_prst2                          ; 1             ; Signed Integer                                  ;
; c_cnt_ph_mux_prst2                   ; 0             ; Signed Integer                                  ;
; c_cnt_hi_div3                        ; 1             ; Signed Integer                                  ;
; c_cnt_lo_div3                        ; 1             ; Signed Integer                                  ;
; c_cnt_bypass_en3                     ; false         ; String                                          ;
; c_cnt_in_src3                        ; ph_mux_clk    ; String                                          ;
; c_cnt_odd_div_duty_en3               ; false         ; String                                          ;
; c_cnt_prst3                          ; 1             ; Signed Integer                                  ;
; c_cnt_ph_mux_prst3                   ; 0             ; Signed Integer                                  ;
; c_cnt_hi_div4                        ; 1             ; Signed Integer                                  ;
; c_cnt_lo_div4                        ; 1             ; Signed Integer                                  ;
; c_cnt_bypass_en4                     ; false         ; String                                          ;
; c_cnt_in_src4                        ; ph_mux_clk    ; String                                          ;
; c_cnt_odd_div_duty_en4               ; false         ; String                                          ;
; c_cnt_prst4                          ; 1             ; Signed Integer                                  ;
; c_cnt_ph_mux_prst4                   ; 0             ; Signed Integer                                  ;
; c_cnt_hi_div5                        ; 1             ; Signed Integer                                  ;
; c_cnt_lo_div5                        ; 1             ; Signed Integer                                  ;
; c_cnt_bypass_en5                     ; false         ; String                                          ;
; c_cnt_in_src5                        ; ph_mux_clk    ; String                                          ;
; c_cnt_odd_div_duty_en5               ; false         ; String                                          ;
; c_cnt_prst5                          ; 1             ; Signed Integer                                  ;
; c_cnt_ph_mux_prst5                   ; 0             ; Signed Integer                                  ;
; c_cnt_hi_div6                        ; 1             ; Signed Integer                                  ;
; c_cnt_lo_div6                        ; 1             ; Signed Integer                                  ;
; c_cnt_bypass_en6                     ; false         ; String                                          ;
; c_cnt_in_src6                        ; ph_mux_clk    ; String                                          ;
; c_cnt_odd_div_duty_en6               ; false         ; String                                          ;
; c_cnt_prst6                          ; 1             ; Signed Integer                                  ;
; c_cnt_ph_mux_prst6                   ; 0             ; Signed Integer                                  ;
; c_cnt_hi_div7                        ; 1             ; Signed Integer                                  ;
; c_cnt_lo_div7                        ; 1             ; Signed Integer                                  ;
; c_cnt_bypass_en7                     ; false         ; String                                          ;
; c_cnt_in_src7                        ; ph_mux_clk    ; String                                          ;
; c_cnt_odd_div_duty_en7               ; false         ; String                                          ;
; c_cnt_prst7                          ; 1             ; Signed Integer                                  ;
; c_cnt_ph_mux_prst7                   ; 0             ; Signed Integer                                  ;
; c_cnt_hi_div8                        ; 1             ; Signed Integer                                  ;
; c_cnt_lo_div8                        ; 1             ; Signed Integer                                  ;
; c_cnt_bypass_en8                     ; false         ; String                                          ;
; c_cnt_in_src8                        ; ph_mux_clk    ; String                                          ;
; c_cnt_odd_div_duty_en8               ; false         ; String                                          ;
; c_cnt_prst8                          ; 1             ; Signed Integer                                  ;
; c_cnt_ph_mux_prst8                   ; 0             ; Signed Integer                                  ;
; c_cnt_hi_div9                        ; 1             ; Signed Integer                                  ;
; c_cnt_lo_div9                        ; 1             ; Signed Integer                                  ;
; c_cnt_bypass_en9                     ; false         ; String                                          ;
; c_cnt_in_src9                        ; ph_mux_clk    ; String                                          ;
; c_cnt_odd_div_duty_en9               ; false         ; String                                          ;
; c_cnt_prst9                          ; 1             ; Signed Integer                                  ;
; c_cnt_ph_mux_prst9                   ; 0             ; Signed Integer                                  ;
; c_cnt_hi_div10                       ; 1             ; Signed Integer                                  ;
; c_cnt_lo_div10                       ; 1             ; Signed Integer                                  ;
; c_cnt_bypass_en10                    ; false         ; String                                          ;
; c_cnt_in_src10                       ; ph_mux_clk    ; String                                          ;
; c_cnt_odd_div_duty_en10              ; false         ; String                                          ;
; c_cnt_prst10                         ; 1             ; Signed Integer                                  ;
; c_cnt_ph_mux_prst10                  ; 0             ; Signed Integer                                  ;
; c_cnt_hi_div11                       ; 1             ; Signed Integer                                  ;
; c_cnt_lo_div11                       ; 1             ; Signed Integer                                  ;
; c_cnt_bypass_en11                    ; false         ; String                                          ;
; c_cnt_in_src11                       ; ph_mux_clk    ; String                                          ;
; c_cnt_odd_div_duty_en11              ; false         ; String                                          ;
; c_cnt_prst11                         ; 1             ; Signed Integer                                  ;
; c_cnt_ph_mux_prst11                  ; 0             ; Signed Integer                                  ;
; c_cnt_hi_div12                       ; 1             ; Signed Integer                                  ;
; c_cnt_lo_div12                       ; 1             ; Signed Integer                                  ;
; c_cnt_bypass_en12                    ; false         ; String                                          ;
; c_cnt_in_src12                       ; ph_mux_clk    ; String                                          ;
; c_cnt_odd_div_duty_en12              ; false         ; String                                          ;
; c_cnt_prst12                         ; 1             ; Signed Integer                                  ;
; c_cnt_ph_mux_prst12                  ; 0             ; Signed Integer                                  ;
; c_cnt_hi_div13                       ; 1             ; Signed Integer                                  ;
; c_cnt_lo_div13                       ; 1             ; Signed Integer                                  ;
; c_cnt_bypass_en13                    ; false         ; String                                          ;
; c_cnt_in_src13                       ; ph_mux_clk    ; String                                          ;
; c_cnt_odd_div_duty_en13              ; false         ; String                                          ;
; c_cnt_prst13                         ; 1             ; Signed Integer                                  ;
; c_cnt_ph_mux_prst13                  ; 0             ; Signed Integer                                  ;
; c_cnt_hi_div14                       ; 1             ; Signed Integer                                  ;
; c_cnt_lo_div14                       ; 1             ; Signed Integer                                  ;
; c_cnt_bypass_en14                    ; false         ; String                                          ;
; c_cnt_in_src14                       ; ph_mux_clk    ; String                                          ;
; c_cnt_odd_div_duty_en14              ; false         ; String                                          ;
; c_cnt_prst14                         ; 1             ; Signed Integer                                  ;
; c_cnt_ph_mux_prst14                  ; 0             ; Signed Integer                                  ;
; c_cnt_hi_div15                       ; 1             ; Signed Integer                                  ;
; c_cnt_lo_div15                       ; 1             ; Signed Integer                                  ;
; c_cnt_bypass_en15                    ; false         ; String                                          ;
; c_cnt_in_src15                       ; ph_mux_clk    ; String                                          ;
; c_cnt_odd_div_duty_en15              ; false         ; String                                          ;
; c_cnt_prst15                         ; 1             ; Signed Integer                                  ;
; c_cnt_ph_mux_prst15                  ; 0             ; Signed Integer                                  ;
; c_cnt_hi_div16                       ; 1             ; Signed Integer                                  ;
; c_cnt_lo_div16                       ; 1             ; Signed Integer                                  ;
; c_cnt_bypass_en16                    ; false         ; String                                          ;
; c_cnt_in_src16                       ; ph_mux_clk    ; String                                          ;
; c_cnt_odd_div_duty_en16              ; false         ; String                                          ;
; c_cnt_prst16                         ; 1             ; Signed Integer                                  ;
; c_cnt_ph_mux_prst16                  ; 0             ; Signed Integer                                  ;
; c_cnt_hi_div17                       ; 1             ; Signed Integer                                  ;
; c_cnt_lo_div17                       ; 1             ; Signed Integer                                  ;
; c_cnt_bypass_en17                    ; false         ; String                                          ;
; c_cnt_in_src17                       ; ph_mux_clk    ; String                                          ;
; c_cnt_odd_div_duty_en17              ; false         ; String                                          ;
; c_cnt_prst17                         ; 1             ; Signed Integer                                  ;
; c_cnt_ph_mux_prst17                  ; 0             ; Signed Integer                                  ;
; pll_vco_div                          ; 1             ; Signed Integer                                  ;
; pll_output_clk_frequency             ; 0 MHz         ; String                                          ;
; pll_cp_current                       ; 0             ; Signed Integer                                  ;
; pll_bwctrl                           ; 0             ; Signed Integer                                  ;
; pll_fractional_division              ; 1             ; Signed Integer                                  ;
; pll_fractional_cout                  ; 24            ; Signed Integer                                  ;
; pll_dsm_out_sel                      ; 1st_order     ; String                                          ;
; mimic_fbclk_type                     ; gclk          ; String                                          ;
; pll_fbclk_mux_1                      ; glb           ; String                                          ;
; pll_fbclk_mux_2                      ; fb_1          ; String                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk    ; String                                          ;
; pll_vcoph_div                        ; 1             ; Signed Integer                                  ;
; refclk1_frequency                    ; 0 MHz         ; String                                          ;
; pll_clkin_0_src                      ; clk_0         ; String                                          ;
; pll_clkin_1_src                      ; clk_0         ; String                                          ;
; pll_clk_loss_sw_en                   ; false         ; String                                          ;
; pll_auto_clk_sw_en                   ; false         ; String                                          ;
; pll_manu_clk_sw_en                   ; false         ; String                                          ;
; pll_clk_sw_dly                       ; 0             ; Signed Integer                                  ;
+--------------------------------------+---------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Port Connectivity Checks: "PLL_25:u1"               ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Wed May 14 13:13:46 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_P3 -c VGA_P3
Info (20030): Parallel compilation is enabled and will use 16 of the 32 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /aplsda/lab10/lab10/input_badge_for_part_3.qxp
    Info (12023): Found entity 1: input_badge
Info (12021): Found 1 design units, including 1 entities, in source file pll_25.v
    Info (12023): Found entity 1: PLL_25
Info (12021): Found 1 design units, including 1 entities, in source file pll_25/pll_25_0002.v
    Info (12023): Found entity 1: PLL_25_0002
Warning (12125): Using design file vga_p3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: VGA_P3
Info (12127): Elaborating entity "VGA_P3" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at vga_p3.v(70): object "iStart_n" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vga_p3.v(80): object "H_Cont" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vga_p3.v(81): object "V_Cont" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vga_p3.v(82): object "en_cnt" assigned a value but never read
Warning (10034): Output port "LEDR" at vga_p3.v(26) has no driver
Info (12128): Elaborating entity "input_badge" for hierarchy "input_badge:u_input_badge"
Info (12128): Elaborating entity "PLL_25" for hierarchy "PLL_25:u1"
Info (12128): Elaborating entity "PLL_25_0002" for hierarchy "PLL_25:u1|PLL_25_0002:pll_25_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL_25:u1|PLL_25_0002:pll_25_inst|altera_pll:altera_pll_i"
Warning (10036): Verilog HDL or VHDL warning at altera_pll.v(398): object "cntsel_temp" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_pll.v(400): object "gnd" assigned a value but never read
Warning (10034): Output port "lvds_clk" at altera_pll.v(295) has no driver
Warning (10034): Output port "loaden" at altera_pll.v(296) has no driver
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL_25:u1|PLL_25_0002:pll_25_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "PLL_25:u1|PLL_25_0002:pll_25_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.175644 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Warning (12240): Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (144001): Generated suppressed messages file E:/APLSDA/LAB10/VGA_P3/VGA_P3.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance PLL_25:u1|PLL_25_0002:pll_25_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50"
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "CLOCK4_50"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[8]"
Info (21057): Implemented 1281 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 39 output pins
    Info (21061): Implemented 919 logic cells
    Info (21064): Implemented 304 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 4783 megabytes
    Info: Processing ended: Wed May 14 13:13:55 2025
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/APLSDA/LAB10/VGA_P3/VGA_P3.map.smsg.


