// Seed: 2816843553
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  reg id_6, id_7, id_8, id_9, id_10;
  wire id_11;
  wire id_12;
  always assume (1) foreach (id_13) id_6 <= id_7;
  wor id_14, id_15 = 1, id_16;
  always id_13 = id_9;
endmodule
module module_1;
  assign id_1 = id_1;
  wire id_2;
  wor id_3, id_4, id_5;
  assign id_4 = 1'b0;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
  wire id_6, id_7, id_8, id_9, id_10;
endmodule
