FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"GND\G";
2"UN$1$DS90LV019$I15$DIN";
3"UN$1$MC10E116$I30$Q0";
4"LVDS_TO_ECL_IN_P";
5"LVDS_TO_ECL_IN_N";
6"UN$1$MC10E116$I30$Q2";
7"UN$1$MC10E116$I30$Q0$1";
8"ECL_TO_NIM_IN";
9"UN$1$MC10E116$I30$D0";
10"UN$1$MC10E116$I30$Q1$1";
11"UN$1$MC10E116$I30$Q1";
12"NIM_TO_ECL_OUT";
13"UN$1$DS90LV019$I15$ROUT";
14"GND\G";
15"NIM_TO_ECL_IN";
16"UN$1$MC10E116$I30$D3";
17"VEE\G";
18"GND\G";
19"UN$1$CSMD0805$I14$B";
20"ECL_TO_LVDS_OUT_P";
21"ECL_TO_NIM_OUT";
22"ECL_TO_LVDS_IN";
23"ECL_TO_TTL_IN";
24"VCC\G";
25"VCC\G";
26"VCC\G";
27"TTL_TO_ECL_IN";
28"ECL_TO_TTL_OUT";
29"UN$1$CSMD0805$I13$A";
30"ECL_TO_LVDS_OUT_N";
31"GND\G";
32"UN$1$CSMD0805$I13$B";
33"LVDS_TO_ECL_OUT_N";
34"TTL_TO_ECL_OUT_P";
35"TTL_TO_ECL_OUT_N";
36"LVDS_TO_ECL_OUT_P";
37"VTT\G";
39"GND\G";
40"VEE\G";
41"VEE\G";
42"GND\G";
43"UN$1$MPSH81$I17$C";
44"UN$1$CSMD0805$I9$B";
45"UN$1$CSMD0805$I10$B";
46"UN$1$CSMD0805$I10$A";
%"TTL_ECL"
"1","(-875,6675)","0","tubii_tk2_lib","I1";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"ECL_OUT_N \B"
VHDL_MODE"OUT"0;
"ECL_OUT_P"
VHDL_MODE"OUT"0;
"TTL_OUT"
VHDL_MODE"OUT"0;
"TTL_IN"
VHDL_MODE"IN"0;
"ECL_IN_P"
VHDL_MODE"IN"0;
"ECL_IN_N \B"
VHDL_MODE"IN"0;
%"CSMD0805"
"1","(-825,4850)","0","capacitors","I10";
;
VALUE"0.1UF"
PART_NAME"CSMD0805"
PACKTYPE"0805"
VOLTAGE"50V"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
TOL"5%";
"B<0>"45;
"A<0>"46;
%"MC10H125"
"1","(-600,4375)","0","ecl","I11";
;
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-200";
"VCC"44;
"GND"45;
"VEE"46;
"Q4"0;
"Q3"0;
"Q2"2;
"Q1"28;
"D4* \B"0;
"D3* \B"0;
"D2* \B"11;
"D1* \B"7;
"D4"0;
"D3"0;
"D2"10;
"D1"3;
"VBB"0;
%"MC10H124"
"1","(-475,3350)","0","ecl","I12";
;
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-175,375,175,-200";
"COMMON"26;
"GND"32;
"VCC"29;
"VEE"19;
"D_OUT* \B"0;
"C_OUT* \B"0;
"B_OUT* \B"33;
"A_OUT* \B"35;
"D_OUT"0;
"C_OUT"0;
"B_OUT"36;
"A_OUT"34;
"D_IN"0;
"C_IN"0;
"B_IN"13;
"A_IN"27;
%"CSMD0805"
"1","(-775,2925)","0","capacitors","I13";
;
PACKTYPE"0805"
VOLTAGE"50V"
PART_NAME"CSMD0805"
VALUE"0.1UF"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"5%";
"B<0>"32;
"A<0>"29;
%"CSMD0805"
"1","(-250,2925)","0","capacitors","I14";
;
PACKTYPE"0805"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0805"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"5%";
"B<0>"19;
"A<0>"32;
%"DS90LV019"
"1","(-450,2350)","0","misc","I15";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,200,125,-175";
"VCC"24;
"GND"42;
"ROUT"13;
"RE"14;
"RI* \B"5;
"RI"4;
"DOUT* \B"30;
"DOUT"20;
"DE"25;
"DIN"2;
%"CSMD0805"
"1","(-500,2675)","0","capacitors","I16";
;
PACKTYPE"0805"
VOLTAGE"50V"
PART_NAME"CSMD0805"
VALUE"0.1UF"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"5%";
"B<0>"24;
"A<0>"42;
%"MPSH81"
"1","(-425,1600)","0","transistors","I17";
;
CDS_LIB"transistors"
CDS_LMAN_SYM_OUTLINE"-125,50,0,-50";
"C"43;
"B"6;
"E"21;
%"RSMD0805"
"1","(-425,1375)","1","resistors","I18";
;
$LOCATION"?"
VALUE"1000"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"17;
"B<0>"43;
%"LVDS_ECL"
"1","(800,6650)","0","tubii_tk2_lib","I2";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
%"RSMD0805"
"1","(-3400,325)","1","resistors","I20";
;
$LOCATION"?"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"37;
"B<0>"23;
%"RSMD0805"
"1","(-3300,325)","1","resistors","I21";
;
$LOCATION"?"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"37;
"B<0>"22;
%"RSMD0805"
"1","(-3250,325)","1","resistors","I22";
;
$LOCATION"?"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"37;
"B<0>"8;
%"RSMD0805"
"1","(-2650,275)","1","resistors","I23";
;
$LOCATION"?"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"37;
"B<0>"3;
%"RSMD0805"
"1","(-2625,275)","1","resistors","I24";
;
$LOCATION"?"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"37;
"B<0>"10;
%"RSMD0805"
"1","(-2550,275)","1","resistors","I25";
;
VALUE"50"
$LOCATION"?"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"37;
"B<0>"7;
%"RSMD0805"
"1","(-2475,300)","1","resistors","I26";
;
VALUE"50"
$LOCATION"?"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"37;
"B<0>"11;
%"RSMD0805"
"1","(-1350,250)","1","resistors","I27";
;
VALUE"50"
$LOCATION"?"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"37;
"B<0>"6;
%"MMBTH10"
"1","(-450,850)","0","transistors","I28";
;
CDS_LIB"transistors"
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125";
"E"16;
"B"15;
"C"18;
%"RSMD0805"
"1","(-450,450)","1","resistors","I29";
;
$LOCATION"?"
VALUE"1000"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805";
"A<0>"41;
"B<0>"16;
%"NIM_ECL"
"1","(-2650,6525)","0","tubii_tk2_lib","I3";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
%"MC10E116"
"1","(-2900,2650)","0","ecl","I30";
;
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-175,400,175,-275";
"VEE"40;
"GND0"39;
"VBB"9;
"D0"23;
"D1"22;
"D2"8;
"D3"16;
"D4"0;
"D0* \B"9;
"D1* \B"9;
"D2* \B"9;
"D3* \B"9;
"D4* \B"9;
"Q0"3;
"Q1"10;
"Q2"6;
"Q3"12;
"Q4"0;
"Q0* \B"7;
"Q1* \B"11;
"Q2* \B"0;
"Q3* \B"0;
"Q4* \B"0;
"GND1"39;
"GND2"39;
"GND3"39;
"GND4"39;
"GND5"39;
%"CSMD0603"
"1","(-2875,3200)","0","capacitors","I31";
;
PART_NAME"CSMD0603"
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
TOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"39;
"A<0>"40;
%"INPORT"
"1","(-1325,3600)","0","standard","I32";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"27;
%"INPORT"
"1","(-3800,2900)","0","standard","I33";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"23;
%"INPORT"
"1","(-3825,2800)","0","standard","I34";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"22;
%"INPORT"
"1","(-3850,2700)","0","standard","I35";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"8;
%"OUTPORT"
"1","(300,4525)","0","standard","I36";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"28;
%"OUTPORT"
"1","(100,1800)","0","standard","I37";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"21;
%"OUTPORT"
"1","(375,3475)","0","standard","I38";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"33;
%"OUTPORT"
"1","(375,3525)","0","standard","I39";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"36;
%"OUTPORT"
"1","(375,3600)","0","standard","I40";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"35;
%"OUTPORT"
"1","(375,3650)","0","standard","I41";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"34;
%"INPORT"
"1","(-1725,2325)","0","standard","I42";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"4;
%"INPORT"
"1","(-1725,2250)","0","standard","I43";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"5;
%"OUTPORT"
"1","(-1700,2575)","0","standard","I44";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"12;
%"RSMD0805"
"1","(-2100,2400)","1","resistors","I45";
;
PACKTYPE"0805"
TOL"1%"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
$LOCATION"?";
"A<0>"1;
"B<0>"12;
%"RSMD0805"
"1","(-3600,2525)","1","resistors","I46";
;
PACKTYPE"0805"
TOL"1%"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
$LOCATION"?";
"A<0>"31;
"B<0>"8;
%"OUTPORT"
"1","(475,2375)","0","standard","I47";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"30;
%"OUTPORT"
"1","(475,2475)","0","standard","I48";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"20;
%"INPORT"
"1","(-1175,900)","0","standard","I49";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"15;
%"CSMD0805"
"1","(-475,4850)","0","capacitors","I9";
;
VALUE"0.1UF"
PACKTYPE"0805"
PART_NAME"CSMD0805"
VOLTAGE"50V"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
TOL"5%";
"B<0>"44;
"A<0>"45;
END.
