0.7
2020.2
May 22 2024
19:03:11
C:/Users/minec/Documents/School/comp-arch-labs/Lab-2/Lab-2.sim/sim_1/behav/xsim/glbl.v,1726459643,verilog,,,,glbl,,,,,,,,
C:/Users/minec/Documents/School/comp-arch-labs/Lab-2/Lab-2.srcs/sim_1/new/Lab2_tb.v,1726461573,verilog,,,,Decoder3x8_tb;Lab2_tb;RCA_8b_tb,,,,,,,,
C:/Users/minec/Documents/School/comp-arch-labs/Lab-2/Lab-2.srcs/sources_1/new/lab-2.v,1726461885,verilog,,C:/Users/minec/Documents/School/comp-arch-labs/Lab-2/Lab-2.srcs/sim_1/new/Lab2_tb.v,,Decoder3x8;Full_Adder;RCA_4b;RCA_8b,,,,,,,,
