
*** Running vivado
    with args -log keyboard_TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source keyboard_TOP.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source keyboard_TOP.tcl -notrace
Command: synth_design -top keyboard_TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1852 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 364.172 ; gain = 100.891
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'keyboard_TOP' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:3]
INFO: [Synth 8-6157] synthesizing module 'keyboard_receiver' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_receiver.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_receiver.v:14]
INFO: [Synth 8-6155] done synthesizing module 'keyboard_receiver' (1#1) [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_receiver.v:3]
INFO: [Synth 8-6157] synthesizing module 'keyboard_decoder' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_decoder.v:3]
	Parameter A bound to: 8'b00011100 
	Parameter E bound to: 8'b00100100 
	Parameter I bound to: 8'b01000011 
	Parameter O bound to: 8'b01000100 
	Parameter U bound to: 8'b00111100 
	Parameter b bound to: 8'b00110010 
	Parameter C bound to: 8'b00100001 
	Parameter d bound to: 8'b00100011 
	Parameter F bound to: 8'b00101011 
	Parameter G bound to: 8'b00110100 
	Parameter H bound to: 8'b00110011 
	Parameter L bound to: 8'b01001011 
	Parameter n bound to: 8'b00110001 
	Parameter P bound to: 8'b01001101 
	Parameter r bound to: 8'b00101101 
	Parameter S bound to: 8'b00011011 
	Parameter t bound to: 8'b00101100 
INFO: [Synth 8-6155] done synthesizing module 'keyboard_decoder' (2#1) [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_decoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'doubledebounce' [C:/Users/patre/Downloads/Lab 5 resources/doubledebounce.v:1]
INFO: [Synth 8-6157] synthesizing module 'heartbeat' [C:/Users/patre/Downloads/Lab 5 resources/heartbeat.v:1]
	Parameter WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'heartbeat' (3#1) [C:/Users/patre/Downloads/Lab 5 resources/heartbeat.v:1]
INFO: [Synth 8-6155] done synthesizing module 'doubledebounce' (4#1) [C:/Users/patre/Downloads/Lab 5 resources/doubledebounce.v:1]
INFO: [Synth 8-6157] synthesizing module 'sentence_decoder' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/sentence_decoder.v:4]
INFO: [Synth 8-226] default block is never used [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/sentence_decoder.v:23]
WARNING: [Synth 8-6014] Unused sequential element sentence_reg was removed.  [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/sentence_decoder.v:24]
INFO: [Synth 8-6155] done synthesizing module 'sentence_decoder' (5#1) [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/sentence_decoder.v:4]
WARNING: [Synth 8-567] referenced signal 'keyread' should be on the sensitivity list [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:108]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:159]
INFO: [Synth 8-6155] done synthesizing module 'keyboard_TOP' (6#1) [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:3]
WARNING: [Synth 8-3331] design keyboard_receiver has unconnected port sysclk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 420.293 ; gain = 157.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 420.293 ; gain = 157.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 420.293 ; gain = 157.012
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/constrs_1/new/keyboard_constraints.xdc]
Finished Parsing XDC File [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/constrs_1/new/keyboard_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/constrs_1/new/keyboard_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/keyboard_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/keyboard_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 723.805 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 723.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 723.805 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 723.805 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 723.805 ; gain = 460.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 723.805 ; gain = 460.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 723.805 ; gain = 460.523
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "keycount" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "encSSD" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:119]
INFO: [Synth 8-5546] ROM "keyread" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'keycode_reg' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:112]
WARNING: [Synth 8-327] inferring latch for variable 'keyread_reg' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:110]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 723.805 ; gain = 460.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input    255 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  18 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module keyboard_TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 1     
Module keyboard_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
Module keyboard_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	  18 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module doubledebounce 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module sentence_decoder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   4 Input    255 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5587] ROM size for "KeyD/encSSD" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "LetD/encSSD" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "keyread" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'SenD/word_reg[24]' (FD) to 'SenD/word_reg[8]'
INFO: [Synth 8-3886] merging instance 'SenD/word_reg[8]' (FD) to 'SenD/word_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SenD/word_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\wordled_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sentenceled_reg[3] )
INFO: [Synth 8-3886] merging instance 'SenD/word_reg[30]' (FD) to 'sentenceled_reg[2]'
INFO: [Synth 8-3886] merging instance 'SenD/word_reg[16]' (FD) to 'sentenceled_reg[2]'
INFO: [Synth 8-3886] merging instance 'SenD/word_reg[14]' (FD) to 'sentenceled_reg[2]'
INFO: [Synth 8-3886] merging instance 'SenD/word_reg[22]' (FD) to 'sentenceled_reg[2]'
INFO: [Synth 8-3886] merging instance 'SenD/word_reg[31]' (FD) to 'sentenceled_reg[2]'
INFO: [Synth 8-3886] merging instance 'SenD/word_reg[15]' (FD) to 'sentenceled_reg[2]'
INFO: [Synth 8-3886] merging instance 'SenD/word_reg[23]' (FD) to 'sentenceled_reg[2]'
INFO: [Synth 8-3886] merging instance 'SenD/word_reg[7]' (FD) to 'sentenceled_reg[2]'
INFO: [Synth 8-3886] merging instance 'SenD/word_reg[26]' (FD) to 'sentenceled_reg[2]'
INFO: [Synth 8-3886] merging instance 'SenD/word_reg[10]' (FD) to 'sentenceled_reg[2]'
INFO: [Synth 8-3886] merging instance 'SenD/word_reg[18]' (FD) to 'sentenceled_reg[2]'
INFO: [Synth 8-3886] merging instance 'SenD/word_reg[25]' (FD) to 'sentenceled_reg[2]'
INFO: [Synth 8-3886] merging instance 'SenD/word_reg[9]' (FD) to 'sentenceled_reg[2]'
INFO: [Synth 8-3886] merging instance 'SenD/word_reg[17]' (FD) to 'sentenceled_reg[2]'
INFO: [Synth 8-3886] merging instance 'SenD/word_reg[29]' (FD) to 'sentenceled_reg[2]'
INFO: [Synth 8-3886] merging instance 'SenD/word_reg[13]' (FD) to 'sentenceled_reg[2]'
INFO: [Synth 8-3886] merging instance 'SenD/word_reg[21]' (FD) to 'sentenceled_reg[2]'
INFO: [Synth 8-3886] merging instance 'SenD/word_reg[28]' (FD) to 'sentenceled_reg[2]'
INFO: [Synth 8-3886] merging instance 'SenD/word_reg[12]' (FD) to 'sentenceled_reg[2]'
INFO: [Synth 8-3886] merging instance 'SenD/word_reg[20]' (FD) to 'sentenceled_reg[2]'
INFO: [Synth 8-3886] merging instance 'SenD/word_reg[27]' (FD) to 'sentenceled_reg[2]'
INFO: [Synth 8-3886] merging instance 'SenD/word_reg[11]' (FD) to 'sentenceled_reg[2]'
INFO: [Synth 8-3886] merging instance 'SenD/word_reg[19]' (FD) to 'sentenceled_reg[2]'
INFO: [Synth 8-3886] merging instance 'SenD/letter_reg[7]' (FD) to 'sentenceled_reg[2]'
INFO: [Synth 8-3886] merging instance 'SenD/letter_reg[1]' (FD) to 'sentenceled_reg[2]'
INFO: [Synth 8-3886] merging instance 'SenD/letter_reg[3]' (FD) to 'sentenceled_reg[2]'
INFO: [Synth 8-3886] merging instance 'SenD/letter_reg[2]' (FD) to 'sentenceled_reg[2]'
INFO: [Synth 8-3886] merging instance 'SenD/letter_reg[6]' (FD) to 'sentenceled_reg[2]'
INFO: [Synth 8-3886] merging instance 'SenD/letter_reg[5]' (FD) to 'sentenceled_reg[2]'
INFO: [Synth 8-3886] merging instance 'SenD/letter_reg[4]' (FD) to 'sentenceled_reg[2]'
INFO: [Synth 8-3886] merging instance 'sentenceled_reg[3]' (FD) to 'tempSSDanode_reg[0]'
INFO: [Synth 8-3886] merging instance 'tempSSDanode_reg[0]' (FD) to 'KeyD/encSSD_reg[6]'
INFO: [Synth 8-3886] merging instance 'tempSSDanode_reg[1]' (FD) to 'KeyD/encSSD_reg[6]'
INFO: [Synth 8-3886] merging instance 'tempSSDanode_reg[2]' (FD) to 'KeyD/encSSD_reg[6]'
INFO: [Synth 8-3886] merging instance 'tempSSDanode_reg[3]' (FD) to 'sentenceled_reg[2]'
INFO: [Synth 8-3886] merging instance 'KeyD/encSSD_reg[0]' (FD) to 'sentenceled_reg[2]'
INFO: [Synth 8-3886] merging instance 'KeyD/encSSD_reg[1]' (FD) to 'KeyD/encSSD_reg[6]'
INFO: [Synth 8-3886] merging instance 'KeyD/encSSD_reg[2]' (FD) to 'KeyD/encSSD_reg[6]'
INFO: [Synth 8-3886] merging instance 'KeyD/encSSD_reg[3]' (FD) to 'KeyD/encSSD_reg[6]'
INFO: [Synth 8-3886] merging instance 'KeyD/encSSD_reg[4]' (FD) to 'KeyD/encSSD_reg[6]'
INFO: [Synth 8-3886] merging instance 'KeyD/encSSD_reg[5]' (FD) to 'KeyD/encSSD_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\KeyD/encSSD_reg[6] )
INFO: [Synth 8-3886] merging instance 'SSDanode_reg[0]' (FDSE) to 'SSDanode_reg[2]'
INFO: [Synth 8-3886] merging instance 'SSDanode_reg[1]' (FDSE) to 'SSDanode_reg[2]'
INFO: [Synth 8-3886] merging instance 'wordled_reg[0]' (FDE) to 'wordled_reg[1]'
INFO: [Synth 8-3886] merging instance 'wordled_reg[1]' (FDE) to 'wordled_reg[2]'
INFO: [Synth 8-3886] merging instance 'wordled_reg[2]' (FDE) to 'wordled_reg[3]'
INFO: [Synth 8-3886] merging instance 'wordled_reg[3]' (FDE) to 'wordled_reg[4]'
INFO: [Synth 8-3886] merging instance 'wordled_reg[4]' (FDE) to 'wordled_reg[5]'
INFO: [Synth 8-3886] merging instance 'wordled_reg[5]' (FDE) to 'wordled_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wordled_reg[6] )
INFO: [Synth 8-3886] merging instance 'sentenceled_reg[0]' (FD) to 'sentenceled_reg[2]'
INFO: [Synth 8-3886] merging instance 'sentenceled_reg[1]' (FD) to 'sentenceled_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sentenceled_reg[2] )
INFO: [Synth 8-3886] merging instance 'sentenceled_reg[2]' (FD) to 'SenD/letter_reg[0]'
INFO: [Synth 8-3886] merging instance 'SenD/letter_reg[0]' (FD) to 'LetD/encSSD_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LetD/encSSD_reg[0] )
INFO: [Synth 8-3886] merging instance 'KeyD/encSSD_reg[6]' (FD) to 'LetD/encSSD_reg[1]'
INFO: [Synth 8-3886] merging instance 'LetD/encSSD_reg[1]' (FD) to 'LetD/encSSD_reg[2]'
INFO: [Synth 8-3886] merging instance 'LetD/encSSD_reg[2]' (FD) to 'LetD/encSSD_reg[3]'
INFO: [Synth 8-3886] merging instance 'LetD/encSSD_reg[3]' (FD) to 'LetD/encSSD_reg[4]'
INFO: [Synth 8-3886] merging instance 'LetD/encSSD_reg[4]' (FD) to 'LetD/encSSD_reg[5]'
INFO: [Synth 8-3886] merging instance 'LetD/encSSD_reg[5]' (FD) to 'LetD/encSSD_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\LetD/encSSD_reg[6] )
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sencounter_reg[1]__0/Q' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:82]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:82]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:82]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'sencounter_reg[0]__0/Q' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:82]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:82]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:82]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'wordcounter_reg[3]__0/Q' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:83]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'wordcounter_reg[2]__0/Q' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:83]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'wordcounter_reg[1]__0/Q' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:83]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'wordcounter_reg[0]__0/Q' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:83]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'SSDcounter_reg[1]__0/Q' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:84]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:84]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:84]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'SSDcounter_reg[0]__0/Q' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:84]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:84]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:84]
WARNING: [Synth 8-3332] Sequential element (keycode_reg[7]) is unused and will be removed from module keyboard_TOP.
WARNING: [Synth 8-3332] Sequential element (keycode_reg[6]) is unused and will be removed from module keyboard_TOP.
WARNING: [Synth 8-3332] Sequential element (keycode_reg[5]) is unused and will be removed from module keyboard_TOP.
WARNING: [Synth 8-3332] Sequential element (keycode_reg[4]) is unused and will be removed from module keyboard_TOP.
WARNING: [Synth 8-3332] Sequential element (keycode_reg[3]) is unused and will be removed from module keyboard_TOP.
WARNING: [Synth 8-3332] Sequential element (keycode_reg[2]) is unused and will be removed from module keyboard_TOP.
WARNING: [Synth 8-3332] Sequential element (keycode_reg[1]) is unused and will be removed from module keyboard_TOP.
WARNING: [Synth 8-3332] Sequential element (keycode_reg[0]) is unused and will be removed from module keyboard_TOP.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'keycode_reg[7]__0/Q' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:59]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:59]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:59]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'keycode_reg[6]__0/Q' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:59]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:59]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:59]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'keycode_reg[5]__0/Q' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:59]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:59]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:59]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'keycode_reg[4]__0/Q' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:59]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:59]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:59]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'keycode_reg[3]__0/Q' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:59]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:59]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:59]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'keycode_reg[2]__0/Q' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:59]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:59]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:59]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'keycode_reg[1]__0/Q' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:59]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:59]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:59]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'keycode_reg[0]__0/Q' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:59]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:59]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.srcs/sources_1/new/keyboard_TOP.v:59]
WARNING: [Synth 8-3332] Sequential element (keyread_reg) is unused and will be removed from module keyboard_TOP.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 723.805 ; gain = 460.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 743.484 ; gain = 480.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 753.020 ; gain = 489.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 753.020 ; gain = 489.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 753.020 ; gain = 489.738
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 753.020 ; gain = 489.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 753.020 ; gain = 489.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 753.020 ; gain = 489.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 753.020 ; gain = 489.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 753.020 ; gain = 489.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT3 |     8|
|4     |FDRE |     8|
|5     |FDSE |     7|
|6     |IBUF |     4|
|7     |OBUF |    24|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    53|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 753.020 ; gain = 489.738
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 48 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 753.020 ; gain = 186.227
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 753.020 ; gain = 489.738
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 761.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
101 Infos, 14 Warnings, 48 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 761.461 ; gain = 511.254
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 761.461 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/patre/FPGA/keyboardDecoder/keyboardDecoder.runs/synth_1/keyboard_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file keyboard_TOP_utilization_synth.rpt -pb keyboard_TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 27 06:38:30 2019...
