set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "sdram_defs.v"]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "de10lite_top.vhd"]
set_global_assignment -name QIP_FILE [file join $::quartus(qip_path) "pll.qip"]

