Partition Merge report for Test_1kHz
Wed Jun 10 15:42:29 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Rapid Recompile Summary
  5. Partition Merge Rapid Recompile Table of Changed Logic Entities
  6. Partition Merge Rapid Recompile Table of Modified Assignments
  7. Connections to In-System Debugging Instance "auto_signaltap_0"
  8. Partition Merge Partition Pin Processing
  9. Partition Merge Resource Usage Summary
 10. Partition Merge RAM Summary
 11. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Successful - Wed Jun 10 15:42:29 2020           ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                   ; Test_1kHz                                       ;
; Top-level Entity Name           ; Test_1kHz                                       ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; 637 / 32,070 ( 2 % )                            ;
; Total registers                 ; 1056                                            ;
; Total pins                      ; 8 / 457 ( 2 % )                                 ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 77,824 / 4,065,280 ( 2 % )                      ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                                  ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1 / 6 ( 17 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                   ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used        ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Hybrid (Rapid Recompile) ; Source File            ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Hybrid (Rapid Recompile) ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Summary                                                                                          ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Partition Name                 ; Rapid Recompile Status ; Netlist Preservation Requested ; Netlist Preservation Achieved ; Notes ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Top                            ; Engaged                ; 90.55% (345 / 381)             ; 85.56% (326 / 381)            ;       ;
; sld_hub:auto_hub               ; Engaged                ; 95.83% (299 / 312)             ; 65.38% (204 / 312)            ;       ;
; sld_signaltap:auto_signaltap_0 ; Engaged                ; 51.10% (793 / 1552)            ; 48.78% (757 / 1552)           ;       ;
; hard_block:auto_generated_inst ; Engaged                ; 100.00% (44 / 44)              ; 100.00% (44 / 44)             ;       ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Changed Logic Entities                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Changed Logic Entities                                                                                                                                                                                                                                                                                               ; Number of Changed Nodes ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; |Test_1kHz                                                                                                                                                                                                                                                                                                           ; 35                      ;
; |Test_1kHz|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                         ; 1                       ;
; |sld_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub             ; 25                      ;
; |sld_signaltap                                                                                                                                                                                                                                                                                                       ; 245                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; 149                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; 116                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; 74                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; 45                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8i84:auto_generated                                                                                                                                           ; 41                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; 22                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; 20                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_79i:auto_generated                                                       ; 20                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; 10                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; 9                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; 5                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; 5                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; 4                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; 3                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Modified Assignments                                                            ;
+---------------------------------+--------------------------------------------------+----------------+--------------------+
; Modified Assignments            ; Target                                           ; Previous Value ; Current Value      ;
+---------------------------------+--------------------------------------------------+----------------+--------------------+
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|BCLK_reg[0]    ; --             ; acq_trigger_in[3]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|BCLK_reg[0]    ; --             ; acq_data_in[3]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|BCLK_reg[1]    ; --             ; acq_trigger_in[4]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|BCLK_reg[1]    ; --             ; acq_data_in[4]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|DACLRCK_reg[0] ; --             ; acq_trigger_in[5]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|DACLRCK_reg[0] ; --             ; acq_data_in[5]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|DACLRCK_reg[1] ; --             ; acq_trigger_in[6]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|DACLRCK_reg[1] ; --             ; acq_data_in[6]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[0]   ; --             ; acq_trigger_in[7]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[0]   ; --             ; acq_data_in[7]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[10]  ; --             ; acq_trigger_in[8]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[10]  ; --             ; acq_data_in[8]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[11]  ; --             ; acq_trigger_in[9]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[11]  ; --             ; acq_data_in[9]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[12]  ; --             ; acq_trigger_in[10] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[12]  ; --             ; acq_data_in[10]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[13]  ; --             ; acq_trigger_in[11] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[13]  ; --             ; acq_data_in[11]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[14]  ; --             ; acq_trigger_in[12] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[14]  ; --             ; acq_data_in[12]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[15]  ; --             ; acq_trigger_in[13] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[15]  ; --             ; acq_data_in[13]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[16]  ; --             ; acq_trigger_in[14] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[16]  ; --             ; acq_data_in[14]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[17]  ; --             ; acq_trigger_in[15] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[17]  ; --             ; acq_data_in[15]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[18]  ; --             ; acq_trigger_in[16] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[18]  ; --             ; acq_data_in[16]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[19]  ; --             ; acq_trigger_in[17] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[19]  ; --             ; acq_data_in[17]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[1]   ; --             ; acq_trigger_in[18] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[1]   ; --             ; acq_data_in[18]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[20]  ; --             ; acq_trigger_in[19] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[20]  ; --             ; acq_data_in[19]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[21]  ; --             ; acq_trigger_in[20] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[21]  ; --             ; acq_data_in[20]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[22]  ; --             ; acq_trigger_in[21] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[22]  ; --             ; acq_data_in[21]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[23]  ; --             ; acq_trigger_in[22] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[23]  ; --             ; acq_data_in[22]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[2]   ; --             ; acq_trigger_in[23] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[2]   ; --             ; acq_data_in[23]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[3]   ; --             ; acq_trigger_in[24] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[3]   ; --             ; acq_data_in[24]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[4]   ; --             ; acq_trigger_in[25] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[4]   ; --             ; acq_data_in[25]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[5]   ; --             ; acq_trigger_in[26] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[5]   ; --             ; acq_data_in[26]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[6]   ; --             ; acq_trigger_in[27] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[6]   ; --             ; acq_data_in[27]    ;
+---------------------------------+--------------------------------------------------+----------------+--------------------+
This list only includes the top 50 out of 128 changed assignments


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                    ;
+--------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                             ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                   ; Details ;
+--------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------+
; aud_bclk_export                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_bclk_export~input                                                                                                               ; N/A     ;
; aud_bclk_export                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_bclk_export~input                                                                                                               ; N/A     ;
; aud_dacdat_export                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio                                                                                             ; N/A     ;
; aud_dacdat_export                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio                                                                                             ; N/A     ;
; aud_daclrck_export                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_daclrck_export~input                                                                                                            ; N/A     ;
; aud_daclrck_export                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_daclrck_export~input                                                                                                            ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|BCLK_reg[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|BCLK_reg[0]                                                                                       ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|BCLK_reg[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|BCLK_reg[0]                                                                                       ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|BCLK_reg[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|BCLK_reg[1]                                                                                       ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|BCLK_reg[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|BCLK_reg[1]                                                                                       ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|DACLRCK_reg[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|DACLRCK_reg[0]                                                                                    ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|DACLRCK_reg[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|DACLRCK_reg[0]                                                                                    ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|DACLRCK_reg[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|DACLRCK_reg[1]                                                                                    ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|DACLRCK_reg[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|DACLRCK_reg[1]                                                                                    ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[0]                                                                                      ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[0]                                                                                      ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[10]                                                                                     ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[10]                                                                                     ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[11]                                                                                     ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[11]                                                                                     ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[12]                                                                                     ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[12]                                                                                     ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[13]                                                                                     ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[13]                                                                                     ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[14]                                                                                     ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[14]                                                                                     ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[15]                                                                                     ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[15]                                                                                     ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[16]                                                                                     ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[16]                                                                                     ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[17]                                                                                     ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[17]                                                                                     ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[18]                                                                                     ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[18]                                                                                     ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[19]                                                                                     ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[19]                                                                                     ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[1]                                                                                      ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[1]                                                                                      ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[20]                                                                                     ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[20]                                                                                     ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[21]                                                                                     ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[21]                                                                                     ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[22]                                                                                     ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[22]                                                                                     ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[23]                                                                                     ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[23]                                                                                     ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[2]                                                                                      ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[2]                                                                                      ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[3]                                                                                      ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[3]                                                                                      ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[4]                                                                                      ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[4]                                                                                      ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[5]                                                                                      ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[5]                                                                                      ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[6]                                                                                      ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[6]                                                                                      ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[7]                                                                                      ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[7]                                                                                      ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[8]                                                                                      ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[8]                                                                                      ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[9]                                                                                      ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|audio_reg[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|audio_reg[9]                                                                                      ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|clk            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Test_1kHz_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                                                        ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|count_reg[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|count_reg[0]                                                                                      ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|count_reg[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|count_reg[0]                                                                                      ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|count_reg[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|count_reg[1]                                                                                      ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|count_reg[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|count_reg[1]                                                                                      ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|count_reg[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|count_reg[2]                                                                                      ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|count_reg[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|count_reg[2]                                                                                      ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|count_reg[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|count_reg[3]                                                                                      ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|count_reg[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|count_reg[3]                                                                                      ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|count_reg[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|count_reg[4]                                                                                      ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|count_reg[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|count_reg[4]                                                                                      ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|count_reg[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|count_reg[5]                                                                                      ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|count_reg[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:a_1khz_sine_standalone_0|count_reg[5]                                                                                      ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|reset          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell ; N/A     ;
; sine1kHz:a_1khz_sine_standalone_0|reset          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
+--------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                      ;
+----------------------------------------------------------------+-----------+---------------+--------------------+---------------------------------------------+
; Name                                                           ; Partition ; Type          ; Location           ; Status                                      ;
+----------------------------------------------------------------+-----------+---------------+--------------------+---------------------------------------------+
; AUD_XCK                                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- AUD_XCK                                                 ; Top       ; Output Pad    ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- AUD_XCK~output                                          ; Top       ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                ;           ;               ;                    ;                                             ;
; altera_reserved_tck                                            ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tck                                     ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tck~input                               ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                ;           ;               ;                    ;                                             ;
; altera_reserved_tdi                                            ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tdi                                     ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tdi~input                               ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                ;           ;               ;                    ;                                             ;
; altera_reserved_tdo                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- altera_reserved_tdo                                     ; Top       ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tdo~output                              ; Top       ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                ;           ;               ;                    ;                                             ;
; altera_reserved_tms                                            ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tms                                     ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tms~input                               ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                ;           ;               ;                    ;                                             ;
; aud_bclk_export                                                ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- aud_bclk_export                                         ; Top       ; Bidir Pad     ; IOPAD_X16_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- aud_bclk_export~output                                  ; Top       ; Output Buffer ; IOOBUF_X16_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                ;           ;               ;                    ;                                             ;
; aud_dacdat_export                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- aud_dacdat_export                                       ; Top       ; Output Pad    ; IOPAD_X16_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- aud_dacdat_export~output                                ; Top       ; Output Buffer ; IOOBUF_X16_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                ;           ;               ;                    ;                                             ;
; aud_daclrck_export                                             ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- aud_daclrck_export                                      ; Top       ; Bidir Pad     ; IOPAD_X24_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- aud_daclrck_export~output                               ; Top       ; Output Buffer ; IOOBUF_X24_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                ;           ;               ;                    ;                                             ;
; audio_and_video_config_0_external_interface_SCLK               ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- audio_and_video_config_0_external_interface_SCLK        ; Top       ; Output Pad    ; IOPAD_X12_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- audio_and_video_config_0_external_interface_SCLK~output ; Top       ; Output Buffer ; IOOBUF_X12_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                ;           ;               ;                    ;                                             ;
; audio_and_video_config_0_external_interface_SDAT               ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- audio_and_video_config_0_external_interface_SDAT        ; Top       ; Bidir Pad     ; IOPAD_X12_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- audio_and_video_config_0_external_interface_SDAT~output ; Top       ; Output Buffer ; IOOBUF_X12_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                ;           ;               ;                    ;                                             ;
; clk_clk                                                        ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- clk_clk                                                 ; Top       ; Input Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- clk_clk~input                                           ; Top       ; Input Buffer  ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.a_1khz_sine_standalone_0_BCLK_reg_0_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.a_1khz_sine_standalone_0_BCLK_reg_1_                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.a_1khz_sine_standalone_0_DACLRCK_reg_0_             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.a_1khz_sine_standalone_0_DACLRCK_reg_1_             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.a_1khz_sine_standalone_0_audio_reg_0_               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.a_1khz_sine_standalone_0_audio_reg_10_              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.a_1khz_sine_standalone_0_audio_reg_11_              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.a_1khz_sine_standalone_0_audio_reg_12_              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.a_1khz_sine_standalone_0_audio_reg_13_              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.a_1khz_sine_standalone_0_audio_reg_14_              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.a_1khz_sine_standalone_0_audio_reg_15_              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.a_1khz_sine_standalone_0_audio_reg_16_              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.a_1khz_sine_standalone_0_audio_reg_17_              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.a_1khz_sine_standalone_0_audio_reg_18_              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.a_1khz_sine_standalone_0_audio_reg_19_              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.a_1khz_sine_standalone_0_audio_reg_1_               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.a_1khz_sine_standalone_0_audio_reg_20_              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.a_1khz_sine_standalone_0_audio_reg_21_              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.a_1khz_sine_standalone_0_audio_reg_22_              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.a_1khz_sine_standalone_0_audio_reg_23_              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.a_1khz_sine_standalone_0_audio_reg_2_               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.a_1khz_sine_standalone_0_audio_reg_3_               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.a_1khz_sine_standalone_0_audio_reg_4_               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.a_1khz_sine_standalone_0_audio_reg_5_               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.a_1khz_sine_standalone_0_audio_reg_6_               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.a_1khz_sine_standalone_0_audio_reg_7_               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.a_1khz_sine_standalone_0_audio_reg_8_               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.a_1khz_sine_standalone_0_audio_reg_9_               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.a_1khz_sine_standalone_0_clk                        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.a_1khz_sine_standalone_0_count_reg_0_               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.a_1khz_sine_standalone_0_count_reg_1_               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.a_1khz_sine_standalone_0_count_reg_2_               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.a_1khz_sine_standalone_0_count_reg_3_               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.a_1khz_sine_standalone_0_count_reg_4_               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.a_1khz_sine_standalone_0_count_reg_5_               ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; pre_syn.bp.a_1khz_sine_standalone_0_reset                      ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                ;           ;               ;                    ;                                             ;
; reset_reset_n                                                  ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- reset_reset_n                                           ; Top       ; Input Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- reset_reset_n~input                                     ; Top       ; Input Buffer  ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                ;           ;               ;                    ;                                             ;
+----------------------------------------------------------------+-----------+---------------+--------------------+---------------------------------------------+


+------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                 ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 598                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 544                      ;
;     -- 7 input functions                    ; 1                        ;
;     -- 6 input functions                    ; 156                      ;
;     -- 5 input functions                    ; 96                       ;
;     -- 4 input functions                    ; 95                       ;
;     -- <=3 input functions                  ; 196                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 1056                     ;
;                                             ;                          ;
; I/O pins                                    ; 8                        ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 77824                    ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 1                        ;
;     -- Fractional PLLs                      ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 516                      ;
; Total fan-out                               ; 6992                     ;
; Average fan-out                             ; 3.82                     ;
+---------------------------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8i84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 38           ; 2048         ; 38           ; 77824 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Wed Jun 10 15:42:25 2020
Info: Command: quartus_cdb --read_settings_files=on --write_settings_files=off Test_1kHz -c Test_1kHz --merge=on --recompile=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "Top"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_hub:auto_hub"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 109 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 17 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1358 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 4 output pins
    Info (21060): Implemented 3 bidirectional pins
    Info (21061): Implemented 1300 logic cells
    Info (21064): Implemented 38 RAM segments
Warning (20013): Ignored 1 assignments for entity "altsyncram_8e84" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_8e84 -tag quartusii was ignored
Warning (20013): Ignored 1 assignments for entity "altsyncram_ph84" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_ph84 -tag quartusii was ignored
Info: Quartus Prime Partition Merge was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4928 megabytes
    Info: Processing ended: Wed Jun 10 15:42:29 2020
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


