synthesis:  version Diamond (64-bit) 3.9.0.99.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Fri Jan 25 09:44:02 2019


Command Line:  synthesis -f Display_Ctl_impl1_lattice.synproj -gui 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = Display_Ctl.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p F:/Fpga_Project/BaseBoard/LAB5_Display_Ctl (searchpath added)
-p C:/Program Files (x86)/lscc/diamond/3.9_x64/ispfpga/xo2c00/data (searchpath added)
-p F:/Fpga_Project/BaseBoard/LAB5_Display_Ctl/impl1 (searchpath added)
-p F:/Fpga_Project/BaseBoard/LAB5_Display_Ctl (searchpath added)
Verilog design file = F:/Fpga_Project/BaseBoard/LAB5_Display_Ctl/Display_Ctl.v
Verilog design file = F:/Fpga_Project/BaseBoard/LAB5_Display_Ctl/Uart_Bus/Uart_Bus.v
Verilog design file = F:/Fpga_Project/BaseBoard/LAB5_Display_Ctl/Uart_Bus/Baud.v
Verilog design file = F:/Fpga_Project/BaseBoard/LAB5_Display_Ctl/Uart_Bus/Uart_Rx.v
Verilog design file = F:/Fpga_Project/BaseBoard/LAB5_Display_Ctl/Decoder.v
Verilog design file = F:/Fpga_Project/BaseBoard/LAB5_Display_Ctl/Segment_scan.v
NGD file = Display_Ctl_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/Program Files (x86)/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file f:/fpga_project/baseboard/lab5_display_ctl/display_ctl.v. VERI-1482
Analyzing Verilog file f:/fpga_project/baseboard/lab5_display_ctl/uart_bus/uart_bus.v. VERI-1482
Analyzing Verilog file f:/fpga_project/baseboard/lab5_display_ctl/uart_bus/baud.v. VERI-1482
Analyzing Verilog file f:/fpga_project/baseboard/lab5_display_ctl/uart_bus/uart_rx.v. VERI-1482
Analyzing Verilog file f:/fpga_project/baseboard/lab5_display_ctl/decoder.v. VERI-1482
Analyzing Verilog file f:/fpga_project/baseboard/lab5_display_ctl/segment_scan.v. VERI-1482
Analyzing Verilog file C:/Program Files (x86)/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): Display_Ctl
INFO - synthesis: f:/fpga_project/baseboard/lab5_display_ctl/display_ctl.v(18): compiling module Display_Ctl. VERI-1018
INFO - synthesis: f:/fpga_project/baseboard/lab5_display_ctl/uart_bus/uart_bus.v(18): compiling module Uart_Bus. VERI-1018
INFO - synthesis: f:/fpga_project/baseboard/lab5_display_ctl/uart_bus/baud.v(18): compiling module Baud. VERI-1018
INFO - synthesis: f:/fpga_project/baseboard/lab5_display_ctl/uart_bus/uart_rx.v(18): compiling module Uart_Rx. VERI-1018
INFO - synthesis: f:/fpga_project/baseboard/lab5_display_ctl/decoder.v(1): compiling module Decoder. VERI-1018
INFO - synthesis: f:/fpga_project/baseboard/lab5_display_ctl/segment_scan.v(18): compiling module Segment_scan. VERI-1018
Loading NGL library 'C:/Program Files (x86)/lscc/diamond/3.9_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/Program Files (x86)/lscc/diamond/3.9_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/Program Files (x86)/lscc/diamond/3.9_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/Program Files (x86)/lscc/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: C:/Program Files (x86)/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = Display_Ctl.
WARNING - synthesis: f:/fpga_project/baseboard/lab5_display_ctl/segment_scan.v(65): Register \u3/seg[0]_i1 is stuck at One. VDB-5014
WARNING - synthesis: f:/fpga_project/baseboard/lab5_display_ctl/segment_scan.v(65): Register \u3/seg[0]_i7 is stuck at Zero. VDB-5013



WARNING - synthesis: Bit 0 of Register \u3/data_i0 is stuck at Zero
WARNING - synthesis: f:/fpga_project/baseboard/lab5_display_ctl/segment_scan.v(162): Register \u3/state_i2 is stuck at Zero. VDB-5013
GSR instance connected to net rst_n_c.
Applying 1.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in Display_Ctl_drc.log.
Loading NGL library 'C:/Program Files (x86)/lscc/diamond/3.9_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/Program Files (x86)/lscc/diamond/3.9_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/Program Files (x86)/lscc/diamond/3.9_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/Program Files (x86)/lscc/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file Display_Ctl_impl1.ngd.

################### Begin Area Report (Display_Ctl)######################
Number of register bits => 110 of 4635 (2 % )
CCU2D => 12
FD1P3AX => 26
FD1P3IX => 10
FD1S3AX => 48
FD1S3IX => 26
GSR => 1
IB => 3
L6MUX21 => 33
LUT4 => 159
OB => 3
PFUMX => 45
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : u1/Uart_Rx_uut/rx_data_valid, loads : 40
  Net : clk_c, loads : 41
  Net : u3/clk_40khz, loads : 29
Clock Enable Nets
Number of Clock Enables: 12
Top 10 highest fanout Clock Enables:
  Net : u3/clk_40khz_enable_25, loads : 15
  Net : u3/clk_40khz_enable_28, loads : 6
  Net : u1/Uart_Rx_uut/clk_c_enable_4, loads : 6
  Net : u3/clk_40khz_enable_26, loads : 3
  Net : u3/clk_40khz_enable_8, loads : 1
  Net : u3/clk_40khz_enable_13, loads : 1
  Net : u3/clk_40khz_enable_23, loads : 1
  Net : u3/clk_40khz_enable_14, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : u3/cnt_main_0, loads : 39
  Net : u3/cnt_main_1, loads : 24
  Net : u3/cnt_main_2, loads : 16
  Net : u3/clk_40khz_enable_25, loads : 15
  Net : u3/cnt_write_1, loads : 15
  Net : u1/Uart_Rx_uut/cnt_12__N_29, loads : 12
  Net : u3/state_0, loads : 12
  Net : u3/state_1, loads : 11
  Net : u2/seg_data_26, loads : 10
  Net : u2/seg_data_25, loads : 10
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk2 [get_nets \u3/clk_40khz]           |    1.000 MHz|  133.494 MHz|     4  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets clk_c]                   |    1.000 MHz|  100.492 MHz|     6  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets rx_data_valid]           |    1.000 MHz|  436.110 MHz|     1  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 61.063  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.859  secs
--------------------------------------------------------------
