/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [3:0] _03_;
  reg [11:0] _04_;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [11:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire [17:0] celloutsig_0_24z;
  wire [17:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [13:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire [18:0] celloutsig_1_11z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(celloutsig_0_1z | in_data[81]);
  assign celloutsig_0_18z = ~((in_data[37] | in_data[14]) & celloutsig_0_4z);
  assign celloutsig_0_6z = _01_ | ~(celloutsig_0_4z);
  assign celloutsig_0_5z = celloutsig_0_1z | _02_;
  assign celloutsig_0_8z = celloutsig_0_3z[3] | _00_;
  assign celloutsig_0_14z = celloutsig_0_7z | celloutsig_0_5z;
  assign celloutsig_0_15z = celloutsig_0_8z | celloutsig_0_11z;
  assign celloutsig_0_1z = _01_ | _02_;
  assign celloutsig_0_23z = celloutsig_0_14z | celloutsig_0_2z[5];
  assign celloutsig_0_10z = celloutsig_0_9z[7:5] + in_data[73:71];
  assign celloutsig_0_24z = { celloutsig_0_16z[8:0], celloutsig_0_23z, celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_14z } + in_data[69:52];
  reg [3:0] _16_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _16_ <= 4'h0;
    else _16_ <= in_data[18:15];
  assign { _01_, _03_[2], _00_, _02_ } = _16_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _04_ <= 12'h000;
    else _04_ <= { celloutsig_1_1z[4:3], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_7z = { celloutsig_1_5z[3:1], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_5z } & { in_data[149:146], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_17z = celloutsig_0_16z[3:0] & { in_data[43:41], celloutsig_0_5z };
  assign celloutsig_0_20z = { celloutsig_0_17z[2:0], celloutsig_0_1z } == { celloutsig_0_9z[11:9], celloutsig_0_18z };
  assign celloutsig_1_6z = { celloutsig_1_1z[4], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z } == { in_data[156:144], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_18z = celloutsig_1_11z[16:13] >= _04_[9:6];
  assign celloutsig_1_19z = in_data[134:123] > { celloutsig_1_10z[4:0], celloutsig_1_16z, celloutsig_1_0z };
  assign celloutsig_1_8z = _04_[8:0] != { _04_[1:0], celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_7z = celloutsig_0_2z[4:2] != celloutsig_0_3z[4:2];
  assign celloutsig_0_11z = { _03_[2], _00_, celloutsig_0_9z } != { in_data[26:15], celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_1_16z = ~^ { celloutsig_1_10z[7], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_12z = ~^ { celloutsig_0_9z[13:5], celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_1_3z = ~^ in_data[140:115];
  assign celloutsig_1_4z = ~^ { in_data[139], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_11z = { in_data[175:172], celloutsig_1_4z, celloutsig_1_4z, _04_, celloutsig_1_4z } >> { celloutsig_1_10z[6:1], _04_, celloutsig_1_3z };
  assign celloutsig_0_9z = { celloutsig_0_2z[12:4], _01_, _03_[2], _00_, _02_, celloutsig_0_5z } >> { celloutsig_0_2z[17:16], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[120:115] <<< in_data[122:117];
  assign celloutsig_0_2z = { in_data[67:54], _01_, _03_[2], _00_, _02_ } <<< in_data[93:76];
  assign celloutsig_1_10z = _04_[10:2] >>> { celloutsig_1_7z[6:1], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_1z = celloutsig_1_0z[4:0] >>> in_data[180:176];
  assign celloutsig_0_3z = in_data[21:17] ~^ { in_data[49], _01_, _03_[2], _00_, _02_ };
  assign celloutsig_0_16z = { celloutsig_0_3z, celloutsig_0_7z, _01_, _03_[2], _00_, _02_, celloutsig_0_8z, celloutsig_0_12z } ~^ { in_data[19:18], celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_15z };
  assign celloutsig_1_5z = _04_[8:4] ~^ celloutsig_1_1z;
  assign { _03_[3], _03_[1:0] } = { _01_, _00_, _02_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[17:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
