/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.04
Build    : 1.0.36
Hash     : 7f61936
Date     : Apr 17 2024
Type     : Engineering
Log Time   : Wed Apr 17 13:12:06 2024 GMT

INFO: Created design: primitive_example_design_5. Project type: rtl
INFO: Target device: GEMINI_COMPACT_10x8
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/./rtl/primitive_example_design_5.v
INFO: Adding SV_2012 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/./sim/co_sim_tb/co_sim_primitive_example_design_5.v
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: primitive_example_design_5
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/analysis/primitive_example_design_5_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/analysis/primitive_example_design_5_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/analysis/primitive_example_design_5_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/./rtl/primitive_example_design_5.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/./rtl/primitive_example_design_5.v' to AST representation.
Generating RTLIL representation for module `\primitive_example_design_5'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top primitive_example_design_5' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \primitive_example_design_5

3.2. Analyzing design hierarchy..
Top module:  \primitive_example_design_5
Removed 0 unused modules.
Warning: Resizing cell port primitive_example_design_5.iddr_ist3.Q from 1 bits to 2 bits.
Warning: Resizing cell port primitive_example_design_5.iddr_ist2.Q from 1 bits to 2 bits.
Warning: Resizing cell port primitive_example_design_5.iddr_ist1.Q from 1 bits to 2 bits.

Dumping file hier_info.json ...
 Process module "DFFRE"
 Process module "I_BUF"
 Process module "I_DDR"
 Process module "O_BUFT_DS"
Dumping file port_info.json ...

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: 5f85f1cb3a, CPU: user 0.03s system 0.01s, MEM: 17.32 MB peak
Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os)
Time spent: 94% 4x read_verilog (0 sec), 4% 1x analyze (0 sec), ...
INFO: ANL: Design primitive_example_design_5 is analyzed
INFO: ANL: Top Modules: primitive_example_design_5

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: primitive_example_design_5
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/yosys -s primitive_example_design_5.ys -l primitive_example_design_5_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/yosys -s primitive_example_design_5.ys -l primitive_example_design_5_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `primitive_example_design_5.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/./rtl/primitive_example_design_5.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/./rtl/primitive_example_design_5.v' to AST representation.
Generating RTLIL representation for module `\primitive_example_design_5'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \primitive_example_design_5

3.2. Analyzing design hierarchy..
Top module:  \primitive_example_design_5
Removed 0 unused modules.
Warning: Resizing cell port primitive_example_design_5.iddr_ist3.Q from 1 bits to 2 bits.
Warning: Resizing cell port primitive_example_design_5.iddr_ist2.Q from 1 bits to 2 bits.
Warning: Resizing cell port primitive_example_design_5.iddr_ist1.Q from 1 bits to 2 bits.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \primitive_example_design_5

4.17.2. Analyzing design hierarchy..
Top module:  \primitive_example_design_5
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

4.19. Executing SPLITNETS pass (splitting up multi-bit signals).

4.20. Executing DEMUXMAP pass.

4.21. Executing FLATTEN pass (flatten design).

4.22. Executing DEMUXMAP pass.

4.23. Executing TRIBUF pass.

4.24. Executing TRIBUF pass.

4.25. Executing DEMINOUT pass (demote inout ports to input or output).

4.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

4.27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_5..

4.28. Executing CHECK pass (checking for obvious problems).
Checking module primitive_example_design_5...
Found and reported 0 problems.

4.29. Printing statistics.

=== primitive_example_design_5 ===

   Number of wires:                 22
   Number of wire bits:             36
   Number of public wires:          19
   Number of public wire bits:      33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     DFFRE                           3
     I_BUF                           5
     I_DDR                           3
     O_BUFT_DS                       3

4.30. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

4.31. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.33. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_5.
Performed a total of 0 changes.

4.34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.35. Executing OPT_SHARE pass.

4.36. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_5..

4.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

RUN-OPT ITERATIONS DONE : 1

4.39. Executing FSM pass (extract and optimize FSM).

4.39.1. Executing FSM_DETECT pass (finding FSMs in design).

4.39.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.39.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_5..

4.39.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.39.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.39.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.39.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.40. Executing WREDUCE pass (reducing word size of cells).

4.41. Executing PEEPOPT pass (run peephole optimizers).

4.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_5..

4.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

4.44. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_5.
Performed a total of 0 changes.

4.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.48. Executing OPT_SHARE pass.

4.49. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.50. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_5..

4.51. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

RUN-OPT ITERATIONS DONE : 1

4.52. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

4.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.54. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.55. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_5.
Performed a total of 0 changes.

4.56. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.57. Executing OPT_SHARE pass.

4.58. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_5..

4.60. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

RUN-OPT ITERATIONS DONE : 1

4.61. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

4.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.63. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.64. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_5.
Performed a total of 0 changes.

4.65. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.66. Executing OPT_SHARE pass.

4.67. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.68. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.69. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_5..

4.70. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

RUN-OPT ITERATIONS DONE : 1

4.71. Executing WREDUCE pass (reducing word size of cells).

4.72. Executing PEEPOPT pass (run peephole optimizers).

4.73. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_5..

4.74. Executing DEMUXMAP pass.

4.75. Executing SPLITNETS pass (splitting up multi-bit signals).

4.76. Printing statistics.

=== primitive_example_design_5 ===

   Number of wires:                 22
   Number of wire bits:             36
   Number of public wires:          19
   Number of public wire bits:      33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     DFFRE                           3
     I_BUF                           5
     I_DDR                           3
     O_BUFT_DS                       3

4.77. Executing RS_DSP_MULTADD pass.

4.78. Executing WREDUCE pass (reducing word size of cells).

4.79. Executing RS_DSP_MACC pass.

4.80. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_5..

4.81. Executing TECHMAP pass (map to technology primitives).

4.81.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.81.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.82. Printing statistics.

=== primitive_example_design_5 ===

   Number of wires:                 22
   Number of wire bits:             36
   Number of public wires:          19
   Number of public wire bits:      33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     DFFRE                           3
     I_BUF                           5
     I_DDR                           3
     O_BUFT_DS                       3

4.83. Executing TECHMAP pass (map to technology primitives).

4.83.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.83.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.84. Printing statistics.

=== primitive_example_design_5 ===

   Number of wires:                 22
   Number of wire bits:             36
   Number of public wires:          19
   Number of public wire bits:      33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     DFFRE                           3
     I_BUF                           5
     I_DDR                           3
     O_BUFT_DS                       3

4.85. Executing TECHMAP pass (map to technology primitives).

4.85.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.85.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.86. Executing TECHMAP pass (map to technology primitives).

4.86.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.86.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.87. Executing TECHMAP pass (map to technology primitives).

4.87.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.87.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.88. Executing RS_DSP_SIMD pass.

4.89. Executing TECHMAP pass (map to technology primitives).

4.89.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.89.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.90. Executing TECHMAP pass (map to technology primitives).

4.90.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.90.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.91. Executing rs_pack_dsp_regs pass.

4.92. Executing RS_DSP_IO_REGS pass.

4.93. Executing TECHMAP pass (map to technology primitives).

4.93.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.93.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.94. Executing TECHMAP pass (map to technology primitives).

4.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.95. Printing statistics.

=== primitive_example_design_5 ===

   Number of wires:                 22
   Number of wire bits:             36
   Number of public wires:          19
   Number of public wire bits:      33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     DFFRE                           3
     I_BUF                           5
     I_DDR                           3
     O_BUFT_DS                       3

4.96. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module primitive_example_design_5:
  created 0 $alu and 0 $macc cells.

4.97. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

4.98. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.99. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.100. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_5.
Performed a total of 0 changes.

4.101. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.102. Executing OPT_SHARE pass.

4.103. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.104. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_5..

4.105. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

RUN-OPT ITERATIONS DONE : 1

4.106. Printing statistics.

=== primitive_example_design_5 ===

   Number of wires:                 22
   Number of wire bits:             36
   Number of public wires:          19
   Number of public wire bits:      33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     DFFRE                           3
     I_BUF                           5
     I_DDR                           3
     O_BUFT_DS                       3

4.107. Executing MEMORY pass.

4.107.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.107.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.107.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.107.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.107.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.107.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_5..

4.107.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.107.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.107.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_5..

4.107.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.108. Printing statistics.

=== primitive_example_design_5 ===

   Number of wires:                 22
   Number of wire bits:             36
   Number of public wires:          19
   Number of public wire bits:      33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     DFFRE                           3
     I_BUF                           5
     I_DDR                           3
     O_BUFT_DS                       3

4.109. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.110. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_5..

4.111. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.112. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.113. Executing Rs_BRAM_Split pass.

4.114. Executing TECHMAP pass (map to technology primitives).

4.114.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.114.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.115. Executing TECHMAP pass (map to technology primitives).

4.115.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.115.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.116. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.117. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

4.118. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.119. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.120. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_5.
Performed a total of 0 changes.

4.121. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.122. Executing OPT_SHARE pass.

4.123. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.124. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_5..

4.125. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

RUN-OPT ITERATIONS DONE : 1

4.126. Executing PMUXTREE pass.

4.127. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.128. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.129. Executing TECHMAP pass (map to technology primitives).

4.129.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.129.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.129.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.130. Printing statistics.

=== primitive_example_design_5 ===

   Number of wires:                 22
   Number of wire bits:             36
   Number of public wires:          19
   Number of public wire bits:      33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     DFFRE                           3
     I_BUF                           5
     I_DDR                           3
     O_BUFT_DS                       3

4.131. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

4.132. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.133. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.134. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_5.
Performed a total of 0 changes.

4.135. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.136. Executing OPT_SHARE pass.

4.137. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.138. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_5..

4.139. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

RUN-OPT ITERATIONS DONE : 1

4.140. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

4.141. Executing TECHMAP pass (map to technology primitives).

4.141.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.141.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.142. Printing statistics.

=== primitive_example_design_5 ===

   Number of wires:                 22
   Number of wire bits:             36
   Number of public wires:          19
   Number of public wire bits:      33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     DFFRE                           3
     I_BUF                           5
     I_DDR                           3
     O_BUFT_DS                       3

4.143. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

4.144. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.145. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.146. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_5.
Performed a total of 0 changes.

4.147. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.148. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.149. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_5..

4.150. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

RUN-OPT ITERATIONS DONE : 1

4.151. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

4.152. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.153. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.154. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_5.
Performed a total of 0 changes.

4.155. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.156. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.157. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_5..

4.158. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

RUN-OPT ITERATIONS DONE : 1

4.159. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

4.160. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.161. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.162. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_5.
Performed a total of 0 changes.

4.163. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.164. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.165. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.166. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_5..

4.167. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

RUN-OPT ITERATIONS DONE : 1

4.168. Printing statistics.

=== primitive_example_design_5 ===

   Number of wires:                 22
   Number of wire bits:             36
   Number of public wires:          19
   Number of public wire bits:      33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     DFFRE                           3
     I_BUF                           5
     I_DDR                           3
     O_BUFT_DS                       3

   Number of Generic REGs:          0

ABC-DFF iteration : 1

4.169. Executing ABC pass (technology mapping using ABC).

4.169.1. Summary of detected clock domains:
  14 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.169.2. Extracting gate netlist of module `\primitive_example_design_5' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=1).
Don't call ABC as there is nothing to map.

4.170. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

4.171. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.172. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.173. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_5.
Performed a total of 0 changes.

4.174. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.175. Executing OPT_SHARE pass.

4.176. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.177. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_5..

4.178. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.179. Executing ABC pass (technology mapping using ABC).

4.179.1. Summary of detected clock domains:
  14 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.179.2. Extracting gate netlist of module `\primitive_example_design_5' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=1).
Don't call ABC as there is nothing to map.

4.180. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

4.181. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.182. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.183. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_5.
Performed a total of 0 changes.

4.184. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.185. Executing OPT_SHARE pass.

4.186. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.187. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_5..

4.188. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.189. Executing ABC pass (technology mapping using ABC).

4.189.1. Summary of detected clock domains:
  14 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.189.2. Extracting gate netlist of module `\primitive_example_design_5' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=2).
Don't call ABC as there is nothing to map.

4.190. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

4.191. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.192. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.193. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_5.
Performed a total of 0 changes.

4.194. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.195. Executing OPT_SHARE pass.

4.196. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.197. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_5..

4.198. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.199. Executing ABC pass (technology mapping using ABC).

4.199.1. Summary of detected clock domains:
  14 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.199.2. Extracting gate netlist of module `\primitive_example_design_5' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=2).
Don't call ABC as there is nothing to map.

4.200. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

4.201. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.202. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.203. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_5.
Performed a total of 0 changes.

4.204. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.205. Executing OPT_SHARE pass.

4.206. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.207. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_5..

4.208. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

RUN-OPT ITERATIONS DONE : 1
select with DFL2 synthesis (thresh-logic=0.920000, thresh_dff=0.980000)

4.209. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.210. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

4.211. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.212. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.213. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_5.
Performed a total of 0 changes.

4.214. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.215. Executing OPT_SHARE pass.

4.216. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.217. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_5..

4.218. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

RUN-OPT ITERATIONS DONE : 1

4.219. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

4.220. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.221. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.222. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_5.
Performed a total of 0 changes.

4.223. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.224. Executing OPT_SHARE pass.

4.225. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.226. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_5..

4.227. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

RUN-OPT ITERATIONS DONE : 1

4.228. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

4.229. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.230. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.231. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_5.
Performed a total of 0 changes.

4.232. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.233. Executing OPT_SHARE pass.

4.234. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.235. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.236. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_5..

4.237. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

RUN-OPT ITERATIONS DONE : 1

4.238. Executing BMUXMAP pass.

4.239. Executing DEMUXMAP pass.

4.240. Executing ABC pass (technology mapping using ABC).

4.240.1. Extracting gate netlist of module `\primitive_example_design_5' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=1).
Don't call ABC as there is nothing to map.

4.241. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

4.242. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.243. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.244. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_5.
Performed a total of 0 changes.

4.245. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.246. Executing OPT_SHARE pass.

4.247. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.248. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_5..

4.249. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

RUN-OPT ITERATIONS DONE : 1

4.250. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.251. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

4.252. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.253. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.254. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_5.
Performed a total of 0 changes.

4.255. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.256. Executing OPT_SHARE pass.

4.257. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.258. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_5..

4.259. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

RUN-OPT ITERATIONS DONE : 1

4.260. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

4.261. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.262. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.263. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_5.
Performed a total of 0 changes.

4.264. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.265. Executing OPT_SHARE pass.

4.266. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.267. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.268. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_5..

4.269. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

RUN-OPT ITERATIONS DONE : 1

4.270. Printing statistics.

=== primitive_example_design_5 ===

   Number of wires:                 22
   Number of wire bits:             36
   Number of public wires:          19
   Number of public wire bits:      33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     DFFRE                           3
     I_BUF                           5
     I_DDR                           3
     O_BUFT_DS                       3

4.271. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.272. Executing RS_DFFSR_CONV pass.

4.273. Printing statistics.

=== primitive_example_design_5 ===

   Number of wires:                 22
   Number of wire bits:             36
   Number of public wires:          19
   Number of public wire bits:      33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     DFFRE                           3
     I_BUF                           5
     I_DDR                           3
     O_BUFT_DS                       3

4.274. Executing TECHMAP pass (map to technology primitives).

4.274.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.274.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.274.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~120 debug messages>

4.275. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

4.276. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.277. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

4.278. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.279. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.280. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_5..

4.281. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

4.282. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.283. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.284. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_5.
Performed a total of 0 changes.

4.285. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.286. Executing OPT_SHARE pass.

4.287. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.288. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_5..

4.289. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

RUN-OPT ITERATIONS DONE : 1

4.290. Executing TECHMAP pass (map to technology primitives).

4.290.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.290.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.291. Executing ABC pass (technology mapping using ABC).

4.291.1. Extracting gate netlist of module `\primitive_example_design_5' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=1).
Don't call ABC as there is nothing to map.

4.292. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

4.293. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.294. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \primitive_example_design_5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.295. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \primitive_example_design_5.
Performed a total of 0 changes.

4.296. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\primitive_example_design_5'.
Removed a total of 0 cells.

4.297. Executing OPT_SHARE pass.

4.298. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.299. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_5..

4.300. Executing OPT_EXPR pass (perform const folding).
Optimizing module primitive_example_design_5.

RUN-OPT ITERATIONS DONE : 1

4.301. Executing HIERARCHY pass (managing design hierarchy).

4.301.1. Analyzing design hierarchy..
Top module:  \primitive_example_design_5

4.301.2. Analyzing design hierarchy..
Top module:  \primitive_example_design_5
Removed 0 unused modules.

4.302. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_5..

4.303. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.304. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-219.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.1-254.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.1-278.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:288.1-299.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:309.1-316.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:326.1-337.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:347.1-365.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:375.1-381.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:391.1-397.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:407.1-413.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:423.1-429.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:439.1-445.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:455.1-461.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:471.1-485.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:495.1-509.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:519.1-532.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:542.1-555.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:565.1-572.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:582.1-593.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:603.1-612.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:622.1-638.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:648.1-663.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:673.1-687.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:697.1-714.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:724.1-763.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:773.1-812.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:822.1-828.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:838.1-844.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:854.1-862.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:872.1-880.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:890.1-943.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:953.1-982.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:999.1-1004.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1012.1-1017.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1026.1-1032.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1040.1-1046.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1055.1-1061.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1070.1-1076.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1081.1-1131.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1136.1-1170.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1175.1-1221.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.305. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting rs__CLK_BUF on primitive_example_design_5.clk_buf_out[0].

4.306. Executing TECHMAP pass (map to technology primitives).

4.306.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.306.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~7 debug messages>

4.307. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_5..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.308. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Marking already mapped port: I_BUF.I[0].
Marking already mapped port: O_BUFT_DS.O_N[0].
Marking already mapped port: O_BUFT_DS.O_P[0].
Marking already mapped port: primitive_example_design_5.clk[0].
Marking already mapped port: primitive_example_design_5.in[0].
Marking already mapped port: primitive_example_design_5.in[1].
Marking already mapped port: primitive_example_design_5.in[2].
Marking already mapped port: primitive_example_design_5.q_n[0].
Marking already mapped port: primitive_example_design_5.q_n[1].
Marking already mapped port: primitive_example_design_5.q_n[2].
Marking already mapped port: primitive_example_design_5.q_p[0].
Marking already mapped port: primitive_example_design_5.q_p[1].
Marking already mapped port: primitive_example_design_5.q_p[2].
Marking already mapped port: primitive_example_design_5.rst[0].
Mapping port primitive_example_design_5.ibuf1_en using rs__I_BUF.
Mapping port primitive_example_design_5.ibuf2_en using rs__I_BUF.
Mapping port primitive_example_design_5.ibuf3_en using rs__I_BUF.
Mapping port primitive_example_design_5.ibuf4_en using rs__I_BUF.
Mapping port primitive_example_design_5.ibuf5_en using rs__I_BUF.
Mapping port primitive_example_design_5.iddr_en using rs__I_BUF.
Mapping port primitive_example_design_5.obuft_ds_en1 using rs__I_BUF.
Mapping port primitive_example_design_5.obuft_ds_en2 using rs__I_BUF.
Mapping port primitive_example_design_5.obuft_ds_en3 using rs__I_BUF.

4.309. Executing TECHMAP pass (map to technology primitives).

4.309.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.309.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~17 debug messages>

4.310. Printing statistics.

=== primitive_example_design_5 ===

   Number of wires:                 65
   Number of wire bits:             81
   Number of public wires:          19
   Number of public wire bits:      33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 26
     CLK_BUF                         1
     DFFRE                           3
     I_BUF                          16
     I_DDR                           3
     O_BUFT_DS                       3

4.311. Executing TECHMAP pass (map to technology primitives).

4.311.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.311.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

4.312. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \primitive_example_design_5..
Removed 0 unused cells and 33 unused wires.
<suppressed ~1 debug messages>

4.313. Printing statistics.

=== primitive_example_design_5 ===

   Number of wires:                 32
   Number of wire bits:             48
   Number of public wires:          19
   Number of public wire bits:      33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 26
     CLK_BUF                         1
     DFFRE                           3
     I_BUF                          16
     I_DDR                           3
     O_BUFT_DS                       3

   Number of LUTs:                   0
   Number of REGs:                   3
   Number of CARRY ADDERs:           0

4.314. Executing SPLITNETS pass (splitting up multi-bit signals).

4.315. Executing HIERARCHY pass (managing design hierarchy).

4.315.1. Analyzing design hierarchy..
Top module:  \primitive_example_design_5

4.315.2. Analyzing design hierarchy..
Top module:  \primitive_example_design_5
Removed 0 unused modules.

Dumping port properties into 'port_info.json' file.

5. Executing Verilog backend.
Dumping module `\primitive_example_design_5'.

6. Executing BLIF backend.
After Adding wire

7. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_primitive_example_design_5.
<suppressed ~1 debug messages>

8. Executing Verilog backend.
Dumping module `\primitive_example_design_5'.

9. Executing BLIF backend.
Run Script

10. Executing Verilog backend.
Dumping module `\primitive_example_design_5'.

11. Executing BLIF backend.

12. Executing Verilog backend.
Dumping module `\fabric_primitive_example_design_5'.

13. Executing BLIF backend.

Warnings: 4 unique messages, 4 total
End of script. Logfile hash: 224c92c1ee, CPU: user 0.50s system 0.03s, MEM: 23.69 MB peak
Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os)
Time spent: 44% 44x read_verilog (0 sec), 10% 8x write_verilog (0 sec), ...
INFO: SYN: Design primitive_example_design_5 is synthesized
Modification completed.
INFO: SGT: ##################################################
INFO: SGT: Gate simulation for design: primitive_example_design_5
INFO: SGT: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -s co_sim_primitive_example_design_5 -I../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/./rtl -I/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/./sim/co_sim_tb -y ../../../.././rtl -Y .v -Y .sv -g2012 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/./sim/co_sim_tb/co_sim_primitive_example_design_5.v /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/synthesis/primitive_example_design_5_post_synth.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Icarus Verilog Preprocessor version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 1999-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
Indexing library: ../../../.././rtl
Using language generation: IEEE1800-2012,no-specify,no-interconnect,xtypes,icarus-misc
PARSING INPUT
ELABORATING DESIGN
 ... done, 0.02 seconds.
Loading library file ../../../.././rtl/primitive_example_design_5.v.
Executing: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/ivlpp  -L -F"/tmp/ivrlg2ebf1db6" -P"/tmp/ivrliebf1db6" "../../../.././rtl/primitive_example_design_5.v"
...parsing output from preprocessor...
... Load module complete.
../../../.././rtl/primitive_example_design_5.v:20: warning: Port 5 (Q) of I_DDR expects 2 bits, got 1.
../../../.././rtl/primitive_example_design_5.v:20:        : Padding 1 high bits of the port.
../../../.././rtl/primitive_example_design_5.v:21: warning: Port 5 (Q) of I_DDR expects 2 bits, got 1.
../../../.././rtl/primitive_example_design_5.v:21:        : Padding 1 high bits of the port.
../../../.././rtl/primitive_example_design_5.v:22: warning: Port 5 (Q) of I_DDR expects 2 bits, got 1.
../../../.././rtl/primitive_example_design_5.v:22:        : Padding 1 high bits of the port.
RUNNING FUNCTORS
 ... done, 0.02 seconds.
 -F cprop ...
 ... Iteration detected 11 optimizations.
 ... Iteration detected 0 optimizations.
 ... Look for dangling constants
 ... done
 ... scan for dangling signal and event nodes. (scomplete=F, ecomplete=F)
 -F nodangle ...
 ... 1 iterations deleted 128 dangling signals and 0 events.
 ... scan for dangling signal and event nodes. (scomplete=T, ecomplete=F)
 ... 2 iterations deleted 128 dangling signals and 16 events.
 ... done
CALCULATING ISLANDS
 ... done, 0 seconds.
CODE GENERATION
 ... invoking target_design
STATISTICS
lex_string: add_count=4614 hit_count=28965
 ... done, 0 seconds.
Icarus Verilog version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 2000-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

translate: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/ivlpp -v -L -F"/tmp/ivrlg2ebf1db6" -f"/tmp/ivrlgebf1db6" -p"/tmp/ivrliebf1db6" |/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/ivl -v -C"/tmp/ivrlhebf1db6" -C"/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/vvp.conf" -- -
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/HDL_simulator/iverilog/bin/vvp ./a.out -fst
FST info: dumpfile primitive_example_design_4.vcd opened for output.
Data Matched. Golden q_n: 7, Netlist q_n: 7, Golden q_p: 0, Netlist q_p: 0, Time: 20000
Data Matched. Golden q_n: 0, Netlist q_n: 0, Golden q_p: 7, Netlist q_p: 7, Time: 22000
Data Matched. Golden q_n: 3, Netlist q_n: 3, Golden q_p: 4, Netlist q_p: 4, Time: 24000
Data Matched. Golden q_n: 6, Netlist q_n: 6, Golden q_p: 1, Netlist q_p: 1, Time: 26000
Data Matched. Golden q_n: 6, Netlist q_n: 6, Golden q_p: 1, Netlist q_p: 1, Time: 28000
Data Matched. Golden q_n: 4, Netlist q_n: 4, Golden q_p: 3, Netlist q_p: 3, Time: 30000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 32000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 34000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 36000
Data Matched. Golden q_n: 5, Netlist q_n: 5, Golden q_p: 2, Netlist q_p: 2, Time: 38000
Data Matched. Golden q_n: 6, Netlist q_n: 6, Golden q_p: 1, Netlist q_p: 1, Time: 40000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 42000
Data Matched. Golden q_n: 1, Netlist q_n: 1, Golden q_p: 6, Netlist q_p: 6, Time: 44000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 46000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 48000
Data Matched. Golden q_n: 3, Netlist q_n: 3, Golden q_p: 4, Netlist q_p: 4, Time: 50000
Data Matched. Golden q_n: 6, Netlist q_n: 6, Golden q_p: 1, Netlist q_p: 1, Time: 52000
Data Matched. Golden q_n: 1, Netlist q_n: 1, Golden q_p: 6, Netlist q_p: 6, Time: 54000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 56000
Data Matched. Golden q_n: 5, Netlist q_n: 5, Golden q_p: 2, Netlist q_p: 2, Time: 58000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 60000
Data Matched. Golden q_n: 0, Netlist q_n: 0, Golden q_p: 7, Netlist q_p: 7, Time: 62000
Data Matched. Golden q_n: 5, Netlist q_n: 5, Golden q_p: 2, Netlist q_p: 2, Time: 64000
Data Matched. Golden q_n: 0, Netlist q_n: 0, Golden q_p: 7, Netlist q_p: 7, Time: 66000
Data Matched. Golden q_n: 5, Netlist q_n: 5, Golden q_p: 2, Netlist q_p: 2, Time: 68000
Data Matched. Golden q_n: 1, Netlist q_n: 1, Golden q_p: 6, Netlist q_p: 6, Time: 70000
Data Matched. Golden q_n: 7, Netlist q_n: 7, Golden q_p: 0, Netlist q_p: 0, Time: 72000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 74000
Data Matched. Golden q_n: 3, Netlist q_n: 3, Golden q_p: 4, Netlist q_p: 4, Time: 76000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 78000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 80000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 82000
Data Matched. Golden q_n: 4, Netlist q_n: 4, Golden q_p: 3, Netlist q_p: 3, Time: 84000
Data Matched. Golden q_n: 5, Netlist q_n: 5, Golden q_p: 2, Netlist q_p: 2, Time: 86000
Data Matched. Golden q_n: 7, Netlist q_n: 7, Golden q_p: 0, Netlist q_p: 0, Time: 88000
Data Matched. Golden q_n: 7, Netlist q_n: 7, Golden q_p: 0, Netlist q_p: 0, Time: 90000
Data Matched. Golden q_n: 5, Netlist q_n: 5, Golden q_p: 2, Netlist q_p: 2, Time: 92000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 94000
Data Matched. Golden q_n: 1, Netlist q_n: 1, Golden q_p: 6, Netlist q_p: 6, Time: 96000
Data Matched. Golden q_n: 4, Netlist q_n: 4, Golden q_p: 3, Netlist q_p: 3, Time: 98000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 100000
Data Matched. Golden q_n: 4, Netlist q_n: 4, Golden q_p: 3, Netlist q_p: 3, Time: 102000
Data Matched. Golden q_n: 4, Netlist q_n: 4, Golden q_p: 3, Netlist q_p: 3, Time: 104000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 106000
Data Matched. Golden q_n: 5, Netlist q_n: 5, Golden q_p: 2, Netlist q_p: 2, Time: 108000
Data Matched. Golden q_n: 1, Netlist q_n: 1, Golden q_p: 6, Netlist q_p: 6, Time: 110000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 112000
Data Matched. Golden q_n: 0, Netlist q_n: 0, Golden q_p: 7, Netlist q_p: 7, Time: 114000
Data Matched. Golden q_n: 4, Netlist q_n: 4, Golden q_p: 3, Netlist q_p: 3, Time: 116000
Data Matched. Golden q_n: 5, Netlist q_n: 5, Golden q_p: 2, Netlist q_p: 2, Time: 118000
Data Matched. Golden q_n: 5, Netlist q_n: 5, Golden q_p: 2, Netlist q_p: 2, Time: 120000
Data Matched. Golden q_n: 3, Netlist q_n: 3, Golden q_p: 4, Netlist q_p: 4, Time: 122000
Data Matched. Golden q_n: 5, Netlist q_n: 5, Golden q_p: 2, Netlist q_p: 2, Time: 124000
Data Matched. Golden q_n: 5, Netlist q_n: 5, Golden q_p: 2, Netlist q_p: 2, Time: 126000
Data Matched. Golden q_n: 6, Netlist q_n: 6, Golden q_p: 1, Netlist q_p: 1, Time: 128000
Data Matched. Golden q_n: 7, Netlist q_n: 7, Golden q_p: 0, Netlist q_p: 0, Time: 130000
Data Matched. Golden q_n: 7, Netlist q_n: 7, Golden q_p: 0, Netlist q_p: 0, Time: 132000
Data Matched. Golden q_n: 6, Netlist q_n: 6, Golden q_p: 1, Netlist q_p: 1, Time: 134000
Data Matched. Golden q_n: 4, Netlist q_n: 4, Golden q_p: 3, Netlist q_p: 3, Time: 136000
Data Matched. Golden q_n: 1, Netlist q_n: 1, Golden q_p: 6, Netlist q_p: 6, Time: 138000
Data Matched. Golden q_n: 1, Netlist q_n: 1, Golden q_p: 6, Netlist q_p: 6, Time: 140000
Data Matched. Golden q_n: 1, Netlist q_n: 1, Golden q_p: 6, Netlist q_p: 6, Time: 142000
Data Matched. Golden q_n: 3, Netlist q_n: 3, Golden q_p: 4, Netlist q_p: 4, Time: 144000
Data Matched. Golden q_n: 5, Netlist q_n: 5, Golden q_p: 2, Netlist q_p: 2, Time: 146000
Data Matched. Golden q_n: 4, Netlist q_n: 4, Golden q_p: 3, Netlist q_p: 3, Time: 148000
Data Matched. Golden q_n: 6, Netlist q_n: 6, Golden q_p: 1, Netlist q_p: 1, Time: 150000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 152000
Data Matched. Golden q_n: 0, Netlist q_n: 0, Golden q_p: 7, Netlist q_p: 7, Time: 154000
Data Matched. Golden q_n: 4, Netlist q_n: 4, Golden q_p: 3, Netlist q_p: 3, Time: 156000
Data Matched. Golden q_n: 5, Netlist q_n: 5, Golden q_p: 2, Netlist q_p: 2, Time: 158000
Data Matched. Golden q_n: 1, Netlist q_n: 1, Golden q_p: 6, Netlist q_p: 6, Time: 160000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 162000
Data Matched. Golden q_n: 6, Netlist q_n: 6, Golden q_p: 1, Netlist q_p: 1, Time: 164000
Data Matched. Golden q_n: 6, Netlist q_n: 6, Golden q_p: 1, Netlist q_p: 1, Time: 166000
Data Matched. Golden q_n: 5, Netlist q_n: 5, Golden q_p: 2, Netlist q_p: 2, Time: 168000
Data Matched. Golden q_n: 3, Netlist q_n: 3, Golden q_p: 4, Netlist q_p: 4, Time: 170000
Data Matched. Golden q_n: 0, Netlist q_n: 0, Golden q_p: 7, Netlist q_p: 7, Time: 172000
Data Matched. Golden q_n: 0, Netlist q_n: 0, Golden q_p: 7, Netlist q_p: 7, Time: 174000
Data Matched. Golden q_n: 7, Netlist q_n: 7, Golden q_p: 0, Netlist q_p: 0, Time: 176000
Data Matched. Golden q_n: 0, Netlist q_n: 0, Golden q_p: 7, Netlist q_p: 7, Time: 178000
Data Matched. Golden q_n: 0, Netlist q_n: 0, Golden q_p: 7, Netlist q_p: 7, Time: 180000
Data Matched. Golden q_n: 3, Netlist q_n: 3, Golden q_p: 4, Netlist q_p: 4, Time: 182000
Data Matched. Golden q_n: 4, Netlist q_n: 4, Golden q_p: 3, Netlist q_p: 3, Time: 184000
Data Matched. Golden q_n: 6, Netlist q_n: 6, Golden q_p: 1, Netlist q_p: 1, Time: 186000
Data Matched. Golden q_n: 6, Netlist q_n: 6, Golden q_p: 1, Netlist q_p: 1, Time: 188000
Data Matched. Golden q_n: 7, Netlist q_n: 7, Golden q_p: 0, Netlist q_p: 0, Time: 190000
Data Matched. Golden q_n: 0, Netlist q_n: 0, Golden q_p: 7, Netlist q_p: 7, Time: 192000
Data Matched. Golden q_n: 6, Netlist q_n: 6, Golden q_p: 1, Netlist q_p: 1, Time: 194000
Data Matched. Golden q_n: 1, Netlist q_n: 1, Golden q_p: 6, Netlist q_p: 6, Time: 196000
Data Matched. Golden q_n: 3, Netlist q_n: 3, Golden q_p: 4, Netlist q_p: 4, Time: 198000
Data Matched. Golden q_n: 5, Netlist q_n: 5, Golden q_p: 2, Netlist q_p: 2, Time: 200000
Data Matched. Golden q_n: 7, Netlist q_n: 7, Golden q_p: 0, Netlist q_p: 0, Time: 202000
Data Matched. Golden q_n: 0, Netlist q_n: 0, Golden q_p: 7, Netlist q_p: 7, Time: 204000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 206000
Data Matched. Golden q_n: 5, Netlist q_n: 5, Golden q_p: 2, Netlist q_p: 2, Time: 208000
Data Matched. Golden q_n: 1, Netlist q_n: 1, Golden q_p: 6, Netlist q_p: 6, Time: 210000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 212000
Data Matched. Golden q_n: 6, Netlist q_n: 6, Golden q_p: 1, Netlist q_p: 1, Time: 214000
Data Matched. Golden q_n: 0, Netlist q_n: 0, Golden q_p: 7, Netlist q_p: 7, Time: 216000
Data Matched. Golden q_n: 4, Netlist q_n: 4, Golden q_p: 3, Netlist q_p: 3, Time: 218000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 220000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 222000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 224000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 226000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 228000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 230000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 232000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 234000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 236000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 238000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 240000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 242000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 244000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 246000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 248000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 250000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 252000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 254000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 256000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 258000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 260000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 262000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 264000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 266000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 268000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 270000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 272000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 274000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 276000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 278000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 280000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 282000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 284000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 286000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 288000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 290000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 292000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 294000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 296000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 298000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 300000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 302000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 304000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 306000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 308000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 310000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 312000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 314000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 316000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 318000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 320000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 322000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 324000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 326000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 328000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 330000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 332000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 334000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 336000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 338000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 340000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 342000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 344000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 346000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 348000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 350000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 352000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 354000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 356000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 358000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 360000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 362000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 364000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 366000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 368000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 370000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 372000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 374000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 376000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 378000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 380000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 382000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 384000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 386000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 388000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 390000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 392000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 394000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 396000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 398000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 400000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 402000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 404000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 406000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 408000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 410000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 412000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 414000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 416000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 418000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 420000
Data Matched. Golden q_n: 6, Netlist q_n: 6, Golden q_p: 1, Netlist q_p: 1, Time: 422000
Data Matched. Golden q_n: 1, Netlist q_n: 1, Golden q_p: 6, Netlist q_p: 6, Time: 424000
Data Matched. Golden q_n: 7, Netlist q_n: 7, Golden q_p: 0, Netlist q_p: 0, Time: 426000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 428000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 430000
Data Matched. Golden q_n: 6, Netlist q_n: 6, Golden q_p: 1, Netlist q_p: 1, Time: 432000
Data Matched. Golden q_n: 6, Netlist q_n: 6, Golden q_p: 1, Netlist q_p: 1, Time: 434000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 436000
Data Matched. Golden q_n: 7, Netlist q_n: 7, Golden q_p: 0, Netlist q_p: 0, Time: 438000
Data Matched. Golden q_n: 4, Netlist q_n: 4, Golden q_p: 3, Netlist q_p: 3, Time: 440000
Data Matched. Golden q_n: 4, Netlist q_n: 4, Golden q_p: 3, Netlist q_p: 3, Time: 442000
Data Matched. Golden q_n: 3, Netlist q_n: 3, Golden q_p: 4, Netlist q_p: 4, Time: 444000
Data Matched. Golden q_n: 5, Netlist q_n: 5, Golden q_p: 2, Netlist q_p: 2, Time: 446000
Data Matched. Golden q_n: 1, Netlist q_n: 1, Golden q_p: 6, Netlist q_p: 6, Time: 448000
Data Matched. Golden q_n: 7, Netlist q_n: 7, Golden q_p: 0, Netlist q_p: 0, Time: 450000
Data Matched. Golden q_n: 6, Netlist q_n: 6, Golden q_p: 1, Netlist q_p: 1, Time: 452000
Data Matched. Golden q_n: 6, Netlist q_n: 6, Golden q_p: 1, Netlist q_p: 1, Time: 454000
Data Matched. Golden q_n: 1, Netlist q_n: 1, Golden q_p: 6, Netlist q_p: 6, Time: 456000
Data Matched. Golden q_n: 1, Netlist q_n: 1, Golden q_p: 6, Netlist q_p: 6, Time: 458000
Data Matched. Golden q_n: 0, Netlist q_n: 0, Golden q_p: 7, Netlist q_p: 7, Time: 460000
Data Matched. Golden q_n: 5, Netlist q_n: 5, Golden q_p: 2, Netlist q_p: 2, Time: 462000
Data Matched. Golden q_n: 5, Netlist q_n: 5, Golden q_p: 2, Netlist q_p: 2, Time: 464000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 466000
Data Matched. Golden q_n: 1, Netlist q_n: 1, Golden q_p: 6, Netlist q_p: 6, Time: 468000
Data Matched. Golden q_n: 7, Netlist q_n: 7, Golden q_p: 0, Netlist q_p: 0, Time: 470000
Data Matched. Golden q_n: 6, Netlist q_n: 6, Golden q_p: 1, Netlist q_p: 1, Time: 472000
Data Matched. Golden q_n: 7, Netlist q_n: 7, Golden q_p: 0, Netlist q_p: 0, Time: 474000
Data Matched. Golden q_n: 5, Netlist q_n: 5, Golden q_p: 2, Netlist q_p: 2, Time: 476000
Data Matched. Golden q_n: 4, Netlist q_n: 4, Golden q_p: 3, Netlist q_p: 3, Time: 478000
Data Matched. Golden q_n: 4, Netlist q_n: 4, Golden q_p: 3, Netlist q_p: 3, Time: 480000
Data Matched. Golden q_n: 0, Netlist q_n: 0, Golden q_p: 7, Netlist q_p: 7, Time: 482000
Data Matched. Golden q_n: 1, Netlist q_n: 1, Golden q_p: 6, Netlist q_p: 6, Time: 484000
Data Matched. Golden q_n: 5, Netlist q_n: 5, Golden q_p: 2, Netlist q_p: 2, Time: 486000
Data Matched. Golden q_n: 3, Netlist q_n: 3, Golden q_p: 4, Netlist q_p: 4, Time: 488000
Data Matched. Golden q_n: 6, Netlist q_n: 6, Golden q_p: 1, Netlist q_p: 1, Time: 490000
Data Matched. Golden q_n: 5, Netlist q_n: 5, Golden q_p: 2, Netlist q_p: 2, Time: 492000
Data Matched. Golden q_n: 3, Netlist q_n: 3, Golden q_p: 4, Netlist q_p: 4, Time: 494000
Data Matched. Golden q_n: 0, Netlist q_n: 0, Golden q_p: 7, Netlist q_p: 7, Time: 496000
Data Matched. Golden q_n: 1, Netlist q_n: 1, Golden q_p: 6, Netlist q_p: 6, Time: 498000
Data Matched. Golden q_n: 5, Netlist q_n: 5, Golden q_p: 2, Netlist q_p: 2, Time: 500000
Data Matched. Golden q_n: 5, Netlist q_n: 5, Golden q_p: 2, Netlist q_p: 2, Time: 502000
Data Matched. Golden q_n: 5, Netlist q_n: 5, Golden q_p: 2, Netlist q_p: 2, Time: 504000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 506000
Data Matched. Golden q_n: 3, Netlist q_n: 3, Golden q_p: 4, Netlist q_p: 4, Time: 508000
Data Matched. Golden q_n: 3, Netlist q_n: 3, Golden q_p: 4, Netlist q_p: 4, Time: 510000
Data Matched. Golden q_n: 5, Netlist q_n: 5, Golden q_p: 2, Netlist q_p: 2, Time: 512000
Data Matched. Golden q_n: 6, Netlist q_n: 6, Golden q_p: 1, Netlist q_p: 1, Time: 514000
Data Matched. Golden q_n: 6, Netlist q_n: 6, Golden q_p: 1, Netlist q_p: 1, Time: 516000
Data Matched. Golden q_n: 1, Netlist q_n: 1, Golden q_p: 6, Netlist q_p: 6, Time: 518000
Data Matched. Golden q_n: 4, Netlist q_n: 4, Golden q_p: 3, Netlist q_p: 3, Time: 520000
Data Matched. Golden q_n: 4, Netlist q_n: 4, Golden q_p: 3, Netlist q_p: 3, Time: 522000
Data Matched. Golden q_n: 0, Netlist q_n: 0, Golden q_p: 7, Netlist q_p: 7, Time: 524000
Data Matched. Golden q_n: 6, Netlist q_n: 6, Golden q_p: 1, Netlist q_p: 1, Time: 526000
Data Matched. Golden q_n: 1, Netlist q_n: 1, Golden q_p: 6, Netlist q_p: 6, Time: 528000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 530000
Data Matched. Golden q_n: 0, Netlist q_n: 0, Golden q_p: 7, Netlist q_p: 7, Time: 532000
Data Matched. Golden q_n: 4, Netlist q_n: 4, Golden q_p: 3, Netlist q_p: 3, Time: 534000
Data Matched. Golden q_n: 7, Netlist q_n: 7, Golden q_p: 0, Netlist q_p: 0, Time: 536000
Data Matched. Golden q_n: 1, Netlist q_n: 1, Golden q_p: 6, Netlist q_p: 6, Time: 538000
Data Matched. Golden q_n: 4, Netlist q_n: 4, Golden q_p: 3, Netlist q_p: 3, Time: 540000
Data Matched. Golden q_n: 5, Netlist q_n: 5, Golden q_p: 2, Netlist q_p: 2, Time: 542000
Data Matched. Golden q_n: 7, Netlist q_n: 7, Golden q_p: 0, Netlist q_p: 0, Time: 544000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 546000
Data Matched. Golden q_n: 4, Netlist q_n: 4, Golden q_p: 3, Netlist q_p: 3, Time: 548000
Data Matched. Golden q_n: 5, Netlist q_n: 5, Golden q_p: 2, Netlist q_p: 2, Time: 550000
Data Matched. Golden q_n: 1, Netlist q_n: 1, Golden q_p: 6, Netlist q_p: 6, Time: 552000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 554000
Data Matched. Golden q_n: 3, Netlist q_n: 3, Golden q_p: 4, Netlist q_p: 4, Time: 556000
Data Matched. Golden q_n: 7, Netlist q_n: 7, Golden q_p: 0, Netlist q_p: 0, Time: 558000
Data Matched. Golden q_n: 6, Netlist q_n: 6, Golden q_p: 1, Netlist q_p: 1, Time: 560000
Data Matched. Golden q_n: 1, Netlist q_n: 1, Golden q_p: 6, Netlist q_p: 6, Time: 562000
Data Matched. Golden q_n: 6, Netlist q_n: 6, Golden q_p: 1, Netlist q_p: 1, Time: 564000
Data Matched. Golden q_n: 4, Netlist q_n: 4, Golden q_p: 3, Netlist q_p: 3, Time: 566000
Data Matched. Golden q_n: 7, Netlist q_n: 7, Golden q_p: 0, Netlist q_p: 0, Time: 568000
Data Matched. Golden q_n: 4, Netlist q_n: 4, Golden q_p: 3, Netlist q_p: 3, Time: 570000
Data Matched. Golden q_n: 1, Netlist q_n: 1, Golden q_p: 6, Netlist q_p: 6, Time: 572000
Data Matched. Golden q_n: 4, Netlist q_n: 4, Golden q_p: 3, Netlist q_p: 3, Time: 574000
Data Matched. Golden q_n: 5, Netlist q_n: 5, Golden q_p: 2, Netlist q_p: 2, Time: 576000
Data Matched. Golden q_n: 3, Netlist q_n: 3, Golden q_p: 4, Netlist q_p: 4, Time: 578000
Data Matched. Golden q_n: 4, Netlist q_n: 4, Golden q_p: 3, Netlist q_p: 3, Time: 580000
Data Matched. Golden q_n: 7, Netlist q_n: 7, Golden q_p: 0, Netlist q_p: 0, Time: 582000
Data Matched. Golden q_n: 5, Netlist q_n: 5, Golden q_p: 2, Netlist q_p: 2, Time: 584000
Data Matched. Golden q_n: 7, Netlist q_n: 7, Golden q_p: 0, Netlist q_p: 0, Time: 586000
Data Matched. Golden q_n: 6, Netlist q_n: 6, Golden q_p: 1, Netlist q_p: 1, Time: 588000
Data Matched. Golden q_n: 2, Netlist q_n: 2, Golden q_p: 5, Netlist q_p: 5, Time: 590000
Data Matched. Golden q_n: 6, Netlist q_n: 6, Golden q_p: 1, Netlist q_p: 1, Time: 592000
Data Matched. Golden q_n: 4, Netlist q_n: 4, Golden q_p: 3, Netlist q_p: 3, Time: 594000
Data Matched. Golden q_n: 6, Netlist q_n: 6, Golden q_p: 1, Netlist q_p: 1, Time: 596000
Data Matched. Golden q_n: 7, Netlist q_n: 7, Golden q_p: 0, Netlist q_p: 0, Time: 598000
Data Matched. Golden q_n: 0, Netlist q_n: 0, Golden q_p: 7, Netlist q_p: 7, Time: 600000
Data Matched. Golden q_n: 6, Netlist q_n: 6, Golden q_p: 1, Netlist q_p: 1, Time: 602000
Data Matched. Golden q_n: 0, Netlist q_n: 0, Golden q_p: 7, Netlist q_p: 7, Time: 604000
Data Matched. Golden q_n: 3, Netlist q_n: 3, Golden q_p: 4, Netlist q_p: 4, Time: 606000
Data Matched. Golden q_n: 7, Netlist q_n: 7, Golden q_p: 0, Netlist q_p: 0, Time: 608000
Data Matched. Golden q_n: 1, Netlist q_n: 1, Golden q_p: 6, Netlist q_p: 6, Time: 610000
Data Matched. Golden q_n: 3, Netlist q_n: 3, Golden q_p: 4, Netlist q_p: 4, Time: 612000
Data Matched. Golden q_n: 5, Netlist q_n: 5, Golden q_p: 2, Netlist q_p: 2, Time: 614000
Data Matched. Golden q_n: 1, Netlist q_n: 1, Golden q_p: 6, Netlist q_p: 6, Time: 616000
Data Matched. Golden q_n: 6, Netlist q_n: 6, Golden q_p: 1, Netlist q_p: 1, Time: 618000

**** All Comparison Matched ***
Simulation Passed
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/./sim/co_sim_tb/co_sim_primitive_example_design_5.v:64: $finish called at 618000 (1ps)
INFO: SGT: Gate simulation for design: primitive_example_design_5 had ended
INFO: PAC: ##################################################
INFO: PAC: Packing for design: primitive_example_design_5
INFO: PAC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/synthesis/fabric_primitive_example_design_5_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_5_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report primitive_example_design_5_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top primitive_example_design_5 --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_5_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/placement/fabric_primitive_example_design_5_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_5_post_synth.route --pack
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/synthesis/fabric_primitive_example_design_5_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_5_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report primitive_example_design_5_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top primitive_example_design_5 --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_5_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/placement/fabric_primitive_example_design_5_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_5_post_synth.route --pack

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: fabric_primitive_example_design_5_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.05 seconds (max_rss 18.3 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_5_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/placement/fabric_primitive_example_design_5_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_5_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_5_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.03 seconds (max_rss 18.3 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/synthesis/fabric_primitive_example_design_5_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 18.5 MiB, delta_rss +0.2 MiB)
# Clean circuit
Inferred    5 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   11 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 3
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 10
Swept block(s)      : 2
Constant Pins Marked: 16
# Clean circuit took 0.00 seconds (max_rss 18.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 18.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 18.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 44
    .input :       5
    .output:      19
    0-LUT  :       1
    6-LUT  :      16
    dffre  :       3
  Nets  : 25
    Avg Fanout:     1.7
    Max Fanout:    14.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 67
  Timing Graph Edges: 65
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 18.5 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk_buf_out' Fanout: 3 pins (4.5%), 3 blocks (6.8%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_5_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk_buf_out'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk_buf_out' Source: 'clk_buf_out.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.3 MiB)
# Packing
Begin packing '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/synthesis/fabric_primitive_example_design_5_post_synth.eblif'.

After removing unused inputs...
	total blocks: 44, total nets: 25, total inputs: 5, total outputs: 19
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/clb_lr[0]/fle[0]/adder[0]/adder_carry[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 8.9048e-10
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
     1/44        2%                            0    12 x 10    
     2/44        4%                            1    12 x 10    
     3/44        6%                            1    12 x 10    
     4/44        9%                            1    12 x 10    
     5/44       11%                            1    12 x 10    
     6/44       13%                            1    12 x 10    
     7/44       15%                            1    12 x 10    
     8/44       18%                            1    12 x 10    
     9/44       20%                            1    12 x 10    
    10/44       22%                            1    12 x 10    
    11/44       25%                            1    12 x 10    
    12/44       27%                            1    12 x 10    
    13/44       29%                            1    12 x 10    
    14/44       31%                            1    12 x 10    
    15/44       34%                            1    12 x 10    
    16/44       36%                            1    12 x 10    
    17/44       38%                            1    12 x 10    
    18/44       40%                            2    12 x 10    
    19/44       43%                            2    12 x 10    
    20/44       45%                            2    12 x 10    
    21/44       47%                            2    12 x 10    
    22/44       50%                            3    12 x 10    
    23/44       52%                            4    12 x 10    
    24/44       54%                            5    12 x 10    
    25/44       56%                            6    12 x 10    
    26/44       59%                            7    12 x 10    
    27/44       61%                            8    12 x 10    
    28/44       63%                            9    12 x 10    
    29/44       65%                           10    12 x 10    
    30/44       68%                           11    12 x 10    
    31/44       70%                           12    12 x 10    
    32/44       72%                           13    12 x 10    
    33/44       75%                           14    12 x 10    
    34/44       77%                           15    12 x 10    
    35/44       79%                           16    12 x 10    
    36/44       81%                           17    12 x 10    
    37/44       84%                           18    12 x 10    
    38/44       86%                           19    12 x 10    
    39/44       88%                           20    12 x 10    
    40/44       90%                           21    12 x 10    
    41/44       93%                           22    12 x 10    
    42/44       95%                           23    12 x 10    
    43/44       97%                           24    12 x 10    
    44/44      100%                           25    12 x 10    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 10
  LEs used for logic and registers    : 0
  LEs used for logic only             : 10
  LEs used for registers only         : 0

Incr Slack updates 1 in 2.855e-06 sec
Full Max Req/Worst Slack updates 1 in 6.35e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 8.844e-06 sec
FPGA sized to 12 x 10 (castor10x8_heterogeneous)
Device Utilization: 0.02 (target 1.00)
	Block Utilization: 0.01 Type: io
	Block Utilization: 0.06 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         24                               0.791667                     0.208333   
       clb          2                                    3.5                           10   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 0 out of 25 nets, 25 nets not absorbed.

Netlist conversion complete.

# Packing took 0.02 seconds (max_rss 20.5 MiB, delta_rss +1.4 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_5_post_synth.net'.
Detected 6 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.02 seconds).
# Load packing took 0.03 seconds (max_rss 58.5 MiB, delta_rss +38.0 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 25
Netlist num_blocks: 26
Netlist EMPTY blocks: 0.
Netlist io blocks: 24.
Netlist clb blocks: 2.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 5
Netlist output pins: 19

Pb types usage...
  io             : 24
   io_output     : 19
    outpad       : 19
   io_input      : 5
    inpad        : 5
  clb            : 2
   clb_lr        : 2
    fle          : 10
     ble5        : 20
      lut5       : 17
       lut       : 17
      ff         : 3
       DFFRE     : 3

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		24	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		2	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.02 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.06 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 58.6 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.47 seconds (max_rss 58.6 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113424
  RR Graph Edges: 231966
# Create Device took 0.49 seconds (max_rss 58.6 MiB, delta_rss +0.0 MiB)


Flow timing analysis took 0.00150131 seconds (0.00147261 STA, 2.8699e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 0.69 seconds (max_rss 60.9 MiB)
INFO: PAC: Design primitive_example_design_5 is packed
INFO: PLC: ##################################################
INFO: PLC: Placement for design: primitive_example_design_5
INFO: PLC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/Virgo_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/synthesis/primitive_example_design_5_post_synth.eblif --output primitive_example_design_5_pin_loc.place --assign_unconstrained_pins in_define_order --edits /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/synthesis/config.json

    pin_c
Flags :
Params :
	--assign_unconstrained_pins	in_define_order
	--blif	/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/synthesis/primitive_example_design_5_post_synth.eblif
	--csv	/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/Virgo_Pin_Table.csv
	--edits	/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/synthesis/config.json
	--output	primitive_example_design_5_pin_loc.place

  === pin_c options ===
        xml_name (--xml) : 
        csv_name (--csv) : /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/Virgo_Pin_Table.csv
        pcf_name (--pcf) : 
      blif_name (--blif) : /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/synthesis/primitive_example_design_5_post_synth.eblif
 json_name (--port_info) : 
    edits_file (--edits) : /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/synthesis/config.json
    output_name (--output) : primitive_example_design_5_pin_loc.place
	 assign_method= in_define_order
	 usage_requirement_1 : false
	 usage_requirement_2 : true

port_info cmd option not specified => using blif
... reading /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/synthesis/primitive_example_design_5_post_synth.eblif

read_csv_file() __ Reading csv
  cvs_name= /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/Virgo_Pin_Table.csv
pin_c CsvReader::read_csv( /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/Virgo_Pin_Table.csv )  num_udes_pins= 22
CReader::parse()  nr_= 845  nc_= 76
  #RX_cols= 17  #TX_cols= 17  #GPIO_cols= 1

initRows:  num_rows= 845  num_cols= 76  start_GBOX_GPIO_row_= 32

  num_rows= 845  num_cols= 76  start_GBOX_GPIO_row_= 32  start_CustomerInternal_row_= 0  start_MODE_col_= 14
  bcd_GBGPIO_.size()= 750  bcd_AXI_.size()= 0


	  ***  pin_c  read_csv_file  SUCCEEDED  ***

	  has_edits : 1

create_temp_pcf() : 117437.temp_pcf.pcf
  input_idx, output_idx are indexing user_design_inputs_, user_design_outputs_
  input_idx.size()= 16  output_idx.size()= 6
--- writing pcf inputs (16)
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
--- writing pcf outputs (6)

pin_c:  PinPlacer::read_pcf()
pin_c:  current directory= /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/placement
PcfReader::read_pcf( 117437.temp_pcf.pcf )
done  PcfReader::read_pcf().  commands_.size()= 22  has_error= false

pinc::write_dot_place() __ Creating .place file  get_param(--output) : primitive_example_design_5_pin_loc.place
  input pin TRANSLATED: in[0] --> i_buf_out[0]
  input pin TRANSLATED: in[1] --> i_buf_out[1]
  input pin TRANSLATED: in[2] --> i_buf_out[2]
  input pin TRANSLATED: rst --> rst_i_buf_out
  input pin TRANSLATED: clk --> $auto$clkbufmap.cc:266:execute$400
  input pin TRANSLATED: ibuf1_en --> $iopadmap$ibuf1_en
  input pin TRANSLATED: ibuf2_en --> $iopadmap$ibuf2_en
  input pin TRANSLATED: ibuf3_en --> $iopadmap$ibuf3_en
  input pin TRANSLATED: ibuf4_en --> $iopadmap$ibuf4_en
  input pin TRANSLATED: ibuf5_en --> $iopadmap$ibuf5_en
  input pin TRANSLATED: obuft_ds_en1 --> $iopadmap$obuft_ds_en1
  input pin TRANSLATED: obuft_ds_en2 --> $iopadmap$obuft_ds_en2
  input pin TRANSLATED: obuft_ds_en3 --> $iopadmap$obuft_ds_en3
  input pin TRANSLATED: iddr_en[0] --> $iopadmap$iddr_en[0]
  input pin TRANSLATED: iddr_en[1] --> $iopadmap$iddr_en[1]
  input pin TRANSLATED: iddr_en[2] --> $iopadmap$iddr_en[2]

written 22 pins to primitive_example_design_5_pin_loc.place
  min_pt_row= 38  max_pt_row= 427

PinPlacer::map_clocks()..
PinPlacer::map_clocks() returns NOP

pin_c done:  read_and_write() succeeded.  map_clk_status= 0
======== stats:
 --> got 16 inputs and 6 outputs
  min_pt_row= 40  max_pt_row= 429
  row0_GBOX_GPIO()= 32  row0_CustomerInternal()= 0

ROW-RECORD stats ( numRows= 845 )
              No_dir : 137
           Input_dir : 306
          Output_dir : 198
         HasBoth_dir : 126
      AllEnabled_dir : 78
        #AXI = 0
       #GPIO = 0
  #GBOX_GPIO = 750
   #inp_colm A2F = 261
   #out_colm F2A = 489
======== end stats.
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/synthesis/fabric_primitive_example_design_5_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_5_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report primitive_example_design_5_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top primitive_example_design_5 --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_5_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/placement/fabric_primitive_example_design_5_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_5_post_synth.route --place --fix_clusters primitive_example_design_5_pin_loc.place
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/synthesis/fabric_primitive_example_design_5_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_5_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report primitive_example_design_5_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top primitive_example_design_5 --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_5_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/placement/fabric_primitive_example_design_5_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_5_post_synth.route --place --fix_clusters primitive_example_design_5_pin_loc.place

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: fabric_primitive_example_design_5_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 18.4 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_5_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/placement/fabric_primitive_example_design_5_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_5_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_5_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'primitive_example_design_5_pin_loc.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: primitive_example_design_5_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.03 seconds (max_rss 18.4 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/synthesis/fabric_primitive_example_design_5_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 18.5 MiB, delta_rss +0.1 MiB)
# Clean circuit
Inferred    5 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   11 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 3
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 10
Swept block(s)      : 2
Constant Pins Marked: 16
# Clean circuit took 0.00 seconds (max_rss 18.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 18.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 18.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 44
    .input :       5
    .output:      19
    0-LUT  :       1
    6-LUT  :      16
    dffre  :       3
  Nets  : 25
    Avg Fanout:     1.7
    Max Fanout:    14.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 67
  Timing Graph Edges: 65
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 18.5 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk_buf_out' Fanout: 3 pins (4.5%), 3 blocks (6.8%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_5_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk_buf_out'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk_buf_out' Source: 'clk_buf_out.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.3 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_5_post_synth.net'.
Detected 6 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.02 seconds).
# Load packing took 0.03 seconds (max_rss 57.6 MiB, delta_rss +38.5 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 25
Netlist num_blocks: 26
Netlist EMPTY blocks: 0.
Netlist io blocks: 24.
Netlist clb blocks: 2.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 5
Netlist output pins: 19

Pb types usage...
  io             : 24
   io_output     : 19
    outpad       : 19
   io_input      : 5
    inpad        : 5
  clb            : 2
   clb_lr        : 2
    fle          : 10
     ble5        : 20
      lut5       : 17
       lut       : 17
      ff         : 3
       DFFRE     : 3

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		24	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		2	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.02 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.06 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 57.7 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.46 seconds (max_rss 57.7 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113424
  RR Graph Edges: 231966
# Create Device took 0.48 seconds (max_rss 57.7 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.52 seconds (max_rss 57.7 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 173: Found no more sample locations for SOURCE in io_top
Warning 174: Found no more sample locations for OPIN in io_top
Warning 175: Found no more sample locations for SOURCE in io_right
Warning 176: Found no more sample locations for OPIN in io_right
Warning 177: Found no more sample locations for SOURCE in io_bottom
Warning 178: Found no more sample locations for OPIN in io_bottom
Warning 179: Found no more sample locations for SOURCE in io_left
Warning 180: Found no more sample locations for OPIN in io_left
Warning 181: Found no more sample locations for SOURCE in clb
Warning 182: Found no more sample locations for OPIN in clb
Warning 183: Found no more sample locations for SOURCE in dsp
Warning 184: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.00 seconds (max_rss 57.7 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.53 seconds (max_rss 57.7 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
Warning 185: Unable to route between blocks at (1,1) and (1,9) to characterize delay (setting to inf)
Warning 186: Unable to route between blocks at (1,1) and (2,9) to characterize delay (setting to inf)
Warning 187: Unable to route between blocks at (1,1) and (3,9) to characterize delay (setting to inf)
Warning 188: Unable to route between blocks at (1,1) and (4,9) to characterize delay (setting to inf)
Warning 189: Unable to route between blocks at (1,1) and (5,9) to characterize delay (setting to inf)
Warning 190: Unable to route between blocks at (1,1) and (6,9) to characterize delay (setting to inf)
Warning 191: Unable to route between blocks at (1,1) and (7,9) to characterize delay (setting to inf)
Warning 192: Unable to route between blocks at (1,1) and (8,9) to characterize delay (setting to inf)
Warning 193: Unable to route between blocks at (1,1) and (9,9) to characterize delay (setting to inf)
Warning 194: Unable to route between blocks at (1,1) and (10,9) to characterize delay (setting to inf)
Warning 195: Unable to route between blocks at (1,1) and (11,1) to characterize delay (setting to inf)
Warning 196: Unable to route between blocks at (1,1) and (11,2) to characterize delay (setting to inf)
Warning 197: Unable to route between blocks at (1,1) and (11,3) to characterize delay (setting to inf)
Warning 198: Unable to route between blocks at (1,1) and (11,4) to characterize delay (setting to inf)
Warning 199: Unable to route between blocks at (1,1) and (11,5) to characterize delay (setting to inf)
Warning 200: Unable to route between blocks at (1,1) and (11,6) to characterize delay (setting to inf)
Warning 201: Unable to route between blocks at (1,1) and (11,7) to characterize delay (setting to inf)
Warning 202: Unable to route between blocks at (1,1) and (11,8) to characterize delay (setting to inf)
Warning 203: Unable to route between blocks at (1,1) and (11,9) to characterize delay (setting to inf)
Warning 204: Unable to route between blocks at (4,4) and (4,9) to characterize delay (setting to inf)
Warning 205: Unable to route between blocks at (4,4) and (5,9) to characterize delay (setting to inf)
Warning 206: Unable to route between blocks at (4,4) and (6,9) to characterize delay (setting to inf)
Warning 207: Unable to route between blocks at (4,4) and (7,9) to characterize delay (setting to inf)
Warning 208: Unable to route between blocks at (4,4) and (8,9) to characterize delay (setting to inf)
Warning 209: Unable to route between blocks at (4,4) and (9,9) to characterize delay (setting to inf)
Warning 210: Unable to route between blocks at (4,4) and (10,9) to characterize delay (setting to inf)
Warning 211: Unable to route between blocks at (4,4) and (11,4) to characterize delay (setting to inf)
Warning 212: Unable to route between blocks at (4,4) and (11,5) to characterize delay (setting to inf)
Warning 213: Unable to route between blocks at (4,4) and (11,6) to characterize delay (setting to inf)
Warning 214: Unable to route between blocks at (4,4) and (11,7) to characterize delay (setting to inf)
Warning 215: Unable to route between blocks at (4,4) and (11,8) to characterize delay (setting to inf)
Warning 216: Unable to route between blocks at (4,4) and (11,9) to characterize delay (setting to inf)
Warning 217: Unable to route between blocks at (8,6) and (0,0) to characterize delay (setting to inf)
Warning 218: Unable to route between blocks at (8,6) and (0,1) to characterize delay (setting to inf)
Warning 219: Unable to route between blocks at (8,6) and (0,2) to characterize delay (setting to inf)
Warning 220: Unable to route between blocks at (8,6) and (0,3) to characterize delay (setting to inf)
Warning 221: Unable to route between blocks at (8,6) and (0,4) to characterize delay (setting to inf)
Warning 222: Unable to route between blocks at (8,6) and (0,5) to characterize delay (setting to inf)
Warning 223: Unable to route between blocks at (8,6) and (0,6) to characterize delay (setting to inf)
Warning 224: Unable to route between blocks at (8,6) and (1,0) to characterize delay (setting to inf)
Warning 225: Unable to route between blocks at (8,6) and (2,0) to characterize delay (setting to inf)
Warning 226: Unable to route between blocks at (8,6) and (3,0) to characterize delay (setting to inf)
Warning 227: Unable to route between blocks at (8,6) and (4,0) to characterize delay (setting to inf)
Warning 228: Unable to route between blocks at (8,6) and (5,0) to characterize delay (setting to inf)
Warning 229: Unable to route between blocks at (8,6) and (6,0) to characterize delay (setting to inf)
Warning 230: Unable to route between blocks at (8,6) and (7,0) to characterize delay (setting to inf)
Warning 231: Unable to route between blocks at (8,6) and (8,0) to characterize delay (setting to inf)
Warning 232: Unable to route between blocks at (8,4) and (0,4) to characterize delay (setting to inf)
Warning 233: Unable to route between blocks at (8,4) and (0,5) to characterize delay (setting to inf)
Warning 234: Unable to route between blocks at (8,4) and (0,6) to characterize delay (setting to inf)
Warning 235: Unable to route between blocks at (8,4) and (0,7) to characterize delay (setting to inf)
Warning 236: Unable to route between blocks at (8,4) and (0,8) to characterize delay (setting to inf)
Warning 237: Unable to route between blocks at (8,4) and (0,9) to characterize delay (setting to inf)
Warning 238: Unable to route between blocks at (8,4) and (1,9) to characterize delay (setting to inf)
Warning 239: Unable to route between blocks at (8,4) and (2,9) to characterize delay (setting to inf)
Warning 240: Unable to route between blocks at (8,4) and (3,9) to characterize delay (setting to inf)
Warning 241: Unable to route between blocks at (8,4) and (4,9) to characterize delay (setting to inf)
Warning 242: Unable to route between blocks at (8,4) and (5,9) to characterize delay (setting to inf)
Warning 243: Unable to route between blocks at (8,4) and (6,9) to characterize delay (setting to inf)
Warning 244: Unable to route between blocks at (8,4) and (7,9) to characterize delay (setting to inf)
Warning 245: Unable to route between blocks at (8,4) and (8,9) to characterize delay (setting to inf)
Warning 246: Unable to route between blocks at (4,6) and (4,0) to characterize delay (setting to inf)
Warning 247: Unable to route between blocks at (4,6) and (5,0) to characterize delay (setting to inf)
Warning 248: Unable to route between blocks at (4,6) and (6,0) to characterize delay (setting to inf)
Warning 249: Unable to route between blocks at (4,6) and (7,0) to characterize delay (setting to inf)
Warning 250: Unable to route between blocks at (4,6) and (8,0) to characterize delay (setting to inf)
Warning 251: Unable to route between blocks at (4,6) and (9,0) to characterize delay (setting to inf)
Warning 252: Unable to route between blocks at (4,6) and (10,0) to characterize delay (setting to inf)
Warning 253: Unable to route between blocks at (4,6) and (11,0) to characterize delay (setting to inf)
Warning 254: Unable to route between blocks at (4,6) and (11,1) to characterize delay (setting to inf)
Warning 255: Unable to route between blocks at (4,6) and (11,2) to characterize delay (setting to inf)
Warning 256: Unable to route between blocks at (4,6) and (11,3) to characterize delay (setting to inf)
Warning 257: Unable to route between blocks at (4,6) and (11,4) to characterize delay (setting to inf)
Warning 258: Unable to route between blocks at (4,6) and (11,5) to characterize delay (setting to inf)
Warning 259: Unable to route between blocks at (4,6) and (11,6) to characterize delay (setting to inf)
## Computing delta delays took 0.44 seconds (max_rss 57.7 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.44 seconds (max_rss 57.7 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Reading primitive_example_design_5_pin_loc.place.

Warning 260: Block i_buf_out[0] has an invalid name and it is going to be skipped.
Warning 261: Block i_buf_out[1] has an invalid name and it is going to be skipped.
Warning 262: Block i_buf_out[2] has an invalid name and it is going to be skipped.
Warning 263: Block $auto$clkbufmap.cc:266:execute$400 has an invalid name and it is going to be skipped.
Warning 264: Block $iopadmap$ibuf1_en has an invalid name and it is going to be skipped.
Warning 265: Block $iopadmap$ibuf2_en has an invalid name and it is going to be skipped.
Warning 266: Block $iopadmap$ibuf3_en has an invalid name and it is going to be skipped.
Warning 267: Block $iopadmap$ibuf4_en has an invalid name and it is going to be skipped.
Warning 268: Block $iopadmap$ibuf5_en has an invalid name and it is going to be skipped.
Warning 269: Block $iopadmap$obuft_ds_en1 has an invalid name and it is going to be skipped.
Warning 270: Block $iopadmap$obuft_ds_en2 has an invalid name and it is going to be skipped.
Warning 271: Block $iopadmap$obuft_ds_en3 has an invalid name and it is going to be skipped.
Warning 272: Block $iopadmap$iddr_en[0] has an invalid name and it is going to be skipped.
Warning 273: Block $iopadmap$iddr_en[1] has an invalid name and it is going to be skipped.
Warning 274: Block $iopadmap$iddr_en[2] has an invalid name and it is going to be skipped.
Warning 275: Block out:q_p[0] has an invalid name and it is going to be skipped.
Warning 276: Block out:q_p[1] has an invalid name and it is going to be skipped.
Warning 277: Block out:q_p[2] has an invalid name and it is going to be skipped.
Warning 278: Block out:q_n[0] has an invalid name and it is going to be skipped.
Warning 279: Block out:q_n[1] has an invalid name and it is going to be skipped.
Warning 280: Block out:q_n[2] has an invalid name and it is going to be skipped.
Successfully read constraints file primitive_example_design_5_pin_loc.place.

Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 57.7 MiB, delta_rss +0.0 MiB)

There are 25 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 201

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 1.25625 td_cost: 2.06617e-09
Initial placement estimated Critical Path Delay (CPD): 2.29949 ns
Initial placement estimated setup Total Negative Slack (sTNS): -9.85067 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -2.29949 ns

Initial placement estimated setup slack histogram:
[ -2.3e-09: -2.1e-09) 3 ( 33.3%) |*************************************
[ -2.1e-09: -1.9e-09) 0 (  0.0%) |
[ -1.9e-09: -1.7e-09) 0 (  0.0%) |
[ -1.7e-09: -1.5e-09) 0 (  0.0%) |
[ -1.5e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.2e-09) 0 (  0.0%) |
[ -1.2e-09: -9.7e-10) 0 (  0.0%) |
[ -9.7e-10: -7.8e-10) 0 (  0.0%) |
[ -7.8e-10: -5.9e-10) 2 ( 22.2%) |*************************
[ -5.9e-10:   -4e-10) 4 ( 44.4%) |*************************************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 38
Warning 281: Starting t: 15 of 26 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------  ---------------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha  congestion_cost
      (sec)                                          (ns)       (ns)     (ns)                                                                  
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------  ---------------
   1    0.0 1.8e-03   0.860       0.76 1.1949e-09   2.357      -9.43   -2.357   0.395  0.0942   11.0     1.00 0.000        38  0.200
   2    0.0 1.7e-03   0.942       0.66 8.7651e-10   1.943      -8.78   -1.943   0.395  0.0295   10.5     1.35 0.000        76  0.950
   3    0.0 1.7e-03   0.986       0.59 7.7006e-10   1.943      -8.66   -1.943   0.211  0.0120   10.0     1.68 0.000       114  0.950
   4    0.0 1.6e-03   0.981       0.55 5.7094e-10   1.943      -8.66   -1.943   0.211  0.0110    7.7     3.29 0.000       152  0.950
   5    0.0 1.5e-03   1.000       0.53 5.1919e-10   1.943      -8.66   -1.943   0.105  0.0000    6.0     4.53 0.000       190  0.950
   6    0.0 1.4e-03   1.005       0.54 4.9715e-10   1.943      -8.66   -1.943   0.132  0.0026    4.0     5.93 0.000       228  0.950
   7    0.0 1.3e-03   0.992       0.53 4.9118e-10   1.943      -8.66   -1.943   0.184  0.0057    2.7     6.78 0.000       266  0.950
   8    0.0 1.3e-03   0.995       0.52 4.8894e-10   1.943       -8.6   -1.943   0.211  0.0082    2.0     7.27 0.000       304  0.950
   9    0.0 1.2e-03   0.994       0.50 4.8785e-10   1.943      -8.55   -1.943   0.184  0.0036    1.6     7.60 0.000       342  0.950
  10    0.0 1.2e-03   0.994       0.49 4.8734e-10   1.943      -8.55   -1.943   0.079  0.0001    1.2     7.88 0.000       380  0.950
  11    0.0 1.1e-03   0.997       0.48 4.8727e-10   1.943       -8.6   -1.943   0.053  0.0046    1.0     8.00 0.000       418  0.950
  12    0.0 8.8e-04   1.000       0.48 4.8711e-10   1.943      -8.55   -1.943   0.053  0.0000    1.0     8.00 0.000       456  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=0.48125, TD costs=4.87109e-10, CPD=  1.943 (ns) 
  13    0.0 7.0e-04   1.000       0.48 4.8711e-10   1.943      -8.55   -1.943   0.000  0.0000    1.0     8.00 0.000       494  0.800
  14    0.0 5.6e-04   1.000       0.48 4.8711e-10   1.943      -8.55   -1.943   0.053  0.0000    1.0     8.00 0.000       532  0.800
  15    0.0 4.5e-04   1.000       0.48 4.8711e-10   1.943      -8.55   -1.943   0.026  0.0000    1.0     8.00 0.000       570  0.800
  16    0.0 3.6e-04   1.000       0.48 4.8711e-10   1.943      -8.55   -1.943   0.000  0.0000    1.0     8.00 0.000       608  0.800
  17    0.0 2.9e-04   1.000       0.48 4.8711e-10   1.943      -8.55   -1.943   0.000  0.0000    1.0     8.00 0.000       646  0.800
  18    0.0 2.3e-04   1.000       0.48 4.8711e-10   1.943      -8.55   -1.943   0.053  0.0000    1.0     8.00 0.000       684  0.800
  19    0.0 0.0e+00   1.000       0.48 4.8711e-10   1.943      -8.55   -1.943   0.026  0.0000    1.0     8.00 0.000       722  0.800
## Placement Quench took 0.00 seconds (max_rss 57.7 MiB)
post-quench CPD = 1.94279 (ns) 

BB estimate of min-dist (placement) wire length: 77

Completed placement consistency check successfully.

Swaps called: 748

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 1.94279 ns, Fmax: 514.724 MHz
Placement estimated setup Worst Negative Slack (sWNS): -1.94279 ns
Placement estimated setup Total Negative Slack (sTNS): -8.54579 ns

Placement estimated setup slack histogram:
[ -1.9e-09: -1.8e-09) 3 ( 33.3%) |*************************
[ -1.8e-09: -1.6e-09) 0 (  0.0%) |
[ -1.6e-09: -1.5e-09) 0 (  0.0%) |
[ -1.5e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.2e-09) 0 (  0.0%) |
[ -1.2e-09:   -1e-09) 0 (  0.0%) |
[   -1e-09: -8.5e-10) 0 (  0.0%) |
[ -8.5e-10: -6.9e-10) 0 (  0.0%) |
[ -6.9e-10: -5.3e-10) 0 (  0.0%) |
[ -5.3e-10: -3.8e-10) 6 ( 66.7%) |*************************************************

Placement estimated geomean non-virtual intra-domain period: 1.94279 ns (514.724 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 1.94279 ns (514.724 MHz)

Placement cost: 1, bb_cost: 0.48125, td_cost: 4.87109e-10, 

Placement resource usage:
  io  implemented as io_bottom: 23
  io  implemented as io_left  : 1
  clb implemented as clb      : 2

Placement number of temperatures: 19
Placement total # of swap attempts: 748
	Swaps accepted: 105 (14.0 %)
	Swaps rejected: 492 (65.8 %)
	Swaps aborted: 151 (20.2 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                17.78            15.04           84.96          0.00         
                   Median                 22.99            22.09           55.23          22.67        
                   Centroid               16.58            19.35           50.81          29.84        
                   W. Centroid            19.25            13.89           60.42          25.69        
                   W. Median              5.21             0.00            7.69           92.31        

clb                Uniform                0.94             0.00            100.00         0.00         
                   Median                 1.47             0.00            100.00         0.00         
                   Centroid               4.41             9.09            90.91          0.00         
                   W. Centroid            0.40             0.00            100.00         0.00         
                   W. Median              0.27             0.00            0.00           100.00       
                   Crit. Uniform          4.81             0.00            100.00         0.00         
                   Feasible Region        5.88             0.00            100.00         0.00         


Placement Quench timing analysis took 4.3354e-05 seconds (3.696e-05 STA, 6.394e-06 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.002871 seconds (0.00270316 STA, 0.00016784 slack) (21 full updates: 21 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.01 seconds (max_rss 57.7 MiB, delta_rss +0.0 MiB)

Flow timing analysis took 0.002871 seconds (0.00270316 STA, 0.00016784 slack) (21 full updates: 21 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 1.65 seconds (max_rss 61.6 MiB)
Incr Slack updates 21 in 4.1059e-05 sec
Full Max Req/Worst Slack updates 2 in 9.672e-06 sec
Incr Max Req/Worst Slack updates 19 in 3.4076e-05 sec
Incr Criticality updates 18 in 3.8707e-05 sec
Full Criticality updates 3 in 1.3526e-05 sec
INFO: PLC: Design primitive_example_design_5 is placed
INFO: RTE: ##################################################
INFO: RTE: Routing for design: primitive_example_design_5
INFO: RTE: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/synthesis/fabric_primitive_example_design_5_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_5_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report primitive_example_design_5_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top primitive_example_design_5 --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_5_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/placement/fabric_primitive_example_design_5_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_5_post_synth.route --route
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/synthesis/fabric_primitive_example_design_5_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_5_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report primitive_example_design_5_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top primitive_example_design_5 --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_5_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/placement/fabric_primitive_example_design_5_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_5_post_synth.route --route

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: fabric_primitive_example_design_5_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.05 seconds (max_rss 18.4 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_5_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/placement/fabric_primitive_example_design_5_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_5_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_5_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: primitive_example_design_5_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.03 seconds (max_rss 18.4 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/synthesis/fabric_primitive_example_design_5_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 18.5 MiB, delta_rss +0.1 MiB)
# Clean circuit
Inferred    5 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   11 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 3
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 10
Swept block(s)      : 2
Constant Pins Marked: 16
# Clean circuit took 0.00 seconds (max_rss 18.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 18.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 18.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 44
    .input :       5
    .output:      19
    0-LUT  :       1
    6-LUT  :      16
    dffre  :       3
  Nets  : 25
    Avg Fanout:     1.7
    Max Fanout:    14.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 67
  Timing Graph Edges: 65
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 18.5 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk_buf_out' Fanout: 3 pins (4.5%), 3 blocks (6.8%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_5_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk_buf_out'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk_buf_out' Source: 'clk_buf_out.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.3 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/packing/fabric_primitive_example_design_5_post_synth.net'.
Detected 6 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.03 seconds).
# Load packing took 0.03 seconds (max_rss 57.6 MiB, delta_rss +38.5 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 25
Netlist num_blocks: 26
Netlist EMPTY blocks: 0.
Netlist io blocks: 24.
Netlist clb blocks: 2.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 5
Netlist output pins: 19

Pb types usage...
  io             : 24
   io_output     : 19
    outpad       : 19
   io_input      : 5
    inpad        : 5
  clb            : 2
   clb_lr        : 2
    fle          : 10
     ble5        : 20
      lut5       : 17
       lut       : 17
      ff         : 3
       DFFRE     : 3

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		24	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		2	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.02 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.06 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 57.7 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.46 seconds (max_rss 57.7 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113424
  RR Graph Edges: 231966
# Create Device took 0.48 seconds (max_rss 57.7 MiB, delta_rss +0.0 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/placement/fabric_primitive_example_design_5_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/placement/fabric_primitive_example_design_5_post_synth.place.

# Load Placement took 0.00 seconds (max_rss 57.7 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.53 seconds (max_rss 57.7 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 173: Found no more sample locations for SOURCE in io_top
Warning 174: Found no more sample locations for OPIN in io_top
Warning 175: Found no more sample locations for SOURCE in io_right
Warning 176: Found no more sample locations for OPIN in io_right
Warning 177: Found no more sample locations for SOURCE in io_bottom
Warning 178: Found no more sample locations for OPIN in io_bottom
Warning 179: Found no more sample locations for SOURCE in io_left
Warning 180: Found no more sample locations for OPIN in io_left
Warning 181: Found no more sample locations for SOURCE in clb
Warning 182: Found no more sample locations for OPIN in clb
Warning 183: Found no more sample locations for SOURCE in dsp
Warning 184: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.00 seconds (max_rss 57.7 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.53 seconds (max_rss 57.7 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 19 ( 73.1%) |************************************************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  3 ( 11.5%) |********
[      0.5:      0.6)  1 (  3.8%) |***
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  0 (  0.0%) |
[      0.8:      0.9)  0 (  0.0%) |
[      0.9:        1)  3 ( 11.5%) |********
## Initializing router criticalities took 0.00 seconds (max_rss 57.7 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0    9218      24      25       6 ( 0.005%)     204 ( 0.7%)    2.303     -10.34     -2.303      0.000      0.000      N/A
   2    0.0     0.5    4    2996       7       7       4 ( 0.004%)     206 ( 0.7%)    2.303     -10.34     -2.303      0.000      0.000      N/A
   3    0.0     0.6    0     857       3       3       0 ( 0.000%)     224 ( 0.8%)    2.303     -10.46     -2.303      0.000      0.000      N/A
Restoring best routing
Critical path: 2.30251 ns
Successfully routed after 3 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 19 ( 73.1%) |************************************************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  4 ( 15.4%) |**********
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  0 (  0.0%) |
[      0.8:      0.9)  0 (  0.0%) |
[      0.9:        1)  3 ( 11.5%) |********
Router Stats: total_nets_routed: 34 total_connections_routed: 35 total_heap_pushes: 13071 total_heap_pops: 5268 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 13071 total_external_heap_pops: 5268 total_external_SOURCE_pushes: 35 total_external_SOURCE_pops: 34 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 35 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 35 total_external_SINK_pushes: 1230 total_external_SINK_pops: 1189 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 1259 total_external_IPIN_pops: 1246 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 35 total_external_OPIN_pops: 34 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 1 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 1 total_external_CHANX_pushes: 5329 total_external_CHANX_pops: 1425 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 0 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 0 total_external_CHANY_pushes: 5183 total_external_CHANY_pops: 1340 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 1 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 1 total_number_of_adding_all_rt: 39 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.01 seconds (max_rss 57.7 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 57.7 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -5384102
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
OK: before pb_pin_fixup: pb_route connectivity is consistent in all 26 blocks
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 57.7 MiB, delta_rss +0.0 MiB)
Found 6 mismatches between routing and packing results.
Fixed 3 routing traces due to mismatch between routing and packing results.
OK: after pb_pin_fixup: pb_route connectivity is consistent in all 26 blocks
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 57.7 MiB, delta_rss +0.0 MiB)
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         24                               0.791667                     0.208333   
       clb          2                                    3.5                           10   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 0 out of 25 nets, 25 nets not absorbed.


Average number of bends per net: 3.04167  Maximum # of bends: 6

Number of global nets: 1
Number of routed nets (nonglobal): 24
Wire length results (in units of 1 clb segments)...
	Total wirelength: 224, average net length: 9.33333
	Maximum net length: 14

Wire length results in terms of physical segments...
	Total wiring segments used: 101, average wire segments per net: 4.20833
	Maximum segments used by a net: 7
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.1:      0.2)   2 (  1.0%) |
[        0:      0.1) 196 ( 99.0%) |***********************************************
Maximum routing channel utilization:      0.13 at (6,1)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       4   1.167      160
                         1      21   5.500      160
                         2      13   4.083      160
                         3       2   0.500      160
                         4       1   0.333      160
                         5       0   0.000      160
                         6       0   0.000      160
                         7       0   0.000      160
                         8       0   0.000      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       1   0.200      160
                         2       1   0.100      160
                         3       0   0.000      160
                         4       2   0.400      160
                         5      10   2.300      160
                         6      16   4.200      160
                         7       4   0.800      160
                         8       3   0.400      160
                         9       1   0.100      160
                        10       0   0.000      160

Total tracks in x-direction: 1440, in y-direction: 1760

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.13218e+06
	Total used logic block area: 107788

Routing area (in minimum width transistor areas)...
	Total routing area: 1.24882e+06, per logic tile: 10406.8

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1   2880
                                                      Y      1   2816
                                                      X      4   3744
                                                      Y      4   3872

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1     0.00938
                                             4     0.00748

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1     0.00959
                                             4     0.00491

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1         0.00948
                             L4         0.00617

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0     0.00948
                             L4    1     0.00617

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[    5e-10:  6.4e-10) 3 ( 33.3%) |*************************************************
[  6.4e-10:  7.7e-10) 3 ( 33.3%) |*************************************************
[  7.7e-10:    9e-10) 0 (  0.0%) |
[    9e-10:    1e-09) 0 (  0.0%) |
[    1e-09:  1.2e-09) 0 (  0.0%) |
[  1.2e-09:  1.3e-09) 0 (  0.0%) |
[  1.3e-09:  1.4e-09) 0 (  0.0%) |
[  1.4e-09:  1.6e-09) 0 (  0.0%) |
[  1.6e-09:  1.7e-09) 1 ( 11.1%) |****************
[  1.7e-09:  1.8e-09) 2 ( 22.2%) |*********************************

Final critical path delay (least slack): 2.30251 ns, Fmax: 434.309 MHz
Final setup Worst Negative Slack (sWNS): -2.30251 ns
Final setup Total Negative Slack (sTNS): -10.4603 ns

Final setup slack histogram:
[ -2.3e-09: -2.1e-09) 2 ( 22.2%) |****************
[ -2.1e-09:   -2e-09) 1 ( 11.1%) |********
[   -2e-09: -1.8e-09) 0 (  0.0%) |
[ -1.8e-09: -1.6e-09) 0 (  0.0%) |
[ -1.6e-09: -1.4e-09) 0 (  0.0%) |
[ -1.4e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.1e-09) 0 (  0.0%) |
[ -1.1e-09: -9.1e-10) 0 (  0.0%) |
[ -9.1e-10: -7.3e-10) 0 (  0.0%) |
[ -7.3e-10: -5.6e-10) 6 ( 66.7%) |*************************************************

Final geomean non-virtual intra-domain period: 2.30251 ns (434.309 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 2.30251 ns (434.309 MHz)

Writing Implementation Netlist: fabric_primitive_example_design_5_post_synthesis.v
Writing Implementation Netlist: fabric_primitive_example_design_5_post_synthesis.blif
Writing Implementation SDF    : fabric_primitive_example_design_5_post_synthesis.sdf
Incr Slack updates 1 in 3.941e-06 sec
Full Max Req/Worst Slack updates 1 in 4.165e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 6.734e-06 sec
Flow timing analysis took 0.00264694 seconds (0.00248577 STA, 0.000161176 slack) (5 full updates: 0 setup, 0 hold, 5 combined).
VPR succeeded
The entire flow of VPR took 1.28 seconds (max_rss 60.6 MiB)
Incr Slack updates 4 in 1.0385e-05 sec
Full Max Req/Worst Slack updates 1 in 5.227e-06 sec
Incr Max Req/Worst Slack updates 3 in 1.7604e-05 sec
Incr Criticality updates 2 in 6.148e-06 sec
Full Criticality updates 2 in 1.5071e-05 sec
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/finalize  /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_5_post_synthesis.v /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_5_post_synthesis.v_
INFO: RTE: Design primitive_example_design_5 is routed
Modification completed.
INFO: SPR: ##################################################
INFO: SPR: Post-PnR simulation for design: primitive_example_design_5
INFO: SPR: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -DPNR=1 -s co_sim_primitive_example_design_5 -I../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/./rtl -I/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/./sim/co_sim_tb -y ../../../../.././rtl -Y .v -Y .sv -g2012 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/./sim/co_sim_tb/co_sim_primitive_example_design_5.v  /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/synthesis/post_pnr_wrapper_primitive_example_design_5_post_synth.v /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/impl_1_1_1/routing/fabric_primitive_example_design_5_post_route.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v
Icarus Verilog Preprocessor version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 1999-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
Indexing library: ../../../../.././rtl
Using language generation: IEEE1800-2012,no-specify,no-interconnect,xtypes,icarus-misc
PARSING INPUT
/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v:229: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v:230: warning: Timing checks are not supported.
ELABORATING DESIGN
 ... done, 0.04 seconds.
Loading library file ../../../../.././rtl/primitive_example_design_5.v.
Executing: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/ivlpp  -L -F"/tmp/ivrlg2542803ca" -P"/tmp/ivrli542803ca" "../../../../.././rtl/primitive_example_design_5.v"
...parsing output from preprocessor...
... Load module complete.
../../../../.././rtl/primitive_example_design_5.v:20: warning: Port 5 (Q) of I_DDR expects 2 bits, got 1.
../../../../.././rtl/primitive_example_design_5.v:20:        : Padding 1 high bits of the port.
../../../../.././rtl/primitive_example_design_5.v:21: warning: Port 5 (Q) of I_DDR expects 2 bits, got 1.
../../../../.././rtl/primitive_example_design_5.v:21:        : Padding 1 high bits of the port.
../../../../.././rtl/primitive_example_design_5.v:22: warning: Port 5 (Q) of I_DDR expects 2 bits, got 1.
../../../../.././rtl/primitive_example_design_5.v:22:        : Padding 1 high bits of the port.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/synthesis/post_pnr_wrapper_primitive_example_design_5_post_synth.v:162: error: port ``$auto$hierarchy.cc:1408:execute$2'' is not a port of $auto$rs_design_edit.cc:818:execute$429.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/synthesis/post_pnr_wrapper_primitive_example_design_5_post_synth.v:162: error: port ``$auto$hierarchy.cc:1408:execute$3'' is not a port of $auto$rs_design_edit.cc:818:execute$429.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_5/primitive_example_design_5/run_1/synth_1_1/synthesis/post_pnr_wrapper_primitive_example_design_5_post_synth.v:162: error: port ``$auto$hierarchy.cc:1408:execute$1'' is not a port of $auto$rs_design_edit.cc:818:execute$429.
3 error(s) during elaboration.
Icarus Verilog version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 2000-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

translate: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/ivlpp -v -L -F"/tmp/ivrlg2542803ca" -f"/tmp/ivrlg542803ca" -p"/tmp/ivrli542803ca" |/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/ivl -v -C"/tmp/ivrlh542803ca" -C"/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/vvp.conf" -- -
ERROR: SPR: Design primitive_example_design_5 simulation compilation failed!

ERROR: SPR: Design primitive_example_design_5 Post-PnR simulation failed!

Design primitive_example_design_5 simulation compilation failed!
Design primitive_example_design_5 Post-PnR simulation failed!

    while executing
"simulate pnr icarus"
    (file "raptor.tcl" line 46)
