Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 403d70f6d8fd480bb7a9e1fe3e11c457 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_processor_top_tb_behav xil_defaultlib.single_cycle_processor_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/E/digital_design/verilog-digital/fifo_mem.xpr/processor_1/processor_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.intr_mem
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.control_unit_top
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.single_cycle_processor_top
Compiling module xil_defaultlib.single_cycle_processor_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_processor_top_tb_behav
