/* **********************************************************
 * Copyright (c) 2019-2021 Google, Inc. All rights reserved.
 * Copyright (c) 2016-2018 ARM Limited. All rights reserved.
 * **********************************************************/

/*
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *
 * * Redistributions of source code must retain the above copyright notice,
 *   this list of conditions and the following disclaimer.
 *
 * * Redistributions in binary form must reproduce the above copyright notice,
 *   this list of conditions and the following disclaimer in the documentation
 *   and/or other materials provided with the distribution.
 *
 * * Neither the name of ARM Limited nor the names of its contributors may be
 *   used to endorse or promote products derived from this software without
 *   specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED. IN NO EVENT SHALL ARM LIMITED OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH
 * DAMAGE.
 */

/* file "clean_call_opt.c" */

#include "../globals.h"
#include "arch.h"
#include "instr_create_shared.h"
#include "instrument.h" /* instrlist_meta_preinsert */
#include "../clean_call_opt.h"
#include "disassemble.h"

/* Shorten code generation lines. */
#define PRE instrlist_meta_preinsert
#define OPREG opnd_create_reg

/* For fast recognition we do not check the instructions operand by operand.
 * Instead we test the encoding directly.
 */

/* remove variable bits in the encoding */
#define STP_LDP_ENC_MASK 0x7fc07fff
#define STR_LDR_ENC_MASK 0xbfc003ff
#define MOV_STK_ENC_MASK 0x7f0003ff
#define STP_LDP_REG_MASK 0xffff83e0
#define STR_LDR_REG_MASK 0xffffffe0

/* stp x29, x30, [sp, #frame_size]! */
#define PUSH_FP_LR_ENC 0x29807bfd
/* ldp x29, x30, [sp], #frame_size */
#define POP_FP_LR_ENC 0x28c07bfd
/* add sp, sp, #frame_size */
#define ADD_SP_ENC 0x110003ff
/* sub sp, sp, #frame_size */
#define SUB_SP_ENC 0x510003ff
/* mov x29, sp */
#define MOV_X29_SP_ENC 0x910003fd
/* stp xx, xx, [sp, #offset] */
#define STP_SP_ENC 0x290003e0
/* ldp xx, xx, [sp, #offset] */
#define LDP_SP_ENC 0x294003e0
/* str xx, [sp, #offset] */
#define STR_SP_ENC 0xb90003e0
/* ldr xx, [sp, #offset] */
#define LDR_SP_ENC 0xb94003e0

static inline bool
instr_is_push_fp_and_lr(instr_t *instr)
{
    uint enc = *(uint *)instr->bytes;
    return (enc & STP_LDP_ENC_MASK) == PUSH_FP_LR_ENC;
}

static inline bool
instr_is_pop_fp_and_lr(instr_t *instr)
{
    uint enc = *(uint *)instr->bytes;
    return (enc & STP_LDP_ENC_MASK) == POP_FP_LR_ENC;
}

static inline bool
instr_is_move_frame_ptr(instr_t *instr)
{
    uint enc = *(uint *)instr->bytes;
    return enc == MOV_X29_SP_ENC;
}

static inline bool
instr_is_add_stk_ptr(instr_t *instr)
{
    uint enc = *(uint *)instr->bytes;
    return (enc & MOV_STK_ENC_MASK) == ADD_SP_ENC;
}

static inline bool
instr_is_sub_stk_ptr(instr_t *instr)
{
    uint enc = *(uint *)instr->bytes;
    return (enc & MOV_STK_ENC_MASK) == SUB_SP_ENC;
}

static inline bool
instr_is_push_reg_pair(instr_t *instr, reg_id_t *reg1, reg_id_t *reg2)
{
    uint enc = *(uint *)instr->bytes;
    enc = enc & STP_LDP_ENC_MASK;
    if ((enc & STP_LDP_REG_MASK) != STP_SP_ENC)
        return false;
    *reg1 = (reg_id_t)(enc & 31) + DR_REG_START_GPR;
    *reg2 = (reg_id_t)(enc >> 10 & 31) + DR_REG_START_GPR;
    return true;
}

static inline bool
instr_is_pop_reg_pair(instr_t *instr, reg_id_t *reg1, reg_id_t *reg2)
{
    uint enc = *(uint *)instr->bytes;
    enc = enc & STP_LDP_ENC_MASK;
    if ((enc & STP_LDP_REG_MASK) != LDP_SP_ENC)
        return false;
    *reg1 = (reg_id_t)(enc & 31) + DR_REG_START_GPR;
    *reg2 = (reg_id_t)(enc >> 10 & 31) + DR_REG_START_GPR;
    return true;
}

static inline bool
instr_is_push_reg(instr_t *instr, reg_id_t *reg)
{
    uint enc = *(uint *)instr->bytes;
    enc = enc & STR_LDR_ENC_MASK;
    if ((enc & STR_LDR_REG_MASK) != STR_SP_ENC)
        return false;
    *reg = (reg_id_t)(enc & 31) + DR_REG_START_GPR;
    return true;
}

static inline bool
instr_is_pop_reg(instr_t *instr, reg_id_t *reg)
{
    uint enc = *(uint *)instr->bytes;
    enc = enc & STR_LDR_ENC_MASK;
    if ((enc & STR_LDR_REG_MASK) != LDR_SP_ENC)
        return false;
    *reg = (reg_id_t)(enc & 31) + DR_REG_START_GPR;
    return true;
}

static inline reg_id_t
find_nzcv_spill_reg(callee_info_t *ci)
{
    int i;
    reg_id_t spill_reg = DR_REG_INVALID;
    for (i = DR_NUM_GPR_REGS - 2; i >= 0; i--) {
        reg_id_t reg = DR_REG_START_GPR + (reg_id_t)i;
        ASSERT(reg != DR_REG_XSP && "hit SP starting at x30");
        if (reg == ci->spill_reg || ci->reg_used[i])
            continue;
        spill_reg = reg;
        break;
    }
    ASSERT(spill_reg != DR_REG_INVALID);
    return spill_reg;
}

void
analyze_callee_regs_usage(dcontext_t *dcontext, callee_info_t *ci)
{
    instrlist_t *ilist = ci->ilist;
    instr_t *instr;
    int i, num_regparm;

    /* XXX implement bitset for optimisation */
    memset(ci->reg_used, 0, sizeof(bool) * DR_NUM_GPR_REGS);
    ci->num_simd_used = 0;
    /* num_opmask_used is not applicable to ARM/AArch64. */
    ASSERT(proc_num_simd_registers() == MCXT_NUM_SIMD_SLOTS);
    memset(ci->simd_used, 0, sizeof(bool) * proc_num_simd_registers());
    ci->write_flags = false;

    num_regparm = MIN(ci->num_args, NUM_REGPARM);
    for (i = 0; i < num_regparm; i++) {
        reg_id_t reg = d_r_regparms[i];
        if (!ci->reg_used[reg - DR_REG_START_GPR]) {
            LOG(THREAD, LOG_CLEANCALL, 2,
                "CLEANCALL: callee " PFX " uses REG %s for arg passing\n", ci->start,
                reg_names[reg]);
            ci->reg_used[reg - DR_REG_START_GPR] = true;
            callee_info_reserve_slot(ci, SLOT_REG, reg);
        }
    }

    for (instr = instrlist_first(ilist); instr != NULL; instr = instr_get_next(instr)) {

        /* General purpose registers */
        for (i = 0; i < DR_NUM_GPR_REGS; i++) {
            reg_id_t reg = DR_REG_START_GPR + (reg_id_t)i;
            if (!ci->reg_used[i] && instr_uses_reg(instr, reg)) {
                LOG(THREAD, LOG_CLEANCALL, 2,
                    "CLEANCALL: callee " PFX " uses REG %s at " PFX "\n", ci->start,
                    reg_names[reg], instr_get_app_pc(instr));
                ci->reg_used[i] = true;
                callee_info_reserve_slot(ci, SLOT_REG, reg);
            }
        }

        /* SIMD register usage */
        for (i = 0; i < proc_num_simd_registers(); i++) {
            if (!ci->simd_used[i] && instr_uses_reg(instr, (DR_REG_Q0 + (reg_id_t)i))) {
                LOG(THREAD, LOG_CLEANCALL, 2,
                    "CLEANCALL: callee " PFX " uses VREG%d at " PFX "\n", ci->start, i,
                    instr_get_app_pc(instr));
                ci->simd_used[i] = true;
                ci->num_simd_used++;
            }
        }

        /* NZCV register usage */
        if (!ci->write_flags &&
            TESTANY(EFLAGS_WRITE_ARITH,
                    instr_get_arith_flags(instr, DR_QUERY_INCLUDE_ALL))) {
            LOG(THREAD, LOG_CLEANCALL, 2, "CLEANCALL: callee " PFX " updates aflags\n",
                ci->start);
            ci->write_flags = true;
        }
    }

    if (ci->write_flags) {
        callee_info_reserve_slot(ci, SLOT_FLAGS, 0);
    }
}

/* We use stp/ldp/str/ldr [sp, #imm] pattern to detect callee saved registers,
 * and assume that the code later won't change those saved value
 * on the stack.
 */
void
analyze_callee_save_reg(dcontext_t *dcontext, callee_info_t *ci)
{
    instrlist_t *ilist = ci->ilist;
    instr_t *top, *bot, *instr;
    reg_id_t reg1, reg2;
    /* pointers to instructions of interest */
    instr_t *enter = NULL, *leave = NULL;

    ci->num_callee_save_regs = 0;
    top = instrlist_first(ilist);
    bot = instrlist_last(ilist);

    /* zero or one instruction only, no callee save */
    if (top == bot)
        return;

    /* Stack frame analysis
     * A typical function (fewer than 8 arguments) has the following form:
     * (a) stp x29, x30, [sp, #-frame_size]!
     * (b) mov x29, sp
     * (c) stp x19, x20, [sp, #callee_save_offset]
     * (c) str x21, [sp, #callee_save_offset+8]
     * ...
     * (c) ldp x19, x20, [sp, #callee_save_offset]
     * (c) ldr x21, [sp, #callee_save_offset+8]
     * (a) ldp x29, x30, [sp], #frame_size
     *     ret
     * Pair (a) appears when the callee calls another function.
     * If the callee is a leaf function, pair (a) typically has the following form:
     * (a) sub, sp, sp, #frame_size
     * (a) add, sp, sp, #frame_size
     * If (b) is found, x29 is used as the frame pointer.
     * Pair (c) may have two forms, using stp/ldp for register pairs
     * or str/ldr for a single callee-saved register.
     */
    /* Check for pair (a) */
    for (instr = top; instr != bot; instr = instr_get_next(instr)) {
        if (instr->bytes == NULL)
            continue;
        if (instr_is_push_fp_and_lr(instr) || instr_is_sub_stk_ptr(instr)) {
            enter = instr;
            break;
        }
    }
    if (enter != NULL) {
        for (instr = bot; instr != enter; instr = instr_get_prev(instr)) {
            if (!instr->bytes)
                continue;
            if (instr_is_pop_fp_and_lr(instr) || instr_is_add_stk_ptr(instr)) {
                leave = instr;
                break;
            }
        }
    }
    /* Check for (b) */
    ci->standard_fp = false;
    if (enter != NULL && leave != NULL &&
        (ci->bwd_tgt == NULL || instr_get_app_pc(enter) < ci->bwd_tgt) &&
        (ci->fwd_tgt == NULL || instr_get_app_pc(leave) >= ci->fwd_tgt)) {
        for (instr = instr_get_next(enter); instr != leave;
             instr = instr_get_next(instr)) {
            if (instr_is_move_frame_ptr(instr)) {
                ci->standard_fp = true;
                /* Remove this instruction. */
                instrlist_remove(ilist, instr);
                instr_destroy(GLOBAL_DCONTEXT, instr);
                break;
            }
        }
        if (ci->standard_fp) {
            LOG(THREAD, LOG_CLEANCALL, 2,
                "CLEANCALL: callee " PFX " use X29 as frame pointer\n", ci->start);
        }
        /* remove pair (a) */
        instrlist_remove(ilist, enter);
        instrlist_remove(ilist, leave);
        instr_destroy(GLOBAL_DCONTEXT, enter);
        instr_destroy(GLOBAL_DCONTEXT, leave);
        top = instrlist_first(ilist);
        bot = instrlist_last(ilist);
    }
    /* Check for (c): callee-saved registers */
    while (top != NULL && bot != NULL) {
        /* if not in the first/last bb, break */
        if ((ci->bwd_tgt != NULL && instr_get_app_pc(top) >= ci->bwd_tgt) ||
            (ci->fwd_tgt != NULL && instr_get_app_pc(bot) < ci->fwd_tgt) ||
            instr_is_cti(top) || instr_is_cti(bot))
            break;
        if (instr_is_push_reg_pair(top, &reg1, &reg2)) {
            /* If a save reg pair is found and the register, check if the last
             * instruction is a corresponding load.
             */
            reg_id_t reg1_c, reg2_c;
            if (instr_is_pop_reg_pair(bot, &reg1_c, &reg2_c) && reg1 == reg1_c &&
                reg2 == reg2_c) {
                /* found a save/restore pair */
                ci->callee_save_regs[reg1] = true;
                ci->callee_save_regs[reg2] = true;
                ci->num_callee_save_regs += 2;
                /* remove & destroy the pairs */
                instrlist_remove(ilist, top);
                instr_destroy(GLOBAL_DCONTEXT, top);
                instrlist_remove(ilist, bot);
                instr_destroy(GLOBAL_DCONTEXT, bot);
                /* get next pair */
                top = instrlist_first(ilist);
                bot = instrlist_last(ilist);
            } else
                break;
        } else if (instr_is_push_reg(top, &reg1)) {
            /* If a save reg pair is found and the register, check if the last
             * instruction is a corresponding restore.
             */
            reg_id_t reg1_c;
            if (instr_is_pop_reg(bot, &reg1_c) && reg1 == reg1_c) {
                /* found a save/restore pair */
                ci->callee_save_regs[reg1] = true;
                ci->num_callee_save_regs += 1;
                /* remove & destroy the pairs */
                instrlist_remove(ilist, top);
                instr_destroy(GLOBAL_DCONTEXT, top);
                instrlist_remove(ilist, bot);
                instr_destroy(GLOBAL_DCONTEXT, bot);
                /* get next pair */
                top = instrlist_first(ilist);
                bot = instrlist_last(ilist);
            } else
                break;
        } else
            break;
    }
}

void
analyze_callee_tls(dcontext_t *dcontext, callee_info_t *ci)
{
    instr_t *instr;
    ci->tls_used = false;
    for (instr = instrlist_first(ci->ilist); instr != NULL;
         instr = instr_get_next(instr)) {
        if (instr_reads_thread_register(instr) || instr_writes_thread_register(instr)) {
            ci->tls_used = true;
            break;
        }
    }
    if (ci->tls_used) {
        LOG(THREAD, LOG_CLEANCALL, 2, "CLEANCALL: callee " PFX " accesses far memory\n",
            ci->start);
    }
}

app_pc
check_callee_instr_level2(dcontext_t *dcontext, callee_info_t *ci, app_pc next_pc,
                          app_pc cur_pc, app_pc tgt_pc)
{
    /* FIXME i#2796: For opt level greater than 1, we abort. */
    return NULL;
}

bool
check_callee_ilist_inline(dcontext_t *dcontext, callee_info_t *ci)
{
    instr_t *instr, *next_instr;
    bool opt_inline = true;

    /* Now we need scan instructions in the list and check if they all are
     * safe to inline.
     */
    ci->has_locals = false;
    for (instr = instrlist_first(ci->ilist); instr != NULL; instr = next_instr) {
        next_instr = instr_get_next(instr);
        DOLOG(3, LOG_CLEANCALL,
              { disassemble_with_bytes(dcontext, instr_get_app_pc(instr), THREAD); });

        if (ci->standard_fp &&
            instr_writes_to_reg(instr, DR_REG_X29, DR_QUERY_INCLUDE_ALL)) {
            /* X29 must not be changed if X29 is used for frame pointer. */
            LOG(THREAD, LOG_CLEANCALL, 1,
                "CLEANCALL: callee " PFX " cannot be inlined: X29 is updated.\n",
                ci->start);
            opt_inline = false;
            break;
        } else if (instr_writes_to_reg(instr, DR_REG_XSP, DR_QUERY_INCLUDE_ALL)) {
            /* SP must not be changed. */
            LOG(THREAD, LOG_CLEANCALL, 1,
                "CLEANCALL: callee " PFX " cannot be inlined: XSP is updated.\n",
                ci->start);
            opt_inline = false;
            break;
        }

        /* For now, any accesses to SP or X29, if it is used as frame pointer,
         * prevent inlining.
         * FIXME i#2796: Some access to SP or X29 can be re-written.
         */
        if ((instr_reg_in_src(instr, DR_REG_XSP) ||
             (instr_reg_in_src(instr, DR_REG_X29) && ci->standard_fp)) &&
            (instr_reads_memory(instr) || instr_writes_memory(instr))) {
            LOG(THREAD, LOG_CLEANCALL, 1,
                "CLEANCALL: callee " PFX " cannot be inlined: SP or X29 accessed.\n",
                ci->start);
            opt_inline = false;
            break;
        }
    }
    ASSERT(instr == NULL || opt_inline == false);
    return opt_inline;
}

void
analyze_clean_call_aflags(dcontext_t *dcontext, clean_call_info_t *cci, instr_t *where)
{
    /* FIXME i#2796: NYI on AArch64
     * Non-essential for cleancall_opt=1 optimizations.
     */
}

void
insert_inline_reg_save(dcontext_t *dcontext, clean_call_info_t *cci, instrlist_t *ilist,
                       instr_t *where, opnd_t *args)
{
    callee_info_t *ci = cci->callee_info;
    /* Don't spill anything if we don't have to. */
    if (cci->num_regs_skip == DR_NUM_GPR_REGS && cci->skip_save_flags &&
        !ci->has_locals) {
        return;
    }
    /* Spill a register to TLS and point it at our unprotected_context_t.*/
    PRE(ilist, where, instr_create_save_to_tls(dcontext, ci->spill_reg, TLS_REG2_SLOT));
    insert_get_mcontext_base(dcontext, ilist, where, ci->spill_reg);

    insert_save_inline_registers(dcontext, ilist, where, cci->reg_skip, DR_REG_START_GPR,
                                 true, (void *)ci);

    /* Save nzcv */
    if (!cci->skip_save_flags && ci->write_flags) {
        reg_id_t nzcv_spill_reg = find_nzcv_spill_reg(ci);
        PRE(ilist, where,
            XINST_CREATE_store(dcontext, callee_info_slot_opnd(ci, SLOT_FLAGS, 0),
                               opnd_create_reg(nzcv_spill_reg)));
        dr_save_arith_flags_to_reg(dcontext, ilist, where, nzcv_spill_reg);
    }

    /* FIXME i#2796: Save fpcr, fpsr. */
}

void
insert_inline_reg_restore(dcontext_t *dcontext, clean_call_info_t *cci,
                          instrlist_t *ilist, instr_t *where)
{
    callee_info_t *ci = cci->callee_info;

    /* Don't restore regs if we don't have to. */
    if (cci->num_regs_skip == DR_NUM_GPR_REGS && cci->skip_save_flags &&
        !ci->has_locals) {
        return;
    }

    /* Restore nzcv before regs */
    if (!cci->skip_save_flags && ci->write_flags) {
        reg_id_t nzcv_spill_reg = find_nzcv_spill_reg(ci);
        dr_restore_arith_flags_from_reg(dcontext, ilist, where, nzcv_spill_reg);
        PRE(ilist, where,
            XINST_CREATE_load(dcontext, opnd_create_reg(nzcv_spill_reg),
                              callee_info_slot_opnd(ci, SLOT_FLAGS, 0)));
    }

    insert_restore_inline_registers(dcontext, ilist, where, cci->reg_skip, DR_REG_X0,
                                    true, (void *)ci);

    /* Restore reg used for unprotected_context_t pointer. */
    PRE(ilist, where,
        instr_create_restore_from_tls(dcontext, ci->spill_reg, TLS_REG2_SLOT));

    /* FIXME i#2796: Restore fpcr, fpsr. */
}

void
insert_inline_arg_setup(dcontext_t *dcontext, clean_call_info_t *cci, instrlist_t *ilist,
                        instr_t *where, opnd_t *args)
{
    callee_info_t *ci = cci->callee_info;
    reg_id_t regparm = d_r_regparms[0];
    opnd_t arg;

    if (cci->num_args == 0)
        return;

    /* If the arg is un-referenced, don't set it up.  This is actually necessary
     * for correctness because we will not have spilled regparm[0].
     */
    if (!ci->reg_used[d_r_regparms[0] - DR_REG_START_GPR]) {
        LOG(THREAD, LOG_CLEANCALL, 2,
            "CLEANCALL: callee " PFX " doesn't read arg, skipping arg setup.\n",
            ci->start);
        return;
    }

    ASSERT(cci->num_args == 1);
    arg = args[0];

    if (opnd_uses_reg(arg, ci->spill_reg)) {
        /* FIXME i#2796: Try to pass arg via spill register, like on X86. */
        ASSERT_NOT_IMPLEMENTED(false);
    }

    LOG(THREAD, LOG_CLEANCALL, 2,
        "CLEANCALL: inlining clean call " PFX ", passing arg via reg %s.\n", ci->start,
        reg_names[regparm]);
    if (opnd_is_immed_int(arg)) {
        insert_mov_immed_ptrsz(dcontext, opnd_get_immed_int(arg),
                               opnd_create_reg(regparm), ilist, where, NULL, NULL);
    } else {
        /* FIXME i#2796: Implement passing additional argument types. */
        ASSERT_NOT_IMPLEMENTED(false);
    }
}
