# RTL Challenge 



---

##  Day-wise Progress

- **[DAY 1 – Priority Encoder](./DAY_1)**
- **[DAY 2 – BCD TO 7 SEG DISPLAY](./DAY_2)**
- **[DAY 3 – Multiplexers_HDLBits](./DAY_3)**


## Goal
To strengthen RTL design, verification skills.
