

================================================================
== Synthesis Summary Report of 'matrix_mult_hw'
================================================================
+ General Information: 
    * Date:           Wed Jul 16 15:25:58 2025
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        matrix_mult_hw
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: spartan7
    * Target device:  xc7s50-csga324-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----------+------------+------------+-----+
    |        Modules       | Issue|      |       Latency       | Iteration|         | Trip |          |        |          |            |            |     |
    |        & Loops       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  |    DSP   |     FF     |     LUT    | URAM|
    +----------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----------+------------+------------+-----+
    |+ matrix_mult_hw      |     -|  0.21|      265|  2.650e+03|         -|      256|     -|    rewind|  2 (1%)|  48 (40%)|  7203 (11%)|  4087 (12%)|    -|
    | o ROW_LOOP_COL_LOOP  |     -|  7.30|      263|  2.630e+03|         9|        1|   256|       yes|       -|         -|           -|           -|    -|
    +----------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+-------------------+
| Interface     | Data Width | Address Width | Offset | Register | Resource Estimate |
+---------------+------------+---------------+--------+----------+-------------------+
| s_axi_control | 32         | 14            | 64     | 0        | BRAM=2            |
+---------------+------------+---------------+--------+----------+-------------------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | int*     |
| B        | in        | int*     |
| C        | out       | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+--------------------------------+
| Argument | HW Interface  | HW Type   | HW Info                        |
+----------+---------------+-----------+--------------------------------+
| A        | s_axi_control | interface |                                |
| A        | s_axi_control | interface |                                |
| A        | s_axi_control | interface |                                |
| A        | s_axi_control | interface |                                |
| A        | s_axi_control | interface |                                |
| A        | s_axi_control | interface |                                |
| A        | s_axi_control | interface |                                |
| A        | s_axi_control | interface |                                |
| A        | s_axi_control | interface |                                |
| A        | s_axi_control | interface |                                |
| A        | s_axi_control | interface |                                |
| A        | s_axi_control | interface |                                |
| A        | s_axi_control | interface |                                |
| A        | s_axi_control | interface |                                |
| A        | s_axi_control | interface |                                |
| A        | s_axi_control | interface |                                |
| B        | s_axi_control | interface |                                |
| B        | s_axi_control | interface |                                |
| B        | s_axi_control | interface |                                |
| B        | s_axi_control | interface |                                |
| B        | s_axi_control | interface |                                |
| B        | s_axi_control | interface |                                |
| B        | s_axi_control | interface |                                |
| B        | s_axi_control | interface |                                |
| B        | s_axi_control | interface |                                |
| B        | s_axi_control | interface |                                |
| B        | s_axi_control | interface |                                |
| B        | s_axi_control | interface |                                |
| B        | s_axi_control | interface |                                |
| B        | s_axi_control | interface |                                |
| B        | s_axi_control | interface |                                |
| B        | s_axi_control | interface |                                |
| C        | s_axi_control | memory    | name=C offset=12288 range=1024 |
+----------+---------------+-----------+--------------------------------+


================================================================
== Bind Op Report
================================================================
+--------------------------+-----+--------+-------------+--------+----------+---------+
| Name                     | DSP | Pragma | Variable    | Op     | Impl     | Latency |
+--------------------------+-----+--------+-------------+--------+----------+---------+
| + matrix_mult_hw         | 48  |        |             |        |          |         |
|   add_ln38_fu_775_p2     |     |        | add_ln38    | add    | fabric   | 0       |
|   select_ln38_fu_781_p3  |     |        | select_ln38 | select | auto_sel | 0       |
|   i_fu_789_p3            |     |        | i           | select | auto_sel | 0       |
|   add_ln57_fu_853_p2     |     |        | add_ln57    | add    | fabric   | 0       |
|   mul_32s_32s_32_2_1_U1  | 3   | yes    | sum         | mul    | dsp      | 1       |
|   mul_32s_32s_32_2_1_U2  | 3   | yes    | mul_ln55    | mul    | dsp      | 1       |
|   mul_32s_32s_32_2_1_U3  | 3   | yes    | mul_ln55_1  | mul    | dsp      | 1       |
|   mul_32s_32s_32_2_1_U4  | 3   | yes    | mul_ln55_2  | mul    | dsp      | 1       |
|   mul_32s_32s_32_2_1_U5  | 3   | yes    | mul_ln55_3  | mul    | dsp      | 1       |
|   mul_32s_32s_32_2_1_U6  | 3   | yes    | mul_ln55_4  | mul    | dsp      | 1       |
|   mul_32s_32s_32_2_1_U7  | 3   | yes    | mul_ln55_5  | mul    | dsp      | 1       |
|   mul_32s_32s_32_2_1_U8  | 3   | yes    | mul_ln55_6  | mul    | dsp      | 1       |
|   mul_32s_32s_32_2_1_U9  | 3   | yes    | mul_ln55_7  | mul    | dsp      | 1       |
|   mul_32s_32s_32_2_1_U10 | 3   | yes    | mul_ln55_8  | mul    | dsp      | 1       |
|   mul_32s_32s_32_2_1_U11 | 3   | yes    | mul_ln55_9  | mul    | dsp      | 1       |
|   mul_32s_32s_32_2_1_U12 | 3   | yes    | mul_ln55_10 | mul    | dsp      | 1       |
|   mul_32s_32s_32_2_1_U13 | 3   | yes    | mul_ln55_11 | mul    | dsp      | 1       |
|   mul_32s_32s_32_2_1_U14 | 3   | yes    | mul_ln55_12 | mul    | dsp      | 1       |
|   mul_32s_32s_32_2_1_U15 | 3   | yes    | mul_ln55_13 | mul    | dsp      | 1       |
|   mul_32s_32s_32_2_1_U16 | 3   | yes    | mul_ln55_14 | mul    | dsp      | 1       |
|   add_ln55_1_fu_902_p2   |     |        | add_ln55_1  | add    | fabric   | 0       |
|   add_ln55_4_fu_916_p2   |     |        | add_ln55_4  | add    | fabric   | 0       |
|   add_ln55_7_fu_926_p2   |     |        | add_ln55_7  | add    | fabric   | 0       |
|   add_ln55_8_fu_930_p2   |     |        | add_ln55_8  | add    | fabric   | 0       |
|   add_ln55_11_fu_938_p2  |     |        | add_ln55_11 | add    | fabric   | 0       |
|   j_fu_859_p2            |     |        | j           | add    | fabric   | 0       |
|   add_ln38_1_fu_865_p2   |     |        | add_ln38_1  | add    | fabric   | 0       |
|   icmp_ln39_fu_871_p2    |     |        | icmp_ln39   | seteq  | auto     | 0       |
|   icmp_ln38_fu_877_p2    |     |        | icmp_ln38   | seteq  | auto     | 0       |
+--------------------------+-----+--------+-------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + matrix_mult_hw  |           |           | 2    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite | 2    |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+--------------------------------+-------------------------------------------------+
| Type            | Options                        | Location                                        |
+-----------------+--------------------------------+-------------------------------------------------+
| INTERFACE       | s_axilite port=A               | matrix_mult_ip.cpp:21 in matrix_mult_hw, A      |
| INTERFACE       | s_axilite port=B               | matrix_mult_ip.cpp:22 in matrix_mult_hw, B      |
| INTERFACE       | s_axilite port=C offset=0x3000 | matrix_mult_ip.cpp:23 in matrix_mult_hw, C      |
| INTERFACE       | s_axilite port=return          | matrix_mult_ip.cpp:24 in matrix_mult_hw, return |
| ARRAY_PARTITION | variable=A complete dim=2      | matrix_mult_ip.cpp:32 in matrix_mult_hw, A      |
| ARRAY_PARTITION | variable=B complete dim=1      | matrix_mult_ip.cpp:33 in matrix_mult_hw, B      |
| PIPELINE        | ii=1                           | matrix_mult_ip.cpp:42 in matrix_mult_hw         |
| UNROLL          |                                | matrix_mult_ip.cpp:48 in matrix_mult_hw         |
| BIND_OP         | variable=sum op=mul impl=dsp   | matrix_mult_ip.cpp:52 in matrix_mult_hw, sum    |
+-----------------+--------------------------------+-------------------------------------------------+


