/*
  Â© 2021 Intel Corporation
  SPDX-License-Identifier: MPL-2.0
*/
dml 1.4;

device test;

import "simics/simulator-api.dml";

bank b {
    param register_size = 1;
    register r0 @ 0;
    register r1 @ 1 "short desc";
    register r2 @ 2 {
        param documentation = "long desc";
    }
    register r3 @ 3 {
        param internal = false;
    }
}

attribute a0 is bool_attr;
attribute a1 is bool_attr "short desc";
attribute a2 is bool_attr {
    param documentation = "long desc";
}
attribute a3 is bool_attr {
    param internal = false;
}

method get_internal(conf_object_t *cobj, const char *attr) -> (bool) {
    return (SIM_get_attribute_attributes(SIM_object_class(cobj), attr)
            & Sim_Attr_Internal) == Sim_Attr_Internal;
}

method init() {
    assert get_internal(dev.obj, a0.name);
    assert !get_internal(dev.obj, a1.name);
    assert !get_internal(dev.obj, a2.name);
    assert !get_internal(dev.obj, a3.name);

    assert get_internal(b.obj, b.r0.name);
    assert get_internal(b.obj, b.r1.name);
    assert get_internal(b.obj, b.r2.name);
    assert !get_internal(b.obj, b.r3.name);

}
