// Seed: 3716152349
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  bit id_4 = id_3;
  localparam id_5 = 1 == -1 + -1;
  always @(posedge -1 - id_1, posedge id_1) id_4 = 1;
  always @(*) begin : LABEL_0
    if (1) disable id_6;
    else begin : LABEL_1
      id_4 = -1;
      $unsigned(5);
      ;
      SystemTFIdentifier(1 == 1);
    end
    assume ({1, id_3, -1});
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_5
  );
  inout wire id_2;
  inout wire id_1;
  wire id_6;
endmodule
