

================================================================
== Vivado HLS Report for 'rand_uint32'
================================================================
* Date:           Wed Dec 17 05:27:33 2014

* Version:        2014.2 (Build 932637 on Wed Jun 11 12:38:34 PM 2014)
* Project:        hls.prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.52|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    410|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |       12|      -|       0|      0|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|     122|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       12|      0|     122|    410|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        4|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    +-----------+-------------------+---------+---+----+------+-----+------+-------------+
    |   Memory  |       Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-------------------+---------+---+----+------+-----+------+-------------+
    |mt_kk_U    |rand_uint32_mt_kk  |        4|  0|   0|   624|   64|     1|        39936|
    |mt_kkp1_U  |rand_uint32_mt_kk  |        4|  0|   0|   624|   64|     1|        39936|
    |mt_kkpm_U  |rand_uint32_mt_kk  |        4|  0|   0|   624|   64|     1|        39936|
    +-----------+-------------------+---------+---+----+------+-----+------+-------------+
    |Total      |                   |       12|  0|   0|  1872|  192|     3|       119808|
    +-----------+-------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |a_assign_2_fu_95_p2        |     +    |      0|  0|  16|          16|           1|
    |a_assign_4_fu_191_p2       |     +    |      0|  0|  16|          16|           1|
    |a_assign_fu_159_p2         |     +    |      0|  0|  16|          16|           1|
    |tmp_1_i_fu_171_p2          |     +    |      0|  0|  16|          16|          11|
    |tmp_2_i_fu_107_p2          |     +    |      0|  0|  16|          16|          11|
    |tmp_3_i_fu_203_p2          |     +    |      0|  0|  16|          16|          11|
    |a_assign_1_fu_177_p3       |  Select  |      0|  0|  16|           1|          16|
    |a_assign_3_fu_113_p3       |  Select  |      0|  0|  16|           1|          16|
    |a_assign_5_fu_209_p3       |  Select  |      0|  0|  16|           1|          16|
    |mag01_cast_cast_fu_231_p3  |  Select  |      0|  0|  32|           1|          32|
    |tmp_i1_fu_101_p2           |   icmp   |      0|  0|  20|          16|          10|
    |tmp_i3_fu_197_p2           |   icmp   |      0|  0|  20|          16|          10|
    |tmp_i_fu_165_p2            |   icmp   |      0|  0|  20|          16|          10|
    |mt_kk_new_fu_255_p2        |    xor   |      0|  0|  87|          64|          64|
    |tmp1_fu_249_p2             |    xor   |      0|  0|  87|          64|          64|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 410|         276|         274|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                      |   1|   0|    1|          0|
    |ap_reg_ppstg_mt_kkp1_addr_reg_264_pp0_it1  |  10|   0|   10|          0|
    |kk                                         |  16|   0|   16|          0|
    |kk_p1                                      |  16|   0|   16|          0|
    |kk_pm                                      |  16|   0|   16|          0|
    |mt_kk_addr_reg_270                         |  10|   0|   10|          0|
    |mt_kkp1_addr_reg_264                       |  10|   0|   10|          0|
    |mt_kkpm_addr_reg_281                       |  10|   0|   10|          0|
    |tmp_2_reg_287                              |  30|   0|   30|          0|
    |tmp_3_reg_276                              |   1|   0|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 122|   0|  122|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |  rand_uint32 | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |  rand_uint32 | return value |
|ap_start  |  in |    1| ap_ctrl_hs |  rand_uint32 | return value |
|ap_done   | out |    1| ap_ctrl_hs |  rand_uint32 | return value |
|ap_idle   | out |    1| ap_ctrl_hs |  rand_uint32 | return value |
|ap_ready  | out |    1| ap_ctrl_hs |  rand_uint32 | return value |
|ap_ce     |  in |    1| ap_ctrl_hs |  rand_uint32 | return value |
+----------+-----+-----+------------+--------------+--------------+

