`begin_keywords "1800-2012"
module ixc_q_poll_ctrl ( pollReq, pollEn, reqId0 );
parameter IS_SV = 1 ;
parameter ARCH = 0 ;
input wire logic pollReq ;
output bit pollEn ;
output bit reqId0 ;
endmodule
`end_keywords
/**portGenericDumpBegin IS_SV ARCH pollReq pollEn reqId0 portGenericDumpEnd**/
/**ParamPreferVectorBegin ParamPreferVectorEnd**/
