// Seed: 1211710737
module module_0 (
    input uwire id_0,
    output supply0 id_1,
    input wire id_2,
    input supply1 id_3,
    input wire id_4,
    output uwire id_5,
    input uwire id_6,
    input wire id_7,
    input supply0 id_8
);
  assign id_5 = 1;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    input tri id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input wand id_6,
    input supply1 id_7,
    output tri id_8,
    output logic id_9
    , id_12,
    output wand id_10
);
  always @(id_1 or 1) id_9 <= 1 & {1 + id_2, id_6} & id_1;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_4,
      id_1,
      id_6,
      id_5,
      id_4,
      id_7,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
