// Seed: 3990752374
module module_0;
  always @(*) id_1 = 1;
  reg id_2 = 1;
  reg id_3;
  assign id_1 = id_3;
  always @(id_1 or id_2) begin
    id_2 <= #1 1;
    if (id_1)
      if (1)
        if (1) assign id_1 = 1;
        else begin
          $display(1, 1, id_3 - 1);
        end
      else id_1 <= 1'b0;
  end
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  module_0();
  tri id_3 = 1;
  buf (id_1, id_2);
  id_4(
      .id_0(id_2), .id_1(1'b0), .id_2(id_3 - id_2)
  );
  wire id_5;
endmodule
